{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1407691949517 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1407691949723 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1407691949800 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1407691949800 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll:pll\|altpll_ejp:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll:pll\|altpll_ejp:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll:pll\|altpll_ejp:auto_generated\|clk\[0\] 16 5 0 0 " "Implementing clock multiplication of 16, clock division of 5, and phase shift of 0 degrees (0 ps) for altpll:pll\|altpll_ejp:auto_generated\|clk\[0\] port" {  } { { "db/altpll_ejp.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/db/altpll_ejp.tdf" 28 2 0 } } { "" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1547 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1407691949890 ""}  } { { "db/altpll_ejp.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/db/altpll_ejp.tdf" 28 2 0 } } { "" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1547 9684 10422 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1407691949890 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1407691950556 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1407691950578 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1407691951109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1407691951109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1407691951109 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1407691951109 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 32058 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1407691951148 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 32060 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1407691951148 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 32062 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1407691951148 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 32064 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1407691951148 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1407691951148 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1407691951153 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1407691951223 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1407691955302 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1407691955302 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1407691955386 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407691955504 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1407691955504 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1407691955700 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1407691955701 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1407691955706 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll:pll\|altpll_ejp:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node altpll:pll\|altpll_ejp:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407691957470 ""}  } { { "db/altpll_ejp.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/db/altpll_ejp.tdf" 32 2 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll:pll|altpll_ejp:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1547 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407691957470 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tim:clkgen\|divide\[12\]  " "Automatically promoted node tim:clkgen\|divide\[12\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407691957470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tim:clkgen\|divide\[12\]~37 " "Destination node tim:clkgen\|divide\[12\]~37" {  } { { "tim.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/tim.tdf" 18 9 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tim:clkgen|divide[12]~37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 10568 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\|vid\[30\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\|vid\[30\]" {  } { { "cog_vid.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_vid.v" 55 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[0].cog_|cog_vid:cog_vid_|vid[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 605 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\|vid\[29\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\|vid\[29\]" {  } { { "cog_vid.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_vid.v" 55 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[0].cog_|cog_vid:cog_vid_|vid[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 606 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[24\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[24\]" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 55 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[0].cog_|cog_ctr:cog_ctra|ctr[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 787 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[25\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[25\]" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 55 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[0].cog_|cog_ctr:cog_ctra|ctr[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 786 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[1\].cog_\|cog_vid:cog_vid_\|vid\[30\] " "Destination node dig:core\|cog:coggen\[1\].cog_\|cog_vid:cog_vid_\|vid\[30\]" {  } { { "cog_vid.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_vid.v" 55 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[1].cog_|cog_vid:cog_vid_|vid[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 8331 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[1\].cog_\|cog_vid:cog_vid_\|vid\[29\] " "Destination node dig:core\|cog:coggen\[1\].cog_\|cog_vid:cog_vid_\|vid\[29\]" {  } { { "cog_vid.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_vid.v" 55 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[1].cog_|cog_vid:cog_vid_|vid[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 8332 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[24\] " "Destination node dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[24\]" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 55 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[1].cog_|cog_ctr:cog_ctra|ctr[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 8658 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[25\] " "Destination node dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[25\]" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 55 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[1].cog_|cog_ctr:cog_ctra|ctr[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 8657 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[2\].cog_\|cog_vid:cog_vid_\|vid\[30\] " "Destination node dig:core\|cog:coggen\[2\].cog_\|cog_vid:cog_vid_\|vid\[30\]" {  } { { "cog_vid.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_vid.v" 55 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[2].cog_|cog_vid:cog_vid_|vid[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 7235 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1407691957470 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1407691957470 ""}  } { { "tim.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/tim.tdf" 18 9 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tim:clkgen|divide[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1531 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407691957470 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tim:clkgen\|clk_pll  " "Automatically promoted node tim:clkgen\|clk_pll " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407691957472 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[35\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[35\]" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[0].cog_|cog_ctr:cog_ctra|pll_fake[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 825 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957472 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[34\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[34\]" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[0].cog_|cog_ctr:cog_ctra|pll_fake[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 824 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957472 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[33\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[33\]" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[0].cog_|cog_ctr:cog_ctra|pll_fake[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 823 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957472 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[32\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[32\]" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[0].cog_|cog_ctr:cog_ctra|pll_fake[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 822 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957472 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[31\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[31\]" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[0].cog_|cog_ctr:cog_ctra|pll_fake[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 821 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957472 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[30\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[30\]" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[0].cog_|cog_ctr:cog_ctra|pll_fake[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 820 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957472 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[29\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[29\]" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[0].cog_|cog_ctr:cog_ctra|pll_fake[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 819 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957472 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[28\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[28\]" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[0].cog_|cog_ctr:cog_ctra|pll_fake[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 818 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957472 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|pll_fake\[35\] " "Destination node dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|pll_fake\[35\]" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[1].cog_|cog_ctr:cog_ctra|pll_fake[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 8708 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957472 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|pll_fake\[34\] " "Destination node dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|pll_fake\[34\]" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[1].cog_|cog_ctr:cog_ctra|pll_fake[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 8707 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957472 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1407691957472 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1407691957472 ""}  } { { "tim.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/tim.tdf" 27 16 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tim:clkgen|clk_pll } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1544 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407691957472 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\|vclk  " "Automatically promoted node dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\|vclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407691957474 ""}  } { { "cog_vid.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_vid.v" 73 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[0].cog_|cog_vid:cog_vid_|vclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 751 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407691957474 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|cog:coggen\[1\].cog_\|cog_vid:cog_vid_\|vclk  " "Automatically promoted node dig:core\|cog:coggen\[1\].cog_\|cog_vid:cog_vid_\|vclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407691957474 ""}  } { { "cog_vid.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_vid.v" 73 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[1].cog_|cog_vid:cog_vid_|vclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 8377 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407691957474 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|cog:coggen\[2\].cog_\|cog_vid:cog_vid_\|vclk  " "Automatically promoted node dig:core\|cog:coggen\[2\].cog_\|cog_vid:cog_vid_\|vclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407691957474 ""}  } { { "cog_vid.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_vid.v" 73 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[2].cog_|cog_vid:cog_vid_|vclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 7281 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407691957474 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|cog:coggen\[3\].cog_\|cog_vid:cog_vid_\|vclk  " "Automatically promoted node dig:core\|cog:coggen\[3\].cog_\|cog_vid:cog_vid_\|vclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407691957474 ""}  } { { "cog_vid.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_vid.v" 73 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[3].cog_|cog_vid:cog_vid_|vclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 6188 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407691957474 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|cog:coggen\[4\].cog_\|cog_vid:cog_vid_\|vclk  " "Automatically promoted node dig:core\|cog:coggen\[4\].cog_\|cog_vid:cog_vid_\|vclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407691957475 ""}  } { { "cog_vid.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_vid.v" 73 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[4].cog_|cog_vid:cog_vid_|vclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 5092 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407691957475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|cog:coggen\[5\].cog_\|cog_vid:cog_vid_\|vclk  " "Automatically promoted node dig:core\|cog:coggen\[5\].cog_\|cog_vid:cog_vid_\|vclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407691957475 ""}  } { { "cog_vid.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_vid.v" 73 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[5].cog_|cog_vid:cog_vid_|vclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 3999 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407691957475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|cog:coggen\[6\].cog_\|cog_vid:cog_vid_\|vclk  " "Automatically promoted node dig:core\|cog:coggen\[6\].cog_\|cog_vid:cog_vid_\|vclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407691957475 ""}  } { { "cog_vid.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_vid.v" 73 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[6].cog_|cog_vid:cog_vid_|vclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 2902 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407691957475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|cog:coggen\[7\].cog_\|cog_vid:cog_vid_\|vclk  " "Automatically promoted node dig:core\|cog:coggen\[7\].cog_\|cog_vid:cog_vid_\|vclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407691957475 ""}  } { { "cog_vid.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_vid.v" 73 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[7].cog_|cog_vid:cog_vid_|vclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1810 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407691957475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nres  " "Automatically promoted node nres " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407691957475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[2\] " "Destination node dig:core\|cnt\[2\]" {  } { { "dig.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cnt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1375 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[1\] " "Destination node dig:core\|cnt\[1\]" {  } { { "dig.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1374 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[3\] " "Destination node dig:core\|cnt\[3\]" {  } { { "dig.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cnt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1376 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[4\] " "Destination node dig:core\|cnt\[4\]" {  } { { "dig.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cnt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1377 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[5\] " "Destination node dig:core\|cnt\[5\]" {  } { { "dig.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cnt[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1378 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[6\] " "Destination node dig:core\|cnt\[6\]" {  } { { "dig.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cnt[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1379 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[7\] " "Destination node dig:core\|cnt\[7\]" {  } { { "dig.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cnt[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1380 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[8\] " "Destination node dig:core\|cnt\[8\]" {  } { { "dig.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cnt[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1381 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[9\] " "Destination node dig:core\|cnt\[9\]" {  } { { "dig.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cnt[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1382 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[10\] " "Destination node dig:core\|cnt\[10\]" {  } { { "dig.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cnt[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1383 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1407691957475 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1407691957475 ""}  } { { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 33 2 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nres } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1567 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407691957475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|hub:hub_\|cog_ena\[0\]  " "Automatically promoted node dig:core\|hub:hub_\|cog_ena\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407691957477 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ledg\[0\]~output " "Destination node ledg\[0\]~output" {  } { { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 17 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledg[0]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 32012 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957477 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1407691957477 ""}  } { { "hub.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/hub.v" 220 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|hub:hub_|cog_ena[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 260 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407691957477 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|hub:hub_\|cog_ena\[1\]  " "Automatically promoted node dig:core\|hub:hub_\|cog_ena\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407691957478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ledg\[1\]~output " "Destination node ledg\[1\]~output" {  } { { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 17 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledg[1]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 32013 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957478 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1407691957478 ""}  } { { "hub.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/hub.v" 220 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|hub:hub_|cog_ena[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 259 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407691957478 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|hub:hub_\|cog_ena\[2\]  " "Automatically promoted node dig:core\|hub:hub_\|cog_ena\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407691957478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ledg\[2\]~output " "Destination node ledg\[2\]~output" {  } { { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 17 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledg[2]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 32014 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957478 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1407691957478 ""}  } { { "hub.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/hub.v" 220 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|hub:hub_|cog_ena[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 258 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407691957478 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|hub:hub_\|cog_ena\[3\]  " "Automatically promoted node dig:core\|hub:hub_\|cog_ena\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407691957478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ledg\[3\]~output " "Destination node ledg\[3\]~output" {  } { { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 17 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledg[3]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 32015 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957478 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1407691957478 ""}  } { { "hub.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/hub.v" 220 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|hub:hub_|cog_ena[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 257 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407691957478 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|hub:hub_\|cog_ena\[4\]  " "Automatically promoted node dig:core\|hub:hub_\|cog_ena\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407691957479 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ledg\[4\]~output " "Destination node ledg\[4\]~output" {  } { { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 17 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledg[4]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 32016 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957479 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1407691957479 ""}  } { { "hub.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/hub.v" 220 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|hub:hub_|cog_ena[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 256 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407691957479 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|hub:hub_\|cog_ena\[5\]  " "Automatically promoted node dig:core\|hub:hub_\|cog_ena\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407691957479 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ledg\[5\]~output " "Destination node ledg\[5\]~output" {  } { { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 17 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledg[5]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 32017 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957479 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1407691957479 ""}  } { { "hub.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/hub.v" 220 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|hub:hub_|cog_ena[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 255 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407691957479 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|hub:hub_\|cog_ena\[6\]  " "Automatically promoted node dig:core\|hub:hub_\|cog_ena\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407691957479 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ledg\[6\]~output " "Destination node ledg\[6\]~output" {  } { { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 17 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledg[6]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 32018 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957479 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1407691957479 ""}  } { { "hub.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/hub.v" 220 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|hub:hub_|cog_ena[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 254 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407691957479 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|hub:hub_\|cog_ena\[7\]  " "Automatically promoted node dig:core\|hub:hub_\|cog_ena\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407691957479 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ledg\[7\]~output " "Destination node ledg\[7\]~output" {  } { { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 17 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledg[7]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 32019 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407691957479 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1407691957479 ""}  } { { "hub.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/hub.v" 220 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|hub:hub_|cog_ena[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 253 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407691957479 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1407691961087 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1407691961113 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1407691961115 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1407691961144 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1407691961187 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1407691961239 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1407691961239 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1407691961264 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1407691962518 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1407691962545 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1407691962545 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1407691963020 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1407691963042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1407691967829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:19 " "Fitter placement preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1407691986698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1407691986969 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1407692130516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:24 " "Fitter placement operations ending: elapsed time is 00:02:24" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1407692130516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1407692135115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "8e+02 ns 1.8% " "8e+02 ns of routing delay (approximately 1.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1407692164398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "31 " "Router estimated average interconnect usage is 31% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "49 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 49% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 1 { 0 "Router estimated peak interconnect usage is 49% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1407692174347 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1407692174347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:39 " "Fitter routing operations ending: elapsed time is 00:01:39" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1407692236379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1407692236386 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1407692236386 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "38.81 " "Total time spent on timing analysis during the Fitter is 38.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1407692237090 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1407692237316 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1407692242090 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1407692242195 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1407692246603 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1407692251489 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "34 Cyclone IV E " "34 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[0\] 3.3-V LVCMOS J14 " "Pin io\[0\] uses I/O standard 3.3-V LVCMOS at J14" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[0\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 75 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[1\] 3.3-V LVCMOS J13 " "Pin io\[1\] uses I/O standard 3.3-V LVCMOS at J13" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[1\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 76 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[2\] 3.3-V LVCMOS K15 " "Pin io\[2\] uses I/O standard 3.3-V LVCMOS at K15" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[2\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 77 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[3\] 3.3-V LVCMOS J16 " "Pin io\[3\] uses I/O standard 3.3-V LVCMOS at J16" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[3\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 78 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[4\] 3.3-V LVCMOS L13 " "Pin io\[4\] uses I/O standard 3.3-V LVCMOS at L13" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[4\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 79 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[5\] 3.3-V LVCMOS M10 " "Pin io\[5\] uses I/O standard 3.3-V LVCMOS at M10" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[5\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 80 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[6\] 3.3-V LVCMOS N14 " "Pin io\[6\] uses I/O standard 3.3-V LVCMOS at N14" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[6\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 81 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[7\] 3.3-V LVCMOS L14 " "Pin io\[7\] uses I/O standard 3.3-V LVCMOS at L14" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[7\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 82 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[8\] 3.3-V LVCMOS P14 " "Pin io\[8\] uses I/O standard 3.3-V LVCMOS at P14" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[8] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[8\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 83 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[9\] 3.3-V LVCMOS N15 " "Pin io\[9\] uses I/O standard 3.3-V LVCMOS at N15" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[9] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[9\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 84 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[10\] 3.3-V LVCMOS N16 " "Pin io\[10\] uses I/O standard 3.3-V LVCMOS at N16" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[10] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[10\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 85 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[11\] 3.3-V LVCMOS R14 " "Pin io\[11\] uses I/O standard 3.3-V LVCMOS at R14" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[11] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[11\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 86 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[12\] 3.3-V LVCMOS P16 " "Pin io\[12\] uses I/O standard 3.3-V LVCMOS at P16" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[12] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[12\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 87 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[13\] 3.3-V LVCMOS P15 " "Pin io\[13\] uses I/O standard 3.3-V LVCMOS at P15" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[13] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[13\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 88 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[14\] 3.3-V LVCMOS L15 " "Pin io\[14\] uses I/O standard 3.3-V LVCMOS at L15" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[14] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[14\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 89 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[15\] 3.3-V LVCMOS R16 " "Pin io\[15\] uses I/O standard 3.3-V LVCMOS at R16" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[15] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[15\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 90 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[16\] 3.3-V LVCMOS K16 " "Pin io\[16\] uses I/O standard 3.3-V LVCMOS at K16" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[16] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[16\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 91 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[17\] 3.3-V LVCMOS L16 " "Pin io\[17\] uses I/O standard 3.3-V LVCMOS at L16" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[17] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[17\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 92 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[18\] 3.3-V LVCMOS N11 " "Pin io\[18\] uses I/O standard 3.3-V LVCMOS at N11" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[18] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[18\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 93 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[19\] 3.3-V LVCMOS N9 " "Pin io\[19\] uses I/O standard 3.3-V LVCMOS at N9" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[19] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[19\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 94 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[20\] 3.3-V LVCMOS P9 " "Pin io\[20\] uses I/O standard 3.3-V LVCMOS at P9" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[20] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[20\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 95 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[21\] 3.3-V LVCMOS N12 " "Pin io\[21\] uses I/O standard 3.3-V LVCMOS at N12" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[21] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[21\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 96 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[22\] 3.3-V LVCMOS R10 " "Pin io\[22\] uses I/O standard 3.3-V LVCMOS at R10" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[22] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[22\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 97 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[23\] 3.3-V LVCMOS P11 " "Pin io\[23\] uses I/O standard 3.3-V LVCMOS at P11" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[23] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[23\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 98 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[24\] 3.3-V LVCMOS R11 " "Pin io\[24\] uses I/O standard 3.3-V LVCMOS at R11" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[24] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[24\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 99 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[25\] 3.3-V LVCMOS T10 " "Pin io\[25\] uses I/O standard 3.3-V LVCMOS at T10" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[25] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[25\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 100 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[26\] 3.3-V LVCMOS T11 " "Pin io\[26\] uses I/O standard 3.3-V LVCMOS at T11" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[26] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[26\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 101 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[27\] 3.3-V LVCMOS R12 " "Pin io\[27\] uses I/O standard 3.3-V LVCMOS at R12" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[27] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[27\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 102 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[28\] 3.3-V LVCMOS T12 " "Pin io\[28\] uses I/O standard 3.3-V LVCMOS at T12" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[28] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[28\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 103 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[29\] 3.3-V LVCMOS R13 " "Pin io\[29\] uses I/O standard 3.3-V LVCMOS at R13" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[29] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[29\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 104 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[30\] 3.3-V LVCMOS B11 " "Pin io\[30\] uses I/O standard 3.3-V LVCMOS at B11" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[30] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[30\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 105 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[31\] 3.3-V LVCMOS E10 " "Pin io\[31\] uses I/O standard 3.3-V LVCMOS at E10" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[31] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[31\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 106 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "inp_resn 3.3-V LVCMOS D9 " "Pin inp_resn uses I/O standard 3.3-V LVCMOS at D9" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { inp_resn } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inp_resn" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 13 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inp_resn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 116 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_50 3.3-V LVCMOS R8 " "Pin clock_50 uses I/O standard 3.3-V LVCMOS at R8" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { clock_50 } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock_50" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 11 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 115 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407692252594 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1407692252594 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.fit.smsg " "Generated suppressed messages file C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1407692254429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "972 " "Peak virtual memory: 972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1407692258721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 10 13:37:38 2014 " "Processing ended: Sun Aug 10 13:37:38 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1407692258721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:11 " "Elapsed time: 00:05:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1407692258721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:10 " "Total CPU time (on all processors): 00:05:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1407692258721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1407692258721 ""}
