<profile>

<section name = "Vivado HLS Report for 'QIO_accel'" level="0">
<item name = "Date">Thu Jan 28 09:59:30 2021
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">QIO</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.621 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">18871, 230711, 0.189 ms, 2.307 ms, 18871, 230711, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_QIO_accel_hw_int_s_fu_206">QIO_accel_hw_int_s, 14639, 226479, 0.146 ms, 2.265 ms, 14639, 226479, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- axis2type_loop1">64, 64, 1, 1, 1, 64, yes</column>
<column name="- axis2type_loop2_axis2type_loop3">4096, 4096, 1, 1, 1, 4096, yes</column>
<column name="- type2axis_loop1">65, 65, 3, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 181, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">3, 27, 11320, 16322, 0</column>
<column name="Memory">10, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 224, -</column>
<column name="Register">-, -, 56, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">4, 12, 10, 31, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="QIO_accel_AXILiteS_s_axi_U">QIO_accel_AXILiteS_s_axi, 0, 0, 36, 40, 0</column>
<column name="grp_QIO_accel_hw_int_s_fu_206">QIO_accel_hw_int_s, 3, 27, 11284, 16282, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="coef_list_U">QIO_accel_coef_list, 8, 0, 0, 0, 4096, 32, 1, 131072</column>
<column name="init_val_U">QIO_int_s_currentbkb, 1, 0, 0, 0, 64, 32, 1, 2048</column>
<column name="final_val_U">QIO_int_s_currentbkb, 1, 0, 0, 0, 64, 32, 1, 2048</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln59_fu_245_p2">+, 0, 0, 17, 13, 1</column>
<column name="add_ln65_fu_300_p2">+, 0, 0, 19, 14, 14</column>
<column name="i_4_fu_251_p2">+, 0, 0, 15, 7, 1</column>
<column name="i_5_fu_323_p2">+, 0, 0, 15, 7, 1</column>
<column name="i_fu_228_p2">+, 0, 0, 15, 7, 1</column>
<column name="j_fu_311_p2">+, 0, 0, 15, 7, 1</column>
<column name="ap_block_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln53_fu_222_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln59_fu_239_p2">icmp, 0, 0, 13, 13, 14</column>
<column name="icmp_ln61_fu_257_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln77_fu_317_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln81_fu_329_p2">icmp, 0, 0, 11, 7, 6</column>
<column name="ap_block_pp2_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="select_ln65_1_fu_271_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln65_fu_263_p3">select, 0, 0, 7, 1, 1</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter2">9, 2, 1, 2</column>
<column name="coef_list_address0">15, 3, 12, 36</column>
<column name="coef_list_ce0">15, 3, 1, 3</column>
<column name="final_val_address0">15, 3, 6, 18</column>
<column name="final_val_ce0">15, 3, 1, 3</column>
<column name="final_val_we0">9, 2, 1, 2</column>
<column name="i1_0_i_reg_173">9, 2, 7, 14</column>
<column name="i_0_i1_reg_195">9, 2, 7, 14</column>
<column name="i_0_i_reg_151">9, 2, 7, 14</column>
<column name="indvar_flatten_reg_162">9, 2, 13, 26</column>
<column name="init_val_address0">15, 3, 6, 18</column>
<column name="init_val_ce0">15, 3, 1, 3</column>
<column name="input_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="j_0_i_reg_184">9, 2, 7, 14</column>
<column name="output_r_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="grp_QIO_accel_hw_int_s_fu_206_ap_start_reg">1, 0, 1, 0</column>
<column name="i1_0_i_reg_173">7, 0, 7, 0</column>
<column name="i_0_i1_reg_195">7, 0, 7, 0</column>
<column name="i_0_i_reg_151">7, 0, 7, 0</column>
<column name="icmp_ln77_reg_366">1, 0, 1, 0</column>
<column name="icmp_ln77_reg_366_pp2_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln81_reg_375">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_162">13, 0, 13, 0</column>
<column name="j_0_i_reg_184">7, 0, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_AWADDR">in, 4, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_ARADDR">in, 4, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, QIO_accel, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, QIO_accel, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, QIO_accel, return value</column>
<column name="input_r_TDATA">in, 32, axis, input_data_V, pointer</column>
<column name="input_r_TVALID">in, 1, axis, input_last_V, pointer</column>
<column name="input_r_TREADY">out, 1, axis, input_last_V, pointer</column>
<column name="input_r_TLAST">in, 1, axis, input_last_V, pointer</column>
<column name="output_r_TDATA">out, 32, axis, output_data_V, pointer</column>
<column name="output_r_TVALID">out, 1, axis, output_last_V, pointer</column>
<column name="output_r_TREADY">in, 1, axis, output_last_V, pointer</column>
<column name="output_r_TLAST">out, 1, axis, output_last_V, pointer</column>
</table>
</item>
</section>
</profile>
