
apollo_hw.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002abc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000016  00800060  00002abc  00002b50  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000032  00800076  00800076  00002b66  2**0
                  ALLOC
  3 .stab         00002304  00000000  00000000  00002b68  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000012a4  00000000  00000000  00004e6c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000160  00000000  00000000  00006110  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000018f  00000000  00000000  00006270  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002045  00000000  00000000  000063ff  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001101  00000000  00000000  00008444  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000f82  00000000  00000000  00009545  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000180  00000000  00000000  0000a4c8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002c2  00000000  00000000  0000a648  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000088e  00000000  00000000  0000a90a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000b198  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 74 11 	jmp	0x22e8	; 0x22e8 <__vector_13>
      38:	0c 94 17 07 	jmp	0xe2e	; 0xe2e <__vector_14>
      3c:	0c 94 83 06 	jmp	0xd06	; 0xd06 <__vector_15>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ec eb       	ldi	r30, 0xBC	; 188
      68:	fa e2       	ldi	r31, 0x2A	; 42
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a6 37       	cpi	r26, 0x76	; 118
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a6 e7       	ldi	r26, 0x76	; 118
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a8 3a       	cpi	r26, 0xA8	; 168
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 a8 11 	call	0x2350	; 0x2350 <main>
      8a:	0c 94 5c 15 	jmp	0x2ab8	; 0x2ab8 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 f5 11 	jmp	0x23ea	; 0x23ea <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	ad e6       	ldi	r26, 0x6D	; 109
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 11 12 	jmp	0x2422	; 0x2422 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 01 12 	jmp	0x2402	; 0x2402 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 1d 12 	jmp	0x243a	; 0x243a <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 01 12 	jmp	0x2402	; 0x2402 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 1d 12 	jmp	0x243a	; 0x243a <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 f5 11 	jmp	0x23ea	; 0x23ea <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	8d e6       	ldi	r24, 0x6D	; 109
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 11 12 	jmp	0x2422	; 0x2422 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 fd 11 	jmp	0x23fa	; 0x23fa <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	6d e6       	ldi	r22, 0x6D	; 109
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 19 12 	jmp	0x2432	; 0x2432 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 01 12 	jmp	0x2402	; 0x2402 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 1d 12 	jmp	0x243a	; 0x243a <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 01 12 	jmp	0x2402	; 0x2402 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 1d 12 	jmp	0x243a	; 0x243a <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 01 12 	jmp	0x2402	; 0x2402 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 1d 12 	jmp	0x243a	; 0x243a <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 05 12 	jmp	0x240a	; 0x240a <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 21 12 	jmp	0x2442	; 0x2442 <__epilogue_restores__+0x20>

00000952 <__pack_f>:
     952:	df 92       	push	r13
     954:	ef 92       	push	r14
     956:	ff 92       	push	r15
     958:	0f 93       	push	r16
     95a:	1f 93       	push	r17
     95c:	fc 01       	movw	r30, r24
     95e:	e4 80       	ldd	r14, Z+4	; 0x04
     960:	f5 80       	ldd	r15, Z+5	; 0x05
     962:	06 81       	ldd	r16, Z+6	; 0x06
     964:	17 81       	ldd	r17, Z+7	; 0x07
     966:	d1 80       	ldd	r13, Z+1	; 0x01
     968:	80 81       	ld	r24, Z
     96a:	82 30       	cpi	r24, 0x02	; 2
     96c:	48 f4       	brcc	.+18     	; 0x980 <__pack_f+0x2e>
     96e:	80 e0       	ldi	r24, 0x00	; 0
     970:	90 e0       	ldi	r25, 0x00	; 0
     972:	a0 e1       	ldi	r26, 0x10	; 16
     974:	b0 e0       	ldi	r27, 0x00	; 0
     976:	e8 2a       	or	r14, r24
     978:	f9 2a       	or	r15, r25
     97a:	0a 2b       	or	r16, r26
     97c:	1b 2b       	or	r17, r27
     97e:	a5 c0       	rjmp	.+330    	; 0xaca <__pack_f+0x178>
     980:	84 30       	cpi	r24, 0x04	; 4
     982:	09 f4       	brne	.+2      	; 0x986 <__pack_f+0x34>
     984:	9f c0       	rjmp	.+318    	; 0xac4 <__pack_f+0x172>
     986:	82 30       	cpi	r24, 0x02	; 2
     988:	21 f4       	brne	.+8      	; 0x992 <__pack_f+0x40>
     98a:	ee 24       	eor	r14, r14
     98c:	ff 24       	eor	r15, r15
     98e:	87 01       	movw	r16, r14
     990:	05 c0       	rjmp	.+10     	; 0x99c <__pack_f+0x4a>
     992:	e1 14       	cp	r14, r1
     994:	f1 04       	cpc	r15, r1
     996:	01 05       	cpc	r16, r1
     998:	11 05       	cpc	r17, r1
     99a:	19 f4       	brne	.+6      	; 0x9a2 <__pack_f+0x50>
     99c:	e0 e0       	ldi	r30, 0x00	; 0
     99e:	f0 e0       	ldi	r31, 0x00	; 0
     9a0:	96 c0       	rjmp	.+300    	; 0xace <__pack_f+0x17c>
     9a2:	62 81       	ldd	r22, Z+2	; 0x02
     9a4:	73 81       	ldd	r23, Z+3	; 0x03
     9a6:	9f ef       	ldi	r25, 0xFF	; 255
     9a8:	62 38       	cpi	r22, 0x82	; 130
     9aa:	79 07       	cpc	r23, r25
     9ac:	0c f0       	brlt	.+2      	; 0x9b0 <__pack_f+0x5e>
     9ae:	5b c0       	rjmp	.+182    	; 0xa66 <__pack_f+0x114>
     9b0:	22 e8       	ldi	r18, 0x82	; 130
     9b2:	3f ef       	ldi	r19, 0xFF	; 255
     9b4:	26 1b       	sub	r18, r22
     9b6:	37 0b       	sbc	r19, r23
     9b8:	2a 31       	cpi	r18, 0x1A	; 26
     9ba:	31 05       	cpc	r19, r1
     9bc:	2c f0       	brlt	.+10     	; 0x9c8 <__pack_f+0x76>
     9be:	20 e0       	ldi	r18, 0x00	; 0
     9c0:	30 e0       	ldi	r19, 0x00	; 0
     9c2:	40 e0       	ldi	r20, 0x00	; 0
     9c4:	50 e0       	ldi	r21, 0x00	; 0
     9c6:	2a c0       	rjmp	.+84     	; 0xa1c <__pack_f+0xca>
     9c8:	b8 01       	movw	r22, r16
     9ca:	a7 01       	movw	r20, r14
     9cc:	02 2e       	mov	r0, r18
     9ce:	04 c0       	rjmp	.+8      	; 0x9d8 <__pack_f+0x86>
     9d0:	76 95       	lsr	r23
     9d2:	67 95       	ror	r22
     9d4:	57 95       	ror	r21
     9d6:	47 95       	ror	r20
     9d8:	0a 94       	dec	r0
     9da:	d2 f7       	brpl	.-12     	; 0x9d0 <__pack_f+0x7e>
     9dc:	81 e0       	ldi	r24, 0x01	; 1
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	a0 e0       	ldi	r26, 0x00	; 0
     9e2:	b0 e0       	ldi	r27, 0x00	; 0
     9e4:	04 c0       	rjmp	.+8      	; 0x9ee <__pack_f+0x9c>
     9e6:	88 0f       	add	r24, r24
     9e8:	99 1f       	adc	r25, r25
     9ea:	aa 1f       	adc	r26, r26
     9ec:	bb 1f       	adc	r27, r27
     9ee:	2a 95       	dec	r18
     9f0:	d2 f7       	brpl	.-12     	; 0x9e6 <__pack_f+0x94>
     9f2:	01 97       	sbiw	r24, 0x01	; 1
     9f4:	a1 09       	sbc	r26, r1
     9f6:	b1 09       	sbc	r27, r1
     9f8:	8e 21       	and	r24, r14
     9fa:	9f 21       	and	r25, r15
     9fc:	a0 23       	and	r26, r16
     9fe:	b1 23       	and	r27, r17
     a00:	00 97       	sbiw	r24, 0x00	; 0
     a02:	a1 05       	cpc	r26, r1
     a04:	b1 05       	cpc	r27, r1
     a06:	21 f0       	breq	.+8      	; 0xa10 <__pack_f+0xbe>
     a08:	81 e0       	ldi	r24, 0x01	; 1
     a0a:	90 e0       	ldi	r25, 0x00	; 0
     a0c:	a0 e0       	ldi	r26, 0x00	; 0
     a0e:	b0 e0       	ldi	r27, 0x00	; 0
     a10:	9a 01       	movw	r18, r20
     a12:	ab 01       	movw	r20, r22
     a14:	28 2b       	or	r18, r24
     a16:	39 2b       	or	r19, r25
     a18:	4a 2b       	or	r20, r26
     a1a:	5b 2b       	or	r21, r27
     a1c:	da 01       	movw	r26, r20
     a1e:	c9 01       	movw	r24, r18
     a20:	8f 77       	andi	r24, 0x7F	; 127
     a22:	90 70       	andi	r25, 0x00	; 0
     a24:	a0 70       	andi	r26, 0x00	; 0
     a26:	b0 70       	andi	r27, 0x00	; 0
     a28:	80 34       	cpi	r24, 0x40	; 64
     a2a:	91 05       	cpc	r25, r1
     a2c:	a1 05       	cpc	r26, r1
     a2e:	b1 05       	cpc	r27, r1
     a30:	39 f4       	brne	.+14     	; 0xa40 <__pack_f+0xee>
     a32:	27 ff       	sbrs	r18, 7
     a34:	09 c0       	rjmp	.+18     	; 0xa48 <__pack_f+0xf6>
     a36:	20 5c       	subi	r18, 0xC0	; 192
     a38:	3f 4f       	sbci	r19, 0xFF	; 255
     a3a:	4f 4f       	sbci	r20, 0xFF	; 255
     a3c:	5f 4f       	sbci	r21, 0xFF	; 255
     a3e:	04 c0       	rjmp	.+8      	; 0xa48 <__pack_f+0xf6>
     a40:	21 5c       	subi	r18, 0xC1	; 193
     a42:	3f 4f       	sbci	r19, 0xFF	; 255
     a44:	4f 4f       	sbci	r20, 0xFF	; 255
     a46:	5f 4f       	sbci	r21, 0xFF	; 255
     a48:	e0 e0       	ldi	r30, 0x00	; 0
     a4a:	f0 e0       	ldi	r31, 0x00	; 0
     a4c:	20 30       	cpi	r18, 0x00	; 0
     a4e:	a0 e0       	ldi	r26, 0x00	; 0
     a50:	3a 07       	cpc	r19, r26
     a52:	a0 e0       	ldi	r26, 0x00	; 0
     a54:	4a 07       	cpc	r20, r26
     a56:	a0 e4       	ldi	r26, 0x40	; 64
     a58:	5a 07       	cpc	r21, r26
     a5a:	10 f0       	brcs	.+4      	; 0xa60 <__pack_f+0x10e>
     a5c:	e1 e0       	ldi	r30, 0x01	; 1
     a5e:	f0 e0       	ldi	r31, 0x00	; 0
     a60:	79 01       	movw	r14, r18
     a62:	8a 01       	movw	r16, r20
     a64:	27 c0       	rjmp	.+78     	; 0xab4 <__pack_f+0x162>
     a66:	60 38       	cpi	r22, 0x80	; 128
     a68:	71 05       	cpc	r23, r1
     a6a:	64 f5       	brge	.+88     	; 0xac4 <__pack_f+0x172>
     a6c:	fb 01       	movw	r30, r22
     a6e:	e1 58       	subi	r30, 0x81	; 129
     a70:	ff 4f       	sbci	r31, 0xFF	; 255
     a72:	d8 01       	movw	r26, r16
     a74:	c7 01       	movw	r24, r14
     a76:	8f 77       	andi	r24, 0x7F	; 127
     a78:	90 70       	andi	r25, 0x00	; 0
     a7a:	a0 70       	andi	r26, 0x00	; 0
     a7c:	b0 70       	andi	r27, 0x00	; 0
     a7e:	80 34       	cpi	r24, 0x40	; 64
     a80:	91 05       	cpc	r25, r1
     a82:	a1 05       	cpc	r26, r1
     a84:	b1 05       	cpc	r27, r1
     a86:	39 f4       	brne	.+14     	; 0xa96 <__pack_f+0x144>
     a88:	e7 fe       	sbrs	r14, 7
     a8a:	0d c0       	rjmp	.+26     	; 0xaa6 <__pack_f+0x154>
     a8c:	80 e4       	ldi	r24, 0x40	; 64
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	a0 e0       	ldi	r26, 0x00	; 0
     a92:	b0 e0       	ldi	r27, 0x00	; 0
     a94:	04 c0       	rjmp	.+8      	; 0xa9e <__pack_f+0x14c>
     a96:	8f e3       	ldi	r24, 0x3F	; 63
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	e8 0e       	add	r14, r24
     aa0:	f9 1e       	adc	r15, r25
     aa2:	0a 1f       	adc	r16, r26
     aa4:	1b 1f       	adc	r17, r27
     aa6:	17 ff       	sbrs	r17, 7
     aa8:	05 c0       	rjmp	.+10     	; 0xab4 <__pack_f+0x162>
     aaa:	16 95       	lsr	r17
     aac:	07 95       	ror	r16
     aae:	f7 94       	ror	r15
     ab0:	e7 94       	ror	r14
     ab2:	31 96       	adiw	r30, 0x01	; 1
     ab4:	87 e0       	ldi	r24, 0x07	; 7
     ab6:	16 95       	lsr	r17
     ab8:	07 95       	ror	r16
     aba:	f7 94       	ror	r15
     abc:	e7 94       	ror	r14
     abe:	8a 95       	dec	r24
     ac0:	d1 f7       	brne	.-12     	; 0xab6 <__pack_f+0x164>
     ac2:	05 c0       	rjmp	.+10     	; 0xace <__pack_f+0x17c>
     ac4:	ee 24       	eor	r14, r14
     ac6:	ff 24       	eor	r15, r15
     ac8:	87 01       	movw	r16, r14
     aca:	ef ef       	ldi	r30, 0xFF	; 255
     acc:	f0 e0       	ldi	r31, 0x00	; 0
     ace:	6e 2f       	mov	r22, r30
     ad0:	67 95       	ror	r22
     ad2:	66 27       	eor	r22, r22
     ad4:	67 95       	ror	r22
     ad6:	90 2f       	mov	r25, r16
     ad8:	9f 77       	andi	r25, 0x7F	; 127
     ada:	d7 94       	ror	r13
     adc:	dd 24       	eor	r13, r13
     ade:	d7 94       	ror	r13
     ae0:	8e 2f       	mov	r24, r30
     ae2:	86 95       	lsr	r24
     ae4:	49 2f       	mov	r20, r25
     ae6:	46 2b       	or	r20, r22
     ae8:	58 2f       	mov	r21, r24
     aea:	5d 29       	or	r21, r13
     aec:	b7 01       	movw	r22, r14
     aee:	ca 01       	movw	r24, r20
     af0:	1f 91       	pop	r17
     af2:	0f 91       	pop	r16
     af4:	ff 90       	pop	r15
     af6:	ef 90       	pop	r14
     af8:	df 90       	pop	r13
     afa:	08 95       	ret

00000afc <__unpack_f>:
     afc:	fc 01       	movw	r30, r24
     afe:	db 01       	movw	r26, r22
     b00:	40 81       	ld	r20, Z
     b02:	51 81       	ldd	r21, Z+1	; 0x01
     b04:	22 81       	ldd	r18, Z+2	; 0x02
     b06:	62 2f       	mov	r22, r18
     b08:	6f 77       	andi	r22, 0x7F	; 127
     b0a:	70 e0       	ldi	r23, 0x00	; 0
     b0c:	22 1f       	adc	r18, r18
     b0e:	22 27       	eor	r18, r18
     b10:	22 1f       	adc	r18, r18
     b12:	93 81       	ldd	r25, Z+3	; 0x03
     b14:	89 2f       	mov	r24, r25
     b16:	88 0f       	add	r24, r24
     b18:	82 2b       	or	r24, r18
     b1a:	28 2f       	mov	r18, r24
     b1c:	30 e0       	ldi	r19, 0x00	; 0
     b1e:	99 1f       	adc	r25, r25
     b20:	99 27       	eor	r25, r25
     b22:	99 1f       	adc	r25, r25
     b24:	11 96       	adiw	r26, 0x01	; 1
     b26:	9c 93       	st	X, r25
     b28:	11 97       	sbiw	r26, 0x01	; 1
     b2a:	21 15       	cp	r18, r1
     b2c:	31 05       	cpc	r19, r1
     b2e:	a9 f5       	brne	.+106    	; 0xb9a <__unpack_f+0x9e>
     b30:	41 15       	cp	r20, r1
     b32:	51 05       	cpc	r21, r1
     b34:	61 05       	cpc	r22, r1
     b36:	71 05       	cpc	r23, r1
     b38:	11 f4       	brne	.+4      	; 0xb3e <__unpack_f+0x42>
     b3a:	82 e0       	ldi	r24, 0x02	; 2
     b3c:	37 c0       	rjmp	.+110    	; 0xbac <__unpack_f+0xb0>
     b3e:	82 e8       	ldi	r24, 0x82	; 130
     b40:	9f ef       	ldi	r25, 0xFF	; 255
     b42:	13 96       	adiw	r26, 0x03	; 3
     b44:	9c 93       	st	X, r25
     b46:	8e 93       	st	-X, r24
     b48:	12 97       	sbiw	r26, 0x02	; 2
     b4a:	9a 01       	movw	r18, r20
     b4c:	ab 01       	movw	r20, r22
     b4e:	67 e0       	ldi	r22, 0x07	; 7
     b50:	22 0f       	add	r18, r18
     b52:	33 1f       	adc	r19, r19
     b54:	44 1f       	adc	r20, r20
     b56:	55 1f       	adc	r21, r21
     b58:	6a 95       	dec	r22
     b5a:	d1 f7       	brne	.-12     	; 0xb50 <__unpack_f+0x54>
     b5c:	83 e0       	ldi	r24, 0x03	; 3
     b5e:	8c 93       	st	X, r24
     b60:	0d c0       	rjmp	.+26     	; 0xb7c <__unpack_f+0x80>
     b62:	22 0f       	add	r18, r18
     b64:	33 1f       	adc	r19, r19
     b66:	44 1f       	adc	r20, r20
     b68:	55 1f       	adc	r21, r21
     b6a:	12 96       	adiw	r26, 0x02	; 2
     b6c:	8d 91       	ld	r24, X+
     b6e:	9c 91       	ld	r25, X
     b70:	13 97       	sbiw	r26, 0x03	; 3
     b72:	01 97       	sbiw	r24, 0x01	; 1
     b74:	13 96       	adiw	r26, 0x03	; 3
     b76:	9c 93       	st	X, r25
     b78:	8e 93       	st	-X, r24
     b7a:	12 97       	sbiw	r26, 0x02	; 2
     b7c:	20 30       	cpi	r18, 0x00	; 0
     b7e:	80 e0       	ldi	r24, 0x00	; 0
     b80:	38 07       	cpc	r19, r24
     b82:	80 e0       	ldi	r24, 0x00	; 0
     b84:	48 07       	cpc	r20, r24
     b86:	80 e4       	ldi	r24, 0x40	; 64
     b88:	58 07       	cpc	r21, r24
     b8a:	58 f3       	brcs	.-42     	; 0xb62 <__unpack_f+0x66>
     b8c:	14 96       	adiw	r26, 0x04	; 4
     b8e:	2d 93       	st	X+, r18
     b90:	3d 93       	st	X+, r19
     b92:	4d 93       	st	X+, r20
     b94:	5c 93       	st	X, r21
     b96:	17 97       	sbiw	r26, 0x07	; 7
     b98:	08 95       	ret
     b9a:	2f 3f       	cpi	r18, 0xFF	; 255
     b9c:	31 05       	cpc	r19, r1
     b9e:	79 f4       	brne	.+30     	; 0xbbe <__unpack_f+0xc2>
     ba0:	41 15       	cp	r20, r1
     ba2:	51 05       	cpc	r21, r1
     ba4:	61 05       	cpc	r22, r1
     ba6:	71 05       	cpc	r23, r1
     ba8:	19 f4       	brne	.+6      	; 0xbb0 <__unpack_f+0xb4>
     baa:	84 e0       	ldi	r24, 0x04	; 4
     bac:	8c 93       	st	X, r24
     bae:	08 95       	ret
     bb0:	64 ff       	sbrs	r22, 4
     bb2:	03 c0       	rjmp	.+6      	; 0xbba <__unpack_f+0xbe>
     bb4:	81 e0       	ldi	r24, 0x01	; 1
     bb6:	8c 93       	st	X, r24
     bb8:	12 c0       	rjmp	.+36     	; 0xbde <__unpack_f+0xe2>
     bba:	1c 92       	st	X, r1
     bbc:	10 c0       	rjmp	.+32     	; 0xbde <__unpack_f+0xe2>
     bbe:	2f 57       	subi	r18, 0x7F	; 127
     bc0:	30 40       	sbci	r19, 0x00	; 0
     bc2:	13 96       	adiw	r26, 0x03	; 3
     bc4:	3c 93       	st	X, r19
     bc6:	2e 93       	st	-X, r18
     bc8:	12 97       	sbiw	r26, 0x02	; 2
     bca:	83 e0       	ldi	r24, 0x03	; 3
     bcc:	8c 93       	st	X, r24
     bce:	87 e0       	ldi	r24, 0x07	; 7
     bd0:	44 0f       	add	r20, r20
     bd2:	55 1f       	adc	r21, r21
     bd4:	66 1f       	adc	r22, r22
     bd6:	77 1f       	adc	r23, r23
     bd8:	8a 95       	dec	r24
     bda:	d1 f7       	brne	.-12     	; 0xbd0 <__unpack_f+0xd4>
     bdc:	70 64       	ori	r23, 0x40	; 64
     bde:	14 96       	adiw	r26, 0x04	; 4
     be0:	4d 93       	st	X+, r20
     be2:	5d 93       	st	X+, r21
     be4:	6d 93       	st	X+, r22
     be6:	7c 93       	st	X, r23
     be8:	17 97       	sbiw	r26, 0x07	; 7
     bea:	08 95       	ret

00000bec <__fpcmp_parts_f>:
     bec:	1f 93       	push	r17
     bee:	dc 01       	movw	r26, r24
     bf0:	fb 01       	movw	r30, r22
     bf2:	9c 91       	ld	r25, X
     bf4:	92 30       	cpi	r25, 0x02	; 2
     bf6:	08 f4       	brcc	.+2      	; 0xbfa <__fpcmp_parts_f+0xe>
     bf8:	47 c0       	rjmp	.+142    	; 0xc88 <__fpcmp_parts_f+0x9c>
     bfa:	80 81       	ld	r24, Z
     bfc:	82 30       	cpi	r24, 0x02	; 2
     bfe:	08 f4       	brcc	.+2      	; 0xc02 <__fpcmp_parts_f+0x16>
     c00:	43 c0       	rjmp	.+134    	; 0xc88 <__fpcmp_parts_f+0x9c>
     c02:	94 30       	cpi	r25, 0x04	; 4
     c04:	51 f4       	brne	.+20     	; 0xc1a <__fpcmp_parts_f+0x2e>
     c06:	11 96       	adiw	r26, 0x01	; 1
     c08:	1c 91       	ld	r17, X
     c0a:	84 30       	cpi	r24, 0x04	; 4
     c0c:	99 f5       	brne	.+102    	; 0xc74 <__fpcmp_parts_f+0x88>
     c0e:	81 81       	ldd	r24, Z+1	; 0x01
     c10:	68 2f       	mov	r22, r24
     c12:	70 e0       	ldi	r23, 0x00	; 0
     c14:	61 1b       	sub	r22, r17
     c16:	71 09       	sbc	r23, r1
     c18:	3f c0       	rjmp	.+126    	; 0xc98 <__fpcmp_parts_f+0xac>
     c1a:	84 30       	cpi	r24, 0x04	; 4
     c1c:	21 f0       	breq	.+8      	; 0xc26 <__fpcmp_parts_f+0x3a>
     c1e:	92 30       	cpi	r25, 0x02	; 2
     c20:	31 f4       	brne	.+12     	; 0xc2e <__fpcmp_parts_f+0x42>
     c22:	82 30       	cpi	r24, 0x02	; 2
     c24:	b9 f1       	breq	.+110    	; 0xc94 <__fpcmp_parts_f+0xa8>
     c26:	81 81       	ldd	r24, Z+1	; 0x01
     c28:	88 23       	and	r24, r24
     c2a:	89 f1       	breq	.+98     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c2c:	2d c0       	rjmp	.+90     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c2e:	11 96       	adiw	r26, 0x01	; 1
     c30:	1c 91       	ld	r17, X
     c32:	11 97       	sbiw	r26, 0x01	; 1
     c34:	82 30       	cpi	r24, 0x02	; 2
     c36:	f1 f0       	breq	.+60     	; 0xc74 <__fpcmp_parts_f+0x88>
     c38:	81 81       	ldd	r24, Z+1	; 0x01
     c3a:	18 17       	cp	r17, r24
     c3c:	d9 f4       	brne	.+54     	; 0xc74 <__fpcmp_parts_f+0x88>
     c3e:	12 96       	adiw	r26, 0x02	; 2
     c40:	2d 91       	ld	r18, X+
     c42:	3c 91       	ld	r19, X
     c44:	13 97       	sbiw	r26, 0x03	; 3
     c46:	82 81       	ldd	r24, Z+2	; 0x02
     c48:	93 81       	ldd	r25, Z+3	; 0x03
     c4a:	82 17       	cp	r24, r18
     c4c:	93 07       	cpc	r25, r19
     c4e:	94 f0       	brlt	.+36     	; 0xc74 <__fpcmp_parts_f+0x88>
     c50:	28 17       	cp	r18, r24
     c52:	39 07       	cpc	r19, r25
     c54:	bc f0       	brlt	.+46     	; 0xc84 <__fpcmp_parts_f+0x98>
     c56:	14 96       	adiw	r26, 0x04	; 4
     c58:	8d 91       	ld	r24, X+
     c5a:	9d 91       	ld	r25, X+
     c5c:	0d 90       	ld	r0, X+
     c5e:	bc 91       	ld	r27, X
     c60:	a0 2d       	mov	r26, r0
     c62:	24 81       	ldd	r18, Z+4	; 0x04
     c64:	35 81       	ldd	r19, Z+5	; 0x05
     c66:	46 81       	ldd	r20, Z+6	; 0x06
     c68:	57 81       	ldd	r21, Z+7	; 0x07
     c6a:	28 17       	cp	r18, r24
     c6c:	39 07       	cpc	r19, r25
     c6e:	4a 07       	cpc	r20, r26
     c70:	5b 07       	cpc	r21, r27
     c72:	18 f4       	brcc	.+6      	; 0xc7a <__fpcmp_parts_f+0x8e>
     c74:	11 23       	and	r17, r17
     c76:	41 f0       	breq	.+16     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c78:	0a c0       	rjmp	.+20     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c7a:	82 17       	cp	r24, r18
     c7c:	93 07       	cpc	r25, r19
     c7e:	a4 07       	cpc	r26, r20
     c80:	b5 07       	cpc	r27, r21
     c82:	40 f4       	brcc	.+16     	; 0xc94 <__fpcmp_parts_f+0xa8>
     c84:	11 23       	and	r17, r17
     c86:	19 f0       	breq	.+6      	; 0xc8e <__fpcmp_parts_f+0xa2>
     c88:	61 e0       	ldi	r22, 0x01	; 1
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	05 c0       	rjmp	.+10     	; 0xc98 <__fpcmp_parts_f+0xac>
     c8e:	6f ef       	ldi	r22, 0xFF	; 255
     c90:	7f ef       	ldi	r23, 0xFF	; 255
     c92:	02 c0       	rjmp	.+4      	; 0xc98 <__fpcmp_parts_f+0xac>
     c94:	60 e0       	ldi	r22, 0x00	; 0
     c96:	70 e0       	ldi	r23, 0x00	; 0
     c98:	cb 01       	movw	r24, r22
     c9a:	1f 91       	pop	r17
     c9c:	08 95       	ret

00000c9e <USART_Init>:
#include <avr/interrupt.h>
#include <stdlib.h>
#include "../UART/uart_wds.h"


void USART_Init( uint16_t baud ) {
     c9e:	df 93       	push	r29
     ca0:	cf 93       	push	r28
     ca2:	00 d0       	rcall	.+0      	; 0xca4 <USART_Init+0x6>
     ca4:	cd b7       	in	r28, 0x3d	; 61
     ca6:	de b7       	in	r29, 0x3e	; 62
     ca8:	9a 83       	std	Y+2, r25	; 0x02
     caa:	89 83       	std	Y+1, r24	; 0x01
	UBRRH = (uint8_t)(baud>>8);
     cac:	e0 e4       	ldi	r30, 0x40	; 64
     cae:	f0 e0       	ldi	r31, 0x00	; 0
     cb0:	89 81       	ldd	r24, Y+1	; 0x01
     cb2:	9a 81       	ldd	r25, Y+2	; 0x02
     cb4:	89 2f       	mov	r24, r25
     cb6:	99 27       	eor	r25, r25
     cb8:	80 83       	st	Z, r24
	UBRRL = (uint8_t)baud;
     cba:	e9 e2       	ldi	r30, 0x29	; 41
     cbc:	f0 e0       	ldi	r31, 0x00	; 0
     cbe:	89 81       	ldd	r24, Y+1	; 0x01
     cc0:	80 83       	st	Z, r24
	UCSRB = (1<<RXEN)|(1<<TXEN);
     cc2:	ea e2       	ldi	r30, 0x2A	; 42
     cc4:	f0 e0       	ldi	r31, 0x00	; 0
     cc6:	88 e1       	ldi	r24, 0x18	; 24
     cc8:	80 83       	st	Z, r24
	UCSRC = (1<<URSEL)|(3<<UCSZ0);
     cca:	e0 e4       	ldi	r30, 0x40	; 64
     ccc:	f0 e0       	ldi	r31, 0x00	; 0
     cce:	86 e8       	ldi	r24, 0x86	; 134
     cd0:	80 83       	st	Z, r24

	#ifdef UART_DE_PORT
		UART_DE_DIR |= UART_DE_BIT;
     cd2:	a1 e3       	ldi	r26, 0x31	; 49
     cd4:	b0 e0       	ldi	r27, 0x00	; 0
     cd6:	e1 e3       	ldi	r30, 0x31	; 49
     cd8:	f0 e0       	ldi	r31, 0x00	; 0
     cda:	80 81       	ld	r24, Z
     cdc:	84 60       	ori	r24, 0x04	; 4
     cde:	8c 93       	st	X, r24
		UART_DE_ODBIERANIE;
     ce0:	a2 e3       	ldi	r26, 0x32	; 50
     ce2:	b0 e0       	ldi	r27, 0x00	; 0
     ce4:	e2 e3       	ldi	r30, 0x32	; 50
     ce6:	f0 e0       	ldi	r31, 0x00	; 0
     ce8:	80 81       	ld	r24, Z
     cea:	84 60       	ori	r24, 0x04	; 4
     cec:	8c 93       	st	X, r24
	#endif

	#ifdef UART_DE_PORT
		UCSRB |= (1<<RXEN)|(1<<TXEN)|(1<<RXCIE)|(1<<TXCIE);
     cee:	aa e2       	ldi	r26, 0x2A	; 42
     cf0:	b0 e0       	ldi	r27, 0x00	; 0
     cf2:	ea e2       	ldi	r30, 0x2A	; 42
     cf4:	f0 e0       	ldi	r31, 0x00	; 0
     cf6:	80 81       	ld	r24, Z
     cf8:	88 6d       	ori	r24, 0xD8	; 216
     cfa:	8c 93       	st	X, r24
	#else
		UCSRB |= (1<<RXEN)|(1<<TXEN)|(1<<RXCIE);
	#endif
}
     cfc:	0f 90       	pop	r0
     cfe:	0f 90       	pop	r0
     d00:	cf 91       	pop	r28
     d02:	df 91       	pop	r29
     d04:	08 95       	ret

00000d06 <__vector_15>:


#ifdef UART_DE_PORT
ISR( USART_TXC_vect ) {
     d06:	1f 92       	push	r1
     d08:	0f 92       	push	r0
     d0a:	0f b6       	in	r0, 0x3f	; 63
     d0c:	0f 92       	push	r0
     d0e:	11 24       	eor	r1, r1
     d10:	8f 93       	push	r24
     d12:	af 93       	push	r26
     d14:	bf 93       	push	r27
     d16:	ef 93       	push	r30
     d18:	ff 93       	push	r31
     d1a:	df 93       	push	r29
     d1c:	cf 93       	push	r28
     d1e:	cd b7       	in	r28, 0x3d	; 61
     d20:	de b7       	in	r29, 0x3e	; 62
  UART_DE_PORT &= ~UART_DE_BIT;
     d22:	a2 e3       	ldi	r26, 0x32	; 50
     d24:	b0 e0       	ldi	r27, 0x00	; 0
     d26:	e2 e3       	ldi	r30, 0x32	; 50
     d28:	f0 e0       	ldi	r31, 0x00	; 0
     d2a:	80 81       	ld	r24, Z
     d2c:	8b 7f       	andi	r24, 0xFB	; 251
     d2e:	8c 93       	st	X, r24
}
     d30:	cf 91       	pop	r28
     d32:	df 91       	pop	r29
     d34:	ff 91       	pop	r31
     d36:	ef 91       	pop	r30
     d38:	bf 91       	pop	r27
     d3a:	af 91       	pop	r26
     d3c:	8f 91       	pop	r24
     d3e:	0f 90       	pop	r0
     d40:	0f be       	out	0x3f, r0	; 63
     d42:	0f 90       	pop	r0
     d44:	1f 90       	pop	r1
     d46:	18 95       	reti

00000d48 <uart_putc>:
#endif


void uart_putc( char data ) {
     d48:	df 93       	push	r29
     d4a:	cf 93       	push	r28
     d4c:	00 d0       	rcall	.+0      	; 0xd4e <uart_putc+0x6>
     d4e:	cd b7       	in	r28, 0x3d	; 61
     d50:	de b7       	in	r29, 0x3e	; 62
     d52:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t tmp_head;

    tmp_head  = (UART_TxHead + 1) & UART_TX_BUF_MASK;
     d54:	80 91 76 00 	lds	r24, 0x0076
     d58:	8f 5f       	subi	r24, 0xFF	; 255
     d5a:	87 70       	andi	r24, 0x07	; 7
     d5c:	89 83       	std	Y+1, r24	; 0x01
    while ( tmp_head == UART_TxTail ){}
     d5e:	90 91 77 00 	lds	r25, 0x0077
     d62:	89 81       	ldd	r24, Y+1	; 0x01
     d64:	89 17       	cp	r24, r25
     d66:	d9 f3       	breq	.-10     	; 0xd5e <uart_putc+0x16>
    UART_TxBuf[tmp_head] = data;
     d68:	89 81       	ldd	r24, Y+1	; 0x01
     d6a:	88 2f       	mov	r24, r24
     d6c:	90 e0       	ldi	r25, 0x00	; 0
     d6e:	fc 01       	movw	r30, r24
     d70:	e8 58       	subi	r30, 0x88	; 136
     d72:	ff 4f       	sbci	r31, 0xFF	; 255
     d74:	8a 81       	ldd	r24, Y+2	; 0x02
     d76:	80 83       	st	Z, r24
    UART_TxHead = tmp_head;
     d78:	89 81       	ldd	r24, Y+1	; 0x01
     d7a:	80 93 76 00 	sts	0x0076, r24
    UCSRB |= (1<<UDRIE);
     d7e:	aa e2       	ldi	r26, 0x2A	; 42
     d80:	b0 e0       	ldi	r27, 0x00	; 0
     d82:	ea e2       	ldi	r30, 0x2A	; 42
     d84:	f0 e0       	ldi	r31, 0x00	; 0
     d86:	80 81       	ld	r24, Z
     d88:	80 62       	ori	r24, 0x20	; 32
     d8a:	8c 93       	st	X, r24
}
     d8c:	0f 90       	pop	r0
     d8e:	0f 90       	pop	r0
     d90:	cf 91       	pop	r28
     d92:	df 91       	pop	r29
     d94:	08 95       	ret

00000d96 <uart_puts>:


void uart_puts(char *s)
{
     d96:	df 93       	push	r29
     d98:	cf 93       	push	r28
     d9a:	00 d0       	rcall	.+0      	; 0xd9c <uart_puts+0x6>
     d9c:	00 d0       	rcall	.+0      	; 0xd9e <uart_puts+0x8>
     d9e:	cd b7       	in	r28, 0x3d	; 61
     da0:	de b7       	in	r29, 0x3e	; 62
     da2:	9a 83       	std	Y+2, r25	; 0x02
     da4:	89 83       	std	Y+1, r24	; 0x01
     da6:	03 c0       	rjmp	.+6      	; 0xdae <uart_puts+0x18>
  register char c;
  while ((c = *s++)) uart_putc(c);
     da8:	8b 81       	ldd	r24, Y+3	; 0x03
     daa:	0e 94 a4 06 	call	0xd48	; 0xd48 <uart_putc>
     dae:	e9 81       	ldd	r30, Y+1	; 0x01
     db0:	fa 81       	ldd	r31, Y+2	; 0x02
     db2:	80 81       	ld	r24, Z
     db4:	8b 83       	std	Y+3, r24	; 0x03
     db6:	8b 81       	ldd	r24, Y+3	; 0x03
     db8:	8c 83       	std	Y+4, r24	; 0x04
     dba:	8c 81       	ldd	r24, Y+4	; 0x04
     dbc:	88 23       	and	r24, r24
     dbe:	11 f0       	breq	.+4      	; 0xdc4 <uart_puts+0x2e>
     dc0:	81 e0       	ldi	r24, 0x01	; 1
     dc2:	8c 83       	std	Y+4, r24	; 0x04
     dc4:	8c 81       	ldd	r24, Y+4	; 0x04
     dc6:	29 81       	ldd	r18, Y+1	; 0x01
     dc8:	3a 81       	ldd	r19, Y+2	; 0x02
     dca:	2f 5f       	subi	r18, 0xFF	; 255
     dcc:	3f 4f       	sbci	r19, 0xFF	; 255
     dce:	3a 83       	std	Y+2, r19	; 0x02
     dd0:	29 83       	std	Y+1, r18	; 0x01
     dd2:	88 23       	and	r24, r24
     dd4:	49 f7       	brne	.-46     	; 0xda8 <uart_puts+0x12>
}
     dd6:	0f 90       	pop	r0
     dd8:	0f 90       	pop	r0
     dda:	0f 90       	pop	r0
     ddc:	0f 90       	pop	r0
     dde:	cf 91       	pop	r28
     de0:	df 91       	pop	r29
     de2:	08 95       	ret

00000de4 <uart_putint>:

void uart_putint(int value, int radix)
{
     de4:	df 93       	push	r29
     de6:	cf 93       	push	r28
     de8:	cd b7       	in	r28, 0x3d	; 61
     dea:	de b7       	in	r29, 0x3e	; 62
     dec:	65 97       	sbiw	r28, 0x15	; 21
     dee:	0f b6       	in	r0, 0x3f	; 63
     df0:	f8 94       	cli
     df2:	de bf       	out	0x3e, r29	; 62
     df4:	0f be       	out	0x3f, r0	; 63
     df6:	cd bf       	out	0x3d, r28	; 61
     df8:	9b 8b       	std	Y+19, r25	; 0x13
     dfa:	8a 8b       	std	Y+18, r24	; 0x12
     dfc:	7d 8b       	std	Y+21, r23	; 0x15
     dfe:	6c 8b       	std	Y+20, r22	; 0x14
	char string[17];
	itoa(value, string, radix);
     e00:	8a 89       	ldd	r24, Y+18	; 0x12
     e02:	9b 89       	ldd	r25, Y+19	; 0x13
     e04:	4c 89       	ldd	r20, Y+20	; 0x14
     e06:	5d 89       	ldd	r21, Y+21	; 0x15
     e08:	9e 01       	movw	r18, r28
     e0a:	2f 5f       	subi	r18, 0xFF	; 255
     e0c:	3f 4f       	sbci	r19, 0xFF	; 255
     e0e:	b9 01       	movw	r22, r18
     e10:	0e 94 2c 12 	call	0x2458	; 0x2458 <itoa>
	uart_puts(string);
     e14:	ce 01       	movw	r24, r28
     e16:	01 96       	adiw	r24, 0x01	; 1
     e18:	0e 94 cb 06 	call	0xd96	; 0xd96 <uart_puts>
}
     e1c:	65 96       	adiw	r28, 0x15	; 21
     e1e:	0f b6       	in	r0, 0x3f	; 63
     e20:	f8 94       	cli
     e22:	de bf       	out	0x3e, r29	; 62
     e24:	0f be       	out	0x3f, r0	; 63
     e26:	cd bf       	out	0x3d, r28	; 61
     e28:	cf 91       	pop	r28
     e2a:	df 91       	pop	r29
     e2c:	08 95       	ret

00000e2e <__vector_14>:

ISR( USART_UDRE_vect)  {
     e2e:	1f 92       	push	r1
     e30:	0f 92       	push	r0
     e32:	0f b6       	in	r0, 0x3f	; 63
     e34:	0f 92       	push	r0
     e36:	11 24       	eor	r1, r1
     e38:	8f 93       	push	r24
     e3a:	9f 93       	push	r25
     e3c:	af 93       	push	r26
     e3e:	bf 93       	push	r27
     e40:	ef 93       	push	r30
     e42:	ff 93       	push	r31
     e44:	df 93       	push	r29
     e46:	cf 93       	push	r28
     e48:	cd b7       	in	r28, 0x3d	; 61
     e4a:	de b7       	in	r29, 0x3e	; 62

    if ( UART_TxHead != UART_TxTail ) {
     e4c:	90 91 76 00 	lds	r25, 0x0076
     e50:	80 91 77 00 	lds	r24, 0x0077
     e54:	98 17       	cp	r25, r24
     e56:	91 f0       	breq	.+36     	; 0xe7c <__vector_14+0x4e>
   	UART_TxTail = (UART_TxTail + 1) & UART_TX_BUF_MASK;
     e58:	80 91 77 00 	lds	r24, 0x0077
     e5c:	8f 5f       	subi	r24, 0xFF	; 255
     e5e:	87 70       	andi	r24, 0x07	; 7
     e60:	80 93 77 00 	sts	0x0077, r24
    	UDR = UART_TxBuf[UART_TxTail];
     e64:	ac e2       	ldi	r26, 0x2C	; 44
     e66:	b0 e0       	ldi	r27, 0x00	; 0
     e68:	80 91 77 00 	lds	r24, 0x0077
     e6c:	88 2f       	mov	r24, r24
     e6e:	90 e0       	ldi	r25, 0x00	; 0
     e70:	fc 01       	movw	r30, r24
     e72:	e8 58       	subi	r30, 0x88	; 136
     e74:	ff 4f       	sbci	r31, 0xFF	; 255
     e76:	80 81       	ld	r24, Z
     e78:	8c 93       	st	X, r24
     e7a:	07 c0       	rjmp	.+14     	; 0xe8a <__vector_14+0x5c>
    } else {
	UCSRB &= ~(1<<UDRIE);
     e7c:	aa e2       	ldi	r26, 0x2A	; 42
     e7e:	b0 e0       	ldi	r27, 0x00	; 0
     e80:	ea e2       	ldi	r30, 0x2A	; 42
     e82:	f0 e0       	ldi	r31, 0x00	; 0
     e84:	80 81       	ld	r24, Z
     e86:	8f 7d       	andi	r24, 0xDF	; 223
     e88:	8c 93       	st	X, r24
    }
}
     e8a:	cf 91       	pop	r28
     e8c:	df 91       	pop	r29
     e8e:	ff 91       	pop	r31
     e90:	ef 91       	pop	r30
     e92:	bf 91       	pop	r27
     e94:	af 91       	pop	r26
     e96:	9f 91       	pop	r25
     e98:	8f 91       	pop	r24
     e9a:	0f 90       	pop	r0
     e9c:	0f be       	out	0x3f, r0	; 63
     e9e:	0f 90       	pop	r0
     ea0:	1f 90       	pop	r1
     ea2:	18 95       	reti

00000ea4 <uart_getc>:

char uart_getc(void) {
     ea4:	df 93       	push	r29
     ea6:	cf 93       	push	r28
     ea8:	0f 92       	push	r0
     eaa:	cd b7       	in	r28, 0x3d	; 61
     eac:	de b7       	in	r29, 0x3e	; 62

    if ( UART_RxHead == UART_RxTail ) return 0;
     eae:	90 91 80 00 	lds	r25, 0x0080
     eb2:	80 91 81 00 	lds	r24, 0x0081
     eb6:	98 17       	cp	r25, r24
     eb8:	11 f4       	brne	.+4      	; 0xebe <uart_getc+0x1a>
     eba:	19 82       	std	Y+1, r1	; 0x01
     ebc:	0f c0       	rjmp	.+30     	; 0xedc <uart_getc+0x38>


    UART_RxTail = (UART_RxTail + 1) & UART_RX_BUF_MASK;
     ebe:	80 91 81 00 	lds	r24, 0x0081
     ec2:	8f 5f       	subi	r24, 0xFF	; 255
     ec4:	87 70       	andi	r24, 0x07	; 7
     ec6:	80 93 81 00 	sts	0x0081, r24

    return UART_RxBuf[UART_RxTail];
     eca:	80 91 81 00 	lds	r24, 0x0081
     ece:	88 2f       	mov	r24, r24
     ed0:	90 e0       	ldi	r25, 0x00	; 0
     ed2:	fc 01       	movw	r30, r24
     ed4:	ee 57       	subi	r30, 0x7E	; 126
     ed6:	ff 4f       	sbci	r31, 0xFF	; 255
     ed8:	80 81       	ld	r24, Z
     eda:	89 83       	std	Y+1, r24	; 0x01
     edc:	89 81       	ldd	r24, Y+1	; 0x01
}
     ede:	0f 90       	pop	r0
     ee0:	cf 91       	pop	r28
     ee2:	df 91       	pop	r29
     ee4:	08 95       	ret

00000ee6 <mma_wds_init>:
#include "mma7455_wds.h"
#include "../I2C_TWI/i2c_twi.h"

void mma_wds_init()
{
     ee6:	df 93       	push	r29
     ee8:	cf 93       	push	r28
     eea:	0f 92       	push	r0
     eec:	cd b7       	in	r28, 0x3d	; 61
     eee:	de b7       	in	r29, 0x3e	; 62
	uint8_t meas_2g_mode = MODE0 | GLVL0;
     ef0:	85 e0       	ldi	r24, 0x05	; 5
     ef2:	89 83       	std	Y+1, r24	; 0x01
	TWI_write_byte(ACC_ADDR, MODE_ADDR, meas_2g_mode);
     ef4:	8a e3       	ldi	r24, 0x3A	; 58
     ef6:	66 e1       	ldi	r22, 0x16	; 22
     ef8:	49 81       	ldd	r20, Y+1	; 0x01
     efa:	0e 94 71 10 	call	0x20e2	; 0x20e2 <TWI_write_byte>
	mma_cal_default();
     efe:	0e 94 e3 07 	call	0xfc6	; 0xfc6 <mma_cal_default>

	return;
}
     f02:	0f 90       	pop	r0
     f04:	cf 91       	pop	r28
     f06:	df 91       	pop	r29
     f08:	08 95       	ret

00000f0a <mma_measure8b>:

meas_8b mma_measure8b()
{
     f0a:	df 93       	push	r29
     f0c:	cf 93       	push	r28
     f0e:	cd b7       	in	r28, 0x3d	; 61
     f10:	de b7       	in	r29, 0x3e	; 62
     f12:	2f 97       	sbiw	r28, 0x0f	; 15
     f14:	0f b6       	in	r0, 0x3f	; 63
     f16:	f8 94       	cli
     f18:	de bf       	out	0x3e, r29	; 62
     f1a:	0f be       	out	0x3f, r0	; 63
     f1c:	cd bf       	out	0x3d, r28	; 61
	meas_8b measure;
	TWI_read_byte(ACC_ADDR, X_8b_ADDR, &(measure.x));
     f1e:	9e 01       	movw	r18, r28
     f20:	2c 5f       	subi	r18, 0xFC	; 252
     f22:	3f 4f       	sbci	r19, 0xFF	; 255
     f24:	8a e3       	ldi	r24, 0x3A	; 58
     f26:	66 e0       	ldi	r22, 0x06	; 6
     f28:	a9 01       	movw	r20, r18
     f2a:	0e 94 d5 10 	call	0x21aa	; 0x21aa <TWI_read_byte>
	TWI_read_byte(ACC_ADDR, Y_8b_ADDR, &(measure.y));
     f2e:	ce 01       	movw	r24, r28
     f30:	04 96       	adiw	r24, 0x04	; 4
     f32:	9c 01       	movw	r18, r24
     f34:	2f 5f       	subi	r18, 0xFF	; 255
     f36:	3f 4f       	sbci	r19, 0xFF	; 255
     f38:	8a e3       	ldi	r24, 0x3A	; 58
     f3a:	67 e0       	ldi	r22, 0x07	; 7
     f3c:	a9 01       	movw	r20, r18
     f3e:	0e 94 d5 10 	call	0x21aa	; 0x21aa <TWI_read_byte>
	TWI_read_byte(ACC_ADDR, Z_8b_ADDR, &(measure.z));
     f42:	ce 01       	movw	r24, r28
     f44:	04 96       	adiw	r24, 0x04	; 4
     f46:	9c 01       	movw	r18, r24
     f48:	2e 5f       	subi	r18, 0xFE	; 254
     f4a:	3f 4f       	sbci	r19, 0xFF	; 255
     f4c:	8a e3       	ldi	r24, 0x3A	; 58
     f4e:	68 e0       	ldi	r22, 0x08	; 8
     f50:	a9 01       	movw	r20, r18
     f52:	0e 94 d5 10 	call	0x21aa	; 0x21aa <TWI_read_byte>
	return measure;
     f56:	ce 01       	movw	r24, r28
     f58:	01 96       	adiw	r24, 0x01	; 1
     f5a:	98 87       	std	Y+8, r25	; 0x08
     f5c:	8f 83       	std	Y+7, r24	; 0x07
     f5e:	fe 01       	movw	r30, r28
     f60:	34 96       	adiw	r30, 0x04	; 4
     f62:	fa 87       	std	Y+10, r31	; 0x0a
     f64:	e9 87       	std	Y+9, r30	; 0x09
     f66:	f3 e0       	ldi	r31, 0x03	; 3
     f68:	fb 87       	std	Y+11, r31	; 0x0b
     f6a:	e9 85       	ldd	r30, Y+9	; 0x09
     f6c:	fa 85       	ldd	r31, Y+10	; 0x0a
     f6e:	00 80       	ld	r0, Z
     f70:	89 85       	ldd	r24, Y+9	; 0x09
     f72:	9a 85       	ldd	r25, Y+10	; 0x0a
     f74:	01 96       	adiw	r24, 0x01	; 1
     f76:	9a 87       	std	Y+10, r25	; 0x0a
     f78:	89 87       	std	Y+9, r24	; 0x09
     f7a:	ef 81       	ldd	r30, Y+7	; 0x07
     f7c:	f8 85       	ldd	r31, Y+8	; 0x08
     f7e:	00 82       	st	Z, r0
     f80:	8f 81       	ldd	r24, Y+7	; 0x07
     f82:	98 85       	ldd	r25, Y+8	; 0x08
     f84:	01 96       	adiw	r24, 0x01	; 1
     f86:	98 87       	std	Y+8, r25	; 0x08
     f88:	8f 83       	std	Y+7, r24	; 0x07
     f8a:	9b 85       	ldd	r25, Y+11	; 0x0b
     f8c:	91 50       	subi	r25, 0x01	; 1
     f8e:	9b 87       	std	Y+11, r25	; 0x0b
     f90:	eb 85       	ldd	r30, Y+11	; 0x0b
     f92:	ee 23       	and	r30, r30
     f94:	51 f7       	brne	.-44     	; 0xf6a <mma_measure8b+0x60>
     f96:	20 e0       	ldi	r18, 0x00	; 0
     f98:	29 81       	ldd	r18, Y+1	; 0x01
     f9a:	80 e0       	ldi	r24, 0x00	; 0
     f9c:	8a 81       	ldd	r24, Y+2	; 0x02
     f9e:	90 e0       	ldi	r25, 0x00	; 0
     fa0:	9b 81       	ldd	r25, Y+3	; 0x03
     fa2:	2c 87       	std	Y+12, r18	; 0x0c
     fa4:	8d 87       	std	Y+13, r24	; 0x0d
     fa6:	9e 87       	std	Y+14, r25	; 0x0e
     fa8:	8c 85       	ldd	r24, Y+12	; 0x0c
     faa:	9d 85       	ldd	r25, Y+13	; 0x0d
     fac:	ae 85       	ldd	r26, Y+14	; 0x0e
     fae:	bf 85       	ldd	r27, Y+15	; 0x0f
}
     fb0:	bc 01       	movw	r22, r24
     fb2:	cd 01       	movw	r24, r26
     fb4:	2f 96       	adiw	r28, 0x0f	; 15
     fb6:	0f b6       	in	r0, 0x3f	; 63
     fb8:	f8 94       	cli
     fba:	de bf       	out	0x3e, r29	; 62
     fbc:	0f be       	out	0x3f, r0	; 63
     fbe:	cd bf       	out	0x3d, r28	; 61
     fc0:	cf 91       	pop	r28
     fc2:	df 91       	pop	r29
     fc4:	08 95       	ret

00000fc6 <mma_cal_default>:


void mma_cal_default()
{
     fc6:	df 93       	push	r29
     fc8:	cf 93       	push	r28
     fca:	cd b7       	in	r28, 0x3d	; 61
     fcc:	de b7       	in	r29, 0x3e	; 62
	TWI_write_byte(ACC_ADDR, X_CAL_ADDR, X_CAL_DEF);
     fce:	8a e3       	ldi	r24, 0x3A	; 58
     fd0:	60 e1       	ldi	r22, 0x10	; 16
     fd2:	4e e4       	ldi	r20, 0x4E	; 78
     fd4:	0e 94 71 10 	call	0x20e2	; 0x20e2 <TWI_write_byte>
	TWI_write_byte(ACC_ADDR, Y_CAL_ADDR, Y_CAL_DEF);
     fd8:	8a e3       	ldi	r24, 0x3A	; 58
     fda:	62 e1       	ldi	r22, 0x12	; 18
     fdc:	46 e7       	ldi	r20, 0x76	; 118
     fde:	0e 94 71 10 	call	0x20e2	; 0x20e2 <TWI_write_byte>
	TWI_write_byte(ACC_ADDR, Z_CAL_ADDR, Z_CAL_DEF);
     fe2:	8a e3       	ldi	r24, 0x3A	; 58
     fe4:	64 e1       	ldi	r22, 0x14	; 20
     fe6:	42 e1       	ldi	r20, 0x12	; 18
     fe8:	0e 94 71 10 	call	0x20e2	; 0x20e2 <TWI_write_byte>
	return;
}
     fec:	cf 91       	pop	r28
     fee:	df 91       	pop	r29
     ff0:	08 95       	ret

00000ff2 <mma_cal_cust>:
void mma_cal_cust(int16_t *cal){ return; }
     ff2:	df 93       	push	r29
     ff4:	cf 93       	push	r28
     ff6:	00 d0       	rcall	.+0      	; 0xff8 <mma_cal_cust+0x6>
     ff8:	cd b7       	in	r28, 0x3d	; 61
     ffa:	de b7       	in	r29, 0x3e	; 62
     ffc:	9a 83       	std	Y+2, r25	; 0x02
     ffe:	89 83       	std	Y+1, r24	; 0x01
    1000:	0f 90       	pop	r0
    1002:	0f 90       	pop	r0
    1004:	cf 91       	pop	r28
    1006:	df 91       	pop	r29
    1008:	08 95       	ret

0000100a <_lcd_write_byte>:
//
//		 Zapis bajtu do wywietlacza LCD
//
//----------------------------------------------------------------------------------------
void _lcd_write_byte(unsigned char _data)
{
    100a:	df 93       	push	r29
    100c:	cf 93       	push	r28
    100e:	0f 92       	push	r0
    1010:	cd b7       	in	r28, 0x3d	; 61
    1012:	de b7       	in	r29, 0x3e	; 62
    1014:	89 83       	std	Y+1, r24	; 0x01
	// Ustawienie pinw portu LCD D4..D7 jako wyjcia
	data_dir_out();
    1016:	0e 94 40 08 	call	0x1080	; 0x1080 <data_dir_out>

#if USE_RW == 1
	CLR_RW;
    101a:	ab e3       	ldi	r26, 0x3B	; 59
    101c:	b0 e0       	ldi	r27, 0x00	; 0
    101e:	eb e3       	ldi	r30, 0x3B	; 59
    1020:	f0 e0       	ldi	r31, 0x00	; 0
    1022:	80 81       	ld	r24, Z
    1024:	8d 7f       	andi	r24, 0xFD	; 253
    1026:	8c 93       	st	X, r24
#endif

	SET_E;
    1028:	ab e3       	ldi	r26, 0x3B	; 59
    102a:	b0 e0       	ldi	r27, 0x00	; 0
    102c:	eb e3       	ldi	r30, 0x3B	; 59
    102e:	f0 e0       	ldi	r31, 0x00	; 0
    1030:	80 81       	ld	r24, Z
    1032:	84 60       	ori	r24, 0x04	; 4
    1034:	8c 93       	st	X, r24
	lcd_sendHalf(_data >> 4);			// wysanie starszej czci bajtu danych D7..D4
    1036:	89 81       	ldd	r24, Y+1	; 0x01
    1038:	82 95       	swap	r24
    103a:	8f 70       	andi	r24, 0x0F	; 15
    103c:	0e 94 63 08 	call	0x10c6	; 0x10c6 <lcd_sendHalf>
	CLR_E;
    1040:	ab e3       	ldi	r26, 0x3B	; 59
    1042:	b0 e0       	ldi	r27, 0x00	; 0
    1044:	eb e3       	ldi	r30, 0x3B	; 59
    1046:	f0 e0       	ldi	r31, 0x00	; 0
    1048:	80 81       	ld	r24, Z
    104a:	8b 7f       	andi	r24, 0xFB	; 251
    104c:	8c 93       	st	X, r24

	SET_E;
    104e:	ab e3       	ldi	r26, 0x3B	; 59
    1050:	b0 e0       	ldi	r27, 0x00	; 0
    1052:	eb e3       	ldi	r30, 0x3B	; 59
    1054:	f0 e0       	ldi	r31, 0x00	; 0
    1056:	80 81       	ld	r24, Z
    1058:	84 60       	ori	r24, 0x04	; 4
    105a:	8c 93       	st	X, r24
	lcd_sendHalf(_data);				// wysanie modszej czci bajtu danych D3..D0
    105c:	89 81       	ldd	r24, Y+1	; 0x01
    105e:	0e 94 63 08 	call	0x10c6	; 0x10c6 <lcd_sendHalf>
	CLR_E;
    1062:	ab e3       	ldi	r26, 0x3B	; 59
    1064:	b0 e0       	ldi	r27, 0x00	; 0
    1066:	eb e3       	ldi	r30, 0x3B	; 59
    1068:	f0 e0       	ldi	r31, 0x00	; 0
    106a:	80 81       	ld	r24, Z
    106c:	8b 7f       	andi	r24, 0xFB	; 251
    106e:	8c 93       	st	X, r24

#if USE_RW == 1
	while( (check_BF() & (1<<7)) );
    1070:	0e 94 5e 09 	call	0x12bc	; 0x12bc <check_BF>
    1074:	88 23       	and	r24, r24
    1076:	e4 f3       	brlt	.-8      	; 0x1070 <_lcd_write_byte+0x66>
#else
	_delay_us(120);
#endif

}
    1078:	0f 90       	pop	r0
    107a:	cf 91       	pop	r28
    107c:	df 91       	pop	r29
    107e:	08 95       	ret

00001080 <data_dir_out>:
//
//		 Ustawienie wszystkich 4 linii danych jako WYjcia
//
//----------------------------------------------------------------------------------------
static inline void data_dir_out(void)
{
    1080:	df 93       	push	r29
    1082:	cf 93       	push	r28
    1084:	cd b7       	in	r28, 0x3d	; 61
    1086:	de b7       	in	r29, 0x3e	; 62
	DDR(LCD_D7PORT)	|= (1<<LCD_D7);
    1088:	aa e3       	ldi	r26, 0x3A	; 58
    108a:	b0 e0       	ldi	r27, 0x00	; 0
    108c:	ea e3       	ldi	r30, 0x3A	; 58
    108e:	f0 e0       	ldi	r31, 0x00	; 0
    1090:	80 81       	ld	r24, Z
    1092:	80 64       	ori	r24, 0x40	; 64
    1094:	8c 93       	st	X, r24
	DDR(LCD_D6PORT)	|= (1<<LCD_D6);
    1096:	aa e3       	ldi	r26, 0x3A	; 58
    1098:	b0 e0       	ldi	r27, 0x00	; 0
    109a:	ea e3       	ldi	r30, 0x3A	; 58
    109c:	f0 e0       	ldi	r31, 0x00	; 0
    109e:	80 81       	ld	r24, Z
    10a0:	80 62       	ori	r24, 0x20	; 32
    10a2:	8c 93       	st	X, r24
	DDR(LCD_D5PORT)	|= (1<<LCD_D5);
    10a4:	aa e3       	ldi	r26, 0x3A	; 58
    10a6:	b0 e0       	ldi	r27, 0x00	; 0
    10a8:	ea e3       	ldi	r30, 0x3A	; 58
    10aa:	f0 e0       	ldi	r31, 0x00	; 0
    10ac:	80 81       	ld	r24, Z
    10ae:	80 61       	ori	r24, 0x10	; 16
    10b0:	8c 93       	st	X, r24
	DDR(LCD_D4PORT)	|= (1<<LCD_D4);
    10b2:	aa e3       	ldi	r26, 0x3A	; 58
    10b4:	b0 e0       	ldi	r27, 0x00	; 0
    10b6:	ea e3       	ldi	r30, 0x3A	; 58
    10b8:	f0 e0       	ldi	r31, 0x00	; 0
    10ba:	80 81       	ld	r24, Z
    10bc:	88 60       	ori	r24, 0x08	; 8
    10be:	8c 93       	st	X, r24
}
    10c0:	cf 91       	pop	r28
    10c2:	df 91       	pop	r29
    10c4:	08 95       	ret

000010c6 <lcd_sendHalf>:
//
//		 Wysanie powki bajtu do LCD (D4..D7)
//
//----------------------------------------------------------------------------------------
static inline void lcd_sendHalf(uint8_t data)
{
    10c6:	df 93       	push	r29
    10c8:	cf 93       	push	r28
    10ca:	0f 92       	push	r0
    10cc:	cd b7       	in	r28, 0x3d	; 61
    10ce:	de b7       	in	r29, 0x3e	; 62
    10d0:	89 83       	std	Y+1, r24	; 0x01
	if (data&(1<<0)) PORT(LCD_D4PORT) |= (1<<LCD_D4); else PORT(LCD_D4PORT) &= ~(1<<LCD_D4);
    10d2:	89 81       	ldd	r24, Y+1	; 0x01
    10d4:	88 2f       	mov	r24, r24
    10d6:	90 e0       	ldi	r25, 0x00	; 0
    10d8:	81 70       	andi	r24, 0x01	; 1
    10da:	90 70       	andi	r25, 0x00	; 0
    10dc:	88 23       	and	r24, r24
    10de:	41 f0       	breq	.+16     	; 0x10f0 <lcd_sendHalf+0x2a>
    10e0:	ab e3       	ldi	r26, 0x3B	; 59
    10e2:	b0 e0       	ldi	r27, 0x00	; 0
    10e4:	eb e3       	ldi	r30, 0x3B	; 59
    10e6:	f0 e0       	ldi	r31, 0x00	; 0
    10e8:	80 81       	ld	r24, Z
    10ea:	88 60       	ori	r24, 0x08	; 8
    10ec:	8c 93       	st	X, r24
    10ee:	07 c0       	rjmp	.+14     	; 0x10fe <lcd_sendHalf+0x38>
    10f0:	ab e3       	ldi	r26, 0x3B	; 59
    10f2:	b0 e0       	ldi	r27, 0x00	; 0
    10f4:	eb e3       	ldi	r30, 0x3B	; 59
    10f6:	f0 e0       	ldi	r31, 0x00	; 0
    10f8:	80 81       	ld	r24, Z
    10fa:	87 7f       	andi	r24, 0xF7	; 247
    10fc:	8c 93       	st	X, r24
	if (data&(1<<1)) PORT(LCD_D5PORT) |= (1<<LCD_D5); else PORT(LCD_D5PORT) &= ~(1<<LCD_D5);
    10fe:	89 81       	ldd	r24, Y+1	; 0x01
    1100:	88 2f       	mov	r24, r24
    1102:	90 e0       	ldi	r25, 0x00	; 0
    1104:	82 70       	andi	r24, 0x02	; 2
    1106:	90 70       	andi	r25, 0x00	; 0
    1108:	00 97       	sbiw	r24, 0x00	; 0
    110a:	41 f0       	breq	.+16     	; 0x111c <lcd_sendHalf+0x56>
    110c:	ab e3       	ldi	r26, 0x3B	; 59
    110e:	b0 e0       	ldi	r27, 0x00	; 0
    1110:	eb e3       	ldi	r30, 0x3B	; 59
    1112:	f0 e0       	ldi	r31, 0x00	; 0
    1114:	80 81       	ld	r24, Z
    1116:	80 61       	ori	r24, 0x10	; 16
    1118:	8c 93       	st	X, r24
    111a:	07 c0       	rjmp	.+14     	; 0x112a <lcd_sendHalf+0x64>
    111c:	ab e3       	ldi	r26, 0x3B	; 59
    111e:	b0 e0       	ldi	r27, 0x00	; 0
    1120:	eb e3       	ldi	r30, 0x3B	; 59
    1122:	f0 e0       	ldi	r31, 0x00	; 0
    1124:	80 81       	ld	r24, Z
    1126:	8f 7e       	andi	r24, 0xEF	; 239
    1128:	8c 93       	st	X, r24
	if (data&(1<<2)) PORT(LCD_D6PORT) |= (1<<LCD_D6); else PORT(LCD_D6PORT) &= ~(1<<LCD_D6);
    112a:	89 81       	ldd	r24, Y+1	; 0x01
    112c:	88 2f       	mov	r24, r24
    112e:	90 e0       	ldi	r25, 0x00	; 0
    1130:	84 70       	andi	r24, 0x04	; 4
    1132:	90 70       	andi	r25, 0x00	; 0
    1134:	00 97       	sbiw	r24, 0x00	; 0
    1136:	41 f0       	breq	.+16     	; 0x1148 <lcd_sendHalf+0x82>
    1138:	ab e3       	ldi	r26, 0x3B	; 59
    113a:	b0 e0       	ldi	r27, 0x00	; 0
    113c:	eb e3       	ldi	r30, 0x3B	; 59
    113e:	f0 e0       	ldi	r31, 0x00	; 0
    1140:	80 81       	ld	r24, Z
    1142:	80 62       	ori	r24, 0x20	; 32
    1144:	8c 93       	st	X, r24
    1146:	07 c0       	rjmp	.+14     	; 0x1156 <lcd_sendHalf+0x90>
    1148:	ab e3       	ldi	r26, 0x3B	; 59
    114a:	b0 e0       	ldi	r27, 0x00	; 0
    114c:	eb e3       	ldi	r30, 0x3B	; 59
    114e:	f0 e0       	ldi	r31, 0x00	; 0
    1150:	80 81       	ld	r24, Z
    1152:	8f 7d       	andi	r24, 0xDF	; 223
    1154:	8c 93       	st	X, r24
	if (data&(1<<3)) PORT(LCD_D7PORT) |= (1<<LCD_D7); else PORT(LCD_D7PORT) &= ~(1<<LCD_D7);
    1156:	89 81       	ldd	r24, Y+1	; 0x01
    1158:	88 2f       	mov	r24, r24
    115a:	90 e0       	ldi	r25, 0x00	; 0
    115c:	88 70       	andi	r24, 0x08	; 8
    115e:	90 70       	andi	r25, 0x00	; 0
    1160:	00 97       	sbiw	r24, 0x00	; 0
    1162:	41 f0       	breq	.+16     	; 0x1174 <lcd_sendHalf+0xae>
    1164:	ab e3       	ldi	r26, 0x3B	; 59
    1166:	b0 e0       	ldi	r27, 0x00	; 0
    1168:	eb e3       	ldi	r30, 0x3B	; 59
    116a:	f0 e0       	ldi	r31, 0x00	; 0
    116c:	80 81       	ld	r24, Z
    116e:	80 64       	ori	r24, 0x40	; 64
    1170:	8c 93       	st	X, r24
    1172:	07 c0       	rjmp	.+14     	; 0x1182 <lcd_sendHalf+0xbc>
    1174:	ab e3       	ldi	r26, 0x3B	; 59
    1176:	b0 e0       	ldi	r27, 0x00	; 0
    1178:	eb e3       	ldi	r30, 0x3B	; 59
    117a:	f0 e0       	ldi	r31, 0x00	; 0
    117c:	80 81       	ld	r24, Z
    117e:	8f 7b       	andi	r24, 0xBF	; 191
    1180:	8c 93       	st	X, r24
}
    1182:	0f 90       	pop	r0
    1184:	cf 91       	pop	r28
    1186:	df 91       	pop	r29
    1188:	08 95       	ret

0000118a <_lcd_read_byte>:
//
//		 Odczyt bajtu z wywietlacza LCD
//
//----------------------------------------------------------------------------------------
uint8_t _lcd_read_byte(void)
{
    118a:	df 93       	push	r29
    118c:	cf 93       	push	r28
    118e:	0f 92       	push	r0
    1190:	cd b7       	in	r28, 0x3d	; 61
    1192:	de b7       	in	r29, 0x3e	; 62
	uint8_t result=0;
    1194:	19 82       	std	Y+1, r1	; 0x01
	data_dir_in();
    1196:	0e 94 00 09 	call	0x1200	; 0x1200 <data_dir_in>

	SET_RW;
    119a:	ab e3       	ldi	r26, 0x3B	; 59
    119c:	b0 e0       	ldi	r27, 0x00	; 0
    119e:	eb e3       	ldi	r30, 0x3B	; 59
    11a0:	f0 e0       	ldi	r31, 0x00	; 0
    11a2:	80 81       	ld	r24, Z
    11a4:	82 60       	ori	r24, 0x02	; 2
    11a6:	8c 93       	st	X, r24

	SET_E;
    11a8:	ab e3       	ldi	r26, 0x3B	; 59
    11aa:	b0 e0       	ldi	r27, 0x00	; 0
    11ac:	eb e3       	ldi	r30, 0x3B	; 59
    11ae:	f0 e0       	ldi	r31, 0x00	; 0
    11b0:	80 81       	ld	r24, Z
    11b2:	84 60       	ori	r24, 0x04	; 4
    11b4:	8c 93       	st	X, r24
	result = (lcd_readHalf() << 4);	// odczyt starszej czci bajtu z LCD D7..D4
    11b6:	0e 94 23 09 	call	0x1246	; 0x1246 <lcd_readHalf>
    11ba:	82 95       	swap	r24
    11bc:	80 7f       	andi	r24, 0xF0	; 240
    11be:	89 83       	std	Y+1, r24	; 0x01
	CLR_E;
    11c0:	ab e3       	ldi	r26, 0x3B	; 59
    11c2:	b0 e0       	ldi	r27, 0x00	; 0
    11c4:	eb e3       	ldi	r30, 0x3B	; 59
    11c6:	f0 e0       	ldi	r31, 0x00	; 0
    11c8:	80 81       	ld	r24, Z
    11ca:	8b 7f       	andi	r24, 0xFB	; 251
    11cc:	8c 93       	st	X, r24

	SET_E;
    11ce:	ab e3       	ldi	r26, 0x3B	; 59
    11d0:	b0 e0       	ldi	r27, 0x00	; 0
    11d2:	eb e3       	ldi	r30, 0x3B	; 59
    11d4:	f0 e0       	ldi	r31, 0x00	; 0
    11d6:	80 81       	ld	r24, Z
    11d8:	84 60       	ori	r24, 0x04	; 4
    11da:	8c 93       	st	X, r24
	result |= lcd_readHalf();			// odczyt modszej czci bajtu z LCD D3..D0
    11dc:	0e 94 23 09 	call	0x1246	; 0x1246 <lcd_readHalf>
    11e0:	98 2f       	mov	r25, r24
    11e2:	89 81       	ldd	r24, Y+1	; 0x01
    11e4:	89 2b       	or	r24, r25
    11e6:	89 83       	std	Y+1, r24	; 0x01
	CLR_E;
    11e8:	ab e3       	ldi	r26, 0x3B	; 59
    11ea:	b0 e0       	ldi	r27, 0x00	; 0
    11ec:	eb e3       	ldi	r30, 0x3B	; 59
    11ee:	f0 e0       	ldi	r31, 0x00	; 0
    11f0:	80 81       	ld	r24, Z
    11f2:	8b 7f       	andi	r24, 0xFB	; 251
    11f4:	8c 93       	st	X, r24

	return result;
    11f6:	89 81       	ldd	r24, Y+1	; 0x01
}
    11f8:	0f 90       	pop	r0
    11fa:	cf 91       	pop	r28
    11fc:	df 91       	pop	r29
    11fe:	08 95       	ret

00001200 <data_dir_in>:
//
//		 Ustawienie wszystkich 4 linii danych jako WEjcia
//
//----------------------------------------------------------------------------------------
static inline void data_dir_in(void)
{
    1200:	df 93       	push	r29
    1202:	cf 93       	push	r28
    1204:	cd b7       	in	r28, 0x3d	; 61
    1206:	de b7       	in	r29, 0x3e	; 62
	DDR(LCD_D7PORT)	&= ~(1<<LCD_D7);
    1208:	aa e3       	ldi	r26, 0x3A	; 58
    120a:	b0 e0       	ldi	r27, 0x00	; 0
    120c:	ea e3       	ldi	r30, 0x3A	; 58
    120e:	f0 e0       	ldi	r31, 0x00	; 0
    1210:	80 81       	ld	r24, Z
    1212:	8f 7b       	andi	r24, 0xBF	; 191
    1214:	8c 93       	st	X, r24
	DDR(LCD_D6PORT)	&= ~(1<<LCD_D6);
    1216:	aa e3       	ldi	r26, 0x3A	; 58
    1218:	b0 e0       	ldi	r27, 0x00	; 0
    121a:	ea e3       	ldi	r30, 0x3A	; 58
    121c:	f0 e0       	ldi	r31, 0x00	; 0
    121e:	80 81       	ld	r24, Z
    1220:	8f 7d       	andi	r24, 0xDF	; 223
    1222:	8c 93       	st	X, r24
	DDR(LCD_D5PORT)	&= ~(1<<LCD_D5);
    1224:	aa e3       	ldi	r26, 0x3A	; 58
    1226:	b0 e0       	ldi	r27, 0x00	; 0
    1228:	ea e3       	ldi	r30, 0x3A	; 58
    122a:	f0 e0       	ldi	r31, 0x00	; 0
    122c:	80 81       	ld	r24, Z
    122e:	8f 7e       	andi	r24, 0xEF	; 239
    1230:	8c 93       	st	X, r24
	DDR(LCD_D4PORT)	&= ~(1<<LCD_D4);
    1232:	aa e3       	ldi	r26, 0x3A	; 58
    1234:	b0 e0       	ldi	r27, 0x00	; 0
    1236:	ea e3       	ldi	r30, 0x3A	; 58
    1238:	f0 e0       	ldi	r31, 0x00	; 0
    123a:	80 81       	ld	r24, Z
    123c:	87 7f       	andi	r24, 0xF7	; 247
    123e:	8c 93       	st	X, r24
}
    1240:	cf 91       	pop	r28
    1242:	df 91       	pop	r29
    1244:	08 95       	ret

00001246 <lcd_readHalf>:
//
//		 Odczyt powki bajtu z LCD (D4..D7)
//
//----------------------------------------------------------------------------------------
static inline uint8_t lcd_readHalf(void)
{
    1246:	df 93       	push	r29
    1248:	cf 93       	push	r28
    124a:	0f 92       	push	r0
    124c:	cd b7       	in	r28, 0x3d	; 61
    124e:	de b7       	in	r29, 0x3e	; 62
	uint8_t result=0;
    1250:	19 82       	std	Y+1, r1	; 0x01

	if(PIN(LCD_D4PORT)&(1<<LCD_D4)) result |= (1<<0);
    1252:	e9 e3       	ldi	r30, 0x39	; 57
    1254:	f0 e0       	ldi	r31, 0x00	; 0
    1256:	80 81       	ld	r24, Z
    1258:	88 2f       	mov	r24, r24
    125a:	90 e0       	ldi	r25, 0x00	; 0
    125c:	88 70       	andi	r24, 0x08	; 8
    125e:	90 70       	andi	r25, 0x00	; 0
    1260:	00 97       	sbiw	r24, 0x00	; 0
    1262:	19 f0       	breq	.+6      	; 0x126a <lcd_readHalf+0x24>
    1264:	89 81       	ldd	r24, Y+1	; 0x01
    1266:	81 60       	ori	r24, 0x01	; 1
    1268:	89 83       	std	Y+1, r24	; 0x01
	if(PIN(LCD_D5PORT)&(1<<LCD_D5)) result |= (1<<1);
    126a:	e9 e3       	ldi	r30, 0x39	; 57
    126c:	f0 e0       	ldi	r31, 0x00	; 0
    126e:	80 81       	ld	r24, Z
    1270:	88 2f       	mov	r24, r24
    1272:	90 e0       	ldi	r25, 0x00	; 0
    1274:	80 71       	andi	r24, 0x10	; 16
    1276:	90 70       	andi	r25, 0x00	; 0
    1278:	00 97       	sbiw	r24, 0x00	; 0
    127a:	19 f0       	breq	.+6      	; 0x1282 <lcd_readHalf+0x3c>
    127c:	89 81       	ldd	r24, Y+1	; 0x01
    127e:	82 60       	ori	r24, 0x02	; 2
    1280:	89 83       	std	Y+1, r24	; 0x01
	if(PIN(LCD_D6PORT)&(1<<LCD_D6)) result |= (1<<2);
    1282:	e9 e3       	ldi	r30, 0x39	; 57
    1284:	f0 e0       	ldi	r31, 0x00	; 0
    1286:	80 81       	ld	r24, Z
    1288:	88 2f       	mov	r24, r24
    128a:	90 e0       	ldi	r25, 0x00	; 0
    128c:	80 72       	andi	r24, 0x20	; 32
    128e:	90 70       	andi	r25, 0x00	; 0
    1290:	00 97       	sbiw	r24, 0x00	; 0
    1292:	19 f0       	breq	.+6      	; 0x129a <lcd_readHalf+0x54>
    1294:	89 81       	ldd	r24, Y+1	; 0x01
    1296:	84 60       	ori	r24, 0x04	; 4
    1298:	89 83       	std	Y+1, r24	; 0x01
	if(PIN(LCD_D7PORT)&(1<<LCD_D7)) result |= (1<<3);
    129a:	e9 e3       	ldi	r30, 0x39	; 57
    129c:	f0 e0       	ldi	r31, 0x00	; 0
    129e:	80 81       	ld	r24, Z
    12a0:	88 2f       	mov	r24, r24
    12a2:	90 e0       	ldi	r25, 0x00	; 0
    12a4:	80 74       	andi	r24, 0x40	; 64
    12a6:	90 70       	andi	r25, 0x00	; 0
    12a8:	00 97       	sbiw	r24, 0x00	; 0
    12aa:	19 f0       	breq	.+6      	; 0x12b2 <lcd_readHalf+0x6c>
    12ac:	89 81       	ldd	r24, Y+1	; 0x01
    12ae:	88 60       	ori	r24, 0x08	; 8
    12b0:	89 83       	std	Y+1, r24	; 0x01

	return result;
    12b2:	89 81       	ldd	r24, Y+1	; 0x01
}
    12b4:	0f 90       	pop	r0
    12b6:	cf 91       	pop	r28
    12b8:	df 91       	pop	r29
    12ba:	08 95       	ret

000012bc <check_BF>:
//
//		 Sprawdzenie stanu Busy Flag (Zajtoci wywietlacza)
//
//----------------------------------------------------------------------------------------
uint8_t check_BF(void)
{
    12bc:	df 93       	push	r29
    12be:	cf 93       	push	r28
    12c0:	cd b7       	in	r28, 0x3d	; 61
    12c2:	de b7       	in	r29, 0x3e	; 62
	CLR_RS;
    12c4:	ab e3       	ldi	r26, 0x3B	; 59
    12c6:	b0 e0       	ldi	r27, 0x00	; 0
    12c8:	eb e3       	ldi	r30, 0x3B	; 59
    12ca:	f0 e0       	ldi	r31, 0x00	; 0
    12cc:	80 81       	ld	r24, Z
    12ce:	8e 7f       	andi	r24, 0xFE	; 254
    12d0:	8c 93       	st	X, r24
	return _lcd_read_byte();
    12d2:	0e 94 c5 08 	call	0x118a	; 0x118a <_lcd_read_byte>
}
    12d6:	cf 91       	pop	r28
    12d8:	df 91       	pop	r29
    12da:	08 95       	ret

000012dc <lcd_write_cmd>:
//
//		 Zapis komendy do wywietlacza LCD
//
//----------------------------------------------------------------------------------------
void lcd_write_cmd(uint8_t cmd)
{
    12dc:	df 93       	push	r29
    12de:	cf 93       	push	r28
    12e0:	0f 92       	push	r0
    12e2:	cd b7       	in	r28, 0x3d	; 61
    12e4:	de b7       	in	r29, 0x3e	; 62
    12e6:	89 83       	std	Y+1, r24	; 0x01
	CLR_RS;
    12e8:	ab e3       	ldi	r26, 0x3B	; 59
    12ea:	b0 e0       	ldi	r27, 0x00	; 0
    12ec:	eb e3       	ldi	r30, 0x3B	; 59
    12ee:	f0 e0       	ldi	r31, 0x00	; 0
    12f0:	80 81       	ld	r24, Z
    12f2:	8e 7f       	andi	r24, 0xFE	; 254
    12f4:	8c 93       	st	X, r24
	_lcd_write_byte(cmd);
    12f6:	89 81       	ldd	r24, Y+1	; 0x01
    12f8:	0e 94 05 08 	call	0x100a	; 0x100a <_lcd_write_byte>
}
    12fc:	0f 90       	pop	r0
    12fe:	cf 91       	pop	r28
    1300:	df 91       	pop	r29
    1302:	08 95       	ret

00001304 <lcd_write_data>:
//
//		 Zapis danych do wywietlacza LCD
//
//----------------------------------------------------------------------------------------
void lcd_write_data(uint8_t data)
{
    1304:	df 93       	push	r29
    1306:	cf 93       	push	r28
    1308:	0f 92       	push	r0
    130a:	cd b7       	in	r28, 0x3d	; 61
    130c:	de b7       	in	r29, 0x3e	; 62
    130e:	89 83       	std	Y+1, r24	; 0x01
	SET_RS;
    1310:	ab e3       	ldi	r26, 0x3B	; 59
    1312:	b0 e0       	ldi	r27, 0x00	; 0
    1314:	eb e3       	ldi	r30, 0x3B	; 59
    1316:	f0 e0       	ldi	r31, 0x00	; 0
    1318:	80 81       	ld	r24, Z
    131a:	81 60       	ori	r24, 0x01	; 1
    131c:	8c 93       	st	X, r24
	_lcd_write_byte(data);
    131e:	89 81       	ldd	r24, Y+1	; 0x01
    1320:	0e 94 05 08 	call	0x100a	; 0x100a <_lcd_write_byte>
}
    1324:	0f 90       	pop	r0
    1326:	cf 91       	pop	r28
    1328:	df 91       	pop	r29
    132a:	08 95       	ret

0000132c <lcd_char>:
//		 8 wasnych znakw zdefiniowanych w CGRAM
//		 wysyamy za pomoc kodw 0x80 do 0x87 zamiast 0x00 do 0x07
//
//----------------------------------------------------------------------------------------
void lcd_char(char c)
{
    132c:	df 93       	push	r29
    132e:	cf 93       	push	r28
    1330:	00 d0       	rcall	.+0      	; 0x1332 <lcd_char+0x6>
    1332:	cd b7       	in	r28, 0x3d	; 61
    1334:	de b7       	in	r29, 0x3e	; 62
    1336:	89 83       	std	Y+1, r24	; 0x01
	lcd_write_data( ( c>=0x80 && c<=0x87 ) ? (c & 0x07) : c);
    1338:	89 81       	ldd	r24, Y+1	; 0x01
    133a:	88 23       	and	r24, r24
    133c:	44 f4       	brge	.+16     	; 0x134e <lcd_char+0x22>
    133e:	89 81       	ldd	r24, Y+1	; 0x01
    1340:	88 38       	cpi	r24, 0x88	; 136
    1342:	28 f4       	brcc	.+10     	; 0x134e <lcd_char+0x22>
    1344:	89 81       	ldd	r24, Y+1	; 0x01
    1346:	98 2f       	mov	r25, r24
    1348:	97 70       	andi	r25, 0x07	; 7
    134a:	9a 83       	std	Y+2, r25	; 0x02
    134c:	02 c0       	rjmp	.+4      	; 0x1352 <lcd_char+0x26>
    134e:	89 81       	ldd	r24, Y+1	; 0x01
    1350:	8a 83       	std	Y+2, r24	; 0x02
    1352:	8a 81       	ldd	r24, Y+2	; 0x02
    1354:	0e 94 82 09 	call	0x1304	; 0x1304 <lcd_write_data>
}
    1358:	0f 90       	pop	r0
    135a:	0f 90       	pop	r0
    135c:	cf 91       	pop	r28
    135e:	df 91       	pop	r29
    1360:	08 95       	ret

00001362 <lcd_str>:
//		 Wysanie stringa do wywietlacza LCD z pamici RAM
//
//
//----------------------------------------------------------------------------------------
void lcd_str(char * str)
{
    1362:	df 93       	push	r29
    1364:	cf 93       	push	r28
    1366:	00 d0       	rcall	.+0      	; 0x1368 <lcd_str+0x6>
    1368:	00 d0       	rcall	.+0      	; 0x136a <lcd_str+0x8>
    136a:	cd b7       	in	r28, 0x3d	; 61
    136c:	de b7       	in	r29, 0x3e	; 62
    136e:	9a 83       	std	Y+2, r25	; 0x02
    1370:	89 83       	std	Y+1, r24	; 0x01
    1372:	03 c0       	rjmp	.+6      	; 0x137a <lcd_str+0x18>
	register char znak;
	while ( (znak=*(str++)) ) lcd_char( znak );
    1374:	8b 81       	ldd	r24, Y+3	; 0x03
    1376:	0e 94 96 09 	call	0x132c	; 0x132c <lcd_char>
    137a:	e9 81       	ldd	r30, Y+1	; 0x01
    137c:	fa 81       	ldd	r31, Y+2	; 0x02
    137e:	80 81       	ld	r24, Z
    1380:	8b 83       	std	Y+3, r24	; 0x03
    1382:	8b 81       	ldd	r24, Y+3	; 0x03
    1384:	8c 83       	std	Y+4, r24	; 0x04
    1386:	8c 81       	ldd	r24, Y+4	; 0x04
    1388:	88 23       	and	r24, r24
    138a:	11 f0       	breq	.+4      	; 0x1390 <lcd_str+0x2e>
    138c:	81 e0       	ldi	r24, 0x01	; 1
    138e:	8c 83       	std	Y+4, r24	; 0x04
    1390:	8c 81       	ldd	r24, Y+4	; 0x04
    1392:	29 81       	ldd	r18, Y+1	; 0x01
    1394:	3a 81       	ldd	r19, Y+2	; 0x02
    1396:	2f 5f       	subi	r18, 0xFF	; 255
    1398:	3f 4f       	sbci	r19, 0xFF	; 255
    139a:	3a 83       	std	Y+2, r19	; 0x02
    139c:	29 83       	std	Y+1, r18	; 0x01
    139e:	88 23       	and	r24, r24
    13a0:	49 f7       	brne	.-46     	; 0x1374 <lcd_str+0x12>
}
    13a2:	0f 90       	pop	r0
    13a4:	0f 90       	pop	r0
    13a6:	0f 90       	pop	r0
    13a8:	0f 90       	pop	r0
    13aa:	cf 91       	pop	r28
    13ac:	df 91       	pop	r29
    13ae:	08 95       	ret

000013b0 <lcd_str_P>:
//
//		 Wysanie stringa do wywietlacza LCD z pamici FLASH
//
//----------------------------------------------------------------------------------------
void lcd_str_P(const char * str)
{
    13b0:	df 93       	push	r29
    13b2:	cf 93       	push	r28
    13b4:	00 d0       	rcall	.+0      	; 0x13b6 <lcd_str_P+0x6>
    13b6:	00 d0       	rcall	.+0      	; 0x13b8 <lcd_str_P+0x8>
    13b8:	00 d0       	rcall	.+0      	; 0x13ba <lcd_str_P+0xa>
    13ba:	cd b7       	in	r28, 0x3d	; 61
    13bc:	de b7       	in	r29, 0x3e	; 62
    13be:	9d 83       	std	Y+5, r25	; 0x05
    13c0:	8c 83       	std	Y+4, r24	; 0x04
    13c2:	03 c0       	rjmp	.+6      	; 0x13ca <lcd_str_P+0x1a>
	register char znak;
	while ( (znak=pgm_read_byte(str++)) ) lcd_char( znak );
    13c4:	8e 81       	ldd	r24, Y+6	; 0x06
    13c6:	0e 94 96 09 	call	0x132c	; 0x132c <lcd_char>
    13ca:	8c 81       	ldd	r24, Y+4	; 0x04
    13cc:	9d 81       	ldd	r25, Y+5	; 0x05
    13ce:	9b 83       	std	Y+3, r25	; 0x03
    13d0:	8a 83       	std	Y+2, r24	; 0x02
    13d2:	8c 81       	ldd	r24, Y+4	; 0x04
    13d4:	9d 81       	ldd	r25, Y+5	; 0x05
    13d6:	01 96       	adiw	r24, 0x01	; 1
    13d8:	9d 83       	std	Y+5, r25	; 0x05
    13da:	8c 83       	std	Y+4, r24	; 0x04
    13dc:	ea 81       	ldd	r30, Y+2	; 0x02
    13de:	fb 81       	ldd	r31, Y+3	; 0x03
    13e0:	84 91       	lpm	r24, Z+
    13e2:	89 83       	std	Y+1, r24	; 0x01
    13e4:	89 81       	ldd	r24, Y+1	; 0x01
    13e6:	8e 83       	std	Y+6, r24	; 0x06
    13e8:	8e 81       	ldd	r24, Y+6	; 0x06
    13ea:	88 23       	and	r24, r24
    13ec:	59 f7       	brne	.-42     	; 0x13c4 <lcd_str_P+0x14>
}
    13ee:	26 96       	adiw	r28, 0x06	; 6
    13f0:	0f b6       	in	r0, 0x3f	; 63
    13f2:	f8 94       	cli
    13f4:	de bf       	out	0x3e, r29	; 62
    13f6:	0f be       	out	0x3f, r0	; 63
    13f8:	cd bf       	out	0x3d, r28	; 61
    13fa:	cf 91       	pop	r28
    13fc:	df 91       	pop	r29
    13fe:	08 95       	ret

00001400 <lcd_str_E>:
//		 8 wasnych znakw zdefiniowanych w CGRAM
//		 wysyamy za pomoc kodw 0x80 do 0x87 zamiast 0x00 do 0x07
//
//----------------------------------------------------------------------------------------
void lcd_str_E(char * str)
{
    1400:	df 93       	push	r29
    1402:	cf 93       	push	r28
    1404:	00 d0       	rcall	.+0      	; 0x1406 <lcd_str_E+0x6>
    1406:	0f 92       	push	r0
    1408:	cd b7       	in	r28, 0x3d	; 61
    140a:	de b7       	in	r29, 0x3e	; 62
    140c:	9a 83       	std	Y+2, r25	; 0x02
    140e:	89 83       	std	Y+1, r24	; 0x01
	register char znak;
	while(1)
	{
		znak=eeprom_read_byte( (uint8_t *)(str++) );
    1410:	89 81       	ldd	r24, Y+1	; 0x01
    1412:	9a 81       	ldd	r25, Y+2	; 0x02
    1414:	29 81       	ldd	r18, Y+1	; 0x01
    1416:	3a 81       	ldd	r19, Y+2	; 0x02
    1418:	2f 5f       	subi	r18, 0xFF	; 255
    141a:	3f 4f       	sbci	r19, 0xFF	; 255
    141c:	3a 83       	std	Y+2, r19	; 0x02
    141e:	29 83       	std	Y+1, r18	; 0x01
    1420:	0e 94 82 14 	call	0x2904	; 0x2904 <__eerd_byte_m32>
    1424:	8b 83       	std	Y+3, r24	; 0x03
		if(!znak || znak==0xFF) break;
    1426:	8b 81       	ldd	r24, Y+3	; 0x03
    1428:	88 23       	and	r24, r24
    142a:	39 f0       	breq	.+14     	; 0x143a <lcd_str_E+0x3a>
    142c:	8b 81       	ldd	r24, Y+3	; 0x03
    142e:	8f 3f       	cpi	r24, 0xFF	; 255
    1430:	21 f0       	breq	.+8      	; 0x143a <lcd_str_E+0x3a>
		else lcd_char( znak );
    1432:	8b 81       	ldd	r24, Y+3	; 0x03
    1434:	0e 94 96 09 	call	0x132c	; 0x132c <lcd_char>
    1438:	eb cf       	rjmp	.-42     	; 0x1410 <lcd_str_E+0x10>
	}
}
    143a:	0f 90       	pop	r0
    143c:	0f 90       	pop	r0
    143e:	0f 90       	pop	r0
    1440:	cf 91       	pop	r28
    1442:	df 91       	pop	r29
    1444:	08 95       	ret

00001446 <lcd_int>:
//
//		 Wywietla liczb dziesitn na wywietlaczu LCD
//
//----------------------------------------------------------------------------------------
void lcd_int(int val)
{
    1446:	df 93       	push	r29
    1448:	cf 93       	push	r28
    144a:	cd b7       	in	r28, 0x3d	; 61
    144c:	de b7       	in	r29, 0x3e	; 62
    144e:	63 97       	sbiw	r28, 0x13	; 19
    1450:	0f b6       	in	r0, 0x3f	; 63
    1452:	f8 94       	cli
    1454:	de bf       	out	0x3e, r29	; 62
    1456:	0f be       	out	0x3f, r0	; 63
    1458:	cd bf       	out	0x3d, r28	; 61
    145a:	9b 8b       	std	Y+19, r25	; 0x13
    145c:	8a 8b       	std	Y+18, r24	; 0x12
	char bufor[17];
	lcd_str( itoa(val, bufor, 10) );
    145e:	8a 89       	ldd	r24, Y+18	; 0x12
    1460:	9b 89       	ldd	r25, Y+19	; 0x13
    1462:	9e 01       	movw	r18, r28
    1464:	2f 5f       	subi	r18, 0xFF	; 255
    1466:	3f 4f       	sbci	r19, 0xFF	; 255
    1468:	b9 01       	movw	r22, r18
    146a:	4a e0       	ldi	r20, 0x0A	; 10
    146c:	50 e0       	ldi	r21, 0x00	; 0
    146e:	0e 94 2c 12 	call	0x2458	; 0x2458 <itoa>
    1472:	0e 94 b1 09 	call	0x1362	; 0x1362 <lcd_str>
}
    1476:	63 96       	adiw	r28, 0x13	; 19
    1478:	0f b6       	in	r0, 0x3f	; 63
    147a:	f8 94       	cli
    147c:	de bf       	out	0x3e, r29	; 62
    147e:	0f be       	out	0x3f, r0	; 63
    1480:	cd bf       	out	0x3d, r28	; 61
    1482:	cf 91       	pop	r28
    1484:	df 91       	pop	r29
    1486:	08 95       	ret

00001488 <lcd_hex>:
//
//		 Wywietla liczb szestnastkow HEX na wywietlaczu LCD
//
//----------------------------------------------------------------------------------------
void lcd_hex(uint32_t val)
{
    1488:	df 93       	push	r29
    148a:	cf 93       	push	r28
    148c:	cd b7       	in	r28, 0x3d	; 61
    148e:	de b7       	in	r29, 0x3e	; 62
    1490:	65 97       	sbiw	r28, 0x15	; 21
    1492:	0f b6       	in	r0, 0x3f	; 63
    1494:	f8 94       	cli
    1496:	de bf       	out	0x3e, r29	; 62
    1498:	0f be       	out	0x3f, r0	; 63
    149a:	cd bf       	out	0x3d, r28	; 61
    149c:	6a 8b       	std	Y+18, r22	; 0x12
    149e:	7b 8b       	std	Y+19, r23	; 0x13
    14a0:	8c 8b       	std	Y+20, r24	; 0x14
    14a2:	9d 8b       	std	Y+21, r25	; 0x15
	char bufor[17];
	lcd_str( ltoa(val, bufor, 16) );
    14a4:	8a 89       	ldd	r24, Y+18	; 0x12
    14a6:	9b 89       	ldd	r25, Y+19	; 0x13
    14a8:	ac 89       	ldd	r26, Y+20	; 0x14
    14aa:	bd 89       	ldd	r27, Y+21	; 0x15
    14ac:	bc 01       	movw	r22, r24
    14ae:	cd 01       	movw	r24, r26
    14b0:	9e 01       	movw	r18, r28
    14b2:	2f 5f       	subi	r18, 0xFF	; 255
    14b4:	3f 4f       	sbci	r19, 0xFF	; 255
    14b6:	a9 01       	movw	r20, r18
    14b8:	20 e1       	ldi	r18, 0x10	; 16
    14ba:	30 e0       	ldi	r19, 0x00	; 0
    14bc:	0e 94 4d 12 	call	0x249a	; 0x249a <ltoa>
    14c0:	0e 94 b1 09 	call	0x1362	; 0x1362 <lcd_str>
}
    14c4:	65 96       	adiw	r28, 0x15	; 21
    14c6:	0f b6       	in	r0, 0x3f	; 63
    14c8:	f8 94       	cli
    14ca:	de bf       	out	0x3e, r29	; 62
    14cc:	0f be       	out	0x3f, r0	; 63
    14ce:	cd bf       	out	0x3d, r28	; 61
    14d0:	cf 91       	pop	r28
    14d2:	df 91       	pop	r29
    14d4:	08 95       	ret

000014d6 <lcd_defchar>:
//		nr: 		- kod znaku w pamici CGRAM od 0x80 do 0x87
//		*def_znak:	- wskanik do tablicy 7 bajtw definiujcych znak
//
//----------------------------------------------------------------------------------------
void lcd_defchar(uint8_t nr, uint8_t *def_znak)
{
    14d6:	df 93       	push	r29
    14d8:	cf 93       	push	r28
    14da:	00 d0       	rcall	.+0      	; 0x14dc <lcd_defchar+0x6>
    14dc:	00 d0       	rcall	.+0      	; 0x14de <lcd_defchar+0x8>
    14de:	cd b7       	in	r28, 0x3d	; 61
    14e0:	de b7       	in	r29, 0x3e	; 62
    14e2:	89 83       	std	Y+1, r24	; 0x01
    14e4:	7b 83       	std	Y+3, r23	; 0x03
    14e6:	6a 83       	std	Y+2, r22	; 0x02
	register uint8_t i,c;
	lcd_write_cmd( 64+((nr&0x07)*8) );
    14e8:	89 81       	ldd	r24, Y+1	; 0x01
    14ea:	88 2f       	mov	r24, r24
    14ec:	90 e0       	ldi	r25, 0x00	; 0
    14ee:	87 70       	andi	r24, 0x07	; 7
    14f0:	90 70       	andi	r25, 0x00	; 0
    14f2:	08 96       	adiw	r24, 0x08	; 8
    14f4:	88 0f       	add	r24, r24
    14f6:	99 1f       	adc	r25, r25
    14f8:	88 0f       	add	r24, r24
    14fa:	99 1f       	adc	r25, r25
    14fc:	88 0f       	add	r24, r24
    14fe:	99 1f       	adc	r25, r25
    1500:	0e 94 6e 09 	call	0x12dc	; 0x12dc <lcd_write_cmd>
	for(i=0;i<8;i++)
    1504:	1c 82       	std	Y+4, r1	; 0x04
    1506:	0e c0       	rjmp	.+28     	; 0x1524 <lcd_defchar+0x4e>
	{
		c = *(def_znak++);
    1508:	ea 81       	ldd	r30, Y+2	; 0x02
    150a:	fb 81       	ldd	r31, Y+3	; 0x03
    150c:	20 81       	ld	r18, Z
    150e:	8a 81       	ldd	r24, Y+2	; 0x02
    1510:	9b 81       	ldd	r25, Y+3	; 0x03
    1512:	01 96       	adiw	r24, 0x01	; 1
    1514:	9b 83       	std	Y+3, r25	; 0x03
    1516:	8a 83       	std	Y+2, r24	; 0x02
		lcd_write_data(c);
    1518:	82 2f       	mov	r24, r18
    151a:	0e 94 82 09 	call	0x1304	; 0x1304 <lcd_write_data>
//----------------------------------------------------------------------------------------
void lcd_defchar(uint8_t nr, uint8_t *def_znak)
{
	register uint8_t i,c;
	lcd_write_cmd( 64+((nr&0x07)*8) );
	for(i=0;i<8;i++)
    151e:	8c 81       	ldd	r24, Y+4	; 0x04
    1520:	8f 5f       	subi	r24, 0xFF	; 255
    1522:	8c 83       	std	Y+4, r24	; 0x04
    1524:	8c 81       	ldd	r24, Y+4	; 0x04
    1526:	88 30       	cpi	r24, 0x08	; 8
    1528:	78 f3       	brcs	.-34     	; 0x1508 <lcd_defchar+0x32>
	{
		c = *(def_znak++);
		lcd_write_data(c);
	}
}
    152a:	0f 90       	pop	r0
    152c:	0f 90       	pop	r0
    152e:	0f 90       	pop	r0
    1530:	0f 90       	pop	r0
    1532:	cf 91       	pop	r28
    1534:	df 91       	pop	r29
    1536:	08 95       	ret

00001538 <lcd_defchar_P>:
//		nr: 		- kod znaku w pamici CGRAM od 0x80 do 0x87
//		*def_znak:	- wskanik do tablicy 7 bajtw definiujcych znak
//
//----------------------------------------------------------------------------------------
void lcd_defchar_P(uint8_t nr, const uint8_t *def_znak)
{
    1538:	df 93       	push	r29
    153a:	cf 93       	push	r28
    153c:	cd b7       	in	r28, 0x3d	; 61
    153e:	de b7       	in	r29, 0x3e	; 62
    1540:	27 97       	sbiw	r28, 0x07	; 7
    1542:	0f b6       	in	r0, 0x3f	; 63
    1544:	f8 94       	cli
    1546:	de bf       	out	0x3e, r29	; 62
    1548:	0f be       	out	0x3f, r0	; 63
    154a:	cd bf       	out	0x3d, r28	; 61
    154c:	8c 83       	std	Y+4, r24	; 0x04
    154e:	7e 83       	std	Y+6, r23	; 0x06
    1550:	6d 83       	std	Y+5, r22	; 0x05
	register uint8_t i,c;
	lcd_write_cmd( 64+((nr&0x07)*8) );
    1552:	8c 81       	ldd	r24, Y+4	; 0x04
    1554:	88 2f       	mov	r24, r24
    1556:	90 e0       	ldi	r25, 0x00	; 0
    1558:	87 70       	andi	r24, 0x07	; 7
    155a:	90 70       	andi	r25, 0x00	; 0
    155c:	08 96       	adiw	r24, 0x08	; 8
    155e:	88 0f       	add	r24, r24
    1560:	99 1f       	adc	r25, r25
    1562:	88 0f       	add	r24, r24
    1564:	99 1f       	adc	r25, r25
    1566:	88 0f       	add	r24, r24
    1568:	99 1f       	adc	r25, r25
    156a:	0e 94 6e 09 	call	0x12dc	; 0x12dc <lcd_write_cmd>
	for(i=0;i<8;i++)
    156e:	1f 82       	std	Y+7, r1	; 0x07
    1570:	13 c0       	rjmp	.+38     	; 0x1598 <lcd_defchar_P+0x60>
	{
		c = pgm_read_byte(def_znak++);
    1572:	8d 81       	ldd	r24, Y+5	; 0x05
    1574:	9e 81       	ldd	r25, Y+6	; 0x06
    1576:	9b 83       	std	Y+3, r25	; 0x03
    1578:	8a 83       	std	Y+2, r24	; 0x02
    157a:	8d 81       	ldd	r24, Y+5	; 0x05
    157c:	9e 81       	ldd	r25, Y+6	; 0x06
    157e:	01 96       	adiw	r24, 0x01	; 1
    1580:	9e 83       	std	Y+6, r25	; 0x06
    1582:	8d 83       	std	Y+5, r24	; 0x05
    1584:	ea 81       	ldd	r30, Y+2	; 0x02
    1586:	fb 81       	ldd	r31, Y+3	; 0x03
    1588:	84 91       	lpm	r24, Z+
    158a:	89 83       	std	Y+1, r24	; 0x01
    158c:	89 81       	ldd	r24, Y+1	; 0x01
		lcd_write_data(c);
    158e:	0e 94 82 09 	call	0x1304	; 0x1304 <lcd_write_data>
//----------------------------------------------------------------------------------------
void lcd_defchar_P(uint8_t nr, const uint8_t *def_znak)
{
	register uint8_t i,c;
	lcd_write_cmd( 64+((nr&0x07)*8) );
	for(i=0;i<8;i++)
    1592:	8f 81       	ldd	r24, Y+7	; 0x07
    1594:	8f 5f       	subi	r24, 0xFF	; 255
    1596:	8f 83       	std	Y+7, r24	; 0x07
    1598:	8f 81       	ldd	r24, Y+7	; 0x07
    159a:	88 30       	cpi	r24, 0x08	; 8
    159c:	50 f3       	brcs	.-44     	; 0x1572 <lcd_defchar_P+0x3a>
	{
		c = pgm_read_byte(def_znak++);
		lcd_write_data(c);
	}
}
    159e:	27 96       	adiw	r28, 0x07	; 7
    15a0:	0f b6       	in	r0, 0x3f	; 63
    15a2:	f8 94       	cli
    15a4:	de bf       	out	0x3e, r29	; 62
    15a6:	0f be       	out	0x3f, r0	; 63
    15a8:	cd bf       	out	0x3d, r28	; 61
    15aa:	cf 91       	pop	r28
    15ac:	df 91       	pop	r29
    15ae:	08 95       	ret

000015b0 <lcd_defchar_E>:
//		nr: 		- kod znaku w pamici CGRAM od 0x80 do 0x87
//		*def_znak:	- wskanik do tablicy 7 bajtw definiujcych znak
//
//----------------------------------------------------------------------------------------
void lcd_defchar_E(uint8_t nr, uint8_t *def_znak)
{
    15b0:	df 93       	push	r29
    15b2:	cf 93       	push	r28
    15b4:	00 d0       	rcall	.+0      	; 0x15b6 <lcd_defchar_E+0x6>
    15b6:	00 d0       	rcall	.+0      	; 0x15b8 <lcd_defchar_E+0x8>
    15b8:	cd b7       	in	r28, 0x3d	; 61
    15ba:	de b7       	in	r29, 0x3e	; 62
    15bc:	89 83       	std	Y+1, r24	; 0x01
    15be:	7b 83       	std	Y+3, r23	; 0x03
    15c0:	6a 83       	std	Y+2, r22	; 0x02
	register uint8_t i,c;

	lcd_write_cmd( 64+((nr&0x07)*8) );
    15c2:	89 81       	ldd	r24, Y+1	; 0x01
    15c4:	88 2f       	mov	r24, r24
    15c6:	90 e0       	ldi	r25, 0x00	; 0
    15c8:	87 70       	andi	r24, 0x07	; 7
    15ca:	90 70       	andi	r25, 0x00	; 0
    15cc:	08 96       	adiw	r24, 0x08	; 8
    15ce:	88 0f       	add	r24, r24
    15d0:	99 1f       	adc	r25, r25
    15d2:	88 0f       	add	r24, r24
    15d4:	99 1f       	adc	r25, r25
    15d6:	88 0f       	add	r24, r24
    15d8:	99 1f       	adc	r25, r25
    15da:	0e 94 6e 09 	call	0x12dc	; 0x12dc <lcd_write_cmd>
	for(i=0;i<8;i++)
    15de:	1c 82       	std	Y+4, r1	; 0x04
    15e0:	0f c0       	rjmp	.+30     	; 0x1600 <lcd_defchar_E+0x50>
	{
		c = eeprom_read_byte(def_znak++);
    15e2:	2a 81       	ldd	r18, Y+2	; 0x02
    15e4:	3b 81       	ldd	r19, Y+3	; 0x03
    15e6:	8a 81       	ldd	r24, Y+2	; 0x02
    15e8:	9b 81       	ldd	r25, Y+3	; 0x03
    15ea:	01 96       	adiw	r24, 0x01	; 1
    15ec:	9b 83       	std	Y+3, r25	; 0x03
    15ee:	8a 83       	std	Y+2, r24	; 0x02
    15f0:	c9 01       	movw	r24, r18
    15f2:	0e 94 82 14 	call	0x2904	; 0x2904 <__eerd_byte_m32>
		lcd_write_data(c);
    15f6:	0e 94 82 09 	call	0x1304	; 0x1304 <lcd_write_data>
void lcd_defchar_E(uint8_t nr, uint8_t *def_znak)
{
	register uint8_t i,c;

	lcd_write_cmd( 64+((nr&0x07)*8) );
	for(i=0;i<8;i++)
    15fa:	8c 81       	ldd	r24, Y+4	; 0x04
    15fc:	8f 5f       	subi	r24, 0xFF	; 255
    15fe:	8c 83       	std	Y+4, r24	; 0x04
    1600:	8c 81       	ldd	r24, Y+4	; 0x04
    1602:	88 30       	cpi	r24, 0x08	; 8
    1604:	70 f3       	brcs	.-36     	; 0x15e2 <lcd_defchar_E+0x32>
	{
		c = eeprom_read_byte(def_znak++);
		lcd_write_data(c);
	}
}
    1606:	0f 90       	pop	r0
    1608:	0f 90       	pop	r0
    160a:	0f 90       	pop	r0
    160c:	0f 90       	pop	r0
    160e:	cf 91       	pop	r28
    1610:	df 91       	pop	r29
    1612:	08 95       	ret

00001614 <lcd_locate>:
//		funkcja dostosowuje automatycznie adresy DDRAM
//		w zalenoci od rodzaju wywietlacza (ile posiada wierszy)
//
//----------------------------------------------------------------------------------------
void lcd_locate(uint8_t y, uint8_t x)
{
    1614:	df 93       	push	r29
    1616:	cf 93       	push	r28
    1618:	00 d0       	rcall	.+0      	; 0x161a <lcd_locate+0x6>
    161a:	00 d0       	rcall	.+0      	; 0x161c <lcd_locate+0x8>
    161c:	cd b7       	in	r28, 0x3d	; 61
    161e:	de b7       	in	r29, 0x3e	; 62
    1620:	89 83       	std	Y+1, r24	; 0x01
    1622:	6a 83       	std	Y+2, r22	; 0x02
	switch(y)
    1624:	89 81       	ldd	r24, Y+1	; 0x01
    1626:	28 2f       	mov	r18, r24
    1628:	30 e0       	ldi	r19, 0x00	; 0
    162a:	3c 83       	std	Y+4, r19	; 0x04
    162c:	2b 83       	std	Y+3, r18	; 0x03
    162e:	8b 81       	ldd	r24, Y+3	; 0x03
    1630:	9c 81       	ldd	r25, Y+4	; 0x04
    1632:	00 97       	sbiw	r24, 0x00	; 0
    1634:	31 f0       	breq	.+12     	; 0x1642 <lcd_locate+0x2e>
    1636:	2b 81       	ldd	r18, Y+3	; 0x03
    1638:	3c 81       	ldd	r19, Y+4	; 0x04
    163a:	21 30       	cpi	r18, 0x01	; 1
    163c:	31 05       	cpc	r19, r1
    163e:	19 f0       	breq	.+6      	; 0x1646 <lcd_locate+0x32>
    1640:	04 c0       	rjmp	.+8      	; 0x164a <lcd_locate+0x36>
	{
		case 0: y = LCD_LINE1; break;
    1642:	19 82       	std	Y+1, r1	; 0x01
    1644:	02 c0       	rjmp	.+4      	; 0x164a <lcd_locate+0x36>

#if (LCD_ROWS>1)
	    case 1: y = LCD_LINE2; break; // adres 1 znaku 2 wiersza
    1646:	80 e4       	ldi	r24, 0x40	; 64
    1648:	89 83       	std	Y+1, r24	; 0x01
#if (LCD_ROWS>3)
    	case 3: y = LCD_LINE4; break; // adres 1 znaku 4 wiersza
#endif
	}

	lcd_write_cmd( (0x80 + y + x) );
    164a:	99 81       	ldd	r25, Y+1	; 0x01
    164c:	8a 81       	ldd	r24, Y+2	; 0x02
    164e:	89 0f       	add	r24, r25
    1650:	80 58       	subi	r24, 0x80	; 128
    1652:	0e 94 6e 09 	call	0x12dc	; 0x12dc <lcd_write_cmd>
}
    1656:	0f 90       	pop	r0
    1658:	0f 90       	pop	r0
    165a:	0f 90       	pop	r0
    165c:	0f 90       	pop	r0
    165e:	cf 91       	pop	r28
    1660:	df 91       	pop	r29
    1662:	08 95       	ret

00001664 <lcd_cls>:
//
//		Kasowanie ekranu wywietlacza
//
//----------------------------------------------------------------------------------------
void lcd_cls(void)
{
    1664:	df 93       	push	r29
    1666:	cf 93       	push	r28
    1668:	cd b7       	in	r28, 0x3d	; 61
    166a:	de b7       	in	r29, 0x3e	; 62
	lcd_write_cmd( LCDC_CLS );
    166c:	81 e0       	ldi	r24, 0x01	; 1
    166e:	0e 94 6e 09 	call	0x12dc	; 0x12dc <lcd_write_cmd>

	#if USE_RW == 0
		_delay_ms(4.9);
	#endif
}
    1672:	cf 91       	pop	r28
    1674:	df 91       	pop	r29
    1676:	08 95       	ret

00001678 <lcd_init>:
//
//		 ******* INICJALIZACJA WYWIETLACZA LCD ********
//
//----------------------------------------------------------------------------------------
void lcd_init(void)
{
    1678:	0f 93       	push	r16
    167a:	1f 93       	push	r17
    167c:	df 93       	push	r29
    167e:	cf 93       	push	r28
    1680:	cd b7       	in	r28, 0x3d	; 61
    1682:	de b7       	in	r29, 0x3e	; 62
    1684:	c4 56       	subi	r28, 0x64	; 100
    1686:	d0 40       	sbci	r29, 0x00	; 0
    1688:	0f b6       	in	r0, 0x3f	; 63
    168a:	f8 94       	cli
    168c:	de bf       	out	0x3e, r29	; 62
    168e:	0f be       	out	0x3f, r0	; 63
    1690:	cd bf       	out	0x3d, r28	; 61
	// inicjowanie pinw portw ustalonych do podczenia z wywietlaczem LCD
	// ustawienie wszystkich jako wyjcia
	data_dir_out();
    1692:	0e 94 40 08 	call	0x1080	; 0x1080 <data_dir_out>
	DDR(LCD_RSPORT) |= (1<<LCD_RS);
    1696:	aa e3       	ldi	r26, 0x3A	; 58
    1698:	b0 e0       	ldi	r27, 0x00	; 0
    169a:	ea e3       	ldi	r30, 0x3A	; 58
    169c:	f0 e0       	ldi	r31, 0x00	; 0
    169e:	80 81       	ld	r24, Z
    16a0:	81 60       	ori	r24, 0x01	; 1
    16a2:	8c 93       	st	X, r24
	DDR(LCD_EPORT) |= (1<<LCD_E);
    16a4:	aa e3       	ldi	r26, 0x3A	; 58
    16a6:	b0 e0       	ldi	r27, 0x00	; 0
    16a8:	ea e3       	ldi	r30, 0x3A	; 58
    16aa:	f0 e0       	ldi	r31, 0x00	; 0
    16ac:	80 81       	ld	r24, Z
    16ae:	84 60       	ori	r24, 0x04	; 4
    16b0:	8c 93       	st	X, r24
	#if USE_RW == 1
		DDR(LCD_RWPORT) |= (1<<LCD_RW);
    16b2:	aa e3       	ldi	r26, 0x3A	; 58
    16b4:	b0 e0       	ldi	r27, 0x00	; 0
    16b6:	ea e3       	ldi	r30, 0x3A	; 58
    16b8:	f0 e0       	ldi	r31, 0x00	; 0
    16ba:	80 81       	ld	r24, Z
    16bc:	82 60       	ori	r24, 0x02	; 2
    16be:	8c 93       	st	X, r24
	#endif

	PORT(LCD_RSPORT) |= (1<<LCD_RS);
    16c0:	ab e3       	ldi	r26, 0x3B	; 59
    16c2:	b0 e0       	ldi	r27, 0x00	; 0
    16c4:	eb e3       	ldi	r30, 0x3B	; 59
    16c6:	f0 e0       	ldi	r31, 0x00	; 0
    16c8:	80 81       	ld	r24, Z
    16ca:	81 60       	ori	r24, 0x01	; 1
    16cc:	8c 93       	st	X, r24
	PORT(LCD_EPORT) |= (1<<LCD_E);
    16ce:	ab e3       	ldi	r26, 0x3B	; 59
    16d0:	b0 e0       	ldi	r27, 0x00	; 0
    16d2:	eb e3       	ldi	r30, 0x3B	; 59
    16d4:	f0 e0       	ldi	r31, 0x00	; 0
    16d6:	80 81       	ld	r24, Z
    16d8:	84 60       	ori	r24, 0x04	; 4
    16da:	8c 93       	st	X, r24
	#if USE_RW == 1
		PORT(LCD_RWPORT) |= (1<<LCD_RW);
    16dc:	ab e3       	ldi	r26, 0x3B	; 59
    16de:	b0 e0       	ldi	r27, 0x00	; 0
    16e0:	eb e3       	ldi	r30, 0x3B	; 59
    16e2:	f0 e0       	ldi	r31, 0x00	; 0
    16e4:	80 81       	ld	r24, Z
    16e6:	82 60       	ori	r24, 0x02	; 2
    16e8:	8c 93       	st	X, r24
    16ea:	fe 01       	movw	r30, r28
    16ec:	ef 59       	subi	r30, 0x9F	; 159
    16ee:	ff 4f       	sbci	r31, 0xFF	; 255
    16f0:	80 e0       	ldi	r24, 0x00	; 0
    16f2:	90 e0       	ldi	r25, 0x00	; 0
    16f4:	a0 e7       	ldi	r26, 0x70	; 112
    16f6:	b1 e4       	ldi	r27, 0x41	; 65
    16f8:	80 83       	st	Z, r24
    16fa:	91 83       	std	Z+1, r25	; 0x01
    16fc:	a2 83       	std	Z+2, r26	; 0x02
    16fe:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1700:	8e 01       	movw	r16, r28
    1702:	03 5a       	subi	r16, 0xA3	; 163
    1704:	1f 4f       	sbci	r17, 0xFF	; 255
    1706:	fe 01       	movw	r30, r28
    1708:	ef 59       	subi	r30, 0x9F	; 159
    170a:	ff 4f       	sbci	r31, 0xFF	; 255
    170c:	60 81       	ld	r22, Z
    170e:	71 81       	ldd	r23, Z+1	; 0x01
    1710:	82 81       	ldd	r24, Z+2	; 0x02
    1712:	93 81       	ldd	r25, Z+3	; 0x03
    1714:	20 e0       	ldi	r18, 0x00	; 0
    1716:	30 e0       	ldi	r19, 0x00	; 0
    1718:	4a ef       	ldi	r20, 0xFA	; 250
    171a:	54 e4       	ldi	r21, 0x44	; 68
    171c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1720:	dc 01       	movw	r26, r24
    1722:	cb 01       	movw	r24, r22
    1724:	f8 01       	movw	r30, r16
    1726:	80 83       	st	Z, r24
    1728:	91 83       	std	Z+1, r25	; 0x01
    172a:	a2 83       	std	Z+2, r26	; 0x02
    172c:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    172e:	fe 01       	movw	r30, r28
    1730:	e3 5a       	subi	r30, 0xA3	; 163
    1732:	ff 4f       	sbci	r31, 0xFF	; 255
    1734:	60 81       	ld	r22, Z
    1736:	71 81       	ldd	r23, Z+1	; 0x01
    1738:	82 81       	ldd	r24, Z+2	; 0x02
    173a:	93 81       	ldd	r25, Z+3	; 0x03
    173c:	20 e0       	ldi	r18, 0x00	; 0
    173e:	30 e0       	ldi	r19, 0x00	; 0
    1740:	40 e8       	ldi	r20, 0x80	; 128
    1742:	5f e3       	ldi	r21, 0x3F	; 63
    1744:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1748:	88 23       	and	r24, r24
    174a:	44 f4       	brge	.+16     	; 0x175c <lcd_init+0xe4>
		__ticks = 1;
    174c:	fe 01       	movw	r30, r28
    174e:	e5 5a       	subi	r30, 0xA5	; 165
    1750:	ff 4f       	sbci	r31, 0xFF	; 255
    1752:	81 e0       	ldi	r24, 0x01	; 1
    1754:	90 e0       	ldi	r25, 0x00	; 0
    1756:	91 83       	std	Z+1, r25	; 0x01
    1758:	80 83       	st	Z, r24
    175a:	64 c0       	rjmp	.+200    	; 0x1824 <lcd_init+0x1ac>
	else if (__tmp > 65535)
    175c:	fe 01       	movw	r30, r28
    175e:	e3 5a       	subi	r30, 0xA3	; 163
    1760:	ff 4f       	sbci	r31, 0xFF	; 255
    1762:	60 81       	ld	r22, Z
    1764:	71 81       	ldd	r23, Z+1	; 0x01
    1766:	82 81       	ldd	r24, Z+2	; 0x02
    1768:	93 81       	ldd	r25, Z+3	; 0x03
    176a:	20 e0       	ldi	r18, 0x00	; 0
    176c:	3f ef       	ldi	r19, 0xFF	; 255
    176e:	4f e7       	ldi	r20, 0x7F	; 127
    1770:	57 e4       	ldi	r21, 0x47	; 71
    1772:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1776:	18 16       	cp	r1, r24
    1778:	0c f0       	brlt	.+2      	; 0x177c <lcd_init+0x104>
    177a:	43 c0       	rjmp	.+134    	; 0x1802 <lcd_init+0x18a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    177c:	fe 01       	movw	r30, r28
    177e:	ef 59       	subi	r30, 0x9F	; 159
    1780:	ff 4f       	sbci	r31, 0xFF	; 255
    1782:	60 81       	ld	r22, Z
    1784:	71 81       	ldd	r23, Z+1	; 0x01
    1786:	82 81       	ldd	r24, Z+2	; 0x02
    1788:	93 81       	ldd	r25, Z+3	; 0x03
    178a:	20 e0       	ldi	r18, 0x00	; 0
    178c:	30 e0       	ldi	r19, 0x00	; 0
    178e:	40 e2       	ldi	r20, 0x20	; 32
    1790:	51 e4       	ldi	r21, 0x41	; 65
    1792:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1796:	dc 01       	movw	r26, r24
    1798:	cb 01       	movw	r24, r22
    179a:	8e 01       	movw	r16, r28
    179c:	05 5a       	subi	r16, 0xA5	; 165
    179e:	1f 4f       	sbci	r17, 0xFF	; 255
    17a0:	bc 01       	movw	r22, r24
    17a2:	cd 01       	movw	r24, r26
    17a4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    17a8:	dc 01       	movw	r26, r24
    17aa:	cb 01       	movw	r24, r22
    17ac:	f8 01       	movw	r30, r16
    17ae:	91 83       	std	Z+1, r25	; 0x01
    17b0:	80 83       	st	Z, r24
    17b2:	1f c0       	rjmp	.+62     	; 0x17f2 <lcd_init+0x17a>
    17b4:	fe 01       	movw	r30, r28
    17b6:	e7 5a       	subi	r30, 0xA7	; 167
    17b8:	ff 4f       	sbci	r31, 0xFF	; 255
    17ba:	88 ec       	ldi	r24, 0xC8	; 200
    17bc:	90 e0       	ldi	r25, 0x00	; 0
    17be:	91 83       	std	Z+1, r25	; 0x01
    17c0:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    17c2:	fe 01       	movw	r30, r28
    17c4:	e7 5a       	subi	r30, 0xA7	; 167
    17c6:	ff 4f       	sbci	r31, 0xFF	; 255
    17c8:	80 81       	ld	r24, Z
    17ca:	91 81       	ldd	r25, Z+1	; 0x01
    17cc:	01 97       	sbiw	r24, 0x01	; 1
    17ce:	f1 f7       	brne	.-4      	; 0x17cc <lcd_init+0x154>
    17d0:	fe 01       	movw	r30, r28
    17d2:	e7 5a       	subi	r30, 0xA7	; 167
    17d4:	ff 4f       	sbci	r31, 0xFF	; 255
    17d6:	91 83       	std	Z+1, r25	; 0x01
    17d8:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    17da:	de 01       	movw	r26, r28
    17dc:	a5 5a       	subi	r26, 0xA5	; 165
    17de:	bf 4f       	sbci	r27, 0xFF	; 255
    17e0:	fe 01       	movw	r30, r28
    17e2:	e5 5a       	subi	r30, 0xA5	; 165
    17e4:	ff 4f       	sbci	r31, 0xFF	; 255
    17e6:	80 81       	ld	r24, Z
    17e8:	91 81       	ldd	r25, Z+1	; 0x01
    17ea:	01 97       	sbiw	r24, 0x01	; 1
    17ec:	11 96       	adiw	r26, 0x01	; 1
    17ee:	9c 93       	st	X, r25
    17f0:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    17f2:	fe 01       	movw	r30, r28
    17f4:	e5 5a       	subi	r30, 0xA5	; 165
    17f6:	ff 4f       	sbci	r31, 0xFF	; 255
    17f8:	80 81       	ld	r24, Z
    17fa:	91 81       	ldd	r25, Z+1	; 0x01
    17fc:	00 97       	sbiw	r24, 0x00	; 0
    17fe:	d1 f6       	brne	.-76     	; 0x17b4 <lcd_init+0x13c>
    1800:	27 c0       	rjmp	.+78     	; 0x1850 <lcd_init+0x1d8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1802:	8e 01       	movw	r16, r28
    1804:	05 5a       	subi	r16, 0xA5	; 165
    1806:	1f 4f       	sbci	r17, 0xFF	; 255
    1808:	fe 01       	movw	r30, r28
    180a:	e3 5a       	subi	r30, 0xA3	; 163
    180c:	ff 4f       	sbci	r31, 0xFF	; 255
    180e:	60 81       	ld	r22, Z
    1810:	71 81       	ldd	r23, Z+1	; 0x01
    1812:	82 81       	ldd	r24, Z+2	; 0x02
    1814:	93 81       	ldd	r25, Z+3	; 0x03
    1816:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    181a:	dc 01       	movw	r26, r24
    181c:	cb 01       	movw	r24, r22
    181e:	f8 01       	movw	r30, r16
    1820:	91 83       	std	Z+1, r25	; 0x01
    1822:	80 83       	st	Z, r24
    1824:	de 01       	movw	r26, r28
    1826:	a9 5a       	subi	r26, 0xA9	; 169
    1828:	bf 4f       	sbci	r27, 0xFF	; 255
    182a:	fe 01       	movw	r30, r28
    182c:	e5 5a       	subi	r30, 0xA5	; 165
    182e:	ff 4f       	sbci	r31, 0xFF	; 255
    1830:	80 81       	ld	r24, Z
    1832:	91 81       	ldd	r25, Z+1	; 0x01
    1834:	8d 93       	st	X+, r24
    1836:	9c 93       	st	X, r25
    1838:	fe 01       	movw	r30, r28
    183a:	e9 5a       	subi	r30, 0xA9	; 169
    183c:	ff 4f       	sbci	r31, 0xFF	; 255
    183e:	80 81       	ld	r24, Z
    1840:	91 81       	ldd	r25, Z+1	; 0x01
    1842:	01 97       	sbiw	r24, 0x01	; 1
    1844:	f1 f7       	brne	.-4      	; 0x1842 <lcd_init+0x1ca>
    1846:	fe 01       	movw	r30, r28
    1848:	e9 5a       	subi	r30, 0xA9	; 169
    184a:	ff 4f       	sbci	r31, 0xFF	; 255
    184c:	91 83       	std	Z+1, r25	; 0x01
    184e:	80 83       	st	Z, r24
	#endif

	_delay_ms(15);
	PORT(LCD_EPORT) &= ~(1<<LCD_E);
    1850:	ab e3       	ldi	r26, 0x3B	; 59
    1852:	b0 e0       	ldi	r27, 0x00	; 0
    1854:	eb e3       	ldi	r30, 0x3B	; 59
    1856:	f0 e0       	ldi	r31, 0x00	; 0
    1858:	80 81       	ld	r24, Z
    185a:	8b 7f       	andi	r24, 0xFB	; 251
    185c:	8c 93       	st	X, r24
	PORT(LCD_RSPORT) &= ~(1<<LCD_RS);
    185e:	ab e3       	ldi	r26, 0x3B	; 59
    1860:	b0 e0       	ldi	r27, 0x00	; 0
    1862:	eb e3       	ldi	r30, 0x3B	; 59
    1864:	f0 e0       	ldi	r31, 0x00	; 0
    1866:	80 81       	ld	r24, Z
    1868:	8e 7f       	andi	r24, 0xFE	; 254
    186a:	8c 93       	st	X, r24
	#if USE_RW == 1	
    	PORT(LCD_RWPORT) &= ~(1<<LCD_RW);
    186c:	ab e3       	ldi	r26, 0x3B	; 59
    186e:	b0 e0       	ldi	r27, 0x00	; 0
    1870:	eb e3       	ldi	r30, 0x3B	; 59
    1872:	f0 e0       	ldi	r31, 0x00	; 0
    1874:	80 81       	ld	r24, Z
    1876:	8d 7f       	andi	r24, 0xFD	; 253
    1878:	8c 93       	st	X, r24
	#endif

	// jeszcze nie mona uywa Busy Flag
	SET_E;
    187a:	ab e3       	ldi	r26, 0x3B	; 59
    187c:	b0 e0       	ldi	r27, 0x00	; 0
    187e:	eb e3       	ldi	r30, 0x3B	; 59
    1880:	f0 e0       	ldi	r31, 0x00	; 0
    1882:	80 81       	ld	r24, Z
    1884:	84 60       	ori	r24, 0x04	; 4
    1886:	8c 93       	st	X, r24
	lcd_sendHalf(0x03);	// tryb 8-bitowy
    1888:	83 e0       	ldi	r24, 0x03	; 3
    188a:	0e 94 63 08 	call	0x10c6	; 0x10c6 <lcd_sendHalf>
	CLR_E;
    188e:	ab e3       	ldi	r26, 0x3B	; 59
    1890:	b0 e0       	ldi	r27, 0x00	; 0
    1892:	eb e3       	ldi	r30, 0x3B	; 59
    1894:	f0 e0       	ldi	r31, 0x00	; 0
    1896:	80 81       	ld	r24, Z
    1898:	8b 7f       	andi	r24, 0xFB	; 251
    189a:	8c 93       	st	X, r24
    189c:	fe 01       	movw	r30, r28
    189e:	ed 5a       	subi	r30, 0xAD	; 173
    18a0:	ff 4f       	sbci	r31, 0xFF	; 255
    18a2:	83 e3       	ldi	r24, 0x33	; 51
    18a4:	93 e3       	ldi	r25, 0x33	; 51
    18a6:	a3 e8       	ldi	r26, 0x83	; 131
    18a8:	b0 e4       	ldi	r27, 0x40	; 64
    18aa:	80 83       	st	Z, r24
    18ac:	91 83       	std	Z+1, r25	; 0x01
    18ae:	a2 83       	std	Z+2, r26	; 0x02
    18b0:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    18b2:	8e 01       	movw	r16, r28
    18b4:	01 5b       	subi	r16, 0xB1	; 177
    18b6:	1f 4f       	sbci	r17, 0xFF	; 255
    18b8:	fe 01       	movw	r30, r28
    18ba:	ed 5a       	subi	r30, 0xAD	; 173
    18bc:	ff 4f       	sbci	r31, 0xFF	; 255
    18be:	60 81       	ld	r22, Z
    18c0:	71 81       	ldd	r23, Z+1	; 0x01
    18c2:	82 81       	ldd	r24, Z+2	; 0x02
    18c4:	93 81       	ldd	r25, Z+3	; 0x03
    18c6:	20 e0       	ldi	r18, 0x00	; 0
    18c8:	30 e0       	ldi	r19, 0x00	; 0
    18ca:	4a ef       	ldi	r20, 0xFA	; 250
    18cc:	54 e4       	ldi	r21, 0x44	; 68
    18ce:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    18d2:	dc 01       	movw	r26, r24
    18d4:	cb 01       	movw	r24, r22
    18d6:	f8 01       	movw	r30, r16
    18d8:	80 83       	st	Z, r24
    18da:	91 83       	std	Z+1, r25	; 0x01
    18dc:	a2 83       	std	Z+2, r26	; 0x02
    18de:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    18e0:	fe 01       	movw	r30, r28
    18e2:	e1 5b       	subi	r30, 0xB1	; 177
    18e4:	ff 4f       	sbci	r31, 0xFF	; 255
    18e6:	60 81       	ld	r22, Z
    18e8:	71 81       	ldd	r23, Z+1	; 0x01
    18ea:	82 81       	ldd	r24, Z+2	; 0x02
    18ec:	93 81       	ldd	r25, Z+3	; 0x03
    18ee:	20 e0       	ldi	r18, 0x00	; 0
    18f0:	30 e0       	ldi	r19, 0x00	; 0
    18f2:	40 e8       	ldi	r20, 0x80	; 128
    18f4:	5f e3       	ldi	r21, 0x3F	; 63
    18f6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    18fa:	88 23       	and	r24, r24
    18fc:	44 f4       	brge	.+16     	; 0x190e <lcd_init+0x296>
		__ticks = 1;
    18fe:	fe 01       	movw	r30, r28
    1900:	e3 5b       	subi	r30, 0xB3	; 179
    1902:	ff 4f       	sbci	r31, 0xFF	; 255
    1904:	81 e0       	ldi	r24, 0x01	; 1
    1906:	90 e0       	ldi	r25, 0x00	; 0
    1908:	91 83       	std	Z+1, r25	; 0x01
    190a:	80 83       	st	Z, r24
    190c:	64 c0       	rjmp	.+200    	; 0x19d6 <lcd_init+0x35e>
	else if (__tmp > 65535)
    190e:	fe 01       	movw	r30, r28
    1910:	e1 5b       	subi	r30, 0xB1	; 177
    1912:	ff 4f       	sbci	r31, 0xFF	; 255
    1914:	60 81       	ld	r22, Z
    1916:	71 81       	ldd	r23, Z+1	; 0x01
    1918:	82 81       	ldd	r24, Z+2	; 0x02
    191a:	93 81       	ldd	r25, Z+3	; 0x03
    191c:	20 e0       	ldi	r18, 0x00	; 0
    191e:	3f ef       	ldi	r19, 0xFF	; 255
    1920:	4f e7       	ldi	r20, 0x7F	; 127
    1922:	57 e4       	ldi	r21, 0x47	; 71
    1924:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1928:	18 16       	cp	r1, r24
    192a:	0c f0       	brlt	.+2      	; 0x192e <lcd_init+0x2b6>
    192c:	43 c0       	rjmp	.+134    	; 0x19b4 <lcd_init+0x33c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    192e:	fe 01       	movw	r30, r28
    1930:	ed 5a       	subi	r30, 0xAD	; 173
    1932:	ff 4f       	sbci	r31, 0xFF	; 255
    1934:	60 81       	ld	r22, Z
    1936:	71 81       	ldd	r23, Z+1	; 0x01
    1938:	82 81       	ldd	r24, Z+2	; 0x02
    193a:	93 81       	ldd	r25, Z+3	; 0x03
    193c:	20 e0       	ldi	r18, 0x00	; 0
    193e:	30 e0       	ldi	r19, 0x00	; 0
    1940:	40 e2       	ldi	r20, 0x20	; 32
    1942:	51 e4       	ldi	r21, 0x41	; 65
    1944:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1948:	dc 01       	movw	r26, r24
    194a:	cb 01       	movw	r24, r22
    194c:	8e 01       	movw	r16, r28
    194e:	03 5b       	subi	r16, 0xB3	; 179
    1950:	1f 4f       	sbci	r17, 0xFF	; 255
    1952:	bc 01       	movw	r22, r24
    1954:	cd 01       	movw	r24, r26
    1956:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    195a:	dc 01       	movw	r26, r24
    195c:	cb 01       	movw	r24, r22
    195e:	f8 01       	movw	r30, r16
    1960:	91 83       	std	Z+1, r25	; 0x01
    1962:	80 83       	st	Z, r24
    1964:	1f c0       	rjmp	.+62     	; 0x19a4 <lcd_init+0x32c>
    1966:	fe 01       	movw	r30, r28
    1968:	e5 5b       	subi	r30, 0xB5	; 181
    196a:	ff 4f       	sbci	r31, 0xFF	; 255
    196c:	88 ec       	ldi	r24, 0xC8	; 200
    196e:	90 e0       	ldi	r25, 0x00	; 0
    1970:	91 83       	std	Z+1, r25	; 0x01
    1972:	80 83       	st	Z, r24
    1974:	fe 01       	movw	r30, r28
    1976:	e5 5b       	subi	r30, 0xB5	; 181
    1978:	ff 4f       	sbci	r31, 0xFF	; 255
    197a:	80 81       	ld	r24, Z
    197c:	91 81       	ldd	r25, Z+1	; 0x01
    197e:	01 97       	sbiw	r24, 0x01	; 1
    1980:	f1 f7       	brne	.-4      	; 0x197e <lcd_init+0x306>
    1982:	fe 01       	movw	r30, r28
    1984:	e5 5b       	subi	r30, 0xB5	; 181
    1986:	ff 4f       	sbci	r31, 0xFF	; 255
    1988:	91 83       	std	Z+1, r25	; 0x01
    198a:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    198c:	de 01       	movw	r26, r28
    198e:	a3 5b       	subi	r26, 0xB3	; 179
    1990:	bf 4f       	sbci	r27, 0xFF	; 255
    1992:	fe 01       	movw	r30, r28
    1994:	e3 5b       	subi	r30, 0xB3	; 179
    1996:	ff 4f       	sbci	r31, 0xFF	; 255
    1998:	80 81       	ld	r24, Z
    199a:	91 81       	ldd	r25, Z+1	; 0x01
    199c:	01 97       	sbiw	r24, 0x01	; 1
    199e:	11 96       	adiw	r26, 0x01	; 1
    19a0:	9c 93       	st	X, r25
    19a2:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    19a4:	fe 01       	movw	r30, r28
    19a6:	e3 5b       	subi	r30, 0xB3	; 179
    19a8:	ff 4f       	sbci	r31, 0xFF	; 255
    19aa:	80 81       	ld	r24, Z
    19ac:	91 81       	ldd	r25, Z+1	; 0x01
    19ae:	00 97       	sbiw	r24, 0x00	; 0
    19b0:	d1 f6       	brne	.-76     	; 0x1966 <lcd_init+0x2ee>
    19b2:	27 c0       	rjmp	.+78     	; 0x1a02 <lcd_init+0x38a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    19b4:	8e 01       	movw	r16, r28
    19b6:	03 5b       	subi	r16, 0xB3	; 179
    19b8:	1f 4f       	sbci	r17, 0xFF	; 255
    19ba:	fe 01       	movw	r30, r28
    19bc:	e1 5b       	subi	r30, 0xB1	; 177
    19be:	ff 4f       	sbci	r31, 0xFF	; 255
    19c0:	60 81       	ld	r22, Z
    19c2:	71 81       	ldd	r23, Z+1	; 0x01
    19c4:	82 81       	ldd	r24, Z+2	; 0x02
    19c6:	93 81       	ldd	r25, Z+3	; 0x03
    19c8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    19cc:	dc 01       	movw	r26, r24
    19ce:	cb 01       	movw	r24, r22
    19d0:	f8 01       	movw	r30, r16
    19d2:	91 83       	std	Z+1, r25	; 0x01
    19d4:	80 83       	st	Z, r24
    19d6:	de 01       	movw	r26, r28
    19d8:	a7 5b       	subi	r26, 0xB7	; 183
    19da:	bf 4f       	sbci	r27, 0xFF	; 255
    19dc:	fe 01       	movw	r30, r28
    19de:	e3 5b       	subi	r30, 0xB3	; 179
    19e0:	ff 4f       	sbci	r31, 0xFF	; 255
    19e2:	80 81       	ld	r24, Z
    19e4:	91 81       	ldd	r25, Z+1	; 0x01
    19e6:	8d 93       	st	X+, r24
    19e8:	9c 93       	st	X, r25
    19ea:	fe 01       	movw	r30, r28
    19ec:	e7 5b       	subi	r30, 0xB7	; 183
    19ee:	ff 4f       	sbci	r31, 0xFF	; 255
    19f0:	80 81       	ld	r24, Z
    19f2:	91 81       	ldd	r25, Z+1	; 0x01
    19f4:	01 97       	sbiw	r24, 0x01	; 1
    19f6:	f1 f7       	brne	.-4      	; 0x19f4 <lcd_init+0x37c>
    19f8:	fe 01       	movw	r30, r28
    19fa:	e7 5b       	subi	r30, 0xB7	; 183
    19fc:	ff 4f       	sbci	r31, 0xFF	; 255
    19fe:	91 83       	std	Z+1, r25	; 0x01
    1a00:	80 83       	st	Z, r24
	_delay_ms(4.1);

	SET_E;
    1a02:	ab e3       	ldi	r26, 0x3B	; 59
    1a04:	b0 e0       	ldi	r27, 0x00	; 0
    1a06:	eb e3       	ldi	r30, 0x3B	; 59
    1a08:	f0 e0       	ldi	r31, 0x00	; 0
    1a0a:	80 81       	ld	r24, Z
    1a0c:	84 60       	ori	r24, 0x04	; 4
    1a0e:	8c 93       	st	X, r24
	lcd_sendHalf(0x03);	// tryb 8-bitowy
    1a10:	83 e0       	ldi	r24, 0x03	; 3
    1a12:	0e 94 63 08 	call	0x10c6	; 0x10c6 <lcd_sendHalf>
	CLR_E;
    1a16:	ab e3       	ldi	r26, 0x3B	; 59
    1a18:	b0 e0       	ldi	r27, 0x00	; 0
    1a1a:	eb e3       	ldi	r30, 0x3B	; 59
    1a1c:	f0 e0       	ldi	r31, 0x00	; 0
    1a1e:	80 81       	ld	r24, Z
    1a20:	8b 7f       	andi	r24, 0xFB	; 251
    1a22:	8c 93       	st	X, r24
    1a24:	fe 01       	movw	r30, r28
    1a26:	eb 5b       	subi	r30, 0xBB	; 187
    1a28:	ff 4f       	sbci	r31, 0xFF	; 255
    1a2a:	80 e0       	ldi	r24, 0x00	; 0
    1a2c:	90 e0       	ldi	r25, 0x00	; 0
    1a2e:	a8 ec       	ldi	r26, 0xC8	; 200
    1a30:	b2 e4       	ldi	r27, 0x42	; 66
    1a32:	80 83       	st	Z, r24
    1a34:	91 83       	std	Z+1, r25	; 0x01
    1a36:	a2 83       	std	Z+2, r26	; 0x02
    1a38:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1a3a:	8e 01       	movw	r16, r28
    1a3c:	0f 5b       	subi	r16, 0xBF	; 191
    1a3e:	1f 4f       	sbci	r17, 0xFF	; 255
    1a40:	fe 01       	movw	r30, r28
    1a42:	eb 5b       	subi	r30, 0xBB	; 187
    1a44:	ff 4f       	sbci	r31, 0xFF	; 255
    1a46:	60 81       	ld	r22, Z
    1a48:	71 81       	ldd	r23, Z+1	; 0x01
    1a4a:	82 81       	ldd	r24, Z+2	; 0x02
    1a4c:	93 81       	ldd	r25, Z+3	; 0x03
    1a4e:	2b ea       	ldi	r18, 0xAB	; 171
    1a50:	3a ea       	ldi	r19, 0xAA	; 170
    1a52:	4a e2       	ldi	r20, 0x2A	; 42
    1a54:	50 e4       	ldi	r21, 0x40	; 64
    1a56:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a5a:	dc 01       	movw	r26, r24
    1a5c:	cb 01       	movw	r24, r22
    1a5e:	f8 01       	movw	r30, r16
    1a60:	80 83       	st	Z, r24
    1a62:	91 83       	std	Z+1, r25	; 0x01
    1a64:	a2 83       	std	Z+2, r26	; 0x02
    1a66:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1a68:	fe 01       	movw	r30, r28
    1a6a:	ef 5b       	subi	r30, 0xBF	; 191
    1a6c:	ff 4f       	sbci	r31, 0xFF	; 255
    1a6e:	60 81       	ld	r22, Z
    1a70:	71 81       	ldd	r23, Z+1	; 0x01
    1a72:	82 81       	ldd	r24, Z+2	; 0x02
    1a74:	93 81       	ldd	r25, Z+3	; 0x03
    1a76:	20 e0       	ldi	r18, 0x00	; 0
    1a78:	30 e0       	ldi	r19, 0x00	; 0
    1a7a:	40 e8       	ldi	r20, 0x80	; 128
    1a7c:	5f e3       	ldi	r21, 0x3F	; 63
    1a7e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1a82:	88 23       	and	r24, r24
    1a84:	34 f4       	brge	.+12     	; 0x1a92 <lcd_init+0x41a>
		__ticks = 1;
    1a86:	81 e0       	ldi	r24, 0x01	; 1
    1a88:	fe 01       	movw	r30, r28
    1a8a:	e0 5c       	subi	r30, 0xC0	; 192
    1a8c:	ff 4f       	sbci	r31, 0xFF	; 255
    1a8e:	80 83       	st	Z, r24
    1a90:	9d c0       	rjmp	.+314    	; 0x1bcc <lcd_init+0x554>
	else if (__tmp > 255)
    1a92:	fe 01       	movw	r30, r28
    1a94:	ef 5b       	subi	r30, 0xBF	; 191
    1a96:	ff 4f       	sbci	r31, 0xFF	; 255
    1a98:	60 81       	ld	r22, Z
    1a9a:	71 81       	ldd	r23, Z+1	; 0x01
    1a9c:	82 81       	ldd	r24, Z+2	; 0x02
    1a9e:	93 81       	ldd	r25, Z+3	; 0x03
    1aa0:	20 e0       	ldi	r18, 0x00	; 0
    1aa2:	30 e0       	ldi	r19, 0x00	; 0
    1aa4:	4f e7       	ldi	r20, 0x7F	; 127
    1aa6:	53 e4       	ldi	r21, 0x43	; 67
    1aa8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1aac:	18 16       	cp	r1, r24
    1aae:	0c f0       	brlt	.+2      	; 0x1ab2 <lcd_init+0x43a>
    1ab0:	7e c0       	rjmp	.+252    	; 0x1bae <lcd_init+0x536>
	{
		_delay_ms(__us / 1000.0);
    1ab2:	fe 01       	movw	r30, r28
    1ab4:	eb 5b       	subi	r30, 0xBB	; 187
    1ab6:	ff 4f       	sbci	r31, 0xFF	; 255
    1ab8:	60 81       	ld	r22, Z
    1aba:	71 81       	ldd	r23, Z+1	; 0x01
    1abc:	82 81       	ldd	r24, Z+2	; 0x02
    1abe:	93 81       	ldd	r25, Z+3	; 0x03
    1ac0:	20 e0       	ldi	r18, 0x00	; 0
    1ac2:	30 e0       	ldi	r19, 0x00	; 0
    1ac4:	4a e7       	ldi	r20, 0x7A	; 122
    1ac6:	54 e4       	ldi	r21, 0x44	; 68
    1ac8:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1acc:	dc 01       	movw	r26, r24
    1ace:	cb 01       	movw	r24, r22
    1ad0:	8c af       	std	Y+60, r24	; 0x3c
    1ad2:	9d af       	std	Y+61, r25	; 0x3d
    1ad4:	ae af       	std	Y+62, r26	; 0x3e
    1ad6:	bf af       	std	Y+63, r27	; 0x3f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ad8:	6c ad       	ldd	r22, Y+60	; 0x3c
    1ada:	7d ad       	ldd	r23, Y+61	; 0x3d
    1adc:	8e ad       	ldd	r24, Y+62	; 0x3e
    1ade:	9f ad       	ldd	r25, Y+63	; 0x3f
    1ae0:	20 e0       	ldi	r18, 0x00	; 0
    1ae2:	30 e0       	ldi	r19, 0x00	; 0
    1ae4:	4a ef       	ldi	r20, 0xFA	; 250
    1ae6:	54 e4       	ldi	r21, 0x44	; 68
    1ae8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1aec:	dc 01       	movw	r26, r24
    1aee:	cb 01       	movw	r24, r22
    1af0:	88 af       	std	Y+56, r24	; 0x38
    1af2:	99 af       	std	Y+57, r25	; 0x39
    1af4:	aa af       	std	Y+58, r26	; 0x3a
    1af6:	bb af       	std	Y+59, r27	; 0x3b
	if (__tmp < 1.0)
    1af8:	68 ad       	ldd	r22, Y+56	; 0x38
    1afa:	79 ad       	ldd	r23, Y+57	; 0x39
    1afc:	8a ad       	ldd	r24, Y+58	; 0x3a
    1afe:	9b ad       	ldd	r25, Y+59	; 0x3b
    1b00:	20 e0       	ldi	r18, 0x00	; 0
    1b02:	30 e0       	ldi	r19, 0x00	; 0
    1b04:	40 e8       	ldi	r20, 0x80	; 128
    1b06:	5f e3       	ldi	r21, 0x3F	; 63
    1b08:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1b0c:	88 23       	and	r24, r24
    1b0e:	2c f4       	brge	.+10     	; 0x1b1a <lcd_init+0x4a2>
		__ticks = 1;
    1b10:	81 e0       	ldi	r24, 0x01	; 1
    1b12:	90 e0       	ldi	r25, 0x00	; 0
    1b14:	9f ab       	std	Y+55, r25	; 0x37
    1b16:	8e ab       	std	Y+54, r24	; 0x36
    1b18:	3f c0       	rjmp	.+126    	; 0x1b98 <lcd_init+0x520>
	else if (__tmp > 65535)
    1b1a:	68 ad       	ldd	r22, Y+56	; 0x38
    1b1c:	79 ad       	ldd	r23, Y+57	; 0x39
    1b1e:	8a ad       	ldd	r24, Y+58	; 0x3a
    1b20:	9b ad       	ldd	r25, Y+59	; 0x3b
    1b22:	20 e0       	ldi	r18, 0x00	; 0
    1b24:	3f ef       	ldi	r19, 0xFF	; 255
    1b26:	4f e7       	ldi	r20, 0x7F	; 127
    1b28:	57 e4       	ldi	r21, 0x47	; 71
    1b2a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1b2e:	18 16       	cp	r1, r24
    1b30:	4c f5       	brge	.+82     	; 0x1b84 <lcd_init+0x50c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b32:	6c ad       	ldd	r22, Y+60	; 0x3c
    1b34:	7d ad       	ldd	r23, Y+61	; 0x3d
    1b36:	8e ad       	ldd	r24, Y+62	; 0x3e
    1b38:	9f ad       	ldd	r25, Y+63	; 0x3f
    1b3a:	20 e0       	ldi	r18, 0x00	; 0
    1b3c:	30 e0       	ldi	r19, 0x00	; 0
    1b3e:	40 e2       	ldi	r20, 0x20	; 32
    1b40:	51 e4       	ldi	r21, 0x41	; 65
    1b42:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b46:	dc 01       	movw	r26, r24
    1b48:	cb 01       	movw	r24, r22
    1b4a:	bc 01       	movw	r22, r24
    1b4c:	cd 01       	movw	r24, r26
    1b4e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b52:	dc 01       	movw	r26, r24
    1b54:	cb 01       	movw	r24, r22
    1b56:	9f ab       	std	Y+55, r25	; 0x37
    1b58:	8e ab       	std	Y+54, r24	; 0x36
    1b5a:	0f c0       	rjmp	.+30     	; 0x1b7a <lcd_init+0x502>
    1b5c:	88 ec       	ldi	r24, 0xC8	; 200
    1b5e:	90 e0       	ldi	r25, 0x00	; 0
    1b60:	9d ab       	std	Y+53, r25	; 0x35
    1b62:	8c ab       	std	Y+52, r24	; 0x34
    1b64:	8c a9       	ldd	r24, Y+52	; 0x34
    1b66:	9d a9       	ldd	r25, Y+53	; 0x35
    1b68:	01 97       	sbiw	r24, 0x01	; 1
    1b6a:	f1 f7       	brne	.-4      	; 0x1b68 <lcd_init+0x4f0>
    1b6c:	9d ab       	std	Y+53, r25	; 0x35
    1b6e:	8c ab       	std	Y+52, r24	; 0x34
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b70:	8e a9       	ldd	r24, Y+54	; 0x36
    1b72:	9f a9       	ldd	r25, Y+55	; 0x37
    1b74:	01 97       	sbiw	r24, 0x01	; 1
    1b76:	9f ab       	std	Y+55, r25	; 0x37
    1b78:	8e ab       	std	Y+54, r24	; 0x36
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b7a:	8e a9       	ldd	r24, Y+54	; 0x36
    1b7c:	9f a9       	ldd	r25, Y+55	; 0x37
    1b7e:	00 97       	sbiw	r24, 0x00	; 0
    1b80:	69 f7       	brne	.-38     	; 0x1b5c <lcd_init+0x4e4>
    1b82:	2d c0       	rjmp	.+90     	; 0x1bde <lcd_init+0x566>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b84:	68 ad       	ldd	r22, Y+56	; 0x38
    1b86:	79 ad       	ldd	r23, Y+57	; 0x39
    1b88:	8a ad       	ldd	r24, Y+58	; 0x3a
    1b8a:	9b ad       	ldd	r25, Y+59	; 0x3b
    1b8c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b90:	dc 01       	movw	r26, r24
    1b92:	cb 01       	movw	r24, r22
    1b94:	9f ab       	std	Y+55, r25	; 0x37
    1b96:	8e ab       	std	Y+54, r24	; 0x36
    1b98:	8e a9       	ldd	r24, Y+54	; 0x36
    1b9a:	9f a9       	ldd	r25, Y+55	; 0x37
    1b9c:	9b ab       	std	Y+51, r25	; 0x33
    1b9e:	8a ab       	std	Y+50, r24	; 0x32
    1ba0:	8a a9       	ldd	r24, Y+50	; 0x32
    1ba2:	9b a9       	ldd	r25, Y+51	; 0x33
    1ba4:	01 97       	sbiw	r24, 0x01	; 1
    1ba6:	f1 f7       	brne	.-4      	; 0x1ba4 <lcd_init+0x52c>
    1ba8:	9b ab       	std	Y+51, r25	; 0x33
    1baa:	8a ab       	std	Y+50, r24	; 0x32
    1bac:	18 c0       	rjmp	.+48     	; 0x1bde <lcd_init+0x566>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1bae:	fe 01       	movw	r30, r28
    1bb0:	ef 5b       	subi	r30, 0xBF	; 191
    1bb2:	ff 4f       	sbci	r31, 0xFF	; 255
    1bb4:	60 81       	ld	r22, Z
    1bb6:	71 81       	ldd	r23, Z+1	; 0x01
    1bb8:	82 81       	ldd	r24, Z+2	; 0x02
    1bba:	93 81       	ldd	r25, Z+3	; 0x03
    1bbc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1bc0:	dc 01       	movw	r26, r24
    1bc2:	cb 01       	movw	r24, r22
    1bc4:	fe 01       	movw	r30, r28
    1bc6:	e0 5c       	subi	r30, 0xC0	; 192
    1bc8:	ff 4f       	sbci	r31, 0xFF	; 255
    1bca:	80 83       	st	Z, r24
    1bcc:	fe 01       	movw	r30, r28
    1bce:	e0 5c       	subi	r30, 0xC0	; 192
    1bd0:	ff 4f       	sbci	r31, 0xFF	; 255
    1bd2:	80 81       	ld	r24, Z
    1bd4:	89 ab       	std	Y+49, r24	; 0x31
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1bd6:	89 a9       	ldd	r24, Y+49	; 0x31
    1bd8:	8a 95       	dec	r24
    1bda:	f1 f7       	brne	.-4      	; 0x1bd8 <lcd_init+0x560>
    1bdc:	89 ab       	std	Y+49, r24	; 0x31
	_delay_us(100);

	SET_E;
    1bde:	ab e3       	ldi	r26, 0x3B	; 59
    1be0:	b0 e0       	ldi	r27, 0x00	; 0
    1be2:	eb e3       	ldi	r30, 0x3B	; 59
    1be4:	f0 e0       	ldi	r31, 0x00	; 0
    1be6:	80 81       	ld	r24, Z
    1be8:	84 60       	ori	r24, 0x04	; 4
    1bea:	8c 93       	st	X, r24
	lcd_sendHalf(0x03);	// tryb 8-bitowy
    1bec:	83 e0       	ldi	r24, 0x03	; 3
    1bee:	0e 94 63 08 	call	0x10c6	; 0x10c6 <lcd_sendHalf>
	CLR_E;
    1bf2:	ab e3       	ldi	r26, 0x3B	; 59
    1bf4:	b0 e0       	ldi	r27, 0x00	; 0
    1bf6:	eb e3       	ldi	r30, 0x3B	; 59
    1bf8:	f0 e0       	ldi	r31, 0x00	; 0
    1bfa:	80 81       	ld	r24, Z
    1bfc:	8b 7f       	andi	r24, 0xFB	; 251
    1bfe:	8c 93       	st	X, r24
    1c00:	80 e0       	ldi	r24, 0x00	; 0
    1c02:	90 e0       	ldi	r25, 0x00	; 0
    1c04:	a8 ec       	ldi	r26, 0xC8	; 200
    1c06:	b2 e4       	ldi	r27, 0x42	; 66
    1c08:	8d a7       	std	Y+45, r24	; 0x2d
    1c0a:	9e a7       	std	Y+46, r25	; 0x2e
    1c0c:	af a7       	std	Y+47, r26	; 0x2f
    1c0e:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1c10:	6d a5       	ldd	r22, Y+45	; 0x2d
    1c12:	7e a5       	ldd	r23, Y+46	; 0x2e
    1c14:	8f a5       	ldd	r24, Y+47	; 0x2f
    1c16:	98 a9       	ldd	r25, Y+48	; 0x30
    1c18:	2b ea       	ldi	r18, 0xAB	; 171
    1c1a:	3a ea       	ldi	r19, 0xAA	; 170
    1c1c:	4a e2       	ldi	r20, 0x2A	; 42
    1c1e:	50 e4       	ldi	r21, 0x40	; 64
    1c20:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c24:	dc 01       	movw	r26, r24
    1c26:	cb 01       	movw	r24, r22
    1c28:	89 a7       	std	Y+41, r24	; 0x29
    1c2a:	9a a7       	std	Y+42, r25	; 0x2a
    1c2c:	ab a7       	std	Y+43, r26	; 0x2b
    1c2e:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
    1c30:	69 a5       	ldd	r22, Y+41	; 0x29
    1c32:	7a a5       	ldd	r23, Y+42	; 0x2a
    1c34:	8b a5       	ldd	r24, Y+43	; 0x2b
    1c36:	9c a5       	ldd	r25, Y+44	; 0x2c
    1c38:	20 e0       	ldi	r18, 0x00	; 0
    1c3a:	30 e0       	ldi	r19, 0x00	; 0
    1c3c:	40 e8       	ldi	r20, 0x80	; 128
    1c3e:	5f e3       	ldi	r21, 0x3F	; 63
    1c40:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1c44:	88 23       	and	r24, r24
    1c46:	1c f4       	brge	.+6      	; 0x1c4e <lcd_init+0x5d6>
		__ticks = 1;
    1c48:	81 e0       	ldi	r24, 0x01	; 1
    1c4a:	88 a7       	std	Y+40, r24	; 0x28
    1c4c:	91 c0       	rjmp	.+290    	; 0x1d70 <lcd_init+0x6f8>
	else if (__tmp > 255)
    1c4e:	69 a5       	ldd	r22, Y+41	; 0x29
    1c50:	7a a5       	ldd	r23, Y+42	; 0x2a
    1c52:	8b a5       	ldd	r24, Y+43	; 0x2b
    1c54:	9c a5       	ldd	r25, Y+44	; 0x2c
    1c56:	20 e0       	ldi	r18, 0x00	; 0
    1c58:	30 e0       	ldi	r19, 0x00	; 0
    1c5a:	4f e7       	ldi	r20, 0x7F	; 127
    1c5c:	53 e4       	ldi	r21, 0x43	; 67
    1c5e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1c62:	18 16       	cp	r1, r24
    1c64:	0c f0       	brlt	.+2      	; 0x1c68 <lcd_init+0x5f0>
    1c66:	7b c0       	rjmp	.+246    	; 0x1d5e <lcd_init+0x6e6>
	{
		_delay_ms(__us / 1000.0);
    1c68:	6d a5       	ldd	r22, Y+45	; 0x2d
    1c6a:	7e a5       	ldd	r23, Y+46	; 0x2e
    1c6c:	8f a5       	ldd	r24, Y+47	; 0x2f
    1c6e:	98 a9       	ldd	r25, Y+48	; 0x30
    1c70:	20 e0       	ldi	r18, 0x00	; 0
    1c72:	30 e0       	ldi	r19, 0x00	; 0
    1c74:	4a e7       	ldi	r20, 0x7A	; 122
    1c76:	54 e4       	ldi	r21, 0x44	; 68
    1c78:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1c7c:	dc 01       	movw	r26, r24
    1c7e:	cb 01       	movw	r24, r22
    1c80:	8c a3       	std	Y+36, r24	; 0x24
    1c82:	9d a3       	std	Y+37, r25	; 0x25
    1c84:	ae a3       	std	Y+38, r26	; 0x26
    1c86:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c88:	6c a1       	ldd	r22, Y+36	; 0x24
    1c8a:	7d a1       	ldd	r23, Y+37	; 0x25
    1c8c:	8e a1       	ldd	r24, Y+38	; 0x26
    1c8e:	9f a1       	ldd	r25, Y+39	; 0x27
    1c90:	20 e0       	ldi	r18, 0x00	; 0
    1c92:	30 e0       	ldi	r19, 0x00	; 0
    1c94:	4a ef       	ldi	r20, 0xFA	; 250
    1c96:	54 e4       	ldi	r21, 0x44	; 68
    1c98:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c9c:	dc 01       	movw	r26, r24
    1c9e:	cb 01       	movw	r24, r22
    1ca0:	88 a3       	std	Y+32, r24	; 0x20
    1ca2:	99 a3       	std	Y+33, r25	; 0x21
    1ca4:	aa a3       	std	Y+34, r26	; 0x22
    1ca6:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    1ca8:	68 a1       	ldd	r22, Y+32	; 0x20
    1caa:	79 a1       	ldd	r23, Y+33	; 0x21
    1cac:	8a a1       	ldd	r24, Y+34	; 0x22
    1cae:	9b a1       	ldd	r25, Y+35	; 0x23
    1cb0:	20 e0       	ldi	r18, 0x00	; 0
    1cb2:	30 e0       	ldi	r19, 0x00	; 0
    1cb4:	40 e8       	ldi	r20, 0x80	; 128
    1cb6:	5f e3       	ldi	r21, 0x3F	; 63
    1cb8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1cbc:	88 23       	and	r24, r24
    1cbe:	2c f4       	brge	.+10     	; 0x1cca <lcd_init+0x652>
		__ticks = 1;
    1cc0:	81 e0       	ldi	r24, 0x01	; 1
    1cc2:	90 e0       	ldi	r25, 0x00	; 0
    1cc4:	9f 8f       	std	Y+31, r25	; 0x1f
    1cc6:	8e 8f       	std	Y+30, r24	; 0x1e
    1cc8:	3f c0       	rjmp	.+126    	; 0x1d48 <lcd_init+0x6d0>
	else if (__tmp > 65535)
    1cca:	68 a1       	ldd	r22, Y+32	; 0x20
    1ccc:	79 a1       	ldd	r23, Y+33	; 0x21
    1cce:	8a a1       	ldd	r24, Y+34	; 0x22
    1cd0:	9b a1       	ldd	r25, Y+35	; 0x23
    1cd2:	20 e0       	ldi	r18, 0x00	; 0
    1cd4:	3f ef       	ldi	r19, 0xFF	; 255
    1cd6:	4f e7       	ldi	r20, 0x7F	; 127
    1cd8:	57 e4       	ldi	r21, 0x47	; 71
    1cda:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1cde:	18 16       	cp	r1, r24
    1ce0:	4c f5       	brge	.+82     	; 0x1d34 <lcd_init+0x6bc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ce2:	6c a1       	ldd	r22, Y+36	; 0x24
    1ce4:	7d a1       	ldd	r23, Y+37	; 0x25
    1ce6:	8e a1       	ldd	r24, Y+38	; 0x26
    1ce8:	9f a1       	ldd	r25, Y+39	; 0x27
    1cea:	20 e0       	ldi	r18, 0x00	; 0
    1cec:	30 e0       	ldi	r19, 0x00	; 0
    1cee:	40 e2       	ldi	r20, 0x20	; 32
    1cf0:	51 e4       	ldi	r21, 0x41	; 65
    1cf2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1cf6:	dc 01       	movw	r26, r24
    1cf8:	cb 01       	movw	r24, r22
    1cfa:	bc 01       	movw	r22, r24
    1cfc:	cd 01       	movw	r24, r26
    1cfe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d02:	dc 01       	movw	r26, r24
    1d04:	cb 01       	movw	r24, r22
    1d06:	9f 8f       	std	Y+31, r25	; 0x1f
    1d08:	8e 8f       	std	Y+30, r24	; 0x1e
    1d0a:	0f c0       	rjmp	.+30     	; 0x1d2a <lcd_init+0x6b2>
    1d0c:	88 ec       	ldi	r24, 0xC8	; 200
    1d0e:	90 e0       	ldi	r25, 0x00	; 0
    1d10:	9d 8f       	std	Y+29, r25	; 0x1d
    1d12:	8c 8f       	std	Y+28, r24	; 0x1c
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1d14:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1d16:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1d18:	01 97       	sbiw	r24, 0x01	; 1
    1d1a:	f1 f7       	brne	.-4      	; 0x1d18 <lcd_init+0x6a0>
    1d1c:	9d 8f       	std	Y+29, r25	; 0x1d
    1d1e:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d20:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1d22:	9f 8d       	ldd	r25, Y+31	; 0x1f
    1d24:	01 97       	sbiw	r24, 0x01	; 1
    1d26:	9f 8f       	std	Y+31, r25	; 0x1f
    1d28:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d2a:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1d2c:	9f 8d       	ldd	r25, Y+31	; 0x1f
    1d2e:	00 97       	sbiw	r24, 0x00	; 0
    1d30:	69 f7       	brne	.-38     	; 0x1d0c <lcd_init+0x694>
    1d32:	24 c0       	rjmp	.+72     	; 0x1d7c <lcd_init+0x704>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d34:	68 a1       	ldd	r22, Y+32	; 0x20
    1d36:	79 a1       	ldd	r23, Y+33	; 0x21
    1d38:	8a a1       	ldd	r24, Y+34	; 0x22
    1d3a:	9b a1       	ldd	r25, Y+35	; 0x23
    1d3c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d40:	dc 01       	movw	r26, r24
    1d42:	cb 01       	movw	r24, r22
    1d44:	9f 8f       	std	Y+31, r25	; 0x1f
    1d46:	8e 8f       	std	Y+30, r24	; 0x1e
    1d48:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1d4a:	9f 8d       	ldd	r25, Y+31	; 0x1f
    1d4c:	9b 8f       	std	Y+27, r25	; 0x1b
    1d4e:	8a 8f       	std	Y+26, r24	; 0x1a
    1d50:	8a 8d       	ldd	r24, Y+26	; 0x1a
    1d52:	9b 8d       	ldd	r25, Y+27	; 0x1b
    1d54:	01 97       	sbiw	r24, 0x01	; 1
    1d56:	f1 f7       	brne	.-4      	; 0x1d54 <lcd_init+0x6dc>
    1d58:	9b 8f       	std	Y+27, r25	; 0x1b
    1d5a:	8a 8f       	std	Y+26, r24	; 0x1a
    1d5c:	0f c0       	rjmp	.+30     	; 0x1d7c <lcd_init+0x704>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1d5e:	69 a5       	ldd	r22, Y+41	; 0x29
    1d60:	7a a5       	ldd	r23, Y+42	; 0x2a
    1d62:	8b a5       	ldd	r24, Y+43	; 0x2b
    1d64:	9c a5       	ldd	r25, Y+44	; 0x2c
    1d66:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d6a:	dc 01       	movw	r26, r24
    1d6c:	cb 01       	movw	r24, r22
    1d6e:	88 a7       	std	Y+40, r24	; 0x28
    1d70:	88 a5       	ldd	r24, Y+40	; 0x28
    1d72:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1d74:	89 8d       	ldd	r24, Y+25	; 0x19
    1d76:	8a 95       	dec	r24
    1d78:	f1 f7       	brne	.-4      	; 0x1d76 <lcd_init+0x6fe>
    1d7a:	89 8f       	std	Y+25, r24	; 0x19
	_delay_us(100);

	SET_E;
    1d7c:	ab e3       	ldi	r26, 0x3B	; 59
    1d7e:	b0 e0       	ldi	r27, 0x00	; 0
    1d80:	eb e3       	ldi	r30, 0x3B	; 59
    1d82:	f0 e0       	ldi	r31, 0x00	; 0
    1d84:	80 81       	ld	r24, Z
    1d86:	84 60       	ori	r24, 0x04	; 4
    1d88:	8c 93       	st	X, r24
	lcd_sendHalf(0x02);// tryb 4-bitowy
    1d8a:	82 e0       	ldi	r24, 0x02	; 2
    1d8c:	0e 94 63 08 	call	0x10c6	; 0x10c6 <lcd_sendHalf>
	CLR_E;
    1d90:	ab e3       	ldi	r26, 0x3B	; 59
    1d92:	b0 e0       	ldi	r27, 0x00	; 0
    1d94:	eb e3       	ldi	r30, 0x3B	; 59
    1d96:	f0 e0       	ldi	r31, 0x00	; 0
    1d98:	80 81       	ld	r24, Z
    1d9a:	8b 7f       	andi	r24, 0xFB	; 251
    1d9c:	8c 93       	st	X, r24
    1d9e:	80 e0       	ldi	r24, 0x00	; 0
    1da0:	90 e0       	ldi	r25, 0x00	; 0
    1da2:	a8 ec       	ldi	r26, 0xC8	; 200
    1da4:	b2 e4       	ldi	r27, 0x42	; 66
    1da6:	8d 8b       	std	Y+21, r24	; 0x15
    1da8:	9e 8b       	std	Y+22, r25	; 0x16
    1daa:	af 8b       	std	Y+23, r26	; 0x17
    1dac:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1dae:	6d 89       	ldd	r22, Y+21	; 0x15
    1db0:	7e 89       	ldd	r23, Y+22	; 0x16
    1db2:	8f 89       	ldd	r24, Y+23	; 0x17
    1db4:	98 8d       	ldd	r25, Y+24	; 0x18
    1db6:	2b ea       	ldi	r18, 0xAB	; 171
    1db8:	3a ea       	ldi	r19, 0xAA	; 170
    1dba:	4a e2       	ldi	r20, 0x2A	; 42
    1dbc:	50 e4       	ldi	r21, 0x40	; 64
    1dbe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1dc2:	dc 01       	movw	r26, r24
    1dc4:	cb 01       	movw	r24, r22
    1dc6:	89 8b       	std	Y+17, r24	; 0x11
    1dc8:	9a 8b       	std	Y+18, r25	; 0x12
    1dca:	ab 8b       	std	Y+19, r26	; 0x13
    1dcc:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    1dce:	69 89       	ldd	r22, Y+17	; 0x11
    1dd0:	7a 89       	ldd	r23, Y+18	; 0x12
    1dd2:	8b 89       	ldd	r24, Y+19	; 0x13
    1dd4:	9c 89       	ldd	r25, Y+20	; 0x14
    1dd6:	20 e0       	ldi	r18, 0x00	; 0
    1dd8:	30 e0       	ldi	r19, 0x00	; 0
    1dda:	40 e8       	ldi	r20, 0x80	; 128
    1ddc:	5f e3       	ldi	r21, 0x3F	; 63
    1dde:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1de2:	88 23       	and	r24, r24
    1de4:	1c f4       	brge	.+6      	; 0x1dec <lcd_init+0x774>
		__ticks = 1;
    1de6:	81 e0       	ldi	r24, 0x01	; 1
    1de8:	88 8b       	std	Y+16, r24	; 0x10
    1dea:	91 c0       	rjmp	.+290    	; 0x1f0e <lcd_init+0x896>
	else if (__tmp > 255)
    1dec:	69 89       	ldd	r22, Y+17	; 0x11
    1dee:	7a 89       	ldd	r23, Y+18	; 0x12
    1df0:	8b 89       	ldd	r24, Y+19	; 0x13
    1df2:	9c 89       	ldd	r25, Y+20	; 0x14
    1df4:	20 e0       	ldi	r18, 0x00	; 0
    1df6:	30 e0       	ldi	r19, 0x00	; 0
    1df8:	4f e7       	ldi	r20, 0x7F	; 127
    1dfa:	53 e4       	ldi	r21, 0x43	; 67
    1dfc:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1e00:	18 16       	cp	r1, r24
    1e02:	0c f0       	brlt	.+2      	; 0x1e06 <lcd_init+0x78e>
    1e04:	7b c0       	rjmp	.+246    	; 0x1efc <lcd_init+0x884>
	{
		_delay_ms(__us / 1000.0);
    1e06:	6d 89       	ldd	r22, Y+21	; 0x15
    1e08:	7e 89       	ldd	r23, Y+22	; 0x16
    1e0a:	8f 89       	ldd	r24, Y+23	; 0x17
    1e0c:	98 8d       	ldd	r25, Y+24	; 0x18
    1e0e:	20 e0       	ldi	r18, 0x00	; 0
    1e10:	30 e0       	ldi	r19, 0x00	; 0
    1e12:	4a e7       	ldi	r20, 0x7A	; 122
    1e14:	54 e4       	ldi	r21, 0x44	; 68
    1e16:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1e1a:	dc 01       	movw	r26, r24
    1e1c:	cb 01       	movw	r24, r22
    1e1e:	8c 87       	std	Y+12, r24	; 0x0c
    1e20:	9d 87       	std	Y+13, r25	; 0x0d
    1e22:	ae 87       	std	Y+14, r26	; 0x0e
    1e24:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e26:	6c 85       	ldd	r22, Y+12	; 0x0c
    1e28:	7d 85       	ldd	r23, Y+13	; 0x0d
    1e2a:	8e 85       	ldd	r24, Y+14	; 0x0e
    1e2c:	9f 85       	ldd	r25, Y+15	; 0x0f
    1e2e:	20 e0       	ldi	r18, 0x00	; 0
    1e30:	30 e0       	ldi	r19, 0x00	; 0
    1e32:	4a ef       	ldi	r20, 0xFA	; 250
    1e34:	54 e4       	ldi	r21, 0x44	; 68
    1e36:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e3a:	dc 01       	movw	r26, r24
    1e3c:	cb 01       	movw	r24, r22
    1e3e:	88 87       	std	Y+8, r24	; 0x08
    1e40:	99 87       	std	Y+9, r25	; 0x09
    1e42:	aa 87       	std	Y+10, r26	; 0x0a
    1e44:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    1e46:	68 85       	ldd	r22, Y+8	; 0x08
    1e48:	79 85       	ldd	r23, Y+9	; 0x09
    1e4a:	8a 85       	ldd	r24, Y+10	; 0x0a
    1e4c:	9b 85       	ldd	r25, Y+11	; 0x0b
    1e4e:	20 e0       	ldi	r18, 0x00	; 0
    1e50:	30 e0       	ldi	r19, 0x00	; 0
    1e52:	40 e8       	ldi	r20, 0x80	; 128
    1e54:	5f e3       	ldi	r21, 0x3F	; 63
    1e56:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1e5a:	88 23       	and	r24, r24
    1e5c:	2c f4       	brge	.+10     	; 0x1e68 <lcd_init+0x7f0>
		__ticks = 1;
    1e5e:	81 e0       	ldi	r24, 0x01	; 1
    1e60:	90 e0       	ldi	r25, 0x00	; 0
    1e62:	9f 83       	std	Y+7, r25	; 0x07
    1e64:	8e 83       	std	Y+6, r24	; 0x06
    1e66:	3f c0       	rjmp	.+126    	; 0x1ee6 <lcd_init+0x86e>
	else if (__tmp > 65535)
    1e68:	68 85       	ldd	r22, Y+8	; 0x08
    1e6a:	79 85       	ldd	r23, Y+9	; 0x09
    1e6c:	8a 85       	ldd	r24, Y+10	; 0x0a
    1e6e:	9b 85       	ldd	r25, Y+11	; 0x0b
    1e70:	20 e0       	ldi	r18, 0x00	; 0
    1e72:	3f ef       	ldi	r19, 0xFF	; 255
    1e74:	4f e7       	ldi	r20, 0x7F	; 127
    1e76:	57 e4       	ldi	r21, 0x47	; 71
    1e78:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1e7c:	18 16       	cp	r1, r24
    1e7e:	4c f5       	brge	.+82     	; 0x1ed2 <lcd_init+0x85a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e80:	6c 85       	ldd	r22, Y+12	; 0x0c
    1e82:	7d 85       	ldd	r23, Y+13	; 0x0d
    1e84:	8e 85       	ldd	r24, Y+14	; 0x0e
    1e86:	9f 85       	ldd	r25, Y+15	; 0x0f
    1e88:	20 e0       	ldi	r18, 0x00	; 0
    1e8a:	30 e0       	ldi	r19, 0x00	; 0
    1e8c:	40 e2       	ldi	r20, 0x20	; 32
    1e8e:	51 e4       	ldi	r21, 0x41	; 65
    1e90:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e94:	dc 01       	movw	r26, r24
    1e96:	cb 01       	movw	r24, r22
    1e98:	bc 01       	movw	r22, r24
    1e9a:	cd 01       	movw	r24, r26
    1e9c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ea0:	dc 01       	movw	r26, r24
    1ea2:	cb 01       	movw	r24, r22
    1ea4:	9f 83       	std	Y+7, r25	; 0x07
    1ea6:	8e 83       	std	Y+6, r24	; 0x06
    1ea8:	0f c0       	rjmp	.+30     	; 0x1ec8 <lcd_init+0x850>
    1eaa:	88 ec       	ldi	r24, 0xC8	; 200
    1eac:	90 e0       	ldi	r25, 0x00	; 0
    1eae:	9d 83       	std	Y+5, r25	; 0x05
    1eb0:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1eb2:	8c 81       	ldd	r24, Y+4	; 0x04
    1eb4:	9d 81       	ldd	r25, Y+5	; 0x05
    1eb6:	01 97       	sbiw	r24, 0x01	; 1
    1eb8:	f1 f7       	brne	.-4      	; 0x1eb6 <lcd_init+0x83e>
    1eba:	9d 83       	std	Y+5, r25	; 0x05
    1ebc:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ebe:	8e 81       	ldd	r24, Y+6	; 0x06
    1ec0:	9f 81       	ldd	r25, Y+7	; 0x07
    1ec2:	01 97       	sbiw	r24, 0x01	; 1
    1ec4:	9f 83       	std	Y+7, r25	; 0x07
    1ec6:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1ec8:	8e 81       	ldd	r24, Y+6	; 0x06
    1eca:	9f 81       	ldd	r25, Y+7	; 0x07
    1ecc:	00 97       	sbiw	r24, 0x00	; 0
    1ece:	69 f7       	brne	.-38     	; 0x1eaa <lcd_init+0x832>
    1ed0:	24 c0       	rjmp	.+72     	; 0x1f1a <lcd_init+0x8a2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1ed2:	68 85       	ldd	r22, Y+8	; 0x08
    1ed4:	79 85       	ldd	r23, Y+9	; 0x09
    1ed6:	8a 85       	ldd	r24, Y+10	; 0x0a
    1ed8:	9b 85       	ldd	r25, Y+11	; 0x0b
    1eda:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ede:	dc 01       	movw	r26, r24
    1ee0:	cb 01       	movw	r24, r22
    1ee2:	9f 83       	std	Y+7, r25	; 0x07
    1ee4:	8e 83       	std	Y+6, r24	; 0x06
    1ee6:	8e 81       	ldd	r24, Y+6	; 0x06
    1ee8:	9f 81       	ldd	r25, Y+7	; 0x07
    1eea:	9b 83       	std	Y+3, r25	; 0x03
    1eec:	8a 83       	std	Y+2, r24	; 0x02
    1eee:	8a 81       	ldd	r24, Y+2	; 0x02
    1ef0:	9b 81       	ldd	r25, Y+3	; 0x03
    1ef2:	01 97       	sbiw	r24, 0x01	; 1
    1ef4:	f1 f7       	brne	.-4      	; 0x1ef2 <lcd_init+0x87a>
    1ef6:	9b 83       	std	Y+3, r25	; 0x03
    1ef8:	8a 83       	std	Y+2, r24	; 0x02
    1efa:	0f c0       	rjmp	.+30     	; 0x1f1a <lcd_init+0x8a2>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1efc:	69 89       	ldd	r22, Y+17	; 0x11
    1efe:	7a 89       	ldd	r23, Y+18	; 0x12
    1f00:	8b 89       	ldd	r24, Y+19	; 0x13
    1f02:	9c 89       	ldd	r25, Y+20	; 0x14
    1f04:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f08:	dc 01       	movw	r26, r24
    1f0a:	cb 01       	movw	r24, r22
    1f0c:	88 8b       	std	Y+16, r24	; 0x10
    1f0e:	88 89       	ldd	r24, Y+16	; 0x10
    1f10:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1f12:	89 81       	ldd	r24, Y+1	; 0x01
    1f14:	8a 95       	dec	r24
    1f16:	f1 f7       	brne	.-4      	; 0x1f14 <lcd_init+0x89c>
    1f18:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(100);

	// ju mona uywa Busy Flag
	// tryb 4-bitowy, 2 wiersze, znak 5x7
	lcd_write_cmd( LCDC_FUNC|LCDC_FUNC4B|LCDC_FUNC2L|LCDC_FUNC5x7 );
    1f1a:	88 e2       	ldi	r24, 0x28	; 40
    1f1c:	0e 94 6e 09 	call	0x12dc	; 0x12dc <lcd_write_cmd>
	// wyczenie kursora
	lcd_write_cmd( LCDC_ONOFF|LCDC_CURSOROFF );
    1f20:	88 e0       	ldi	r24, 0x08	; 8
    1f22:	0e 94 6e 09 	call	0x12dc	; 0x12dc <lcd_write_cmd>
	// wczenie wywietlacza
	lcd_write_cmd( LCDC_ONOFF|LCDC_DISPLAYON );
    1f26:	8c e0       	ldi	r24, 0x0C	; 12
    1f28:	0e 94 6e 09 	call	0x12dc	; 0x12dc <lcd_write_cmd>
	// przesuwanie kursora w prawo bez przesuwania zawartoci ekranu
	lcd_write_cmd( LCDC_ENTRY|LCDC_ENTRYR );
    1f2c:	86 e0       	ldi	r24, 0x06	; 6
    1f2e:	0e 94 6e 09 	call	0x12dc	; 0x12dc <lcd_write_cmd>

	// kasowanie ekranu
	lcd_cls();
    1f32:	0e 94 32 0b 	call	0x1664	; 0x1664 <lcd_cls>
}
    1f36:	cc 59       	subi	r28, 0x9C	; 156
    1f38:	df 4f       	sbci	r29, 0xFF	; 255
    1f3a:	0f b6       	in	r0, 0x3f	; 63
    1f3c:	f8 94       	cli
    1f3e:	de bf       	out	0x3e, r29	; 62
    1f40:	0f be       	out	0x3f, r0	; 63
    1f42:	cd bf       	out	0x3d, r28	; 61
    1f44:	cf 91       	pop	r28
    1f46:	df 91       	pop	r29
    1f48:	1f 91       	pop	r17
    1f4a:	0f 91       	pop	r16
    1f4c:	08 95       	ret

00001f4e <i2cSetBitrate>:
 */
#include <avr/io.h>

#include "i2c_twi.h"

void i2cSetBitrate(uint16_t bitrateKHz) {
    1f4e:	df 93       	push	r29
    1f50:	cf 93       	push	r28
    1f52:	00 d0       	rcall	.+0      	; 0x1f54 <i2cSetBitrate+0x6>
    1f54:	00 d0       	rcall	.+0      	; 0x1f56 <i2cSetBitrate+0x8>
    1f56:	0f 92       	push	r0
    1f58:	cd b7       	in	r28, 0x3d	; 61
    1f5a:	de b7       	in	r29, 0x3e	; 62
    1f5c:	9b 83       	std	Y+3, r25	; 0x03
    1f5e:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t bitrate_div;

	bitrate_div = ((F_CPU/1000l)/bitrateKHz);
    1f60:	80 e4       	ldi	r24, 0x40	; 64
    1f62:	9f e1       	ldi	r25, 0x1F	; 31
    1f64:	2a 81       	ldd	r18, Y+2	; 0x02
    1f66:	3b 81       	ldd	r19, Y+3	; 0x03
    1f68:	b9 01       	movw	r22, r18
    1f6a:	0e 94 e1 11 	call	0x23c2	; 0x23c2 <__udivmodhi4>
    1f6e:	cb 01       	movw	r24, r22
    1f70:	89 83       	std	Y+1, r24	; 0x01
	if(bitrate_div >= 16)
    1f72:	89 81       	ldd	r24, Y+1	; 0x01
    1f74:	80 31       	cpi	r24, 0x10	; 16
    1f76:	a0 f0       	brcs	.+40     	; 0x1fa0 <i2cSetBitrate+0x52>
		bitrate_div = (bitrate_div-16)/2;
    1f78:	89 81       	ldd	r24, Y+1	; 0x01
    1f7a:	88 2f       	mov	r24, r24
    1f7c:	90 e0       	ldi	r25, 0x00	; 0
    1f7e:	40 97       	sbiw	r24, 0x10	; 16
    1f80:	9d 83       	std	Y+5, r25	; 0x05
    1f82:	8c 83       	std	Y+4, r24	; 0x04
    1f84:	8c 81       	ldd	r24, Y+4	; 0x04
    1f86:	9d 81       	ldd	r25, Y+5	; 0x05
    1f88:	99 23       	and	r25, r25
    1f8a:	2c f4       	brge	.+10     	; 0x1f96 <i2cSetBitrate+0x48>
    1f8c:	8c 81       	ldd	r24, Y+4	; 0x04
    1f8e:	9d 81       	ldd	r25, Y+5	; 0x05
    1f90:	01 96       	adiw	r24, 0x01	; 1
    1f92:	9d 83       	std	Y+5, r25	; 0x05
    1f94:	8c 83       	std	Y+4, r24	; 0x04
    1f96:	8c 81       	ldd	r24, Y+4	; 0x04
    1f98:	9d 81       	ldd	r25, Y+5	; 0x05
    1f9a:	95 95       	asr	r25
    1f9c:	87 95       	ror	r24
    1f9e:	89 83       	std	Y+1, r24	; 0x01

	TWBR = bitrate_div;
    1fa0:	e0 e2       	ldi	r30, 0x20	; 32
    1fa2:	f0 e0       	ldi	r31, 0x00	; 0
    1fa4:	89 81       	ldd	r24, Y+1	; 0x01
    1fa6:	80 83       	st	Z, r24
}
    1fa8:	0f 90       	pop	r0
    1faa:	0f 90       	pop	r0
    1fac:	0f 90       	pop	r0
    1fae:	0f 90       	pop	r0
    1fb0:	0f 90       	pop	r0
    1fb2:	cf 91       	pop	r28
    1fb4:	df 91       	pop	r29
    1fb6:	08 95       	ret

00001fb8 <TWI_start>:

void TWI_start(void) {
    1fb8:	df 93       	push	r29
    1fba:	cf 93       	push	r28
    1fbc:	cd b7       	in	r28, 0x3d	; 61
    1fbe:	de b7       	in	r29, 0x3e	; 62
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTA);
    1fc0:	e6 e5       	ldi	r30, 0x56	; 86
    1fc2:	f0 e0       	ldi	r31, 0x00	; 0
    1fc4:	84 ea       	ldi	r24, 0xA4	; 164
    1fc6:	80 83       	st	Z, r24
	while (!(TWCR&(1<<TWINT)));
    1fc8:	e6 e5       	ldi	r30, 0x56	; 86
    1fca:	f0 e0       	ldi	r31, 0x00	; 0
    1fcc:	80 81       	ld	r24, Z
    1fce:	88 23       	and	r24, r24
    1fd0:	dc f7       	brge	.-10     	; 0x1fc8 <TWI_start+0x10>
}
    1fd2:	cf 91       	pop	r28
    1fd4:	df 91       	pop	r29
    1fd6:	08 95       	ret

00001fd8 <TWI_stop>:

void TWI_stop(void) {
    1fd8:	df 93       	push	r29
    1fda:	cf 93       	push	r28
    1fdc:	cd b7       	in	r28, 0x3d	; 61
    1fde:	de b7       	in	r29, 0x3e	; 62
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);
    1fe0:	e6 e5       	ldi	r30, 0x56	; 86
    1fe2:	f0 e0       	ldi	r31, 0x00	; 0
    1fe4:	84 e9       	ldi	r24, 0x94	; 148
    1fe6:	80 83       	st	Z, r24
	while ( (TWCR&(1<<TWSTO)));
    1fe8:	e6 e5       	ldi	r30, 0x56	; 86
    1fea:	f0 e0       	ldi	r31, 0x00	; 0
    1fec:	80 81       	ld	r24, Z
    1fee:	88 2f       	mov	r24, r24
    1ff0:	90 e0       	ldi	r25, 0x00	; 0
    1ff2:	80 71       	andi	r24, 0x10	; 16
    1ff4:	90 70       	andi	r25, 0x00	; 0
    1ff6:	00 97       	sbiw	r24, 0x00	; 0
    1ff8:	b9 f7       	brne	.-18     	; 0x1fe8 <TWI_stop+0x10>
}
    1ffa:	cf 91       	pop	r28
    1ffc:	df 91       	pop	r29
    1ffe:	08 95       	ret

00002000 <TWI_write>:

void TWI_write(uint8_t bajt) {
    2000:	df 93       	push	r29
    2002:	cf 93       	push	r28
    2004:	0f 92       	push	r0
    2006:	cd b7       	in	r28, 0x3d	; 61
    2008:	de b7       	in	r29, 0x3e	; 62
    200a:	89 83       	std	Y+1, r24	; 0x01
	TWDR = bajt;
    200c:	e3 e2       	ldi	r30, 0x23	; 35
    200e:	f0 e0       	ldi	r31, 0x00	; 0
    2010:	89 81       	ldd	r24, Y+1	; 0x01
    2012:	80 83       	st	Z, r24
	TWCR = (1<<TWINT)|(1<<TWEN);
    2014:	e6 e5       	ldi	r30, 0x56	; 86
    2016:	f0 e0       	ldi	r31, 0x00	; 0
    2018:	84 e8       	ldi	r24, 0x84	; 132
    201a:	80 83       	st	Z, r24
	while ( !(TWCR&(1<<TWINT)));
    201c:	e6 e5       	ldi	r30, 0x56	; 86
    201e:	f0 e0       	ldi	r31, 0x00	; 0
    2020:	80 81       	ld	r24, Z
    2022:	88 23       	and	r24, r24
    2024:	dc f7       	brge	.-10     	; 0x201c <TWI_write+0x1c>
}
    2026:	0f 90       	pop	r0
    2028:	cf 91       	pop	r28
    202a:	df 91       	pop	r29
    202c:	08 95       	ret

0000202e <TWI_read>:

uint8_t TWI_read(uint8_t ack) {
    202e:	df 93       	push	r29
    2030:	cf 93       	push	r28
    2032:	0f 92       	push	r0
    2034:	cd b7       	in	r28, 0x3d	; 61
    2036:	de b7       	in	r29, 0x3e	; 62
    2038:	89 83       	std	Y+1, r24	; 0x01
	TWCR = (1<<TWINT)|(ack<<TWEA)|(1<<TWEN);
    203a:	e6 e5       	ldi	r30, 0x56	; 86
    203c:	f0 e0       	ldi	r31, 0x00	; 0
    203e:	89 81       	ldd	r24, Y+1	; 0x01
    2040:	88 2f       	mov	r24, r24
    2042:	90 e0       	ldi	r25, 0x00	; 0
    2044:	00 24       	eor	r0, r0
    2046:	96 95       	lsr	r25
    2048:	87 95       	ror	r24
    204a:	07 94       	ror	r0
    204c:	96 95       	lsr	r25
    204e:	87 95       	ror	r24
    2050:	07 94       	ror	r0
    2052:	98 2f       	mov	r25, r24
    2054:	80 2d       	mov	r24, r0
    2056:	84 68       	ori	r24, 0x84	; 132
    2058:	80 83       	st	Z, r24
	while ( !(TWCR & (1<<TWINT)));
    205a:	e6 e5       	ldi	r30, 0x56	; 86
    205c:	f0 e0       	ldi	r31, 0x00	; 0
    205e:	80 81       	ld	r24, Z
    2060:	88 23       	and	r24, r24
    2062:	dc f7       	brge	.-10     	; 0x205a <TWI_read+0x2c>
	return TWDR;
    2064:	e3 e2       	ldi	r30, 0x23	; 35
    2066:	f0 e0       	ldi	r31, 0x00	; 0
    2068:	80 81       	ld	r24, Z
}
    206a:	0f 90       	pop	r0
    206c:	cf 91       	pop	r28
    206e:	df 91       	pop	r29
    2070:	08 95       	ret

00002072 <TWI_write_buf>:



void TWI_write_buf( uint8_t SLA, uint8_t adr, uint8_t len, uint8_t *buf ) {
    2072:	df 93       	push	r29
    2074:	cf 93       	push	r28
    2076:	00 d0       	rcall	.+0      	; 0x2078 <TWI_write_buf+0x6>
    2078:	00 d0       	rcall	.+0      	; 0x207a <TWI_write_buf+0x8>
    207a:	00 d0       	rcall	.+0      	; 0x207c <TWI_write_buf+0xa>
    207c:	cd b7       	in	r28, 0x3d	; 61
    207e:	de b7       	in	r29, 0x3e	; 62
    2080:	89 83       	std	Y+1, r24	; 0x01
    2082:	6a 83       	std	Y+2, r22	; 0x02
    2084:	4b 83       	std	Y+3, r20	; 0x03
    2086:	3d 83       	std	Y+5, r19	; 0x05
    2088:	2c 83       	std	Y+4, r18	; 0x04

	TWI_start();
    208a:	0e 94 dc 0f 	call	0x1fb8	; 0x1fb8 <TWI_start>
	TWI_write(SLA);
    208e:	89 81       	ldd	r24, Y+1	; 0x01
    2090:	0e 94 00 10 	call	0x2000	; 0x2000 <TWI_write>
	TWI_write(adr);
    2094:	8a 81       	ldd	r24, Y+2	; 0x02
    2096:	0e 94 00 10 	call	0x2000	; 0x2000 <TWI_write>
    209a:	0b c0       	rjmp	.+22     	; 0x20b2 <TWI_write_buf+0x40>
	while (len--) TWI_write(*buf++);
    209c:	ec 81       	ldd	r30, Y+4	; 0x04
    209e:	fd 81       	ldd	r31, Y+5	; 0x05
    20a0:	20 81       	ld	r18, Z
    20a2:	8c 81       	ldd	r24, Y+4	; 0x04
    20a4:	9d 81       	ldd	r25, Y+5	; 0x05
    20a6:	01 96       	adiw	r24, 0x01	; 1
    20a8:	9d 83       	std	Y+5, r25	; 0x05
    20aa:	8c 83       	std	Y+4, r24	; 0x04
    20ac:	82 2f       	mov	r24, r18
    20ae:	0e 94 00 10 	call	0x2000	; 0x2000 <TWI_write>
    20b2:	8b 81       	ldd	r24, Y+3	; 0x03
    20b4:	8e 83       	std	Y+6, r24	; 0x06
    20b6:	8e 81       	ldd	r24, Y+6	; 0x06
    20b8:	88 23       	and	r24, r24
    20ba:	11 f0       	breq	.+4      	; 0x20c0 <TWI_write_buf+0x4e>
    20bc:	81 e0       	ldi	r24, 0x01	; 1
    20be:	8e 83       	std	Y+6, r24	; 0x06
    20c0:	8e 81       	ldd	r24, Y+6	; 0x06
    20c2:	9b 81       	ldd	r25, Y+3	; 0x03
    20c4:	91 50       	subi	r25, 0x01	; 1
    20c6:	9b 83       	std	Y+3, r25	; 0x03
    20c8:	88 23       	and	r24, r24
    20ca:	41 f7       	brne	.-48     	; 0x209c <TWI_write_buf+0x2a>
	TWI_stop();
    20cc:	0e 94 ec 0f 	call	0x1fd8	; 0x1fd8 <TWI_stop>
}
    20d0:	26 96       	adiw	r28, 0x06	; 6
    20d2:	0f b6       	in	r0, 0x3f	; 63
    20d4:	f8 94       	cli
    20d6:	de bf       	out	0x3e, r29	; 62
    20d8:	0f be       	out	0x3f, r0	; 63
    20da:	cd bf       	out	0x3d, r28	; 61
    20dc:	cf 91       	pop	r28
    20de:	df 91       	pop	r29
    20e0:	08 95       	ret

000020e2 <TWI_write_byte>:

void TWI_write_byte( uint8_t SLA, uint8_t adr, uint8_t byte ) {
    20e2:	df 93       	push	r29
    20e4:	cf 93       	push	r28
    20e6:	00 d0       	rcall	.+0      	; 0x20e8 <TWI_write_byte+0x6>
    20e8:	0f 92       	push	r0
    20ea:	cd b7       	in	r28, 0x3d	; 61
    20ec:	de b7       	in	r29, 0x3e	; 62
    20ee:	89 83       	std	Y+1, r24	; 0x01
    20f0:	6a 83       	std	Y+2, r22	; 0x02
    20f2:	4b 83       	std	Y+3, r20	; 0x03

	TWI_start();
    20f4:	0e 94 dc 0f 	call	0x1fb8	; 0x1fb8 <TWI_start>
	TWI_write(SLA);
    20f8:	89 81       	ldd	r24, Y+1	; 0x01
    20fa:	0e 94 00 10 	call	0x2000	; 0x2000 <TWI_write>
	TWI_write(adr);
    20fe:	8a 81       	ldd	r24, Y+2	; 0x02
    2100:	0e 94 00 10 	call	0x2000	; 0x2000 <TWI_write>
	TWI_write(byte);
    2104:	8b 81       	ldd	r24, Y+3	; 0x03
    2106:	0e 94 00 10 	call	0x2000	; 0x2000 <TWI_write>
	TWI_stop();
    210a:	0e 94 ec 0f 	call	0x1fd8	; 0x1fd8 <TWI_stop>
}
    210e:	0f 90       	pop	r0
    2110:	0f 90       	pop	r0
    2112:	0f 90       	pop	r0
    2114:	cf 91       	pop	r28
    2116:	df 91       	pop	r29
    2118:	08 95       	ret

0000211a <TWI_read_buf>:



void TWI_read_buf(uint8_t SLA, uint8_t adr, uint8_t len, uint8_t *buf) {
    211a:	df 93       	push	r29
    211c:	cf 93       	push	r28
    211e:	cd b7       	in	r28, 0x3d	; 61
    2120:	de b7       	in	r29, 0x3e	; 62
    2122:	27 97       	sbiw	r28, 0x07	; 7
    2124:	0f b6       	in	r0, 0x3f	; 63
    2126:	f8 94       	cli
    2128:	de bf       	out	0x3e, r29	; 62
    212a:	0f be       	out	0x3f, r0	; 63
    212c:	cd bf       	out	0x3d, r28	; 61
    212e:	89 83       	std	Y+1, r24	; 0x01
    2130:	6a 83       	std	Y+2, r22	; 0x02
    2132:	4b 83       	std	Y+3, r20	; 0x03
    2134:	3d 83       	std	Y+5, r19	; 0x05
    2136:	2c 83       	std	Y+4, r18	; 0x04

	TWI_start();
    2138:	0e 94 dc 0f 	call	0x1fb8	; 0x1fb8 <TWI_start>
	TWI_write(SLA);
    213c:	89 81       	ldd	r24, Y+1	; 0x01
    213e:	0e 94 00 10 	call	0x2000	; 0x2000 <TWI_write>
	TWI_write(adr);
    2142:	8a 81       	ldd	r24, Y+2	; 0x02
    2144:	0e 94 00 10 	call	0x2000	; 0x2000 <TWI_write>
	TWI_start();
    2148:	0e 94 dc 0f 	call	0x1fb8	; 0x1fb8 <TWI_start>
	TWI_write(SLA + 1);
    214c:	89 81       	ldd	r24, Y+1	; 0x01
    214e:	8f 5f       	subi	r24, 0xFF	; 255
    2150:	0e 94 00 10 	call	0x2000	; 0x2000 <TWI_write>
    2154:	12 c0       	rjmp	.+36     	; 0x217a <TWI_read_buf+0x60>
	while (len--) *buf++ = TWI_read( len ? ACK : NACK );
    2156:	8b 81       	ldd	r24, Y+3	; 0x03
    2158:	8e 83       	std	Y+6, r24	; 0x06
    215a:	8e 81       	ldd	r24, Y+6	; 0x06
    215c:	88 23       	and	r24, r24
    215e:	11 f0       	breq	.+4      	; 0x2164 <TWI_read_buf+0x4a>
    2160:	81 e0       	ldi	r24, 0x01	; 1
    2162:	8e 83       	std	Y+6, r24	; 0x06
    2164:	8e 81       	ldd	r24, Y+6	; 0x06
    2166:	0e 94 17 10 	call	0x202e	; 0x202e <TWI_read>
    216a:	ec 81       	ldd	r30, Y+4	; 0x04
    216c:	fd 81       	ldd	r31, Y+5	; 0x05
    216e:	80 83       	st	Z, r24
    2170:	8c 81       	ldd	r24, Y+4	; 0x04
    2172:	9d 81       	ldd	r25, Y+5	; 0x05
    2174:	01 96       	adiw	r24, 0x01	; 1
    2176:	9d 83       	std	Y+5, r25	; 0x05
    2178:	8c 83       	std	Y+4, r24	; 0x04
    217a:	8b 81       	ldd	r24, Y+3	; 0x03
    217c:	8f 83       	std	Y+7, r24	; 0x07
    217e:	8f 81       	ldd	r24, Y+7	; 0x07
    2180:	88 23       	and	r24, r24
    2182:	11 f0       	breq	.+4      	; 0x2188 <TWI_read_buf+0x6e>
    2184:	81 e0       	ldi	r24, 0x01	; 1
    2186:	8f 83       	std	Y+7, r24	; 0x07
    2188:	8f 81       	ldd	r24, Y+7	; 0x07
    218a:	9b 81       	ldd	r25, Y+3	; 0x03
    218c:	91 50       	subi	r25, 0x01	; 1
    218e:	9b 83       	std	Y+3, r25	; 0x03
    2190:	88 23       	and	r24, r24
    2192:	09 f7       	brne	.-62     	; 0x2156 <TWI_read_buf+0x3c>
	TWI_stop();
    2194:	0e 94 ec 0f 	call	0x1fd8	; 0x1fd8 <TWI_stop>
}
    2198:	27 96       	adiw	r28, 0x07	; 7
    219a:	0f b6       	in	r0, 0x3f	; 63
    219c:	f8 94       	cli
    219e:	de bf       	out	0x3e, r29	; 62
    21a0:	0f be       	out	0x3f, r0	; 63
    21a2:	cd bf       	out	0x3d, r28	; 61
    21a4:	cf 91       	pop	r28
    21a6:	df 91       	pop	r29
    21a8:	08 95       	ret

000021aa <TWI_read_byte>:

void TWI_read_byte(uint8_t SLA, uint8_t adr, uint8_t *byte) {
    21aa:	df 93       	push	r29
    21ac:	cf 93       	push	r28
    21ae:	00 d0       	rcall	.+0      	; 0x21b0 <TWI_read_byte+0x6>
    21b0:	00 d0       	rcall	.+0      	; 0x21b2 <TWI_read_byte+0x8>
    21b2:	00 d0       	rcall	.+0      	; 0x21b4 <TWI_read_byte+0xa>
    21b4:	cd b7       	in	r28, 0x3d	; 61
    21b6:	de b7       	in	r29, 0x3e	; 62
    21b8:	8b 83       	std	Y+3, r24	; 0x03
    21ba:	6c 83       	std	Y+4, r22	; 0x04
    21bc:	5e 83       	std	Y+6, r21	; 0x06
    21be:	4d 83       	std	Y+5, r20	; 0x05

	TWI_start();
    21c0:	0e 94 dc 0f 	call	0x1fb8	; 0x1fb8 <TWI_start>
	TWI_write(SLA);
    21c4:	8b 81       	ldd	r24, Y+3	; 0x03
    21c6:	0e 94 00 10 	call	0x2000	; 0x2000 <TWI_write>
	TWI_write(adr);
    21ca:	8c 81       	ldd	r24, Y+4	; 0x04
    21cc:	0e 94 00 10 	call	0x2000	; 0x2000 <TWI_write>
	TWI_start();
    21d0:	0e 94 dc 0f 	call	0x1fb8	; 0x1fb8 <TWI_start>
	TWI_write(SLA + 1);
    21d4:	8b 81       	ldd	r24, Y+3	; 0x03
    21d6:	8f 5f       	subi	r24, 0xFF	; 255
    21d8:	0e 94 00 10 	call	0x2000	; 0x2000 <TWI_write>
	int len = 1;
    21dc:	81 e0       	ldi	r24, 0x01	; 1
    21de:	90 e0       	ldi	r25, 0x00	; 0
    21e0:	9a 83       	std	Y+2, r25	; 0x02
    21e2:	89 83       	std	Y+1, r24	; 0x01
	*byte = TWI_read(ACK);
    21e4:	81 e0       	ldi	r24, 0x01	; 1
    21e6:	0e 94 17 10 	call	0x202e	; 0x202e <TWI_read>
    21ea:	ed 81       	ldd	r30, Y+5	; 0x05
    21ec:	fe 81       	ldd	r31, Y+6	; 0x06
    21ee:	80 83       	st	Z, r24
	TWI_read(NACK);
    21f0:	80 e0       	ldi	r24, 0x00	; 0
    21f2:	0e 94 17 10 	call	0x202e	; 0x202e <TWI_read>
	TWI_stop();
    21f6:	0e 94 ec 0f 	call	0x1fd8	; 0x1fd8 <TWI_stop>
}
    21fa:	26 96       	adiw	r28, 0x06	; 6
    21fc:	0f b6       	in	r0, 0x3f	; 63
    21fe:	f8 94       	cli
    2200:	de bf       	out	0x3e, r29	; 62
    2202:	0f be       	out	0x3f, r0	; 63
    2204:	cd bf       	out	0x3d, r28	; 61
    2206:	cf 91       	pop	r28
    2208:	df 91       	pop	r29
    220a:	08 95       	ret

0000220c <sendMeas>:

#define STRLEN 30
char out[STRLEN];

void sendMeas()
{
    220c:	df 93       	push	r29
    220e:	cf 93       	push	r28
    2210:	cd b7       	in	r28, 0x3d	; 61
    2212:	de b7       	in	r29, 0x3e	; 62
    2214:	2b 97       	sbiw	r28, 0x0b	; 11
    2216:	0f b6       	in	r0, 0x3f	; 63
    2218:	f8 94       	cli
    221a:	de bf       	out	0x3e, r29	; 62
    221c:	0f be       	out	0x3f, r0	; 63
    221e:	cd bf       	out	0x3d, r28	; 61
	meas_8b meas = mma_measure8b();
    2220:	0e 94 85 07 	call	0xf0a	; 0xf0a <mma_measure8b>
    2224:	6c 83       	std	Y+4, r22	; 0x04
    2226:	7d 83       	std	Y+5, r23	; 0x05
    2228:	8e 83       	std	Y+6, r24	; 0x06
    222a:	ce 01       	movw	r24, r28
    222c:	01 96       	adiw	r24, 0x01	; 1
    222e:	98 87       	std	Y+8, r25	; 0x08
    2230:	8f 83       	std	Y+7, r24	; 0x07
    2232:	fe 01       	movw	r30, r28
    2234:	34 96       	adiw	r30, 0x04	; 4
    2236:	fa 87       	std	Y+10, r31	; 0x0a
    2238:	e9 87       	std	Y+9, r30	; 0x09
    223a:	f3 e0       	ldi	r31, 0x03	; 3
    223c:	fb 87       	std	Y+11, r31	; 0x0b
    223e:	e9 85       	ldd	r30, Y+9	; 0x09
    2240:	fa 85       	ldd	r31, Y+10	; 0x0a
    2242:	00 80       	ld	r0, Z
    2244:	89 85       	ldd	r24, Y+9	; 0x09
    2246:	9a 85       	ldd	r25, Y+10	; 0x0a
    2248:	01 96       	adiw	r24, 0x01	; 1
    224a:	9a 87       	std	Y+10, r25	; 0x0a
    224c:	89 87       	std	Y+9, r24	; 0x09
    224e:	ef 81       	ldd	r30, Y+7	; 0x07
    2250:	f8 85       	ldd	r31, Y+8	; 0x08
    2252:	00 82       	st	Z, r0
    2254:	8f 81       	ldd	r24, Y+7	; 0x07
    2256:	98 85       	ldd	r25, Y+8	; 0x08
    2258:	01 96       	adiw	r24, 0x01	; 1
    225a:	98 87       	std	Y+8, r25	; 0x08
    225c:	8f 83       	std	Y+7, r24	; 0x07
    225e:	9b 85       	ldd	r25, Y+11	; 0x0b
    2260:	91 50       	subi	r25, 0x01	; 1
    2262:	9b 87       	std	Y+11, r25	; 0x0b
    2264:	eb 85       	ldd	r30, Y+11	; 0x0b
    2266:	ee 23       	and	r30, r30
    2268:	51 f7       	brne	.-44     	; 0x223e <sendMeas+0x32>

	//sprintf(out, "X:%4d Y:%4d Z:%4d \r\n", meas.x, meas.y, meas.z);
	//uart_puts(out);
	sprintf(out, "b %d %d %d e", meas.x, meas.y, meas.z);
    226a:	89 81       	ldd	r24, Y+1	; 0x01
    226c:	68 2f       	mov	r22, r24
    226e:	77 27       	eor	r23, r23
    2270:	67 fd       	sbrc	r22, 7
    2272:	70 95       	com	r23
    2274:	8a 81       	ldd	r24, Y+2	; 0x02
    2276:	28 2f       	mov	r18, r24
    2278:	33 27       	eor	r19, r19
    227a:	27 fd       	sbrc	r18, 7
    227c:	30 95       	com	r19
    227e:	8b 81       	ldd	r24, Y+3	; 0x03
    2280:	48 2f       	mov	r20, r24
    2282:	55 27       	eor	r21, r21
    2284:	47 fd       	sbrc	r20, 7
    2286:	50 95       	com	r21
    2288:	8d b7       	in	r24, 0x3d	; 61
    228a:	9e b7       	in	r25, 0x3e	; 62
    228c:	0a 97       	sbiw	r24, 0x0a	; 10
    228e:	0f b6       	in	r0, 0x3f	; 63
    2290:	f8 94       	cli
    2292:	9e bf       	out	0x3e, r25	; 62
    2294:	0f be       	out	0x3f, r0	; 63
    2296:	8d bf       	out	0x3d, r24	; 61
    2298:	ed b7       	in	r30, 0x3d	; 61
    229a:	fe b7       	in	r31, 0x3e	; 62
    229c:	31 96       	adiw	r30, 0x01	; 1
    229e:	8a e8       	ldi	r24, 0x8A	; 138
    22a0:	90 e0       	ldi	r25, 0x00	; 0
    22a2:	91 83       	std	Z+1, r25	; 0x01
    22a4:	80 83       	st	Z, r24
    22a6:	80 e6       	ldi	r24, 0x60	; 96
    22a8:	90 e0       	ldi	r25, 0x00	; 0
    22aa:	93 83       	std	Z+3, r25	; 0x03
    22ac:	82 83       	std	Z+2, r24	; 0x02
    22ae:	75 83       	std	Z+5, r23	; 0x05
    22b0:	64 83       	std	Z+4, r22	; 0x04
    22b2:	37 83       	std	Z+7, r19	; 0x07
    22b4:	26 83       	std	Z+6, r18	; 0x06
    22b6:	51 87       	std	Z+9, r21	; 0x09
    22b8:	40 87       	std	Z+8, r20	; 0x08
    22ba:	0e 94 81 12 	call	0x2502	; 0x2502 <sprintf>
    22be:	ed b7       	in	r30, 0x3d	; 61
    22c0:	fe b7       	in	r31, 0x3e	; 62
    22c2:	3a 96       	adiw	r30, 0x0a	; 10
    22c4:	0f b6       	in	r0, 0x3f	; 63
    22c6:	f8 94       	cli
    22c8:	fe bf       	out	0x3e, r31	; 62
    22ca:	0f be       	out	0x3f, r0	; 63
    22cc:	ed bf       	out	0x3d, r30	; 61
	uart_puts(out);
    22ce:	8a e8       	ldi	r24, 0x8A	; 138
    22d0:	90 e0       	ldi	r25, 0x00	; 0
    22d2:	0e 94 cb 06 	call	0xd96	; 0xd96 <uart_puts>
	return;
}
    22d6:	2b 96       	adiw	r28, 0x0b	; 11
    22d8:	0f b6       	in	r0, 0x3f	; 63
    22da:	f8 94       	cli
    22dc:	de bf       	out	0x3e, r29	; 62
    22de:	0f be       	out	0x3f, r0	; 63
    22e0:	cd bf       	out	0x3d, r28	; 61
    22e2:	cf 91       	pop	r28
    22e4:	df 91       	pop	r29
    22e6:	08 95       	ret

000022e8 <__vector_13>:

ISR( USART_RXC_vect ) {
    22e8:	1f 92       	push	r1
    22ea:	0f 92       	push	r0
    22ec:	0f b6       	in	r0, 0x3f	; 63
    22ee:	0f 92       	push	r0
    22f0:	11 24       	eor	r1, r1
    22f2:	8f 93       	push	r24
    22f4:	9f 93       	push	r25
    22f6:	ef 93       	push	r30
    22f8:	ff 93       	push	r31
    22fa:	df 93       	push	r29
    22fc:	cf 93       	push	r28
    22fe:	00 d0       	rcall	.+0      	; 0x2300 <__vector_13+0x18>
    2300:	cd b7       	in	r28, 0x3d	; 61
    2302:	de b7       	in	r29, 0x3e	; 62
    uint8_t tmp_head;
    char data;
    data = UDR;
    2304:	ec e2       	ldi	r30, 0x2C	; 44
    2306:	f0 e0       	ldi	r31, 0x00	; 0
    2308:	80 81       	ld	r24, Z
    230a:	89 83       	std	Y+1, r24	; 0x01
    tmp_head = ( UART_RxHead + 1) & UART_RX_BUF_MASK;
    230c:	80 91 80 00 	lds	r24, 0x0080
    2310:	8f 5f       	subi	r24, 0xFF	; 255
    2312:	87 70       	andi	r24, 0x07	; 7
    2314:	8a 83       	std	Y+2, r24	; 0x02
    if ( tmp_head == UART_RxTail ) {}
    2316:	90 91 81 00 	lds	r25, 0x0081
    231a:	8a 81       	ldd	r24, Y+2	; 0x02
    231c:	89 17       	cp	r24, r25
    231e:	59 f0       	breq	.+22     	; 0x2336 <__vector_13+0x4e>
    else {
	UART_RxHead = tmp_head;
    2320:	8a 81       	ldd	r24, Y+2	; 0x02
    2322:	80 93 80 00 	sts	0x0080, r24
	UART_RxBuf[tmp_head] = data;
    2326:	8a 81       	ldd	r24, Y+2	; 0x02
    2328:	88 2f       	mov	r24, r24
    232a:	90 e0       	ldi	r25, 0x00	; 0
    232c:	fc 01       	movw	r30, r24
    232e:	ee 57       	subi	r30, 0x7E	; 126
    2330:	ff 4f       	sbci	r31, 0xFF	; 255
    2332:	89 81       	ldd	r24, Y+1	; 0x01
    2334:	80 83       	st	Z, r24
    case 'm':
    	sendMeas();
    }
*/

}
    2336:	0f 90       	pop	r0
    2338:	0f 90       	pop	r0
    233a:	cf 91       	pop	r28
    233c:	df 91       	pop	r29
    233e:	ff 91       	pop	r31
    2340:	ef 91       	pop	r30
    2342:	9f 91       	pop	r25
    2344:	8f 91       	pop	r24
    2346:	0f 90       	pop	r0
    2348:	0f be       	out	0x3f, r0	; 63
    234a:	0f 90       	pop	r0
    234c:	1f 90       	pop	r1
    234e:	18 95       	reti

00002350 <main>:

int main(void) {
    2350:	df 93       	push	r29
    2352:	cf 93       	push	r28
    2354:	0f 92       	push	r0
    2356:	cd b7       	in	r28, 0x3d	; 61
    2358:	de b7       	in	r29, 0x3e	; 62

	DDRA |= (1<<PA7);
    235a:	aa e3       	ldi	r26, 0x3A	; 58
    235c:	b0 e0       	ldi	r27, 0x00	; 0
    235e:	ea e3       	ldi	r30, 0x3A	; 58
    2360:	f0 e0       	ldi	r31, 0x00	; 0
    2362:	80 81       	ld	r24, Z
    2364:	80 68       	ori	r24, 0x80	; 128
    2366:	8c 93       	st	X, r24
	PORTA |= (1<<PA7);
    2368:	ab e3       	ldi	r26, 0x3B	; 59
    236a:	b0 e0       	ldi	r27, 0x00	; 0
    236c:	eb e3       	ldi	r30, 0x3B	; 59
    236e:	f0 e0       	ldi	r31, 0x00	; 0
    2370:	80 81       	ld	r24, Z
    2372:	80 68       	ori	r24, 0x80	; 128
    2374:	8c 93       	st	X, r24
	DDRC |= (1<<PC2);
    2376:	a4 e3       	ldi	r26, 0x34	; 52
    2378:	b0 e0       	ldi	r27, 0x00	; 0
    237a:	e4 e3       	ldi	r30, 0x34	; 52
    237c:	f0 e0       	ldi	r31, 0x00	; 0
    237e:	80 81       	ld	r24, Z
    2380:	84 60       	ori	r24, 0x04	; 4
    2382:	8c 93       	st	X, r24
	PORTC |= (1<<PC2);
    2384:	a5 e3       	ldi	r26, 0x35	; 53
    2386:	b0 e0       	ldi	r27, 0x00	; 0
    2388:	e5 e3       	ldi	r30, 0x35	; 53
    238a:	f0 e0       	ldi	r31, 0x00	; 0
    238c:	80 81       	ld	r24, Z
    238e:	84 60       	ori	r24, 0x04	; 4
    2390:	8c 93       	st	X, r24

	lcd_init();
    2392:	0e 94 3c 0b 	call	0x1678	; 0x1678 <lcd_init>
	lcd_cls();
    2396:	0e 94 32 0b 	call	0x1664	; 0x1664 <lcd_cls>
	i2cSetBitrate( 125 );
    239a:	8d e7       	ldi	r24, 0x7D	; 125
    239c:	90 e0       	ldi	r25, 0x00	; 0
    239e:	0e 94 a7 0f 	call	0x1f4e	; 0x1f4e <i2cSetBitrate>
	mma_wds_init();
    23a2:	0e 94 73 07 	call	0xee6	; 0xee6 <mma_wds_init>
	USART_Init( __UBRR );
    23a6:	83 e3       	ldi	r24, 0x33	; 51
    23a8:	90 e0       	ldi	r25, 0x00	; 0
    23aa:	0e 94 4f 06 	call	0xc9e	; 0xc9e <USART_Init>
	//set_sleep_mode(SLEEP_MODE_IDLE);
	sei();
    23ae:	78 94       	sei

	//while(1) { sleep_mode(); }
	while(1){
		//sendMeas();
		char rec = uart_getc();
    23b0:	0e 94 52 07 	call	0xea4	; 0xea4 <uart_getc>
    23b4:	89 83       	std	Y+1, r24	; 0x01
		if(rec == 'm') sendMeas();
    23b6:	89 81       	ldd	r24, Y+1	; 0x01
    23b8:	8d 36       	cpi	r24, 0x6D	; 109
    23ba:	d1 f7       	brne	.-12     	; 0x23b0 <main+0x60>
    23bc:	0e 94 06 11 	call	0x220c	; 0x220c <sendMeas>
    23c0:	f7 cf       	rjmp	.-18     	; 0x23b0 <main+0x60>

000023c2 <__udivmodhi4>:
    23c2:	aa 1b       	sub	r26, r26
    23c4:	bb 1b       	sub	r27, r27
    23c6:	51 e1       	ldi	r21, 0x11	; 17
    23c8:	07 c0       	rjmp	.+14     	; 0x23d8 <__udivmodhi4_ep>

000023ca <__udivmodhi4_loop>:
    23ca:	aa 1f       	adc	r26, r26
    23cc:	bb 1f       	adc	r27, r27
    23ce:	a6 17       	cp	r26, r22
    23d0:	b7 07       	cpc	r27, r23
    23d2:	10 f0       	brcs	.+4      	; 0x23d8 <__udivmodhi4_ep>
    23d4:	a6 1b       	sub	r26, r22
    23d6:	b7 0b       	sbc	r27, r23

000023d8 <__udivmodhi4_ep>:
    23d8:	88 1f       	adc	r24, r24
    23da:	99 1f       	adc	r25, r25
    23dc:	5a 95       	dec	r21
    23de:	a9 f7       	brne	.-22     	; 0x23ca <__udivmodhi4_loop>
    23e0:	80 95       	com	r24
    23e2:	90 95       	com	r25
    23e4:	bc 01       	movw	r22, r24
    23e6:	cd 01       	movw	r24, r26
    23e8:	08 95       	ret

000023ea <__prologue_saves__>:
    23ea:	2f 92       	push	r2
    23ec:	3f 92       	push	r3
    23ee:	4f 92       	push	r4
    23f0:	5f 92       	push	r5
    23f2:	6f 92       	push	r6
    23f4:	7f 92       	push	r7
    23f6:	8f 92       	push	r8
    23f8:	9f 92       	push	r9
    23fa:	af 92       	push	r10
    23fc:	bf 92       	push	r11
    23fe:	cf 92       	push	r12
    2400:	df 92       	push	r13
    2402:	ef 92       	push	r14
    2404:	ff 92       	push	r15
    2406:	0f 93       	push	r16
    2408:	1f 93       	push	r17
    240a:	cf 93       	push	r28
    240c:	df 93       	push	r29
    240e:	cd b7       	in	r28, 0x3d	; 61
    2410:	de b7       	in	r29, 0x3e	; 62
    2412:	ca 1b       	sub	r28, r26
    2414:	db 0b       	sbc	r29, r27
    2416:	0f b6       	in	r0, 0x3f	; 63
    2418:	f8 94       	cli
    241a:	de bf       	out	0x3e, r29	; 62
    241c:	0f be       	out	0x3f, r0	; 63
    241e:	cd bf       	out	0x3d, r28	; 61
    2420:	09 94       	ijmp

00002422 <__epilogue_restores__>:
    2422:	2a 88       	ldd	r2, Y+18	; 0x12
    2424:	39 88       	ldd	r3, Y+17	; 0x11
    2426:	48 88       	ldd	r4, Y+16	; 0x10
    2428:	5f 84       	ldd	r5, Y+15	; 0x0f
    242a:	6e 84       	ldd	r6, Y+14	; 0x0e
    242c:	7d 84       	ldd	r7, Y+13	; 0x0d
    242e:	8c 84       	ldd	r8, Y+12	; 0x0c
    2430:	9b 84       	ldd	r9, Y+11	; 0x0b
    2432:	aa 84       	ldd	r10, Y+10	; 0x0a
    2434:	b9 84       	ldd	r11, Y+9	; 0x09
    2436:	c8 84       	ldd	r12, Y+8	; 0x08
    2438:	df 80       	ldd	r13, Y+7	; 0x07
    243a:	ee 80       	ldd	r14, Y+6	; 0x06
    243c:	fd 80       	ldd	r15, Y+5	; 0x05
    243e:	0c 81       	ldd	r16, Y+4	; 0x04
    2440:	1b 81       	ldd	r17, Y+3	; 0x03
    2442:	aa 81       	ldd	r26, Y+2	; 0x02
    2444:	b9 81       	ldd	r27, Y+1	; 0x01
    2446:	ce 0f       	add	r28, r30
    2448:	d1 1d       	adc	r29, r1
    244a:	0f b6       	in	r0, 0x3f	; 63
    244c:	f8 94       	cli
    244e:	de bf       	out	0x3e, r29	; 62
    2450:	0f be       	out	0x3f, r0	; 63
    2452:	cd bf       	out	0x3d, r28	; 61
    2454:	ed 01       	movw	r28, r26
    2456:	08 95       	ret

00002458 <itoa>:
    2458:	fb 01       	movw	r30, r22
    245a:	9f 01       	movw	r18, r30
    245c:	e8 94       	clt
    245e:	42 30       	cpi	r20, 0x02	; 2
    2460:	c4 f0       	brlt	.+48     	; 0x2492 <itoa+0x3a>
    2462:	45 32       	cpi	r20, 0x25	; 37
    2464:	b4 f4       	brge	.+44     	; 0x2492 <itoa+0x3a>
    2466:	4a 30       	cpi	r20, 0x0A	; 10
    2468:	29 f4       	brne	.+10     	; 0x2474 <itoa+0x1c>
    246a:	97 fb       	bst	r25, 7
    246c:	1e f4       	brtc	.+6      	; 0x2474 <itoa+0x1c>
    246e:	90 95       	com	r25
    2470:	81 95       	neg	r24
    2472:	9f 4f       	sbci	r25, 0xFF	; 255
    2474:	64 2f       	mov	r22, r20
    2476:	77 27       	eor	r23, r23
    2478:	0e 94 e1 11 	call	0x23c2	; 0x23c2 <__udivmodhi4>
    247c:	80 5d       	subi	r24, 0xD0	; 208
    247e:	8a 33       	cpi	r24, 0x3A	; 58
    2480:	0c f0       	brlt	.+2      	; 0x2484 <itoa+0x2c>
    2482:	89 5d       	subi	r24, 0xD9	; 217
    2484:	81 93       	st	Z+, r24
    2486:	cb 01       	movw	r24, r22
    2488:	00 97       	sbiw	r24, 0x00	; 0
    248a:	a1 f7       	brne	.-24     	; 0x2474 <itoa+0x1c>
    248c:	16 f4       	brtc	.+4      	; 0x2492 <itoa+0x3a>
    248e:	5d e2       	ldi	r21, 0x2D	; 45
    2490:	51 93       	st	Z+, r21
    2492:	10 82       	st	Z, r1
    2494:	c9 01       	movw	r24, r18
    2496:	0c 94 a0 14 	jmp	0x2940	; 0x2940 <strrev>

0000249a <ltoa>:
    249a:	fa 01       	movw	r30, r20
    249c:	cf 93       	push	r28
    249e:	ff 93       	push	r31
    24a0:	ef 93       	push	r30
    24a2:	22 30       	cpi	r18, 0x02	; 2
    24a4:	44 f1       	brlt	.+80     	; 0x24f6 <ltoa+0x5c>
    24a6:	25 32       	cpi	r18, 0x25	; 37
    24a8:	34 f5       	brge	.+76     	; 0x24f6 <ltoa+0x5c>
    24aa:	c2 2f       	mov	r28, r18
    24ac:	e8 94       	clt
    24ae:	ca 30       	cpi	r28, 0x0A	; 10
    24b0:	49 f4       	brne	.+18     	; 0x24c4 <ltoa+0x2a>
    24b2:	97 fb       	bst	r25, 7
    24b4:	3e f4       	brtc	.+14     	; 0x24c4 <ltoa+0x2a>
    24b6:	90 95       	com	r25
    24b8:	80 95       	com	r24
    24ba:	70 95       	com	r23
    24bc:	61 95       	neg	r22
    24be:	7f 4f       	sbci	r23, 0xFF	; 255
    24c0:	8f 4f       	sbci	r24, 0xFF	; 255
    24c2:	9f 4f       	sbci	r25, 0xFF	; 255
    24c4:	2c 2f       	mov	r18, r28
    24c6:	33 27       	eor	r19, r19
    24c8:	44 27       	eor	r20, r20
    24ca:	55 27       	eor	r21, r21
    24cc:	ff 93       	push	r31
    24ce:	ef 93       	push	r30
    24d0:	0e 94 3a 15 	call	0x2a74	; 0x2a74 <__udivmodsi4>
    24d4:	ef 91       	pop	r30
    24d6:	ff 91       	pop	r31
    24d8:	60 5d       	subi	r22, 0xD0	; 208
    24da:	6a 33       	cpi	r22, 0x3A	; 58
    24dc:	0c f0       	brlt	.+2      	; 0x24e0 <ltoa+0x46>
    24de:	69 5d       	subi	r22, 0xD9	; 217
    24e0:	61 93       	st	Z+, r22
    24e2:	b9 01       	movw	r22, r18
    24e4:	ca 01       	movw	r24, r20
    24e6:	60 50       	subi	r22, 0x00	; 0
    24e8:	70 40       	sbci	r23, 0x00	; 0
    24ea:	80 40       	sbci	r24, 0x00	; 0
    24ec:	90 40       	sbci	r25, 0x00	; 0
    24ee:	51 f7       	brne	.-44     	; 0x24c4 <ltoa+0x2a>
    24f0:	16 f4       	brtc	.+4      	; 0x24f6 <ltoa+0x5c>
    24f2:	cd e2       	ldi	r28, 0x2D	; 45
    24f4:	c1 93       	st	Z+, r28
    24f6:	10 82       	st	Z, r1
    24f8:	8f 91       	pop	r24
    24fa:	9f 91       	pop	r25
    24fc:	cf 91       	pop	r28
    24fe:	0c 94 a0 14 	jmp	0x2940	; 0x2940 <strrev>

00002502 <sprintf>:
    2502:	ae e0       	ldi	r26, 0x0E	; 14
    2504:	b0 e0       	ldi	r27, 0x00	; 0
    2506:	e7 e8       	ldi	r30, 0x87	; 135
    2508:	f2 e1       	ldi	r31, 0x12	; 18
    250a:	0c 94 03 12 	jmp	0x2406	; 0x2406 <__prologue_saves__+0x1c>
    250e:	0d 89       	ldd	r16, Y+21	; 0x15
    2510:	1e 89       	ldd	r17, Y+22	; 0x16
    2512:	86 e0       	ldi	r24, 0x06	; 6
    2514:	8c 83       	std	Y+4, r24	; 0x04
    2516:	1a 83       	std	Y+2, r17	; 0x02
    2518:	09 83       	std	Y+1, r16	; 0x01
    251a:	8f ef       	ldi	r24, 0xFF	; 255
    251c:	9f e7       	ldi	r25, 0x7F	; 127
    251e:	9e 83       	std	Y+6, r25	; 0x06
    2520:	8d 83       	std	Y+5, r24	; 0x05
    2522:	9e 01       	movw	r18, r28
    2524:	27 5e       	subi	r18, 0xE7	; 231
    2526:	3f 4f       	sbci	r19, 0xFF	; 255
    2528:	ce 01       	movw	r24, r28
    252a:	01 96       	adiw	r24, 0x01	; 1
    252c:	6f 89       	ldd	r22, Y+23	; 0x17
    252e:	78 8d       	ldd	r23, Y+24	; 0x18
    2530:	a9 01       	movw	r20, r18
    2532:	0e 94 a5 12 	call	0x254a	; 0x254a <vfprintf>
    2536:	2f 81       	ldd	r18, Y+7	; 0x07
    2538:	38 85       	ldd	r19, Y+8	; 0x08
    253a:	02 0f       	add	r16, r18
    253c:	13 1f       	adc	r17, r19
    253e:	f8 01       	movw	r30, r16
    2540:	10 82       	st	Z, r1
    2542:	2e 96       	adiw	r28, 0x0e	; 14
    2544:	e4 e0       	ldi	r30, 0x04	; 4
    2546:	0c 94 1f 12 	jmp	0x243e	; 0x243e <__epilogue_restores__+0x1c>

0000254a <vfprintf>:
    254a:	ab e0       	ldi	r26, 0x0B	; 11
    254c:	b0 e0       	ldi	r27, 0x00	; 0
    254e:	eb ea       	ldi	r30, 0xAB	; 171
    2550:	f2 e1       	ldi	r31, 0x12	; 18
    2552:	0c 94 f5 11 	jmp	0x23ea	; 0x23ea <__prologue_saves__>
    2556:	3c 01       	movw	r6, r24
    2558:	2b 01       	movw	r4, r22
    255a:	5a 01       	movw	r10, r20
    255c:	fc 01       	movw	r30, r24
    255e:	17 82       	std	Z+7, r1	; 0x07
    2560:	16 82       	std	Z+6, r1	; 0x06
    2562:	83 81       	ldd	r24, Z+3	; 0x03
    2564:	81 fd       	sbrc	r24, 1
    2566:	03 c0       	rjmp	.+6      	; 0x256e <vfprintf+0x24>
    2568:	6f ef       	ldi	r22, 0xFF	; 255
    256a:	7f ef       	ldi	r23, 0xFF	; 255
    256c:	c6 c1       	rjmp	.+908    	; 0x28fa <vfprintf+0x3b0>
    256e:	9a e0       	ldi	r25, 0x0A	; 10
    2570:	89 2e       	mov	r8, r25
    2572:	1e 01       	movw	r2, r28
    2574:	08 94       	sec
    2576:	21 1c       	adc	r2, r1
    2578:	31 1c       	adc	r3, r1
    257a:	f3 01       	movw	r30, r6
    257c:	23 81       	ldd	r18, Z+3	; 0x03
    257e:	f2 01       	movw	r30, r4
    2580:	23 fd       	sbrc	r18, 3
    2582:	85 91       	lpm	r24, Z+
    2584:	23 ff       	sbrs	r18, 3
    2586:	81 91       	ld	r24, Z+
    2588:	2f 01       	movw	r4, r30
    258a:	88 23       	and	r24, r24
    258c:	09 f4       	brne	.+2      	; 0x2590 <vfprintf+0x46>
    258e:	b2 c1       	rjmp	.+868    	; 0x28f4 <vfprintf+0x3aa>
    2590:	85 32       	cpi	r24, 0x25	; 37
    2592:	39 f4       	brne	.+14     	; 0x25a2 <vfprintf+0x58>
    2594:	23 fd       	sbrc	r18, 3
    2596:	85 91       	lpm	r24, Z+
    2598:	23 ff       	sbrs	r18, 3
    259a:	81 91       	ld	r24, Z+
    259c:	2f 01       	movw	r4, r30
    259e:	85 32       	cpi	r24, 0x25	; 37
    25a0:	29 f4       	brne	.+10     	; 0x25ac <vfprintf+0x62>
    25a2:	90 e0       	ldi	r25, 0x00	; 0
    25a4:	b3 01       	movw	r22, r6
    25a6:	0e 94 b0 14 	call	0x2960	; 0x2960 <fputc>
    25aa:	e7 cf       	rjmp	.-50     	; 0x257a <vfprintf+0x30>
    25ac:	98 2f       	mov	r25, r24
    25ae:	ff 24       	eor	r15, r15
    25b0:	ee 24       	eor	r14, r14
    25b2:	99 24       	eor	r9, r9
    25b4:	ff e1       	ldi	r31, 0x1F	; 31
    25b6:	ff 15       	cp	r31, r15
    25b8:	d0 f0       	brcs	.+52     	; 0x25ee <vfprintf+0xa4>
    25ba:	9b 32       	cpi	r25, 0x2B	; 43
    25bc:	69 f0       	breq	.+26     	; 0x25d8 <vfprintf+0x8e>
    25be:	9c 32       	cpi	r25, 0x2C	; 44
    25c0:	28 f4       	brcc	.+10     	; 0x25cc <vfprintf+0x82>
    25c2:	90 32       	cpi	r25, 0x20	; 32
    25c4:	59 f0       	breq	.+22     	; 0x25dc <vfprintf+0x92>
    25c6:	93 32       	cpi	r25, 0x23	; 35
    25c8:	91 f4       	brne	.+36     	; 0x25ee <vfprintf+0xa4>
    25ca:	0e c0       	rjmp	.+28     	; 0x25e8 <vfprintf+0x9e>
    25cc:	9d 32       	cpi	r25, 0x2D	; 45
    25ce:	49 f0       	breq	.+18     	; 0x25e2 <vfprintf+0x98>
    25d0:	90 33       	cpi	r25, 0x30	; 48
    25d2:	69 f4       	brne	.+26     	; 0x25ee <vfprintf+0xa4>
    25d4:	41 e0       	ldi	r20, 0x01	; 1
    25d6:	24 c0       	rjmp	.+72     	; 0x2620 <vfprintf+0xd6>
    25d8:	52 e0       	ldi	r21, 0x02	; 2
    25da:	f5 2a       	or	r15, r21
    25dc:	84 e0       	ldi	r24, 0x04	; 4
    25de:	f8 2a       	or	r15, r24
    25e0:	28 c0       	rjmp	.+80     	; 0x2632 <vfprintf+0xe8>
    25e2:	98 e0       	ldi	r25, 0x08	; 8
    25e4:	f9 2a       	or	r15, r25
    25e6:	25 c0       	rjmp	.+74     	; 0x2632 <vfprintf+0xe8>
    25e8:	e0 e1       	ldi	r30, 0x10	; 16
    25ea:	fe 2a       	or	r15, r30
    25ec:	22 c0       	rjmp	.+68     	; 0x2632 <vfprintf+0xe8>
    25ee:	f7 fc       	sbrc	r15, 7
    25f0:	29 c0       	rjmp	.+82     	; 0x2644 <vfprintf+0xfa>
    25f2:	89 2f       	mov	r24, r25
    25f4:	80 53       	subi	r24, 0x30	; 48
    25f6:	8a 30       	cpi	r24, 0x0A	; 10
    25f8:	70 f4       	brcc	.+28     	; 0x2616 <vfprintf+0xcc>
    25fa:	f6 fe       	sbrs	r15, 6
    25fc:	05 c0       	rjmp	.+10     	; 0x2608 <vfprintf+0xbe>
    25fe:	98 9c       	mul	r9, r8
    2600:	90 2c       	mov	r9, r0
    2602:	11 24       	eor	r1, r1
    2604:	98 0e       	add	r9, r24
    2606:	15 c0       	rjmp	.+42     	; 0x2632 <vfprintf+0xe8>
    2608:	e8 9c       	mul	r14, r8
    260a:	e0 2c       	mov	r14, r0
    260c:	11 24       	eor	r1, r1
    260e:	e8 0e       	add	r14, r24
    2610:	f0 e2       	ldi	r31, 0x20	; 32
    2612:	ff 2a       	or	r15, r31
    2614:	0e c0       	rjmp	.+28     	; 0x2632 <vfprintf+0xe8>
    2616:	9e 32       	cpi	r25, 0x2E	; 46
    2618:	29 f4       	brne	.+10     	; 0x2624 <vfprintf+0xda>
    261a:	f6 fc       	sbrc	r15, 6
    261c:	6b c1       	rjmp	.+726    	; 0x28f4 <vfprintf+0x3aa>
    261e:	40 e4       	ldi	r20, 0x40	; 64
    2620:	f4 2a       	or	r15, r20
    2622:	07 c0       	rjmp	.+14     	; 0x2632 <vfprintf+0xe8>
    2624:	9c 36       	cpi	r25, 0x6C	; 108
    2626:	19 f4       	brne	.+6      	; 0x262e <vfprintf+0xe4>
    2628:	50 e8       	ldi	r21, 0x80	; 128
    262a:	f5 2a       	or	r15, r21
    262c:	02 c0       	rjmp	.+4      	; 0x2632 <vfprintf+0xe8>
    262e:	98 36       	cpi	r25, 0x68	; 104
    2630:	49 f4       	brne	.+18     	; 0x2644 <vfprintf+0xfa>
    2632:	f2 01       	movw	r30, r4
    2634:	23 fd       	sbrc	r18, 3
    2636:	95 91       	lpm	r25, Z+
    2638:	23 ff       	sbrs	r18, 3
    263a:	91 91       	ld	r25, Z+
    263c:	2f 01       	movw	r4, r30
    263e:	99 23       	and	r25, r25
    2640:	09 f0       	breq	.+2      	; 0x2644 <vfprintf+0xfa>
    2642:	b8 cf       	rjmp	.-144    	; 0x25b4 <vfprintf+0x6a>
    2644:	89 2f       	mov	r24, r25
    2646:	85 54       	subi	r24, 0x45	; 69
    2648:	83 30       	cpi	r24, 0x03	; 3
    264a:	18 f0       	brcs	.+6      	; 0x2652 <vfprintf+0x108>
    264c:	80 52       	subi	r24, 0x20	; 32
    264e:	83 30       	cpi	r24, 0x03	; 3
    2650:	38 f4       	brcc	.+14     	; 0x2660 <vfprintf+0x116>
    2652:	44 e0       	ldi	r20, 0x04	; 4
    2654:	50 e0       	ldi	r21, 0x00	; 0
    2656:	a4 0e       	add	r10, r20
    2658:	b5 1e       	adc	r11, r21
    265a:	5f e3       	ldi	r21, 0x3F	; 63
    265c:	59 83       	std	Y+1, r21	; 0x01
    265e:	0f c0       	rjmp	.+30     	; 0x267e <vfprintf+0x134>
    2660:	93 36       	cpi	r25, 0x63	; 99
    2662:	31 f0       	breq	.+12     	; 0x2670 <vfprintf+0x126>
    2664:	93 37       	cpi	r25, 0x73	; 115
    2666:	79 f0       	breq	.+30     	; 0x2686 <vfprintf+0x13c>
    2668:	93 35       	cpi	r25, 0x53	; 83
    266a:	09 f0       	breq	.+2      	; 0x266e <vfprintf+0x124>
    266c:	56 c0       	rjmp	.+172    	; 0x271a <vfprintf+0x1d0>
    266e:	20 c0       	rjmp	.+64     	; 0x26b0 <vfprintf+0x166>
    2670:	f5 01       	movw	r30, r10
    2672:	80 81       	ld	r24, Z
    2674:	89 83       	std	Y+1, r24	; 0x01
    2676:	42 e0       	ldi	r20, 0x02	; 2
    2678:	50 e0       	ldi	r21, 0x00	; 0
    267a:	a4 0e       	add	r10, r20
    267c:	b5 1e       	adc	r11, r21
    267e:	61 01       	movw	r12, r2
    2680:	01 e0       	ldi	r16, 0x01	; 1
    2682:	10 e0       	ldi	r17, 0x00	; 0
    2684:	12 c0       	rjmp	.+36     	; 0x26aa <vfprintf+0x160>
    2686:	f5 01       	movw	r30, r10
    2688:	c0 80       	ld	r12, Z
    268a:	d1 80       	ldd	r13, Z+1	; 0x01
    268c:	f6 fc       	sbrc	r15, 6
    268e:	03 c0       	rjmp	.+6      	; 0x2696 <vfprintf+0x14c>
    2690:	6f ef       	ldi	r22, 0xFF	; 255
    2692:	7f ef       	ldi	r23, 0xFF	; 255
    2694:	02 c0       	rjmp	.+4      	; 0x269a <vfprintf+0x150>
    2696:	69 2d       	mov	r22, r9
    2698:	70 e0       	ldi	r23, 0x00	; 0
    269a:	42 e0       	ldi	r20, 0x02	; 2
    269c:	50 e0       	ldi	r21, 0x00	; 0
    269e:	a4 0e       	add	r10, r20
    26a0:	b5 1e       	adc	r11, r21
    26a2:	c6 01       	movw	r24, r12
    26a4:	0e 94 95 14 	call	0x292a	; 0x292a <strnlen>
    26a8:	8c 01       	movw	r16, r24
    26aa:	5f e7       	ldi	r21, 0x7F	; 127
    26ac:	f5 22       	and	r15, r21
    26ae:	14 c0       	rjmp	.+40     	; 0x26d8 <vfprintf+0x18e>
    26b0:	f5 01       	movw	r30, r10
    26b2:	c0 80       	ld	r12, Z
    26b4:	d1 80       	ldd	r13, Z+1	; 0x01
    26b6:	f6 fc       	sbrc	r15, 6
    26b8:	03 c0       	rjmp	.+6      	; 0x26c0 <vfprintf+0x176>
    26ba:	6f ef       	ldi	r22, 0xFF	; 255
    26bc:	7f ef       	ldi	r23, 0xFF	; 255
    26be:	02 c0       	rjmp	.+4      	; 0x26c4 <vfprintf+0x17a>
    26c0:	69 2d       	mov	r22, r9
    26c2:	70 e0       	ldi	r23, 0x00	; 0
    26c4:	42 e0       	ldi	r20, 0x02	; 2
    26c6:	50 e0       	ldi	r21, 0x00	; 0
    26c8:	a4 0e       	add	r10, r20
    26ca:	b5 1e       	adc	r11, r21
    26cc:	c6 01       	movw	r24, r12
    26ce:	0e 94 8a 14 	call	0x2914	; 0x2914 <strnlen_P>
    26d2:	8c 01       	movw	r16, r24
    26d4:	50 e8       	ldi	r21, 0x80	; 128
    26d6:	f5 2a       	or	r15, r21
    26d8:	f3 fe       	sbrs	r15, 3
    26da:	07 c0       	rjmp	.+14     	; 0x26ea <vfprintf+0x1a0>
    26dc:	1a c0       	rjmp	.+52     	; 0x2712 <vfprintf+0x1c8>
    26de:	80 e2       	ldi	r24, 0x20	; 32
    26e0:	90 e0       	ldi	r25, 0x00	; 0
    26e2:	b3 01       	movw	r22, r6
    26e4:	0e 94 b0 14 	call	0x2960	; 0x2960 <fputc>
    26e8:	ea 94       	dec	r14
    26ea:	8e 2d       	mov	r24, r14
    26ec:	90 e0       	ldi	r25, 0x00	; 0
    26ee:	08 17       	cp	r16, r24
    26f0:	19 07       	cpc	r17, r25
    26f2:	a8 f3       	brcs	.-22     	; 0x26de <vfprintf+0x194>
    26f4:	0e c0       	rjmp	.+28     	; 0x2712 <vfprintf+0x1c8>
    26f6:	f6 01       	movw	r30, r12
    26f8:	f7 fc       	sbrc	r15, 7
    26fa:	85 91       	lpm	r24, Z+
    26fc:	f7 fe       	sbrs	r15, 7
    26fe:	81 91       	ld	r24, Z+
    2700:	6f 01       	movw	r12, r30
    2702:	90 e0       	ldi	r25, 0x00	; 0
    2704:	b3 01       	movw	r22, r6
    2706:	0e 94 b0 14 	call	0x2960	; 0x2960 <fputc>
    270a:	e1 10       	cpse	r14, r1
    270c:	ea 94       	dec	r14
    270e:	01 50       	subi	r16, 0x01	; 1
    2710:	10 40       	sbci	r17, 0x00	; 0
    2712:	01 15       	cp	r16, r1
    2714:	11 05       	cpc	r17, r1
    2716:	79 f7       	brne	.-34     	; 0x26f6 <vfprintf+0x1ac>
    2718:	ea c0       	rjmp	.+468    	; 0x28ee <vfprintf+0x3a4>
    271a:	94 36       	cpi	r25, 0x64	; 100
    271c:	11 f0       	breq	.+4      	; 0x2722 <vfprintf+0x1d8>
    271e:	99 36       	cpi	r25, 0x69	; 105
    2720:	69 f5       	brne	.+90     	; 0x277c <vfprintf+0x232>
    2722:	f7 fe       	sbrs	r15, 7
    2724:	08 c0       	rjmp	.+16     	; 0x2736 <vfprintf+0x1ec>
    2726:	f5 01       	movw	r30, r10
    2728:	20 81       	ld	r18, Z
    272a:	31 81       	ldd	r19, Z+1	; 0x01
    272c:	42 81       	ldd	r20, Z+2	; 0x02
    272e:	53 81       	ldd	r21, Z+3	; 0x03
    2730:	84 e0       	ldi	r24, 0x04	; 4
    2732:	90 e0       	ldi	r25, 0x00	; 0
    2734:	0a c0       	rjmp	.+20     	; 0x274a <vfprintf+0x200>
    2736:	f5 01       	movw	r30, r10
    2738:	80 81       	ld	r24, Z
    273a:	91 81       	ldd	r25, Z+1	; 0x01
    273c:	9c 01       	movw	r18, r24
    273e:	44 27       	eor	r20, r20
    2740:	37 fd       	sbrc	r19, 7
    2742:	40 95       	com	r20
    2744:	54 2f       	mov	r21, r20
    2746:	82 e0       	ldi	r24, 0x02	; 2
    2748:	90 e0       	ldi	r25, 0x00	; 0
    274a:	a8 0e       	add	r10, r24
    274c:	b9 1e       	adc	r11, r25
    274e:	9f e6       	ldi	r25, 0x6F	; 111
    2750:	f9 22       	and	r15, r25
    2752:	57 ff       	sbrs	r21, 7
    2754:	09 c0       	rjmp	.+18     	; 0x2768 <vfprintf+0x21e>
    2756:	50 95       	com	r21
    2758:	40 95       	com	r20
    275a:	30 95       	com	r19
    275c:	21 95       	neg	r18
    275e:	3f 4f       	sbci	r19, 0xFF	; 255
    2760:	4f 4f       	sbci	r20, 0xFF	; 255
    2762:	5f 4f       	sbci	r21, 0xFF	; 255
    2764:	e0 e8       	ldi	r30, 0x80	; 128
    2766:	fe 2a       	or	r15, r30
    2768:	ca 01       	movw	r24, r20
    276a:	b9 01       	movw	r22, r18
    276c:	a1 01       	movw	r20, r2
    276e:	2a e0       	ldi	r18, 0x0A	; 10
    2770:	30 e0       	ldi	r19, 0x00	; 0
    2772:	0e 94 dc 14 	call	0x29b8	; 0x29b8 <__ultoa_invert>
    2776:	d8 2e       	mov	r13, r24
    2778:	d2 18       	sub	r13, r2
    277a:	40 c0       	rjmp	.+128    	; 0x27fc <vfprintf+0x2b2>
    277c:	95 37       	cpi	r25, 0x75	; 117
    277e:	29 f4       	brne	.+10     	; 0x278a <vfprintf+0x240>
    2780:	1f 2d       	mov	r17, r15
    2782:	1f 7e       	andi	r17, 0xEF	; 239
    2784:	2a e0       	ldi	r18, 0x0A	; 10
    2786:	30 e0       	ldi	r19, 0x00	; 0
    2788:	1d c0       	rjmp	.+58     	; 0x27c4 <vfprintf+0x27a>
    278a:	1f 2d       	mov	r17, r15
    278c:	19 7f       	andi	r17, 0xF9	; 249
    278e:	9f 36       	cpi	r25, 0x6F	; 111
    2790:	61 f0       	breq	.+24     	; 0x27aa <vfprintf+0x260>
    2792:	90 37       	cpi	r25, 0x70	; 112
    2794:	20 f4       	brcc	.+8      	; 0x279e <vfprintf+0x254>
    2796:	98 35       	cpi	r25, 0x58	; 88
    2798:	09 f0       	breq	.+2      	; 0x279c <vfprintf+0x252>
    279a:	ac c0       	rjmp	.+344    	; 0x28f4 <vfprintf+0x3aa>
    279c:	0f c0       	rjmp	.+30     	; 0x27bc <vfprintf+0x272>
    279e:	90 37       	cpi	r25, 0x70	; 112
    27a0:	39 f0       	breq	.+14     	; 0x27b0 <vfprintf+0x266>
    27a2:	98 37       	cpi	r25, 0x78	; 120
    27a4:	09 f0       	breq	.+2      	; 0x27a8 <vfprintf+0x25e>
    27a6:	a6 c0       	rjmp	.+332    	; 0x28f4 <vfprintf+0x3aa>
    27a8:	04 c0       	rjmp	.+8      	; 0x27b2 <vfprintf+0x268>
    27aa:	28 e0       	ldi	r18, 0x08	; 8
    27ac:	30 e0       	ldi	r19, 0x00	; 0
    27ae:	0a c0       	rjmp	.+20     	; 0x27c4 <vfprintf+0x27a>
    27b0:	10 61       	ori	r17, 0x10	; 16
    27b2:	14 fd       	sbrc	r17, 4
    27b4:	14 60       	ori	r17, 0x04	; 4
    27b6:	20 e1       	ldi	r18, 0x10	; 16
    27b8:	30 e0       	ldi	r19, 0x00	; 0
    27ba:	04 c0       	rjmp	.+8      	; 0x27c4 <vfprintf+0x27a>
    27bc:	14 fd       	sbrc	r17, 4
    27be:	16 60       	ori	r17, 0x06	; 6
    27c0:	20 e1       	ldi	r18, 0x10	; 16
    27c2:	32 e0       	ldi	r19, 0x02	; 2
    27c4:	17 ff       	sbrs	r17, 7
    27c6:	08 c0       	rjmp	.+16     	; 0x27d8 <vfprintf+0x28e>
    27c8:	f5 01       	movw	r30, r10
    27ca:	60 81       	ld	r22, Z
    27cc:	71 81       	ldd	r23, Z+1	; 0x01
    27ce:	82 81       	ldd	r24, Z+2	; 0x02
    27d0:	93 81       	ldd	r25, Z+3	; 0x03
    27d2:	44 e0       	ldi	r20, 0x04	; 4
    27d4:	50 e0       	ldi	r21, 0x00	; 0
    27d6:	08 c0       	rjmp	.+16     	; 0x27e8 <vfprintf+0x29e>
    27d8:	f5 01       	movw	r30, r10
    27da:	80 81       	ld	r24, Z
    27dc:	91 81       	ldd	r25, Z+1	; 0x01
    27de:	bc 01       	movw	r22, r24
    27e0:	80 e0       	ldi	r24, 0x00	; 0
    27e2:	90 e0       	ldi	r25, 0x00	; 0
    27e4:	42 e0       	ldi	r20, 0x02	; 2
    27e6:	50 e0       	ldi	r21, 0x00	; 0
    27e8:	a4 0e       	add	r10, r20
    27ea:	b5 1e       	adc	r11, r21
    27ec:	a1 01       	movw	r20, r2
    27ee:	0e 94 dc 14 	call	0x29b8	; 0x29b8 <__ultoa_invert>
    27f2:	d8 2e       	mov	r13, r24
    27f4:	d2 18       	sub	r13, r2
    27f6:	8f e7       	ldi	r24, 0x7F	; 127
    27f8:	f8 2e       	mov	r15, r24
    27fa:	f1 22       	and	r15, r17
    27fc:	f6 fe       	sbrs	r15, 6
    27fe:	0b c0       	rjmp	.+22     	; 0x2816 <vfprintf+0x2cc>
    2800:	5e ef       	ldi	r21, 0xFE	; 254
    2802:	f5 22       	and	r15, r21
    2804:	d9 14       	cp	r13, r9
    2806:	38 f4       	brcc	.+14     	; 0x2816 <vfprintf+0x2cc>
    2808:	f4 fe       	sbrs	r15, 4
    280a:	07 c0       	rjmp	.+14     	; 0x281a <vfprintf+0x2d0>
    280c:	f2 fc       	sbrc	r15, 2
    280e:	05 c0       	rjmp	.+10     	; 0x281a <vfprintf+0x2d0>
    2810:	8f ee       	ldi	r24, 0xEF	; 239
    2812:	f8 22       	and	r15, r24
    2814:	02 c0       	rjmp	.+4      	; 0x281a <vfprintf+0x2d0>
    2816:	1d 2d       	mov	r17, r13
    2818:	01 c0       	rjmp	.+2      	; 0x281c <vfprintf+0x2d2>
    281a:	19 2d       	mov	r17, r9
    281c:	f4 fe       	sbrs	r15, 4
    281e:	0d c0       	rjmp	.+26     	; 0x283a <vfprintf+0x2f0>
    2820:	fe 01       	movw	r30, r28
    2822:	ed 0d       	add	r30, r13
    2824:	f1 1d       	adc	r31, r1
    2826:	80 81       	ld	r24, Z
    2828:	80 33       	cpi	r24, 0x30	; 48
    282a:	19 f4       	brne	.+6      	; 0x2832 <vfprintf+0x2e8>
    282c:	99 ee       	ldi	r25, 0xE9	; 233
    282e:	f9 22       	and	r15, r25
    2830:	08 c0       	rjmp	.+16     	; 0x2842 <vfprintf+0x2f8>
    2832:	1f 5f       	subi	r17, 0xFF	; 255
    2834:	f2 fe       	sbrs	r15, 2
    2836:	05 c0       	rjmp	.+10     	; 0x2842 <vfprintf+0x2f8>
    2838:	03 c0       	rjmp	.+6      	; 0x2840 <vfprintf+0x2f6>
    283a:	8f 2d       	mov	r24, r15
    283c:	86 78       	andi	r24, 0x86	; 134
    283e:	09 f0       	breq	.+2      	; 0x2842 <vfprintf+0x2f8>
    2840:	1f 5f       	subi	r17, 0xFF	; 255
    2842:	0f 2d       	mov	r16, r15
    2844:	f3 fc       	sbrc	r15, 3
    2846:	14 c0       	rjmp	.+40     	; 0x2870 <vfprintf+0x326>
    2848:	f0 fe       	sbrs	r15, 0
    284a:	0f c0       	rjmp	.+30     	; 0x286a <vfprintf+0x320>
    284c:	1e 15       	cp	r17, r14
    284e:	10 f0       	brcs	.+4      	; 0x2854 <vfprintf+0x30a>
    2850:	9d 2c       	mov	r9, r13
    2852:	0b c0       	rjmp	.+22     	; 0x286a <vfprintf+0x320>
    2854:	9d 2c       	mov	r9, r13
    2856:	9e 0c       	add	r9, r14
    2858:	91 1a       	sub	r9, r17
    285a:	1e 2d       	mov	r17, r14
    285c:	06 c0       	rjmp	.+12     	; 0x286a <vfprintf+0x320>
    285e:	80 e2       	ldi	r24, 0x20	; 32
    2860:	90 e0       	ldi	r25, 0x00	; 0
    2862:	b3 01       	movw	r22, r6
    2864:	0e 94 b0 14 	call	0x2960	; 0x2960 <fputc>
    2868:	1f 5f       	subi	r17, 0xFF	; 255
    286a:	1e 15       	cp	r17, r14
    286c:	c0 f3       	brcs	.-16     	; 0x285e <vfprintf+0x314>
    286e:	04 c0       	rjmp	.+8      	; 0x2878 <vfprintf+0x32e>
    2870:	1e 15       	cp	r17, r14
    2872:	10 f4       	brcc	.+4      	; 0x2878 <vfprintf+0x32e>
    2874:	e1 1a       	sub	r14, r17
    2876:	01 c0       	rjmp	.+2      	; 0x287a <vfprintf+0x330>
    2878:	ee 24       	eor	r14, r14
    287a:	04 ff       	sbrs	r16, 4
    287c:	0f c0       	rjmp	.+30     	; 0x289c <vfprintf+0x352>
    287e:	80 e3       	ldi	r24, 0x30	; 48
    2880:	90 e0       	ldi	r25, 0x00	; 0
    2882:	b3 01       	movw	r22, r6
    2884:	0e 94 b0 14 	call	0x2960	; 0x2960 <fputc>
    2888:	02 ff       	sbrs	r16, 2
    288a:	1d c0       	rjmp	.+58     	; 0x28c6 <vfprintf+0x37c>
    288c:	01 fd       	sbrc	r16, 1
    288e:	03 c0       	rjmp	.+6      	; 0x2896 <vfprintf+0x34c>
    2890:	88 e7       	ldi	r24, 0x78	; 120
    2892:	90 e0       	ldi	r25, 0x00	; 0
    2894:	0e c0       	rjmp	.+28     	; 0x28b2 <vfprintf+0x368>
    2896:	88 e5       	ldi	r24, 0x58	; 88
    2898:	90 e0       	ldi	r25, 0x00	; 0
    289a:	0b c0       	rjmp	.+22     	; 0x28b2 <vfprintf+0x368>
    289c:	80 2f       	mov	r24, r16
    289e:	86 78       	andi	r24, 0x86	; 134
    28a0:	91 f0       	breq	.+36     	; 0x28c6 <vfprintf+0x37c>
    28a2:	01 ff       	sbrs	r16, 1
    28a4:	02 c0       	rjmp	.+4      	; 0x28aa <vfprintf+0x360>
    28a6:	8b e2       	ldi	r24, 0x2B	; 43
    28a8:	01 c0       	rjmp	.+2      	; 0x28ac <vfprintf+0x362>
    28aa:	80 e2       	ldi	r24, 0x20	; 32
    28ac:	f7 fc       	sbrc	r15, 7
    28ae:	8d e2       	ldi	r24, 0x2D	; 45
    28b0:	90 e0       	ldi	r25, 0x00	; 0
    28b2:	b3 01       	movw	r22, r6
    28b4:	0e 94 b0 14 	call	0x2960	; 0x2960 <fputc>
    28b8:	06 c0       	rjmp	.+12     	; 0x28c6 <vfprintf+0x37c>
    28ba:	80 e3       	ldi	r24, 0x30	; 48
    28bc:	90 e0       	ldi	r25, 0x00	; 0
    28be:	b3 01       	movw	r22, r6
    28c0:	0e 94 b0 14 	call	0x2960	; 0x2960 <fputc>
    28c4:	9a 94       	dec	r9
    28c6:	d9 14       	cp	r13, r9
    28c8:	c0 f3       	brcs	.-16     	; 0x28ba <vfprintf+0x370>
    28ca:	da 94       	dec	r13
    28cc:	f1 01       	movw	r30, r2
    28ce:	ed 0d       	add	r30, r13
    28d0:	f1 1d       	adc	r31, r1
    28d2:	80 81       	ld	r24, Z
    28d4:	90 e0       	ldi	r25, 0x00	; 0
    28d6:	b3 01       	movw	r22, r6
    28d8:	0e 94 b0 14 	call	0x2960	; 0x2960 <fputc>
    28dc:	dd 20       	and	r13, r13
    28de:	a9 f7       	brne	.-22     	; 0x28ca <vfprintf+0x380>
    28e0:	06 c0       	rjmp	.+12     	; 0x28ee <vfprintf+0x3a4>
    28e2:	80 e2       	ldi	r24, 0x20	; 32
    28e4:	90 e0       	ldi	r25, 0x00	; 0
    28e6:	b3 01       	movw	r22, r6
    28e8:	0e 94 b0 14 	call	0x2960	; 0x2960 <fputc>
    28ec:	ea 94       	dec	r14
    28ee:	ee 20       	and	r14, r14
    28f0:	c1 f7       	brne	.-16     	; 0x28e2 <vfprintf+0x398>
    28f2:	43 ce       	rjmp	.-890    	; 0x257a <vfprintf+0x30>
    28f4:	f3 01       	movw	r30, r6
    28f6:	66 81       	ldd	r22, Z+6	; 0x06
    28f8:	77 81       	ldd	r23, Z+7	; 0x07
    28fa:	cb 01       	movw	r24, r22
    28fc:	2b 96       	adiw	r28, 0x0b	; 11
    28fe:	e2 e1       	ldi	r30, 0x12	; 18
    2900:	0c 94 11 12 	jmp	0x2422	; 0x2422 <__epilogue_restores__>

00002904 <__eerd_byte_m32>:
    2904:	e1 99       	sbic	0x1c, 1	; 28
    2906:	fe cf       	rjmp	.-4      	; 0x2904 <__eerd_byte_m32>
    2908:	9f bb       	out	0x1f, r25	; 31
    290a:	8e bb       	out	0x1e, r24	; 30
    290c:	e0 9a       	sbi	0x1c, 0	; 28
    290e:	99 27       	eor	r25, r25
    2910:	8d b3       	in	r24, 0x1d	; 29
    2912:	08 95       	ret

00002914 <strnlen_P>:
    2914:	fc 01       	movw	r30, r24
    2916:	05 90       	lpm	r0, Z+
    2918:	61 50       	subi	r22, 0x01	; 1
    291a:	70 40       	sbci	r23, 0x00	; 0
    291c:	01 10       	cpse	r0, r1
    291e:	d8 f7       	brcc	.-10     	; 0x2916 <strnlen_P+0x2>
    2920:	80 95       	com	r24
    2922:	90 95       	com	r25
    2924:	8e 0f       	add	r24, r30
    2926:	9f 1f       	adc	r25, r31
    2928:	08 95       	ret

0000292a <strnlen>:
    292a:	fc 01       	movw	r30, r24
    292c:	61 50       	subi	r22, 0x01	; 1
    292e:	70 40       	sbci	r23, 0x00	; 0
    2930:	01 90       	ld	r0, Z+
    2932:	01 10       	cpse	r0, r1
    2934:	d8 f7       	brcc	.-10     	; 0x292c <strnlen+0x2>
    2936:	80 95       	com	r24
    2938:	90 95       	com	r25
    293a:	8e 0f       	add	r24, r30
    293c:	9f 1f       	adc	r25, r31
    293e:	08 95       	ret

00002940 <strrev>:
    2940:	dc 01       	movw	r26, r24
    2942:	fc 01       	movw	r30, r24
    2944:	67 2f       	mov	r22, r23
    2946:	71 91       	ld	r23, Z+
    2948:	77 23       	and	r23, r23
    294a:	e1 f7       	brne	.-8      	; 0x2944 <strrev+0x4>
    294c:	32 97       	sbiw	r30, 0x02	; 2
    294e:	04 c0       	rjmp	.+8      	; 0x2958 <strrev+0x18>
    2950:	7c 91       	ld	r23, X
    2952:	6d 93       	st	X+, r22
    2954:	70 83       	st	Z, r23
    2956:	62 91       	ld	r22, -Z
    2958:	ae 17       	cp	r26, r30
    295a:	bf 07       	cpc	r27, r31
    295c:	c8 f3       	brcs	.-14     	; 0x2950 <strrev+0x10>
    295e:	08 95       	ret

00002960 <fputc>:
    2960:	0f 93       	push	r16
    2962:	1f 93       	push	r17
    2964:	cf 93       	push	r28
    2966:	df 93       	push	r29
    2968:	8c 01       	movw	r16, r24
    296a:	eb 01       	movw	r28, r22
    296c:	8b 81       	ldd	r24, Y+3	; 0x03
    296e:	81 ff       	sbrs	r24, 1
    2970:	1b c0       	rjmp	.+54     	; 0x29a8 <fputc+0x48>
    2972:	82 ff       	sbrs	r24, 2
    2974:	0d c0       	rjmp	.+26     	; 0x2990 <fputc+0x30>
    2976:	2e 81       	ldd	r18, Y+6	; 0x06
    2978:	3f 81       	ldd	r19, Y+7	; 0x07
    297a:	8c 81       	ldd	r24, Y+4	; 0x04
    297c:	9d 81       	ldd	r25, Y+5	; 0x05
    297e:	28 17       	cp	r18, r24
    2980:	39 07       	cpc	r19, r25
    2982:	64 f4       	brge	.+24     	; 0x299c <fputc+0x3c>
    2984:	e8 81       	ld	r30, Y
    2986:	f9 81       	ldd	r31, Y+1	; 0x01
    2988:	01 93       	st	Z+, r16
    298a:	f9 83       	std	Y+1, r31	; 0x01
    298c:	e8 83       	st	Y, r30
    298e:	06 c0       	rjmp	.+12     	; 0x299c <fputc+0x3c>
    2990:	e8 85       	ldd	r30, Y+8	; 0x08
    2992:	f9 85       	ldd	r31, Y+9	; 0x09
    2994:	80 2f       	mov	r24, r16
    2996:	09 95       	icall
    2998:	89 2b       	or	r24, r25
    299a:	31 f4       	brne	.+12     	; 0x29a8 <fputc+0x48>
    299c:	8e 81       	ldd	r24, Y+6	; 0x06
    299e:	9f 81       	ldd	r25, Y+7	; 0x07
    29a0:	01 96       	adiw	r24, 0x01	; 1
    29a2:	9f 83       	std	Y+7, r25	; 0x07
    29a4:	8e 83       	std	Y+6, r24	; 0x06
    29a6:	02 c0       	rjmp	.+4      	; 0x29ac <fputc+0x4c>
    29a8:	0f ef       	ldi	r16, 0xFF	; 255
    29aa:	1f ef       	ldi	r17, 0xFF	; 255
    29ac:	c8 01       	movw	r24, r16
    29ae:	df 91       	pop	r29
    29b0:	cf 91       	pop	r28
    29b2:	1f 91       	pop	r17
    29b4:	0f 91       	pop	r16
    29b6:	08 95       	ret

000029b8 <__ultoa_invert>:
    29b8:	fa 01       	movw	r30, r20
    29ba:	aa 27       	eor	r26, r26
    29bc:	28 30       	cpi	r18, 0x08	; 8
    29be:	51 f1       	breq	.+84     	; 0x2a14 <__ultoa_invert+0x5c>
    29c0:	20 31       	cpi	r18, 0x10	; 16
    29c2:	81 f1       	breq	.+96     	; 0x2a24 <__ultoa_invert+0x6c>
    29c4:	e8 94       	clt
    29c6:	6f 93       	push	r22
    29c8:	6e 7f       	andi	r22, 0xFE	; 254
    29ca:	6e 5f       	subi	r22, 0xFE	; 254
    29cc:	7f 4f       	sbci	r23, 0xFF	; 255
    29ce:	8f 4f       	sbci	r24, 0xFF	; 255
    29d0:	9f 4f       	sbci	r25, 0xFF	; 255
    29d2:	af 4f       	sbci	r26, 0xFF	; 255
    29d4:	b1 e0       	ldi	r27, 0x01	; 1
    29d6:	3e d0       	rcall	.+124    	; 0x2a54 <__ultoa_invert+0x9c>
    29d8:	b4 e0       	ldi	r27, 0x04	; 4
    29da:	3c d0       	rcall	.+120    	; 0x2a54 <__ultoa_invert+0x9c>
    29dc:	67 0f       	add	r22, r23
    29de:	78 1f       	adc	r23, r24
    29e0:	89 1f       	adc	r24, r25
    29e2:	9a 1f       	adc	r25, r26
    29e4:	a1 1d       	adc	r26, r1
    29e6:	68 0f       	add	r22, r24
    29e8:	79 1f       	adc	r23, r25
    29ea:	8a 1f       	adc	r24, r26
    29ec:	91 1d       	adc	r25, r1
    29ee:	a1 1d       	adc	r26, r1
    29f0:	6a 0f       	add	r22, r26
    29f2:	71 1d       	adc	r23, r1
    29f4:	81 1d       	adc	r24, r1
    29f6:	91 1d       	adc	r25, r1
    29f8:	a1 1d       	adc	r26, r1
    29fa:	20 d0       	rcall	.+64     	; 0x2a3c <__ultoa_invert+0x84>
    29fc:	09 f4       	brne	.+2      	; 0x2a00 <__ultoa_invert+0x48>
    29fe:	68 94       	set
    2a00:	3f 91       	pop	r19
    2a02:	2a e0       	ldi	r18, 0x0A	; 10
    2a04:	26 9f       	mul	r18, r22
    2a06:	11 24       	eor	r1, r1
    2a08:	30 19       	sub	r19, r0
    2a0a:	30 5d       	subi	r19, 0xD0	; 208
    2a0c:	31 93       	st	Z+, r19
    2a0e:	de f6       	brtc	.-74     	; 0x29c6 <__ultoa_invert+0xe>
    2a10:	cf 01       	movw	r24, r30
    2a12:	08 95       	ret
    2a14:	46 2f       	mov	r20, r22
    2a16:	47 70       	andi	r20, 0x07	; 7
    2a18:	40 5d       	subi	r20, 0xD0	; 208
    2a1a:	41 93       	st	Z+, r20
    2a1c:	b3 e0       	ldi	r27, 0x03	; 3
    2a1e:	0f d0       	rcall	.+30     	; 0x2a3e <__ultoa_invert+0x86>
    2a20:	c9 f7       	brne	.-14     	; 0x2a14 <__ultoa_invert+0x5c>
    2a22:	f6 cf       	rjmp	.-20     	; 0x2a10 <__ultoa_invert+0x58>
    2a24:	46 2f       	mov	r20, r22
    2a26:	4f 70       	andi	r20, 0x0F	; 15
    2a28:	40 5d       	subi	r20, 0xD0	; 208
    2a2a:	4a 33       	cpi	r20, 0x3A	; 58
    2a2c:	18 f0       	brcs	.+6      	; 0x2a34 <__ultoa_invert+0x7c>
    2a2e:	49 5d       	subi	r20, 0xD9	; 217
    2a30:	31 fd       	sbrc	r19, 1
    2a32:	40 52       	subi	r20, 0x20	; 32
    2a34:	41 93       	st	Z+, r20
    2a36:	02 d0       	rcall	.+4      	; 0x2a3c <__ultoa_invert+0x84>
    2a38:	a9 f7       	brne	.-22     	; 0x2a24 <__ultoa_invert+0x6c>
    2a3a:	ea cf       	rjmp	.-44     	; 0x2a10 <__ultoa_invert+0x58>
    2a3c:	b4 e0       	ldi	r27, 0x04	; 4
    2a3e:	a6 95       	lsr	r26
    2a40:	97 95       	ror	r25
    2a42:	87 95       	ror	r24
    2a44:	77 95       	ror	r23
    2a46:	67 95       	ror	r22
    2a48:	ba 95       	dec	r27
    2a4a:	c9 f7       	brne	.-14     	; 0x2a3e <__ultoa_invert+0x86>
    2a4c:	00 97       	sbiw	r24, 0x00	; 0
    2a4e:	61 05       	cpc	r22, r1
    2a50:	71 05       	cpc	r23, r1
    2a52:	08 95       	ret
    2a54:	9b 01       	movw	r18, r22
    2a56:	ac 01       	movw	r20, r24
    2a58:	0a 2e       	mov	r0, r26
    2a5a:	06 94       	lsr	r0
    2a5c:	57 95       	ror	r21
    2a5e:	47 95       	ror	r20
    2a60:	37 95       	ror	r19
    2a62:	27 95       	ror	r18
    2a64:	ba 95       	dec	r27
    2a66:	c9 f7       	brne	.-14     	; 0x2a5a <__ultoa_invert+0xa2>
    2a68:	62 0f       	add	r22, r18
    2a6a:	73 1f       	adc	r23, r19
    2a6c:	84 1f       	adc	r24, r20
    2a6e:	95 1f       	adc	r25, r21
    2a70:	a0 1d       	adc	r26, r0
    2a72:	08 95       	ret

00002a74 <__udivmodsi4>:
    2a74:	a1 e2       	ldi	r26, 0x21	; 33
    2a76:	1a 2e       	mov	r1, r26
    2a78:	aa 1b       	sub	r26, r26
    2a7a:	bb 1b       	sub	r27, r27
    2a7c:	fd 01       	movw	r30, r26
    2a7e:	0d c0       	rjmp	.+26     	; 0x2a9a <__udivmodsi4_ep>

00002a80 <__udivmodsi4_loop>:
    2a80:	aa 1f       	adc	r26, r26
    2a82:	bb 1f       	adc	r27, r27
    2a84:	ee 1f       	adc	r30, r30
    2a86:	ff 1f       	adc	r31, r31
    2a88:	a2 17       	cp	r26, r18
    2a8a:	b3 07       	cpc	r27, r19
    2a8c:	e4 07       	cpc	r30, r20
    2a8e:	f5 07       	cpc	r31, r21
    2a90:	20 f0       	brcs	.+8      	; 0x2a9a <__udivmodsi4_ep>
    2a92:	a2 1b       	sub	r26, r18
    2a94:	b3 0b       	sbc	r27, r19
    2a96:	e4 0b       	sbc	r30, r20
    2a98:	f5 0b       	sbc	r31, r21

00002a9a <__udivmodsi4_ep>:
    2a9a:	66 1f       	adc	r22, r22
    2a9c:	77 1f       	adc	r23, r23
    2a9e:	88 1f       	adc	r24, r24
    2aa0:	99 1f       	adc	r25, r25
    2aa2:	1a 94       	dec	r1
    2aa4:	69 f7       	brne	.-38     	; 0x2a80 <__udivmodsi4_loop>
    2aa6:	60 95       	com	r22
    2aa8:	70 95       	com	r23
    2aaa:	80 95       	com	r24
    2aac:	90 95       	com	r25
    2aae:	9b 01       	movw	r18, r22
    2ab0:	ac 01       	movw	r20, r24
    2ab2:	bd 01       	movw	r22, r26
    2ab4:	cf 01       	movw	r24, r30
    2ab6:	08 95       	ret

00002ab8 <_exit>:
    2ab8:	f8 94       	cli

00002aba <__stop_program>:
    2aba:	ff cf       	rjmp	.-2      	; 0x2aba <__stop_program>
