Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 41cde6c180df462fbfb18243416dd26c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_hw3a_1a_behav xil_defaultlib.test_hw3a_1a xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port z on this module [C:/Users/Administrator/hw3a_1a/hw3a_1a.srcs/sim_1/new/test_hw3a_1a.v:4]
Completed static elaboration
Starting simulation data flow analysis
ERROR: [XSIM 43-3250] File C:/Users/Administrator/hw3a_1a/hw3a_1a.srcs/sources_1/new/hw3a_1a_2.v, line 23. Unsupported named port connection association : .z(Z) where formal is alias port.
