/*
 *  CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
 * 
 *  Copyright (c) 1993 - 2021 ARM Physical IP, Inc.  All Rights Reserved.
 * 
 *  Use of this Software is subject to the terms and conditions of the
 *  applicable license agreement with ARM Physical IP, Inc.
 *  In addition, this Software is protected by patents, copyright law 
 *  and international treaties.
 * 
 *  The copyright notice(s) in this Software does not indicate actual or
 *  intended publication of this Software.
 * 
 *  Compiler Name: High Speed Single Port SRAM RVT MVT Compiler
 * 
 *  Creation Date: Tue Apr 27 11:32:14 2021
 * 
 *  Instance Options:
 *    Instance Name:                 gf12lp_1rw_lg12_w32_bit
 *    Number of Words:               4096
 *    Number of Bits:                32
 *    Multiplexer Width:             4
 *    Multi-Vt selection:            BASE
 *    Frequency <MHz>:               1
 *    Activity Factor <%>:           50
 *    Pipeline:                      off
 *    Bit-Write Mask:                on
 *    Word Partition Size:           1
 *    Write-thru:                    off
 *    Top Metal Layer:               m5-m10
 *    Power Type:                    otc
 *    Redundancy:                    off
 *    Redundant Columns:             2
 *    Redundant Rows:                0
 *    BIST MUXes:                    off
 *    Scan Only:                     off
 *    Number of slices:              2
 *    Soft Error Repair (SER):       none
 *    Power Gating:                  off
 *    Back Biasing:                  off
 *    Retention:                     on
 *    Extra Margin Adjustment:       on
 *    Advanced Test Features:        off
 *    Bus-notation:                  on
 *    Power Ground Rename:           vddpe:VDDPE,vddce:VDDCE,vsse:VSSE
 *    Name Case:                     upper
 *    Check Instance Name:           off
 *    Diodes:                        on
 *    Drive Strength:                6
 *    Site Definitions:              off
 *    Number of banks:               4
 *    Vmin Assist:                   off
 *    Library Name:                  gf12lp_1rw_lg12_w32_bit
 *    Liberty setting:               nldm
 *    End of life guardband:         0
 *    C4 Full OBS:                   off
 *    LeftRight Bank Enable:         off
 * 
 *  Compiler Versions:
 *    Memory Version:                r0p0
 *    Lang compiler Version:         4.9.3-EAC
 *    View Name:                     Liberty
 *    AMCI Version:                  2.0.14-EAC
 *    RTE Version:                   2.4.6-EAC
 *    EOS Data Routines Version:     2.3.5-EAC
 *    liberty_memcomp Version:       2.4.20-EAC
 * 
 *  Verified With:
 *    Synopsys Primetime, Cadence Encounter Timing System, Synopsys Design Compiler,
 *    Cadence RTL Compiler.
 * 
 *  Modeling Assumptions:
 *    This library contains a black box description for a memory element. At
 *    the library level, a default_max_transition constraint is set to the 
 *    maximum characterized input slew.  Each output has a max_capacitance 
 *    constraint set to the highest characterized output load.  These two 
 *    constraints force Design Compiler to synthesize circuits that operate 
 *    within the characterization space.  The user can tighten these constraints,
 *    if desired.  When writing SDF from Synopsys Design Compiler or Synopsys
 *    Primetime, use the version 3.0 or 2.1 option. This ensures the SDF will
 *    annotate to simulation models provided with this generator.
 * 
 *  Modeling Limitations:
 *    Due to limitations of the .lib format, some data reduction was necessary.
 *    When reducing data, minimum values were chosen for the fast case corner
 *    and maximum values were used for the typical and best case corners.  It
 *    is recommended that critical timing and setup and hold times be checked 
 *    at all corners.
 * 
 *  Known Bugs: N/A
 * 
 *  Known Work Arounds: N/A
 * 
*/

library(gf12lp_1rw_lg12_w32_bit_tt_nominal_0p80v_0p80v_25c) {
  delay_model         : table_lookup;
  library_features(report_delay_calculation,report_power_calculation);
  revision            : 1.1;        
  date                : "Tue Apr 27 11:32:14 2021";
  comment             :  "Copyright (c) 1993 - 2021 ARM Physical IP, Inc.  All Rights Reserved.";

  /* unit attributes */
  time_unit           : "1ns";
  voltage_unit        : "1V";
  current_unit        : "1mA";
  leakage_power_unit  : "1mW";
  nom_process         : 1;
  nom_temperature     : 25;
  nom_voltage         : 0.8;
  capacitive_load_unit(1,pf);
  pulling_resistance_unit        : "1kohm";

  /* default attributes */
  default_fanout_load            : 1.000;
  default_cell_leakage_power     : 0.000;
  default_inout_pin_cap          : 0.005;
  default_input_pin_cap          : 0.005;
  default_output_pin_cap         : 0.000;

  /* threshold definitions */
  default_leakage_power_density  : 0.000;
  slew_derate_from_library       : 0.500;
  slew_lower_threshold_pct_fall  : 30.000;
  slew_upper_threshold_pct_fall  : 70.000;
  slew_lower_threshold_pct_rise  : 30.000;
  slew_upper_threshold_pct_rise  : 70.000;
  input_threshold_pct_fall       : 50.000;
  input_threshold_pct_rise       : 50.000;
  output_threshold_pct_fall      : 50.000;
  output_threshold_pct_rise      : 50.000;

  /* k-factors */
  k_process_cell_fall            : 0.000;
  k_process_cell_leakage_power   : 0.000;
  k_process_cell_rise            : 0.000;
  k_process_fall_transition      : 0.000;
  k_process_hold_fall            : 0.000;
  k_process_hold_rise            : 0.000;
  k_process_internal_power       : 0.000;
  k_process_min_pulse_width_high : 0.000;
  k_process_min_pulse_width_low  : 0.000;
  k_process_pin_cap              : 0.000;
  k_process_recovery_fall        : 0.000;
  k_process_recovery_rise        : 0.000;
  k_process_rise_transition      : 0.000;
  k_process_setup_fall           : 0.000;
  k_process_setup_rise           : 0.000;
  k_process_wire_cap             : 0.000;
  k_process_wire_res             : 0.000;
  k_temp_cell_fall               : 0.000;
  k_temp_cell_rise               : 0.000;
  k_temp_hold_fall               : 0.000;
  k_temp_hold_rise               : 0.000;
  k_temp_min_pulse_width_high    : 0.000;
  k_temp_min_pulse_width_low     : 0.000;
  k_temp_min_period              : 0.000;
  k_temp_rise_propagation        : 0.000;
  k_temp_fall_propagation        : 0.000;
  k_temp_rise_transition         : 0.000;
  k_temp_fall_transition         : 0.000;
  k_temp_recovery_fall           : 0.000;
  k_temp_recovery_rise           : 0.000;
  k_temp_setup_fall              : 0.000;
  k_temp_setup_rise              : 0.000;
  k_volt_cell_fall               : 0.000;
  k_volt_cell_rise               : 0.000;
  k_volt_hold_fall               : 0.000;
  k_volt_hold_rise               : 0.000;
  k_volt_min_pulse_width_high    : 0.000;
  k_volt_min_pulse_width_low     : 0.000;
  k_volt_min_period              : 0.000;
  k_volt_rise_propagation        : 0.000;
  k_volt_fall_propagation        : 0.000;
  k_volt_rise_transition         : 0.000;
  k_volt_fall_transition         : 0.000;
  k_volt_recovery_fall           : 0.000;
  k_volt_recovery_rise           : 0.000;
  k_volt_setup_fall              : 0.000;
  k_volt_setup_rise              : 0.000;

  /* Additional instance information */ 
  define ("peak_current", "cell", "float");
  define ("retention_current", "cell", "float");
  define ("inrush_current", "cell", "float");

  /* templates */ 
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_bistload_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_outputload_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_bistload_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_bistload_retain_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_outputload_retain_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_bistload_retain_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_bistload_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_outputload_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_bistload_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_clockslew_setuphold_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_clockslew_setuphold_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_setuphold_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setup_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_clockslew_setup_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_clockslew_setup_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_setup_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_hold_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_clockslew_hold_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_clockslew_hold_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_hold_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_delay_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_cts1x7_inputslew_delay_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_slew_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_cts1x7_inputslew_slew_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_energy_template) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(gf12lp_1rw_lg12_w32_bit_clockslew_bistload_energy_template) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(gf12lp_1rw_lg12_w32_bit_inputslew_outputload_energy_template) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(gf12lp_1rw_lg12_w32_bit_inputslew_bistload_energy_template) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(gf12lp_1rw_lg12_w32_bit_outputload_energy_template) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(gf12lp_1rw_lg12_w32_bit_bistload_energy_template) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }

  type (gf12lp_1rw_lg12_w32_bit_Q) {
    base_type : array ;
    data_type : bit ;
    bit_width : 32;
    bit_from : 31;
    bit_to : 0 ;
    downto : true ;
  }
  type (gf12lp_1rw_lg12_w32_bit_A) {
    base_type : array ;
    data_type : bit ;
    bit_width : 12;
    bit_from : 11;
    bit_to : 0 ;
    downto : true ;
  }
  type (gf12lp_1rw_lg12_w32_bit_D) {
    base_type : array ;
    data_type : bit ;
    bit_width : 32;
    bit_from : 31;
    bit_to : 0 ;
    downto : true ;
  }
  type (gf12lp_1rw_lg12_w32_bit_WEN) {
    base_type : array ;
    data_type : bit ;
    bit_width : 32;
    bit_from : 31;
    bit_to : 0 ;
    downto : true ;
  }
  type (gf12lp_1rw_lg12_w32_bit_EMA) {
    base_type : array ;
    data_type : bit ;
    bit_width : 3;
    bit_from : 2;
    bit_to : 0 ;
    downto : true ;
  }
  type (gf12lp_1rw_lg12_w32_bit_EMAW) {
    base_type : array ;
    data_type : bit ;
    bit_width : 2;
    bit_from : 1;
    bit_to : 0 ;
    downto : true ;
  }

  /* voltage-maps */
  voltage_map (VDDPE, 0.8);
  voltage_map (VDDCE, 0.8);
  voltage_map (VSSE, 0.0);

  /* operating-conditions */
  operating_conditions(tt_nominal_0p80v_0p80v_25c) {
    process      : 1;
    temperature  : 25;
    voltage      : 0.8;
    tree_type    : balanced_tree;
  }
  default_operating_conditions : tt_nominal_0p80v_0p80v_25c;

  /* wire-loads */
  wire_load("sample") {
    resistance   : 1.6e-05;
    capacitance  : 0.0002;
    area         : 1.7;
    slope        : 500;
    fanout_length(1,500);
  }

  cell(gf12lp_1rw_lg12_w32_bit) {
    area : 16572.023040;
    dont_use : true;
    dont_touch : true;
    interface_timing : true;
    is_memory_cell : true;
    /* Peak current of all modes. */
    peak_current : 32.362512;
    /* Peak current when entering or exiting the power modes. */
    inrush_current : 9.909906;
    /* leakage current in retention mode (RET1N=0) */
    retention_current : 0.009966;
    memory() {
      type : ram;
      address_width : 12;
      word_width : 32;
    }
    pg_pin(VDDCE) {
      voltage_name : VDDCE;
      pg_type : backup_power;
      direction : inout;
    }
    pg_pin(VDDPE) {
      voltage_name : VDDPE;
      pg_type : primary_power;
      direction : inout;
    }
    pg_pin(VSSE) {
      voltage_name : VSSE;
      pg_type : primary_ground;
      direction : inout;
    }
    bus(Q) {
      bus_type : gf12lp_1rw_lg12_w32_bit_Q;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDCE + !VDDPE + VSSE";
      memory_read() {
        address : A;
      }
      max_capacitance : 0.214000;
      max_transition : 0.183200;
      timing() {
        related_pin : CLK;
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N&!CEN&GWEN&!EMA[2]&!EMA[1]&!EMA[0]";
        sdf_cond : "RET1N == 1'b1 && CEN == 1'b0 && GWEN == 1'b1 && EMA[2] == 1'b0 && \
                EMA[1] == 1'b0 && EMA[0] == 1'b0";
        cell_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.416516, 0.420669, 0.423637, 0.429433, 0.439539, 0.456572, 0.489303", \
            "0.416539, 0.420692, 0.423660, 0.429456, 0.439562, 0.456595, 0.489326", \
            "0.416688, 0.420841, 0.423809, 0.429605, 0.439711, 0.456744, 0.489475", \
            "0.418289, 0.422442, 0.425410, 0.431206, 0.441312, 0.458345, 0.491076", \
            "0.420924, 0.425077, 0.428045, 0.433841, 0.443947, 0.460980, 0.493711", \
            "0.425601, 0.429754, 0.432722, 0.438518, 0.448624, 0.465657, 0.498388", \
            "0.432217, 0.436370, 0.439338, 0.445134, 0.455240, 0.472273, 0.505004" \
          );
        }
        retaining_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.139772, 0.143870, 0.147416, 0.153705, 0.163171, 0.180597, 0.213199", \
            "0.140024, 0.144122, 0.147668, 0.153957, 0.163423, 0.180849, 0.213451", \
            "0.140398, 0.144496, 0.148042, 0.154331, 0.163797, 0.181223, 0.213825", \
            "0.141476, 0.145574, 0.149120, 0.155409, 0.164875, 0.182301, 0.214903", \
            "0.144420, 0.148518, 0.152064, 0.158353, 0.167819, 0.185245, 0.217847", \
            "0.149277, 0.153375, 0.156921, 0.163210, 0.172676, 0.190102, 0.222704", \
            "0.156431, 0.160529, 0.164075, 0.170364, 0.179830, 0.197256, 0.229858" \
          );
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701" \
          );
        }
        retain_rise_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701" \
          );
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.435590, 0.440798, 0.445441, 0.453128, 0.464187, 0.485033, 0.523262", \
            "0.436590, 0.441798, 0.446441, 0.454128, 0.465187, 0.486033, 0.524262", \
            "0.437590, 0.442798, 0.447441, 0.455128, 0.466187, 0.487033, 0.525262", \
            "0.438590, 0.443798, 0.448441, 0.456128, 0.467187, 0.488033, 0.526262", \
            "0.439730, 0.444938, 0.449581, 0.457268, 0.468327, 0.489173, 0.527402", \
            "0.444467, 0.449675, 0.454318, 0.462005, 0.473064, 0.493910, 0.532139", \
            "0.451111, 0.456319, 0.460962, 0.468649, 0.479708, 0.500554, 0.538783" \
          );
        }
        retaining_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.143422, 0.149020, 0.153546, 0.161101, 0.172327, 0.193133, 0.231589", \
            "0.143650, 0.149248, 0.153774, 0.161329, 0.172555, 0.193361, 0.231817", \
            "0.144043, 0.149641, 0.154167, 0.161722, 0.172948, 0.193754, 0.232210", \
            "0.145116, 0.150714, 0.155240, 0.162795, 0.174021, 0.194827, 0.233283", \
            "0.148059, 0.153657, 0.158183, 0.165738, 0.176964, 0.197770, 0.236226", \
            "0.152826, 0.158424, 0.162950, 0.170505, 0.181731, 0.202537, 0.240993", \
            "0.160031, 0.165629, 0.170155, 0.177710, 0.188936, 0.209742, 0.248198" \
          );
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218" \
          );
        }
        retain_fall_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N&!CEN&GWEN&!EMA[2]&!EMA[1]&EMA[0]";
        sdf_cond : "RET1N == 1'b1 && CEN == 1'b0 && GWEN == 1'b1 && EMA[2] == 1'b0 && \
                EMA[1] == 1'b0 && EMA[0] == 1'b1";
        cell_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.425298, 0.429451, 0.432419, 0.438215, 0.448321, 0.465354, 0.498085", \
            "0.425321, 0.429474, 0.432442, 0.438238, 0.448344, 0.465377, 0.498108", \
            "0.425470, 0.429623, 0.432591, 0.438387, 0.448493, 0.465526, 0.498257", \
            "0.427071, 0.431224, 0.434192, 0.439988, 0.450094, 0.467127, 0.499858", \
            "0.429706, 0.433859, 0.436827, 0.442623, 0.452729, 0.469762, 0.502493", \
            "0.434383, 0.438536, 0.441504, 0.447300, 0.457406, 0.474439, 0.507170", \
            "0.440999, 0.445152, 0.448120, 0.453916, 0.464022, 0.481055, 0.513786" \
          );
        }
        retaining_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.139772, 0.143870, 0.147416, 0.153705, 0.163171, 0.180597, 0.213199", \
            "0.140024, 0.144122, 0.147668, 0.153957, 0.163423, 0.180849, 0.213451", \
            "0.140398, 0.144496, 0.148042, 0.154331, 0.163797, 0.181223, 0.213825", \
            "0.141476, 0.145574, 0.149120, 0.155409, 0.164875, 0.182301, 0.214903", \
            "0.144420, 0.148518, 0.152064, 0.158353, 0.167819, 0.185245, 0.217847", \
            "0.149277, 0.153375, 0.156921, 0.163210, 0.172676, 0.190102, 0.222704", \
            "0.156431, 0.160529, 0.164075, 0.170364, 0.179830, 0.197256, 0.229858" \
          );
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701" \
          );
        }
        retain_rise_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701" \
          );
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.444372, 0.449580, 0.454223, 0.461910, 0.472969, 0.493815, 0.532044", \
            "0.445372, 0.450580, 0.455223, 0.462910, 0.473969, 0.494815, 0.533044", \
            "0.446372, 0.451580, 0.456223, 0.463910, 0.474969, 0.495815, 0.534044", \
            "0.447372, 0.452580, 0.457223, 0.464910, 0.475969, 0.496815, 0.535044", \
            "0.448512, 0.453720, 0.458363, 0.466050, 0.477109, 0.497955, 0.536184", \
            "0.453249, 0.458457, 0.463100, 0.470787, 0.481846, 0.502692, 0.540921", \
            "0.459893, 0.465101, 0.469744, 0.477431, 0.488490, 0.509336, 0.547565" \
          );
        }
        retaining_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.143422, 0.149020, 0.153546, 0.161101, 0.172327, 0.193133, 0.231589", \
            "0.143650, 0.149248, 0.153774, 0.161329, 0.172555, 0.193361, 0.231817", \
            "0.144043, 0.149641, 0.154167, 0.161722, 0.172948, 0.193754, 0.232210", \
            "0.145116, 0.150714, 0.155240, 0.162795, 0.174021, 0.194827, 0.233283", \
            "0.148059, 0.153657, 0.158183, 0.165738, 0.176964, 0.197770, 0.236226", \
            "0.152826, 0.158424, 0.162950, 0.170505, 0.181731, 0.202537, 0.240993", \
            "0.160031, 0.165629, 0.170155, 0.177710, 0.188936, 0.209742, 0.248198" \
          );
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218" \
          );
        }
        retain_fall_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N&!CEN&GWEN&!EMA[2]&EMA[1]&!EMA[0]";
        sdf_cond : "RET1N == 1'b1 && CEN == 1'b0 && GWEN == 1'b1 && EMA[2] == 1'b0 && \
                EMA[1] == 1'b1 && EMA[0] == 1'b0";
        cell_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.456727, 0.460880, 0.463848, 0.469644, 0.479750, 0.496783, 0.529514", \
            "0.456750, 0.460903, 0.463871, 0.469667, 0.479773, 0.496806, 0.529537", \
            "0.456899, 0.461052, 0.464020, 0.469816, 0.479922, 0.496955, 0.529686", \
            "0.458500, 0.462653, 0.465621, 0.471417, 0.481523, 0.498556, 0.531287", \
            "0.461135, 0.465288, 0.468256, 0.474052, 0.484158, 0.501191, 0.533922", \
            "0.465812, 0.469965, 0.472933, 0.478729, 0.488835, 0.505868, 0.538599", \
            "0.472428, 0.476581, 0.479549, 0.485345, 0.495451, 0.512484, 0.545215" \
          );
        }
        retaining_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.139772, 0.143870, 0.147416, 0.153705, 0.163171, 0.180597, 0.213199", \
            "0.140024, 0.144122, 0.147668, 0.153957, 0.163423, 0.180849, 0.213451", \
            "0.140398, 0.144496, 0.148042, 0.154331, 0.163797, 0.181223, 0.213825", \
            "0.141476, 0.145574, 0.149120, 0.155409, 0.164875, 0.182301, 0.214903", \
            "0.144420, 0.148518, 0.152064, 0.158353, 0.167819, 0.185245, 0.217847", \
            "0.149277, 0.153375, 0.156921, 0.163210, 0.172676, 0.190102, 0.222704", \
            "0.156431, 0.160529, 0.164075, 0.170364, 0.179830, 0.197256, 0.229858" \
          );
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701" \
          );
        }
        retain_rise_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701" \
          );
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.475799, 0.481007, 0.485650, 0.493337, 0.504396, 0.525242, 0.563471", \
            "0.476799, 0.482007, 0.486650, 0.494337, 0.505396, 0.526242, 0.564471", \
            "0.477799, 0.483007, 0.487650, 0.495337, 0.506396, 0.527242, 0.565471", \
            "0.478799, 0.484007, 0.488650, 0.496337, 0.507396, 0.528242, 0.566471", \
            "0.479939, 0.485147, 0.489790, 0.497477, 0.508536, 0.529382, 0.567611", \
            "0.484676, 0.489884, 0.494527, 0.502214, 0.513273, 0.534119, 0.572348", \
            "0.491320, 0.496528, 0.501171, 0.508858, 0.519917, 0.540763, 0.578992" \
          );
        }
        retaining_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.143422, 0.149020, 0.153546, 0.161101, 0.172327, 0.193133, 0.231589", \
            "0.143650, 0.149248, 0.153774, 0.161329, 0.172555, 0.193361, 0.231817", \
            "0.144043, 0.149641, 0.154167, 0.161722, 0.172948, 0.193754, 0.232210", \
            "0.145116, 0.150714, 0.155240, 0.162795, 0.174021, 0.194827, 0.233283", \
            "0.148059, 0.153657, 0.158183, 0.165738, 0.176964, 0.197770, 0.236226", \
            "0.152826, 0.158424, 0.162950, 0.170505, 0.181731, 0.202537, 0.240993", \
            "0.160031, 0.165629, 0.170155, 0.177710, 0.188936, 0.209742, 0.248198" \
          );
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218" \
          );
        }
        retain_fall_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N&!CEN&GWEN&!EMA[2]&EMA[1]&EMA[0]";
        sdf_cond : "RET1N == 1'b1 && CEN == 1'b0 && GWEN == 1'b1 && EMA[2] == 1'b0 && \
                EMA[1] == 1'b1 && EMA[0] == 1'b1";
        cell_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.489491, 0.493644, 0.496612, 0.502408, 0.512514, 0.529547, 0.562278", \
            "0.489514, 0.493667, 0.496635, 0.502431, 0.512537, 0.529570, 0.562301", \
            "0.489663, 0.493816, 0.496784, 0.502580, 0.512686, 0.529719, 0.562450", \
            "0.491264, 0.495417, 0.498385, 0.504181, 0.514287, 0.531320, 0.564051", \
            "0.493899, 0.498052, 0.501020, 0.506816, 0.516922, 0.533955, 0.566686", \
            "0.498576, 0.502729, 0.505697, 0.511493, 0.521599, 0.538632, 0.571363", \
            "0.505192, 0.509345, 0.512313, 0.518109, 0.528215, 0.545248, 0.577979" \
          );
        }
        retaining_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.139772, 0.143870, 0.147416, 0.153705, 0.163171, 0.180597, 0.213199", \
            "0.140024, 0.144122, 0.147668, 0.153957, 0.163423, 0.180849, 0.213451", \
            "0.140398, 0.144496, 0.148042, 0.154331, 0.163797, 0.181223, 0.213825", \
            "0.141476, 0.145574, 0.149120, 0.155409, 0.164875, 0.182301, 0.214903", \
            "0.144420, 0.148518, 0.152064, 0.158353, 0.167819, 0.185245, 0.217847", \
            "0.149277, 0.153375, 0.156921, 0.163210, 0.172676, 0.190102, 0.222704", \
            "0.156431, 0.160529, 0.164075, 0.170364, 0.179830, 0.197256, 0.229858" \
          );
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701" \
          );
        }
        retain_rise_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701" \
          );
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.508565, 0.513773, 0.518416, 0.526103, 0.537162, 0.558008, 0.596237", \
            "0.509565, 0.514773, 0.519416, 0.527103, 0.538162, 0.559008, 0.597237", \
            "0.510565, 0.515773, 0.520416, 0.528103, 0.539162, 0.560008, 0.598237", \
            "0.511565, 0.516773, 0.521416, 0.529103, 0.540162, 0.561008, 0.599237", \
            "0.512705, 0.517913, 0.522556, 0.530243, 0.541302, 0.562148, 0.600377", \
            "0.517442, 0.522650, 0.527293, 0.534980, 0.546039, 0.566885, 0.605114", \
            "0.524086, 0.529294, 0.533937, 0.541624, 0.552683, 0.573529, 0.611758" \
          );
        }
        retaining_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.143422, 0.149020, 0.153546, 0.161101, 0.172327, 0.193133, 0.231589", \
            "0.143650, 0.149248, 0.153774, 0.161329, 0.172555, 0.193361, 0.231817", \
            "0.144043, 0.149641, 0.154167, 0.161722, 0.172948, 0.193754, 0.232210", \
            "0.145116, 0.150714, 0.155240, 0.162795, 0.174021, 0.194827, 0.233283", \
            "0.148059, 0.153657, 0.158183, 0.165738, 0.176964, 0.197770, 0.236226", \
            "0.152826, 0.158424, 0.162950, 0.170505, 0.181731, 0.202537, 0.240993", \
            "0.160031, 0.165629, 0.170155, 0.177710, 0.188936, 0.209742, 0.248198" \
          );
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218" \
          );
        }
        retain_fall_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N&!CEN&GWEN&EMA[2]&!EMA[1]&!EMA[0]";
        sdf_cond : "RET1N == 1'b1 && CEN == 1'b0 && GWEN == 1'b1 && EMA[2] == 1'b1 && \
                EMA[1] == 1'b0 && EMA[0] == 1'b0";
        cell_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.573053, 0.577206, 0.580174, 0.585970, 0.596076, 0.613109, 0.645840", \
            "0.573076, 0.577229, 0.580197, 0.585993, 0.596099, 0.613132, 0.645863", \
            "0.573225, 0.577378, 0.580346, 0.586142, 0.596248, 0.613281, 0.646012", \
            "0.574826, 0.578979, 0.581947, 0.587743, 0.597849, 0.614882, 0.647613", \
            "0.577461, 0.581614, 0.584582, 0.590378, 0.600484, 0.617517, 0.650248", \
            "0.582138, 0.586291, 0.589259, 0.595055, 0.605161, 0.622194, 0.654925", \
            "0.588754, 0.592907, 0.595875, 0.601671, 0.611777, 0.628810, 0.661541" \
          );
        }
        retaining_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.139772, 0.143870, 0.147416, 0.153705, 0.163171, 0.180597, 0.213199", \
            "0.140024, 0.144122, 0.147668, 0.153957, 0.163423, 0.180849, 0.213451", \
            "0.140398, 0.144496, 0.148042, 0.154331, 0.163797, 0.181223, 0.213825", \
            "0.141476, 0.145574, 0.149120, 0.155409, 0.164875, 0.182301, 0.214903", \
            "0.144420, 0.148518, 0.152064, 0.158353, 0.167819, 0.185245, 0.217847", \
            "0.149277, 0.153375, 0.156921, 0.163210, 0.172676, 0.190102, 0.222704", \
            "0.156431, 0.160529, 0.164075, 0.170364, 0.179830, 0.197256, 0.229858" \
          );
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701" \
          );
        }
        retain_rise_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701" \
          );
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.592127, 0.597335, 0.601978, 0.609665, 0.620724, 0.641570, 0.679799", \
            "0.593127, 0.598335, 0.602978, 0.610665, 0.621724, 0.642570, 0.680799", \
            "0.594127, 0.599335, 0.603978, 0.611665, 0.622724, 0.643570, 0.681799", \
            "0.595127, 0.600335, 0.604978, 0.612665, 0.623724, 0.644570, 0.682799", \
            "0.596267, 0.601475, 0.606118, 0.613805, 0.624864, 0.645710, 0.683939", \
            "0.601004, 0.606212, 0.610855, 0.618542, 0.629601, 0.650447, 0.688676", \
            "0.607648, 0.612856, 0.617499, 0.625186, 0.636245, 0.657091, 0.695320" \
          );
        }
        retaining_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.143422, 0.149020, 0.153546, 0.161101, 0.172327, 0.193133, 0.231589", \
            "0.143650, 0.149248, 0.153774, 0.161329, 0.172555, 0.193361, 0.231817", \
            "0.144043, 0.149641, 0.154167, 0.161722, 0.172948, 0.193754, 0.232210", \
            "0.145116, 0.150714, 0.155240, 0.162795, 0.174021, 0.194827, 0.233283", \
            "0.148059, 0.153657, 0.158183, 0.165738, 0.176964, 0.197770, 0.236226", \
            "0.152826, 0.158424, 0.162950, 0.170505, 0.181731, 0.202537, 0.240993", \
            "0.160031, 0.165629, 0.170155, 0.177710, 0.188936, 0.209742, 0.248198" \
          );
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218" \
          );
        }
        retain_fall_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N&!CEN&GWEN&EMA[2]&!EMA[1]&EMA[0]";
        sdf_cond : "RET1N == 1'b1 && CEN == 1'b0 && GWEN == 1'b1 && EMA[2] == 1'b1 && \
                EMA[1] == 1'b0 && EMA[0] == 1'b1";
        cell_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.636738, 0.640891, 0.643859, 0.649655, 0.659761, 0.676794, 0.709525", \
            "0.636761, 0.640914, 0.643882, 0.649678, 0.659784, 0.676817, 0.709548", \
            "0.636910, 0.641063, 0.644031, 0.649827, 0.659933, 0.676966, 0.709697", \
            "0.638511, 0.642664, 0.645632, 0.651428, 0.661534, 0.678567, 0.711298", \
            "0.641146, 0.645299, 0.648267, 0.654063, 0.664169, 0.681202, 0.713933", \
            "0.645823, 0.649976, 0.652944, 0.658740, 0.668846, 0.685879, 0.718610", \
            "0.652439, 0.656592, 0.659560, 0.665356, 0.675462, 0.692495, 0.725226" \
          );
        }
        retaining_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.139772, 0.143870, 0.147416, 0.153705, 0.163171, 0.180597, 0.213199", \
            "0.140024, 0.144122, 0.147668, 0.153957, 0.163423, 0.180849, 0.213451", \
            "0.140398, 0.144496, 0.148042, 0.154331, 0.163797, 0.181223, 0.213825", \
            "0.141476, 0.145574, 0.149120, 0.155409, 0.164875, 0.182301, 0.214903", \
            "0.144420, 0.148518, 0.152064, 0.158353, 0.167819, 0.185245, 0.217847", \
            "0.149277, 0.153375, 0.156921, 0.163210, 0.172676, 0.190102, 0.222704", \
            "0.156431, 0.160529, 0.164075, 0.170364, 0.179830, 0.197256, 0.229858" \
          );
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701" \
          );
        }
        retain_rise_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701" \
          );
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.655812, 0.661020, 0.665663, 0.673350, 0.684409, 0.705255, 0.743484", \
            "0.656812, 0.662020, 0.666663, 0.674350, 0.685409, 0.706255, 0.744484", \
            "0.657812, 0.663020, 0.667663, 0.675350, 0.686409, 0.707255, 0.745484", \
            "0.658812, 0.664020, 0.668663, 0.676350, 0.687409, 0.708255, 0.746484", \
            "0.659952, 0.665160, 0.669803, 0.677490, 0.688549, 0.709395, 0.747624", \
            "0.664689, 0.669897, 0.674540, 0.682227, 0.693286, 0.714132, 0.752361", \
            "0.671333, 0.676541, 0.681184, 0.688871, 0.699930, 0.720776, 0.759005" \
          );
        }
        retaining_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.143422, 0.149020, 0.153546, 0.161101, 0.172327, 0.193133, 0.231589", \
            "0.143650, 0.149248, 0.153774, 0.161329, 0.172555, 0.193361, 0.231817", \
            "0.144043, 0.149641, 0.154167, 0.161722, 0.172948, 0.193754, 0.232210", \
            "0.145116, 0.150714, 0.155240, 0.162795, 0.174021, 0.194827, 0.233283", \
            "0.148059, 0.153657, 0.158183, 0.165738, 0.176964, 0.197770, 0.236226", \
            "0.152826, 0.158424, 0.162950, 0.170505, 0.181731, 0.202537, 0.240993", \
            "0.160031, 0.165629, 0.170155, 0.177710, 0.188936, 0.209742, 0.248198" \
          );
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218" \
          );
        }
        retain_fall_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N&!CEN&GWEN&EMA[2]&EMA[1]&!EMA[0]";
        sdf_cond : "RET1N == 1'b1 && CEN == 1'b0 && GWEN == 1'b1 && EMA[2] == 1'b1 && \
                EMA[1] == 1'b1 && EMA[0] == 1'b0";
        cell_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.666030, 0.670183, 0.673151, 0.678947, 0.689053, 0.706086, 0.738817", \
            "0.666053, 0.670206, 0.673174, 0.678970, 0.689076, 0.706109, 0.738840", \
            "0.666202, 0.670355, 0.673323, 0.679119, 0.689225, 0.706258, 0.738989", \
            "0.667803, 0.671956, 0.674924, 0.680720, 0.690826, 0.707859, 0.740590", \
            "0.670438, 0.674591, 0.677559, 0.683355, 0.693461, 0.710494, 0.743225", \
            "0.675115, 0.679268, 0.682236, 0.688032, 0.698138, 0.715171, 0.747902", \
            "0.681731, 0.685884, 0.688852, 0.694648, 0.704754, 0.721787, 0.754518" \
          );
        }
        retaining_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.139772, 0.143870, 0.147416, 0.153705, 0.163171, 0.180597, 0.213199", \
            "0.140024, 0.144122, 0.147668, 0.153957, 0.163423, 0.180849, 0.213451", \
            "0.140398, 0.144496, 0.148042, 0.154331, 0.163797, 0.181223, 0.213825", \
            "0.141476, 0.145574, 0.149120, 0.155409, 0.164875, 0.182301, 0.214903", \
            "0.144420, 0.148518, 0.152064, 0.158353, 0.167819, 0.185245, 0.217847", \
            "0.149277, 0.153375, 0.156921, 0.163210, 0.172676, 0.190102, 0.222704", \
            "0.156431, 0.160529, 0.164075, 0.170364, 0.179830, 0.197256, 0.229858" \
          );
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701" \
          );
        }
        retain_rise_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701" \
          );
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.685104, 0.690312, 0.694955, 0.702642, 0.713701, 0.734547, 0.772776", \
            "0.686104, 0.691312, 0.695955, 0.703642, 0.714701, 0.735547, 0.773776", \
            "0.687104, 0.692312, 0.696955, 0.704642, 0.715701, 0.736547, 0.774776", \
            "0.688104, 0.693312, 0.697955, 0.705642, 0.716701, 0.737547, 0.775776", \
            "0.689244, 0.694452, 0.699095, 0.706782, 0.717841, 0.738687, 0.776916", \
            "0.693981, 0.699189, 0.703832, 0.711519, 0.722578, 0.743424, 0.781653", \
            "0.700625, 0.705833, 0.710476, 0.718163, 0.729222, 0.750068, 0.788297" \
          );
        }
        retaining_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.143422, 0.149020, 0.153546, 0.161101, 0.172327, 0.193133, 0.231589", \
            "0.143650, 0.149248, 0.153774, 0.161329, 0.172555, 0.193361, 0.231817", \
            "0.144043, 0.149641, 0.154167, 0.161722, 0.172948, 0.193754, 0.232210", \
            "0.145116, 0.150714, 0.155240, 0.162795, 0.174021, 0.194827, 0.233283", \
            "0.148059, 0.153657, 0.158183, 0.165738, 0.176964, 0.197770, 0.236226", \
            "0.152826, 0.158424, 0.162950, 0.170505, 0.181731, 0.202537, 0.240993", \
            "0.160031, 0.165629, 0.170155, 0.177710, 0.188936, 0.209742, 0.248198" \
          );
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218" \
          );
        }
        retain_fall_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N&!CEN&GWEN&EMA[2]&EMA[1]&EMA[0]";
        sdf_cond : "RET1N == 1'b1 && CEN == 1'b0 && GWEN == 1'b1 && EMA[2] == 1'b1 && \
                EMA[1] == 1'b1 && EMA[0] == 1'b1";
        cell_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.728538, 0.732691, 0.735659, 0.741455, 0.751561, 0.768594, 0.801325", \
            "0.728561, 0.732714, 0.735682, 0.741478, 0.751584, 0.768617, 0.801348", \
            "0.728710, 0.732863, 0.735831, 0.741627, 0.751733, 0.768766, 0.801497", \
            "0.730311, 0.734464, 0.737432, 0.743228, 0.753334, 0.770367, 0.803098", \
            "0.732946, 0.737099, 0.740067, 0.745863, 0.755969, 0.773002, 0.805733", \
            "0.737623, 0.741776, 0.744744, 0.750540, 0.760646, 0.777679, 0.810410", \
            "0.744239, 0.748392, 0.751360, 0.757156, 0.767262, 0.784295, 0.817026" \
          );
        }
        retaining_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.139772, 0.143870, 0.147416, 0.153705, 0.163171, 0.180597, 0.213199", \
            "0.140024, 0.144122, 0.147668, 0.153957, 0.163423, 0.180849, 0.213451", \
            "0.140398, 0.144496, 0.148042, 0.154331, 0.163797, 0.181223, 0.213825", \
            "0.141476, 0.145574, 0.149120, 0.155409, 0.164875, 0.182301, 0.214903", \
            "0.144420, 0.148518, 0.152064, 0.158353, 0.167819, 0.185245, 0.217847", \
            "0.149277, 0.153375, 0.156921, 0.163210, 0.172676, 0.190102, 0.222704", \
            "0.156431, 0.160529, 0.164075, 0.170364, 0.179830, 0.197256, 0.229858" \
          );
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701" \
          );
        }
        retain_rise_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701", \
            "0.014083, 0.020667, 0.028657, 0.044614, 0.074200, 0.135555, 0.261701" \
          );
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.747612, 0.752820, 0.757463, 0.765150, 0.776209, 0.797055, 0.835284", \
            "0.748612, 0.753820, 0.758463, 0.766150, 0.777209, 0.798055, 0.836284", \
            "0.749612, 0.754820, 0.759463, 0.767150, 0.778209, 0.799055, 0.837284", \
            "0.750612, 0.755820, 0.760463, 0.768150, 0.779209, 0.800055, 0.838284", \
            "0.751752, 0.756960, 0.761603, 0.769290, 0.780349, 0.801195, 0.839424", \
            "0.756489, 0.761697, 0.766340, 0.774027, 0.785086, 0.805932, 0.844161", \
            "0.763133, 0.768341, 0.772984, 0.780671, 0.791730, 0.812576, 0.850805" \
          );
        }
        retaining_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.143422, 0.149020, 0.153546, 0.161101, 0.172327, 0.193133, 0.231589", \
            "0.143650, 0.149248, 0.153774, 0.161329, 0.172555, 0.193361, 0.231817", \
            "0.144043, 0.149641, 0.154167, 0.161722, 0.172948, 0.193754, 0.232210", \
            "0.145116, 0.150714, 0.155240, 0.162795, 0.174021, 0.194827, 0.233283", \
            "0.148059, 0.153657, 0.158183, 0.165738, 0.176964, 0.197770, 0.236226", \
            "0.152826, 0.158424, 0.162950, 0.170505, 0.181731, 0.202537, 0.240993", \
            "0.160031, 0.165629, 0.170155, 0.177710, 0.188936, 0.209742, 0.248198" \
          );
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218" \
          );
        }
        retain_fall_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218", \
            "0.011286, 0.016724, 0.022976, 0.036261, 0.061461, 0.112971, 0.216218" \
          );
        }
      }
      internal_power() {
        related_pin : CLK;
        related_pg_pin : "VDDPE";
        when : "RET1N&!CEN&GWEN";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.024475, 0.024499, 0.024524, 0.024548, 0.024573, 0.024597, 0.024622", \
            "0.024499, 0.024524, 0.024548, 0.024573, 0.024597, 0.024622, 0.024646", \
            "0.024524, 0.024548, 0.024573, 0.024597, 0.024622, 0.024646, 0.024671", \
            "0.024548, 0.024573, 0.024597, 0.024622, 0.024646, 0.024671, 0.024696", \
            "0.024573, 0.024597, 0.024622, 0.024646, 0.024671, 0.024696, 0.024720", \
            "0.024597, 0.024622, 0.024646, 0.024671, 0.024696, 0.024720, 0.024745", \
            "0.024622, 0.024646, 0.024671, 0.024696, 0.024720, 0.024745, 0.024770" \
          );
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.034264, 0.034299, 0.034333, 0.034367, 0.034402, 0.034436, 0.034470", \
            "0.034299, 0.034333, 0.034367, 0.034402, 0.034436, 0.034470, 0.034505", \
            "0.034333, 0.034367, 0.034402, 0.034436, 0.034470, 0.034505, 0.034539", \
            "0.034367, 0.034402, 0.034436, 0.034470, 0.034505, 0.034539, 0.034574", \
            "0.034402, 0.034436, 0.034470, 0.034505, 0.034539, 0.034574, 0.034609", \
            "0.034436, 0.034470, 0.034505, 0.034539, 0.034574, 0.034609, 0.034643", \
            "0.034470, 0.034505, 0.034539, 0.034574, 0.034609, 0.034643, 0.034678" \
          );
        }
      }
    }
    pin(CLK) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.010737;
      clock : true;
      max_transition : 0.076334;
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&!EMA[2]&!EMA[1]&!EMA[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.142792, 0.142934, 0.143077, 0.143220, 0.143364, 0.143507, 0.143650");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&!EMA[2]&!EMA[1]&!EMA[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("3.402712, 3.406115, 3.409521, 3.412931, 3.416344, 3.419760, 3.423179");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&!EMA[2]&!EMA[1]&EMA[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.180632, 0.180812, 0.180993, 0.181174, 0.181355, 0.181536, 0.181718");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&!EMA[2]&!EMA[1]&EMA[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("3.447967, 3.451414, 3.454866, 3.458321, 3.461779, 3.465240, 3.468706");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&!EMA[2]&EMA[1]&!EMA[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.181270, 0.181451, 0.181633, 0.181814, 0.181996, 0.182178, 0.182360");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&!EMA[2]&EMA[1]&!EMA[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("3.618691, 3.622308, 3.625931, 3.629557, 3.633187, 3.636820, 3.640456");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&!EMA[2]&EMA[1]&EMA[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.181670, 0.181851, 0.182033, 0.182215, 0.182397, 0.182580, 0.182762");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&!EMA[2]&EMA[1]&EMA[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("3.759925, 3.763685, 3.767449, 3.771216, 3.774986, 3.778763, 3.782541");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&EMA[2]&!EMA[1]&!EMA[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.182380, 0.182562, 0.182745, 0.182928, 0.183111, 0.183294, 0.183477");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&EMA[2]&!EMA[1]&!EMA[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("4.015190, 4.019207, 4.023225, 4.027249, 4.031276, 4.035307, 4.039342");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&EMA[2]&!EMA[1]&EMA[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.184204, 0.184389, 0.184573, 0.184758, 0.184942, 0.185127, 0.185312");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&EMA[2]&!EMA[1]&EMA[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("4.190860, 4.195050, 4.199245, 4.203445, 4.207648, 4.211856, 4.216067");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&EMA[2]&EMA[1]&!EMA[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.184223, 0.184407, 0.184591, 0.184776, 0.184961, 0.185146, 0.185331");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&EMA[2]&EMA[1]&!EMA[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("4.215172, 4.219387, 4.223607, 4.227831, 4.232058, 4.236290, 4.240526");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&EMA[2]&EMA[1]&EMA[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.186293, 0.186479, 0.186665, 0.186852, 0.187039, 0.187226, 0.187413");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&EMA[2]&EMA[1]&EMA[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("4.330183, 4.334514, 4.338848, 4.343187, 4.347530, 4.351877, 4.356228");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.198871, 0.199070, 0.199269, 0.199468, 0.199667, 0.199867, 0.200067");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("4.016681, 4.020698, 4.024718, 4.028744, 4.032771, 4.036804, 4.040841");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.236709, 0.236946, 0.237183, 0.237420, 0.237657, 0.237895, 0.238133");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("4.440583, 4.445024, 4.449468, 4.453918, 4.458372, 4.462831, 4.467294");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.247904, 0.248152, 0.248400, 0.248648, 0.248897, 0.249146, 0.249395");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("4.486136, 4.490621, 4.495112, 4.499607, 4.504107, 4.508611, 4.513120");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.248886, 0.249135, 0.249384, 0.249634, 0.249884, 0.250133, 0.250384");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("4.656603, 4.661260, 4.665921, 4.670588, 4.675259, 4.679933, 4.684612");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.248986, 0.249235, 0.249484, 0.249734, 0.249984, 0.250233, 0.250484");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("4.797882, 4.802680, 4.807482, 4.812291, 4.817102, 4.821920, 4.826742");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.249693, 0.249943, 0.250193, 0.250443, 0.250693, 0.250944, 0.251195");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("5.053183, 5.058236, 5.063295, 5.068358, 5.073426, 5.078500, 5.083578");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.251557, 0.251808, 0.252060, 0.252312, 0.252565, 0.252817, 0.253070");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("5.228887, 5.234115, 5.239349, 5.244589, 5.249834, 5.255084, 5.260339");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.251959, 0.252211, 0.252463, 0.252715, 0.252968, 0.253221, 0.253474");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("5.253529, 5.258782, 5.264041, 5.269305, 5.274575, 5.279848, 5.285128");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.209991, 0.210201, 0.210412, 0.210622, 0.210833, 0.211044, 0.211255");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("4.031464, 4.035495, 4.039530, 4.043570, 4.047613, 4.051661, 4.055712");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.247830, 0.248078, 0.248326, 0.248574, 0.248822, 0.249071, 0.249320");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("4.441027, 4.445468, 4.449914, 4.454364, 4.458818, 4.463277, 4.467739");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.248507, 0.248755, 0.249004, 0.249253, 0.249502, 0.249752, 0.250002");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("4.486584, 4.491070, 4.495561, 4.500057, 4.504557, 4.509061, 4.513570");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.248911, 0.249160, 0.249409, 0.249659, 0.249909, 0.250158, 0.250409");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("4.657070, 4.661726, 4.666387, 4.671054, 4.675725, 4.680401, 4.685082");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.249618, 0.249868, 0.250117, 0.250368, 0.250618, 0.250869, 0.251119");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("4.798362, 4.803160, 4.807964, 4.812771, 4.817584, 4.822401, 4.827225");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.251481, 0.251733, 0.251985, 0.252237, 0.252489, 0.252741, 0.252994");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("5.053689, 5.058742, 5.063801, 5.068865, 5.073934, 5.079008, 5.084087");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.251582, 0.251834, 0.252085, 0.252338, 0.252590, 0.252842, 0.253095");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("5.229409, 5.234639, 5.239874, 5.245115, 5.250359, 5.255609, 5.260865");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.253492, 0.253745, 0.253999, 0.254253, 0.254507, 0.254762, 0.255017");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("5.254054, 5.259308, 5.264567, 5.269833, 5.275102, 5.280376, 5.285657");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.210012, 0.210222, 0.210433, 0.210643, 0.210854, 0.211065, 0.211276");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("4.439695, 4.444134, 4.448579, 4.453027, 4.457480, 4.461937, 4.466400");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.247854, 0.248102, 0.248350, 0.248599, 0.248847, 0.249096, 0.249345");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("4.485237, 4.489723, 4.494213, 4.498707, 4.503207, 4.507709, 4.512218");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.248532, 0.248780, 0.249029, 0.249278, 0.249527, 0.249777, 0.250027");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("4.655673, 4.660327, 4.664989, 4.669654, 4.674323, 4.678997, 4.683677");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.248936, 0.249185, 0.249434, 0.249684, 0.249933, 0.250183, 0.250434");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("4.796923, 4.801720, 4.806522, 4.811327, 4.816140, 4.820956, 4.825776");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.249643, 0.249893, 0.250143, 0.250393, 0.250643, 0.250894, 0.251145");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("5.052173, 5.057226, 5.062282, 5.067344, 5.072412, 5.077485, 5.082562");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.251507, 0.251758, 0.252010, 0.252262, 0.252514, 0.252767, 0.253019");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("5.227842, 5.233069, 5.238303, 5.243541, 5.248784, 5.254034, 5.259287");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.251607, 0.251859, 0.252111, 0.252363, 0.252615, 0.252868, 0.253121");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("5.252478, 5.257730, 5.262989, 5.268251, 5.273519, 5.278794, 5.284072");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.253517, 0.253771, 0.254025, 0.254279, 0.254533, 0.254787, 0.255042");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("5.367166, 5.372533, 5.377905, 5.383283, 5.388666, 5.394055, 5.399449");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.210033, 0.210243, 0.210454, 0.210664, 0.210875, 0.211086, 0.211297");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("4.440139, 4.444579, 4.449024, 4.453472, 4.457926, 4.462384, 4.466846");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.247879, 0.248127, 0.248375, 0.248624, 0.248872, 0.249121, 0.249370");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("4.485687, 4.490173, 4.494662, 4.499157, 4.503657, 4.508160, 4.512668");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.248557, 0.248805, 0.249054, 0.249303, 0.249552, 0.249802, 0.250052");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("4.656137, 4.660793, 4.665455, 4.670121, 4.674791, 4.679465, 4.684144");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.248961, 0.249210, 0.249459, 0.249709, 0.249958, 0.250208, 0.250459");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("4.797402, 4.802200, 4.807002, 4.811809, 4.816620, 4.821438, 4.826259");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.249668, 0.249918, 0.250168, 0.250418, 0.250668, 0.250919, 0.251170");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("5.052679, 5.057730, 5.062789, 5.067851, 5.072920, 5.077992, 5.083071");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.251532, 0.251783, 0.252035, 0.252287, 0.252539, 0.252792, 0.253045");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("5.228365, 5.233593, 5.238825, 5.244065, 5.249309, 5.254558, 5.259813");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.251632, 0.251884, 0.252136, 0.252388, 0.252640, 0.252893, 0.253146");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("5.253004, 5.258255, 5.263514, 5.268778, 5.274046, 5.279321, 5.284601");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.253543, 0.253796, 0.254050, 0.254304, 0.254558, 0.254813, 0.255068");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("5.367702, 5.373070, 5.378442, 5.383821, 5.389205, 5.394594, 5.399989");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.066974, 0.067041, 0.067108, 0.067175, 0.067242, 0.067309, 0.067377");
        }
      }
      /* Internal energy table for ds mode */
      internal_power() {
        when : "RET1N&CEN";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for ds mode */
      internal_power() {
        when : "RET1N&CEN";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.025830, 0.025855, 0.025881, 0.025907, 0.025933, 0.025959, 0.025985");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.042428, 0.042471, 0.042513, 0.042556, 0.042598, 0.042641, 0.042683");
        }
      }
      /* Internal energy table for precharge mode */
      internal_power() {
        when : "!RET1N";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for precharge mode */
      internal_power() {
        when : "!RET1N";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.025830, 0.025855, 0.025881, 0.025907, 0.025933, 0.025959, 0.025985");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.042428, 0.042471, 0.042513, 0.042556, 0.042598, 0.042641, 0.042683");
        }
      }
      minimum_period() {
        constraint : 0.492306;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq0aEMAW1eq0aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.500916;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq1aEMAW1eq0aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.531728;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq0aEMAW1eq0aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.563850;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq1aEMAW1eq0aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.647412;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq0aEMAW1eq0aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.711097;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq1aEMAW1eq0aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.740389;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq0aEMAW1eq0aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.802897;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq1aEMAW1eq0aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.501497;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq0aEMAW1eq0aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.510107;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq1aEMAW1eq0aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.540919;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq0aEMAW1eq0aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.573041;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq1aEMAW1eq0aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.656603;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq0aEMAW1eq0aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.720288;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq1aEMAW1eq0aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.749580;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq0aEMAW1eq0aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.812088;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq1aEMAW1eq0aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.726316;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq0aEMAW1eq1aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.734926;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq1aEMAW1eq1aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.765738;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq0aEMAW1eq1aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.797860;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq1aEMAW1eq1aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.881422;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq0aEMAW1eq1aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.945107;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq1aEMAW1eq1aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.974399;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq0aEMAW1eq1aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 1.036907;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq1aEMAW1eq1aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.736086;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq0aEMAW1eq1aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.744696;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq1aEMAW1eq1aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.775508;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq0aEMAW1eq1aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.807630;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&EMA[0]&EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq1aEMAW1eq1aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.891192;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq0aEMAW1eq1aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.954877;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq1aEMAW1eq1aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.984169;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq0aEMAW1eq1aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 1.046677;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&EMA[0]&EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq1aEMAW1eq1aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.525684;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq0aEMAW1eq0aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.534294;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq1aEMAW1eq0aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.565106;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq0aEMAW1eq0aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.597228;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq1aEMAW1eq0aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.680790;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq0aEMAW1eq0aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.744475;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq1aEMAW1eq0aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.773767;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq0aEMAW1eq0aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.836275;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq1aEMAW1eq0aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.525684;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq0aEMAW1eq0aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.534294;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq1aEMAW1eq0aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.565106;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq0aEMAW1eq0aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.597228;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq1aEMAW1eq0aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.680790;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq0aEMAW1eq0aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.744475;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq1aEMAW1eq0aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.773767;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq0aEMAW1eq0aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.836275;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq1aEMAW1eq0aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.726316;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq0aEMAW1eq1aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.734926;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq1aEMAW1eq1aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.765738;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq0aEMAW1eq1aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.797860;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq1aEMAW1eq1aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.881422;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq0aEMAW1eq1aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.945107;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq1aEMAW1eq1aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.974399;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq0aEMAW1eq1aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 1.036907;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq1aEMAW1eq1aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.736086;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq0aEMAW1eq1aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.744696;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq1aEMAW1eq1aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.775508;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq0aEMAW1eq1aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.807630;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&EMA[0]&EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq1aEMAW1eq1aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.891192;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq0aEMAW1eq1aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.954877;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq1aEMAW1eq1aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.984169;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq0aEMAW1eq1aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 1.046677;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&EMA[0]&EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq1aEMAW1eq1aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 2.093354;
        when : "STOV&RET1N";
        sdf_cond : "STOVeq1aRET1Neq1";
      }
      min_pulse_width() {
        constraint_high : 0.159649;
        constraint_low : 0.162705;
        when : "!STOV&RET1N&!CEN";
        sdf_cond : "STOVeq0aRET1Neq1aCENeq0";
      }
      min_pulse_width() {
        constraint_high : 1.046677;
        constraint_low : 1.046677;
        when : "STOV&RET1N&!CEN";
        sdf_cond : "STOVeq1aRET1Neq1aCENeq0";
      }
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_delay_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.140169, 0.140225, 0.140657, 0.141732, 0.144565, 0.149272, 0.156392");
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.004994, 0.005994, 0.006994, 0.007994, 0.008994, 0.009994, 0.010994");
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_delay_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.140169, 0.140225, 0.140657, 0.141732, 0.144565, 0.149272, 0.156392");
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.005925, 0.006925, 0.007925, 0.008925, 0.009925, 0.010925, 0.011925");
        }
      }
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : negative_unate;
        cell_fall(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_delay_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.140169, 0.140225, 0.140657, 0.141732, 0.144565, 0.149272, 0.156392");
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.005925, 0.006925, 0.007925, 0.008925, 0.009925, 0.010925, 0.011925");
        }
        cell_rise(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_delay_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.140169, 0.140225, 0.140657, 0.141732, 0.144565, 0.149272, 0.156392");
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.004994, 0.005994, 0.006994, 0.007994, 0.008994, 0.009994, 0.010994");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_delay_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.194861, 0.194855, 0.195408, 0.196440, 0.199441, 0.204088, 0.211110");
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.004994, 0.005994, 0.006994, 0.007994, 0.008994, 0.009994, 0.010994");
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_delay_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.194861, 0.194855, 0.195408, 0.196440, 0.199441, 0.204088, 0.211110");
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.005925, 0.006925, 0.007925, 0.008925, 0.009925, 0.010925, 0.011925");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : negative_unate;
        cell_fall(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_delay_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.194861, 0.194855, 0.195408, 0.196440, 0.199441, 0.204088, 0.211110");
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.005925, 0.006925, 0.007925, 0.008925, 0.009925, 0.010925, 0.011925");
        }
        cell_rise(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_delay_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.194861, 0.194855, 0.195408, 0.196440, 0.199441, 0.204088, 0.211110");
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_slew_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          values ("0.004994, 0.005994, 0.006994, 0.007994, 0.008994, 0.009994, 0.010994");
        }
      }
    }
    pin(CEN) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.006385;
      max_transition : 0.152667;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.095036, 0.095350, 0.096213, 0.098560, 0.104031, 0.112698, 0.124872", \
            "0.094911, 0.095225, 0.096088, 0.098435, 0.103906, 0.112573, 0.124747", \
            "0.094597, 0.094911, 0.095774, 0.098121, 0.103592, 0.112259, 0.124433", \
            "0.093385, 0.093699, 0.094562, 0.096909, 0.102380, 0.111047, 0.123221", \
            "0.090645, 0.090959, 0.091822, 0.094169, 0.099640, 0.108307, 0.120481", \
            "0.086294, 0.086608, 0.087471, 0.089818, 0.095289, 0.103956, 0.116130", \
            "0.079511, 0.079825, 0.080688, 0.083036, 0.088506, 0.097173, 0.109347" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.085704, 0.085972, 0.086838, 0.089518, 0.093768, 0.100492, 0.108824", \
            "0.085529, 0.085798, 0.086664, 0.089344, 0.093594, 0.100318, 0.108650", \
            "0.085184, 0.085453, 0.086318, 0.088998, 0.093248, 0.099972, 0.108304", \
            "0.083933, 0.084201, 0.085067, 0.087747, 0.091997, 0.098721, 0.107053", \
            "0.081276, 0.081545, 0.082410, 0.085090, 0.089341, 0.096065, 0.104396", \
            "0.076554, 0.076823, 0.077688, 0.080368, 0.084618, 0.091343, 0.099674", \
            "0.069483, 0.069752, 0.070617, 0.073298, 0.077548, 0.084272, 0.092604" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.075040, 0.074763, 0.073919, 0.071465, 0.066026, 0.057687, 0.045572", \
            "0.075132, 0.074856, 0.074012, 0.071558, 0.066118, 0.057779, 0.045664", \
            "0.075550, 0.075274, 0.074430, 0.071976, 0.066537, 0.058197, 0.046082", \
            "0.076714, 0.076437, 0.075593, 0.073139, 0.067700, 0.059361, 0.047245", \
            "0.079402, 0.079126, 0.078282, 0.075828, 0.070388, 0.062049, 0.049934", \
            "0.084132, 0.083855, 0.083011, 0.080557, 0.075118, 0.066779, 0.054663", \
            "0.091447, 0.091171, 0.090327, 0.087873, 0.082434, 0.074094, 0.061979" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.086851, 0.086523, 0.085608, 0.083243, 0.078389, 0.071915, 0.063291", \
            "0.086979, 0.086651, 0.085736, 0.083371, 0.078517, 0.072043, 0.063419", \
            "0.087453, 0.087125, 0.086210, 0.083845, 0.078991, 0.072517, 0.063893", \
            "0.088510, 0.088182, 0.087267, 0.084902, 0.080048, 0.073574, 0.064950", \
            "0.091225, 0.090896, 0.089981, 0.087617, 0.082763, 0.076288, 0.067664", \
            "0.095979, 0.095650, 0.094735, 0.092371, 0.087517, 0.081042, 0.072418", \
            "0.103281, 0.102953, 0.102038, 0.099673, 0.094819, 0.088345, 0.079721" \
          );
        }
      }
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_setup_template) {
          index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_hold_template) {
          index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.543122, 0.543004, 0.541757, 0.539140, 0.533770, 0.525499, 0.514412", \
            "0.543558, 0.543439, 0.542193, 0.539576, 0.534206, 0.525934, 0.514847", \
            "0.543806, 0.543688, 0.542441, 0.539824, 0.534454, 0.526183, 0.515096", \
            "0.544901, 0.544783, 0.543536, 0.540919, 0.535549, 0.527278, 0.516191", \
            "0.547603, 0.547485, 0.546238, 0.543621, 0.538251, 0.529979, 0.518892", \
            "0.552530, 0.552412, 0.551165, 0.548548, 0.543178, 0.534906, 0.523820", \
            "0.559487, 0.559369, 0.558122, 0.555505, 0.550135, 0.541864, 0.530777" \
          );
        }
      }
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_setup_template) {
          index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_hold_template) {
          index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "1.129684, 1.129462, 1.128073, 1.125229, 1.119725, 1.110077, 1.094211", \
            "1.130134, 1.129912, 1.128523, 1.125679, 1.120175, 1.110527, 1.094661", \
            "1.132914, 1.132692, 1.131303, 1.128459, 1.122955, 1.113307, 1.097441", \
            "1.138594, 1.138372, 1.136983, 1.134139, 1.128635, 1.118987, 1.103121", \
            "1.149604, 1.149382, 1.147993, 1.145149, 1.139645, 1.129997, 1.114131", \
            "1.168904, 1.168682, 1.167293, 1.164449, 1.158945, 1.149297, 1.133431", \
            "1.200634, 1.200412, 1.199023, 1.196179, 1.190675, 1.181027, 1.165161" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values ("0.145608, 0.145754, 0.145900, 0.146046, 0.146192, 0.146338, 0.146484");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values ("0.249472, 0.249722, 0.249971, 0.250221, 0.250471, 0.250722, 0.250973");
        }
      }
    }
    pin(GWEN) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002712;
      max_transition : 0.152667;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.104754, 0.105235, 0.106717, 0.109325, 0.115707, 0.127625, 0.148157", \
            "0.103754, 0.104235, 0.105717, 0.108325, 0.114707, 0.126625, 0.147157", \
            "0.102754, 0.103235, 0.104717, 0.107325, 0.113707, 0.125625, 0.146157", \
            "0.101754, 0.102235, 0.103717, 0.106325, 0.112707, 0.124625, 0.145157", \
            "0.100360, 0.100841, 0.102323, 0.104931, 0.111313, 0.123231, 0.143763", \
            "0.095666, 0.096147, 0.097629, 0.100237, 0.106619, 0.118537, 0.139069", \
            "0.088654, 0.089135, 0.090616, 0.093225, 0.099606, 0.111525, 0.132057" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.098398, 0.098813, 0.100338, 0.102992, 0.108824, 0.118967, 0.133899", \
            "0.098321, 0.098736, 0.100261, 0.102915, 0.108747, 0.118890, 0.133822", \
            "0.097905, 0.098319, 0.099845, 0.102499, 0.108331, 0.118474, 0.133406", \
            "0.096661, 0.097075, 0.098601, 0.101255, 0.107087, 0.117230, 0.132162", \
            "0.093990, 0.094404, 0.095929, 0.098583, 0.104416, 0.114558, 0.129490", \
            "0.089286, 0.089701, 0.091226, 0.093880, 0.099712, 0.109855, 0.124787", \
            "0.082181, 0.082595, 0.084121, 0.086775, 0.092607, 0.102750, 0.117682" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.071115, 0.070985, 0.069439, 0.066577, 0.060477, 0.051460, 0.040533", \
            "0.071420, 0.071290, 0.069743, 0.066882, 0.060782, 0.051599, 0.040672", \
            "0.071680, 0.071550, 0.070004, 0.067143, 0.061042, 0.052204, 0.041277", \
            "0.073001, 0.072871, 0.071325, 0.068464, 0.062363, 0.053167, 0.042240", \
            "0.075600, 0.075470, 0.073924, 0.071062, 0.064962, 0.055757, 0.044829", \
            "0.080502, 0.080371, 0.078825, 0.075964, 0.069863, 0.060934, 0.050006", \
            "0.087453, 0.087322, 0.085776, 0.082915, 0.076815, 0.068129, 0.057202" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.080826, 0.080557, 0.079127, 0.076341, 0.070604, 0.060319, 0.046208", \
            "0.081169, 0.080901, 0.079470, 0.076685, 0.070947, 0.060663, 0.046489", \
            "0.081459, 0.081191, 0.079760, 0.076974, 0.071237, 0.060953, 0.046970", \
            "0.082560, 0.082292, 0.080861, 0.078076, 0.072338, 0.062054, 0.048099", \
            "0.085319, 0.085050, 0.083620, 0.080834, 0.075097, 0.064812, 0.050823", \
            "0.090187, 0.089919, 0.088488, 0.085703, 0.079965, 0.069681, 0.055788", \
            "0.097229, 0.096961, 0.095530, 0.092745, 0.087007, 0.076723, 0.063075" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values ("0.083908, 0.083991, 0.084075, 0.084159, 0.084244, 0.084328, 0.084412");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values ("0.056989, 0.057046, 0.057103, 0.057160, 0.057218, 0.057275, 0.057332");
        }
      }
    }
    bus(A) {
      bus_type : gf12lp_1rw_lg12_w32_bit_A;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002957;
      max_transition : 0.152667;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.157448, 0.157541, 0.159098, 0.161943, 0.168121, 0.179251, 0.196618", \
            "0.157318, 0.157411, 0.158968, 0.161813, 0.167991, 0.179121, 0.196488", \
            "0.156752, 0.156845, 0.158402, 0.161247, 0.167425, 0.178555, 0.195922", \
            "0.155928, 0.156021, 0.157578, 0.160423, 0.166601, 0.177731, 0.195098", \
            "0.152887, 0.152980, 0.154537, 0.157382, 0.163560, 0.174690, 0.192057", \
            "0.148147, 0.148240, 0.149797, 0.152642, 0.158820, 0.169950, 0.187317", \
            "0.141103, 0.141196, 0.142753, 0.145598, 0.151776, 0.162906, 0.180273" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.143809, 0.144082, 0.145230, 0.147888, 0.153599, 0.161769, 0.172476", \
            "0.143508, 0.143781, 0.144928, 0.147587, 0.153298, 0.161468, 0.172175", \
            "0.143157, 0.143430, 0.144577, 0.147236, 0.152947, 0.161117, 0.171824", \
            "0.142222, 0.142495, 0.143642, 0.146301, 0.152012, 0.160182, 0.170889", \
            "0.139178, 0.139451, 0.140599, 0.143258, 0.148968, 0.157138, 0.167845", \
            "0.134265, 0.134538, 0.135685, 0.138344, 0.144055, 0.152224, 0.162932", \
            "0.127287, 0.127560, 0.128707, 0.131366, 0.137077, 0.145246, 0.155954" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.080805, 0.080773, 0.079493, 0.076820, 0.070755, 0.059737, 0.042297", \
            "0.081160, 0.081127, 0.079848, 0.077175, 0.071110, 0.060092, 0.042651", \
            "0.081380, 0.081348, 0.080068, 0.077395, 0.071330, 0.060312, 0.042872", \
            "0.082502, 0.082470, 0.081191, 0.078518, 0.072453, 0.061435, 0.043994", \
            "0.085354, 0.085322, 0.084043, 0.081369, 0.075304, 0.064287, 0.046846", \
            "0.090091, 0.090059, 0.088780, 0.086106, 0.080041, 0.069024, 0.051583", \
            "0.097219, 0.097187, 0.095908, 0.093234, 0.087169, 0.076152, 0.058711" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.086954, 0.086836, 0.085589, 0.082972, 0.077602, 0.069331, 0.058244", \
            "0.087390, 0.087271, 0.086025, 0.083408, 0.078038, 0.069766, 0.058679", \
            "0.087638, 0.087520, 0.086273, 0.083656, 0.078286, 0.070015, 0.058928", \
            "0.088733, 0.088615, 0.087368, 0.084751, 0.079381, 0.071110, 0.060023", \
            "0.091435, 0.091317, 0.090070, 0.087453, 0.082083, 0.073811, 0.062724", \
            "0.096362, 0.096244, 0.094997, 0.092380, 0.087010, 0.078738, 0.067652", \
            "0.103319, 0.103201, 0.101954, 0.099337, 0.093967, 0.085696, 0.074609" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values ("0.087404, 0.087492, 0.087579, 0.087667, 0.087754, 0.087842, 0.087930");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values ("0.079738, 0.079818, 0.079898, 0.079978, 0.080058, 0.080138, 0.080218");
        }
      }
    }
    bus(D) {
      bus_type : gf12lp_1rw_lg12_w32_bit_D;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      memory_write() {
        address : A;
        clocked_on : CLK;
      }
      capacitance : 0.002067;
      max_transition : 0.152667;
      pin(D[31]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[31]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN31eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[31]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN31eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[31]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[31]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[30]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[30]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN30eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[30]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN30eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[30]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[30]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[29]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[29]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN29eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[29]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN29eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[29]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[29]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[28]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[28]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN28eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[28]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN28eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[28]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[28]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[27]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[27]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN27eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[27]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN27eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[27]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[27]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[26]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[26]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN26eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[26]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN26eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[26]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[26]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[25]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[25]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN25eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[25]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN25eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[25]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[25]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[24]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[24]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN24eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[24]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN24eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[24]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[24]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[23]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[23]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN23eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[23]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN23eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[23]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[23]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[22]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[22]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN22eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[22]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN22eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[22]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[22]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[21]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[21]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN21eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[21]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN21eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[21]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[21]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[20]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[20]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN20eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[20]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN20eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[20]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[20]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[19]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[19]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN19eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[19]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN19eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[19]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[19]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[18]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[18]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN18eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[18]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN18eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[18]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[18]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[17]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[17]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN17eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[17]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN17eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[17]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[17]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[16]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[16]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN16eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[16]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN16eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[16]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[16]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[15]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[15]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN15eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[15]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN15eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[15]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[15]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[14]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[14]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN14eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[14]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN14eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[14]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[14]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[13]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[13]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN13eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[13]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN13eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[13]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[13]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[12]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[12]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN12eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[12]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN12eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[12]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[12]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[11]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[11]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN11eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[11]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN11eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[11]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[11]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[10]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[10]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN10eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[10]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN10eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[10]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[10]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[9]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[9]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN9eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[9]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN9eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[9]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[9]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[8]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[8]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN8eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[8]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN8eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[8]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[8]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[7]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[7]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN7eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[7]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN7eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[7]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[7]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[6]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[6]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN6eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[6]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN6eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[6]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[6]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[5]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[5]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN5eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[5]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN5eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[5]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[5]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[4]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[4]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN4eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[4]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN4eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[4]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[4]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[3]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[3]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN3eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[3]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN3eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[3]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[3]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[2]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[2]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN2eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[2]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN2eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[2]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[2]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[1]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[1]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN1eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[1]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN1eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[1]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[1]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
      pin(D[0]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[0]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN0eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.011750, 0.012097, 0.013144, 0.015461, 0.021219, 0.030734, 0.044571", \
              "0.010750, 0.011097, 0.012144, 0.014461, 0.020219, 0.029734, 0.043571", \
              "0.009750, 0.010097, 0.011144, 0.013461, 0.019219, 0.028734, 0.042571", \
              "0.008750, 0.009097, 0.010144, 0.012461, 0.018219, 0.027734, 0.041571", \
              "0.007477, 0.007824, 0.008871, 0.011188, 0.016946, 0.026461, 0.040298", \
              "0.002662, 0.003009, 0.004056, 0.006373, 0.012131, 0.021646, 0.035482", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.005277, 0.014792, 0.028628" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.007930, 0.008185, 0.009041, 0.011327, 0.016726, 0.025545, 0.038167", \
              "0.007859, 0.008115, 0.008970, 0.011256, 0.016656, 0.025474, 0.038096", \
              "0.007340, 0.007596, 0.008451, 0.010737, 0.016137, 0.024955, 0.037577", \
              "0.006313, 0.006568, 0.007424, 0.009710, 0.015109, 0.023927, 0.036550", \
              "0.003456, 0.003711, 0.004567, 0.006853, 0.012252, 0.021071, 0.033693", \
              "0.000000, 0.000000, 0.000000, 0.002124, 0.007523, 0.016341, 0.028964", \
              "0.000000, 0.000000, 0.000000, 0.000000, 0.000571, 0.009389, 0.022012" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[0]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN0eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138868, 0.138629, 0.137387, 0.135084, 0.129417, 0.119992, 0.105990", \
              "0.138869, 0.138630, 0.137388, 0.135085, 0.129418, 0.119993, 0.105991", \
              "0.139344, 0.139105, 0.137863, 0.135560, 0.129893, 0.120468, 0.106466", \
              "0.140444, 0.140205, 0.138963, 0.136660, 0.130993, 0.121568, 0.107566", \
              "0.143074, 0.142835, 0.141593, 0.139290, 0.133623, 0.124198, 0.110196", \
              "0.147998, 0.147759, 0.146517, 0.144214, 0.138547, 0.129122, 0.115120", \
              "0.155161, 0.154922, 0.153680, 0.151377, 0.145710, 0.136285, 0.122283" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
            index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values (\
              "0.138448, 0.138355, 0.137207, 0.135027, 0.129595, 0.120742, 0.108104", \
              "0.138482, 0.138389, 0.137241, 0.135061, 0.129629, 0.120777, 0.108138", \
              "0.138809, 0.138716, 0.137568, 0.135388, 0.129956, 0.121103, 0.108465", \
              "0.139964, 0.139871, 0.138723, 0.136543, 0.131111, 0.122258, 0.109620", \
              "0.142707, 0.142614, 0.141466, 0.139286, 0.133854, 0.125001, 0.112363", \
              "0.147620, 0.147527, 0.146379, 0.144199, 0.138767, 0.129914, 0.117276", \
              "0.154807, 0.154714, 0.153566, 0.151386, 0.145954, 0.137101, 0.124463" \
            );
          }
        }
        internal_power() {
          when : "WEN[0]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.028462, 0.028601, 0.028629, 0.029236, 0.029265, 0.029294, 0.029324");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.019410, 0.019561, 0.019581, 0.019600, 0.019620, 0.019639, 0.019659");
          }
        }
        internal_power() {
          when : "!WEN[0]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.030692, 0.031328, 0.031359, 0.031390, 0.031422, 0.031690, 0.031722");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
            values ("0.021668, 0.022054, 0.022076, 0.022098, 0.022121, 0.022143, 0.022165");
          }
        }
      }
    }
    bus(WEN) {
      bus_type : gf12lp_1rw_lg12_w32_bit_WEN;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002346;
      max_transition : 0.152667;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.005250, 0.005307, 0.006054, 0.008105, 0.013278, 0.023260, 0.038321", \
            "0.005220, 0.005277, 0.006024, 0.008076, 0.013249, 0.023231, 0.038291", \
            "0.004754, 0.004811, 0.005558, 0.007610, 0.012782, 0.022765, 0.037825", \
            "0.003667, 0.003724, 0.004471, 0.006522, 0.011695, 0.021678, 0.036738", \
            "0.000897, 0.000954, 0.001701, 0.003752, 0.008925, 0.018908, 0.033968", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.004130, 0.014112, 0.029172", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.006750, 0.021810" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.000000, 0.000000, 0.000196, 0.002149, 0.007587, 0.017056, 0.031109", \
            "0.000000, 0.000000, 0.000061, 0.002015, 0.007453, 0.016921, 0.030974", \
            "0.000000, 0.000000, 0.000000, 0.001701, 0.007139, 0.016608, 0.030661", \
            "0.000000, 0.000000, 0.000000, 0.000696, 0.006134, 0.015603, 0.029656", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.003308, 0.012777, 0.026830", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.007939, 0.021993", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000693, 0.014746" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.137656, 0.137623, 0.136959, 0.134976, 0.129553, 0.119695, 0.104944", \
            "0.137676, 0.137643, 0.136979, 0.134996, 0.129573, 0.119715, 0.104965", \
            "0.138156, 0.138123, 0.137459, 0.135476, 0.130053, 0.120195, 0.105444", \
            "0.139282, 0.139249, 0.138585, 0.136602, 0.131179, 0.121321, 0.106570", \
            "0.142233, 0.142200, 0.141536, 0.139553, 0.134130, 0.124272, 0.109521", \
            "0.146845, 0.146812, 0.146148, 0.144165, 0.138742, 0.128884, 0.114133", \
            "0.153895, 0.153862, 0.153198, 0.151215, 0.145792, 0.135934, 0.121183" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.144587, 0.144422, 0.143644, 0.141577, 0.136291, 0.126834, 0.112952", \
            "0.145587, 0.145422, 0.144644, 0.142577, 0.137291, 0.127834, 0.113952", \
            "0.146587, 0.146422, 0.145644, 0.143577, 0.138291, 0.128834, 0.114952", \
            "0.147587, 0.147422, 0.146644, 0.144577, 0.139291, 0.129834, 0.115952", \
            "0.149103, 0.148938, 0.148160, 0.146093, 0.140807, 0.131350, 0.117468", \
            "0.153831, 0.153666, 0.152888, 0.150821, 0.145535, 0.136078, 0.122196", \
            "0.160793, 0.160628, 0.159850, 0.157783, 0.152497, 0.143040, 0.129158" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values ("0.029993, 0.030023, 0.030053, 0.030083, 0.030113, 0.030143, 0.030173");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values ("0.017833, 0.017851, 0.017869, 0.017887, 0.018207, 0.018225, 0.018243");
        }
      }
    }
    pin(STOV) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002758;
      max_transition : 0.152667;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.537944, 0.538037, 0.539594, 0.542439, 0.548617, 0.559747, 0.577114", \
            "0.537814, 0.537907, 0.539464, 0.542309, 0.548487, 0.559617, 0.576984", \
            "0.537248, 0.537341, 0.538898, 0.541743, 0.547921, 0.559051, 0.576418", \
            "0.536424, 0.536517, 0.538074, 0.540919, 0.547097, 0.558227, 0.575594", \
            "0.533383, 0.533476, 0.535033, 0.537878, 0.544056, 0.555186, 0.572553", \
            "0.528643, 0.528736, 0.530293, 0.533138, 0.539316, 0.550446, 0.567813", \
            "0.521599, 0.521692, 0.523249, 0.526094, 0.532272, 0.543402, 0.560769" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.538427, 0.538700, 0.539848, 0.542506, 0.548217, 0.556387, 0.567094", \
            "0.538126, 0.538399, 0.539546, 0.542205, 0.547916, 0.556086, 0.566793", \
            "0.537775, 0.538048, 0.539195, 0.541854, 0.547565, 0.555735, 0.566442", \
            "0.536840, 0.537113, 0.538260, 0.540919, 0.546630, 0.554800, 0.565507", \
            "0.533796, 0.534069, 0.535217, 0.537876, 0.543586, 0.551756, 0.562463", \
            "0.528883, 0.529156, 0.530303, 0.532962, 0.538673, 0.546842, 0.557550", \
            "0.521905, 0.522178, 0.523325, 0.525984, 0.531695, 0.539864, 0.550572" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "1.048964, 1.048932, 1.047652, 1.044979, 1.038914, 1.027896, 1.010456", \
            "1.049319, 1.049286, 1.048007, 1.045334, 1.039269, 1.028251, 1.010810", \
            "1.049539, 1.049507, 1.048227, 1.045554, 1.039489, 1.028471, 1.011031", \
            "1.050661, 1.050629, 1.049350, 1.046677, 1.040612, 1.029594, 1.012153", \
            "1.053513, 1.053481, 1.052202, 1.049528, 1.043463, 1.032446, 1.015005", \
            "1.058250, 1.058218, 1.056939, 1.054265, 1.048200, 1.037183, 1.019742", \
            "1.065378, 1.065346, 1.064067, 1.061393, 1.055328, 1.044311, 1.026870" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "1.048880, 1.048762, 1.047515, 1.044898, 1.039528, 1.031257, 1.020170", \
            "1.049316, 1.049197, 1.047951, 1.045334, 1.039964, 1.031692, 1.020605", \
            "1.049564, 1.049446, 1.048199, 1.045582, 1.040212, 1.031941, 1.020854", \
            "1.050659, 1.050541, 1.049294, 1.046677, 1.041307, 1.033036, 1.021949", \
            "1.053361, 1.053243, 1.051996, 1.049379, 1.044009, 1.035737, 1.024650", \
            "1.058288, 1.058170, 1.056923, 1.054306, 1.048936, 1.040664, 1.029578", \
            "1.065245, 1.065127, 1.063880, 1.061263, 1.055893, 1.047622, 1.036535" \
          );
        }
      }
    }
    bus(EMA) {
      bus_type : gf12lp_1rw_lg12_w32_bit_EMA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002156;
      max_transition : 0.152667;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.157448, 0.157541, 0.159098, 0.161943, 0.168121, 0.179251, 0.196618", \
            "0.157318, 0.157411, 0.158968, 0.161813, 0.167991, 0.179121, 0.196488", \
            "0.156752, 0.156845, 0.158402, 0.161247, 0.167425, 0.178555, 0.195922", \
            "0.155928, 0.156021, 0.157578, 0.160423, 0.166601, 0.177731, 0.195098", \
            "0.152887, 0.152980, 0.154537, 0.157382, 0.163560, 0.174690, 0.192057", \
            "0.148147, 0.148240, 0.149797, 0.152642, 0.158820, 0.169950, 0.187317", \
            "0.141103, 0.141196, 0.142753, 0.145598, 0.151776, 0.162906, 0.180273" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.143809, 0.144082, 0.145230, 0.147888, 0.153599, 0.161769, 0.172476", \
            "0.143508, 0.143781, 0.144928, 0.147587, 0.153298, 0.161468, 0.172175", \
            "0.143157, 0.143430, 0.144577, 0.147236, 0.152947, 0.161117, 0.171824", \
            "0.142222, 0.142495, 0.143642, 0.146301, 0.152012, 0.160182, 0.170889", \
            "0.139178, 0.139451, 0.140599, 0.143258, 0.148968, 0.157138, 0.167845", \
            "0.134265, 0.134538, 0.135685, 0.138344, 0.144055, 0.152224, 0.162932", \
            "0.127287, 0.127560, 0.128707, 0.131366, 0.137077, 0.145246, 0.155954" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.069763, 0.069459, 0.068171, 0.065308, 0.059565, 0.050623, 0.038016", \
            "0.070091, 0.069787, 0.068498, 0.065636, 0.059893, 0.050950, 0.038343", \
            "0.070353, 0.070049, 0.068761, 0.065898, 0.060155, 0.051213, 0.038606", \
            "0.071414, 0.071110, 0.069822, 0.066959, 0.061216, 0.052274, 0.039667", \
            "0.074262, 0.073958, 0.072670, 0.069807, 0.064064, 0.055122, 0.042515", \
            "0.079114, 0.078809, 0.077521, 0.074658, 0.068915, 0.059973, 0.047366", \
            "0.086136, 0.085832, 0.084543, 0.081681, 0.075938, 0.066995, 0.054388" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.064115, 0.063860, 0.062467, 0.059503, 0.054340, 0.046927, 0.037159", \
            "0.064444, 0.064190, 0.062796, 0.059832, 0.054670, 0.047257, 0.037488", \
            "0.064823, 0.064568, 0.063175, 0.060210, 0.055048, 0.047635, 0.037867", \
            "0.065882, 0.065627, 0.064234, 0.061269, 0.056107, 0.048694, 0.038926", \
            "0.068710, 0.068456, 0.067062, 0.064098, 0.058936, 0.051522, 0.041754", \
            "0.073536, 0.073282, 0.071888, 0.068924, 0.063762, 0.056348, 0.046580", \
            "0.080611, 0.080357, 0.078964, 0.075999, 0.070837, 0.063424, 0.053655" \
          );
        }
      }
    }
    bus(EMAW) {
      bus_type : gf12lp_1rw_lg12_w32_bit_EMAW;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003382;
      max_transition : 0.152667;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.157448, 0.157541, 0.159098, 0.161943, 0.168121, 0.179251, 0.196618", \
            "0.157318, 0.157411, 0.158968, 0.161813, 0.167991, 0.179121, 0.196488", \
            "0.156752, 0.156845, 0.158402, 0.161247, 0.167425, 0.178555, 0.195922", \
            "0.155928, 0.156021, 0.157578, 0.160423, 0.166601, 0.177731, 0.195098", \
            "0.152887, 0.152980, 0.154537, 0.157382, 0.163560, 0.174690, 0.192057", \
            "0.148147, 0.148240, 0.149797, 0.152642, 0.158820, 0.169950, 0.187317", \
            "0.141103, 0.141196, 0.142753, 0.145598, 0.151776, 0.162906, 0.180273" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.143809, 0.144082, 0.145230, 0.147888, 0.153599, 0.161769, 0.172476", \
            "0.143508, 0.143781, 0.144928, 0.147587, 0.153298, 0.161468, 0.172175", \
            "0.143157, 0.143430, 0.144577, 0.147236, 0.152947, 0.161117, 0.171824", \
            "0.142222, 0.142495, 0.143642, 0.146301, 0.152012, 0.160182, 0.170889", \
            "0.139178, 0.139451, 0.140599, 0.143258, 0.148968, 0.157138, 0.167845", \
            "0.134265, 0.134538, 0.135685, 0.138344, 0.144055, 0.152224, 0.162932", \
            "0.127287, 0.127560, 0.128707, 0.131366, 0.137077, 0.145246, 0.155954" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.016325, 0.015788, 0.014275, 0.012053, 0.008932, 0.005357, 0.001188", \
            "0.017325, 0.016788, 0.015275, 0.013053, 0.009932, 0.006357, 0.002188", \
            "0.018325, 0.017788, 0.016275, 0.014053, 0.010932, 0.007357, 0.003188", \
            "0.019325, 0.018788, 0.017275, 0.015053, 0.011932, 0.008357, 0.004188", \
            "0.019902, 0.019365, 0.017852, 0.015630, 0.012509, 0.008934, 0.004765", \
            "0.025280, 0.024742, 0.023229, 0.021007, 0.017887, 0.014311, 0.010142", \
            "0.034940, 0.034403, 0.032889, 0.030667, 0.027547, 0.023971, 0.019802" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.016122, 0.015632, 0.014101, 0.011939, 0.008934, 0.005433, 0.001462", \
            "0.017122, 0.016632, 0.015101, 0.012939, 0.009934, 0.006433, 0.002462", \
            "0.018122, 0.017632, 0.016101, 0.013939, 0.010934, 0.007433, 0.003462", \
            "0.019122, 0.018632, 0.017101, 0.014939, 0.011934, 0.008433, 0.004462", \
            "0.019663, 0.019173, 0.017642, 0.015480, 0.012474, 0.008974, 0.005003", \
            "0.025075, 0.024584, 0.023053, 0.020891, 0.017886, 0.014385, 0.010414", \
            "0.034745, 0.034254, 0.032723, 0.030562, 0.027556, 0.024055, 0.020084" \
          );
        }
      }
    }
    pin(EMAS) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003604;
      max_transition : 0.152667;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.157448, 0.157541, 0.159098, 0.161943, 0.168121, 0.179251, 0.196618", \
            "0.157318, 0.157411, 0.158968, 0.161813, 0.167991, 0.179121, 0.196488", \
            "0.156752, 0.156845, 0.158402, 0.161247, 0.167425, 0.178555, 0.195922", \
            "0.155928, 0.156021, 0.157578, 0.160423, 0.166601, 0.177731, 0.195098", \
            "0.152887, 0.152980, 0.154537, 0.157382, 0.163560, 0.174690, 0.192057", \
            "0.148147, 0.148240, 0.149797, 0.152642, 0.158820, 0.169950, 0.187317", \
            "0.141103, 0.141196, 0.142753, 0.145598, 0.151776, 0.162906, 0.180273" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.143809, 0.144082, 0.145230, 0.147888, 0.153599, 0.161769, 0.172476", \
            "0.143508, 0.143781, 0.144928, 0.147587, 0.153298, 0.161468, 0.172175", \
            "0.143157, 0.143430, 0.144577, 0.147236, 0.152947, 0.161117, 0.171824", \
            "0.142222, 0.142495, 0.143642, 0.146301, 0.152012, 0.160182, 0.170889", \
            "0.139178, 0.139451, 0.140599, 0.143258, 0.148968, 0.157138, 0.167845", \
            "0.134265, 0.134538, 0.135685, 0.138344, 0.144055, 0.152224, 0.162932", \
            "0.127287, 0.127560, 0.128707, 0.131366, 0.137077, 0.145246, 0.155954" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.052185, 0.052045, 0.050928, 0.048278, 0.042321, 0.032880, 0.019467", \
            "0.052528, 0.052388, 0.051271, 0.048621, 0.042664, 0.033223, 0.019810", \
            "0.052802, 0.052662, 0.051545, 0.048895, 0.042938, 0.033497, 0.020084", \
            "0.053942, 0.053802, 0.052685, 0.050035, 0.044077, 0.034637, 0.021224", \
            "0.056633, 0.056492, 0.055375, 0.052726, 0.046768, 0.037327, 0.023915", \
            "0.061522, 0.061382, 0.060265, 0.057615, 0.051657, 0.042216, 0.028804", \
            "0.068538, 0.068398, 0.067281, 0.064631, 0.058673, 0.049233, 0.035820" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000261, 0.001500, 0.004000, 0.008500, 0.018500, 0.037500, 0.076334");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.052185, 0.052045, 0.050928, 0.048278, 0.042321, 0.032880, 0.019467", \
            "0.052528, 0.052388, 0.051271, 0.048621, 0.042664, 0.033223, 0.019810", \
            "0.052802, 0.052662, 0.051545, 0.048895, 0.042938, 0.033497, 0.020084", \
            "0.053942, 0.053802, 0.052685, 0.050035, 0.044077, 0.034637, 0.021224", \
            "0.056633, 0.056492, 0.055375, 0.052726, 0.046768, 0.037327, 0.023915", \
            "0.061522, 0.061382, 0.060265, 0.057615, 0.051657, 0.042216, 0.028804", \
            "0.068538, 0.068398, 0.067281, 0.064631, 0.058673, 0.049233, 0.035820" \
          );
        }
      }
    }
    pin(RET1N) {
      direction : input;
      always_on : true;
      related_power_pin : "VDDCE";
      related_ground_pin : "VSSE";
      capacitance : 0.007397;
      max_transition : 0.152667;
      internal_power() {
        when : "CEN";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values ("5.460134, 5.465594, 5.471060, 5.476531, 5.482008, 5.487489, 5.492977");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values ("0.512957, 0.513470, 0.513984, 0.514498, 0.515012, 0.515527, 0.516043");
        }
      }
      timing() {
        related_pin : CEN;
        timing_type : non_seq_setup_rising;
        rise_constraint(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_setup_template) {
          index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      timing() {
        related_pin : CEN;
        timing_type : non_seq_hold_rising;
        rise_constraint(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_hold_template) {
          index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.543206, 0.543174, 0.541894, 0.539221, 0.533156, 0.522138, 0.504698", \
            "0.543561, 0.543528, 0.542249, 0.539576, 0.533511, 0.522493, 0.505052", \
            "0.543781, 0.543749, 0.542469, 0.539796, 0.533731, 0.522713, 0.505273", \
            "0.544903, 0.544871, 0.543592, 0.540919, 0.534854, 0.523836, 0.506395", \
            "0.547755, 0.547723, 0.546444, 0.543770, 0.537705, 0.526688, 0.509247", \
            "0.552492, 0.552460, 0.551181, 0.548507, 0.542442, 0.531425, 0.513984", \
            "0.559620, 0.559588, 0.558309, 0.555635, 0.549570, 0.538553, 0.521112" \
          );
        }
      }
      timing() {
        related_pin : CEN;
        timing_type : non_seq_setup_rising;
        fall_constraint(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_setup_template) {
          index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      timing() {
        related_pin : CEN;
        timing_type : non_seq_hold_rising;
        fall_constraint(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_hold_template) {
          index_1 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          index_2 ("0.000522, 0.003000, 0.008000, 0.017000, 0.037000, 0.075000, 0.152667");
          values (\
            "0.026430, 0.026312, 0.025065, 0.022448, 0.017078, 0.008807, 0.000000", \
            "0.026866, 0.026747, 0.025501, 0.022884, 0.017514, 0.009242, 0.000000", \
            "0.027114, 0.026996, 0.025749, 0.023132, 0.017762, 0.009491, 0.000000", \
            "0.028209, 0.028091, 0.026844, 0.024227, 0.018857, 0.010586, 0.000000", \
            "0.030911, 0.030793, 0.029546, 0.026929, 0.021559, 0.013287, 0.002200", \
            "0.035838, 0.035720, 0.034473, 0.031856, 0.026486, 0.018214, 0.007128", \
            "0.042795, 0.042677, 0.041430, 0.038813, 0.033443, 0.025172, 0.014085" \
          );
        }
      }
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"CEN&RET1N";
      value : 6.416e-03;
    }
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"CEN&RET1N";
      value : 4.896e-03;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"!CEN&RET1N";
      value : 0.019566;
    }
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"!CEN&RET1N";
      value : 4.902e-03;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"!RET1N";
      value : 6.274e-03;
    }
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"!RET1N";
      value : 3.470e-03;
    }
  }
}
