#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2009.vpi";
S_000002079497ec10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum000002079496cf20 .enum2 (2)
   "LOGIC" 0,
   "ARITHMETIC" 1,
   "DOUBLE_PRECISION" 2,
   "CYCLIC" 3
 ;
enum00000207948c7db0 .enum2 (1)
   "R_HIGH_SCL" 0,
   "R_LOW_SCL" 1
 ;
enum00000207948c7e50 .enum2 (1)
   "W_HIGH_SCL" 0,
   "W_LOW_SCL" 1
 ;
S_000002079497eda0 .scope module, "_IIC_handler" "_IIC_handler" 3 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "NRCS";
    .port_info 2 /INPUT 1 "WE";
    .port_info 3 /INPUT 8 "D_IN";
    .port_info 4 /OUTPUT 8 "D_OUT";
    .port_info 5 /OUTPUT 1 "signal";
    .port_info 6 /INPUT 1 "SDA_IN";
    .port_info 7 /INPUT 1 "SCL_IN";
    .port_info 8 /OUTPUT 1 "SDA_OUT";
    .port_info 9 /OUTPUT 1 "SCL_OUT";
P_0000020794974820 .param/l "word_width" 0 3 9, +C4<00000000000000000000000000001000>;
L_0000020794969080 .functor AND 1, v000002079497dde0_0, v000002079497df20_0, C4<1>, C4<1>;
o000002079497f058 .functor BUFZ 1, C4<z>; HiZ drive
L_0000020794969240 .functor XOR 1, L_00000207949c3240, o000002079497f058, C4<0>, C4<0>;
o000002079497eff8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000020794969860 .functor AND 1, o000002079497eff8, L_0000020794969240, C4<1>, C4<1>;
o000002079497ef38 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002079497de80_0 .net "D_IN", 7 0, o000002079497ef38;  0 drivers
v000002079497dfc0_0 .var "D_OUT", 7 0;
o000002079497ef98 .functor BUFZ 1, C4<z>; HiZ drive
v000002079497e4c0_0 .net "NRCS", 0 0, o000002079497ef98;  0 drivers
v000002079497dde0_0 .var "R_SDA", 0 0;
v000002079497da20_0 .net "SCL_IN", 0 0, o000002079497eff8;  0 drivers
v000002079497e740_0 .var "SCL_OUT", 0 0;
v000002079497d8e0_0 .net "SDA_IN", 0 0, o000002079497f058;  0 drivers
v000002079497e2e0_0 .net "SDA_OUT", 0 0, L_0000020794969080;  1 drivers
o000002079497f0b8 .functor BUFZ 1, C4<z>; HiZ drive
v000002079497e420_0 .net "WE", 0 0, o000002079497f0b8;  0 drivers
v000002079497df20_0 .var "W_SDA", 0 0;
v000002079497e560_0 .net *"_ivl_3", 0 0, L_00000207949c3240;  1 drivers
v000002079497dca0_0 .net *"_ivl_4", 0 0, L_0000020794969240;  1 drivers
o000002079497f178 .functor BUFZ 1, C4<z>; HiZ drive
v000002079497e7e0_0 .net "clk", 0 0, o000002079497f178;  0 drivers
v000002079497d980_0 .var "read_state", 0 0;
v000002079497db60_0 .net "signal", 0 0, L_0000020794969860;  1 drivers
v000002079497dc00_0 .var "write_state", 0 0;
E_0000020794974c60 .event posedge, v000002079497e7e0_0;
L_00000207949c3240 .part v000002079497dfc0_0, 0, 1;
S_000002079494d270 .scope module, "io_tb" "io_tb" 4 4;
 .timescale -12 -12;
S_000002079494d400 .scope module, "spi" "task_SPI" 4 5, 5 1 0, S_000002079494d270;
 .timescale 0 0;
P_000002079495f1b0 .param/l "SS_width" 0 5 3, +C4<00000000000000000000000000000001>;
P_000002079495f1e8 .param/l "word_width" 0 5 2, +C4<00000000000000000000000000001000>;
L_0000020794969630 .functor AND 1, L_00000207949c3ba0, v00000207949c36a0_0, C4<1>, C4<1>;
v00000207949c3600_0 .var "D_IN", 7 0;
v00000207949c2e80_0 .net "D_OUT", 7 0, v00000207949c34c0_0;  1 drivers
v00000207949c2b60_0 .var "OTHER_D", 7 0;
v00000207949c2f20_0 .net "SCLK", 0 0, L_00000207949c3ba0;  1 drivers
v00000207949c2de0_0 .net "SD_OUT", 0 0, L_00000207949c2c00;  1 drivers
v00000207949c2fc0_0 .var/2u "SE", 0 0;
v00000207949c36a0_0 .var/2u "SSE", 0 0;
v00000207949c2480_0 .var/2u "SS_IN", 0 0;
v00000207949c25c0_0 .net "SS_OUT", 0 0, L_00000207949690f0;  1 drivers
v00000207949c3ec0_0 .var/2u "WE", 0 0;
v00000207949c3d80_0 .net *"_ivl_7", 0 0, L_0000020794969630;  1 drivers
v00000207949c37e0_0 .var/2u "inner_clk", 0 0;
v00000207949c3060_0 .var/2u "is_master", 0 0;
v00000207949c2340_0 .var/2u "outer_clk", 0 0;
v00000207949c2020_0 .var/i "word_counter", 31 0;
E_00000207949754a0 .event posedge, L_0000020794969630;
L_00000207949c3ba0 .functor MUXZ 1, v00000207949c2340_0, v00000207949c37e0_0, v00000207949c3060_0, C4<>;
L_00000207949c3c40 .part v00000207949c2b60_0, 7, 1;
S_0000020794920c40 .scope task, "run_as_master" "run_as_master" 5 39, 5 39 0, S_000002079494d400;
 .timescale 0 0;
v000002079497e060_0 .var "MSD", 7 0;
v000002079497e600_0 .var "SSD", 7 0;
v000002079497e6a0_0 .var "sync_edge", 0 0;
TD_io_tb.spi.run_as_master ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207949c3060_0, 0, 1;
    %delay 2285707264, 11641;
    %load/vec4 v000002079497e6a0_0;
    %cast2;
    %store/vec4 v00000207949c2fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207949c3ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207949c36a0_0, 0, 1;
    %load/vec4 v000002079497e060_0;
    %store/vec4 v00000207949c3600_0, 0, 8;
    %load/vec4 v000002079497e600_0;
    %store/vec4 v00000207949c2b60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207949c2480_0, 0, 1;
    %delay 2632269824, 4656;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207949c3ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207949c36a0_0, 0, 1;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v00000207949c2020_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000207949c2020_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %vpi_call/w 5 54 "$display", "%b\011%b", v00000207949c2e80_0, v00000207949c2b60_0 {0 0 0};
    %delay 2632269824, 4656;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000020794920dd0 .scope task, "run_as_slave" "run_as_slave" 5 59, 5 59 0, S_000002079494d400;
 .timescale 0 0;
v000002079497e100_0 .var "MSD", 7 0;
v000002079497dd40_0 .var "SSD", 7 0;
v000002079497e1a0_0 .var "sync_edge", 0 0;
TD_io_tb.spi.run_as_slave ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207949c3060_0, 0, 1;
    %delay 2285707264, 11641;
    %load/vec4 v000002079497e1a0_0;
    %cast2;
    %store/vec4 v00000207949c2fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207949c3ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207949c36a0_0, 0, 1;
    %load/vec4 v000002079497dd40_0;
    %store/vec4 v00000207949c3600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207949c2480_0, 0, 1;
    %delay 2632269824, 4656;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207949c3ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207949c36a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207949c2480_0, 0, 1;
    %delay 1316134912, 2328;
    %load/vec4 v000002079497e100_0;
    %store/vec4 v00000207949c2b60_0, 0, 8;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v00000207949c2020_0, 0, 32;
T_1.2 ;
    %load/vec4 v00000207949c2020_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.3, 8;
    %vpi_call/w 5 76 "$display", "%b\011%b", v00000207949c2e80_0, v00000207949c2b60_0 {0 0 0};
    %delay 3948404736, 6984;
    %jmp T_1.2;
T_1.3 ;
    %end;
S_00000207949291e0 .scope module, "spi" "SPI" 5 19, 3 80 0, S_000002079494d400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "SE";
    .port_info 2 /INPUT 1 "WE";
    .port_info 3 /INPUT 1 "SSE";
    .port_info 4 /INPUT 1 "SSV";
    .port_info 5 /INPUT 8 "D_IN";
    .port_info 6 /OUTPUT 8 "D_OUT";
    .port_info 7 /INPUT 1 "SS_IN";
    .port_info 8 /INPUT 1 "SCLK";
    .port_info 9 /INPUT 1 "SD_IN";
    .port_info 10 /OUTPUT 1 "SD_OUT";
    .port_info 11 /OUTPUT 1 "SS_OUT";
P_00000207948e2e00 .param/l "SS_width" 0 3 82, +C4<00000000000000000000000000000001>;
P_00000207948e2e38 .param/l "word_width" 0 3 81, +C4<00000000000000000000000000001000>;
L_0000020794969550 .functor XOR 1, v00000207949c2fc0_0, L_00000207949c3ba0, C4<0>, C4<0>;
v00000207949c2a20_0 .net "D_IN", 7 0, v00000207949c3600_0;  1 drivers
v00000207949c34c0_0 .var "D_OUT", 7 0;
v00000207949c2520_0 .net "SCLK", 0 0, L_00000207949c3ba0;  alias, 1 drivers
v00000207949c3560_0 .net "SD_IN", 0 0, L_00000207949c3c40;  1 drivers
v00000207949c20c0_0 .net "SD_OUT", 0 0, L_00000207949c2c00;  alias, 1 drivers
v00000207949c3920_0 .net "SE", 0 0, v00000207949c2fc0_0;  1 drivers
v00000207949c2ac0_0 .net "SPI_clk", 0 0, L_00000207949c2d40;  1 drivers
v00000207949c22a0_0 .net "SSE", 0 0, v00000207949c36a0_0;  1 drivers
L_00000207949e3028 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207949c3ce0_0 .net "SSV", 0 0, L_00000207949e3028;  1 drivers
v00000207949c39c0_0 .net "SS_IN", 0 0, v00000207949c2480_0;  1 drivers
v00000207949c3a60_0 .net "SS_OUT", 0 0, L_00000207949690f0;  alias, 1 drivers
v00000207949c2ca0_0 .net "WE", 0 0, v00000207949c3ec0_0;  1 drivers
v00000207949c3b00_0 .net *"_ivl_2", 0 0, L_0000020794969550;  1 drivers
v00000207949c31a0_0 .net "clk", 0 0, v00000207949c37e0_0;  1 drivers
E_0000020794974ce0 .event posedge, v00000207949c2ac0_0;
L_00000207949c2c00 .part v00000207949c34c0_0, 7, 1;
L_00000207949c2d40 .functor MUXZ 1, L_0000020794969550, v00000207949c37e0_0, v00000207949c2480_0, C4<>;
S_0000020794929370 .scope module, "SS_decoder" "decoder_c" 3 98, 6 346 0, S_00000207949291e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "select";
    .port_info 2 /OUTPUT 1 "out";
P_0000020794974f20 .param/l "output_width" 0 6 347, +C4<00000000000000000000000000000001>;
L_00000207949690f0 .functor AND 1, L_00000207949692b0, L_00000207949c28e0, C4<1>, C4<1>;
v00000207949c3420_0 .net *"_ivl_0", 0 0, L_00000207949c28e0;  1 drivers
v00000207949c3740_0 .net "enable", 0 0, v00000207949c36a0_0;  alias, 1 drivers
v00000207949c3100_0 .net "out", 0 0, L_00000207949690f0;  alias, 1 drivers
v00000207949c2660_0 .net "raw_decoded", 0 0, L_00000207949692b0;  1 drivers
v00000207949c3880_0 .net "select", 0 0, L_00000207949e3028;  alias, 1 drivers
L_00000207949c28e0 .concat [ 1 0 0 0], v00000207949c36a0_0;
S_000002079496bab0 .scope module, "dec" "decoder" 6 354, 6 319 0, S_0000020794929370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /OUTPUT 1 "out";
P_00000207949c1f10 .param/l "input_width" 1 6 325, +C4<00000000000000000000000000000000>;
P_00000207949c1f48 .param/l "output_width" 0 6 320, +C4<00000000000000000000000000000001>;
v000002079497e380_0 .net "out", 0 0, L_00000207949692b0;  alias, 1 drivers
v000002079497e240_0 .net "select", 0 0, L_00000207949e3028;  alias, 1 drivers
S_000002079496bc40 .scope generate, "genblk1" "genblk1" 6 329, 6 329 0, S_000002079496bab0;
 .timescale 0 0;
L_00000207949692b0 .functor BUFZ 1, L_00000207949e3028, C4<0>, C4<0>, C4<0>;
    .scope S_000002079497eda0;
T_2 ;
    %wait E_0000020794974c60;
    %load/vec4 v000002079497d980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v000002079497da20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %load/vec4 v000002079497dfc0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000002079497d8e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002079497dfc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002079497d980_0, 0;
T_2.3 ;
    %jmp T_2.2;
T_2.1 ;
    %load/vec4 v000002079497da20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002079497e4c0_0;
    %assign/vec4 v000002079497dde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002079497d980_0, 0;
T_2.5 ;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %load/vec4 v000002079497dc00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v000002079497da20_0;
    %load/vec4 v000002079497e420_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002079497dc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002079497e740_0, 0;
T_2.10 ;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002079497dc00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002079497e740_0, 0;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000207949291e0;
T_3 ;
    %wait E_0000020794974ce0;
    %load/vec4 v00000207949c39c0_0;
    %load/vec4 v00000207949c22a0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000207949c2ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000207949c2a20_0;
    %assign/vec4 v00000207949c34c0_0, 0;
T_3.2 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000207949c34c0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000207949c3560_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000207949c34c0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002079494d400;
T_4 ;
    %delay 1316134912, 2328;
    %load/vec4 v00000207949c37e0_0;
    %inv;
    %store/vec4 v00000207949c37e0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000002079494d400;
T_5 ;
    %delay 1974202368, 3492;
    %load/vec4 v00000207949c2340_0;
    %inv;
    %store/vec4 v00000207949c2340_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000002079494d400;
T_6 ;
    %wait E_00000207949754a0;
    %load/vec4 v00000207949c2b60_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000207949c2e80_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000207949c2b60_0, 0;
    %load/vec4 v00000207949c2020_0;
    %subi 1, 0, 32;
    %store/vec4 v00000207949c2020_0, 0, 32;
    %jmp T_6;
    .thread T_6;
    .scope S_000002079494d270;
T_7 ;
    %vpi_call/w 4 7 "$display", "as master" {0 0 0};
    %pushi/vec4 51, 0, 8;
    %store/vec4 v000002079497e060_0, 0, 8;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000002079497e600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002079497e6a0_0, 0, 1;
    %fork TD_io_tb.spi.run_as_master, S_0000020794920c40;
    %join;
    %vpi_call/w 4 9 "$display", "as slave" {0 0 0};
    %pushi/vec4 51, 0, 8;
    %store/vec4 v000002079497e100_0, 0, 8;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000002079497dd40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002079497e1a0_0, 0, 1;
    %fork TD_io_tb.spi.run_as_slave, S_0000020794920dd0;
    %join;
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "../io.sv";
    "io_tb.sv";
    "io_tasks/SPI.sv";
    "../utils.sv";
