ble_pack LC_PLL_PLL_BUFFER_top_pll_inst.top_pll_inst_LOCK {PLL_BUFFER_top_pll_inst.top_pll_inst_LOCK_THRU_LUT4_0}
clb_pack PLB_PLL_top_pll_inst.top_pll_instLOCK {LC_PLL_PLL_BUFFER_top_pll_inst.top_pll_inst_LOCK}
ble_pack fifo_inst.rx_fifo_inst.rRamRdAddr_RNI0S8U[0]_LC_27 {fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_0_c, fifo_inst.rx_fifo_inst.rRamRdAddr_RNI0S8U[0]}
ble_pack fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_0_c_RNIAHVB_LC_44 {fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_1_c, fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_0_c_RNIAHVB}
ble_pack fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_1_c_RNICK0C_LC_45 {fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_2_c, fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_1_c_RNICK0C}
ble_pack fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_2_c_RNII9N9_LC_46 {fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_3_c, fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_2_c_RNII9N9}
ble_pack fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_3_c_RNIGQ2C_LC_47 {fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_4_c, fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_3_c_RNIGQ2C}
ble_pack fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_4_c_RNIIT3C_LC_48 {fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_5_c, fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_4_c_RNIIT3C}
ble_pack fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_5_c_RNIK05C_LC_49 {fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_6_c, fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_5_c_RNIK05C}
ble_pack fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_6_c_RNIM36C_LC_50 {fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_7_c, fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_6_c_RNIM36C}
clb_pack PLB_1 {fifo_inst.rx_fifo_inst.rRamRdAddr_RNI0S8U[0]_LC_27, fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_0_c_RNIAHVB_LC_44, fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_1_c_RNICK0C_LC_45, fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_2_c_RNII9N9_LC_46, fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_3_c_RNIGQ2C_LC_47, fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_4_c_RNIIT3C_LC_48, fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_5_c_RNIK05C_LC_49, fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_6_c_RNIM36C_LC_50}
ble_pack fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_7_c_RNIO67C_LC_51 {fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_7_c_RNIO67C}
ble_pack fifo_inst.rx_fifo_inst.rRamRdAddr[8]_LC_383 {fifo_inst.rx_fifo_inst.rRamRdAddr[8], fifo_inst.rx_fifo_inst.rRamRdAddr_8_THRU_LUT4_0}
clb_pack PLB_2 {fifo_inst.rx_fifo_inst.un1_rRamRdAddr_cry_7_c_RNIO67C_LC_51, fifo_inst.rx_fifo_inst.rRamRdAddr[8]_LC_383}
ble_pack fifo_inst.rx_fifo_inst.rRamWrAddr_RNI9D19[0]_LC_28 {fifo_inst.rx_fifo_inst.un1_rRamWrAddr_cry_0_c, fifo_inst.rx_fifo_inst.rRamWrAddr_RNI9D19[0]}
ble_pack fifo_inst.rx_fifo_inst.rRamWrAddr[1]_LC_29 {fifo_inst.rx_fifo_inst.rRamWrAddr[1], fifo_inst.rx_fifo_inst.un1_rRamWrAddr_cry_1_c, fifo_inst.rx_fifo_inst.rRamWrAddr_RNO[1]}
ble_pack fifo_inst.rx_fifo_inst.rRamWrAddr[2]_LC_30 {fifo_inst.rx_fifo_inst.rRamWrAddr[2], fifo_inst.rx_fifo_inst.un1_rRamWrAddr_cry_2_c, fifo_inst.rx_fifo_inst.rRamWrAddr_RNO[2]}
ble_pack fifo_inst.rx_fifo_inst.un1_rRamWrAddr_cry_2_c_RNIOTMG_LC_52 {fifo_inst.rx_fifo_inst.un1_rRamWrAddr_cry_3_c, fifo_inst.rx_fifo_inst.un1_rRamWrAddr_cry_2_c_RNIOTMG}
ble_pack fifo_inst.rx_fifo_inst.rRamWrAddr[4]_LC_31 {fifo_inst.rx_fifo_inst.rRamWrAddr[4], fifo_inst.rx_fifo_inst.un1_rRamWrAddr_cry_4_c, fifo_inst.rx_fifo_inst.rRamWrAddr_RNO[4]}
ble_pack fifo_inst.rx_fifo_inst.rRamWrAddr[5]_LC_32 {fifo_inst.rx_fifo_inst.rRamWrAddr[5], fifo_inst.rx_fifo_inst.un1_rRamWrAddr_cry_5_c, fifo_inst.rx_fifo_inst.rRamWrAddr_RNO[5]}
ble_pack fifo_inst.rx_fifo_inst.rRamWrAddr[6]_LC_33 {fifo_inst.rx_fifo_inst.rRamWrAddr[6], fifo_inst.rx_fifo_inst.un1_rRamWrAddr_cry_6_c, fifo_inst.rx_fifo_inst.rRamWrAddr_RNO[6]}
ble_pack fifo_inst.rx_fifo_inst.rRamWrAddr[7]_LC_34 {fifo_inst.rx_fifo_inst.rRamWrAddr[7], fifo_inst.rx_fifo_inst.un1_rRamWrAddr_cry_7_c, fifo_inst.rx_fifo_inst.rRamWrAddr_RNO[7]}
clb_pack PLB_3 {fifo_inst.rx_fifo_inst.rRamWrAddr_RNI9D19[0]_LC_28, fifo_inst.rx_fifo_inst.rRamWrAddr[1]_LC_29, fifo_inst.rx_fifo_inst.rRamWrAddr[2]_LC_30, fifo_inst.rx_fifo_inst.un1_rRamWrAddr_cry_2_c_RNIOTMG_LC_52, fifo_inst.rx_fifo_inst.rRamWrAddr[4]_LC_31, fifo_inst.rx_fifo_inst.rRamWrAddr[5]_LC_32, fifo_inst.rx_fifo_inst.rRamWrAddr[6]_LC_33, fifo_inst.rx_fifo_inst.rRamWrAddr[7]_LC_34}
ble_pack fifo_inst.rx_fifo_inst.rRamWrAddr[8]_LC_35 {fifo_inst.rx_fifo_inst.rRamWrAddr[8], fifo_inst.rx_fifo_inst.rRamWrAddr_RNO[8]}
clb_pack PLB_4 {fifo_inst.rx_fifo_inst.rRamWrAddr[8]_LC_35}
ble_pack fifo_inst.tx_fifo_inst.rRamRdAddr_RNI9KL42[0]_LC_67 {fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_0_c, fifo_inst.tx_fifo_inst.rRamRdAddr_RNI9KL42[0]}
ble_pack fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_0_c_RNIE7TP_LC_76 {fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_1_c, fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_0_c_RNIE7TP}
ble_pack fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_1_c_RNIGAUP_LC_77 {fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_2_c, fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_1_c_RNIGAUP}
ble_pack fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_2_c_RNIMVKN_LC_78 {fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_3_c, fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_2_c_RNIMVKN}
ble_pack fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_3_c_RNIKG0Q_LC_79 {fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_4_c, fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_3_c_RNIKG0Q}
ble_pack fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_4_c_RNIMJ1Q_LC_80 {fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_5_c, fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_4_c_RNIMJ1Q}
ble_pack fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_5_c_RNIOM2Q_LC_81 {fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_6_c, fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_5_c_RNIOM2Q}
ble_pack fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_6_c_RNIQP3Q_LC_82 {fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_7_c, fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_6_c_RNIQP3Q}
clb_pack PLB_5 {fifo_inst.tx_fifo_inst.rRamRdAddr_RNI9KL42[0]_LC_67, fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_0_c_RNIE7TP_LC_76, fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_1_c_RNIGAUP_LC_77, fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_2_c_RNIMVKN_LC_78, fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_3_c_RNIKG0Q_LC_79, fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_4_c_RNIMJ1Q_LC_80, fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_5_c_RNIOM2Q_LC_81, fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_6_c_RNIQP3Q_LC_82}
ble_pack fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_7_c_RNISS4Q_LC_83 {fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_7_c_RNISS4Q}
ble_pack fifo_inst.tx_fifo_inst.rRamRdAddr[8]_LC_391 {fifo_inst.tx_fifo_inst.rRamRdAddr[8], fifo_inst.tx_fifo_inst.rRamRdAddr_8_THRU_LUT4_0}
clb_pack PLB_6 {fifo_inst.tx_fifo_inst.un1_rRamRdAddr_cry_7_c_RNISS4Q_LC_83, fifo_inst.tx_fifo_inst.rRamRdAddr[8]_LC_391}
ble_pack fifo_inst.tx_fifo_inst.rRamWrAddr_RNI10581[0]_LC_68 {fifo_inst.tx_fifo_inst.un1_rRamWrAddr_cry_0_c, fifo_inst.tx_fifo_inst.rRamWrAddr_RNI10581[0]}
ble_pack fifo_inst.tx_fifo_inst.rRamWrAddr[1]_LC_69 {fifo_inst.tx_fifo_inst.rRamWrAddr[1], fifo_inst.tx_fifo_inst.un1_rRamWrAddr_cry_1_c, fifo_inst.tx_fifo_inst.rRamWrAddr_RNO[1]}
ble_pack fifo_inst.tx_fifo_inst.rRamWrAddr[2]_LC_70 {fifo_inst.tx_fifo_inst.rRamWrAddr[2], fifo_inst.tx_fifo_inst.un1_rRamWrAddr_cry_2_c, fifo_inst.tx_fifo_inst.rRamWrAddr_RNO[2]}
ble_pack fifo_inst.tx_fifo_inst.un1_rRamWrAddr_cry_2_c_RNISJKU_LC_84 {fifo_inst.tx_fifo_inst.un1_rRamWrAddr_cry_3_c, fifo_inst.tx_fifo_inst.un1_rRamWrAddr_cry_2_c_RNISJKU}
ble_pack fifo_inst.tx_fifo_inst.rRamWrAddr[4]_LC_71 {fifo_inst.tx_fifo_inst.rRamWrAddr[4], fifo_inst.tx_fifo_inst.un1_rRamWrAddr_cry_4_c, fifo_inst.tx_fifo_inst.rRamWrAddr_RNO[4]}
ble_pack fifo_inst.tx_fifo_inst.rRamWrAddr[5]_LC_72 {fifo_inst.tx_fifo_inst.rRamWrAddr[5], fifo_inst.tx_fifo_inst.un1_rRamWrAddr_cry_5_c, fifo_inst.tx_fifo_inst.rRamWrAddr_RNO[5]}
ble_pack fifo_inst.tx_fifo_inst.rRamWrAddr[6]_LC_73 {fifo_inst.tx_fifo_inst.rRamWrAddr[6], fifo_inst.tx_fifo_inst.un1_rRamWrAddr_cry_6_c, fifo_inst.tx_fifo_inst.rRamWrAddr_RNO[6]}
ble_pack fifo_inst.tx_fifo_inst.rRamWrAddr[7]_LC_74 {fifo_inst.tx_fifo_inst.rRamWrAddr[7], fifo_inst.tx_fifo_inst.un1_rRamWrAddr_cry_7_c, fifo_inst.tx_fifo_inst.rRamWrAddr_RNO[7]}
clb_pack PLB_7 {fifo_inst.tx_fifo_inst.rRamWrAddr_RNI10581[0]_LC_68, fifo_inst.tx_fifo_inst.rRamWrAddr[1]_LC_69, fifo_inst.tx_fifo_inst.rRamWrAddr[2]_LC_70, fifo_inst.tx_fifo_inst.un1_rRamWrAddr_cry_2_c_RNISJKU_LC_84, fifo_inst.tx_fifo_inst.rRamWrAddr[4]_LC_71, fifo_inst.tx_fifo_inst.rRamWrAddr[5]_LC_72, fifo_inst.tx_fifo_inst.rRamWrAddr[6]_LC_73, fifo_inst.tx_fifo_inst.rRamWrAddr[7]_LC_74}
ble_pack fifo_inst.tx_fifo_inst.rRamWrAddr[8]_LC_75 {fifo_inst.tx_fifo_inst.rRamWrAddr[8], fifo_inst.tx_fifo_inst.rRamWrAddr_RNO[8]}
clb_pack PLB_8 {fifo_inst.tx_fifo_inst.rRamWrAddr[8]_LC_75}
ble_pack uart_inst0.rx_uart_fifo_inst.rRamRdAddr_RNID4JC2[0]_LC_114 {uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_0_c, uart_inst0.rx_uart_fifo_inst.rRamRdAddr_RNID4JC2[0]}
ble_pack uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_0_c_RNIK0HS_LC_143 {uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_1_c, uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_0_c_RNIK0HS}
ble_pack uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_1_c_RNIM3IS_LC_144 {uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_2_c, uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_1_c_RNIM3IS}
ble_pack uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_2_c_RNIO6JS_LC_145 {uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_3_c, uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_2_c_RNIO6JS}
ble_pack uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_3_c_RNIQ9KS_LC_146 {uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_4_c, uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_3_c_RNIQ9KS}
ble_pack uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_4_c_RNISCLS_LC_147 {uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_5_c, uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_4_c_RNISCLS}
ble_pack uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_5_c_RNIUFMS_LC_148 {uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_6_c, uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_5_c_RNIUFMS}
ble_pack uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_6_c_RNI0JNS_LC_149 {uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c, uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_6_c_RNI0JNS}
clb_pack PLB_9 {uart_inst0.rx_uart_fifo_inst.rRamRdAddr_RNID4JC2[0]_LC_114, uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_0_c_RNIK0HS_LC_143, uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_1_c_RNIM3IS_LC_144, uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_2_c_RNIO6JS_LC_145, uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_3_c_RNIQ9KS_LC_146, uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_4_c_RNISCLS_LC_147, uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_5_c_RNIUFMS_LC_148, uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_6_c_RNI0JNS_LC_149}
ble_pack uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c_RNI2MOS_LC_150 {uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c_RNI2MOS}
clb_pack PLB_10 {uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c_RNI2MOS_LC_150}
ble_pack uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNO_0[0]_LC_121 {uart_inst0.rx_uart_fifo_inst.un1_rRamWrAddr_cry_0_c, uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNO_0[0]}
ble_pack uart_inst0.rx_uart_fifo_inst.rRamWrAddr[1]_LC_123 {uart_inst0.rx_uart_fifo_inst.rRamWrAddr[1], uart_inst0.rx_uart_fifo_inst.un1_rRamWrAddr_cry_1_c, uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNO[1]}
ble_pack uart_inst0.rx_uart_fifo_inst.rRamWrAddr[2]_LC_124 {uart_inst0.rx_uart_fifo_inst.rRamWrAddr[2], uart_inst0.rx_uart_fifo_inst.un1_rRamWrAddr_cry_2_c, uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNO[2]}
ble_pack uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNO_0[3]_LC_122 {uart_inst0.rx_uart_fifo_inst.un1_rRamWrAddr_cry_3_c, uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNO_0[3]}
ble_pack uart_inst0.rx_uart_fifo_inst.rRamWrAddr[4]_LC_126 {uart_inst0.rx_uart_fifo_inst.rRamWrAddr[4], uart_inst0.rx_uart_fifo_inst.un1_rRamWrAddr_cry_4_c, uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNO[4]}
ble_pack uart_inst0.rx_uart_fifo_inst.rRamWrAddr[5]_LC_127 {uart_inst0.rx_uart_fifo_inst.rRamWrAddr[5], uart_inst0.rx_uart_fifo_inst.un1_rRamWrAddr_cry_5_c, uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNO[5]}
ble_pack uart_inst0.rx_uart_fifo_inst.rRamWrAddr[6]_LC_128 {uart_inst0.rx_uart_fifo_inst.rRamWrAddr[6], uart_inst0.rx_uart_fifo_inst.un1_rRamWrAddr_cry_6_c, uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNO[6]}
ble_pack uart_inst0.rx_uart_fifo_inst.rRamWrAddr[7]_LC_129 {uart_inst0.rx_uart_fifo_inst.rRamWrAddr[7], uart_inst0.rx_uart_fifo_inst.un1_rRamWrAddr_cry_7_c, uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNO[7]}
clb_pack PLB_11 {uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNO_0[0]_LC_121, uart_inst0.rx_uart_fifo_inst.rRamWrAddr[1]_LC_123, uart_inst0.rx_uart_fifo_inst.rRamWrAddr[2]_LC_124, uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNO_0[3]_LC_122, uart_inst0.rx_uart_fifo_inst.rRamWrAddr[4]_LC_126, uart_inst0.rx_uart_fifo_inst.rRamWrAddr[5]_LC_127, uart_inst0.rx_uart_fifo_inst.rRamWrAddr[6]_LC_128, uart_inst0.rx_uart_fifo_inst.rRamWrAddr[7]_LC_129}
ble_pack uart_inst0.rx_uart_fifo_inst.rRamWrAddr[8]_LC_130 {uart_inst0.rx_uart_fifo_inst.rRamWrAddr[8], uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNO[8]}
clb_pack PLB_12 {uart_inst0.rx_uart_fifo_inst.rRamWrAddr[8]_LC_130}
ble_pack uart_inst0.tx_uart_fifo_inst.rRamRdAddr_RNIBDOK2[0]_LC_208 {uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_0_c, uart_inst0.tx_uart_fifo_inst.rRamRdAddr_RNIBDOK2[0]}
ble_pack uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_0_c_RNIOA54_LC_239 {uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_1_c, uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_0_c_RNIOA54}
ble_pack uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_1_c_RNIQD64_LC_240 {uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_2_c, uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_1_c_RNIQD64}
ble_pack uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_2_c_RNISG74_LC_241 {uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_3_c, uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_2_c_RNISG74}
ble_pack uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_3_c_RNIUJ84_LC_242 {uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_4_c, uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_3_c_RNIUJ84}
ble_pack uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_4_c_RNI0N94_LC_243 {uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_5_c, uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_4_c_RNI0N94}
ble_pack uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_5_c_RNI2QA4_LC_244 {uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_6_c, uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_5_c_RNI2QA4}
ble_pack uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_6_c_RNI4TB4_LC_245 {uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c, uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_6_c_RNI4TB4}
clb_pack PLB_13 {uart_inst0.tx_uart_fifo_inst.rRamRdAddr_RNIBDOK2[0]_LC_208, uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_0_c_RNIOA54_LC_239, uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_1_c_RNIQD64_LC_240, uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_2_c_RNISG74_LC_241, uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_3_c_RNIUJ84_LC_242, uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_4_c_RNI0N94_LC_243, uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_5_c_RNI2QA4_LC_244, uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_6_c_RNI4TB4_LC_245}
ble_pack uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c_RNI60D4_LC_246 {uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c_RNI60D4}
clb_pack PLB_14 {uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c_RNI60D4_LC_246}
ble_pack uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNO_0[0]_LC_218 {uart_inst0.tx_uart_fifo_inst.un1_rRamWrAddr_cry_0_c, uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNO_0[0]}
ble_pack uart_inst0.tx_uart_fifo_inst.rRamWrAddr[1]_LC_220 {uart_inst0.tx_uart_fifo_inst.rRamWrAddr[1], uart_inst0.tx_uart_fifo_inst.un1_rRamWrAddr_cry_1_c, uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNO[1]}
ble_pack uart_inst0.tx_uart_fifo_inst.rRamWrAddr[2]_LC_221 {uart_inst0.tx_uart_fifo_inst.rRamWrAddr[2], uart_inst0.tx_uart_fifo_inst.un1_rRamWrAddr_cry_2_c, uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNO[2]}
ble_pack uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNO_0[3]_LC_219 {uart_inst0.tx_uart_fifo_inst.un1_rRamWrAddr_cry_3_c, uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNO_0[3]}
ble_pack uart_inst0.tx_uart_fifo_inst.rRamWrAddr[4]_LC_223 {uart_inst0.tx_uart_fifo_inst.rRamWrAddr[4], uart_inst0.tx_uart_fifo_inst.un1_rRamWrAddr_cry_4_c, uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNO[4]}
ble_pack uart_inst0.tx_uart_fifo_inst.rRamWrAddr[5]_LC_224 {uart_inst0.tx_uart_fifo_inst.rRamWrAddr[5], uart_inst0.tx_uart_fifo_inst.un1_rRamWrAddr_cry_5_c, uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNO[5]}
ble_pack uart_inst0.tx_uart_fifo_inst.rRamWrAddr[6]_LC_225 {uart_inst0.tx_uart_fifo_inst.rRamWrAddr[6], uart_inst0.tx_uart_fifo_inst.un1_rRamWrAddr_cry_6_c, uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNO[6]}
ble_pack uart_inst0.tx_uart_fifo_inst.rRamWrAddr[7]_LC_226 {uart_inst0.tx_uart_fifo_inst.rRamWrAddr[7], uart_inst0.tx_uart_fifo_inst.un1_rRamWrAddr_cry_7_c, uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNO[7]}
clb_pack PLB_15 {uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNO_0[0]_LC_218, uart_inst0.tx_uart_fifo_inst.rRamWrAddr[1]_LC_220, uart_inst0.tx_uart_fifo_inst.rRamWrAddr[2]_LC_221, uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNO_0[3]_LC_219, uart_inst0.tx_uart_fifo_inst.rRamWrAddr[4]_LC_223, uart_inst0.tx_uart_fifo_inst.rRamWrAddr[5]_LC_224, uart_inst0.tx_uart_fifo_inst.rRamWrAddr[6]_LC_225, uart_inst0.tx_uart_fifo_inst.rRamWrAddr[7]_LC_226}
ble_pack uart_inst0.tx_uart_fifo_inst.rRamWrAddr[8]_LC_227 {uart_inst0.tx_uart_fifo_inst.rRamWrAddr[8], uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNO[8]}
clb_pack PLB_16 {uart_inst0.tx_uart_fifo_inst.rRamWrAddr[8]_LC_227}
ble_pack uart_inst0.uart_inst0.tx_clk_divider[0]_LC_336 {uart_inst0.uart_inst0.tx_clk_divider[0], uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_0_s1_c, uart_inst0.uart_inst0.tx_clk_divider_RNO[0]}
ble_pack uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_0_s1_THRU_LUT4_0_LC_452 {uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_1_s1_c, uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_0_s1_THRU_LUT4_0}
ble_pack uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_1_s1_THRU_LUT4_0_LC_456 {uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_2_s1_c, uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_1_s1_THRU_LUT4_0}
ble_pack uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_2_s1_THRU_LUT4_0_LC_457 {uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_3_s1_c, uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_2_s1_THRU_LUT4_0}
ble_pack uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_3_s1_THRU_LUT4_0_LC_458 {uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_4_s1_c, uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_3_s1_THRU_LUT4_0}
ble_pack uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_4_s1_THRU_LUT4_0_LC_459 {uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_5_s1_c, uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_4_s1_THRU_LUT4_0}
ble_pack uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_5_s1_THRU_LUT4_0_LC_460 {uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_6_s1_c, uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_5_s1_THRU_LUT4_0}
ble_pack uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_6_s1_THRU_LUT4_0_LC_461 {uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_7_s1_c, uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_6_s1_THRU_LUT4_0}
clb_pack PLB_17 {uart_inst0.uart_inst0.tx_clk_divider[0]_LC_336, uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_0_s1_THRU_LUT4_0_LC_452, uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_1_s1_THRU_LUT4_0_LC_456, uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_2_s1_THRU_LUT4_0_LC_457, uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_3_s1_THRU_LUT4_0_LC_458, uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_4_s1_THRU_LUT4_0_LC_459, uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_5_s1_THRU_LUT4_0_LC_460, uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_6_s1_THRU_LUT4_0_LC_461}
ble_pack uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_7_s1_THRU_LUT4_0_LC_462 {uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_8_s1_c, uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_7_s1_THRU_LUT4_0}
ble_pack uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_8_s1_THRU_LUT4_0_LC_463 {uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_9_s1_c, uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_8_s1_THRU_LUT4_0}
ble_pack uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_9_s1_THRU_LUT4_0_LC_464 {uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_10_s1_c, uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_9_s1_THRU_LUT4_0}
ble_pack uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_10_s1_THRU_LUT4_0_LC_453 {uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_11_s1_c, uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_10_s1_THRU_LUT4_0}
ble_pack uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_11_s1_THRU_LUT4_0_LC_454 {uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_12_s1_c, uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_11_s1_THRU_LUT4_0}
ble_pack uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_12_s1_THRU_LUT4_0_LC_455 {uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_13_s1_c, uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_12_s1_THRU_LUT4_0}
ble_pack uart_inst0.uart_inst0.tx_clk_divider_esr[14]_LC_353 {uart_inst0.uart_inst0.tx_clk_divider_esr[14], uart_inst0.uart_inst0.tx_clk_divider_esr_RNO[14]}
clb_pack PLB_18 {uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_7_s1_THRU_LUT4_0_LC_462, uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_8_s1_THRU_LUT4_0_LC_463, uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_9_s1_THRU_LUT4_0_LC_464, uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_10_s1_THRU_LUT4_0_LC_453, uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_11_s1_THRU_LUT4_0_LC_454, uart_inst0.uart_inst0.un1_tx_clk_divider_1_cry_12_s1_THRU_LUT4_0_LC_455, uart_inst0.uart_inst0.tx_clk_divider_esr[14]_LC_353}
ble_pack uart_inst0.uart_inst0.rx_countdown_cry_c[0]_LC_466 {uart_inst0.uart_inst0.rx_countdown_cry_c[0]}
ble_pack uart_inst0.uart_inst0.rx_countdown_RNO_0[1]_LC_295 {uart_inst0.uart_inst0.rx_countdown_cry_c[1], uart_inst0.uart_inst0.rx_countdown_RNO_0[1]}
ble_pack uart_inst0.uart_inst0.rx_countdown_RNO_0[2]_LC_296 {uart_inst0.uart_inst0.rx_countdown_cry_c[2], uart_inst0.uart_inst0.rx_countdown_RNO_0[2]}
ble_pack uart_inst0.uart_inst0.rx_countdown_RNO_0[3]_LC_297 {uart_inst0.uart_inst0.rx_countdown_cry_c[3], uart_inst0.uart_inst0.rx_countdown_RNO_0[3]}
ble_pack uart_inst0.uart_inst0.rx_countdown_cry_3_THRU_LUT4_0_LC_451 {uart_inst0.uart_inst0.rx_countdown_cry_c[4], uart_inst0.uart_inst0.rx_countdown_cry_3_THRU_LUT4_0}
ble_pack uart_inst0.uart_inst0.rx_countdown[5]_LC_302 {uart_inst0.uart_inst0.rx_countdown[5], uart_inst0.uart_inst0.rx_countdown_RNO[5]}
clb_pack PLB_19 {uart_inst0.uart_inst0.rx_countdown_cry_c[0]_LC_466, uart_inst0.uart_inst0.rx_countdown_RNO_0[1]_LC_295, uart_inst0.uart_inst0.rx_countdown_RNO_0[2]_LC_296, uart_inst0.uart_inst0.rx_countdown_RNO_0[3]_LC_297, uart_inst0.uart_inst0.rx_countdown_cry_3_THRU_LUT4_0_LC_451, uart_inst0.uart_inst0.rx_countdown[5]_LC_302}
ble_pack uart_inst0.uart_inst0.un2_rx_clk_divider_cry_0_c_LC_467 {uart_inst0.uart_inst0.un2_rx_clk_divider_cry_0_c}
ble_pack uart_inst0.uart_inst0.rx_clk_divider[1]_LC_275 {uart_inst0.uart_inst0.rx_clk_divider[1], uart_inst0.uart_inst0.un2_rx_clk_divider_cry_1_c, uart_inst0.uart_inst0.rx_clk_divider_RNO[1]}
ble_pack uart_inst0.uart_inst0.rx_clk_divider[2]_LC_281 {uart_inst0.uart_inst0.rx_clk_divider[2], uart_inst0.uart_inst0.un2_rx_clk_divider_cry_2_c, uart_inst0.uart_inst0.rx_clk_divider_RNO[2]}
ble_pack uart_inst0.uart_inst0.rx_clk_divider[3]_LC_282 {uart_inst0.uart_inst0.rx_clk_divider[3], uart_inst0.uart_inst0.un2_rx_clk_divider_cry_3_c, uart_inst0.uart_inst0.rx_clk_divider_RNO[3]}
ble_pack uart_inst0.uart_inst0.rx_clk_divider[4]_LC_283 {uart_inst0.uart_inst0.rx_clk_divider[4], uart_inst0.uart_inst0.un2_rx_clk_divider_cry_4_c, uart_inst0.uart_inst0.rx_clk_divider_RNO[4]}
ble_pack uart_inst0.uart_inst0.rx_clk_divider[5]_LC_284 {uart_inst0.uart_inst0.rx_clk_divider[5], uart_inst0.uart_inst0.un2_rx_clk_divider_cry_5_c, uart_inst0.uart_inst0.rx_clk_divider_RNO[5]}
ble_pack uart_inst0.uart_inst0.rx_clk_divider[6]_LC_285 {uart_inst0.uart_inst0.rx_clk_divider[6], uart_inst0.uart_inst0.un2_rx_clk_divider_cry_6_c, uart_inst0.uart_inst0.rx_clk_divider_RNO[6]}
ble_pack uart_inst0.uart_inst0.rx_clk_divider[7]_LC_286 {uart_inst0.uart_inst0.rx_clk_divider[7], uart_inst0.uart_inst0.un2_rx_clk_divider_cry_7_c, uart_inst0.uart_inst0.rx_clk_divider_RNO[7]}
clb_pack PLB_20 {uart_inst0.uart_inst0.un2_rx_clk_divider_cry_0_c_LC_467, uart_inst0.uart_inst0.rx_clk_divider[1]_LC_275, uart_inst0.uart_inst0.rx_clk_divider[2]_LC_281, uart_inst0.uart_inst0.rx_clk_divider[3]_LC_282, uart_inst0.uart_inst0.rx_clk_divider[4]_LC_283, uart_inst0.uart_inst0.rx_clk_divider[5]_LC_284, uart_inst0.uart_inst0.rx_clk_divider[6]_LC_285, uart_inst0.uart_inst0.rx_clk_divider[7]_LC_286}
ble_pack uart_inst0.uart_inst0.rx_clk_divider[8]_LC_287 {uart_inst0.uart_inst0.rx_clk_divider[8], uart_inst0.uart_inst0.un2_rx_clk_divider_cry_8_c, uart_inst0.uart_inst0.rx_clk_divider_RNO[8]}
ble_pack uart_inst0.uart_inst0.rx_clk_divider[9]_LC_288 {uart_inst0.uart_inst0.rx_clk_divider[9], uart_inst0.uart_inst0.un2_rx_clk_divider_cry_9_c, uart_inst0.uart_inst0.rx_clk_divider_RNO[9]}
ble_pack uart_inst0.uart_inst0.rx_clk_divider[10]_LC_276 {uart_inst0.uart_inst0.rx_clk_divider[10], uart_inst0.uart_inst0.un2_rx_clk_divider_cry_10_c, uart_inst0.uart_inst0.rx_clk_divider_RNO[10]}
ble_pack uart_inst0.uart_inst0.rx_clk_divider[11]_LC_277 {uart_inst0.uart_inst0.rx_clk_divider[11], uart_inst0.uart_inst0.un2_rx_clk_divider_cry_11_c, uart_inst0.uart_inst0.rx_clk_divider_RNO[11]}
ble_pack uart_inst0.uart_inst0.rx_clk_divider[12]_LC_278 {uart_inst0.uart_inst0.rx_clk_divider[12], uart_inst0.uart_inst0.un2_rx_clk_divider_cry_12_c, uart_inst0.uart_inst0.rx_clk_divider_RNO[12]}
ble_pack uart_inst0.uart_inst0.rx_clk_divider[13]_LC_279 {uart_inst0.uart_inst0.rx_clk_divider[13], uart_inst0.uart_inst0.un2_rx_clk_divider_cry_13_c, uart_inst0.uart_inst0.rx_clk_divider_RNO[13]}
ble_pack uart_inst0.uart_inst0.rx_clk_divider[14]_LC_280 {uart_inst0.uart_inst0.rx_clk_divider[14], uart_inst0.uart_inst0.rx_clk_divider_RNO[14]}
clb_pack PLB_21 {uart_inst0.uart_inst0.rx_clk_divider[8]_LC_287, uart_inst0.uart_inst0.rx_clk_divider[9]_LC_288, uart_inst0.uart_inst0.rx_clk_divider[10]_LC_276, uart_inst0.uart_inst0.rx_clk_divider[11]_LC_277, uart_inst0.uart_inst0.rx_clk_divider[12]_LC_278, uart_inst0.uart_inst0.rx_clk_divider[13]_LC_279, uart_inst0.uart_inst0.rx_clk_divider[14]_LC_280}
ble_pack fifo_inst.ft2232h_inst.rFifoState[0]_LC_1 {fifo_inst.ft2232h_inst.rFifoState[0], fifo_inst.ft2232h_inst.rFifoState_RNO[0]}
ble_pack fifo_inst.ft2232h_inst.rFifoState_RNIM35O[0]_LC_0 {fifo_inst.ft2232h_inst.rFifoState_RNIM35O[0]}
ble_pack uart_inst0.tx_uart_fifo_inst.un1_rFifoState_12_0_i_LC_237 {uart_inst0.tx_uart_fifo_inst.un1_rFifoState_12_0_i}
ble_pack fifo_inst.ft2232h_inst.rTxRdEn_esr_RNO_LC_14 {fifo_inst.ft2232h_inst.rTxRdEn_esr_RNO}
ble_pack uart_inst0.tx_uart_fifo_inst.un1_rFifoState_1_sqmuxa_0_i_LC_238 {uart_inst0.tx_uart_fifo_inst.un1_rFifoState_1_sqmuxa_0_i}
ble_pack fifo_inst.ft2232h_inst.rTxBusReady_esr_RNO_LC_13 {fifo_inst.ft2232h_inst.rTxBusReady_esr_RNO}
ble_pack uart_inst0.tx_uart_fifo_inst.m23_LC_159 {uart_inst0.tx_uart_fifo_inst.m23}
ble_pack fifo_inst.ft2232h_inst.rFifoState[4]_LC_163 {fifo_inst.ft2232h_inst.rFifoState[4], uart_inst0.tx_uart_fifo_inst.m42}
clb_pack PLB_22 {fifo_inst.ft2232h_inst.rFifoState[0]_LC_1, fifo_inst.ft2232h_inst.rFifoState_RNIM35O[0]_LC_0, uart_inst0.tx_uart_fifo_inst.un1_rFifoState_12_0_i_LC_237, fifo_inst.ft2232h_inst.rTxRdEn_esr_RNO_LC_14, uart_inst0.tx_uart_fifo_inst.un1_rFifoState_1_sqmuxa_0_i_LC_238, fifo_inst.ft2232h_inst.rTxBusReady_esr_RNO_LC_13, uart_inst0.tx_uart_fifo_inst.m23_LC_159, fifo_inst.ft2232h_inst.rFifoState[4]_LC_163}
ble_pack fifo_inst.rx_fifo_inst.rDataCount_RNILHIG[0]_LC_17 {fifo_inst.rx_fifo_inst.rDataCount_RNILHIG[0]}
ble_pack fifo_inst.rx_fifo_inst.rDataCount[3]_LC_24 {fifo_inst.rx_fifo_inst.rDataCount[3], fifo_inst.rx_fifo_inst.rDataCount_RNO[3]}
ble_pack uart_inst0.tx_uart_fifo_inst.m12_LC_153 {uart_inst0.tx_uart_fifo_inst.m12}
ble_pack fifo_inst.ft2232h_inst.rRxWrEn_LC_11 {fifo_inst.ft2232h_inst.rRxWrEn, fifo_inst.ft2232h_inst.rRxWrEn_RNO}
ble_pack fifo_inst.rx_fifo_inst.rDataCount_fast[3]_LC_26 {fifo_inst.rx_fifo_inst.rDataCount_fast[3], fifo_inst.rx_fifo_inst.rDataCount_fast_RNO[3]}
ble_pack uart_inst0.tx_uart_fifo_inst.m15_ns_LC_155 {uart_inst0.tx_uart_fifo_inst.m15_ns}
ble_pack uart_inst0.tx_uart_fifo_inst.m15_x0_LC_156 {uart_inst0.tx_uart_fifo_inst.m15_x0}
ble_pack fifo_inst.rx_fifo_inst.rDataCount[1]_LC_20 {fifo_inst.rx_fifo_inst.rDataCount[1], fifo_inst.rx_fifo_inst.rDataCount_RNO[1]}
clb_pack PLB_23 {fifo_inst.rx_fifo_inst.rDataCount_RNILHIG[0]_LC_17, fifo_inst.rx_fifo_inst.rDataCount[3]_LC_24, uart_inst0.tx_uart_fifo_inst.m12_LC_153, fifo_inst.ft2232h_inst.rRxWrEn_LC_11, fifo_inst.rx_fifo_inst.rDataCount_fast[3]_LC_26, uart_inst0.tx_uart_fifo_inst.m15_ns_LC_155, uart_inst0.tx_uart_fifo_inst.m15_x0_LC_156, fifo_inst.rx_fifo_inst.rDataCount[1]_LC_20}
ble_pack fifo_inst.rx_fifo_inst.rDataCount_RNO_0[2]_LC_19 {fifo_inst.rx_fifo_inst.rDataCount_RNO_0[2]}
ble_pack fifo_inst.rx_fifo_inst.rDataCount[2]_LC_22 {fifo_inst.rx_fifo_inst.rDataCount[2], fifo_inst.rx_fifo_inst.rDataCount_RNO[2]}
ble_pack uart_inst0.tx_uart_fifo_inst.m17_LC_157 {uart_inst0.tx_uart_fifo_inst.m17}
ble_pack uart_inst0.tx_uart_fifo_inst.m14_LC_154 {uart_inst0.tx_uart_fifo_inst.m14}
ble_pack uart_inst0.tx_uart_fifo_inst.m65_bm_LC_174 {uart_inst0.tx_uart_fifo_inst.m65_bm}
ble_pack uart_inst0.tx_uart_fifo_inst.m65_ns_LC_175 {uart_inst0.tx_uart_fifo_inst.m65_ns}
ble_pack fifo_inst.rx_fifo_inst.rDataCount_fast[0]_LC_25 {fifo_inst.rx_fifo_inst.rDataCount_fast[0], fifo_inst.rx_fifo_inst.rDataCount_fast_RNO[0]}
ble_pack fifo_inst.rx_fifo_inst.rDataCount[0]_LC_18 {fifo_inst.rx_fifo_inst.rDataCount[0], fifo_inst.rx_fifo_inst.rDataCount_RNO[0]}
clb_pack PLB_24 {fifo_inst.rx_fifo_inst.rDataCount_RNO_0[2]_LC_19, fifo_inst.rx_fifo_inst.rDataCount[2]_LC_22, uart_inst0.tx_uart_fifo_inst.m17_LC_157, uart_inst0.tx_uart_fifo_inst.m14_LC_154, uart_inst0.tx_uart_fifo_inst.m65_bm_LC_174, uart_inst0.tx_uart_fifo_inst.m65_ns_LC_175, fifo_inst.rx_fifo_inst.rDataCount_fast[0]_LC_25, fifo_inst.rx_fifo_inst.rDataCount[0]_LC_18}
ble_pack fifo_inst.rx_fifo_inst.rDataCount_RNO_1[2]_LC_21 {fifo_inst.rx_fifo_inst.rDataCount_RNO_1[2]}
ble_pack fifo_inst.rx_fifo_inst.rDataCount_RNO_2[2]_LC_23 {fifo_inst.rx_fifo_inst.rDataCount_RNO_2[2]}
ble_pack uart_inst0.tx_uart_fifo_inst.m65_ns_1_LC_176 {uart_inst0.tx_uart_fifo_inst.m65_ns_1}
ble_pack rRxEn_LC_85 {rRxEn, rRxEn_RNO}
ble_pack uart_inst0.tx_uart_fifo_inst.rDataCount_RNID3RQ[3]_LC_196 {uart_inst0.tx_uart_fifo_inst.rDataCount_RNID3RQ[3]}
ble_pack uart_inst0.tx_uart_fifo_inst.rDataCount_RNI9H5T[3]_LC_194 {uart_inst0.tx_uart_fifo_inst.rDataCount_RNI9H5T[3]}
ble_pack rUartRxFlag_LC_408 {rUartRxFlag, rUartRxFlag_THRU_LUT4_0}
ble_pack uart_inst0.tx_uart_fifo_inst.rDataCount[3]_LC_207 {uart_inst0.tx_uart_fifo_inst.rDataCount[3], uart_inst0.tx_uart_fifo_inst.rDataCount_RNO[3]}
clb_pack PLB_25 {fifo_inst.rx_fifo_inst.rDataCount_RNO_1[2]_LC_21, fifo_inst.rx_fifo_inst.rDataCount_RNO_2[2]_LC_23, uart_inst0.tx_uart_fifo_inst.m65_ns_1_LC_176, rRxEn_LC_85, uart_inst0.tx_uart_fifo_inst.rDataCount_RNID3RQ[3]_LC_196, uart_inst0.tx_uart_fifo_inst.rDataCount_RNI9H5T[3]_LC_194, rUartRxFlag_LC_408, uart_inst0.tx_uart_fifo_inst.rDataCount[3]_LC_207}
ble_pack fifo_inst.tx_fifo_inst.rDataCount_RNIA7U81[2]_LC_54 {fifo_inst.tx_fifo_inst.rDataCount_RNIA7U81[2]}
ble_pack fifo_inst.tx_fifo_inst.rDataCount[3]_LC_64 {fifo_inst.tx_fifo_inst.rDataCount[3], fifo_inst.tx_fifo_inst.rDataCount_RNO[3]}
ble_pack fifo_inst.tx_fifo_inst.rDataCount_RNIQ7UO[3]_LC_57 {fifo_inst.tx_fifo_inst.rDataCount_RNIQ7UO[3]}
ble_pack rTxEn_LC_53 {rTxEn, fifo_inst.tx_fifo_inst.rDataCount_RNI9VTA[3]}
ble_pack fifo_inst.tx_fifo_inst.rDataCount_fast[3]_LC_66 {fifo_inst.tx_fifo_inst.rDataCount_fast[3], fifo_inst.tx_fifo_inst.rDataCount_fast_RNO[3]}
ble_pack uart_inst0.tx_uart_fifo_inst.m8_ns_LC_191 {uart_inst0.tx_uart_fifo_inst.m8_ns}
ble_pack uart_inst0.tx_uart_fifo_inst.m8_x0_LC_192 {uart_inst0.tx_uart_fifo_inst.m8_x0}
ble_pack fifo_inst.tx_fifo_inst.rDataCount[0]_LC_58 {fifo_inst.tx_fifo_inst.rDataCount[0], fifo_inst.tx_fifo_inst.rDataCount_RNO[0]}
clb_pack PLB_26 {fifo_inst.tx_fifo_inst.rDataCount_RNIA7U81[2]_LC_54, fifo_inst.tx_fifo_inst.rDataCount[3]_LC_64, fifo_inst.tx_fifo_inst.rDataCount_RNIQ7UO[3]_LC_57, rTxEn_LC_53, fifo_inst.tx_fifo_inst.rDataCount_fast[3]_LC_66, uart_inst0.tx_uart_fifo_inst.m8_ns_LC_191, uart_inst0.tx_uart_fifo_inst.m8_x0_LC_192, fifo_inst.tx_fifo_inst.rDataCount[0]_LC_58}
ble_pack fifo_inst.tx_fifo_inst.rDataCount_RNO_0[2]_LC_59 {fifo_inst.tx_fifo_inst.rDataCount_RNO_0[2]}
ble_pack fifo_inst.tx_fifo_inst.rDataCount[2]_LC_62 {fifo_inst.tx_fifo_inst.rDataCount[2], fifo_inst.tx_fifo_inst.rDataCount_RNO[2]}
ble_pack fifo_inst.tx_fifo_inst.rDataCount_RNO_1[2]_LC_61 {fifo_inst.tx_fifo_inst.rDataCount_RNO_1[2]}
ble_pack fifo_inst.tx_fifo_inst.rDataCount_RNO_2[2]_LC_63 {fifo_inst.tx_fifo_inst.rDataCount_RNO_2[2]}
ble_pack fifo_inst.tx_fifo_inst.rDataCount_RNO_3[2]_LC_65 {fifo_inst.tx_fifo_inst.rDataCount_RNO_3[2]}
ble_pack fifo_inst.tx_fifo_inst.rDataCount[1]_LC_60 {fifo_inst.tx_fifo_inst.rDataCount[1], fifo_inst.tx_fifo_inst.rDataCount_RNO[1]}
ble_pack uart_inst0.tx_uart_fifo_inst.m10_LC_152 {uart_inst0.tx_uart_fifo_inst.m10}
ble_pack uart_inst0.tx_uart_fifo_inst.m7_LC_181 {uart_inst0.tx_uart_fifo_inst.m7}
clb_pack PLB_27 {fifo_inst.tx_fifo_inst.rDataCount_RNO_0[2]_LC_59, fifo_inst.tx_fifo_inst.rDataCount[2]_LC_62, fifo_inst.tx_fifo_inst.rDataCount_RNO_1[2]_LC_61, fifo_inst.tx_fifo_inst.rDataCount_RNO_2[2]_LC_63, fifo_inst.tx_fifo_inst.rDataCount_RNO_3[2]_LC_65, fifo_inst.tx_fifo_inst.rDataCount[1]_LC_60, uart_inst0.tx_uart_fifo_inst.m10_LC_152, uart_inst0.tx_uart_fifo_inst.m7_LC_181}
ble_pack uart_inst0.rx_uart_fifo_inst.rDataCount_RNI2JT81_0[2]_LC_97 {uart_inst0.rx_uart_fifo_inst.rDataCount_RNI2JT81_0[2]}
ble_pack uart_inst0.rx_uart_fifo_inst.rDataCount[0]_LC_104 {uart_inst0.rx_uart_fifo_inst.rDataCount[0], uart_inst0.rx_uart_fifo_inst.rDataCount_RNO[0]}
ble_pack uart_inst0.rx_uart_fifo_inst.rDataCount_RNI3V391[2]_LC_99 {uart_inst0.rx_uart_fifo_inst.rDataCount_RNI3V391[2]}
ble_pack uart_inst0.rx_uart_fifo_inst.rDataCount_RNIO7PT1[3]_LC_101 {uart_inst0.rx_uart_fifo_inst.rDataCount_RNIO7PT1[3]}
ble_pack rUartRxEn_LC_87 {rUartRxEn, rUartRxEn_RNO}
ble_pack uart_inst0.rx_uart_fifo_inst.rDataCount[1]_LC_108 {uart_inst0.rx_uart_fifo_inst.rDataCount[1], uart_inst0.rx_uart_fifo_inst.rDataCount_RNO[1]}
ble_pack uart_inst0.rx_uart_fifo_inst.rDataCount[2]_LC_109 {uart_inst0.rx_uart_fifo_inst.rDataCount[2], uart_inst0.rx_uart_fifo_inst.rDataCount_RNO[2]}
ble_pack uart_inst0.rx_uart_fifo_inst.rDataCount[3]_LC_110 {uart_inst0.rx_uart_fifo_inst.rDataCount[3], uart_inst0.rx_uart_fifo_inst.rDataCount_RNO[3]}
clb_pack PLB_28 {uart_inst0.rx_uart_fifo_inst.rDataCount_RNI2JT81_0[2]_LC_97, uart_inst0.rx_uart_fifo_inst.rDataCount[0]_LC_104, uart_inst0.rx_uart_fifo_inst.rDataCount_RNI3V391[2]_LC_99, uart_inst0.rx_uart_fifo_inst.rDataCount_RNIO7PT1[3]_LC_101, rUartRxEn_LC_87, uart_inst0.rx_uart_fifo_inst.rDataCount[1]_LC_108, uart_inst0.rx_uart_fifo_inst.rDataCount[2]_LC_109, uart_inst0.rx_uart_fifo_inst.rDataCount[3]_LC_110}
ble_pack uart_inst0.rx_uart_fifo_inst.rDataCount_RNI2JT81[2]_LC_98 {uart_inst0.rx_uart_fifo_inst.rDataCount_RNI2JT81[2]}
ble_pack uart_inst0.rx_uart_fifo_inst.rDataCount_RNO_0[2]_LC_106 {uart_inst0.rx_uart_fifo_inst.rDataCount_RNO_0[2]}
ble_pack uart_inst0.rx_uart_fifo_inst.rDataCount_RNIG8UP[3]_LC_100 {uart_inst0.rx_uart_fifo_inst.rDataCount_RNIG8UP[3]}
ble_pack uart_inst0.uart_inst0.rRxWrEn_LC_248 {uart_inst0.uart_inst0.rRxWrEn, uart_inst0.uart_inst0.rRxWrEn_RNO}
ble_pack uart_inst0.rx_uart_fifo_inst.rDataCount_RNO_0[3]_LC_107 {uart_inst0.rx_uart_fifo_inst.rDataCount_RNO_0[3]}
ble_pack uart_inst0.rx_uart_fifo_inst.rDataCount_RNO_0[1]_LC_105 {uart_inst0.rx_uart_fifo_inst.rDataCount_RNO_0[1]}
ble_pack uart_inst0.rx_uart_fifo_inst.rDataCount_RNITL9D2[2]_LC_102 {uart_inst0.rx_uart_fifo_inst.rDataCount_RNITL9D2[2]}
ble_pack uart_inst0.uart_inst0.rx_state_RNO_0[1]_LC_312 {uart_inst0.uart_inst0.rx_state_RNO_0[1]}
clb_pack PLB_29 {uart_inst0.rx_uart_fifo_inst.rDataCount_RNI2JT81[2]_LC_98, uart_inst0.rx_uart_fifo_inst.rDataCount_RNO_0[2]_LC_106, uart_inst0.rx_uart_fifo_inst.rDataCount_RNIG8UP[3]_LC_100, uart_inst0.uart_inst0.rRxWrEn_LC_248, uart_inst0.rx_uart_fifo_inst.rDataCount_RNO_0[3]_LC_107, uart_inst0.rx_uart_fifo_inst.rDataCount_RNO_0[1]_LC_105, uart_inst0.rx_uart_fifo_inst.rDataCount_RNITL9D2[2]_LC_102, uart_inst0.uart_inst0.rx_state_RNO_0[1]_LC_312}
ble_pack uart_inst0.rx_uart_fifo_inst.rRamRdAddr_RNI17A54[1]_LC_111 {uart_inst0.rx_uart_fifo_inst.rRamRdAddr_RNI17A54[1]}
ble_pack uart_inst0.rx_uart_fifo_inst.rRamRdAddr_RNIA1EC1[8]_LC_112 {uart_inst0.rx_uart_fifo_inst.rRamRdAddr_RNIA1EC1[8]}
ble_pack uart_inst0.rx_uart_fifo_inst.rRamRdAddr[3]_LC_116 {uart_inst0.rx_uart_fifo_inst.rRamRdAddr[3], uart_inst0.rx_uart_fifo_inst.rRamRdAddr_RNO[3]}
ble_pack uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_2_LC_137 {uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_2}
ble_pack uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_LC_134 {uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO}
ble_pack uart_inst0.rx_uart_fifo_inst.rRamRdAddr[0]_LC_115 {uart_inst0.rx_uart_fifo_inst.rRamRdAddr[0], uart_inst0.rx_uart_fifo_inst.rRamRdAddr_RNO[0]}
ble_pack uart_inst0.rx_uart_fifo_inst.rRamRdAddr[8]_LC_420 {uart_inst0.rx_uart_fifo_inst.rRamRdAddr[8], uart_inst0.rx_uart_fifo_inst.rRamRdAddr_8_THRU_LUT4_0}
ble_pack uart_inst0.rx_uart_fifo_inst.rRamRdAddr_RNIA98R1[4]_LC_113 {uart_inst0.rx_uart_fifo_inst.rRamRdAddr_RNIA98R1[4]}
clb_pack PLB_30 {uart_inst0.rx_uart_fifo_inst.rRamRdAddr_RNI17A54[1]_LC_111, uart_inst0.rx_uart_fifo_inst.rRamRdAddr_RNIA1EC1[8]_LC_112, uart_inst0.rx_uart_fifo_inst.rRamRdAddr[3]_LC_116, uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_2_LC_137, uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_LC_134, uart_inst0.rx_uart_fifo_inst.rRamRdAddr[0]_LC_115, uart_inst0.rx_uart_fifo_inst.rRamRdAddr[8]_LC_420, uart_inst0.rx_uart_fifo_inst.rRamRdAddr_RNIA98R1[4]_LC_113}
ble_pack uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNIMIH82[0]_LC_117 {uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNIMIH82[0]}
ble_pack uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNIRP0T[8]_LC_119 {uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNIRP0T[8]}
ble_pack uart_inst0.rx_uart_fifo_inst.rRamWrAddr[0]_LC_120 {uart_inst0.rx_uart_fifo_inst.rRamWrAddr[0], uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNO[0]}
ble_pack uart_inst0.rx_uart_fifo_inst.rRamWrAddr[3]_LC_125 {uart_inst0.rx_uart_fifo_inst.rRamWrAddr[3], uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNO[3]}
ble_pack uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNIMJ1Q1[4]_LC_118 {uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNIMJ1Q1[4]}
ble_pack uart_inst0.tx_uart_fifo_inst.N_84_mux_i_LC_151 {uart_inst0.tx_uart_fifo_inst.N_84_mux_i}
ble_pack uart_inst0.tx_uart_fifo_inst.m39_LC_162 {uart_inst0.tx_uart_fifo_inst.m39}
ble_pack uart_inst0.uart_inst0.wPllLocked_i_LC_375 {uart_inst0.uart_inst0.wPllLocked_i}
clb_pack PLB_31 {uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNIMIH82[0]_LC_117, uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNIRP0T[8]_LC_119, uart_inst0.rx_uart_fifo_inst.rRamWrAddr[0]_LC_120, uart_inst0.rx_uart_fifo_inst.rRamWrAddr[3]_LC_125, uart_inst0.rx_uart_fifo_inst.rRamWrAddr_RNIMJ1Q1[4]_LC_118, uart_inst0.tx_uart_fifo_inst.N_84_mux_i_LC_151, uart_inst0.tx_uart_fifo_inst.m39_LC_162, uart_inst0.uart_inst0.wPllLocked_i_LC_375}
ble_pack uart_inst0.tx_uart_fifo_inst.m54_e_LC_164 {uart_inst0.tx_uart_fifo_inst.m54_e}
ble_pack uart_inst0.tx_uart_fifo_inst.m54_e_5_LC_165 {uart_inst0.tx_uart_fifo_inst.m54_e_5}
ble_pack fifo_inst.rx_fifo_inst.rRamWrAddr[3]_LC_167 {fifo_inst.rx_fifo_inst.rRamWrAddr[3], uart_inst0.tx_uart_fifo_inst.m55}
ble_pack fifo_inst.rx_fifo_inst.rRamWrAddr[0]_LC_173 {fifo_inst.rx_fifo_inst.rRamWrAddr[0], uart_inst0.tx_uart_fifo_inst.m61}
ble_pack uart_inst0.tx_uart_fifo_inst.m54_e_6_LC_166 {uart_inst0.tx_uart_fifo_inst.m54_e_6}
ble_pack uart_inst0.tx_uart_fifo_inst.m58_e_LC_168 {uart_inst0.tx_uart_fifo_inst.m58_e}
clb_pack PLB_32 {uart_inst0.tx_uart_fifo_inst.m54_e_LC_164, uart_inst0.tx_uart_fifo_inst.m54_e_5_LC_165, fifo_inst.rx_fifo_inst.rRamWrAddr[3]_LC_167, fifo_inst.rx_fifo_inst.rRamWrAddr[0]_LC_173, uart_inst0.tx_uart_fifo_inst.m54_e_6_LC_166, uart_inst0.tx_uart_fifo_inst.m58_e_LC_168}
ble_pack uart_inst0.tx_uart_fifo_inst.m58_e_5_LC_169 {uart_inst0.tx_uart_fifo_inst.m58_e_5}
ble_pack fifo_inst.rx_fifo_inst.rRamRdAddr[2]_LC_378 {fifo_inst.rx_fifo_inst.rRamRdAddr[2], fifo_inst.rx_fifo_inst.rRamRdAddr_2_THRU_LUT4_0}
ble_pack fifo_inst.rx_fifo_inst.rRamRdAddr[4]_LC_379 {fifo_inst.rx_fifo_inst.rRamRdAddr[4], fifo_inst.rx_fifo_inst.rRamRdAddr_4_THRU_LUT4_0}
ble_pack fifo_inst.rx_fifo_inst.rRamRdAddr[5]_LC_380 {fifo_inst.rx_fifo_inst.rRamRdAddr[5], fifo_inst.rx_fifo_inst.rRamRdAddr_5_THRU_LUT4_0}
ble_pack uart_inst0.tx_uart_fifo_inst.m58_e_6_LC_170 {uart_inst0.tx_uart_fifo_inst.m58_e_6}
ble_pack fifo_inst.rx_fifo_inst.rRamRdAddr[0]_LC_424 {fifo_inst.rx_fifo_inst.rRamRdAddr[0], uart_inst0.tx_uart_fifo_inst.m59_fifo_inst.rx_fifo_inst.rRamRdAddr_0_REP_LUT4_0}
ble_pack fifo_inst.rx_fifo_inst.rRamRdAddr[3]_LC_425 {fifo_inst.rx_fifo_inst.rRamRdAddr[3], uart_inst0.tx_uart_fifo_inst.m60_fifo_inst.rx_fifo_inst.rRamRdAddr_3_REP_LUT4_0}
ble_pack fifo_inst.rx_fifo_inst.rRamRdAddr[1]_LC_377 {fifo_inst.rx_fifo_inst.rRamRdAddr[1], fifo_inst.rx_fifo_inst.rRamRdAddr_1_THRU_LUT4_0}
clb_pack PLB_33 {uart_inst0.tx_uart_fifo_inst.m58_e_5_LC_169, fifo_inst.rx_fifo_inst.rRamRdAddr[2]_LC_378, fifo_inst.rx_fifo_inst.rRamRdAddr[4]_LC_379, fifo_inst.rx_fifo_inst.rRamRdAddr[5]_LC_380, uart_inst0.tx_uart_fifo_inst.m58_e_6_LC_170, fifo_inst.rx_fifo_inst.rRamRdAddr[0]_LC_424, fifo_inst.rx_fifo_inst.rRamRdAddr[3]_LC_425, fifo_inst.rx_fifo_inst.rRamRdAddr[1]_LC_377}
ble_pack uart_inst0.tx_uart_fifo_inst.m59_LC_171 {uart_inst0.tx_uart_fifo_inst.m59}
ble_pack uart_inst0.tx_uart_fifo_inst.m60_LC_172 {uart_inst0.tx_uart_fifo_inst.m60}
ble_pack uart_inst0.tx_uart_fifo_inst.m68_e_LC_177 {uart_inst0.tx_uart_fifo_inst.m68_e}
ble_pack uart_inst0.tx_uart_fifo_inst.m68_e_5_LC_178 {uart_inst0.tx_uart_fifo_inst.m68_e_5}
ble_pack fifo_inst.tx_fifo_inst.rRamWrAddr[3]_LC_180 {fifo_inst.tx_fifo_inst.rRamWrAddr[3], uart_inst0.tx_uart_fifo_inst.m69}
ble_pack fifo_inst.tx_fifo_inst.rRamWrAddr[0]_LC_187 {fifo_inst.tx_fifo_inst.rRamWrAddr[0], uart_inst0.tx_uart_fifo_inst.m75}
ble_pack uart_inst0.tx_uart_fifo_inst.m68_e_6_LC_179 {uart_inst0.tx_uart_fifo_inst.m68_e_6}
ble_pack fifo_inst.tx_fifo_inst.rDataCount_RNIDPRL[0]_LC_55 {fifo_inst.tx_fifo_inst.rDataCount_RNIDPRL[0]}
clb_pack PLB_34 {uart_inst0.tx_uart_fifo_inst.m59_LC_171, uart_inst0.tx_uart_fifo_inst.m60_LC_172, uart_inst0.tx_uart_fifo_inst.m68_e_LC_177, uart_inst0.tx_uart_fifo_inst.m68_e_5_LC_178, fifo_inst.tx_fifo_inst.rRamWrAddr[3]_LC_180, fifo_inst.tx_fifo_inst.rRamWrAddr[0]_LC_187, uart_inst0.tx_uart_fifo_inst.m68_e_6_LC_179, fifo_inst.tx_fifo_inst.rDataCount_RNIDPRL[0]_LC_55}
ble_pack uart_inst0.tx_uart_fifo_inst.m72_e_LC_182 {uart_inst0.tx_uart_fifo_inst.m72_e}
ble_pack uart_inst0.tx_uart_fifo_inst.m72_e_5_LC_183 {uart_inst0.tx_uart_fifo_inst.m72_e_5}
ble_pack fifo_inst.tx_fifo_inst.rRamRdAddr[2]_LC_386 {fifo_inst.tx_fifo_inst.rRamRdAddr[2], fifo_inst.tx_fifo_inst.rRamRdAddr_2_THRU_LUT4_0}
ble_pack fifo_inst.tx_fifo_inst.rRamRdAddr[4]_LC_387 {fifo_inst.tx_fifo_inst.rRamRdAddr[4], fifo_inst.tx_fifo_inst.rRamRdAddr_4_THRU_LUT4_0}
ble_pack uart_inst0.tx_uart_fifo_inst.m73_LC_185 {uart_inst0.tx_uart_fifo_inst.m73}
ble_pack uart_inst0.tx_uart_fifo_inst.m74_LC_186 {uart_inst0.tx_uart_fifo_inst.m74}
ble_pack uart_inst0.tx_uart_fifo_inst.m72_e_6_LC_184 {uart_inst0.tx_uart_fifo_inst.m72_e_6}
ble_pack fifo_inst.tx_fifo_inst.rRamRdAddr[0]_LC_426 {fifo_inst.tx_fifo_inst.rRamRdAddr[0], uart_inst0.tx_uart_fifo_inst.m73_fifo_inst.tx_fifo_inst.rRamRdAddr_0_REP_LUT4_0}
clb_pack PLB_35 {uart_inst0.tx_uart_fifo_inst.m72_e_LC_182, uart_inst0.tx_uart_fifo_inst.m72_e_5_LC_183, fifo_inst.tx_fifo_inst.rRamRdAddr[2]_LC_386, fifo_inst.tx_fifo_inst.rRamRdAddr[4]_LC_387, uart_inst0.tx_uart_fifo_inst.m73_LC_185, uart_inst0.tx_uart_fifo_inst.m74_LC_186, uart_inst0.tx_uart_fifo_inst.m72_e_6_LC_184, fifo_inst.tx_fifo_inst.rRamRdAddr[0]_LC_426}
ble_pack uart_inst0.tx_uart_fifo_inst.m78_bm_LC_188 {uart_inst0.tx_uart_fifo_inst.m78_bm}
ble_pack uart_inst0.tx_uart_fifo_inst.m78_ns_LC_189 {uart_inst0.tx_uart_fifo_inst.m78_ns}
ble_pack uart_inst0.tx_uart_fifo_inst.m78_ns_1_LC_190 {uart_inst0.tx_uart_fifo_inst.m78_ns_1}
ble_pack fifo_inst.ft2232h_inst.rTxRdEn_esr_LC_158 {fifo_inst.ft2232h_inst.rTxRdEn_esr, uart_inst0.tx_uart_fifo_inst.m21}
ble_pack fifo_inst.tx_fifo_inst.rDataCount_RNIEM211[2]_LC_56 {fifo_inst.tx_fifo_inst.rDataCount_RNIEM211[2]}
ble_pack uart_inst0.tx_uart_fifo_inst.rDataCount_RNI1JE32[0]_LC_193 {uart_inst0.tx_uart_fifo_inst.rDataCount_RNI1JE32[0]}
ble_pack uart_inst0.tx_uart_fifo_inst.rDataCount_RNO_0[3]_LC_204 {uart_inst0.tx_uart_fifo_inst.rDataCount_RNO_0[3]}
ble_pack uart_inst0.tx_uart_fifo_inst.rDataCount_RNIO6DU2[3]_LC_199 {uart_inst0.tx_uart_fifo_inst.rDataCount_RNIO6DU2[3]}
clb_pack PLB_36 {uart_inst0.tx_uart_fifo_inst.m78_bm_LC_188, uart_inst0.tx_uart_fifo_inst.m78_ns_LC_189, uart_inst0.tx_uart_fifo_inst.m78_ns_1_LC_190, fifo_inst.ft2232h_inst.rTxRdEn_esr_LC_158, fifo_inst.tx_fifo_inst.rDataCount_RNIEM211[2]_LC_56, uart_inst0.tx_uart_fifo_inst.rDataCount_RNI1JE32[0]_LC_193, uart_inst0.tx_uart_fifo_inst.rDataCount_RNO_0[3]_LC_204, uart_inst0.tx_uart_fifo_inst.rDataCount_RNIO6DU2[3]_LC_199}
ble_pack uart_inst0.tx_uart_fifo_inst.rDataCount_RNIA3TL1[2]_LC_195 {uart_inst0.tx_uart_fifo_inst.rDataCount_RNIA3TL1[2]}
ble_pack uart_inst0.tx_uart_fifo_inst.rDataCount[0]_LC_201 {uart_inst0.tx_uart_fifo_inst.rDataCount[0], uart_inst0.tx_uart_fifo_inst.rDataCount_RNO[0]}
ble_pack uart_inst0.tx_uart_fifo_inst.rDataCount_RNIJHQM1[2]_LC_197 {uart_inst0.tx_uart_fifo_inst.rDataCount_RNIJHQM1[2]}
ble_pack uart_inst0.tx_uart_fifo_inst.rDataCount_RNIKKMI2[3]_LC_198 {uart_inst0.tx_uart_fifo_inst.rDataCount_RNIKKMI2[3]}
ble_pack uart_inst0.tx_uart_fifo_inst.rDataCount[1]_LC_205 {uart_inst0.tx_uart_fifo_inst.rDataCount[1], uart_inst0.tx_uart_fifo_inst.rDataCount_RNO[1]}
ble_pack uart_inst0.tx_uart_fifo_inst.rDataCount[2]_LC_206 {uart_inst0.tx_uart_fifo_inst.rDataCount[2], uart_inst0.tx_uart_fifo_inst.rDataCount_RNO[2]}
ble_pack uart_inst0.uart_inst0.rTxRdEn_LC_257 {uart_inst0.uart_inst0.rTxRdEn, uart_inst0.uart_inst0.rTxRdEn_RNO}
ble_pack uart_inst0.tx_uart_fifo_inst.rDataCount_RNO_0[2]_LC_203 {uart_inst0.tx_uart_fifo_inst.rDataCount_RNO_0[2]}
clb_pack PLB_37 {uart_inst0.tx_uart_fifo_inst.rDataCount_RNIA3TL1[2]_LC_195, uart_inst0.tx_uart_fifo_inst.rDataCount[0]_LC_201, uart_inst0.tx_uart_fifo_inst.rDataCount_RNIJHQM1[2]_LC_197, uart_inst0.tx_uart_fifo_inst.rDataCount_RNIKKMI2[3]_LC_198, uart_inst0.tx_uart_fifo_inst.rDataCount[1]_LC_205, uart_inst0.tx_uart_fifo_inst.rDataCount[2]_LC_206, uart_inst0.uart_inst0.rTxRdEn_LC_257, uart_inst0.tx_uart_fifo_inst.rDataCount_RNO_0[2]_LC_203}
ble_pack uart_inst0.tx_uart_fifo_inst.rDataCount_RNO_0[1]_LC_202 {uart_inst0.tx_uart_fifo_inst.rDataCount_RNO_0[1]}
ble_pack uart_inst0.tx_uart_fifo_inst.rDataCount_RNIPA3Q[3]_LC_200 {uart_inst0.tx_uart_fifo_inst.rDataCount_RNIPA3Q[3]}
ble_pack rUartTxEn_LC_428 {rUartTxEn, uart_inst0.tx_uart_fifo_inst.rDataCount_RNID3RQ_3_rUartTxEn_REP_LUT4_0}
ble_pack uart_inst0.uart_inst0.tx_state_RNO_0[0]_LC_373 {uart_inst0.uart_inst0.tx_state_RNO_0[0]}
ble_pack uart_inst0.uart_inst0.rTx_RNO_0_LC_259 {uart_inst0.uart_inst0.rTx_RNO_0}
ble_pack uart_inst0.uart_inst0.rTx_LC_258 {uart_inst0.uart_inst0.rTx, uart_inst0.uart_inst0.rTx_RNO}
ble_pack uart_inst0.uart_inst0.rTx_RNO_1_LC_260 {uart_inst0.uart_inst0.rTx_RNO_1}
ble_pack uart_inst0.uart_inst0.tx_state_RNIR8D01[0]_LC_371 {uart_inst0.uart_inst0.tx_state_RNIR8D01[0]}
clb_pack PLB_38 {uart_inst0.tx_uart_fifo_inst.rDataCount_RNO_0[1]_LC_202, uart_inst0.tx_uart_fifo_inst.rDataCount_RNIPA3Q[3]_LC_200, rUartTxEn_LC_428, uart_inst0.uart_inst0.tx_state_RNO_0[0]_LC_373, uart_inst0.uart_inst0.rTx_RNO_0_LC_259, uart_inst0.uart_inst0.rTx_LC_258, uart_inst0.uart_inst0.rTx_RNO_1_LC_260, uart_inst0.uart_inst0.tx_state_RNIR8D01[0]_LC_371}
ble_pack uart_inst0.tx_uart_fifo_inst.rRamRdAddr_RNIIP78[4]_LC_210 {uart_inst0.tx_uart_fifo_inst.rRamRdAddr_RNIIP78[4]}
ble_pack uart_inst0.tx_uart_fifo_inst.rRamRdAddr_RNIJ3HI[1]_LC_211 {uart_inst0.tx_uart_fifo_inst.rRamRdAddr_RNIJ3HI[1]}
ble_pack uart_inst0.tx_uart_fifo_inst.rRamRdAddr_RNIGL56[8]_LC_209 {uart_inst0.tx_uart_fifo_inst.rRamRdAddr_RNIGL56[8]}
ble_pack uart_inst0.tx_uart_fifo_inst.rRamRdAddr[3]_LC_213 {uart_inst0.tx_uart_fifo_inst.rRamRdAddr[3], uart_inst0.tx_uart_fifo_inst.rRamRdAddr_RNO[3]}
ble_pack uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_2_LC_231 {uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_2}
ble_pack uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_LC_228 {uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO}
ble_pack uart_inst0.tx_uart_fifo_inst.rRamRdAddr[0]_LC_212 {uart_inst0.tx_uart_fifo_inst.rRamRdAddr[0], uart_inst0.tx_uart_fifo_inst.rRamRdAddr_RNO[0]}
ble_pack uart_inst0.tx_uart_fifo_inst.rRamRdAddr[8]_LC_443 {uart_inst0.tx_uart_fifo_inst.rRamRdAddr[8], uart_inst0.tx_uart_fifo_inst.rRamRdAddr_8_THRU_LUT4_0}
clb_pack PLB_39 {uart_inst0.tx_uart_fifo_inst.rRamRdAddr_RNIIP78[4]_LC_210, uart_inst0.tx_uart_fifo_inst.rRamRdAddr_RNIJ3HI[1]_LC_211, uart_inst0.tx_uart_fifo_inst.rRamRdAddr_RNIGL56[8]_LC_209, uart_inst0.tx_uart_fifo_inst.rRamRdAddr[3]_LC_213, uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_2_LC_231, uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_LC_228, uart_inst0.tx_uart_fifo_inst.rRamRdAddr[0]_LC_212, uart_inst0.tx_uart_fifo_inst.rRamRdAddr[8]_LC_443}
ble_pack uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNI0VO8[0]_LC_214 {uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNI0VO8[0]}
ble_pack uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNIVHG3[8]_LC_216 {uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNIVHG3[8]}
ble_pack uart_inst0.tx_uart_fifo_inst.rRamWrAddr[0]_LC_217 {uart_inst0.tx_uart_fifo_inst.rRamWrAddr[0], uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNO[0]}
ble_pack uart_inst0.tx_uart_fifo_inst.rRamWrAddr[3]_LC_222 {uart_inst0.tx_uart_fifo_inst.rRamWrAddr[3], uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNO[3]}
ble_pack uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNIU317[4]_LC_215 {uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNIU317[4]}
ble_pack uart_inst0.uart_inst0.rx_bits_remaining_RNO_0[3]_LC_265 {uart_inst0.uart_inst0.rx_bits_remaining_RNO_0[3]}
clb_pack PLB_40 {uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNI0VO8[0]_LC_214, uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNIVHG3[8]_LC_216, uart_inst0.tx_uart_fifo_inst.rRamWrAddr[0]_LC_217, uart_inst0.tx_uart_fifo_inst.rRamWrAddr[3]_LC_222, uart_inst0.tx_uart_fifo_inst.rRamWrAddr_RNIU317[4]_LC_215, uart_inst0.uart_inst0.rx_bits_remaining_RNO_0[3]_LC_265}
ble_pack uart_inst0.uart_inst0.rx_clk_divider_RNI0H8H[14]_LC_269 {uart_inst0.uart_inst0.rx_clk_divider_RNI0H8H[14]}
ble_pack uart_inst0.uart_inst0.rx_clk_divider_RNITHLH2[1]_LC_273 {uart_inst0.uart_inst0.rx_clk_divider_RNITHLH2[1]}
ble_pack uart_inst0.uart_inst0.rx_clk_divider_RNISPAG[5]_LC_272 {uart_inst0.uart_inst0.rx_clk_divider_RNISPAG[5]}
ble_pack uart_inst0.uart_inst0.rx_clk_divider_RNI6IM3[1]_LC_270 {uart_inst0.uart_inst0.rx_clk_divider_RNI6IM3[1]}
ble_pack uart_inst0.uart_inst0.rx_clk_divider_RNIRKBC1[9]_LC_271 {uart_inst0.uart_inst0.rx_clk_divider_RNIRKBC1[9]}
ble_pack uart_inst0.uart_inst0.rx_state_RNIPLGK2[0]_LC_309 {uart_inst0.uart_inst0.rx_state_RNIPLGK2[0]}
ble_pack uart_inst0.uart_inst0.rx_clk_divider[0]_LC_274 {uart_inst0.uart_inst0.rx_clk_divider[0], uart_inst0.uart_inst0.rx_clk_divider_RNO[0]}
clb_pack PLB_41 {uart_inst0.uart_inst0.rx_clk_divider_RNI0H8H[14]_LC_269, uart_inst0.uart_inst0.rx_clk_divider_RNITHLH2[1]_LC_273, uart_inst0.uart_inst0.rx_clk_divider_RNISPAG[5]_LC_272, uart_inst0.uart_inst0.rx_clk_divider_RNI6IM3[1]_LC_270, uart_inst0.uart_inst0.rx_clk_divider_RNIRKBC1[9]_LC_271, uart_inst0.uart_inst0.rx_state_RNIPLGK2[0]_LC_309, uart_inst0.uart_inst0.rx_clk_divider[0]_LC_274}
ble_pack uart_inst0.uart_inst0.rx_countdown_RNIBD513[0]_LC_289 {uart_inst0.uart_inst0.rx_countdown_RNIBD513[0]}
ble_pack uart_inst0.uart_inst0.rx_state_RNID5M13[2]_LC_306 {uart_inst0.uart_inst0.rx_state_RNID5M13[2]}
ble_pack uart_inst0.uart_inst0.rx_bits_remaining[3]_LC_268 {uart_inst0.uart_inst0.rx_bits_remaining[3], uart_inst0.uart_inst0.rx_bits_remaining_RNO[3]}
ble_pack uart_inst0.uart_inst0.rx_state_RNI4UTC3[1]_LC_305 {uart_inst0.uart_inst0.rx_state_RNI4UTC3[1]}
ble_pack uart_inst0.uart_inst0.rx_state[3]_LC_320 {uart_inst0.uart_inst0.rx_state[3], uart_inst0.uart_inst0.rx_state_RNO[3]}
ble_pack uart_inst0.uart_inst0.rx_state_RNO_0[3]_LC_314 {uart_inst0.uart_inst0.rx_state_RNO_0[3]}
ble_pack uart_inst0.uart_inst0.rx_countdown_RNIFVQU2[0]_LC_292 {uart_inst0.uart_inst0.rx_countdown_RNIFVQU2[0]}
ble_pack uart_inst0.uart_inst0.rx_state_RNO_1[2]_LC_317 {uart_inst0.uart_inst0.rx_state_RNO_1[2]}
clb_pack PLB_42 {uart_inst0.uart_inst0.rx_countdown_RNIBD513[0]_LC_289, uart_inst0.uart_inst0.rx_state_RNID5M13[2]_LC_306, uart_inst0.uart_inst0.rx_bits_remaining[3]_LC_268, uart_inst0.uart_inst0.rx_state_RNI4UTC3[1]_LC_305, uart_inst0.uart_inst0.rx_state[3]_LC_320, uart_inst0.uart_inst0.rx_state_RNO_0[3]_LC_314, uart_inst0.uart_inst0.rx_countdown_RNIFVQU2[0]_LC_292, uart_inst0.uart_inst0.rx_state_RNO_1[2]_LC_317}
ble_pack uart_inst0.uart_inst0.rx_countdown_RNIEE7V1[5]_LC_291 {uart_inst0.uart_inst0.rx_countdown_RNIEE7V1[5]}
ble_pack uart_inst0.uart_inst0.rx_countdown[4]_LC_301 {uart_inst0.uart_inst0.rx_countdown[4], uart_inst0.uart_inst0.rx_countdown_RNO[4]}
ble_pack uart_inst0.uart_inst0.rx_countdown[2]_LC_299 {uart_inst0.uart_inst0.rx_countdown[2], uart_inst0.uart_inst0.rx_countdown_RNO[2]}
ble_pack uart_inst0.uart_inst0.rx_countdown[3]_LC_300 {uart_inst0.uart_inst0.rx_countdown[3], uart_inst0.uart_inst0.rx_countdown_RNO[3]}
ble_pack uart_inst0.uart_inst0.rx_state_RNIJD833[1]_LC_308 {uart_inst0.uart_inst0.rx_state_RNIJD833[1]}
ble_pack uart_inst0.uart_inst0.rx_countdown[1]_LC_298 {uart_inst0.uart_inst0.rx_countdown[1], uart_inst0.uart_inst0.rx_countdown_RNO[1]}
ble_pack uart_inst0.uart_inst0.rx_countdown[0]_LC_294 {uart_inst0.uart_inst0.rx_countdown[0], uart_inst0.uart_inst0.rx_countdown_RNO[0]}
ble_pack uart_inst0.uart_inst0.rx_countdown_RNIHNBV2[0]_LC_293 {uart_inst0.uart_inst0.rx_countdown_RNIHNBV2[0]}
clb_pack PLB_43 {uart_inst0.uart_inst0.rx_countdown_RNIEE7V1[5]_LC_291, uart_inst0.uart_inst0.rx_countdown[4]_LC_301, uart_inst0.uart_inst0.rx_countdown[2]_LC_299, uart_inst0.uart_inst0.rx_countdown[3]_LC_300, uart_inst0.uart_inst0.rx_state_RNIJD833[1]_LC_308, uart_inst0.uart_inst0.rx_countdown[1]_LC_298, uart_inst0.uart_inst0.rx_countdown[0]_LC_294, uart_inst0.uart_inst0.rx_countdown_RNIHNBV2[0]_LC_293}
ble_pack uart_inst0.uart_inst0.rx_state_RNIGVTK5[5]_LC_307 {uart_inst0.uart_inst0.rx_state_RNIGVTK5[5]}
ble_pack uart_inst0.uart_inst0.rx_state_RNI3F11[1]_LC_304 {uart_inst0.uart_inst0.rx_state_RNI3F11[1]}
ble_pack uart_inst0.uart_inst0.rx_state_RNO_1[0]_LC_316 {uart_inst0.uart_inst0.rx_state_RNO_1[0]}
ble_pack uart_inst0.uart_inst0.rx_state[0]_LC_310 {uart_inst0.uart_inst0.rx_state[0], uart_inst0.uart_inst0.rx_state_RNO[0]}
ble_pack uart_inst0.uart_inst0.rx_state[1]_LC_315 {uart_inst0.uart_inst0.rx_state[1], uart_inst0.uart_inst0.rx_state_RNO[1]}
ble_pack uart_inst0.uart_inst0.rx_state_RNI1VB3[5]_LC_303 {uart_inst0.uart_inst0.rx_state_RNI1VB3[5]}
ble_pack uart_inst0.uart_inst0.rx_state_RNO_2[0]_LC_319 {uart_inst0.uart_inst0.rx_state_RNO_2[0]}
ble_pack uart_inst0.uart_inst0.rx_state[2]_LC_318 {uart_inst0.uart_inst0.rx_state[2], uart_inst0.uart_inst0.rx_state_RNO[2]}
clb_pack PLB_44 {uart_inst0.uart_inst0.rx_state_RNIGVTK5[5]_LC_307, uart_inst0.uart_inst0.rx_state_RNI3F11[1]_LC_304, uart_inst0.uart_inst0.rx_state_RNO_1[0]_LC_316, uart_inst0.uart_inst0.rx_state[0]_LC_310, uart_inst0.uart_inst0.rx_state[1]_LC_315, uart_inst0.uart_inst0.rx_state_RNI1VB3[5]_LC_303, uart_inst0.uart_inst0.rx_state_RNO_2[0]_LC_319, uart_inst0.uart_inst0.rx_state[2]_LC_318}
ble_pack uart_inst0.uart_inst0.rx_state[5]_LC_322 {uart_inst0.uart_inst0.rx_state[5], uart_inst0.uart_inst0.rx_state_RNO[5]}
ble_pack uart_inst0.uart_inst0.rx_state[4]_LC_321 {uart_inst0.uart_inst0.rx_state[4], uart_inst0.uart_inst0.rx_state_RNO[4]}
ble_pack uart_inst0.uart_inst0.rx_state_RNO_0[0]_LC_311 {uart_inst0.uart_inst0.rx_state_RNO_0[0]}
ble_pack uart_inst0.uart_inst0.rx_state[6]_LC_323 {uart_inst0.uart_inst0.rx_state[6], uart_inst0.uart_inst0.rx_state_RNO[6]}
ble_pack uart_inst0.uart_inst0.rx_state_RNO_0[2]_LC_313 {uart_inst0.uart_inst0.rx_state_RNO_0[2]}
ble_pack uart_inst0.uart_inst0.rx_bits_remaining_RNO_0[2]_LC_264 {uart_inst0.uart_inst0.rx_bits_remaining_RNO_0[2]}
ble_pack rFtdiRxState[0]_LC_161 {rFtdiRxState[0], uart_inst0.tx_uart_fifo_inst.m29}
ble_pack uart_inst0.tx_uart_fifo_inst.m27_e_LC_160 {uart_inst0.tx_uart_fifo_inst.m27_e}
clb_pack PLB_45 {uart_inst0.uart_inst0.rx_state[5]_LC_322, uart_inst0.uart_inst0.rx_state[4]_LC_321, uart_inst0.uart_inst0.rx_state_RNO_0[0]_LC_311, uart_inst0.uart_inst0.rx_state[6]_LC_323, uart_inst0.uart_inst0.rx_state_RNO_0[2]_LC_313, uart_inst0.uart_inst0.rx_bits_remaining_RNO_0[2]_LC_264, rFtdiRxState[0]_LC_161, uart_inst0.tx_uart_fifo_inst.m27_e_LC_160}
ble_pack uart_inst0.uart_inst0.tx_bits_remaining_RNIMJMP[3]_LC_324 {uart_inst0.uart_inst0.tx_bits_remaining_RNIMJMP[3]}
ble_pack uart_inst0.uart_inst0.tx_bits_remaining[2]_LC_331 {uart_inst0.uart_inst0.tx_bits_remaining[2], uart_inst0.uart_inst0.tx_bits_remaining_RNO[2]}
ble_pack uart_inst0.uart_inst0.tx_bits_remaining[1]_LC_329 {uart_inst0.uart_inst0.tx_bits_remaining[1], uart_inst0.uart_inst0.tx_bits_remaining_RNO[1]}
ble_pack uart_inst0.uart_inst0.tx_state_RNI9VFM2[0]_LC_369 {uart_inst0.uart_inst0.tx_state_RNI9VFM2[0]}
ble_pack uart_inst0.uart_inst0.tx_state_RNI5DQO2[0]_LC_367 {uart_inst0.uart_inst0.tx_state_RNI5DQO2[0]}
ble_pack uart_inst0.uart_inst0.tx_countdown_RNIEM2M1_0[2]_LC_355 {uart_inst0.uart_inst0.tx_countdown_RNIEM2M1_0[2]}
ble_pack uart_inst0.uart_inst0.tx_countdown_RNIEGNA5[2]_LC_354 {uart_inst0.uart_inst0.tx_countdown_RNIEGNA5[2]}
ble_pack uart_inst0.uart_inst0.tx_clk_divider_esr_RNO_0[14]_LC_352 {uart_inst0.uart_inst0.tx_clk_divider_esr_RNO_0[14]}
clb_pack PLB_46 {uart_inst0.uart_inst0.tx_bits_remaining_RNIMJMP[3]_LC_324, uart_inst0.uart_inst0.tx_bits_remaining[2]_LC_331, uart_inst0.uart_inst0.tx_bits_remaining[1]_LC_329, uart_inst0.uart_inst0.tx_state_RNI9VFM2[0]_LC_369, uart_inst0.uart_inst0.tx_state_RNI5DQO2[0]_LC_367, uart_inst0.uart_inst0.tx_countdown_RNIEM2M1_0[2]_LC_355, uart_inst0.uart_inst0.tx_countdown_RNIEGNA5[2]_LC_354, uart_inst0.uart_inst0.tx_clk_divider_esr_RNO_0[14]_LC_352}
ble_pack uart_inst0.uart_inst0.tx_bits_remaining_RNO_0[1]_LC_326 {uart_inst0.uart_inst0.tx_bits_remaining_RNO_0[1]}
ble_pack uart_inst0.uart_inst0.tx_state[0]_LC_372 {uart_inst0.uart_inst0.tx_state[0], uart_inst0.uart_inst0.tx_state_RNO[0]}
ble_pack uart_inst0.uart_inst0.tx_state_RNI1319[0]_LC_366 {uart_inst0.uart_inst0.tx_state_RNI1319[0]}
ble_pack uart_inst0.uart_inst0.tx_state[1]_LC_374 {uart_inst0.uart_inst0.tx_state[1], uart_inst0.uart_inst0.tx_state_RNO[1]}
ble_pack uart_inst0.uart_inst0.tx_state_RNI5LM6[0]_LC_368 {uart_inst0.uart_inst0.tx_state_RNI5LM6[0]}
ble_pack uart_inst0.uart_inst0.tx_state_RNI9VFM2_0[0]_LC_370 {uart_inst0.uart_inst0.tx_state_RNI9VFM2_0[0]}
ble_pack uart_inst0.uart_inst0.tx_bits_remaining[0]_LC_325 {uart_inst0.uart_inst0.tx_bits_remaining[0], uart_inst0.uart_inst0.tx_bits_remaining_RNO[0]}
ble_pack uart_inst0.uart_inst0.tx_bits_remaining_RNO_1[2]_LC_330 {uart_inst0.uart_inst0.tx_bits_remaining_RNO_1[2]}
clb_pack PLB_47 {uart_inst0.uart_inst0.tx_bits_remaining_RNO_0[1]_LC_326, uart_inst0.uart_inst0.tx_state[0]_LC_372, uart_inst0.uart_inst0.tx_state_RNI1319[0]_LC_366, uart_inst0.uart_inst0.tx_state[1]_LC_374, uart_inst0.uart_inst0.tx_state_RNI5LM6[0]_LC_368, uart_inst0.uart_inst0.tx_state_RNI9VFM2_0[0]_LC_370, uart_inst0.uart_inst0.tx_bits_remaining[0]_LC_325, uart_inst0.uart_inst0.tx_bits_remaining_RNO_1[2]_LC_330}
ble_pack uart_inst0.uart_inst0.tx_bits_remaining_RNO_0[2]_LC_327 {uart_inst0.uart_inst0.tx_bits_remaining_RNO_0[2]}
ble_pack uart_inst0.uart_inst0.tx_countdown[3]_LC_365 {uart_inst0.uart_inst0.tx_countdown[3], uart_inst0.uart_inst0.tx_countdown_RNO[3]}
ble_pack uart_inst0.uart_inst0.tx_countdown_RNO_0[3]_LC_359 {uart_inst0.uart_inst0.tx_countdown_RNO_0[3]}
ble_pack uart_inst0.uart_inst0.tx_clk_divider_esr_RNI4CAI3[14]_LC_350 {uart_inst0.uart_inst0.tx_clk_divider_esr_RNI4CAI3[14]}
ble_pack uart_inst0.uart_inst0.tx_clk_divider_RNIQUQ11[4]_LC_335 {uart_inst0.uart_inst0.tx_clk_divider_RNIQUQ11[4]}
ble_pack uart_inst0.uart_inst0.tx_clk_divider_esr_RNIIIJI[14]_LC_351 {uart_inst0.uart_inst0.tx_clk_divider_esr_RNIIIJI[14]}
clb_pack PLB_48 {uart_inst0.uart_inst0.tx_bits_remaining_RNO_0[2]_LC_327, uart_inst0.uart_inst0.tx_countdown[3]_LC_365, uart_inst0.uart_inst0.tx_countdown_RNO_0[3]_LC_359, uart_inst0.uart_inst0.tx_clk_divider_esr_RNI4CAI3[14]_LC_350, uart_inst0.uart_inst0.tx_clk_divider_RNIQUQ11[4]_LC_335, uart_inst0.uart_inst0.tx_clk_divider_esr_RNIIIJI[14]_LC_351}
ble_pack uart_inst0.uart_inst0.tx_clk_divider_RNIAEQ11[0]_LC_333 {uart_inst0.uart_inst0.tx_clk_divider_RNIAEQ11[0]}
ble_pack uart_inst0.uart_inst0.tx_clk_divider[1]_LC_337 {uart_inst0.uart_inst0.tx_clk_divider[1], uart_inst0.uart_inst0.tx_clk_divider_RNO[1]}
ble_pack uart_inst0.uart_inst0.tx_clk_divider[2]_LC_342 {uart_inst0.uart_inst0.tx_clk_divider[2], uart_inst0.uart_inst0.tx_clk_divider_RNO[2]}
ble_pack uart_inst0.uart_inst0.tx_clk_divider[3]_LC_343 {uart_inst0.uart_inst0.tx_clk_divider[3], uart_inst0.uart_inst0.tx_clk_divider_RNO[3]}
ble_pack uart_inst0.uart_inst0.tx_countdown_RNO_1[2]_LC_361 {uart_inst0.uart_inst0.tx_countdown_RNO_1[2]}
ble_pack uart_inst0.uart_inst0.tx_countdown_RNO_2[2]_LC_364 {uart_inst0.uart_inst0.tx_countdown_RNO_2[2]}
ble_pack uart_inst0.uart_inst0.tx_countdown_RNIEM2M1[2]_LC_356 {uart_inst0.uart_inst0.tx_countdown_RNIEM2M1[2]}
ble_pack uart_inst0.uart_inst0.tx_countdown_RNO_1[3]_LC_362 {uart_inst0.uart_inst0.tx_countdown_RNO_1[3]}
clb_pack PLB_49 {uart_inst0.uart_inst0.tx_clk_divider_RNIAEQ11[0]_LC_333, uart_inst0.uart_inst0.tx_clk_divider[1]_LC_337, uart_inst0.uart_inst0.tx_clk_divider[2]_LC_342, uart_inst0.uart_inst0.tx_clk_divider[3]_LC_343, uart_inst0.uart_inst0.tx_countdown_RNO_1[2]_LC_361, uart_inst0.uart_inst0.tx_countdown_RNO_2[2]_LC_364, uart_inst0.uart_inst0.tx_countdown_RNIEM2M1[2]_LC_356, uart_inst0.uart_inst0.tx_countdown_RNO_1[3]_LC_362}
ble_pack uart_inst0.uart_inst0.tx_clk_divider_RNIEC1S[10]_LC_334 {uart_inst0.uart_inst0.tx_clk_divider_RNIEC1S[10]}
ble_pack uart_inst0.uart_inst0.tx_clk_divider[10]_LC_338 {uart_inst0.uart_inst0.tx_clk_divider[10], uart_inst0.uart_inst0.tx_clk_divider_RNO[10]}
ble_pack uart_inst0.uart_inst0.tx_clk_divider[11]_LC_339 {uart_inst0.uart_inst0.tx_clk_divider[11], uart_inst0.uart_inst0.tx_clk_divider_RNO[11]}
ble_pack uart_inst0.uart_inst0.tx_clk_divider[12]_LC_340 {uart_inst0.uart_inst0.tx_clk_divider[12], uart_inst0.uart_inst0.tx_clk_divider_RNO[12]}
ble_pack uart_inst0.uart_inst0.tx_clk_divider[13]_LC_341 {uart_inst0.uart_inst0.tx_clk_divider[13], uart_inst0.uart_inst0.tx_clk_divider_RNO[13]}
ble_pack uart_inst0.uart_inst0.tx_clk_divider[4]_LC_344 {uart_inst0.uart_inst0.tx_clk_divider[4], uart_inst0.uart_inst0.tx_clk_divider_RNO[4]}
ble_pack uart_inst0.uart_inst0.tx_clk_divider[5]_LC_345 {uart_inst0.uart_inst0.tx_clk_divider[5], uart_inst0.uart_inst0.tx_clk_divider_RNO[5]}
ble_pack uart_inst0.uart_inst0.tx_clk_divider[6]_LC_346 {uart_inst0.uart_inst0.tx_clk_divider[6], uart_inst0.uart_inst0.tx_clk_divider_RNO[6]}
clb_pack PLB_50 {uart_inst0.uart_inst0.tx_clk_divider_RNIEC1S[10]_LC_334, uart_inst0.uart_inst0.tx_clk_divider[10]_LC_338, uart_inst0.uart_inst0.tx_clk_divider[11]_LC_339, uart_inst0.uart_inst0.tx_clk_divider[12]_LC_340, uart_inst0.uart_inst0.tx_clk_divider[13]_LC_341, uart_inst0.uart_inst0.tx_clk_divider[4]_LC_344, uart_inst0.uart_inst0.tx_clk_divider[5]_LC_345, uart_inst0.uart_inst0.tx_clk_divider[6]_LC_346}
ble_pack uart_inst0.uart_inst0.tx_countdown_RNO_0[2]_LC_358 {uart_inst0.uart_inst0.tx_countdown_RNO_0[2]}
ble_pack uart_inst0.uart_inst0.tx_countdown[2]_LC_363 {uart_inst0.uart_inst0.tx_countdown[2], uart_inst0.uart_inst0.tx_countdown_RNO[2]}
ble_pack uart_inst0.uart_inst0.tx_countdown[1]_LC_360 {uart_inst0.uart_inst0.tx_countdown[1], uart_inst0.uart_inst0.tx_countdown_RNO[1]}
ble_pack uart_inst0.uart_inst0.tx_countdown[0]_LC_357 {uart_inst0.uart_inst0.tx_countdown[0], uart_inst0.uart_inst0.tx_countdown_RNO[0]}
ble_pack fifo_inst.ft2232h_inst.rFifoState_RNO_0[0]_LC_2 {fifo_inst.ft2232h_inst.rFifoState_RNO_0[0]}
ble_pack uart_inst0.uart_inst0.tx_bits_remaining_RNO_0[3]_LC_328 {uart_inst0.uart_inst0.tx_bits_remaining_RNO_0[3]}
ble_pack rUartRxState_RNITBQ5[0]_LC_88 {rUartRxState_RNITBQ5[0]}
ble_pack uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_0_LC_135 {uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_0}
clb_pack PLB_51 {uart_inst0.uart_inst0.tx_countdown_RNO_0[2]_LC_358, uart_inst0.uart_inst0.tx_countdown[2]_LC_363, uart_inst0.uart_inst0.tx_countdown[1]_LC_360, uart_inst0.uart_inst0.tx_countdown[0]_LC_357, fifo_inst.ft2232h_inst.rFifoState_RNO_0[0]_LC_2, uart_inst0.uart_inst0.tx_bits_remaining_RNO_0[3]_LC_328, rUartRxState_RNITBQ5[0]_LC_88, uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_0_LC_135}
ble_pack fifo_inst.tx_fifo_inst.rRamRdAddr[3]_LC_427 {fifo_inst.tx_fifo_inst.rRamRdAddr[3], uart_inst0.tx_uart_fifo_inst.m74_fifo_inst.tx_fifo_inst.rRamRdAddr_3_REP_LUT4_0}
ble_pack rUartRxState[0]_LC_103 {rUartRxState[0], uart_inst0.rx_uart_fifo_inst.rDataCount_RNIVUNE1[2]}
ble_pack uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_1_LC_136 {uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_1}
ble_pack uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_3_LC_138 {uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_3}
ble_pack uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_4_LC_139 {uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_4}
ble_pack uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_5_LC_140 {uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_5}
ble_pack uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_6_LC_141 {uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_6}
ble_pack uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_7_LC_142 {uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_7}
clb_pack PLB_52 {fifo_inst.tx_fifo_inst.rRamRdAddr[3]_LC_427, rUartRxState[0]_LC_103, uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_1_LC_136, uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_3_LC_138, uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_4_LC_139, uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_5_LC_140, uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_6_LC_141, uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_7_LC_142}
ble_pack rUartTxData_esr[0]_LC_89 {rUartTxData_esr[0], rUartTxData_esr_RNO[0]}
ble_pack rUartTxData_esr[1]_LC_90 {rUartTxData_esr[1], rUartTxData_esr_RNO[1]}
ble_pack rUartTxData_esr[2]_LC_91 {rUartTxData_esr[2], rUartTxData_esr_RNO[2]}
ble_pack rUartTxData_esr[3]_LC_92 {rUartTxData_esr[3], rUartTxData_esr_RNO[3]}
ble_pack rUartTxData_esr[4]_LC_93 {rUartTxData_esr[4], rUartTxData_esr_RNO[4]}
ble_pack rUartTxData_esr[5]_LC_94 {rUartTxData_esr[5], rUartTxData_esr_RNO[5]}
ble_pack rUartTxData_esr[7]_LC_95 {rUartTxData_esr[7], rUartTxData_esr_RNO[7]}
ble_pack rUartTxData_ess[6]_LC_96 {rUartTxData_ess[6], rUartTxData_ess_RNO[6]}
clb_pack PLB_53 {rUartTxData_esr[0]_LC_89, rUartTxData_esr[1]_LC_90, rUartTxData_esr[2]_LC_91, rUartTxData_esr[3]_LC_92, rUartTxData_esr[4]_LC_93, rUartTxData_esr[5]_LC_94, rUartTxData_esr[7]_LC_95, rUartTxData_ess[6]_LC_96}
ble_pack uart_inst0.uart_inst0.rTxData[7]_LC_249 {uart_inst0.uart_inst0.rTxData[7], uart_inst0.uart_inst0.rTxData_RNO[7]}
ble_pack uart_inst0.uart_inst0.tx_bits_remaining[3]_LC_332 {uart_inst0.uart_inst0.tx_bits_remaining[3], uart_inst0.uart_inst0.tx_bits_remaining_RNO[3]}
ble_pack fifo_inst.ft2232h_inst.rFifoState[3]_LC_421 {fifo_inst.ft2232h_inst.rFifoState[3], uart_inst0.tx_uart_fifo_inst.m21_fifo_inst.ft2232h_inst.rFifoState_3_REP_LUT4_0}
ble_pack fifo_inst.ft2232h_inst.rTx_n_LC_15 {fifo_inst.ft2232h_inst.rTx_n, fifo_inst.ft2232h_inst.rTx_n_RNO}
ble_pack fifo_inst.ft2232h_inst.rFifoState[1]_LC_423 {fifo_inst.ft2232h_inst.rFifoState[1], uart_inst0.tx_uart_fifo_inst.m39_fifo_inst.ft2232h_inst.rFifoState_1_REP_LUT4_0}
ble_pack fifo_inst.ft2232h_inst.rRxData[0]_LC_3 {fifo_inst.ft2232h_inst.rRxData[0], fifo_inst.ft2232h_inst.rRxData_RNO[0]}
ble_pack fifo_inst.ft2232h_inst.rRxData[1]_LC_4 {fifo_inst.ft2232h_inst.rRxData[1], fifo_inst.ft2232h_inst.rRxData_RNO[1]}
clb_pack PLB_54 {uart_inst0.uart_inst0.rTxData[7]_LC_249, uart_inst0.uart_inst0.tx_bits_remaining[3]_LC_332, fifo_inst.ft2232h_inst.rFifoState[3]_LC_421, fifo_inst.ft2232h_inst.rTx_n_LC_15, fifo_inst.ft2232h_inst.rFifoState[1]_LC_423, fifo_inst.ft2232h_inst.rRxData[0]_LC_3, fifo_inst.ft2232h_inst.rRxData[1]_LC_4}
ble_pack uart_inst0.uart_inst0.rTxData_esr[0]_LC_250 {uart_inst0.uart_inst0.rTxData_esr[0], uart_inst0.uart_inst0.rTxData_esr_RNO[0]}
ble_pack uart_inst0.uart_inst0.rTxData_esr[1]_LC_251 {uart_inst0.uart_inst0.rTxData_esr[1], uart_inst0.uart_inst0.rTxData_esr_RNO[1]}
ble_pack uart_inst0.uart_inst0.rTxData_esr[2]_LC_252 {uart_inst0.uart_inst0.rTxData_esr[2], uart_inst0.uart_inst0.rTxData_esr_RNO[2]}
ble_pack uart_inst0.uart_inst0.rTxData_esr[3]_LC_253 {uart_inst0.uart_inst0.rTxData_esr[3], uart_inst0.uart_inst0.rTxData_esr_RNO[3]}
ble_pack uart_inst0.uart_inst0.rTxData_esr[4]_LC_254 {uart_inst0.uart_inst0.rTxData_esr[4], uart_inst0.uart_inst0.rTxData_esr_RNO[4]}
ble_pack uart_inst0.uart_inst0.rTxData_esr[5]_LC_255 {uart_inst0.uart_inst0.rTxData_esr[5], uart_inst0.uart_inst0.rTxData_esr_RNO[5]}
ble_pack uart_inst0.uart_inst0.rTxData_esr[6]_LC_256 {uart_inst0.uart_inst0.rTxData_esr[6], uart_inst0.uart_inst0.rTxData_esr_RNO[6]}
ble_pack uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_0_LC_229 {uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_0}
clb_pack PLB_55 {uart_inst0.uart_inst0.rTxData_esr[0]_LC_250, uart_inst0.uart_inst0.rTxData_esr[1]_LC_251, uart_inst0.uart_inst0.rTxData_esr[2]_LC_252, uart_inst0.uart_inst0.rTxData_esr[3]_LC_253, uart_inst0.uart_inst0.rTxData_esr[4]_LC_254, uart_inst0.uart_inst0.rTxData_esr[5]_LC_255, uart_inst0.uart_inst0.rTxData_esr[6]_LC_256, uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_0_LC_229}
ble_pack uart_inst0.uart_inst0.rx_bits_remaining[1]_LC_266 {uart_inst0.uart_inst0.rx_bits_remaining[1], uart_inst0.uart_inst0.rx_bits_remaining_RNO[1]}
ble_pack uart_inst0.uart_inst0.rx_bits_remaining_RNINTCJ[2]_LC_261 {uart_inst0.uart_inst0.rx_bits_remaining_RNINTCJ[2]}
ble_pack uart_inst0.uart_inst0.rx_bits_remaining[2]_LC_267 {uart_inst0.uart_inst0.rx_bits_remaining[2], uart_inst0.uart_inst0.rx_bits_remaining_RNO[2]}
ble_pack uart_inst0.uart_inst0.rx_bits_remaining[0]_LC_263 {uart_inst0.uart_inst0.rx_bits_remaining[0], uart_inst0.uart_inst0.rx_bits_remaining_RNO[0]}
ble_pack uart_inst0.uart_inst0.rx_bits_remaining_RNINTCJ[3]_LC_262 {uart_inst0.uart_inst0.rx_bits_remaining_RNINTCJ[3]}
ble_pack uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_1_LC_230 {uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_1}
ble_pack uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_3_LC_232 {uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_3}
ble_pack uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_4_LC_233 {uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_4}
clb_pack PLB_56 {uart_inst0.uart_inst0.rx_bits_remaining[1]_LC_266, uart_inst0.uart_inst0.rx_bits_remaining_RNINTCJ[2]_LC_261, uart_inst0.uart_inst0.rx_bits_remaining[2]_LC_267, uart_inst0.uart_inst0.rx_bits_remaining[0]_LC_263, uart_inst0.uart_inst0.rx_bits_remaining_RNINTCJ[3]_LC_262, uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_1_LC_230, uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_3_LC_232, uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_4_LC_233}
ble_pack fifo_inst.ft2232h_inst.rTxBusReady_esr_LC_422 {fifo_inst.ft2232h_inst.rTxBusReady_esr, uart_inst0.tx_uart_fifo_inst.m21_fifo_inst.ft2232h_inst.rTxBusReady_esr_REP_LUT4_0}
ble_pack uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_5_LC_234 {uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_5}
ble_pack uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_6_LC_235 {uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_6}
ble_pack uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_7_LC_236 {uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_7}
ble_pack uart_inst0.uart_inst0.rx_countdown_RNID5M13[0]_LC_290 {uart_inst0.uart_inst0.rx_countdown_RNID5M13[0]}
ble_pack GB_BUFFER_wPllLocked_i_g_THRU_LUT4_0_LC_465 {GB_BUFFER_wPllLocked_i_g_THRU_LUT4_0}
ble_pack LC_469 {CONSTANT_ONE_LUT4}
clb_pack PLB_57 {fifo_inst.ft2232h_inst.rTxBusReady_esr_LC_422, uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_5_LC_234, uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_6_LC_235, uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_7_LC_236, uart_inst0.uart_inst0.rx_countdown_RNID5M13[0]_LC_290, GB_BUFFER_wPllLocked_i_g_THRU_LUT4_0_LC_465, LC_469}
ble_pack fifo_inst.ft2232h_inst.rRxData[2]_LC_5 {fifo_inst.ft2232h_inst.rRxData[2], fifo_inst.ft2232h_inst.rRxData_RNO[2]}
ble_pack fifo_inst.ft2232h_inst.rFifoState[2]_LC_376 {fifo_inst.ft2232h_inst.rFifoState[2], fifo_inst.ft2232h_inst.rFifoState_2_THRU_LUT4_0}
ble_pack fifo_inst.ft2232h_inst.rRx_n_LC_12 {fifo_inst.ft2232h_inst.rRx_n, fifo_inst.ft2232h_inst.rRx_n_RNO}
ble_pack fifo_inst.ft2232h_inst.rRxData[3]_LC_6 {fifo_inst.ft2232h_inst.rRxData[3], fifo_inst.ft2232h_inst.rRxData_RNO[3]}
ble_pack fifo_inst.ft2232h_inst.rRxData[4]_LC_7 {fifo_inst.ft2232h_inst.rRxData[4], fifo_inst.ft2232h_inst.rRxData_RNO[4]}
ble_pack fifo_inst.ft2232h_inst.rRxData[5]_LC_8 {fifo_inst.ft2232h_inst.rRxData[5], fifo_inst.ft2232h_inst.rRxData_RNO[5]}
ble_pack fifo_inst.ft2232h_inst.rRxData[6]_LC_9 {fifo_inst.ft2232h_inst.rRxData[6], fifo_inst.ft2232h_inst.rRxData_RNO[6]}
ble_pack fifo_inst.ft2232h_inst.rRxData[7]_LC_10 {fifo_inst.ft2232h_inst.rRxData[7], fifo_inst.ft2232h_inst.rRxData_RNO[7]}
clb_pack PLB_58 {fifo_inst.ft2232h_inst.rRxData[2]_LC_5, fifo_inst.ft2232h_inst.rFifoState[2]_LC_376, fifo_inst.ft2232h_inst.rRx_n_LC_12, fifo_inst.ft2232h_inst.rRxData[3]_LC_6, fifo_inst.ft2232h_inst.rRxData[4]_LC_7, fifo_inst.ft2232h_inst.rRxData[5]_LC_8, fifo_inst.ft2232h_inst.rRxData[6]_LC_9, fifo_inst.ft2232h_inst.rRxData[7]_LC_10}
ble_pack fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[0]_LC_36 {fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[0], fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA_RNO[0]}
ble_pack fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[1]_LC_37 {fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[1], fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA_RNO[1]}
ble_pack fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[2]_LC_38 {fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[2], fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA_RNO[2]}
ble_pack fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[3]_LC_39 {fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[3], fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA_RNO[3]}
ble_pack fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[4]_LC_40 {fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[4], fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA_RNO[4]}
ble_pack fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[5]_LC_41 {fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[5], fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA_RNO[5]}
ble_pack fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[6]_LC_42 {fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[6], fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA_RNO[6]}
ble_pack fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[7]_LC_43 {fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[7], fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA_RNO[7]}
clb_pack PLB_59 {fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[0]_LC_36, fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[1]_LC_37, fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[2]_LC_38, fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[3]_LC_39, fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[4]_LC_40, fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[5]_LC_41, fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[6]_LC_42, fifo_inst.rx_fifo_inst.ram512x8_inst.RDATA[7]_LC_43}
ble_pack rTxData[0]_LC_86 {rTxData[0], rTxData_RNO[0]}
ble_pack uart_inst0.uart_inst0.rRxData[7]_LC_247 {uart_inst0.uart_inst0.rRxData[7], uart_inst0.uart_inst0.rRxData_RNO[7]}
ble_pack fifo_inst.ft2232h_inst.rWrDelay_LC_16 {fifo_inst.ft2232h_inst.rWrDelay, fifo_inst.ft2232h_inst.rWrDelay_RNO}
clb_pack PLB_60 {rTxData[0]_LC_86, uart_inst0.uart_inst0.rRxData[7]_LC_247, fifo_inst.ft2232h_inst.rWrDelay_LC_16}
ble_pack uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[5]_LC_131 {uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[5], uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA_RNO[5]}
ble_pack uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[6]_LC_132 {uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[6], uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA_RNO[6]}
ble_pack uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[7]_LC_133 {uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[7], uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA_RNO[7]}
clb_pack PLB_61 {uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[5]_LC_131, uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[6]_LC_132, uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[7]_LC_133}
ble_pack uart_inst0.uart_inst0.tx_clk_divider[7]_LC_347 {uart_inst0.uart_inst0.tx_clk_divider[7], uart_inst0.uart_inst0.tx_clk_divider_RNO[7]}
ble_pack uart_inst0.uart_inst0.tx_clk_divider[8]_LC_348 {uart_inst0.uart_inst0.tx_clk_divider[8], uart_inst0.uart_inst0.tx_clk_divider_RNO[8]}
ble_pack uart_inst0.uart_inst0.tx_clk_divider[9]_LC_349 {uart_inst0.uart_inst0.tx_clk_divider[9], uart_inst0.uart_inst0.tx_clk_divider_RNO[9]}
clb_pack PLB_62 {uart_inst0.uart_inst0.tx_clk_divider[7]_LC_347, uart_inst0.uart_inst0.tx_clk_divider[8]_LC_348, uart_inst0.uart_inst0.tx_clk_divider[9]_LC_349}
ble_pack fifo_inst.rx_fifo_inst.rRamRdAddr[6]_LC_381 {fifo_inst.rx_fifo_inst.rRamRdAddr[6], fifo_inst.rx_fifo_inst.rRamRdAddr_6_THRU_LUT4_0}
ble_pack fifo_inst.rx_fifo_inst.rRamRdAddr[7]_LC_382 {fifo_inst.rx_fifo_inst.rRamRdAddr[7], fifo_inst.rx_fifo_inst.rRamRdAddr_7_THRU_LUT4_0}
ble_pack fifo_inst.tx_fifo_inst.rRamRdAddr[1]_LC_385 {fifo_inst.tx_fifo_inst.rRamRdAddr[1], fifo_inst.tx_fifo_inst.rRamRdAddr_1_THRU_LUT4_0}
ble_pack fifo_inst.tx_fifo_inst.rRamRdAddr[5]_LC_388 {fifo_inst.tx_fifo_inst.rRamRdAddr[5], fifo_inst.tx_fifo_inst.rRamRdAddr_5_THRU_LUT4_0}
ble_pack fifo_inst.tx_fifo_inst.rRamRdAddr[6]_LC_389 {fifo_inst.tx_fifo_inst.rRamRdAddr[6], fifo_inst.tx_fifo_inst.rRamRdAddr_6_THRU_LUT4_0}
ble_pack fifo_inst.tx_fifo_inst.rRamRdAddr[7]_LC_390 {fifo_inst.tx_fifo_inst.rRamRdAddr[7], fifo_inst.tx_fifo_inst.rRamRdAddr_7_THRU_LUT4_0}
clb_pack PLB_63 {fifo_inst.rx_fifo_inst.rRamRdAddr[6]_LC_381, fifo_inst.rx_fifo_inst.rRamRdAddr[7]_LC_382, fifo_inst.tx_fifo_inst.rRamRdAddr[1]_LC_385, fifo_inst.tx_fifo_inst.rRamRdAddr[5]_LC_388, fifo_inst.tx_fifo_inst.rRamRdAddr[6]_LC_389, fifo_inst.tx_fifo_inst.rRamRdAddr[7]_LC_390}
ble_pack fifo_inst.tx_fifo_inst.ram512x8_inst.RDATA[0]_LC_384 {fifo_inst.tx_fifo_inst.ram512x8_inst.RDATA[0], fifo_inst.tx_fifo_inst.ram512x8_inst.RDATA_0_THRU_LUT4_0}
clb_pack PLB_64 {fifo_inst.tx_fifo_inst.ram512x8_inst.RDATA[0]_LC_384}
ble_pack rRxData[0]_LC_392 {rRxData[0], rRxData_0_THRU_LUT4_0}
ble_pack rRxData[1]_LC_393 {rRxData[1], rRxData_1_THRU_LUT4_0}
ble_pack rRxData[2]_LC_394 {rRxData[2], rRxData_2_THRU_LUT4_0}
ble_pack rRxData[3]_LC_395 {rRxData[3], rRxData_3_THRU_LUT4_0}
ble_pack rRxData[4]_LC_396 {rRxData[4], rRxData_4_THRU_LUT4_0}
ble_pack rRxData[5]_LC_397 {rRxData[5], rRxData_5_THRU_LUT4_0}
ble_pack rRxData[6]_LC_398 {rRxData[6], rRxData_6_THRU_LUT4_0}
ble_pack rRxData[7]_LC_399 {rRxData[7], rRxData_7_THRU_LUT4_0}
clb_pack PLB_65 {rRxData[0]_LC_392, rRxData[1]_LC_393, rRxData[2]_LC_394, rRxData[3]_LC_395, rRxData[4]_LC_396, rRxData[5]_LC_397, rRxData[6]_LC_398, rRxData[7]_LC_399}
ble_pack rUartRxData_esr[0]_LC_400 {rUartRxData_esr[0], rUartRxData_esr_0_THRU_LUT4_0}
ble_pack rUartRxData_esr[1]_LC_401 {rUartRxData_esr[1], rUartRxData_esr_1_THRU_LUT4_0}
ble_pack rUartRxData_esr[2]_LC_402 {rUartRxData_esr[2], rUartRxData_esr_2_THRU_LUT4_0}
ble_pack rUartRxData_esr[3]_LC_403 {rUartRxData_esr[3], rUartRxData_esr_3_THRU_LUT4_0}
ble_pack rUartRxData_esr[4]_LC_404 {rUartRxData_esr[4], rUartRxData_esr_4_THRU_LUT4_0}
ble_pack rUartRxData_esr[5]_LC_405 {rUartRxData_esr[5], rUartRxData_esr_5_THRU_LUT4_0}
ble_pack rUartRxData_esr[6]_LC_406 {rUartRxData_esr[6], rUartRxData_esr_6_THRU_LUT4_0}
ble_pack rUartRxData_esr[7]_LC_407 {rUartRxData_esr[7], rUartRxData_esr_7_THRU_LUT4_0}
clb_pack PLB_66 {rUartRxData_esr[0]_LC_400, rUartRxData_esr[1]_LC_401, rUartRxData_esr[2]_LC_402, rUartRxData_esr[3]_LC_403, rUartRxData_esr[4]_LC_404, rUartRxData_esr[5]_LC_405, rUartRxData_esr[6]_LC_406, rUartRxData_esr[7]_LC_407}
ble_pack uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[0]_LC_409 {uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[0], uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA_0_THRU_LUT4_0}
ble_pack uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[1]_LC_410 {uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[1], uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA_1_THRU_LUT4_0}
ble_pack uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[2]_LC_411 {uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[2], uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA_2_THRU_LUT4_0}
ble_pack uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[3]_LC_412 {uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[3], uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA_3_THRU_LUT4_0}
ble_pack uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[4]_LC_413 {uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[4], uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA_4_THRU_LUT4_0}
clb_pack PLB_67 {uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[0]_LC_409, uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[1]_LC_410, uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[2]_LC_411, uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[3]_LC_412, uart_inst0.rx_uart_fifo_inst.ram512x8_inst.RDATA[4]_LC_413}
ble_pack uart_inst0.rx_uart_fifo_inst.rRamRdAddr[1]_LC_414 {uart_inst0.rx_uart_fifo_inst.rRamRdAddr[1], uart_inst0.rx_uart_fifo_inst.rRamRdAddr_1_THRU_LUT4_0}
ble_pack uart_inst0.rx_uart_fifo_inst.rRamRdAddr[2]_LC_415 {uart_inst0.rx_uart_fifo_inst.rRamRdAddr[2], uart_inst0.rx_uart_fifo_inst.rRamRdAddr_2_THRU_LUT4_0}
ble_pack uart_inst0.rx_uart_fifo_inst.rRamRdAddr[4]_LC_416 {uart_inst0.rx_uart_fifo_inst.rRamRdAddr[4], uart_inst0.rx_uart_fifo_inst.rRamRdAddr_4_THRU_LUT4_0}
ble_pack uart_inst0.rx_uart_fifo_inst.rRamRdAddr[5]_LC_417 {uart_inst0.rx_uart_fifo_inst.rRamRdAddr[5], uart_inst0.rx_uart_fifo_inst.rRamRdAddr_5_THRU_LUT4_0}
ble_pack uart_inst0.rx_uart_fifo_inst.rRamRdAddr[6]_LC_418 {uart_inst0.rx_uart_fifo_inst.rRamRdAddr[6], uart_inst0.rx_uart_fifo_inst.rRamRdAddr_6_THRU_LUT4_0}
ble_pack uart_inst0.rx_uart_fifo_inst.rRamRdAddr[7]_LC_419 {uart_inst0.rx_uart_fifo_inst.rRamRdAddr[7], uart_inst0.rx_uart_fifo_inst.rRamRdAddr_7_THRU_LUT4_0}
ble_pack uart_inst0.tx_uart_fifo_inst.rRamRdAddr[1]_LC_437 {uart_inst0.tx_uart_fifo_inst.rRamRdAddr[1], uart_inst0.tx_uart_fifo_inst.rRamRdAddrZ0Z_1_THRU_LUT4_0}
ble_pack uart_inst0.tx_uart_fifo_inst.rRamRdAddr[2]_LC_438 {uart_inst0.tx_uart_fifo_inst.rRamRdAddr[2], uart_inst0.tx_uart_fifo_inst.rRamRdAddr_2_THRU_LUT4_0}
clb_pack PLB_68 {uart_inst0.rx_uart_fifo_inst.rRamRdAddr[1]_LC_414, uart_inst0.rx_uart_fifo_inst.rRamRdAddr[2]_LC_415, uart_inst0.rx_uart_fifo_inst.rRamRdAddr[4]_LC_416, uart_inst0.rx_uart_fifo_inst.rRamRdAddr[5]_LC_417, uart_inst0.rx_uart_fifo_inst.rRamRdAddr[6]_LC_418, uart_inst0.rx_uart_fifo_inst.rRamRdAddr[7]_LC_419, uart_inst0.tx_uart_fifo_inst.rRamRdAddr[1]_LC_437, uart_inst0.tx_uart_fifo_inst.rRamRdAddr[2]_LC_438}
ble_pack uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[0]_LC_429 {uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[0], uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA_0_THRU_LUT4_0}
ble_pack uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[1]_LC_430 {uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[1], uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA_1_THRU_LUT4_0}
ble_pack uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[2]_LC_431 {uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[2], uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA_2_THRU_LUT4_0}
ble_pack uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[3]_LC_432 {uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[3], uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA_3_THRU_LUT4_0}
ble_pack uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[4]_LC_433 {uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[4], uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA_4_THRU_LUT4_0}
ble_pack uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[5]_LC_434 {uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[5], uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA_5_THRU_LUT4_0}
ble_pack uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[6]_LC_435 {uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[6], uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA_6_THRU_LUT4_0}
ble_pack uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[7]_LC_436 {uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[7], uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA_7_THRU_LUT4_0}
clb_pack PLB_69 {uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[0]_LC_429, uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[1]_LC_430, uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[2]_LC_431, uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[3]_LC_432, uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[4]_LC_433, uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[5]_LC_434, uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[6]_LC_435, uart_inst0.tx_uart_fifo_inst.ram512x8_inst.RDATA[7]_LC_436}
ble_pack uart_inst0.tx_uart_fifo_inst.rRamRdAddr[4]_LC_439 {uart_inst0.tx_uart_fifo_inst.rRamRdAddr[4], uart_inst0.tx_uart_fifo_inst.rRamRdAddr_4_THRU_LUT4_0}
ble_pack uart_inst0.tx_uart_fifo_inst.rRamRdAddr[5]_LC_440 {uart_inst0.tx_uart_fifo_inst.rRamRdAddr[5], uart_inst0.tx_uart_fifo_inst.rRamRdAddr_5_THRU_LUT4_0}
ble_pack uart_inst0.tx_uart_fifo_inst.rRamRdAddr[6]_LC_441 {uart_inst0.tx_uart_fifo_inst.rRamRdAddr[6], uart_inst0.tx_uart_fifo_inst.rRamRdAddr_6_THRU_LUT4_0}
ble_pack uart_inst0.tx_uart_fifo_inst.rRamRdAddr[7]_LC_442 {uart_inst0.tx_uart_fifo_inst.rRamRdAddr[7], uart_inst0.tx_uart_fifo_inst.rRamRdAddr_7_THRU_LUT4_0}
clb_pack PLB_70 {uart_inst0.tx_uart_fifo_inst.rRamRdAddr[4]_LC_439, uart_inst0.tx_uart_fifo_inst.rRamRdAddr[5]_LC_440, uart_inst0.tx_uart_fifo_inst.rRamRdAddr[6]_LC_441, uart_inst0.tx_uart_fifo_inst.rRamRdAddr[7]_LC_442}
ble_pack uart_inst0.uart_inst0.rRxData_esr[0]_LC_444 {uart_inst0.uart_inst0.rRxData_esr[0], uart_inst0.uart_inst0.rRxData_esr_0_THRU_LUT4_0}
ble_pack uart_inst0.uart_inst0.rRxData_esr[1]_LC_445 {uart_inst0.uart_inst0.rRxData_esr[1], uart_inst0.uart_inst0.rRxData_esr_1_THRU_LUT4_0}
ble_pack uart_inst0.uart_inst0.rRxData_esr[2]_LC_446 {uart_inst0.uart_inst0.rRxData_esr[2], uart_inst0.uart_inst0.rRxData_esr_2_THRU_LUT4_0}
ble_pack uart_inst0.uart_inst0.rRxData_esr[3]_LC_447 {uart_inst0.uart_inst0.rRxData_esr[3], uart_inst0.uart_inst0.rRxData_esr_3_THRU_LUT4_0}
ble_pack uart_inst0.uart_inst0.rRxData_esr[4]_LC_448 {uart_inst0.uart_inst0.rRxData_esr[4], uart_inst0.uart_inst0.rRxData_esr_4_THRU_LUT4_0}
ble_pack uart_inst0.uart_inst0.rRxData_esr[5]_LC_449 {uart_inst0.uart_inst0.rRxData_esr[5], uart_inst0.uart_inst0.rRxData_esr_5_THRU_LUT4_0}
ble_pack uart_inst0.uart_inst0.rRxData_esr[6]_LC_450 {uart_inst0.uart_inst0.rRxData_esr[6], uart_inst0.uart_inst0.rRxData_esr_6_THRU_LUT4_0}
clb_pack PLB_71 {uart_inst0.uart_inst0.rRxData_esr[0]_LC_444, uart_inst0.uart_inst0.rRxData_esr[1]_LC_445, uart_inst0.uart_inst0.rRxData_esr[2]_LC_446, uart_inst0.uart_inst0.rRxData_esr[3]_LC_447, uart_inst0.uart_inst0.rRxData_esr[4]_LC_448, uart_inst0.uart_inst0.rRxData_esr[5]_LC_449, uart_inst0.uart_inst0.rRxData_esr[6]_LC_450}
