{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1657641469951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657641469951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 12 17:57:49 2022 " "Processing started: Tue Jul 12 17:57:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657641469951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1657641469951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sigma-processor -c sigma-processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off sigma-processor -c sigma-processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1657641469951 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1657641470095 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1657641470095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_top_pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_top_pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_top_pipeline-Behavioral " "Found design unit 1: reg_top_pipeline-Behavioral" {  } { { "reg_top_pipeline.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/reg_top_pipeline.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475222 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_top_pipeline " "Found entity 1: reg_top_pipeline" {  } { { "reg_top_pipeline.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/reg_top_pipeline.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657641475222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prog_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_rom-Behavioral " "Found design unit 1: instr_rom-Behavioral" {  } { { "prog_file.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/prog_file.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475222 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_rom " "Found entity 1: instr_rom" {  } { { "prog_file.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/prog_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657641475222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_ram-Behavioral " "Found design unit 1: data_ram-Behavioral" {  } { { "data_file.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/data_file.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475223 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_ram " "Found entity 1: data_ram" {  } { { "data_file.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/data_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657641475223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-Behavioral " "Found design unit 1: reg_file-Behavioral" {  } { { "reg_file.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/reg_file.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475223 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/reg_file.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657641475223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-Behavioral " "Found design unit 1: reg-Behavioral" {  } { { "register.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/register.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475224 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "register.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657641475224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "ALU.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475224 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657641475224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavioral " "Found design unit 1: PC-Behavioral" {  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/PC.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475225 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657641475225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/PC_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/modelsim/PC_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_tb-Behavioral " "Found design unit 1: PC_tb-Behavioral" {  } { { "simulation/modelsim/PC_tb.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/simulation/modelsim/PC_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475225 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_tb " "Found entity 1: PC_tb" {  } { { "simulation/modelsim/PC_tb.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/simulation/modelsim/PC_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657641475225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/ALU_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/modelsim/ALU_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_tb-Behavioral " "Found design unit 1: ALU_tb-Behavioral" {  } { { "simulation/modelsim/ALU_tb.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/simulation/modelsim/ALU_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475225 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "simulation/modelsim/ALU_tb.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/simulation/modelsim/ALU_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657641475225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/CU_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/modelsim/CU_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU_tb-Behavioral " "Found design unit 1: CU_tb-Behavioral" {  } { { "simulation/modelsim/CU_tb.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/simulation/modelsim/CU_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475226 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU_tb " "Found entity 1: CU_tb" {  } { { "simulation/modelsim/CU_tb.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/simulation/modelsim/CU_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657641475226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arch " "Found design unit 1: top-arch" {  } { { "top.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475227 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657641475227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/top_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/modelsim/top_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_tb-Behavioral " "Found design unit 1: top_tb-Behavioral" {  } { { "simulation/modelsim/top_tb.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/simulation/modelsim/top_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475227 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "simulation/modelsim/top_tb.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/simulation/modelsim/top_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657641475227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CU_IF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CU_IF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit_IF-Behavioral " "Found design unit 1: ControlUnit_IF-Behavioral" {  } { { "CU_IF.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_IF.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475228 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_IF " "Found entity 1: ControlUnit_IF" {  } { { "CU_IF.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_IF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657641475228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CU_RF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CU_RF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit_RF-Behavioral " "Found design unit 1: ControlUnit_RF-Behavioral" {  } { { "CU_RF.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_RF.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475228 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_RF " "Found entity 1: ControlUnit_RF" {  } { { "CU_RF.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_RF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657641475228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CU_ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CU_ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit_ALU-Behavioral " "Found design unit 1: ControlUnit_ALU-Behavioral" {  } { { "CU_ALU.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475229 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_ALU " "Found entity 1: ControlUnit_ALU" {  } { { "CU_ALU.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657641475229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CU_MEM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CU_MEM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit_MEM-Behavioral " "Found design unit 1: ControlUnit_MEM-Behavioral" {  } { { "CU_MEM.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_MEM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475229 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_MEM " "Found entity 1: ControlUnit_MEM" {  } { { "CU_MEM.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_MEM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657641475229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CU_WB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CU_WB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit_WB-Behavioral " "Found design unit 1: ControlUnit_WB-Behavioral" {  } { { "CU_WB.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_WB.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475230 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_WB " "Found entity 1: ControlUnit_WB" {  } { { "CU_WB.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_WB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657641475230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ins_queue.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ins_queue.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ins_queue-Behavioral " "Found design unit 1: ins_queue-Behavioral" {  } { { "ins_queue.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/ins_queue.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475230 ""} { "Info" "ISGN_ENTITY_NAME" "1 ins_queue " "Found entity 1: ins_queue" {  } { { "ins_queue.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/ins_queue.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657641475230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_nWE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_nWE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_nwe-Behavioral " "Found design unit 1: reg_nwe-Behavioral" {  } { { "register_nWE.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/register_nWE.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475231 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_nwe " "Found entity 1: reg_nwe" {  } { { "register_nWE.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/register_nWE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657641475231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CU_bypass.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CU_bypass.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU_bypass-behavioral " "Found design unit 1: CU_bypass-behavioral" {  } { { "CU_bypass.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_bypass.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475231 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU_bypass " "Found entity 1: CU_bypass" {  } { { "CU_bypass.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_bypass.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657641475231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_handler-behavioral " "Found design unit 1: branch_handler-behavioral" {  } { { "branch_handler.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/branch_handler.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475232 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_handler " "Found entity 1: branch_handler" {  } { { "branch_handler.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/branch_handler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657641475232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1657641475232 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1657641475323 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sASEL_RF top.vhd(57) " "Verilog HDL or VHDL warning at top.vhd(57): object \"sASEL_RF\" assigned a value but never read" {  } { { "top.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1657641475324 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit_IF ControlUnit_IF:cu_if " "Elaborating entity \"ControlUnit_IF\" for hierarchy \"ControlUnit_IF:cu_if\"" {  } { { "top.vhd" "cu_if" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1657641475352 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sOpTable CU_IF.vhd(61) " "VHDL Signal Declaration warning at CU_IF.vhd(61): used explicit default value for signal \"sOpTable\" because signal was never assigned a value" {  } { { "CU_IF.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_IF.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1657641475352 "|top|ControlUnit_IF:cu_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit_RF ControlUnit_RF:cu_rf " "Elaborating entity \"ControlUnit_RF\" for hierarchy \"ControlUnit_RF:cu_rf\"" {  } { { "top.vhd" "cu_rf" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1657641475353 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sOpTable CU_RF.vhd(65) " "VHDL Signal Declaration warning at CU_RF.vhd(65): used explicit default value for signal \"sOpTable\" because signal was never assigned a value" {  } { { "CU_RF.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_RF.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1657641475353 "|top|ControlUnit_RF:cu_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit_ALU ControlUnit_ALU:cu_alu " "Elaborating entity \"ControlUnit_ALU\" for hierarchy \"ControlUnit_ALU:cu_alu\"" {  } { { "top.vhd" "cu_alu" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1657641475353 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sOpTable CU_ALU.vhd(59) " "VHDL Signal Declaration warning at CU_ALU.vhd(59): used explicit default value for signal \"sOpTable\" because signal was never assigned a value" {  } { { "CU_ALU.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_ALU.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1657641475354 "|top|ControlUnit_ALU:cu_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit_MEM ControlUnit_MEM:cu_mem " "Elaborating entity \"ControlUnit_MEM\" for hierarchy \"ControlUnit_MEM:cu_mem\"" {  } { { "top.vhd" "cu_mem" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1657641475354 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sOpTable CU_MEM.vhd(60) " "VHDL Signal Declaration warning at CU_MEM.vhd(60): used explicit default value for signal \"sOpTable\" because signal was never assigned a value" {  } { { "CU_MEM.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_MEM.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1657641475354 "|top|ControlUnit_MEM:cu_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit_WB ControlUnit_WB:cu_wb " "Elaborating entity \"ControlUnit_WB\" for hierarchy \"ControlUnit_WB:cu_wb\"" {  } { { "top.vhd" "cu_wb" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1657641475355 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sOpTable CU_WB.vhd(60) " "VHDL Signal Declaration warning at CU_WB.vhd(60): used explicit default value for signal \"sOpTable\" because signal was never assigned a value" {  } { { "CU_WB.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_WB.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1657641475355 "|top|ControlUnit_WB:cu_wb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_top_pipeline reg_top_pipeline:reg_pipeline " "Elaborating entity \"reg_top_pipeline\" for hierarchy \"reg_top_pipeline:reg_pipeline\"" {  } { { "top.vhd" "reg_pipeline" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1657641475355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_nwe reg_top_pipeline:reg_pipeline\|reg_nwe:r_pc_rf " "Elaborating entity \"reg_nwe\" for hierarchy \"reg_top_pipeline:reg_pipeline\|reg_nwe:r_pc_rf\"" {  } { { "reg_top_pipeline.vhd" "r_pc_rf" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/reg_top_pipeline.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1657641475357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_rom instr_rom:prog_i " "Elaborating entity \"instr_rom\" for hierarchy \"instr_rom:prog_i\"" {  } { { "top.vhd" "prog_i" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1657641475361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ram data_ram:data_i " "Elaborating entity \"data_ram\" for hierarchy \"data_ram:data_i\"" {  } { { "top.vhd" "data_i" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1657641475362 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sMEM data_file.vhd(26) " "VHDL Process Statement warning at data_file.vhd(26): signal \"sMEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_file.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/data_file.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1657641475370 "|top|data_ram:data_i"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "data_file.vhd(30) " "Verilog HDL or VHDL warning at the data_file.vhd(30): index expression is not wide enough to address all of the elements in the array" {  } { { "data_file.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/data_file.vhd" 30 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1657641475370 "|top|data_ram:data_i"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rMEM data_file.vhd(23) " "VHDL Process Statement warning at data_file.vhd(23): inferring latch(es) for signal or variable \"rMEM\", which holds its previous value in one or more paths through the process" {  } { { "data_file.vhd" "" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/data_file.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1657641475370 "|top|data_ram:data_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc_i " "Elaborating entity \"PC\" for hierarchy \"PC:pc_i\"" {  } { { "top.vhd" "pc_i" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1657641475370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:regf_i " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:regf_i\"" {  } { { "top.vhd" "regf_i" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1657641475371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg_file:regf_i\|reg:r0_i " "Elaborating entity \"reg\" for hierarchy \"reg_file:regf_i\|reg:r0_i\"" {  } { { "reg_file.vhd" "r0_i" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/reg_file.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1657641475374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_handler branch_handler:branch_handler " "Elaborating entity \"branch_handler\" for hierarchy \"branch_handler:branch_handler\"" {  } { { "top.vhd" "branch_handler" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1657641475380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_i " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_i\"" {  } { { "top.vhd" "alu_i" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1657641475380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU_bypass CU_bypass:cu_bypass " "Elaborating entity \"CU_bypass\" for hierarchy \"CU_bypass:cu_bypass\"" {  } { { "top.vhd" "cu_bypass" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1657641475382 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sigma-processor 24 " "Ignored 24 assignments for entity \"sigma-processor\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1657641475662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1657641475662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1657641475662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1657641475662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1657641475662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1657641475662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1657641475662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1657641475662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1657641475662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1657641475662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1657641475662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1657641475662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1657641475662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1657641475662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1657641475662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1657641475662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1657641475662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1657641475662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1657641475662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1657641475662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1657641475662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1657641475662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1657641475662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity \"sigma-processor\" -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity \"sigma-processor\" -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1657641475662 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1657641475662 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "754 " "Peak virtual memory: 754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657641475677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 12 17:57:55 2022 " "Processing ended: Tue Jul 12 17:57:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657641475677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657641475677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657641475677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1657641475677 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 35 s " "Quartus Prime Flow was successful. 0 errors, 35 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1657641475758 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1657641476133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657641476133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 12 17:57:56 2022 " "Processing started: Tue Jul 12 17:57:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657641476133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1657641476133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /opt/intelFPGA/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim sigma-processor sigma-processor " "Command: quartus_sh -t /opt/intelFPGA/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim sigma-processor sigma-processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1657641476133 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim sigma-processor sigma-processor " "Quartus(args): --rtl_sim sigma-processor sigma-processor" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1657641476133 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1657641476262 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1657641476331 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1657641476332 ""}
{ "Warning" "0" "" "Warning: File sigma-processor_run_msim_rtl_vhdl.do already exists - backing up current file as sigma-processor_run_msim_rtl_vhdl.do.bak11" {  } {  } 0 0 "Warning: File sigma-processor_run_msim_rtl_vhdl.do already exists - backing up current file as sigma-processor_run_msim_rtl_vhdl.do.bak11" 0 0 "Shell" 0 0 1657641476382 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/simulation/modelsim/sigma-processor_run_msim_rtl_vhdl.do" {  } { { "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/simulation/modelsim/sigma-processor_run_msim_rtl_vhdl.do" "0" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/simulation/modelsim/sigma-processor_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/simulation/modelsim/sigma-processor_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1657641476403 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1657641476404 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1657641476407 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1657641476407 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/sigma-processor_nativelink_simulation.rpt" {  } { { "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/sigma-processor_nativelink_simulation.rpt" "0" { Text "/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/sigma-processor_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/sigma-processor_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1657641476407 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/opt/intelFPGA/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script /opt/intelFPGA/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1657641476407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657641476408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 12 17:57:56 2022 " "Processing ended: Tue Jul 12 17:57:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657641476408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657641476408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657641476408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1657641476408 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 36 s " "Quartus Prime Flow was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1657641928916 ""}
