// Seed: 1399267246
`timescale 1ps / 1ps
module module_0 (
    output reg id_0
);
  assign id_0 = 1 == 1;
  always @(posedge 1) id_0 <= "";
  type_4 id_1 (.id_0(id_0));
  assign id_0 = 1;
  logic id_2;
endmodule
