
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035990                       # Number of seconds simulated
sim_ticks                                 35990051526                       # Number of ticks simulated
final_tick                               563906308185                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 281682                       # Simulator instruction rate (inst/s)
host_op_rate                                   364963                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3150454                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911340                       # Number of bytes of host memory used
host_seconds                                 11423.77                       # Real time elapsed on the host
sim_insts                                  3217864322                       # Number of instructions simulated
sim_ops                                    4169257170                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1130880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       589824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1838080                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3564160                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1475072                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1475072                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8835                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4608                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14360                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27845                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11524                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11524                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46235                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     31422017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16388529                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        53348                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     51071891                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                99031812                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46235                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49792                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        53348                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             149375                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40985548                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40985548                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40985548                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46235                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     31422017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16388529                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        53348                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     51071891                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              140017360                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86307079                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31076493                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25277664                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2076016                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13060448                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12237451                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3188549                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91181                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34351551                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169722930                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31076493                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15426000                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35640072                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10657670                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5754957                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         16784948                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       822345                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84292830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.480385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.296950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48652758     57.72%     57.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1911775      2.27%     59.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2486741      2.95%     62.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3778495      4.48%     67.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3664327      4.35%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2793405      3.31%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1656765      1.97%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2495518      2.96%     80.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16853046     19.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84292830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360069                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.966501                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35496393                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5640152                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34341450                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       268819                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8546010                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5269826                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          308                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202991156                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1334                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8546010                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37366831                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1023861                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1873796                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32696047                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2786280                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197099673                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          856                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1200357                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       878732                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           25                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274627325                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917901115                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917901115                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103878278                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41886                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23663                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7896322                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18256478                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9684108                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       187189                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2856985                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183208069                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39781                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147602477                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       275539                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59595171                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181057663                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6445                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84292830                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.751068                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.899031                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29562276     35.07%     35.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18424095     21.86%     56.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11813784     14.02%     70.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8153169      9.67%     80.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7641740      9.07%     89.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4057145      4.81%     94.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2994948      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       896450      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       749223      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84292830                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         725725     68.96%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             6      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149894     14.24%     83.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       176814     16.80%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122809655     83.20%     83.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2084624      1.41%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14559743      9.86%     94.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8131786      5.51%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147602477                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.710201                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1052439                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007130                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380825756                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242843844                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143440540                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148654916                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       499999                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6988547                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2066                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          869                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2461662                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          204                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8546010                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         603951                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97714                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183247850                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1186130                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18256478                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9684108                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23113                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74137                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          869                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1269109                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1172453                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2441562                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144751390                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13705702                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2851081                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21645316                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20271002                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7939614                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.677167                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143478335                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143440540                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92152356                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258781234                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.661979                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356101                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60343635                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2110368                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75746820                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.622569                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.152973                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29425848     38.85%     38.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21648017     28.58%     67.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7994972     10.55%     77.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4572680      6.04%     84.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3803791      5.02%     89.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1831017      2.42%     91.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1893294      2.50%     93.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       799199      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3778002      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75746820                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3778002                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255216876                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          375046600                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32001                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2014249                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.863071                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.863071                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.158654                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.158654                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651396692                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198098931                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187549219                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86307079                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31734542                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25873501                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2120463                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13174651                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12376942                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3418899                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93678                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31730999                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174318548                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31734542                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15795841                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38699443                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11268639                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5258144                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15662224                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1028026                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84810668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.546836                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46111225     54.37%     54.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2559102      3.02%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4767967      5.62%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4769296      5.62%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2954612      3.48%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2358375      2.78%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1474903      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1385309      1.63%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18429879     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84810668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367693                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.019748                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33086077                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5197090                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37178544                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       228798                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9120148                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5367637                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1950                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     209118104                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         9797                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9120148                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35488512                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1011840                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       893313                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34959101                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3337744                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     201666479                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           40                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1389737                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1020256                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    283258598                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    940747897                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    940747897                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175027765                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       108230820                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35919                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17234                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9286202                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18649184                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9527013                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       118471                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3251850                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         190095863                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34468                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151388784                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       298798                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64342087                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196765433                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     84810668                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.785021                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897847                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28936682     34.12%     34.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18473840     21.78%     55.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12191296     14.37%     70.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8009499      9.44%     79.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8432033      9.94%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4056636      4.78%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3231183      3.81%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       730547      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       748952      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84810668                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         944347     72.48%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        180316     13.84%     86.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       178265     13.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126633653     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2033264      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17234      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14640402      9.67%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8064231      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151388784                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.754071                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1302928                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008607                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    389189961                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    254472750                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147920550                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152691712                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       471346                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7238841                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1992                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          333                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2298564                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9120148                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         518885                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90174                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    190130332                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       375356                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18649184                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9527013                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17234                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         70638                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          333                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1323517                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1180875                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2504392                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149382025                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13971794                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2006758                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21844167                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21183807                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7872373                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.730820                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147967021                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147920550                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94271626                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        270543723                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.713887                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348452                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101935873                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125513482                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64617298                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34468                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2144392                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75690520                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.658246                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150586                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28589858     37.77%     37.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21263763     28.09%     65.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8834238     11.67%     77.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4406170      5.82%     83.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4391338      5.80%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1774265      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1783447      2.36%     93.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       954154      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3693287      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75690520                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101935873                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125513482                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18638789                       # Number of memory references committed
system.switch_cpus1.commit.loads             11410340                       # Number of loads committed
system.switch_cpus1.commit.membars              17234                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18116535                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113078112                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2588784                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3693287                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           262128013                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          389387614                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32123                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1496411                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101935873                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125513482                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101935873                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846680                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846680                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.181084                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.181084                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       671017102                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205504708                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      192115408                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34468                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86307079                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30737576                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26881441                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1944449                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15350554                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14776967                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2207764                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        61220                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     36238233                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             171067711                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30737576                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16984731                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35202159                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9547852                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4322723                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         17862845                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       770875                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83355467                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.361857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.170315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48153308     57.77%     57.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1741879      2.09%     59.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3187076      3.82%     63.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2989420      3.59%     67.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4932919      5.92%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5136256      6.16%     79.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1213962      1.46%     80.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          912465      1.09%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15088182     18.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83355467                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356142                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.982082                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        37379482                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4183473                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34069867                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       135899                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7586742                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3337890                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5609                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     191352617                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1349                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7586742                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        38949417                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1558050                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       465316                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32621030                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2174902                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     186316902                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        743330                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       877178                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    247346892                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    848003185                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    848003185                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    161061836                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        86285036                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        21946                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        10730                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5828239                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     28692496                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6224638                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       103081                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1858509                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         176346621                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        21444                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        148892292                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       198483                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     52814465                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    144988523                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83355467                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786233                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.841950                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28920234     34.70%     34.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15597545     18.71%     53.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13424219     16.10%     69.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8307372      9.97%     79.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8714676     10.45%     89.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5113412      6.13%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2262123      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       601397      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       414489      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83355467                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         584802     66.20%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        188728     21.36%     87.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       109914     12.44%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    116749287     78.41%     78.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1172122      0.79%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10713      0.01%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     25658102     17.23%     96.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5302068      3.56%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     148892292                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.725146                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             883444                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005933                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    382221973                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    229182980                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144044903                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149775736                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       365031                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8172346                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          982                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          451                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1519489                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7586742                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         926735                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        62698                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    176368068                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       206276                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     28692496                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6224638                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        10730                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         32783                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          222                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          451                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1036592                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1145202                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2181794                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    146114364                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     24664572                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2777923                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            29835297                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22087820                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5170725                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.692959                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144205806                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144044903                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         88494845                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        215859147                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.668981                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409966                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108232028                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    122929417                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     53439319                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        21428                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1949605                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75768725                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.622430                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.320615                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     34884879     46.04%     46.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16046618     21.18%     67.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8987524     11.86%     79.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3041467      4.01%     83.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2908549      3.84%     86.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1204209      1.59%     88.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3245755      4.28%     92.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       944213      1.25%     94.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4505511      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75768725                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108232028                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     122929417                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              25225288                       # Number of memory references committed
system.switch_cpus2.commit.loads             20520139                       # Number of loads committed
system.switch_cpus2.commit.membars              10714                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19252178                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107304913                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1660140                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4505511                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           247631950                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          360330617                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31791                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2951612                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108232028                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            122929417                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108232028                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.797426                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.797426                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.254034                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.254034                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       675985840                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      188754102                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      197326711                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         21428                       # number of misc regfile writes
system.l20.replacements                          8848                       # number of replacements
system.l20.tagsinuse                     10239.965325                       # Cycle average of tags in use
system.l20.total_refs                          554286                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19088                       # Sample count of references to valid blocks.
system.l20.avg_refs                         29.038453                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          567.085281                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.896029                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3785.455704                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5879.528311                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.055379                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000771                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.369673                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.574173                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43428                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43428                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25384                       # number of Writeback hits
system.l20.Writeback_hits::total                25384                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43428                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43428                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43428                       # number of overall hits
system.l20.overall_hits::total                  43428                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8827                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8840                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            8                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8835                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8848                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8835                       # number of overall misses
system.l20.overall_misses::total                 8848                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1135358                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1100641892                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1101777250                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       705253                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       705253                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1135358                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1101347145                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1102482503                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1135358                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1101347145                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1102482503                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52255                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52268                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25384                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25384                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            8                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                8                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52263                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52276                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52263                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52276                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.168922                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169128                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.169049                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169255                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.169049                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169255                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 124690.369548                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 124635.435520                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 88156.625000                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 88156.625000                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 124657.288625                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 124602.452871                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 124657.288625                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 124602.452871                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5925                       # number of writebacks
system.l20.writebacks::total                     5925                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8827                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8840                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            8                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8835                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8848                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8835                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8848                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1017426967                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1018439242                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       629711                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       629711                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1018056678                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1019068953                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1018056678                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1019068953                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.168922                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169128                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.169049                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169255                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.169049                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169255                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 115263.052793                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 115208.059050                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 78713.875000                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 78713.875000                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 115229.957895                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 115175.062500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 115229.957895                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 115175.062500                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4623                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          371766                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14863                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.012851                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          315.631657                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.660597                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2160.914173                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7750.793574                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.030823                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001236                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.211027                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.756913                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35001                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35001                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10554                       # number of Writeback hits
system.l21.Writeback_hits::total                10554                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35001                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35001                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35001                       # number of overall hits
system.l21.overall_hits::total                  35001                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4608                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4622                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4608                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4622                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4608                       # number of overall misses
system.l21.overall_misses::total                 4622                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1913070                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    599137947                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      601051017                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1913070                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    599137947                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       601051017                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1913070                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    599137947                       # number of overall miss cycles
system.l21.overall_miss_latency::total      601051017                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39609                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39623                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10554                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10554                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39609                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39623                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39609                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39623                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.116337                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.116649                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.116337                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.116649                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.116337                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.116649                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 136647.857143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 130021.255859                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 130041.327780                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 136647.857143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 130021.255859                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 130041.327780                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 136647.857143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 130021.255859                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 130041.327780                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3304                       # number of writebacks
system.l21.writebacks::total                     3304                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4608                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4622                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4608                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4622                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4608                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4622                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1782450                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    555706472                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    557488922                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1782450                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    555706472                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    557488922                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1782450                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    555706472                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    557488922                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.116337                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.116649                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.116337                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.116649                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.116337                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.116649                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 127317.857143                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 120596.022569                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 120616.382951                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 127317.857143                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 120596.022569                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 120616.382951                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 127317.857143                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 120596.022569                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 120616.382951                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14375                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          204524                       # Total number of references to valid blocks.
system.l22.sampled_refs                         26663                       # Sample count of references to valid blocks.
system.l22.avg_refs                          7.670705                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          414.009148                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.268022                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6049.482526                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5816.240304                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033692                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000673                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.492308                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.473327                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        39214                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  39214                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11026                       # number of Writeback hits
system.l22.Writeback_hits::total                11026                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        39214                       # number of demand (read+write) hits
system.l22.demand_hits::total                   39214                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        39214                       # number of overall hits
system.l22.overall_hits::total                  39214                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        14360                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14375                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        14360                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14375                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        14360                       # number of overall misses
system.l22.overall_misses::total                14375                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2616151                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1729268081                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1731884232                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2616151                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1729268081                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1731884232                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2616151                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1729268081                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1731884232                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        53574                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              53589                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11026                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11026                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        53574                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               53589                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        53574                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              53589                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.268040                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.268245                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.268040                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.268245                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.268040                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.268245                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 174410.066667                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 120422.568315                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 120478.903096                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 174410.066667                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 120422.568315                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 120478.903096                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 174410.066667                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 120422.568315                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 120478.903096                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2295                       # number of writebacks
system.l22.writebacks::total                     2295                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        14360                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14375                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        14360                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14375                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        14360                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14375                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2475089                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1593909266                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1596384355                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2475089                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1593909266                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1596384355                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2475089                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1593909266                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1596384355                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.268040                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.268245                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.268040                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.268245                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.268040                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.268245                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 165005.933333                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 110996.466992                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 111052.824696                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 165005.933333                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 110996.466992                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 111052.824696                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 165005.933333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 110996.466992                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 111052.824696                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996540                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016792546                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2049984.971774                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16784929                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16784929                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16784929                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16784929                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16784929                       # number of overall hits
system.cpu0.icache.overall_hits::total       16784929                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1556029                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1556029                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1556029                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1556029                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1556029                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1556029                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16784948                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16784948                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16784948                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16784948                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16784948                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16784948                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 81896.263158                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 81896.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 81896.263158                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1148358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1148358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1148358                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 88335.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52263                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173617962                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52519                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3305.812411                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.267384                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.732616                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911201                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088799                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10427220                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10427220                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7183271                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7183271                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17633                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17633                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17610491                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17610491                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17610491                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17610491                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       131874                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       131874                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         4831                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4831                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       136705                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        136705                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       136705                       # number of overall misses
system.cpu0.dcache.overall_misses::total       136705                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6466296931                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6466296931                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    505756051                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    505756051                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6972052982                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6972052982                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6972052982                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6972052982                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10559094                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10559094                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17633                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17633                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17747196                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17747196                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17747196                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17747196                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012489                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012489                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000672                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000672                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007703                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007703                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007703                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007703                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49033.903051                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49033.903051                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 104689.722832                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 104689.722832                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 51000.716740                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 51000.716740                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 51000.716740                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 51000.716740                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       906390                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 69722.307692                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25384                       # number of writebacks
system.cpu0.dcache.writebacks::total            25384                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        79619                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        79619                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         4823                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4823                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84442                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84442                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84442                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84442                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52255                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52255                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            8                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52263                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52263                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52263                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52263                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1465032274                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1465032274                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       713253                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       713253                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1465745527                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1465745527                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1465745527                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1465745527                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002945                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002945                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 28036.212305                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28036.212305                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 89156.625000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 89156.625000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 28045.568127                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 28045.568127                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 28045.568127                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 28045.568127                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996517                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015412468                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2193115.481641                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996517                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022430                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15662207                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15662207                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15662207                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15662207                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15662207                       # number of overall hits
system.cpu1.icache.overall_hits::total       15662207                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2568547                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2568547                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2568547                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2568547                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2568547                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2568547                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15662224                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15662224                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15662224                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15662224                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15662224                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15662224                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       151091                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       151091                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       151091                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       151091                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       151091                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       151091                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1927070                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1927070                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1927070                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1927070                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1927070                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1927070                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 137647.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 137647.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 137647.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 137647.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 137647.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 137647.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39609                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169502697                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39865                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4251.917647                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.547029                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.452971                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.904481                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.095519                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10662892                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10662892                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7194534                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7194534                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17234                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17234                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17234                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17234                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17857426                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17857426                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17857426                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17857426                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       102390                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       102390                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       102390                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        102390                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       102390                       # number of overall misses
system.cpu1.dcache.overall_misses::total       102390                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4625462799                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4625462799                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4625462799                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4625462799                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4625462799                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4625462799                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10765282                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10765282                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7194534                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7194534                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17234                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17234                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17959816                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17959816                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17959816                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17959816                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009511                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009511                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005701                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005701                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005701                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005701                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 45174.946762                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 45174.946762                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 45174.946762                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 45174.946762                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 45174.946762                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 45174.946762                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10554                       # number of writebacks
system.cpu1.dcache.writebacks::total            10554                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        62781                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        62781                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        62781                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        62781                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        62781                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        62781                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39609                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39609                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39609                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39609                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39609                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39609                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    829625671                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    829625671                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    829625671                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    829625671                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    829625671                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    829625671                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003679                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003679                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002205                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002205                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002205                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002205                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20945.382893                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20945.382893                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20945.382893                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20945.382893                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20945.382893                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20945.382893                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.996017                       # Cycle average of tags in use
system.cpu2.icache.total_refs               925848750                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1708208.025830                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.996017                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024032                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868583                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     17862828                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17862828                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     17862828                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17862828                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     17862828                       # number of overall hits
system.cpu2.icache.overall_hits::total       17862828                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3204522                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3204522                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3204522                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3204522                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3204522                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3204522                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     17862845                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17862845                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     17862845                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17862845                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     17862845                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17862845                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 188501.294118                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 188501.294118                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 188501.294118                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 188501.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 188501.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 188501.294118                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2635579                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2635579                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2635579                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2635579                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2635579                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2635579                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 175705.266667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 175705.266667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 175705.266667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 175705.266667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 175705.266667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 175705.266667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 53574                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               231407440                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 53830                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4298.856400                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   213.758559                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    42.241441                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.834994                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.165006                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     22399838                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       22399838                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4683702                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4683702                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10733                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10733                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10714                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10714                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     27083540                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        27083540                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     27083540                       # number of overall hits
system.cpu2.dcache.overall_hits::total       27083540                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       167697                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       167697                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       167697                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        167697                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       167697                       # number of overall misses
system.cpu2.dcache.overall_misses::total       167697                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12247007692                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12247007692                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12247007692                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12247007692                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12247007692                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12247007692                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     22567535                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     22567535                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4683702                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4683702                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10714                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10714                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     27251237                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     27251237                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     27251237                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     27251237                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007431                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007431                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006154                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006154                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006154                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006154                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 73030.571161                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 73030.571161                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 73030.571161                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 73030.571161                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 73030.571161                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73030.571161                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11026                       # number of writebacks
system.cpu2.dcache.writebacks::total            11026                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       114123                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       114123                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       114123                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       114123                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       114123                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       114123                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        53574                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        53574                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        53574                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        53574                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        53574                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        53574                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2012428030                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2012428030                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2012428030                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2012428030                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2012428030                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2012428030                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001966                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001966                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001966                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001966                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37563.520178                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37563.520178                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37563.520178                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37563.520178                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37563.520178                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37563.520178                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
