

================================================================
== Vitis HLS Report for 'EvalCircuit_Pipeline_VITIS_LOOP_107_2'
================================================================
* Date:           Mon Nov 17 18:42:24 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.978 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |   576267|   576267|  2.881 ms|  2.881 ms|  576261|  576261|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_gf128_clmul_fu_339  |gf128_clmul  |        5|        5|  25.000 ns|  25.000 ns|    1|    1|      yes|
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_107_2  |   576265|   576265|        11|          3|          3|  192086|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     1337|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|     8322|    60601|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      311|     -|
|Register             |        -|      -|     1740|       64|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|    10062|    62313|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|        1|       14|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|        3|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+----+------+-------+-----+
    |        Instance        |    Module   | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +------------------------+-------------+---------+----+------+-------+-----+
    |grp_gf128_clmul_fu_339  |gf128_clmul  |        0|   0|  8322|  60601|    0|
    +------------------------+-------------+---------+----+------+-------+-----+
    |Total                   |             |        0|   0|  8322|  60601|    0|
    +------------------------+-------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+----+---+-----+------------+------------+
    |              Variable Name             | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln120_fu_599_p2                     |         +|   0|  0|  128|         128|         128|
    |i_20_fu_369_p2                          |         +|   0|  0|   25|          18|           1|
    |a1_fu_612_p2                            |         -|   0|  0|  128|         128|         128|
    |and_ln114_fu_528_p2                     |       and|   0|  0|    2|           1|           1|
    |and_ln120_1_fu_594_p2                   |       and|   0|  0|  128|         128|         128|
    |and_ln120_fu_581_p2                     |       and|   0|  0|  128|         128|         128|
    |ap_block_state2_pp0_stage1_iter0_grp1   |       and|   0|  0|    2|           1|           1|
    |ap_condition_371                        |       and|   0|  0|    2|           1|           1|
    |ap_condition_726                        |       and|   0|  0|    2|           1|           1|
    |ap_condition_729                        |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op117_call_state4          |       and|   0|  0|    2|           1|           1|
    |icmp_ln107_fu_363_p2                    |      icmp|   0|  0|   25|          18|          18|
    |ap_block_pp0_stage1_01001_grp1          |        or|   0|  0|    2|           1|           1|
    |ap_block_state11_pp0_stage1_iter3_grp1  |        or|   0|  0|    2|           1|           1|
    |grp_gf128_clmul_fu_339_a                |    select|   0|  0|  123|           1|         128|
    |grp_gf128_clmul_fu_339_b                |    select|   0|  0|  123|           1|         128|
    |select_ln115_fu_563_p3                  |    select|   0|  0|    2|           1|           1|
    |select_ln120_1_fu_573_p3                |    select|   0|  0|    2|           1|           2|
    |select_ln120_2_fu_586_p3                |    select|   0|  0|    2|           1|           2|
    |select_ln120_fu_605_p3                  |    select|   0|  0|  123|           1|         128|
    |select_ln125_fu_535_p3                  |    select|   0|  0|    2|           1|           1|
    |select_ln126_1_fu_515_p3                |    select|   0|  0|  123|           1|         128|
    |select_ln126_fu_508_p3                  |    select|   0|  0|  123|           1|         128|
    |ap_enable_pp0                           |       xor|   0|  0|    2|           1|           2|
    |d_fu_568_p2                             |       xor|   0|  0|    2|           1|           1|
    |xor_ln124_fu_501_p2                     |       xor|   0|  0|    2|           1|           1|
    |xor_ln125_fu_556_p2                     |       xor|   0|  0|    2|           1|           1|
    |xor_ln126_fu_522_p2                     |       xor|   0|  0|  128|         128|         128|
    +----------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                   |          |   0|  0| 1337|         697|        1318|
    +----------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |V_0_address0_local                |  20|          4|   18|         72|
    |V_0_address1_local                |  20|          4|   18|         72|
    |V_1_address0_local                |  20|          4|   18|         72|
    |V_1_address1_local                |  20|          4|   18|         72|
    |a0_strm_blk_n                     |   9|          2|    1|          2|
    |a1_strm_blk_n                     |   9|          2|    1|          2|
    |ap_NS_fsm                         |  20|          4|    1|          4|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                |   9|          2|   18|         36|
    |circuit_TDATA_blk_n               |   9|          2|    1|          2|
    |d_strm_TDATA_blk_n                |   9|          2|    1|          2|
    |d_strm_cp_blk_n                   |   9|          2|    1|          2|
    |extended_witness_address0_local   |  20|          4|   19|         76|
    |extended_witness_address1_local   |  14|          3|   19|         57|
    |extended_witness_d0_local         |  14|          3|    1|          3|
    |i_10_fu_106                       |   9|          2|   18|         36|
    |reg_345                           |   9|          2|  128|        256|
    |reg_350                           |   9|          2|  128|        256|
    |u_0_address0_local                |  14|          3|   18|         54|
    |u_1_address0_local                |  14|          3|   18|         54|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 311|         66|  451|       1142|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+-----+----+-----+-----------+
    |                    Name                   |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------+-----+----+-----+-----------+
    |V_0_addr_5_reg_754                         |   18|   0|   18|          0|
    |V_0_load_1_reg_769                         |  128|   0|  128|          0|
    |V_1_addr_5_reg_759                         |   18|   0|   18|          0|
    |V_1_load_1_reg_774                         |  128|   0|  128|          0|
    |a0_reg_827                                 |  255|   0|  255|          0|
    |a1_reg_822                                 |  128|   0|  128|          0|
    |a1_reg_822_pp0_iter2_reg                   |  128|   0|  128|          0|
    |and_ln114_reg_764                          |    1|   0|    1|          0|
    |ap_CS_fsm                                  |    3|   0|    3|          0|
    |ap_block_pp0_stage1_subdone_grp0_done_reg  |    1|   0|    1|          0|
    |ap_done_reg                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |    1|   0|    1|          0|
    |d_reg_816                                  |    1|   0|    1|          0|
    |d_reg_816_pp0_iter2_reg                    |    1|   0|    1|          0|
    |extended_witness_addr_1_reg_670            |   19|   0|   19|          0|
    |extended_witness_addr_reg_659              |   19|   0|   19|          0|
    |gate_is_and_reg_637                        |    1|   0|    1|          0|
    |gate_out_reg_641                           |   19|   0|   19|          0|
    |i_10_fu_106                                |   18|   0|   18|          0|
    |icmp_ln107_reg_633                         |    1|   0|    1|          0|
    |lshr_ln124_1_reg_681                       |   18|   0|   18|          0|
    |reg_345                                    |  128|   0|  128|          0|
    |reg_350                                    |  128|   0|  128|          0|
    |select_ln119_1_reg_810                     |  128|   0|  128|          0|
    |select_ln119_reg_804                       |  128|   0|  128|          0|
    |select_ln125_reg_789                       |    1|   0|    1|          0|
    |tmp_843_reg_664                            |    1|   0|    1|          0|
    |tmp_844_reg_675                            |    1|   0|    1|          0|
    |tmp_reg_646                                |    1|   0|    1|          0|
    |u_0_addr_reg_726                           |   18|   0|   18|          0|
    |u_0_load_reg_794                           |    1|   0|    1|          0|
    |u_1_addr_reg_732                           |   18|   0|   18|          0|
    |u_1_load_reg_799                           |    1|   0|    1|          0|
    |xor_ln126_reg_748                          |  128|   0|  128|          0|
    |zext_ln124_1_reg_653                       |   18|   0|   64|         46|
    |gate_is_and_reg_637                        |   64|  32|    1|          0|
    |icmp_ln107_reg_633                         |   64|  32|    1|          0|
    +-------------------------------------------+-----+----+-----+-----------+
    |Total                                      | 1740|  64| 1660|         46|
    +-------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  EvalCircuit_Pipeline_VITIS_LOOP_107_2|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  EvalCircuit_Pipeline_VITIS_LOOP_107_2|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  EvalCircuit_Pipeline_VITIS_LOOP_107_2|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  EvalCircuit_Pipeline_VITIS_LOOP_107_2|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  EvalCircuit_Pipeline_VITIS_LOOP_107_2|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  EvalCircuit_Pipeline_VITIS_LOOP_107_2|  return value|
|d_strm_TDATA               |  out|    8|        axis|                                 d_strm|       pointer|
|d_strm_TVALID              |  out|    1|        axis|                                 d_strm|       pointer|
|d_strm_TREADY              |   in|    1|        axis|                                 d_strm|       pointer|
|d_strm_cp_din              |  out|    1|     ap_fifo|                              d_strm_cp|       pointer|
|d_strm_cp_full_n           |   in|    1|     ap_fifo|                              d_strm_cp|       pointer|
|d_strm_cp_write            |  out|    1|     ap_fifo|                              d_strm_cp|       pointer|
|d_strm_cp_num_data_valid   |   in|    3|     ap_fifo|                              d_strm_cp|       pointer|
|d_strm_cp_fifo_cap         |   in|    3|     ap_fifo|                              d_strm_cp|       pointer|
|V_0_address0               |  out|   18|   ap_memory|                                    V_0|         array|
|V_0_ce0                    |  out|    1|   ap_memory|                                    V_0|         array|
|V_0_q0                     |   in|  128|   ap_memory|                                    V_0|         array|
|V_0_address1               |  out|   18|   ap_memory|                                    V_0|         array|
|V_0_ce1                    |  out|    1|   ap_memory|                                    V_0|         array|
|V_0_we1                    |  out|    1|   ap_memory|                                    V_0|         array|
|V_0_d1                     |  out|  128|   ap_memory|                                    V_0|         array|
|V_0_q1                     |   in|  128|   ap_memory|                                    V_0|         array|
|V_1_address0               |  out|   18|   ap_memory|                                    V_1|         array|
|V_1_ce0                    |  out|    1|   ap_memory|                                    V_1|         array|
|V_1_q0                     |   in|  128|   ap_memory|                                    V_1|         array|
|V_1_address1               |  out|   18|   ap_memory|                                    V_1|         array|
|V_1_ce1                    |  out|    1|   ap_memory|                                    V_1|         array|
|V_1_we1                    |  out|    1|   ap_memory|                                    V_1|         array|
|V_1_d1                     |  out|  128|   ap_memory|                                    V_1|         array|
|V_1_q1                     |   in|  128|   ap_memory|                                    V_1|         array|
|a0_strm_din                |  out|  256|     ap_fifo|                                a0_strm|       pointer|
|a0_strm_full_n             |   in|    1|     ap_fifo|                                a0_strm|       pointer|
|a0_strm_write              |  out|    1|     ap_fifo|                                a0_strm|       pointer|
|a0_strm_num_data_valid     |   in|    3|     ap_fifo|                                a0_strm|       pointer|
|a0_strm_fifo_cap           |   in|    3|     ap_fifo|                                a0_strm|       pointer|
|a1_strm_din                |  out|  128|     ap_fifo|                                a1_strm|       pointer|
|a1_strm_full_n             |   in|    1|     ap_fifo|                                a1_strm|       pointer|
|a1_strm_write              |  out|    1|     ap_fifo|                                a1_strm|       pointer|
|a1_strm_num_data_valid     |   in|    3|     ap_fifo|                                a1_strm|       pointer|
|a1_strm_fifo_cap           |   in|    3|     ap_fifo|                                a1_strm|       pointer|
|circuit_TDATA              |   in|  128|        axis|                                circuit|       pointer|
|circuit_TVALID             |   in|    1|        axis|                                circuit|       pointer|
|circuit_TREADY             |  out|    1|        axis|                                circuit|       pointer|
|extended_witness_address0  |  out|   19|   ap_memory|                       extended_witness|         array|
|extended_witness_ce0       |  out|    1|   ap_memory|                       extended_witness|         array|
|extended_witness_we0       |  out|    1|   ap_memory|                       extended_witness|         array|
|extended_witness_d0        |  out|    1|   ap_memory|                       extended_witness|         array|
|extended_witness_q0        |   in|    1|   ap_memory|                       extended_witness|         array|
|extended_witness_address1  |  out|   19|   ap_memory|                       extended_witness|         array|
|extended_witness_ce1       |  out|    1|   ap_memory|                       extended_witness|         array|
|extended_witness_q1        |   in|    1|   ap_memory|                       extended_witness|         array|
|u_0_address0               |  out|   18|   ap_memory|                                    u_0|         array|
|u_0_ce0                    |  out|    1|   ap_memory|                                    u_0|         array|
|u_0_q0                     |   in|    1|   ap_memory|                                    u_0|         array|
|u_0_address1               |  out|   18|   ap_memory|                                    u_0|         array|
|u_0_ce1                    |  out|    1|   ap_memory|                                    u_0|         array|
|u_0_we1                    |  out|    1|   ap_memory|                                    u_0|         array|
|u_0_d1                     |  out|    1|   ap_memory|                                    u_0|         array|
|u_1_address0               |  out|   18|   ap_memory|                                    u_1|         array|
|u_1_ce0                    |  out|    1|   ap_memory|                                    u_1|         array|
|u_1_q0                     |   in|    1|   ap_memory|                                    u_1|         array|
|u_1_address1               |  out|   18|   ap_memory|                                    u_1|         array|
|u_1_ce1                    |  out|    1|   ap_memory|                                    u_1|         array|
|u_1_we1                    |  out|    1|   ap_memory|                                    u_1|         array|
|u_1_d1                     |  out|    1|   ap_memory|                                    u_1|         array|
+---------------------------+-----+-----+------------+---------------------------------------+--------------+

