{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 10:48:53 2023 " "Info: Processing started: Wed Oct 25 10:48:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDA_algorithm -c DDA_algorithm " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DDA_algorithm -c DDA_algorithm" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dda_algorithm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dda_algorithm.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDA_algorithm " "Info: Found entity 1: DDA_algorithm" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/DDA_algorithm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDA_algorithm " "Info: Elaborating entity \"DDA_algorithm\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "acc DDA_algorithm.v(8) " "Warning (10855): Verilog HDL warning at DDA_algorithm.v(8): initial value for variable acc should be constant" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/DDA_algorithm.v" 8 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 DDA_algorithm.v(29) " "Warning (10230): Verilog HDL assignment warning at DDA_algorithm.v(29): truncated value with size 32 to match size of target (7)" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/DDA_algorithm.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "acc DDA_algorithm.v(46) " "Warning (10235): Verilog HDL Always Construct warning at DDA_algorithm.v(46): variable \"acc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/DDA_algorithm.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp DDA_algorithm.v(46) " "Warning (10235): Verilog HDL Always Construct warning at DDA_algorithm.v(46): variable \"temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/DDA_algorithm.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "N DDA_algorithm.v(47) " "Warning (10235): Verilog HDL Always Construct warning at DDA_algorithm.v(47): variable \"N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/DDA_algorithm.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "N DDA_algorithm.v(48) " "Warning (10235): Verilog HDL Always Construct warning at DDA_algorithm.v(48): variable \"N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/DDA_algorithm.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "acc DDA_algorithm.v(42) " "Warning (10240): Verilog HDL Always Construct warning at DDA_algorithm.v(42): inferring latch(es) for variable \"acc\", which holds its previous value in one or more paths through the always construct" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/DDA_algorithm.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc\[0\] DDA_algorithm.v(53) " "Info (10041): Inferred latch for \"acc\[0\]\" at DDA_algorithm.v(53)" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/DDA_algorithm.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc\[1\] DDA_algorithm.v(53) " "Info (10041): Inferred latch for \"acc\[1\]\" at DDA_algorithm.v(53)" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/DDA_algorithm.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc\[2\] DDA_algorithm.v(53) " "Info (10041): Inferred latch for \"acc\[2\]\" at DDA_algorithm.v(53)" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/DDA_algorithm.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc\[3\] DDA_algorithm.v(53) " "Info (10041): Inferred latch for \"acc\[3\]\" at DDA_algorithm.v(53)" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/DDA_algorithm.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc\[4\] DDA_algorithm.v(53) " "Info (10041): Inferred latch for \"acc\[4\]\" at DDA_algorithm.v(53)" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/DDA_algorithm.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc\[5\] DDA_algorithm.v(53) " "Info (10041): Inferred latch for \"acc\[5\]\" at DDA_algorithm.v(53)" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/DDA_algorithm.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc\[6\] DDA_algorithm.v(53) " "Info (10041): Inferred latch for \"acc\[6\]\" at DDA_algorithm.v(53)" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/DDA_algorithm.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc\[7\] DDA_algorithm.v(53) " "Info (10041): Inferred latch for \"acc\[7\]\" at DDA_algorithm.v(53)" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/DDA_algorithm.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_T " "Warning (15610): No output dependent on input pin \"flag_T\"" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/DDA_algorithm.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "87 " "Info: Implemented 87 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Info: Implemented 65 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 10:48:53 2023 " "Info: Processing ended: Wed Oct 25 10:48:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
