#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Nov 24 21:11:29 2024
# Process ID: 20108
# Current directory: X:/ec311-wang/ec311project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18984 X:\ec311-wang\ec311project\ec311project.xpr
# Log file: X:/ec311-wang/ec311project/vivado.log
# Journal file: X:/ec311-wang/ec311project\vivado.jou
# Running On        :ECE-PHO115-13
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-12700K
# CPU Frequency     :3610 MHz
# CPU Physical cores:12
# CPU Logical cores :20
# Host memory       :16853 MB
# Swap memory       :2550 MB
# Total Virtual     :19403 MB
# Available Virtual :9592 MB
#-----------------------------------------------------------
start_gui
open_project X:/ec311-wang/ec311project/ec311project.xpr
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Common 17-344] 'open_project' was cancelled
open_project X:/ec311-wang/ec311_lab3/ec311_lab3.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'X:/ec311-wang/ec311_lab3/ec311_lab3.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'X:/ec311-wang/ec311_lab3/ec311_lab3.srcs/sources_1/new/clk_div_nexys.v'.
Scanning sources...
Finished scanning sources
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
close_project
open_project X:/ec311-wang/ec311project/ec311project.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'X:/ec311-wang/ec311project/ec311project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse {X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/paddle.v X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/user_input.v X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/score.v X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/clk_divider.v X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/ball_collision.v X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/circle.v X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/display.v X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/game_clock_divider.v X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/rectangle.v X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/vga_controller.v X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/debouncer.v X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/score_tb.v X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/ball.v X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/vga_top.v}
WARNING: [filemgmt 56-12] File 'X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/paddle.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/user_input.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/score.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/ball_collision.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/display.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/ball.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open X:/ec311-wang/ec311project/ec311project.srcs/sim_1/new/paddle_tb.v w ]
add_files -fileset sim_1 X:/ec311-wang/ec311project/ec311project.srcs/sim_1/new/paddle_tb.v
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sources_1\new\paddle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sim_1\new\paddle_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sources_1\new\paddle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sources_1\new\paddle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sources_1\new\paddle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sim_1\new\paddle_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sources_1\new\paddle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sources_1\new\paddle.v:]
set_property top paddle_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sources_1\new\paddle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sim_1\new\paddle_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sources_1\new\paddle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sources_1\new\paddle.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sources_1\new\paddle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sim_1\new\paddle_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sources_1\new\paddle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sources_1\new\paddle.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'paddle_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/ec311-wang/ec311project/ec311project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'paddle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/ec311-wang/ec311project/ec311project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj paddle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/paddle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paddle
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/ec311-wang/ec311project/ec311project.srcs/sim_1/new/paddle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paddle_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/ec311-wang/ec311project/ec311project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot paddle_tb_behav xil_defaultlib.paddle_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot paddle_tb_behav xil_defaultlib.paddle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/paddle.v" Line 1. Module paddle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/paddle.v" Line 1. Module paddle doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.paddle
Compiling module xil_defaultlib.paddle_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot paddle_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/ec311-wang/ec311project/ec311project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "paddle_tb_behav -key {Behavioral:sim_1:Functional:paddle_tb} -tclbatch {paddle_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source paddle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 50 ns : File "X:/ec311-wang/ec311project/ec311project.srcs/sim_1/new/paddle_tb.v" Line 47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'paddle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1775.500 ; gain = 30.090
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sources_1\new\paddle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sim_1\new\paddle_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sources_1\new\paddle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sources_1\new\paddle.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'paddle_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/ec311-wang/ec311project/ec311project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'paddle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/ec311-wang/ec311project/ec311project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj paddle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/paddle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paddle
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/ec311-wang/ec311project/ec311project.srcs/sim_1/new/paddle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paddle_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'paddle_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/ec311-wang/ec311project/ec311project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/ec311-wang/ec311project/ec311project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot paddle_tb_behav xil_defaultlib.paddle_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot paddle_tb_behav xil_defaultlib.paddle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/paddle.v" Line 1. Module paddle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/paddle.v" Line 1. Module paddle doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.paddle
Compiling module xil_defaultlib.paddle_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot paddle_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 50 ns : File "X:/ec311-wang/ec311project/ec311project.srcs/sim_1/new/paddle_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1781.457 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sources_1\new\paddle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sim_1\new\paddle_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sources_1\new\paddle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sources_1\new\paddle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sources_1\new\paddle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sim_1\new\paddle_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sources_1\new\paddle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sources_1\new\paddle.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'paddle_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/ec311-wang/ec311project/ec311project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/ec311-wang/ec311project/ec311project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj paddle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/paddle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paddle
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/ec311-wang/ec311project/ec311project.srcs/sim_1/new/paddle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paddle_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'paddle_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/ec311-wang/ec311project/ec311project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/ec311-wang/ec311project/ec311project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot paddle_tb_behav xil_defaultlib.paddle_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot paddle_tb_behav xil_defaultlib.paddle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/paddle.v" Line 1. Module paddle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/paddle.v" Line 1. Module paddle doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.paddle
Compiling module xil_defaultlib.paddle_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot paddle_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 50 ns : File "X:/ec311-wang/ec311project/ec311project.srcs/sim_1/new/paddle_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1781.457 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sources_1\new\paddle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sim_1\new\paddle_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sources_1\new\paddle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sources_1\new\paddle.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'paddle_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/ec311-wang/ec311project/ec311project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/ec311-wang/ec311project/ec311project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj paddle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/paddle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paddle
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/ec311-wang/ec311project/ec311project.srcs/sim_1/new/paddle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paddle_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'paddle_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/ec311-wang/ec311project/ec311project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/ec311-wang/ec311project/ec311project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot paddle_tb_behav xil_defaultlib.paddle_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot paddle_tb_behav xil_defaultlib.paddle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/paddle.v" Line 1. Module paddle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "X:/ec311-wang/ec311project/ec311project.srcs/sources_1/new/paddle.v" Line 1. Module paddle doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.paddle
Compiling module xil_defaultlib.paddle_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot paddle_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 50 ns : File "X:/ec311-wang/ec311project/ec311project.srcs/sim_1/new/paddle_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1781.457 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sources_1\new\paddle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sim_1\new\paddle_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sources_1\new\paddle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [X:\ec311-wang\ec311project\ec311project.srcs\sources_1\new\paddle.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 24 21:34:54 2024...
