// Seed: 3589492513
module module_0 (
    input wor id_0,
    input wor id_1#(
        .id_5(1),
        .id_6(1'b0)
    ),
    input supply0 id_2,
    input supply0 id_3
);
  always begin : LABEL_0
    if (id_0) id_6 <= 1;
  end
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wor  id_0
    , id_6,
    output tri  id_1,
    output tri0 id_2,
    input  tri  id_3,
    output wire id_4
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2;
  assign module_3.id_9 = 0;
  id_1(
      1, id_2, id_2
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri id_5;
  module_2 modCall_1 ();
  tri0 id_6;
  tri  id_7 = 1;
  assign id_5 = 1'b0;
  id_8(
      .id_0(id_3[1'b0])
  ); id_9 :
  assert property (@(posedge (id_7)) id_6)
  else;
  assign id_6 = 1;
  wire id_10;
  wire id_11;
endmodule
