# Reading pref.tcl
# do AL_Controller_run_msim_gate_vhdl.do
# if ![file isdirectory vhdl_libs] {
# 	file mkdir vhdl_libs
# }
# 
# vlib vhdl_libs/max
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/max".
# Errors: 0, Warnings: 1
# vmap max ./vhdl_libs/max
# Model Technology ModelSim - Intel FPGA Edition vmap 2021.1 Lib Mapping Utility 2021.02 Feb  3 2021
# vmap max ./vhdl_libs/max 
# Copying C:/bin/intelFPGA_pro/21.2/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# vcom -93 -work max {c:/program files/altera/13.0sp1/quartus/eda/sim_lib/max_atoms.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 11:56:28 on Oct 11,2021
# vcom -reportprogress 300 -93 -work max c:/program files/altera/13.0sp1/quartus/eda/sim_lib/max_atoms.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package max_atom_pack
# -- Compiling package body max_atom_pack
# -- Loading package max_atom_pack
# -- Loading package std_logic_arith
# -- Loading package max_atom_pack
# -- Compiling entity max_asynch_io
# -- Compiling architecture behave of max_asynch_io
# -- Loading entity max_asynch_io
# -- Compiling entity max_io
# -- Compiling architecture structure of max_io
# -- Compiling entity max_asynch_mcell
# -- Compiling architecture vital_mcell of max_asynch_mcell
# -- Compiling entity max_mcell_register
# -- Compiling architecture vital_mcell_reg of max_mcell_register
# -- Loading entity max_asynch_mcell
# -- Loading entity max_mcell_register
# -- Compiling entity max_mcell
# -- Compiling architecture vital_mcell_atom of max_mcell
# -- Compiling entity max_asynch_sexp
# -- Compiling architecture behave of max_asynch_sexp
# -- Loading entity max_asynch_sexp
# -- Compiling entity max_sexp
# -- Compiling architecture structure of max_sexp
# End time: 11:56:28 on Oct 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work max {c:/program files/altera/13.0sp1/quartus/eda/sim_lib/max_components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 11:56:28 on Oct 11,2021
# vcom -reportprogress 300 -93 -work max c:/program files/altera/13.0sp1/quartus/eda/sim_lib/max_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package max_atom_pack
# -- Compiling package MAX_COMPONENTS
# End time: 11:56:29 on Oct 11,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2021.1 Lib Mapping Utility 2021.02 Feb  3 2021
# vmap work gate_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {AL_Controller.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 11:56:29 on Oct 11,2021
# vcom -reportprogress 300 -93 -work work AL_Controller.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package max_atom_pack
# -- Loading package MAX_COMPONENTS
# -- Compiling entity AL_Controller
# -- Compiling architecture structure of AL_Controller
# End time: 11:56:29 on Oct 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.al_controller
# vsim work.al_controller 
# Start time: 11:57:48 on Oct 11,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading max.max_atom_pack(body)
# Loading max.max_components
# Loading work.al_controller(structure)
# Loading ieee.std_logic_arith(body)
# Loading max.max_io(structure)
# Loading max.max_asynch_io(behave)
# Loading max.max_mcell(vital_mcell_atom)
# Loading max.max_asynch_mcell(vital_mcell)
# Loading max.max_mcell_register(vital_mcell_reg)
# Loading max.max_sexp(structure)
# Loading max.max_asynch_sexp(behave)
# ** Warning: Design size of 44308 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
do E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/simulation/modelsim/wave.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: John  Hostname: CENTURION-HEAVY  ProcessID: 20208
#           Attempting to use alternate WLF file "./wlftqrk99h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqrk99h
# .main_pane.wave.interior.cs.body.pw.wf
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# 1
# 1
# 1
# 1
wave modify -driver freeze -pattern constant -value 10000010 -range 7 0 -starttime 0us -endtime 1000us Edit:/al_controller/Ins
run
run
run
run
add wave -position insertpoint  \
sim:/al_controller/JumpEnable
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: Design size of 57268 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
run
run
run
run
run
wave modify -driver freeze -pattern constant -value 10000000 -range 7 0 -starttime 0us -endtime 1000us Edit:/al_controller/Ins
wave modify -driver freeze -pattern constant -value 10000010 -range 7 0 -starttime 50us -endtime 1000us Edit:/al_controller/Ins
wave modify -driver freeze -pattern constant -value 10000010 -range 7 0 -starttime 100us -endtime 1000us Edit:/al_controller/Ins
wave modify -driver freeze -pattern constant -value 10000000 -range 7 0 -starttime 0us -endtime 100us Edit:/al_controller/Ins
wave modify -driver freeze -pattern constant -value 10000010 -range 7 0 -starttime 80us -endtime 1000us Edit:/al_controller/Ins
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: Design size of 57268 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 13:19:26 on Oct 11,2021, Elapsed time: 1:21:38
# Errors: 0, Warnings: 1
vcom -93 -work work E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/simulation/modelsim/AL_Controller.vho
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 13:19:32 on Oct 11,2021
# vcom -reportprogress 300 -93 -work work E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/simulation/modelsim/AL_Controller.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package max_atom_pack
# -- Loading package MAX_COMPONENTS
# -- Compiling entity AL_Controller
# -- Compiling architecture structure of AL_Controller
# End time: 13:19:32 on Oct 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.al_controller
# vsim work.al_controller 
# Start time: 13:20:06 on Oct 11,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading max.max_atom_pack(body)
# Loading max.max_components
# Loading work.al_controller(structure)
# Loading ieee.std_logic_arith(body)
# Loading max.max_io(structure)
# Loading max.max_asynch_io(behave)
# Loading max.max_mcell(vital_mcell_atom)
# Loading max.max_asynch_mcell(vital_mcell)
# Loading max.max_mcell_register(vital_mcell_reg)
# Loading max.max_sexp(structure)
# Loading max.max_asynch_sexp(behave)
# ** Warning: Design size of 44308 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/al_controller/Reset
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: John  Hostname: CENTURION-HEAVY  ProcessID: 20208
#           Attempting to use alternate WLF file "./wlftevrfyh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftevrfyh
do E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/simulation/modelsim/wave.do
# .main_pane.wave.interior.cs.body.pw.wf
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# 1
# 1
# 1
# 1
wave modify -driver freeze -pattern constant -value 10000010 -range 7 0 -starttime 80us -endtime 1000us Edit:/al_controller/Ins
add wave -position insertpoint  \
sim:/al_controller/JumpEnable
run
run
run
run
run
run
wave modify -driver freeze -pattern constant -value 10000000 -range 7 0 -starttime 200us -endtime 1000us Edit:/al_controller/Ins
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: Design size of 57268 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 13:23:07 on Oct 11,2021, Elapsed time: 0:03:01
# Errors: 0, Warnings: 1
