{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 00:04:33 2022 " "Info: Processing started: Tue Nov 22 00:04:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Info: Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "2xdec.bdf 1 1 " "Warning: Using design file 2xdec.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2xdec " "Info: Found entity 1: 2xdec" {  } { { "2xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/2xdec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2Xdec 2Xdec:inst10 " "Info: Elaborating entity \"2Xdec\" for hierarchy \"2Xdec:inst10\"" {  } { { "test.bdf" "inst10" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 128 1032 1128 224 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "5xdec.bdf 1 1 " "Warning: Using design file 5xdec.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 5xdec " "Info: Found entity 1: 5xdec" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5Xdec 5Xdec:inst9 " "Info: Elaborating entity \"5Xdec\" for hierarchy \"5Xdec:inst9\"" {  } { { "test.bdf" "inst9" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 128 936 1032 224 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "25xdec.bdf 1 1 " "Warning: Using design file 25xdec.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 25xdec " "Info: Found entity 1: 25xdec" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "25Xdec 25Xdec:inst2 " "Info: Elaborating entity \"25Xdec\" for hierarchy \"25Xdec:inst2\"" {  } { { "test.bdf" "inst2" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 128 808 904 224 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "3xdec.bdf 1 1 " "Warning: Using design file 3xdec.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 3xdec " "Info: Found entity 1: 3xdec" {  } { { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/3xdec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3Xdec 3Xdec:inst13 " "Info: Elaborating entity \"3Xdec\" for hierarchy \"3Xdec:inst13\"" {  } { { "test.bdf" "inst13" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 128 680 776 224 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "4xdec.bdf 1 1 " "Warning: Using design file 4xdec.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4xdec " "Info: Found entity 1: 4xdec" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4Xdec 4Xdec:inst " "Info: Elaborating entity \"4Xdec\" for hierarchy \"4Xdec:inst\"" {  } { { "test.bdf" "inst" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 120 544 640 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Info: Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Info: Implemented 15 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 00:04:34 2022 " "Info: Processing ended: Tue Nov 22 00:04:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 00:04:34 2022 " "Info: Processing started: Tue Nov 22 00:04:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"test\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/test/" 0 { } { { 0 { 0 ""} 0 43 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/test/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/test/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 3 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 3 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK15 " "Info: Pin CLK15 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLK15 } } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 168 144 312 184 "CLK15" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/test/" 0 { } { { 0 { 0 ""} 0 31 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "25xdec:inst2\|inst  " "Info: Automatically promoted node 25xdec:inst2\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "25xdec:inst2\|inst4 " "Info: Destination node 25xdec:inst2\|inst4" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst2|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/test/" 0 { } { { 0 { 0 ""} 0 13 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "25xdec:inst2\|inst19 " "Info: Destination node 25xdec:inst2\|inst19" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 328 544 608 376 "inst19" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst2|inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/test/" 0 { } { { 0 { 0 ""} 0 18 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst2|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/test/" 0 { } { { 0 { 0 ""} 0 14 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "25xdec:inst2\|inst4  " "Info: Automatically promoted node 25xdec:inst2\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "5xdec:inst9\|inst " "Info: Destination node 5xdec:inst9\|inst" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5xdec:inst9|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/test/" 0 { } { { 0 { 0 ""} 0 23 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "25xdec:inst2\|inst21 " "Info: Destination node 25xdec:inst2\|inst21" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 368 944 1008 416 "inst21" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst2|inst21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/test/" 0 { } { { 0 { 0 ""} 0 22 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst2|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/test/" 0 { } { { 0 { 0 ""} 0 13 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "3xdec:inst13\|inst1  " "Info: Automatically promoted node 3xdec:inst13\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "25xdec:inst2\|inst " "Info: Destination node 25xdec:inst2\|inst" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst2|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/test/" 0 { } { { 0 { 0 ""} 0 14 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "3xdec:inst13\|inst " "Info: Destination node 3xdec:inst13\|inst" {  } { { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/3xdec.bdf" { { 184 592 656 264 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 3xdec:inst13|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/test/" 0 { } { { 0 { 0 ""} 0 12 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "3xdec:inst13\|inst5 " "Info: Destination node 3xdec:inst13\|inst5" {  } { { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/3xdec.bdf" { { 344 472 536 392 "inst5" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 3xdec:inst13|inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/test/" 0 { } { { 0 { 0 ""} 0 11 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 3xdec:inst13|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/FPGA2/test/" 0 { } { { 0 { 0 ""} 0 10 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 30 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 33 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 1 35 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "q " "Warning: Node \"q\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "q" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.705 ns register register " "Info: Estimated most critical path is register to register delay of 1.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 5xdec:inst9\|inst2 1 REG LAB_X1_Y15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X1_Y15; Fanout = 3; REG Node = '5xdec:inst9\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5xdec:inst9|inst2 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.624 ns) 1.597 ns 5xdec:inst9\|inst3 2 COMB LAB_X1_Y14 1 " "Info: 2: + IC(0.973 ns) + CELL(0.624 ns) = 1.597 ns; Loc. = LAB_X1_Y14; Fanout = 1; COMB Node = '5xdec:inst9\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { 5xdec:inst9|inst2 5xdec:inst9|inst3 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 16 392 456 64 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.705 ns 5xdec:inst9\|inst 3 REG LAB_X1_Y14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.705 ns; Loc. = LAB_X1_Y14; Fanout = 2; REG Node = '5xdec:inst9\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 5xdec:inst9|inst3 5xdec:inst9|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.732 ns ( 42.93 % ) " "Info: Total cell delay = 0.732 ns ( 42.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 57.07 % ) " "Info: Total interconnect delay = 0.973 ns ( 57.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { 5xdec:inst9|inst2 5xdec:inst9|inst3 5xdec:inst9|inst } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y10 X34_Y19 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Warning: Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "K 0 " "Info: Pin \"K\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 00:04:35 2022 " "Info: Processing ended: Tue Nov 22 00:04:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 00:04:36 2022 " "Info: Processing started: Tue Nov 22 00:04:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 00:04:37 2022 " "Info: Processing ended: Tue Nov 22 00:04:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 00:04:37 2022 " "Info: Processing started: Tue Nov 22 00:04:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK15 " "Info: Assuming node \"CLK15\" is an undefined clock" {  } { { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 168 144 312 184 "CLK15" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK15" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 216 144 312 232 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst14 " "Info: Detected gated clock \"inst14\" as buffer" {  } { { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 152 376 440 200 "inst14" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "4xdec:inst\|inst " "Info: Detected ripple clock \"4xdec:inst\|inst\" as buffer" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "4xdec:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "4xdec:inst\|inst4 " "Info: Detected ripple clock \"4xdec:inst\|inst4\" as buffer" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "4xdec:inst\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "3xdec:inst13\|inst1 " "Info: Detected ripple clock \"3xdec:inst13\|inst1\" as buffer" {  } { { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "3xdec:inst13\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "25xdec:inst2\|inst " "Info: Detected ripple clock \"25xdec:inst2\|inst\" as buffer" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "25xdec:inst2\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "25xdec:inst2\|inst4 " "Info: Detected ripple clock \"25xdec:inst2\|inst4\" as buffer" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "25xdec:inst2\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "5xdec:inst9\|inst " "Info: Detected ripple clock \"5xdec:inst9\|inst\" as buffer" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "5xdec:inst9\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK15 register 5xdec:inst9\|inst2 register 5xdec:inst9\|inst 292.31 MHz 3.421 ns Internal " "Info: Clock \"CLK15\" has Internal fmax of 292.31 MHz between source register \"5xdec:inst9\|inst2\" and destination register \"5xdec:inst9\|inst\" (period= 3.421 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.422 ns + Longest register register " "Info: + Longest register to register delay is 1.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 5xdec:inst9\|inst2 1 REG LCFF_X1_Y15_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y15_N11; Fanout = 3; REG Node = '5xdec:inst9\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5xdec:inst9|inst2 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.206 ns) 1.314 ns 5xdec:inst9\|inst3 2 COMB LCCOMB_X1_Y14_N8 1 " "Info: 2: + IC(1.108 ns) + CELL(0.206 ns) = 1.314 ns; Loc. = LCCOMB_X1_Y14_N8; Fanout = 1; COMB Node = '5xdec:inst9\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { 5xdec:inst9|inst2 5xdec:inst9|inst3 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 16 392 456 64 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.422 ns 5xdec:inst9\|inst 3 REG LCFF_X1_Y14_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.422 ns; Loc. = LCFF_X1_Y14_N9; Fanout = 2; REG Node = '5xdec:inst9\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 5xdec:inst9|inst3 5xdec:inst9|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 22.08 % ) " "Info: Total cell delay = 0.314 ns ( 22.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.108 ns ( 77.92 % ) " "Info: Total interconnect delay = 1.108 ns ( 77.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { 5xdec:inst9|inst2 5xdec:inst9|inst3 5xdec:inst9|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.422 ns" { 5xdec:inst9|inst2 {} 5xdec:inst9|inst3 {} 5xdec:inst9|inst {} } { 0.000ns 1.108ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.735 ns - Smallest " "Info: - Smallest clock skew is -1.735 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK15 destination 14.068 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK15\" to destination register is 14.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CLK15 1 CLK PIN_165 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_165; Fanout = 1; CLK Node = 'CLK15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK15 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 168 144 312 184 "CLK15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.206 ns) 2.561 ns inst14 2 COMB LCCOMB_X30_Y18_N8 1 " "Info: 2: + IC(1.371 ns) + CELL(0.206 ns) = 2.561 ns; Loc. = LCCOMB_X30_Y18_N8; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { CLK15 inst14 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 152 376 440 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.970 ns) 3.847 ns 4xdec:inst\|inst 3 REG LCFF_X30_Y18_N17 2 " "Info: 3: + IC(0.316 ns) + CELL(0.970 ns) = 3.847 ns; Loc. = LCFF_X30_Y18_N17; Fanout = 2; REG Node = '4xdec:inst\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { inst14 4xdec:inst|inst } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.970 ns) 5.839 ns 4xdec:inst\|inst4 4 REG LCFF_X31_Y17_N17 3 " "Info: 4: + IC(1.022 ns) + CELL(0.970 ns) = 5.839 ns; Loc. = LCFF_X31_Y17_N17; Fanout = 3; REG Node = '4xdec:inst\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.992 ns" { 4xdec:inst|inst 4xdec:inst|inst4 } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 7.195 ns 3xdec:inst13\|inst1 5 REG LCFF_X31_Y17_N19 4 " "Info: 5: + IC(0.386 ns) + CELL(0.970 ns) = 7.195 ns; Loc. = LCFF_X31_Y17_N19; Fanout = 4; REG Node = '3xdec:inst13\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { 4xdec:inst|inst4 3xdec:inst13|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.207 ns) + CELL(0.970 ns) 10.372 ns 25xdec:inst2\|inst 6 REG LCFF_X5_Y14_N1 3 " "Info: 6: + IC(2.207 ns) + CELL(0.970 ns) = 10.372 ns; Loc. = LCFF_X5_Y14_N1; Fanout = 3; REG Node = '25xdec:inst2\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { 3xdec:inst13|inst1 25xdec:inst2|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.970 ns) 12.380 ns 25xdec:inst2\|inst4 7 REG LCFF_X3_Y14_N1 3 " "Info: 7: + IC(1.038 ns) + CELL(0.970 ns) = 12.380 ns; Loc. = LCFF_X3_Y14_N1; Fanout = 3; REG Node = '25xdec:inst2\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { 25xdec:inst2|inst 25xdec:inst2|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.666 ns) 14.068 ns 5xdec:inst9\|inst 8 REG LCFF_X1_Y14_N9 2 " "Info: 8: + IC(1.022 ns) + CELL(0.666 ns) = 14.068 ns; Loc. = LCFF_X1_Y14_N9; Fanout = 2; REG Node = '5xdec:inst9\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { 25xdec:inst2|inst4 5xdec:inst9|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.706 ns ( 47.67 % ) " "Info: Total cell delay = 6.706 ns ( 47.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.362 ns ( 52.33 % ) " "Info: Total interconnect delay = 7.362 ns ( 52.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.068 ns" { CLK15 inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 5xdec:inst9|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.068 ns" { CLK15 {} CLK15~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} 5xdec:inst9|inst {} } { 0.000ns 0.000ns 1.371ns 0.316ns 1.022ns 0.386ns 2.207ns 1.038ns 1.022ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK15 source 15.803 ns - Longest register " "Info: - Longest clock path from clock \"CLK15\" to source register is 15.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CLK15 1 CLK PIN_165 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_165; Fanout = 1; CLK Node = 'CLK15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK15 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 168 144 312 184 "CLK15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.206 ns) 2.561 ns inst14 2 COMB LCCOMB_X30_Y18_N8 1 " "Info: 2: + IC(1.371 ns) + CELL(0.206 ns) = 2.561 ns; Loc. = LCCOMB_X30_Y18_N8; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { CLK15 inst14 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 152 376 440 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.970 ns) 3.847 ns 4xdec:inst\|inst 3 REG LCFF_X30_Y18_N17 2 " "Info: 3: + IC(0.316 ns) + CELL(0.970 ns) = 3.847 ns; Loc. = LCFF_X30_Y18_N17; Fanout = 2; REG Node = '4xdec:inst\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { inst14 4xdec:inst|inst } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.970 ns) 5.839 ns 4xdec:inst\|inst4 4 REG LCFF_X31_Y17_N17 3 " "Info: 4: + IC(1.022 ns) + CELL(0.970 ns) = 5.839 ns; Loc. = LCFF_X31_Y17_N17; Fanout = 3; REG Node = '4xdec:inst\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.992 ns" { 4xdec:inst|inst 4xdec:inst|inst4 } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 7.195 ns 3xdec:inst13\|inst1 5 REG LCFF_X31_Y17_N19 4 " "Info: 5: + IC(0.386 ns) + CELL(0.970 ns) = 7.195 ns; Loc. = LCFF_X31_Y17_N19; Fanout = 4; REG Node = '3xdec:inst13\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { 4xdec:inst|inst4 3xdec:inst13|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.207 ns) + CELL(0.970 ns) 10.372 ns 25xdec:inst2\|inst 6 REG LCFF_X5_Y14_N1 3 " "Info: 6: + IC(2.207 ns) + CELL(0.970 ns) = 10.372 ns; Loc. = LCFF_X5_Y14_N1; Fanout = 3; REG Node = '25xdec:inst2\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { 3xdec:inst13|inst1 25xdec:inst2|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.970 ns) 12.380 ns 25xdec:inst2\|inst4 7 REG LCFF_X3_Y14_N1 3 " "Info: 7: + IC(1.038 ns) + CELL(0.970 ns) = 12.380 ns; Loc. = LCFF_X3_Y14_N1; Fanout = 3; REG Node = '25xdec:inst2\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { 25xdec:inst2|inst 25xdec:inst2|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.842 ns) + CELL(0.000 ns) 14.222 ns 25xdec:inst2\|inst4~clkctrl 8 COMB CLKCTRL_G0 2 " "Info: 8: + IC(1.842 ns) + CELL(0.000 ns) = 14.222 ns; Loc. = CLKCTRL_G0; Fanout = 2; COMB Node = '25xdec:inst2\|inst4~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { 25xdec:inst2|inst4 25xdec:inst2|inst4~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.666 ns) 15.803 ns 5xdec:inst9\|inst2 9 REG LCFF_X1_Y15_N11 3 " "Info: 9: + IC(0.915 ns) + CELL(0.666 ns) = 15.803 ns; Loc. = LCFF_X1_Y15_N11; Fanout = 3; REG Node = '5xdec:inst9\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { 25xdec:inst2|inst4~clkctrl 5xdec:inst9|inst2 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.706 ns ( 42.43 % ) " "Info: Total cell delay = 6.706 ns ( 42.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.097 ns ( 57.57 % ) " "Info: Total interconnect delay = 9.097 ns ( 57.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.803 ns" { CLK15 inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 25xdec:inst2|inst4~clkctrl 5xdec:inst9|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.803 ns" { CLK15 {} CLK15~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} 25xdec:inst2|inst4~clkctrl {} 5xdec:inst9|inst2 {} } { 0.000ns 0.000ns 1.371ns 0.316ns 1.022ns 0.386ns 2.207ns 1.038ns 1.842ns 0.915ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.068 ns" { CLK15 inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 5xdec:inst9|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.068 ns" { CLK15 {} CLK15~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} 5xdec:inst9|inst {} } { 0.000ns 0.000ns 1.371ns 0.316ns 1.022ns 0.386ns 2.207ns 1.038ns 1.022ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.803 ns" { CLK15 inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 25xdec:inst2|inst4~clkctrl 5xdec:inst9|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.803 ns" { CLK15 {} CLK15~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} 25xdec:inst2|inst4~clkctrl {} 5xdec:inst9|inst2 {} } { 0.000ns 0.000ns 1.371ns 0.316ns 1.022ns 0.386ns 2.207ns 1.038ns 1.842ns 0.915ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { 5xdec:inst9|inst2 5xdec:inst9|inst3 5xdec:inst9|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.422 ns" { 5xdec:inst9|inst2 {} 5xdec:inst9|inst3 {} 5xdec:inst9|inst {} } { 0.000ns 1.108ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.068 ns" { CLK15 inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 5xdec:inst9|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.068 ns" { CLK15 {} CLK15~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} 5xdec:inst9|inst {} } { 0.000ns 0.000ns 1.371ns 0.316ns 1.022ns 0.386ns 2.207ns 1.038ns 1.022ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.803 ns" { CLK15 inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 25xdec:inst2|inst4~clkctrl 5xdec:inst9|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.803 ns" { CLK15 {} CLK15~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} 25xdec:inst2|inst4~clkctrl {} 5xdec:inst9|inst2 {} } { 0.000ns 0.000ns 1.371ns 0.316ns 1.022ns 0.386ns 2.207ns 1.038ns 1.842ns 0.915ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register 5xdec:inst9\|inst2 register 5xdec:inst9\|inst 292.31 MHz 3.421 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 292.31 MHz between source register \"5xdec:inst9\|inst2\" and destination register \"5xdec:inst9\|inst\" (period= 3.421 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.422 ns + Longest register register " "Info: + Longest register to register delay is 1.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 5xdec:inst9\|inst2 1 REG LCFF_X1_Y15_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y15_N11; Fanout = 3; REG Node = '5xdec:inst9\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5xdec:inst9|inst2 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.206 ns) 1.314 ns 5xdec:inst9\|inst3 2 COMB LCCOMB_X1_Y14_N8 1 " "Info: 2: + IC(1.108 ns) + CELL(0.206 ns) = 1.314 ns; Loc. = LCCOMB_X1_Y14_N8; Fanout = 1; COMB Node = '5xdec:inst9\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { 5xdec:inst9|inst2 5xdec:inst9|inst3 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 16 392 456 64 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.422 ns 5xdec:inst9\|inst 3 REG LCFF_X1_Y14_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.422 ns; Loc. = LCFF_X1_Y14_N9; Fanout = 2; REG Node = '5xdec:inst9\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 5xdec:inst9|inst3 5xdec:inst9|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 22.08 % ) " "Info: Total cell delay = 0.314 ns ( 22.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.108 ns ( 77.92 % ) " "Info: Total interconnect delay = 1.108 ns ( 77.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { 5xdec:inst9|inst2 5xdec:inst9|inst3 5xdec:inst9|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.422 ns" { 5xdec:inst9|inst2 {} 5xdec:inst9|inst3 {} 5xdec:inst9|inst {} } { 0.000ns 1.108ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.735 ns - Smallest " "Info: - Smallest clock skew is -1.735 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 14.797 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 14.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 216 144 312 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.774 ns) + CELL(0.366 ns) 3.290 ns inst14 2 COMB LCCOMB_X30_Y18_N8 1 " "Info: 2: + IC(1.774 ns) + CELL(0.366 ns) = 3.290 ns; Loc. = LCCOMB_X30_Y18_N8; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { CLK inst14 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 152 376 440 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.970 ns) 4.576 ns 4xdec:inst\|inst 3 REG LCFF_X30_Y18_N17 2 " "Info: 3: + IC(0.316 ns) + CELL(0.970 ns) = 4.576 ns; Loc. = LCFF_X30_Y18_N17; Fanout = 2; REG Node = '4xdec:inst\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { inst14 4xdec:inst|inst } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.970 ns) 6.568 ns 4xdec:inst\|inst4 4 REG LCFF_X31_Y17_N17 3 " "Info: 4: + IC(1.022 ns) + CELL(0.970 ns) = 6.568 ns; Loc. = LCFF_X31_Y17_N17; Fanout = 3; REG Node = '4xdec:inst\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.992 ns" { 4xdec:inst|inst 4xdec:inst|inst4 } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 7.924 ns 3xdec:inst13\|inst1 5 REG LCFF_X31_Y17_N19 4 " "Info: 5: + IC(0.386 ns) + CELL(0.970 ns) = 7.924 ns; Loc. = LCFF_X31_Y17_N19; Fanout = 4; REG Node = '3xdec:inst13\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { 4xdec:inst|inst4 3xdec:inst13|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.207 ns) + CELL(0.970 ns) 11.101 ns 25xdec:inst2\|inst 6 REG LCFF_X5_Y14_N1 3 " "Info: 6: + IC(2.207 ns) + CELL(0.970 ns) = 11.101 ns; Loc. = LCFF_X5_Y14_N1; Fanout = 3; REG Node = '25xdec:inst2\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { 3xdec:inst13|inst1 25xdec:inst2|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.970 ns) 13.109 ns 25xdec:inst2\|inst4 7 REG LCFF_X3_Y14_N1 3 " "Info: 7: + IC(1.038 ns) + CELL(0.970 ns) = 13.109 ns; Loc. = LCFF_X3_Y14_N1; Fanout = 3; REG Node = '25xdec:inst2\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { 25xdec:inst2|inst 25xdec:inst2|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.666 ns) 14.797 ns 5xdec:inst9\|inst 8 REG LCFF_X1_Y14_N9 2 " "Info: 8: + IC(1.022 ns) + CELL(0.666 ns) = 14.797 ns; Loc. = LCFF_X1_Y14_N9; Fanout = 2; REG Node = '5xdec:inst9\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { 25xdec:inst2|inst4 5xdec:inst9|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.032 ns ( 47.52 % ) " "Info: Total cell delay = 7.032 ns ( 47.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.765 ns ( 52.48 % ) " "Info: Total interconnect delay = 7.765 ns ( 52.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.797 ns" { CLK inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 5xdec:inst9|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.797 ns" { CLK {} CLK~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} 5xdec:inst9|inst {} } { 0.000ns 0.000ns 1.774ns 0.316ns 1.022ns 0.386ns 2.207ns 1.038ns 1.022ns } { 0.000ns 1.150ns 0.366ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 16.532 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 16.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 216 144 312 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.774 ns) + CELL(0.366 ns) 3.290 ns inst14 2 COMB LCCOMB_X30_Y18_N8 1 " "Info: 2: + IC(1.774 ns) + CELL(0.366 ns) = 3.290 ns; Loc. = LCCOMB_X30_Y18_N8; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { CLK inst14 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 152 376 440 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.970 ns) 4.576 ns 4xdec:inst\|inst 3 REG LCFF_X30_Y18_N17 2 " "Info: 3: + IC(0.316 ns) + CELL(0.970 ns) = 4.576 ns; Loc. = LCFF_X30_Y18_N17; Fanout = 2; REG Node = '4xdec:inst\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { inst14 4xdec:inst|inst } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.970 ns) 6.568 ns 4xdec:inst\|inst4 4 REG LCFF_X31_Y17_N17 3 " "Info: 4: + IC(1.022 ns) + CELL(0.970 ns) = 6.568 ns; Loc. = LCFF_X31_Y17_N17; Fanout = 3; REG Node = '4xdec:inst\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.992 ns" { 4xdec:inst|inst 4xdec:inst|inst4 } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 7.924 ns 3xdec:inst13\|inst1 5 REG LCFF_X31_Y17_N19 4 " "Info: 5: + IC(0.386 ns) + CELL(0.970 ns) = 7.924 ns; Loc. = LCFF_X31_Y17_N19; Fanout = 4; REG Node = '3xdec:inst13\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { 4xdec:inst|inst4 3xdec:inst13|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.207 ns) + CELL(0.970 ns) 11.101 ns 25xdec:inst2\|inst 6 REG LCFF_X5_Y14_N1 3 " "Info: 6: + IC(2.207 ns) + CELL(0.970 ns) = 11.101 ns; Loc. = LCFF_X5_Y14_N1; Fanout = 3; REG Node = '25xdec:inst2\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { 3xdec:inst13|inst1 25xdec:inst2|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.970 ns) 13.109 ns 25xdec:inst2\|inst4 7 REG LCFF_X3_Y14_N1 3 " "Info: 7: + IC(1.038 ns) + CELL(0.970 ns) = 13.109 ns; Loc. = LCFF_X3_Y14_N1; Fanout = 3; REG Node = '25xdec:inst2\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { 25xdec:inst2|inst 25xdec:inst2|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.842 ns) + CELL(0.000 ns) 14.951 ns 25xdec:inst2\|inst4~clkctrl 8 COMB CLKCTRL_G0 2 " "Info: 8: + IC(1.842 ns) + CELL(0.000 ns) = 14.951 ns; Loc. = CLKCTRL_G0; Fanout = 2; COMB Node = '25xdec:inst2\|inst4~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { 25xdec:inst2|inst4 25xdec:inst2|inst4~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.666 ns) 16.532 ns 5xdec:inst9\|inst2 9 REG LCFF_X1_Y15_N11 3 " "Info: 9: + IC(0.915 ns) + CELL(0.666 ns) = 16.532 ns; Loc. = LCFF_X1_Y15_N11; Fanout = 3; REG Node = '5xdec:inst9\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { 25xdec:inst2|inst4~clkctrl 5xdec:inst9|inst2 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.032 ns ( 42.54 % ) " "Info: Total cell delay = 7.032 ns ( 42.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.500 ns ( 57.46 % ) " "Info: Total interconnect delay = 9.500 ns ( 57.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.532 ns" { CLK inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 25xdec:inst2|inst4~clkctrl 5xdec:inst9|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.532 ns" { CLK {} CLK~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} 25xdec:inst2|inst4~clkctrl {} 5xdec:inst9|inst2 {} } { 0.000ns 0.000ns 1.774ns 0.316ns 1.022ns 0.386ns 2.207ns 1.038ns 1.842ns 0.915ns } { 0.000ns 1.150ns 0.366ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.797 ns" { CLK inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 5xdec:inst9|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.797 ns" { CLK {} CLK~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} 5xdec:inst9|inst {} } { 0.000ns 0.000ns 1.774ns 0.316ns 1.022ns 0.386ns 2.207ns 1.038ns 1.022ns } { 0.000ns 1.150ns 0.366ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.532 ns" { CLK inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 25xdec:inst2|inst4~clkctrl 5xdec:inst9|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.532 ns" { CLK {} CLK~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} 25xdec:inst2|inst4~clkctrl {} 5xdec:inst9|inst2 {} } { 0.000ns 0.000ns 1.774ns 0.316ns 1.022ns 0.386ns 2.207ns 1.038ns 1.842ns 0.915ns } { 0.000ns 1.150ns 0.366ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { 5xdec:inst9|inst2 5xdec:inst9|inst3 5xdec:inst9|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.422 ns" { 5xdec:inst9|inst2 {} 5xdec:inst9|inst3 {} 5xdec:inst9|inst {} } { 0.000ns 1.108ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.797 ns" { CLK inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 5xdec:inst9|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.797 ns" { CLK {} CLK~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} 5xdec:inst9|inst {} } { 0.000ns 0.000ns 1.774ns 0.316ns 1.022ns 0.386ns 2.207ns 1.038ns 1.022ns } { 0.000ns 1.150ns 0.366ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.532 ns" { CLK inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 25xdec:inst2|inst4~clkctrl 5xdec:inst9|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.532 ns" { CLK {} CLK~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} 25xdec:inst2|inst4~clkctrl {} 5xdec:inst9|inst2 {} } { 0.000ns 0.000ns 1.774ns 0.316ns 1.022ns 0.386ns 2.207ns 1.038ns 1.842ns 0.915ns } { 0.000ns 1.150ns 0.366ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK15 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"CLK15\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "25xdec:inst2\|inst4 25xdec:inst2\|inst6 CLK15 987 ps " "Info: Found hold time violation between source  pin or register \"25xdec:inst2\|inst4\" and destination pin or register \"25xdec:inst2\|inst6\" for clock \"CLK15\" (Hold time is 987 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.739 ns + Largest " "Info: + Largest clock skew is 1.739 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK15 destination 13.815 ns + Longest register " "Info: + Longest clock path from clock \"CLK15\" to destination register is 13.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CLK15 1 CLK PIN_165 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_165; Fanout = 1; CLK Node = 'CLK15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK15 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 168 144 312 184 "CLK15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.206 ns) 2.561 ns inst14 2 COMB LCCOMB_X30_Y18_N8 1 " "Info: 2: + IC(1.371 ns) + CELL(0.206 ns) = 2.561 ns; Loc. = LCCOMB_X30_Y18_N8; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { CLK15 inst14 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 152 376 440 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.970 ns) 3.847 ns 4xdec:inst\|inst 3 REG LCFF_X30_Y18_N17 2 " "Info: 3: + IC(0.316 ns) + CELL(0.970 ns) = 3.847 ns; Loc. = LCFF_X30_Y18_N17; Fanout = 2; REG Node = '4xdec:inst\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { inst14 4xdec:inst|inst } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.970 ns) 5.839 ns 4xdec:inst\|inst4 4 REG LCFF_X31_Y17_N17 3 " "Info: 4: + IC(1.022 ns) + CELL(0.970 ns) = 5.839 ns; Loc. = LCFF_X31_Y17_N17; Fanout = 3; REG Node = '4xdec:inst\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.992 ns" { 4xdec:inst|inst 4xdec:inst|inst4 } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 7.195 ns 3xdec:inst13\|inst1 5 REG LCFF_X31_Y17_N19 4 " "Info: 5: + IC(0.386 ns) + CELL(0.970 ns) = 7.195 ns; Loc. = LCFF_X31_Y17_N19; Fanout = 4; REG Node = '3xdec:inst13\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { 4xdec:inst|inst4 3xdec:inst13|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.207 ns) + CELL(0.970 ns) 10.372 ns 25xdec:inst2\|inst 6 REG LCFF_X5_Y14_N1 3 " "Info: 6: + IC(2.207 ns) + CELL(0.970 ns) = 10.372 ns; Loc. = LCFF_X5_Y14_N1; Fanout = 3; REG Node = '25xdec:inst2\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { 3xdec:inst13|inst1 25xdec:inst2|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.000 ns) 12.240 ns 25xdec:inst2\|inst~clkctrl 7 COMB CLKCTRL_G1 2 " "Info: 7: + IC(1.868 ns) + CELL(0.000 ns) = 12.240 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = '25xdec:inst2\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { 25xdec:inst2|inst 25xdec:inst2|inst~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.666 ns) 13.815 ns 25xdec:inst2\|inst6 8 REG LCFF_X3_Y14_N25 3 " "Info: 8: + IC(0.909 ns) + CELL(0.666 ns) = 13.815 ns; Loc. = LCFF_X3_Y14_N25; Fanout = 3; REG Node = '25xdec:inst2\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { 25xdec:inst2|inst~clkctrl 25xdec:inst2|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.736 ns ( 41.52 % ) " "Info: Total cell delay = 5.736 ns ( 41.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.079 ns ( 58.48 % ) " "Info: Total interconnect delay = 8.079 ns ( 58.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.815 ns" { CLK15 inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst~clkctrl 25xdec:inst2|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.815 ns" { CLK15 {} CLK15~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst~clkctrl {} 25xdec:inst2|inst6 {} } { 0.000ns 0.000ns 1.371ns 0.316ns 1.022ns 0.386ns 2.207ns 1.868ns 0.909ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK15 source 12.076 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK15\" to source register is 12.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CLK15 1 CLK PIN_165 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_165; Fanout = 1; CLK Node = 'CLK15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK15 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 168 144 312 184 "CLK15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.206 ns) 2.561 ns inst14 2 COMB LCCOMB_X30_Y18_N8 1 " "Info: 2: + IC(1.371 ns) + CELL(0.206 ns) = 2.561 ns; Loc. = LCCOMB_X30_Y18_N8; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { CLK15 inst14 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 152 376 440 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.970 ns) 3.847 ns 4xdec:inst\|inst 3 REG LCFF_X30_Y18_N17 2 " "Info: 3: + IC(0.316 ns) + CELL(0.970 ns) = 3.847 ns; Loc. = LCFF_X30_Y18_N17; Fanout = 2; REG Node = '4xdec:inst\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { inst14 4xdec:inst|inst } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.970 ns) 5.839 ns 4xdec:inst\|inst4 4 REG LCFF_X31_Y17_N17 3 " "Info: 4: + IC(1.022 ns) + CELL(0.970 ns) = 5.839 ns; Loc. = LCFF_X31_Y17_N17; Fanout = 3; REG Node = '4xdec:inst\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.992 ns" { 4xdec:inst|inst 4xdec:inst|inst4 } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 7.195 ns 3xdec:inst13\|inst1 5 REG LCFF_X31_Y17_N19 4 " "Info: 5: + IC(0.386 ns) + CELL(0.970 ns) = 7.195 ns; Loc. = LCFF_X31_Y17_N19; Fanout = 4; REG Node = '3xdec:inst13\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { 4xdec:inst|inst4 3xdec:inst13|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.207 ns) + CELL(0.970 ns) 10.372 ns 25xdec:inst2\|inst 6 REG LCFF_X5_Y14_N1 3 " "Info: 6: + IC(2.207 ns) + CELL(0.970 ns) = 10.372 ns; Loc. = LCFF_X5_Y14_N1; Fanout = 3; REG Node = '25xdec:inst2\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { 3xdec:inst13|inst1 25xdec:inst2|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.666 ns) 12.076 ns 25xdec:inst2\|inst4 7 REG LCFF_X3_Y14_N1 3 " "Info: 7: + IC(1.038 ns) + CELL(0.666 ns) = 12.076 ns; Loc. = LCFF_X3_Y14_N1; Fanout = 3; REG Node = '25xdec:inst2\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { 25xdec:inst2|inst 25xdec:inst2|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.736 ns ( 47.50 % ) " "Info: Total cell delay = 5.736 ns ( 47.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.340 ns ( 52.50 % ) " "Info: Total interconnect delay = 6.340 ns ( 52.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.076 ns" { CLK15 inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.076 ns" { CLK15 {} CLK15~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} } { 0.000ns 0.000ns 1.371ns 0.316ns 1.022ns 0.386ns 2.207ns 1.038ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.815 ns" { CLK15 inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst~clkctrl 25xdec:inst2|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.815 ns" { CLK15 {} CLK15~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst~clkctrl {} 25xdec:inst2|inst6 {} } { 0.000ns 0.000ns 1.371ns 0.316ns 1.022ns 0.386ns 2.207ns 1.868ns 0.909ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.076 ns" { CLK15 inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.076 ns" { CLK15 {} CLK15~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} } { 0.000ns 0.000ns 1.371ns 0.316ns 1.022ns 0.386ns 2.207ns 1.038ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.754 ns - Shortest register register " "Info: - Shortest register to register delay is 0.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25xdec:inst2\|inst4 1 REG LCFF_X3_Y14_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y14_N1; Fanout = 3; REG Node = '25xdec:inst2\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst2|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.202 ns) 0.646 ns 25xdec:inst2\|inst21 2 COMB LCCOMB_X3_Y14_N24 1 " "Info: 2: + IC(0.444 ns) + CELL(0.202 ns) = 0.646 ns; Loc. = LCCOMB_X3_Y14_N24; Fanout = 1; COMB Node = '25xdec:inst2\|inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { 25xdec:inst2|inst4 25xdec:inst2|inst21 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 368 944 1008 416 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.754 ns 25xdec:inst2\|inst6 3 REG LCFF_X3_Y14_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.754 ns; Loc. = LCFF_X3_Y14_N25; Fanout = 3; REG Node = '25xdec:inst2\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 25xdec:inst2|inst21 25xdec:inst2|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.310 ns ( 41.11 % ) " "Info: Total cell delay = 0.310 ns ( 41.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.444 ns ( 58.89 % ) " "Info: Total interconnect delay = 0.444 ns ( 58.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { 25xdec:inst2|inst4 25xdec:inst2|inst21 25xdec:inst2|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.754 ns" { 25xdec:inst2|inst4 {} 25xdec:inst2|inst21 {} 25xdec:inst2|inst6 {} } { 0.000ns 0.444ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.815 ns" { CLK15 inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst~clkctrl 25xdec:inst2|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.815 ns" { CLK15 {} CLK15~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst~clkctrl {} 25xdec:inst2|inst6 {} } { 0.000ns 0.000ns 1.371ns 0.316ns 1.022ns 0.386ns 2.207ns 1.868ns 0.909ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.076 ns" { CLK15 inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.076 ns" { CLK15 {} CLK15~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} } { 0.000ns 0.000ns 1.371ns 0.316ns 1.022ns 0.386ns 2.207ns 1.038ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { 25xdec:inst2|inst4 25xdec:inst2|inst21 25xdec:inst2|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.754 ns" { 25xdec:inst2|inst4 {} 25xdec:inst2|inst21 {} 25xdec:inst2|inst6 {} } { 0.000ns 0.444ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "25xdec:inst2\|inst4 25xdec:inst2\|inst6 CLK 987 ps " "Info: Found hold time violation between source  pin or register \"25xdec:inst2\|inst4\" and destination pin or register \"25xdec:inst2\|inst6\" for clock \"CLK\" (Hold time is 987 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.739 ns + Largest " "Info: + Largest clock skew is 1.739 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 14.544 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 14.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 216 144 312 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.774 ns) + CELL(0.366 ns) 3.290 ns inst14 2 COMB LCCOMB_X30_Y18_N8 1 " "Info: 2: + IC(1.774 ns) + CELL(0.366 ns) = 3.290 ns; Loc. = LCCOMB_X30_Y18_N8; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { CLK inst14 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 152 376 440 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.970 ns) 4.576 ns 4xdec:inst\|inst 3 REG LCFF_X30_Y18_N17 2 " "Info: 3: + IC(0.316 ns) + CELL(0.970 ns) = 4.576 ns; Loc. = LCFF_X30_Y18_N17; Fanout = 2; REG Node = '4xdec:inst\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { inst14 4xdec:inst|inst } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.970 ns) 6.568 ns 4xdec:inst\|inst4 4 REG LCFF_X31_Y17_N17 3 " "Info: 4: + IC(1.022 ns) + CELL(0.970 ns) = 6.568 ns; Loc. = LCFF_X31_Y17_N17; Fanout = 3; REG Node = '4xdec:inst\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.992 ns" { 4xdec:inst|inst 4xdec:inst|inst4 } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 7.924 ns 3xdec:inst13\|inst1 5 REG LCFF_X31_Y17_N19 4 " "Info: 5: + IC(0.386 ns) + CELL(0.970 ns) = 7.924 ns; Loc. = LCFF_X31_Y17_N19; Fanout = 4; REG Node = '3xdec:inst13\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { 4xdec:inst|inst4 3xdec:inst13|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.207 ns) + CELL(0.970 ns) 11.101 ns 25xdec:inst2\|inst 6 REG LCFF_X5_Y14_N1 3 " "Info: 6: + IC(2.207 ns) + CELL(0.970 ns) = 11.101 ns; Loc. = LCFF_X5_Y14_N1; Fanout = 3; REG Node = '25xdec:inst2\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { 3xdec:inst13|inst1 25xdec:inst2|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.000 ns) 12.969 ns 25xdec:inst2\|inst~clkctrl 7 COMB CLKCTRL_G1 2 " "Info: 7: + IC(1.868 ns) + CELL(0.000 ns) = 12.969 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = '25xdec:inst2\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { 25xdec:inst2|inst 25xdec:inst2|inst~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.666 ns) 14.544 ns 25xdec:inst2\|inst6 8 REG LCFF_X3_Y14_N25 3 " "Info: 8: + IC(0.909 ns) + CELL(0.666 ns) = 14.544 ns; Loc. = LCFF_X3_Y14_N25; Fanout = 3; REG Node = '25xdec:inst2\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { 25xdec:inst2|inst~clkctrl 25xdec:inst2|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.062 ns ( 41.68 % ) " "Info: Total cell delay = 6.062 ns ( 41.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.482 ns ( 58.32 % ) " "Info: Total interconnect delay = 8.482 ns ( 58.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.544 ns" { CLK inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst~clkctrl 25xdec:inst2|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.544 ns" { CLK {} CLK~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst~clkctrl {} 25xdec:inst2|inst6 {} } { 0.000ns 0.000ns 1.774ns 0.316ns 1.022ns 0.386ns 2.207ns 1.868ns 0.909ns } { 0.000ns 1.150ns 0.366ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 12.805 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 12.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 216 144 312 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.774 ns) + CELL(0.366 ns) 3.290 ns inst14 2 COMB LCCOMB_X30_Y18_N8 1 " "Info: 2: + IC(1.774 ns) + CELL(0.366 ns) = 3.290 ns; Loc. = LCCOMB_X30_Y18_N8; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { CLK inst14 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 152 376 440 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.970 ns) 4.576 ns 4xdec:inst\|inst 3 REG LCFF_X30_Y18_N17 2 " "Info: 3: + IC(0.316 ns) + CELL(0.970 ns) = 4.576 ns; Loc. = LCFF_X30_Y18_N17; Fanout = 2; REG Node = '4xdec:inst\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { inst14 4xdec:inst|inst } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.970 ns) 6.568 ns 4xdec:inst\|inst4 4 REG LCFF_X31_Y17_N17 3 " "Info: 4: + IC(1.022 ns) + CELL(0.970 ns) = 6.568 ns; Loc. = LCFF_X31_Y17_N17; Fanout = 3; REG Node = '4xdec:inst\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.992 ns" { 4xdec:inst|inst 4xdec:inst|inst4 } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 7.924 ns 3xdec:inst13\|inst1 5 REG LCFF_X31_Y17_N19 4 " "Info: 5: + IC(0.386 ns) + CELL(0.970 ns) = 7.924 ns; Loc. = LCFF_X31_Y17_N19; Fanout = 4; REG Node = '3xdec:inst13\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { 4xdec:inst|inst4 3xdec:inst13|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.207 ns) + CELL(0.970 ns) 11.101 ns 25xdec:inst2\|inst 6 REG LCFF_X5_Y14_N1 3 " "Info: 6: + IC(2.207 ns) + CELL(0.970 ns) = 11.101 ns; Loc. = LCFF_X5_Y14_N1; Fanout = 3; REG Node = '25xdec:inst2\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { 3xdec:inst13|inst1 25xdec:inst2|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.666 ns) 12.805 ns 25xdec:inst2\|inst4 7 REG LCFF_X3_Y14_N1 3 " "Info: 7: + IC(1.038 ns) + CELL(0.666 ns) = 12.805 ns; Loc. = LCFF_X3_Y14_N1; Fanout = 3; REG Node = '25xdec:inst2\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { 25xdec:inst2|inst 25xdec:inst2|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.062 ns ( 47.34 % ) " "Info: Total cell delay = 6.062 ns ( 47.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.743 ns ( 52.66 % ) " "Info: Total interconnect delay = 6.743 ns ( 52.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.805 ns" { CLK inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.805 ns" { CLK {} CLK~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} } { 0.000ns 0.000ns 1.774ns 0.316ns 1.022ns 0.386ns 2.207ns 1.038ns } { 0.000ns 1.150ns 0.366ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.544 ns" { CLK inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst~clkctrl 25xdec:inst2|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.544 ns" { CLK {} CLK~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst~clkctrl {} 25xdec:inst2|inst6 {} } { 0.000ns 0.000ns 1.774ns 0.316ns 1.022ns 0.386ns 2.207ns 1.868ns 0.909ns } { 0.000ns 1.150ns 0.366ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.805 ns" { CLK inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.805 ns" { CLK {} CLK~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} } { 0.000ns 0.000ns 1.774ns 0.316ns 1.022ns 0.386ns 2.207ns 1.038ns } { 0.000ns 1.150ns 0.366ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.754 ns - Shortest register register " "Info: - Shortest register to register delay is 0.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25xdec:inst2\|inst4 1 REG LCFF_X3_Y14_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y14_N1; Fanout = 3; REG Node = '25xdec:inst2\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst2|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.202 ns) 0.646 ns 25xdec:inst2\|inst21 2 COMB LCCOMB_X3_Y14_N24 1 " "Info: 2: + IC(0.444 ns) + CELL(0.202 ns) = 0.646 ns; Loc. = LCCOMB_X3_Y14_N24; Fanout = 1; COMB Node = '25xdec:inst2\|inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { 25xdec:inst2|inst4 25xdec:inst2|inst21 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 368 944 1008 416 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.754 ns 25xdec:inst2\|inst6 3 REG LCFF_X3_Y14_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.754 ns; Loc. = LCFF_X3_Y14_N25; Fanout = 3; REG Node = '25xdec:inst2\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 25xdec:inst2|inst21 25xdec:inst2|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.310 ns ( 41.11 % ) " "Info: Total cell delay = 0.310 ns ( 41.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.444 ns ( 58.89 % ) " "Info: Total interconnect delay = 0.444 ns ( 58.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { 25xdec:inst2|inst4 25xdec:inst2|inst21 25xdec:inst2|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.754 ns" { 25xdec:inst2|inst4 {} 25xdec:inst2|inst21 {} 25xdec:inst2|inst6 {} } { 0.000ns 0.444ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.544 ns" { CLK inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst~clkctrl 25xdec:inst2|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.544 ns" { CLK {} CLK~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst~clkctrl {} 25xdec:inst2|inst6 {} } { 0.000ns 0.000ns 1.774ns 0.316ns 1.022ns 0.386ns 2.207ns 1.868ns 0.909ns } { 0.000ns 1.150ns 0.366ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.805 ns" { CLK inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.805 ns" { CLK {} CLK~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} } { 0.000ns 0.000ns 1.774ns 0.316ns 1.022ns 0.386ns 2.207ns 1.038ns } { 0.000ns 1.150ns 0.366ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { 25xdec:inst2|inst4 25xdec:inst2|inst21 25xdec:inst2|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.754 ns" { 25xdec:inst2|inst4 {} 25xdec:inst2|inst21 {} 25xdec:inst2|inst6 {} } { 0.000ns 0.444ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK K 2xdec:inst10\|inst 23.616 ns register " "Info: tco from clock \"CLK\" to destination pin \"K\" through register \"2xdec:inst10\|inst\" is 23.616 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 16.161 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 16.161 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 216 144 312 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.774 ns) + CELL(0.366 ns) 3.290 ns inst14 2 COMB LCCOMB_X30_Y18_N8 1 " "Info: 2: + IC(1.774 ns) + CELL(0.366 ns) = 3.290 ns; Loc. = LCCOMB_X30_Y18_N8; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { CLK inst14 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 152 376 440 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.970 ns) 4.576 ns 4xdec:inst\|inst 3 REG LCFF_X30_Y18_N17 2 " "Info: 3: + IC(0.316 ns) + CELL(0.970 ns) = 4.576 ns; Loc. = LCFF_X30_Y18_N17; Fanout = 2; REG Node = '4xdec:inst\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { inst14 4xdec:inst|inst } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.970 ns) 6.568 ns 4xdec:inst\|inst4 4 REG LCFF_X31_Y17_N17 3 " "Info: 4: + IC(1.022 ns) + CELL(0.970 ns) = 6.568 ns; Loc. = LCFF_X31_Y17_N17; Fanout = 3; REG Node = '4xdec:inst\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.992 ns" { 4xdec:inst|inst 4xdec:inst|inst4 } "NODE_NAME" } } { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/4xdec.bdf" { { 240 896 960 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 7.924 ns 3xdec:inst13\|inst1 5 REG LCFF_X31_Y17_N19 4 " "Info: 5: + IC(0.386 ns) + CELL(0.970 ns) = 7.924 ns; Loc. = LCFF_X31_Y17_N19; Fanout = 4; REG Node = '3xdec:inst13\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { 4xdec:inst|inst4 3xdec:inst13|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.207 ns) + CELL(0.970 ns) 11.101 ns 25xdec:inst2\|inst 6 REG LCFF_X5_Y14_N1 3 " "Info: 6: + IC(2.207 ns) + CELL(0.970 ns) = 11.101 ns; Loc. = LCFF_X5_Y14_N1; Fanout = 3; REG Node = '25xdec:inst2\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { 3xdec:inst13|inst1 25xdec:inst2|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.970 ns) 13.109 ns 25xdec:inst2\|inst4 7 REG LCFF_X3_Y14_N1 3 " "Info: 7: + IC(1.038 ns) + CELL(0.970 ns) = 13.109 ns; Loc. = LCFF_X3_Y14_N1; Fanout = 3; REG Node = '25xdec:inst2\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { 25xdec:inst2|inst 25xdec:inst2|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.970 ns) 15.101 ns 5xdec:inst9\|inst 8 REG LCFF_X1_Y14_N9 2 " "Info: 8: + IC(1.022 ns) + CELL(0.970 ns) = 15.101 ns; Loc. = LCFF_X1_Y14_N9; Fanout = 2; REG Node = '5xdec:inst9\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.992 ns" { 25xdec:inst2|inst4 5xdec:inst9|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.666 ns) 16.161 ns 2xdec:inst10\|inst 9 REG LCFF_X1_Y14_N17 2 " "Info: 9: + IC(0.394 ns) + CELL(0.666 ns) = 16.161 ns; Loc. = LCFF_X1_Y14_N17; Fanout = 2; REG Node = '2xdec:inst10\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { 5xdec:inst9|inst 2xdec:inst10|inst } "NODE_NAME" } } { "2xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/2xdec.bdf" { { 152 488 552 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.002 ns ( 49.51 % ) " "Info: Total cell delay = 8.002 ns ( 49.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.159 ns ( 50.49 % ) " "Info: Total interconnect delay = 8.159 ns ( 50.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.161 ns" { CLK inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 5xdec:inst9|inst 2xdec:inst10|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.161 ns" { CLK {} CLK~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} 5xdec:inst9|inst {} 2xdec:inst10|inst {} } { 0.000ns 0.000ns 1.774ns 0.316ns 1.022ns 0.386ns 2.207ns 1.038ns 1.022ns 0.394ns } { 0.000ns 1.150ns 0.366ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "2xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/2xdec.bdf" { { 152 488 552 232 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.151 ns + Longest register pin " "Info: + Longest register to pin delay is 7.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 2xdec:inst10\|inst 1 REG LCFF_X1_Y14_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N17; Fanout = 2; REG Node = '2xdec:inst10\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2xdec:inst10|inst } "NODE_NAME" } } { "2xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/2xdec.bdf" { { 152 488 552 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.855 ns) + CELL(3.296 ns) 7.151 ns K 2 PIN PIN_102 0 " "Info: 2: + IC(3.855 ns) + CELL(3.296 ns) = 7.151 ns; Loc. = PIN_102; Fanout = 0; PIN Node = 'K'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.151 ns" { 2xdec:inst10|inst K } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/test/test.bdf" { { 184 1184 1360 200 "K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.296 ns ( 46.09 % ) " "Info: Total cell delay = 3.296 ns ( 46.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.855 ns ( 53.91 % ) " "Info: Total interconnect delay = 3.855 ns ( 53.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.151 ns" { 2xdec:inst10|inst K } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.151 ns" { 2xdec:inst10|inst {} K {} } { 0.000ns 3.855ns } { 0.000ns 3.296ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.161 ns" { CLK inst14 4xdec:inst|inst 4xdec:inst|inst4 3xdec:inst13|inst1 25xdec:inst2|inst 25xdec:inst2|inst4 5xdec:inst9|inst 2xdec:inst10|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.161 ns" { CLK {} CLK~combout {} inst14 {} 4xdec:inst|inst {} 4xdec:inst|inst4 {} 3xdec:inst13|inst1 {} 25xdec:inst2|inst {} 25xdec:inst2|inst4 {} 5xdec:inst9|inst {} 2xdec:inst10|inst {} } { 0.000ns 0.000ns 1.774ns 0.316ns 1.022ns 0.386ns 2.207ns 1.038ns 1.022ns 0.394ns } { 0.000ns 1.150ns 0.366ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.151 ns" { 2xdec:inst10|inst K } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.151 ns" { 2xdec:inst10|inst {} K {} } { 0.000ns 3.855ns } { 0.000ns 3.296ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 00:04:37 2022 " "Info: Processing ended: Tue Nov 22 00:04:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Info: Quartus II Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
