/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az1241-347
+ date
Thu Apr 27 20:13:54 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1682626434
+ CACTUS_STARTTIME=1682626434
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.13.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.13.0
Compile date:      Apr 27 2023 (20:05:44)
Run date:          Apr 27 2023 (20:13:54+0000)
Run host:          fv-az1241-347.yvhpsg5yuqxe5j1ctmz2qqc0qe.dx.internal.cloudapp.net (pid=100624)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az1241-347
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110612KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=e504bf17-58f6-b24c-a912-da677928a3c6, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=5.15.0-1036-azure, OSVersion="#43-Ubuntu SMP Wed Mar 29 16:11:05 UTC 2023", HostName=fv-az1241-347, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110612KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#0, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#0, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00322387 sec
      iterations=10000000... time=0.0313524 sec
      iterations=100000000... time=0.319866 sec
      iterations=300000000... time=0.966155 sec
      iterations=600000000... time=1.90178 sec
      iterations=600000000... time=1.43729 sec
      result: 2.58352 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00359966 sec
      iterations=10000000... time=0.0340464 sec
      iterations=100000000... time=0.343547 sec
      iterations=300000000... time=1.03316 sec
      result: 9.29191 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00208653 sec
      iterations=10000000... time=0.021372 sec
      iterations=100000000... time=0.222113 sec
      iterations=500000000... time=1.08131 sec
      result: 7.39843 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000149203 sec
      iterations=10000... time=0.00146523 sec
      iterations=100000... time=0.0156372 sec
      iterations=1000000... time=0.157057 sec
      iterations=7000000... time=1.1069 sec
      result: 1.58128 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000461309 sec
      iterations=10000... time=0.00467349 sec
      iterations=100000... time=0.0482762 sec
      iterations=1000000... time=0.47756 sec
      iterations=2000000... time=0.969541 sec
      iterations=4000000... time=1.91989 sec
      result: 4.79974 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.001e-06 sec
      iterations=10... time=3.3e-06 sec
      iterations=100... time=2.99e-05 sec
      iterations=1000... time=0.000294805 sec
      iterations=10000... time=0.00304656 sec
      iterations=100000... time=0.0302257 sec
      iterations=1000000... time=0.315251 sec
      iterations=3000000... time=0.936571 sec
      iterations=6000000... time=1.90328 sec
      result: 77.4745 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7e-06 sec
      iterations=10... time=4.9001e-05 sec
      iterations=100... time=0.00047941 sec
      iterations=1000... time=0.004816 sec
      iterations=10000... time=0.0504831 sec
      iterations=100000... time=0.521928 sec
      iterations=200000... time=1.0065 sec
      result: 39.0677 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4e-06 sec
      iterations=10000... time=3.0501e-05 sec
      iterations=100000... time=0.000383707 sec
      iterations=1000000... time=0.00302016 sec
      iterations=10000000... time=0.0310972 sec
      iterations=100000000... time=0.319398 sec
      iterations=300000000... time=0.950329 sec
      iterations=600000000... time=1.89844 sec
      result: 0.395507 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.8701e-05 sec
      iterations=10000... time=0.000214004 sec
      iterations=100000... time=0.00197284 sec
      iterations=1000000... time=0.0188143 sec
      iterations=10000000... time=0.195402 sec
      iterations=60000000... time=1.16775 sec
      result: 2.43281 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=6e-06 sec
      iterations=100... time=5.8401e-05 sec
      iterations=1000... time=0.000581812 sec
      iterations=10000... time=0.00629352 sec
      iterations=100000... time=0.0604629 sec
      iterations=1000000... time=0.643841 sec
      iterations=2000000... time=1.25518 sec
      result: 39.1592 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.3e-06 sec
      iterations=10... time=8.3801e-05 sec
      iterations=100... time=0.000852616 sec
      iterations=1000... time=0.0124382 sec
      iterations=10000... time=0.0987455 sec
      iterations=100000... time=0.884315 sec
      iterations=200000... time=1.77023 sec
      result: 22.2127 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.51e-05 sec
      iterations=10... time=0.000210704 sec
      iterations=100... time=0.00206904 sec
      iterations=1000... time=0.0218827 sec
      iterations=10000... time=0.2237 sec
      iterations=50000... time=1.11421 sec
      result: 0.0775435 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=3.09e-05 sec
      iterations=10... time=0.000378508 sec
      iterations=100... time=0.00399428 sec
      iterations=1000... time=0.0394844 sec
      iterations=10000... time=0.394416 sec
      iterations=30000... time=1.17268 sec
      result: 0.311261 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00411428 sec
      iterations=10... time=0.0469608 sec
      iterations=100... time=0.444249 sec
      iterations=200... time=0.878332 sec
      iterations=400... time=1.76885 sec
      result: 0.335029 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00306666 sec
      iterations=10000000... time=0.0398899 sec
      iterations=100000000... time=0.308378 sec
      iterations=400000000... time=1.26088 sec
      iterations=400000000... time=0.963362 sec
      result: 2.68887 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00351887 sec
      iterations=10000000... time=0.0387786 sec
      iterations=100000000... time=0.358256 sec
      iterations=300000000... time=1.03607 sec
      result: 9.26575 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00218829 sec
      iterations=10000000... time=0.0227775 sec
      iterations=100000000... time=0.216592 sec
      iterations=500000000... time=1.08919 sec
      result: 7.34488 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000143953 sec
      iterations=10000... time=0.00152018 sec
      iterations=100000... time=0.0154437 sec
      iterations=1000000... time=0.158237 sec
      iterations=7000000... time=1.10911 sec
      result: 1.58444 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.00057836 sec
      iterations=10000... time=0.00484094 sec
      iterations=100000... time=0.0511426 sec
      iterations=1000000... time=0.502844 sec
      iterations=2000000... time=1.02198 sec
      result: 5.10989 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7.5e-07 sec
      iterations=10... time=3.15e-06 sec
      iterations=100... time=2.9601e-05 sec
      iterations=1000... time=0.000607312 sec
      iterations=10000... time=0.00312231 sec
      iterations=100000... time=0.0304173 sec
      iterations=1000000... time=0.328415 sec
      iterations=3000000... time=0.941035 sec
      iterations=6000000... time=1.87911 sec
      result: 78.4711 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6.151e-06 sec
      iterations=10... time=4.8401e-05 sec
      iterations=100... time=0.000488359 sec
      iterations=1000... time=0.00596422 sec
      iterations=10000... time=0.0474151 sec
      iterations=100000... time=0.484919 sec
      iterations=200000... time=0.978531 sec
      iterations=400000... time=1.97146 sec
      result: 39.8908 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.65e-06 sec
      iterations=10000... time=3.0051e-05 sec
      iterations=100000... time=0.000317956 sec
      iterations=1000000... time=0.00302521 sec
      iterations=10000000... time=0.034209 sec
      iterations=100000000... time=0.32859 sec
      iterations=300000000... time=0.959074 sec
      iterations=600000000... time=1.91412 sec
      result: 0.398775 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.255e-05 sec
      iterations=10000... time=0.000214355 sec
      iterations=100000... time=0.00234215 sec
      iterations=1000000... time=0.0234324 sec
      iterations=10000000... time=0.223184 sec
      iterations=50000000... time=1.09092 sec
      result: 2.72729 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7.5e-07 sec
      iterations=10... time=4.701e-06 sec
      iterations=100... time=4.47505e-05 sec
      iterations=1000... time=0.000481559 sec
      iterations=10000... time=0.0053512 sec
      iterations=100000... time=0.0474858 sec
      iterations=1000000... time=0.490074 sec
      iterations=2000000... time=0.949958 sec
      iterations=4000000... time=1.90158 sec
      result: 51.6959 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.4e-06 sec
      iterations=10... time=8.3752e-05 sec
      iterations=100... time=0.000839766 sec
      iterations=1000... time=0.00863727 sec
      iterations=10000... time=0.0945902 sec
      iterations=100000... time=0.890794 sec
      iterations=200000... time=1.75525 sec
      result: 22.4023 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.65e-06 sec
      iterations=10... time=2.52005e-05 sec
      iterations=100... time=0.000248305 sec
      iterations=1000... time=0.0025091 sec
      iterations=10000... time=0.0253568 sec
      iterations=100000... time=0.2676 sec
      iterations=400000... time=1.07042 sec
      result: 0.272416 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.15505e-05 sec
      iterations=10... time=0.000115552 sec
      iterations=100... time=0.00139658 sec
      iterations=1000... time=0.012867 sec
      iterations=10000... time=0.131831 sec
      iterations=80000... time=1.04086 sec
      result: 0.448244 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00105682 sec
      iterations=10... time=0.0113957 sec
      iterations=100... time=0.113821 sec
      iterations=1000... time=1.16508 sec
      result: 1.27163 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Apr 27 20:15:02 UTC 2023
+ echo Done.
Done.
  Elapsed time: 68.3 s
