$date
	Thu Sep 23 10:51:37 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module xor_xornot_and_gates_tb $end
$var wire 1 ! k $end
$var wire 1 " j $end
$var wire 1 # f $end
$var wire 1 $ d $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' c $end
$scope module Instance0 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 $ d $end
$var wire 1 # f $end
$var wire 1 " j $end
$var wire 1 ! k $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
0%
0$
1#
1"
0!
$end
#1
1$
0'
1&
#2
0"
0#
0&
1%
#3
0$
1!
1'
1&
