LIBRARY IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity decode4to16 is
	port( oct     : in STD_LOGIC_VECTOR(3 downto 0);
	      dec	  : out STD_LOGIC_VECTOR(15 downto 0));
end decode4to16;

architecture arch of decode4to16 is

	component Master_Slave_DFF			-- Master-Slave DFF component
		port( Data, Clk     : in STD_LOGIC;
	          Q, notQ	    : out STD_LOGIC);
	end component;
	
	signal tri, notOut:  std_logic;		-- tri-state buffer input, notQ output
	
	begin
		cell: Master_Slave_DFF port map(DataIn, (CS AND WE), tri, notOut);
		
		-- output changes on falling edge of WE
		DataOut <= tri when (CS = '1') else 'Z';	-- tri-state buffer
		
end arch;