i clk
m 0 0
u 2 25
p {p:clk}{t:led_r.C}
e ckid0_0 {t:led_r.C} dffre
c ckid0_0 {p:clk} port Unsupported/too complex instance on clock path
l 0 0 0 0 0 0
r 0 0 0 0 0 0 0 0
