Running: /home/hakaru/ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/hakaru/Projects/Verilog/PA_Architecture/PA_Architecture/coreTest_isim_beh.exe -prj /home/hakaru/Projects/Verilog/PA_Architecture/PA_Architecture/coreTest_beh.prj work.coreTest work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Analyzing Verilog file "/home/hakaru/Projects/Verilog/PA_Architecture/PA_Architecture/RegisterFile.v" into library work
Analyzing Verilog file "/home/hakaru/Projects/Verilog/PA_Architecture/PA_Architecture/RegisterFrameUnit.v" into library work
Analyzing Verilog file "/home/hakaru/Projects/Verilog/PA_Architecture/PA_Architecture/RegController.v" into library work
Analyzing Verilog file "/home/hakaru/Projects/Verilog/PA_Architecture/PA_Architecture/Parser.v" into library work
Analyzing Verilog file "/home/hakaru/Projects/Verilog/PA_Architecture/PA_Architecture/InstructionDispatch.v" into library work
Analyzing Verilog file "/home/hakaru/Projects/Verilog/PA_Architecture/PA_Architecture/Fetch.v" into library work
Analyzing Verilog file "/home/hakaru/Projects/Verilog/PA_Architecture/PA_Architecture/Decode.v" into library work
Analyzing Verilog file "/home/hakaru/Projects/Verilog/PA_Architecture/PA_Architecture/BranchUnit.v" into library work
Analyzing Verilog file "/home/hakaru/Projects/Verilog/PA_Architecture/PA_Architecture/ArithmaticUnit.v" into library work
Analyzing Verilog file "/home/hakaru/Projects/Verilog/PA_Architecture/PA_Architecture/PA_Core.v" into library work
Analyzing Verilog file "/home/hakaru/Projects/Verilog/PA_Architecture/PA_Architecture/coreTest.v" into library work
Analyzing Verilog file "/home/hakaru/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/hakaru/Projects/Verilog/PA_Architecture/PA_Architecture/PA_Core.v" Line 138: Port loadEnableA_o is not connected to this instance
WARNING:HDLCompiler:329 - "/home/hakaru/Projects/Verilog/PA_Architecture/PA_Architecture/PA_Core.v" Line 191: Target <pc> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Fuse Memory Usage: 83208 KB
Fuse CPU Usage: 600 ms
Compiling module Fetch
Compiling module Parser
Compiling module Decode
Compiling module RegisterFile
Compiling module RegController
Compiling module InstructionDispatch
Compiling module ArithmaticUnit
Compiling module BranchUnit
Compiling module RegisterFrameUnit
Compiling module PA_Core
Compiling module coreTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable /home/hakaru/Projects/Verilog/PA_Architecture/PA_Architecture/coreTest_isim_beh.exe
Fuse Memory Usage: 905640 KB
Fuse CPU Usage: 630 ms
GCC CPU Usage: 940 ms
