 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : KnightsTour
Version: S-2021.06
Date   : Tue Nov 30 22:00:54 2021
****************************************

Operating Conditions: tt0p85v25c   Library: saed32lvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: iNEMO/iINT/yaw_int_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iMTR/i_left_PWM/PWM_sig_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  KnightsTour        16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iNEMO/iINT/yaw_int_reg[16]/CLK (DFFARX1_LVT)            0.00       0.00 r
  iNEMO/iINT/yaw_int_reg[16]/QN (DFFARX1_LVT)             0.07       0.07 r
  U3126/Y (INVX0_LVT)                                     0.03       0.10 f
  U4952/Y (AO22X1_LVT)                                    0.06       0.16 f
  U4144/Y (AO21X1_LVT)                                    0.05       0.21 f
  U3128/Y (OAI22X2_LVT)                                   0.07       0.28 r
  U3127/Y (AO21X1_LVT)                                    0.04       0.32 r
  U4457/Y (AND2X1_LVT)                                    0.04       0.36 r
  U4962/Y (OA21X1_LVT)                                    0.05       0.41 r
  U4172/Y (XNOR3X2_LVT)                                   0.06       0.48 f
  U4963/Y (AND2X1_LVT)                                    0.05       0.53 f
  U4974/Y (OA21X1_LVT)                                    0.05       0.58 f
  U5010/Y (OA21X1_LVT)                                    0.05       0.63 f
  U5011/Y (OA22X1_LVT)                                    0.06       0.69 f
  U4252/Y (XNOR2X2_LVT)                                   0.08       0.77 f
  U4241/Y (XOR3X2_LVT)                                    0.07       0.83 r
  U4231/Y (AOI21X2_LVT)                                   0.06       0.89 f
  U4113/Y (AO21X1_LVT)                                    0.04       0.94 f
  U5106/Y (NAND2X0_LVT)                                   0.03       0.97 r
  U5107/Y (NAND3X0_LVT)                                   0.03       1.00 f
  U5108/Y (NAND2X0_LVT)                                   0.04       1.05 r
  U4136/Y (AO22X1_LVT)                                    0.05       1.10 r
  U4163/Y (AO22X1_LVT)                                    0.05       1.15 r
  U4140/Y (OAI22X1_LVT)                                   0.05       1.20 f
  U5119/Y (OA22X1_LVT)                                    0.05       1.25 f
  U5120/Y (AO22X1_LVT)                                    0.04       1.29 f
  U4676/Y (XOR3X2_LVT)                                    0.07       1.36 r
  U4148/Y (NOR3X0_LVT)                                    0.06       1.42 f
  U4846/Y (OR2X2_LVT)                                     0.04       1.46 f
  U4101/Y (AO21X2_LVT)                                    0.07       1.53 f
  U4196/Y (XNOR2X1_LVT)                                   0.09       1.62 f
  U5134/Y (NAND2X0_LVT)                                   0.04       1.66 r
  U5136/Y (AO22X1_LVT)                                    0.05       1.71 r
  U4127/Y (AO22X1_LVT)                                    0.05       1.76 r
  U5165/Y (AO22X1_LVT)                                    0.05       1.81 r
  U4103/Y (XOR2X2_LVT)                                    0.08       1.90 f
  U4100/Y (NOR2X2_LVT)                                    0.06       1.96 r
  U5166/Y (AO21X1_LVT)                                    0.04       2.00 r
  U5191/Y (NAND2X0_LVT)                                   0.03       2.03 f
  U4180/Y (AOI22X1_LVT)                                   0.06       2.09 r
  U5194/Y (AO21X1_LVT)                                    0.05       2.14 r
  U5197/Y (NAND2X0_LVT)                                   0.03       2.18 f
  U4132/Y (AO22X1_LVT)                                    0.04       2.22 f
  U4131/Y (OAI221X1_LVT)                                  0.06       2.29 r
  U3124/Y (AND2X1_LVT)                                    0.04       2.33 r
  U4175/Y (XOR3X2_LVT)                                    0.06       2.39 f
  U4216/Y (INVX0_LVT)                                     0.04       2.42 r
  U5268/Y (NAND2X0_LVT)                                   0.03       2.45 f
  U4678/Y (AOI22X1_LVT)                                   0.06       2.51 r
  U5274/Y (AO22X1_LVT)                                    0.06       2.57 r
  U4124/Y (NAND3X0_LVT)                                   0.04       2.61 f
  U4166/Y (AND2X1_LVT)                                    0.05       2.65 f
  U5278/Y (AO221X1_LVT)                                   0.05       2.71 f
  U5279/Y (AO22X1_LVT)                                    0.05       2.76 f
  U4191/Y (OAI221X1_LVT)                                  0.06       2.82 r
  U4190/Y (NAND2X0_LVT)                                   0.03       2.84 f
  U5280/Y (OA221X1_LVT)                                   0.05       2.89 f
  U4851/Y (AOI221X1_LVT)                                  0.06       2.94 r
  U4850/Y (AO221X1_LVT)                                   0.05       3.00 r
  U4046/Y (OAI221X1_LVT)                                  0.06       3.05 f
  U4045/Y (NAND2X0_LVT)                                   0.03       3.08 r
  U4226/Y (OA221X1_LVT)                                   0.05       3.13 r
  U4225/Y (AO21X1_LVT)                                    0.04       3.17 r
  iMTR/i_left_PWM/PWM_sig_reg/D (DFFARX1_LVT)             0.01       3.18 r
  data arrival time                                                  3.18

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  clock uncertainty                                      -0.15       2.85
  iMTR/i_left_PWM/PWM_sig_reg/CLK (DFFARX1_LVT)           0.00       2.85 r
  library setup time                                     -0.03       2.82
  data required time                                                 2.82
  --------------------------------------------------------------------------
  data required time                                                 2.82
  data arrival time                                                 -3.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


1
