{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1449015199506 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC_TV 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC_TV\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1449015199672 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449015199719 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449015199719 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[2\].gpll " "RST port on the PLL is not properly connected on instance Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[2\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1449015199873 ""}  } { { "altera_pll.v" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/altera_pll.v" 689 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1449015199873 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1449015199924 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a2 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a2 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a2 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a2 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a2 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a2 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a22 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a22 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a23 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a23 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a20 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a20 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a21 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a21 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a17 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a16 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a9 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a8 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a0 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a1 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a17 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a16 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a9 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a8 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a0 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a1 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a18 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a18 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a19 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a19 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a13 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a13 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a4 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a4 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a10 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a10 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a7 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a7 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a6 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a6 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a11 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a11 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a5 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a5 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a3 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a3 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a12 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a12 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a14 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a14 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a15 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS9\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a15 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS4\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a19 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a19 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a5 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a5 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a22 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a22 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a20 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a20 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a17 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a16 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a9 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a8 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a0 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a1 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a17 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a16 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a9 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a8 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a0 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a1 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a23 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a23 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a10 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a10 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a7 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a7 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a12 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a12 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a11 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a11 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a21 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a21 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a14 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a14 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a13 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a13 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a6 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a6 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a15 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a15 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a18 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a18 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a3 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a3 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a4 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS10\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a4 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS5\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a19 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a19 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a7 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a7 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a20 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a20 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a5 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a5 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a6 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a6 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a3 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a3 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a4 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a4 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a16 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a0 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a8 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a16 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a0 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a8 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a1 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a1 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a2 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a2 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a23 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a23 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a9 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a9 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a18 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a18 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a10 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a10 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a15 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a15 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a17 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a17 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a13 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a13 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a14 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a14 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a21 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a21 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a22 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a22 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a11 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a11 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a12 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS8\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a12 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS3\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a20 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a20 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a19 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a19 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a23 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a23 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a22 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a22 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a17 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a16 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a9 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a8 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a0 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a1 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a17 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a16 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a9 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a8 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a0 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a1 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a21 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a21 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a4 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a4 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a3 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a3 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a6 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a6 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a5 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a5 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a10 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a10 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a7 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a7 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a12 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a12 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a11 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a11 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a18 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a18 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a15 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a15 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a14 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a14 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a13 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS7\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a13 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS2\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a2 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a2 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a6 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a6 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a7 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a7 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a4 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a4 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a5 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a5 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a17 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a16 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a9 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a8 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a0 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a1 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a17 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a16 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a9 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a8 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a0 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a1 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a3 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a3 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a22 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a22 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a23 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a23 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a20 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a20 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a21 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a21 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a18 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a18 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a19 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a19 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a13 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a13 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a15 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a15 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a14 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a14 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a10 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a10 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a11 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a11 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a12 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS6\|altsyncram:altsyncram_component\|altsyncram_rnp2:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a12 " "Atom \"multiFrameStorage:frame1\|frameStorage:FS1\|altsyncram:altsyncram_component\|altsyncram_qnp2:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a0 " "Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a1 " "Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a2 " "Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a3 " "Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a4 " "Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a5 " "Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a6 " "Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a7 " "Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a8 " "Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a9 " "Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a10 " "Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a11 " "Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a12 " "Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a13 " "Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a14 " "Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a15 " "Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449015200052 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a15"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1449015200052 ""}
{ "Info" "IMPP_MPP_ADVANCE_INFO" "5CSEMA5F31C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA5F31C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 119007 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Fitter" 0 -1 1449015200072 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1449015200848 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1449015200848 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1449015200848 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1449015200848 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1449015200848 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1449015200848 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1449015200848 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1449015200848 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1449015200848 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1449015200848 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1449015200848 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1449015200848 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1449015200848 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1449015200848 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1449015200848 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_jnb1:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jnb1.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf" 37 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 257 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1449015200848 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a15"}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1449015200987 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1449015201284 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1449015202648 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1449015203017 ""}
{ "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_LOC_WARNING" "auto-promoted clock driver TD_HS~inputCLKENA0 " "REFCLK input I/O of auto-promoted clock driver TD_HS~inputCLKENA0 is not placed onto a dedicated REFCLK input pin" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad TD_HS PIN_A5 " "Refclk input I/O pad TD_HS is placed onto PIN_A5" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Quartus II" 0 -1 1449015220884 ""}  } {  } 0 179010 "REFCLK input I/O of %1!s! is not placed onto a dedicated REFCLK input pin" 0 0 "Fitter" 0 -1 1449015220884 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1449015220915 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "7 s (7 global) " "Automatically promoted 7 clocks (7 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 499 global CLKCTRL_G15 " "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 499 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1449015221826 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G14 " "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1449015221826 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 15 global CLKCTRL_G12 " "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 15 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1449015221826 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "TD_CLK27~inputCLKENA0 2672 global CLKCTRL_G13 " "TD_CLK27~inputCLKENA0 with 2672 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1449015221826 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Reset_Delay:u3\|oRST_0~CLKENA0 620 global CLKCTRL_G3 " "Reset_Delay:u3\|oRST_0~CLKENA0 with 620 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1449015221826 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 41 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 41 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1449015221826 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "TD_HS~inputCLKENA0 11 global CLKCTRL_G0 " "TD_HS~inputCLKENA0 with 11 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1449015221826 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1449015221826 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y56_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y56_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1449015221827 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1449015221827 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449015222220 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1449015230492 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bg02 " "Entity dcfifo_bg02" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230508 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230508 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1449015230508 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1449015230508 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_TV.sdc " "Reading SDC File: 'DE1_SoC_TV.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1449015230554 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 100 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 100 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230554 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 100 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 100 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230554 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 100 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 100 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230554 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 100 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 100 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230554 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 100 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 100 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230554 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 100 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 100 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230554 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 100 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 100 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230554 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 100 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 100 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230554 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230554 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -phase -109.98 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -phase -109.98 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230554 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 49 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 49 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230554 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1449015230554 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1449015230570 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TD_HS " "Node: TD_HS was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1449015230592 "|DE1_SoC_TV|TD_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Ctrl:u9\|oVGA_HS " "Node: VGA_Ctrl:u9\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1449015230592 "|DE1_SoC_TV|VGA_Ctrl:u9|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reset_Delay:u3\|oRST_0 " "Node: Reset_Delay:u3\|oRST_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1449015230592 "|DE1_SoC_TV|Reset_Delay:u3|oRST_0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1449015230592 "|DE1_SoC_TV|I2C_AV_Config:u1|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230608 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230608 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230608 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230608 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230608 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1449015230608 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1449015230692 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 37.037 " "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230692 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 37.037 " "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230692 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 37.037 " "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230692 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 37.037 " "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230692 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 37.037 " "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230692 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 37.037 " "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230692 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 37.037 " "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230692 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 37.037 " "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230692 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1449015230692 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1449015230692 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 16 clocks " "Found 16 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  30.000   clock_27_1 " "  30.000   clock_27_1" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_0 " "  20.000   clock_50_0" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_1 " "  20.000   clock_50_1" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_2 " "  20.000   clock_50_2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_3 " "  20.000   clock_50_3" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.900 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   0.900 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.900 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] " "   0.900 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.900 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] " "   0.900 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.900 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] " "   0.900 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.900 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] " "   0.900 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.900 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] " "   0.900 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.900 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] " "   0.900 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.900 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] " "   0.900 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.100 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   8.100 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.100 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   8.100 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  44.100 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  44.100 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449015230692 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1449015230692 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1449015231171 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449015231193 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449015231209 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1449015231240 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1449015231240 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1449015231255 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1449015232144 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1449015232175 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1449015232175 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FAN_CTRL " "Ignored I/O standard assignment to node \"FAN_CTRL\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[0\] " "Ignored I/O standard assignment to node \"GPIO_0\[0\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[10\] " "Ignored I/O standard assignment to node \"GPIO_0\[10\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[11\] " "Ignored I/O standard assignment to node \"GPIO_0\[11\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[12\] " "Ignored I/O standard assignment to node \"GPIO_0\[12\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[13\] " "Ignored I/O standard assignment to node \"GPIO_0\[13\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[14\] " "Ignored I/O standard assignment to node \"GPIO_0\[14\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[15\] " "Ignored I/O standard assignment to node \"GPIO_0\[15\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[16\] " "Ignored I/O standard assignment to node \"GPIO_0\[16\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[17\] " "Ignored I/O standard assignment to node \"GPIO_0\[17\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[18\] " "Ignored I/O standard assignment to node \"GPIO_0\[18\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[19\] " "Ignored I/O standard assignment to node \"GPIO_0\[19\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[1\] " "Ignored I/O standard assignment to node \"GPIO_0\[1\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[20\] " "Ignored I/O standard assignment to node \"GPIO_0\[20\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[21\] " "Ignored I/O standard assignment to node \"GPIO_0\[21\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[22\] " "Ignored I/O standard assignment to node \"GPIO_0\[22\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[23\] " "Ignored I/O standard assignment to node \"GPIO_0\[23\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[24\] " "Ignored I/O standard assignment to node \"GPIO_0\[24\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[25\] " "Ignored I/O standard assignment to node \"GPIO_0\[25\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[26\] " "Ignored I/O standard assignment to node \"GPIO_0\[26\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[27\] " "Ignored I/O standard assignment to node \"GPIO_0\[27\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[28\] " "Ignored I/O standard assignment to node \"GPIO_0\[28\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[29\] " "Ignored I/O standard assignment to node \"GPIO_0\[29\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[2\] " "Ignored I/O standard assignment to node \"GPIO_0\[2\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[30\] " "Ignored I/O standard assignment to node \"GPIO_0\[30\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[31\] " "Ignored I/O standard assignment to node \"GPIO_0\[31\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[32\] " "Ignored I/O standard assignment to node \"GPIO_0\[32\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[33\] " "Ignored I/O standard assignment to node \"GPIO_0\[33\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[34\] " "Ignored I/O standard assignment to node \"GPIO_0\[34\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[35\] " "Ignored I/O standard assignment to node \"GPIO_0\[35\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[3\] " "Ignored I/O standard assignment to node \"GPIO_0\[3\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[4\] " "Ignored I/O standard assignment to node \"GPIO_0\[4\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[5\] " "Ignored I/O standard assignment to node \"GPIO_0\[5\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[6\] " "Ignored I/O standard assignment to node \"GPIO_0\[6\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[7\] " "Ignored I/O standard assignment to node \"GPIO_0\[7\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[8\] " "Ignored I/O standard assignment to node \"GPIO_0\[8\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[9\] " "Ignored I/O standard assignment to node \"GPIO_0\[9\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[0\] " "Ignored I/O standard assignment to node \"GPIO_1\[0\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[10\] " "Ignored I/O standard assignment to node \"GPIO_1\[10\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[11\] " "Ignored I/O standard assignment to node \"GPIO_1\[11\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[12\] " "Ignored I/O standard assignment to node \"GPIO_1\[12\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[13\] " "Ignored I/O standard assignment to node \"GPIO_1\[13\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[14\] " "Ignored I/O standard assignment to node \"GPIO_1\[14\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[15\] " "Ignored I/O standard assignment to node \"GPIO_1\[15\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[16\] " "Ignored I/O standard assignment to node \"GPIO_1\[16\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[17\] " "Ignored I/O standard assignment to node \"GPIO_1\[17\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[18\] " "Ignored I/O standard assignment to node \"GPIO_1\[18\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[19\] " "Ignored I/O standard assignment to node \"GPIO_1\[19\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[1\] " "Ignored I/O standard assignment to node \"GPIO_1\[1\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[20\] " "Ignored I/O standard assignment to node \"GPIO_1\[20\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[21\] " "Ignored I/O standard assignment to node \"GPIO_1\[21\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[22\] " "Ignored I/O standard assignment to node \"GPIO_1\[22\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[23\] " "Ignored I/O standard assignment to node \"GPIO_1\[23\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[24\] " "Ignored I/O standard assignment to node \"GPIO_1\[24\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[25\] " "Ignored I/O standard assignment to node \"GPIO_1\[25\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[26\] " "Ignored I/O standard assignment to node \"GPIO_1\[26\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[27\] " "Ignored I/O standard assignment to node \"GPIO_1\[27\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[28\] " "Ignored I/O standard assignment to node \"GPIO_1\[28\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[29\] " "Ignored I/O standard assignment to node \"GPIO_1\[29\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[2\] " "Ignored I/O standard assignment to node \"GPIO_1\[2\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[30\] " "Ignored I/O standard assignment to node \"GPIO_1\[30\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[31\] " "Ignored I/O standard assignment to node \"GPIO_1\[31\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[32\] " "Ignored I/O standard assignment to node \"GPIO_1\[32\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[33\] " "Ignored I/O standard assignment to node \"GPIO_1\[33\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[34\] " "Ignored I/O standard assignment to node \"GPIO_1\[34\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[35\] " "Ignored I/O standard assignment to node \"GPIO_1\[35\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[3\] " "Ignored I/O standard assignment to node \"GPIO_1\[3\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[4\] " "Ignored I/O standard assignment to node \"GPIO_1\[4\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[5\] " "Ignored I/O standard assignment to node \"GPIO_1\[5\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[6\] " "Ignored I/O standard assignment to node \"GPIO_1\[6\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[7\] " "Ignored I/O standard assignment to node \"GPIO_1\[7\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[8\] " "Ignored I/O standard assignment to node \"GPIO_1\[8\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[9\] " "Ignored I/O standard assignment to node \"GPIO_1\[9\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_CONV_USB_N " "Ignored I/O standard assignment to node \"HPS_CONV_USB_N\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_ADDR\[0\] " "Ignored I/O standard assignment to node \"HPS_DDR3_ADDR\[0\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_ADDR\[10\] " "Ignored I/O standard assignment to node \"HPS_DDR3_ADDR\[10\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_ADDR\[11\] " "Ignored I/O standard assignment to node \"HPS_DDR3_ADDR\[11\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_ADDR\[12\] " "Ignored I/O standard assignment to node \"HPS_DDR3_ADDR\[12\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_ADDR\[13\] " "Ignored I/O standard assignment to node \"HPS_DDR3_ADDR\[13\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_ADDR\[14\] " "Ignored I/O standard assignment to node \"HPS_DDR3_ADDR\[14\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_ADDR\[1\] " "Ignored I/O standard assignment to node \"HPS_DDR3_ADDR\[1\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_ADDR\[2\] " "Ignored I/O standard assignment to node \"HPS_DDR3_ADDR\[2\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_ADDR\[3\] " "Ignored I/O standard assignment to node \"HPS_DDR3_ADDR\[3\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_ADDR\[4\] " "Ignored I/O standard assignment to node \"HPS_DDR3_ADDR\[4\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_ADDR\[5\] " "Ignored I/O standard assignment to node \"HPS_DDR3_ADDR\[5\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_ADDR\[6\] " "Ignored I/O standard assignment to node \"HPS_DDR3_ADDR\[6\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_ADDR\[7\] " "Ignored I/O standard assignment to node \"HPS_DDR3_ADDR\[7\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_ADDR\[8\] " "Ignored I/O standard assignment to node \"HPS_DDR3_ADDR\[8\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_ADDR\[9\] " "Ignored I/O standard assignment to node \"HPS_DDR3_ADDR\[9\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_BA\[0\] " "Ignored I/O standard assignment to node \"HPS_DDR3_BA\[0\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_BA\[1\] " "Ignored I/O standard assignment to node \"HPS_DDR3_BA\[1\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_BA\[2\] " "Ignored I/O standard assignment to node \"HPS_DDR3_BA\[2\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_CAS_N " "Ignored I/O standard assignment to node \"HPS_DDR3_CAS_N\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CAS_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_CKE " "Ignored I/O standard assignment to node \"HPS_DDR3_CKE\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CKE" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_CK_N " "Ignored I/O standard assignment to node \"HPS_DDR3_CK_N\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CK_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_CK_P " "Ignored I/O standard assignment to node \"HPS_DDR3_CK_P\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CK_P" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_CS_N " "Ignored I/O standard assignment to node \"HPS_DDR3_CS_N\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CS_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DM\[0\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DM\[0\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DM\[1\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DM\[1\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DM\[2\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DM\[2\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DM\[3\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DM\[3\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQS_N\[0\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQS_N\[0\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQS_N\[1\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQS_N\[1\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQS_N\[2\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQS_N\[2\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQS_N\[3\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQS_N\[3\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQS_P\[0\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQS_P\[0\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQS_P\[1\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQS_P\[1\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQS_P\[2\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQS_P\[2\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQS_P\[3\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQS_P\[3\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[0\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[0\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[10\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[10\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[11\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[11\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[12\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[12\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[13\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[13\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[14\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[14\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[15\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[15\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[16\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[16\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[17\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[17\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[18\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[18\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[19\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[19\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[1\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[1\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[20\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[20\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[21\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[21\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[22\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[22\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[23\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[23\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[24\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[24\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[25\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[25\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[26\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[26\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[27\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[27\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[28\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[28\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[29\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[29\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[2\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[2\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[30\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[30\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[31\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[31\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[3\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[3\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[4\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[4\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[5\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[5\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[6\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[6\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[7\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[7\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[8\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[8\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_DQ\[9\] " "Ignored I/O standard assignment to node \"HPS_DDR3_DQ\[9\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_ODT " "Ignored I/O standard assignment to node \"HPS_DDR3_ODT\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ODT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_RAS_N " "Ignored I/O standard assignment to node \"HPS_DDR3_RAS_N\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RAS_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_RESET_N " "Ignored I/O standard assignment to node \"HPS_DDR3_RESET_N\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RESET_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_RZQ " "Ignored I/O standard assignment to node \"HPS_DDR3_RZQ\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_DDR3_WE_N " "Ignored I/O standard assignment to node \"HPS_DDR3_WE_N\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_WE_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_ENET_GTX_CLK " "Ignored I/O standard assignment to node \"HPS_ENET_GTX_CLK\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_GTX_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_ENET_INT_N " "Ignored I/O standard assignment to node \"HPS_ENET_INT_N\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_ENET_MDC " "Ignored I/O standard assignment to node \"HPS_ENET_MDC\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDC" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_ENET_MDIO " "Ignored I/O standard assignment to node \"HPS_ENET_MDIO\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDIO" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_ENET_RX_CLK " "Ignored I/O standard assignment to node \"HPS_ENET_RX_CLK\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_ENET_RX_DATA\[0\] " "Ignored I/O standard assignment to node \"HPS_ENET_RX_DATA\[0\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_ENET_RX_DATA\[1\] " "Ignored I/O standard assignment to node \"HPS_ENET_RX_DATA\[1\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_ENET_RX_DATA\[2\] " "Ignored I/O standard assignment to node \"HPS_ENET_RX_DATA\[2\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_ENET_RX_DATA\[3\] " "Ignored I/O standard assignment to node \"HPS_ENET_RX_DATA\[3\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_ENET_RX_DV " "Ignored I/O standard assignment to node \"HPS_ENET_RX_DV\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DV" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_ENET_TX_DATA\[0\] " "Ignored I/O standard assignment to node \"HPS_ENET_TX_DATA\[0\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_ENET_TX_DATA\[1\] " "Ignored I/O standard assignment to node \"HPS_ENET_TX_DATA\[1\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_ENET_TX_DATA\[2\] " "Ignored I/O standard assignment to node \"HPS_ENET_TX_DATA\[2\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_ENET_TX_DATA\[3\] " "Ignored I/O standard assignment to node \"HPS_ENET_TX_DATA\[3\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_ENET_TX_EN " "Ignored I/O standard assignment to node \"HPS_ENET_TX_EN\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_EN" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_FLASH_DATA\[0\] " "Ignored I/O standard assignment to node \"HPS_FLASH_DATA\[0\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_FLASH_DATA\[1\] " "Ignored I/O standard assignment to node \"HPS_FLASH_DATA\[1\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_FLASH_DATA\[2\] " "Ignored I/O standard assignment to node \"HPS_FLASH_DATA\[2\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_FLASH_DATA\[3\] " "Ignored I/O standard assignment to node \"HPS_FLASH_DATA\[3\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_FLASH_DCLK " "Ignored I/O standard assignment to node \"HPS_FLASH_DCLK\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_FLASH_NCSO " "Ignored I/O standard assignment to node \"HPS_FLASH_NCSO\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_NCSO" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_GSENSOR_INT " "Ignored I/O standard assignment to node \"HPS_GSENSOR_INT\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_I2C1_SCLK " "Ignored I/O standard assignment to node \"HPS_I2C1_SCLK\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_I2C1_SDAT " "Ignored I/O standard assignment to node \"HPS_I2C1_SDAT\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_I2C2_SCLK " "Ignored I/O standard assignment to node \"HPS_I2C2_SCLK\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C2_SCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_I2C2_SDAT " "Ignored I/O standard assignment to node \"HPS_I2C2_SDAT\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C2_SDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_I2C_CONTROL " "Ignored I/O standard assignment to node \"HPS_I2C_CONTROL\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C_CONTROL" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_KEY " "Ignored I/O standard assignment to node \"HPS_KEY\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_KEY" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_LED " "Ignored I/O standard assignment to node \"HPS_LED\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_LTC_GPIO " "Ignored I/O standard assignment to node \"HPS_LTC_GPIO\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_SD_CLK " "Ignored I/O standard assignment to node \"HPS_SD_CLK\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_SD_CMD " "Ignored I/O standard assignment to node \"HPS_SD_CMD\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_CMD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_SD_DATA\[0\] " "Ignored I/O standard assignment to node \"HPS_SD_DATA\[0\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_SD_DATA\[1\] " "Ignored I/O standard assignment to node \"HPS_SD_DATA\[1\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_SD_DATA\[2\] " "Ignored I/O standard assignment to node \"HPS_SD_DATA\[2\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_SD_DATA\[3\] " "Ignored I/O standard assignment to node \"HPS_SD_DATA\[3\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_SPIM_CLK " "Ignored I/O standard assignment to node \"HPS_SPIM_CLK\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_SPIM_MISO " "Ignored I/O standard assignment to node \"HPS_SPIM_MISO\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_MISO" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_SPIM_MOSI " "Ignored I/O standard assignment to node \"HPS_SPIM_MOSI\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_MOSI" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_SPIM_SS " "Ignored I/O standard assignment to node \"HPS_SPIM_SS\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_UART_RX " "Ignored I/O standard assignment to node \"HPS_UART_RX\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_UART_RX" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_UART_TX " "Ignored I/O standard assignment to node \"HPS_UART_TX\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_UART_TX" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_USB_CLKOUT " "Ignored I/O standard assignment to node \"HPS_USB_CLKOUT\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_CLKOUT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_USB_DATA\[0\] " "Ignored I/O standard assignment to node \"HPS_USB_DATA\[0\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_USB_DATA\[1\] " "Ignored I/O standard assignment to node \"HPS_USB_DATA\[1\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_USB_DATA\[2\] " "Ignored I/O standard assignment to node \"HPS_USB_DATA\[2\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_USB_DATA\[3\] " "Ignored I/O standard assignment to node \"HPS_USB_DATA\[3\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_USB_DATA\[4\] " "Ignored I/O standard assignment to node \"HPS_USB_DATA\[4\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_USB_DATA\[5\] " "Ignored I/O standard assignment to node \"HPS_USB_DATA\[5\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_USB_DATA\[6\] " "Ignored I/O standard assignment to node \"HPS_USB_DATA\[6\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_USB_DATA\[7\] " "Ignored I/O standard assignment to node \"HPS_USB_DATA\[7\]\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_USB_DIR " "Ignored I/O standard assignment to node \"HPS_USB_DIR\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DIR" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_USB_NXT " "Ignored I/O standard assignment to node \"HPS_USB_NXT\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_NXT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HPS_USB_STP " "Ignored I/O standard assignment to node \"HPS_USB_STP\"" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_STP" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449015233010 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1449015233010 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449015233010 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1449015233010 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:31 " "Fitter preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449015233026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1449015253369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449015260381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1449015260413 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1449015293549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:33 " "Fitter placement operations ending: elapsed time is 00:00:33" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449015293549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1449015297732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X45_Y11 X55_Y22 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22" {  } { { "loc" "" { Generic "D:/School/ECE 241/Project0.85/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22"} 45 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1449015323869 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1449015323869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:28 " "Fitter routing operations ending: elapsed time is 00:00:28" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449015337699 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "15.75 " "Total time spent on timing analysis during the Fitter is 15.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1449015348834 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449015349051 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1449015349051 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449015363063 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449015363153 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1449015363153 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449015376249 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:45 " "Fitter post-fit operations ending: elapsed time is 00:00:45" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449015393685 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1449015394726 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADC_CS_N a permanently disabled " "Pin ADC_CS_N has a permanently disabled output enable" {  } { { "d:/programs/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 7 0 0 } } { "d:/programs/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_CS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/School/ECE 241/Project0.85/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449015394844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "d:/programs/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 68 0 0 } } { "d:/programs/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/School/ECE 241/Project0.85/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449015394844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "d:/programs/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 69 0 0 } } { "d:/programs/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/School/ECE 241/Project0.85/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449015394844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "d:/programs/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 70 0 0 } } { "d:/programs/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/School/ECE 241/Project0.85/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449015394844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "d:/programs/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 71 0 0 } } { "d:/programs/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/School/ECE 241/Project0.85/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449015394844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "d:/programs/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 14 0 0 } } { "d:/programs/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/School/ECE 241/Project0.85/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449015394844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "d:/programs/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 15 0 0 } } { "d:/programs/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/School/ECE 241/Project0.85/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449015394844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "d:/programs/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SoC_TV.v" "" { Text "D:/School/ECE 241/Project0.85/DE1_SoC_TV.v" 17 0 0 } } { "d:/programs/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/School/ECE 241/Project0.85/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449015394844 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1449015394844 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/School/ECE 241/Project0.85/DE1_SoC_TV.fit.smsg " "Generated suppressed messages file D:/School/ECE 241/Project0.85/DE1_SoC_TV.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1449015396230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 333 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 333 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2000 " "Peak virtual memory: 2000 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449015400046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 19:16:40 2015 " "Processing ended: Tue Dec 01 19:16:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449015400046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:22 " "Elapsed time: 00:03:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449015400046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:12 " "Total CPU time (on all processors): 00:03:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449015400046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1449015400046 ""}
