{"files":[{"patch":"@@ -303,2 +303,1 @@\n-instruct loadV_partial(vReg dst, vmemA mem, pRegGov pTmp, iRegINoSp tmp1,\n-                       iRegINoSp tmp2, rFlagsReg cr) %{\n+instruct loadV_partial(vReg dst, vmemA mem, pRegGov pTmp, iRegINoSp tmp, rFlagsReg cr) %{\n@@ -308,1 +307,1 @@\n-  effect(TEMP pTmp, TEMP tmp1, TEMP tmp2, KILL cr);\n+  effect(TEMP pTmp, TEMP tmp, KILL cr);\n@@ -310,3 +309,2 @@\n-  format %{ \"mov $tmp1, 0\\n\\t\"\n-            \"mov $tmp2, vector_length\\n\\t\"\n-            \"sve_whilelo $pTmp, $tmp1, $tmp2\\n\\t\"\n+  format %{ \"mov $tmp, vector_length\\n\\t\"\n+            \"sve_whilelo $pTmp, zr, $tmp\\n\\t\"\n@@ -317,2 +315,1 @@\n-    __ mov(as_Register($tmp1$$reg), 0);\n-    __ mov(as_Register($tmp2$$reg), vector_length(this));\n+    __ mov(as_Register($tmp$$reg), vector_length(this));\n@@ -320,1 +317,1 @@\n-                   as_Register($tmp1$$reg), as_Register($tmp2$$reg));\n+                   zr, as_Register($tmp$$reg));\n@@ -329,2 +326,1 @@\n-instruct storeV_partial(vReg src, vmemA mem, pRegGov pTmp, iRegINoSp tmp1,\n-                          iRegINoSp tmp2, rFlagsReg cr) %{\n+instruct storeV_partial(vReg src, vmemA mem, pRegGov pTmp, iRegINoSp tmp, rFlagsReg cr) %{\n@@ -334,1 +330,1 @@\n-  effect(TEMP pTmp, TEMP tmp1, TEMP tmp2, KILL cr);\n+  effect(TEMP pTmp, TEMP tmp, KILL cr);\n@@ -336,3 +332,2 @@\n-  format %{ \"mov $tmp1, 0\\n\\t\"\n-            \"mov $tmp2, vector_length\\n\\t\"\n-            \"sve_whilelo $pTmp, $tmp1, $tmp2\\n\\t\"\n+  format %{ \"mov $tmp, vector_length\\n\\t\"\n+            \"sve_whilelo $pTmp, zr, $tmp\\n\\t\"\n@@ -343,2 +338,1 @@\n-    __ mov(as_Register($tmp1$$reg), 0);\n-    __ mov(as_Register($tmp2$$reg), vector_length(this, $src));\n+    __ mov(as_Register($tmp$$reg), vector_length(this, $src));\n@@ -346,1 +340,1 @@\n-                   as_Register($tmp1$$reg), as_Register($tmp2$$reg));\n+                   zr, as_Register($tmp$$reg));\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_sve.ad","additions":12,"deletions":18,"binary":false,"changes":30,"status":"modified"},{"patch":"@@ -297,2 +297,1 @@\n-instruct loadV_partial(vReg dst, vmemA mem, pRegGov pTmp, iRegINoSp tmp1,\n-                       iRegINoSp tmp2, rFlagsReg cr) %{\n+instruct loadV_partial(vReg dst, vmemA mem, pRegGov pTmp, iRegINoSp tmp, rFlagsReg cr) %{\n@@ -302,1 +301,1 @@\n-  effect(TEMP pTmp, TEMP tmp1, TEMP tmp2, KILL cr);\n+  effect(TEMP pTmp, TEMP tmp, KILL cr);\n@@ -304,3 +303,2 @@\n-  format %{ \"mov $tmp1, 0\\n\\t\"\n-            \"mov $tmp2, vector_length\\n\\t\"\n-            \"sve_whilelo $pTmp, $tmp1, $tmp2\\n\\t\"\n+  format %{ \"mov $tmp, vector_length\\n\\t\"\n+            \"sve_whilelo $pTmp, zr, $tmp\\n\\t\"\n@@ -311,2 +309,1 @@\n-    __ mov(as_Register($tmp1$$reg), 0);\n-    __ mov(as_Register($tmp2$$reg), vector_length(this));\n+    __ mov(as_Register($tmp$$reg), vector_length(this));\n@@ -314,1 +311,1 @@\n-                   as_Register($tmp1$$reg), as_Register($tmp2$$reg));\n+                   zr, as_Register($tmp$$reg));\n@@ -323,2 +320,1 @@\n-instruct storeV_partial(vReg src, vmemA mem, pRegGov pTmp, iRegINoSp tmp1,\n-                          iRegINoSp tmp2, rFlagsReg cr) %{\n+instruct storeV_partial(vReg src, vmemA mem, pRegGov pTmp, iRegINoSp tmp, rFlagsReg cr) %{\n@@ -328,1 +324,1 @@\n-  effect(TEMP pTmp, TEMP tmp1, TEMP tmp2, KILL cr);\n+  effect(TEMP pTmp, TEMP tmp, KILL cr);\n@@ -330,3 +326,2 @@\n-  format %{ \"mov $tmp1, 0\\n\\t\"\n-            \"mov $tmp2, vector_length\\n\\t\"\n-            \"sve_whilelo $pTmp, $tmp1, $tmp2\\n\\t\"\n+  format %{ \"mov $tmp, vector_length\\n\\t\"\n+            \"sve_whilelo $pTmp, zr, $tmp\\n\\t\"\n@@ -337,2 +332,1 @@\n-    __ mov(as_Register($tmp1$$reg), 0);\n-    __ mov(as_Register($tmp2$$reg), vector_length(this, $src));\n+    __ mov(as_Register($tmp$$reg), vector_length(this, $src));\n@@ -340,1 +334,1 @@\n-                   as_Register($tmp1$$reg), as_Register($tmp2$$reg));\n+                   zr, as_Register($tmp$$reg));\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_sve_ad.m4","additions":12,"deletions":18,"binary":false,"changes":30,"status":"modified"}]}