Classic Timing Analyzer report for TA1
Sun Jun 07 18:23:29 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                      ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                             ; To                                                                                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.100 ns                         ; Aexp[4]                                                                                                          ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                       ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.828 ns                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                         ; C[5]                                                                                     ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.236 ns                         ; clock                                                                                                            ; normMain:inst5|Pmain:inst|inst6                                                          ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 95.77 MHz ( period = 10.442 ns ) ; normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[1] ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                  ;                                                                                          ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                             ; To                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 95.77 MHz ( period = 10.442 ns )                    ; normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[1] ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock      ; clock    ; None                        ; None                      ; 1.292 ns                ;
; N/A                                     ; 95.77 MHz ( period = 10.442 ns )                    ; normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[1] ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock      ; clock    ; None                        ; None                      ; 1.292 ns                ;
; N/A                                     ; 95.77 MHz ( period = 10.442 ns )                    ; normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[1] ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock      ; clock    ; None                        ; None                      ; 1.292 ns                ;
; N/A                                     ; 95.77 MHz ( period = 10.442 ns )                    ; normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[1] ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock      ; clock    ; None                        ; None                      ; 1.292 ns                ;
; N/A                                     ; 95.77 MHz ( period = 10.442 ns )                    ; normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[1] ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock      ; clock    ; None                        ; None                      ; 1.292 ns                ;
; N/A                                     ; 95.77 MHz ( period = 10.442 ns )                    ; normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[1] ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock      ; clock    ; None                        ; None                      ; 1.292 ns                ;
; N/A                                     ; 95.77 MHz ( period = 10.442 ns )                    ; normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[1] ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock      ; clock    ; None                        ; None                      ; 1.292 ns                ;
; N/A                                     ; 95.77 MHz ( period = 10.442 ns )                    ; normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[1] ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock      ; clock    ; None                        ; None                      ; 1.292 ns                ;
; N/A                                     ; 95.77 MHz ( period = 10.442 ns )                    ; normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[1] ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock      ; clock    ; None                        ; None                      ; 1.292 ns                ;
; N/A                                     ; 95.77 MHz ( period = 10.442 ns )                    ; normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[1] ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock      ; clock    ; None                        ; None                      ; 1.292 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock      ; clock    ; None                        ; None                      ; 1.221 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock      ; clock    ; None                        ; None                      ; 1.221 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock      ; clock    ; None                        ; None                      ; 1.221 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock      ; clock    ; None                        ; None                      ; 1.221 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock      ; clock    ; None                        ; None                      ; 1.221 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock      ; clock    ; None                        ; None                      ; 1.221 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock      ; clock    ; None                        ; None                      ; 1.221 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock      ; clock    ; None                        ; None                      ; 1.221 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock      ; clock    ; None                        ; None                      ; 1.221 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[0] ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock      ; clock    ; None                        ; None                      ; 1.221 ns                ;
; N/A                                     ; 153.56 MHz ( period = 6.512 ns )                    ; P_UA:inst|UA_mult:inst1|s.S101                                                                                   ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                        ; clock      ; clock    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 163.99 MHz ( period = 6.098 ns )                    ; P_UA:inst|UA_mult:inst1|s.S101                                                                                   ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                        ; clock      ; clock    ; None                        ; None                      ; 2.866 ns                ;
; N/A                                     ; 169.66 MHz ( period = 5.894 ns )                    ; P_UA:inst|UA_mult:inst1|s.S101                                                                                   ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                        ; clock      ; clock    ; None                        ; None                      ; 2.767 ns                ;
; N/A                                     ; 169.66 MHz ( period = 5.894 ns )                    ; P_UA:inst|UA_mult:inst1|s.S101                                                                                   ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                        ; clock      ; clock    ; None                        ; None                      ; 2.767 ns                ;
; N/A                                     ; 169.66 MHz ( period = 5.894 ns )                    ; P_UA:inst|UA_mult:inst1|s.S101                                                                                   ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                        ; clock      ; clock    ; None                        ; None                      ; 2.767 ns                ;
; N/A                                     ; 169.66 MHz ( period = 5.894 ns )                    ; P_UA:inst|UA_mult:inst1|s.S101                                                                                   ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                        ; clock      ; clock    ; None                        ; None                      ; 2.767 ns                ;
; N/A                                     ; 176.93 MHz ( period = 5.652 ns )                    ; P_UA:inst|UA_mult:inst1|s.S110                                                                                   ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                        ; clock      ; clock    ; None                        ; None                      ; 2.633 ns                ;
; N/A                                     ; 177.81 MHz ( period = 5.624 ns )                    ; P_UA:inst|UA_mult:inst1|s.S101                                                                                   ; normMantiss:inst18|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]         ; clock      ; clock    ; None                        ; None                      ; 2.632 ns                ;
; N/A                                     ; 177.81 MHz ( period = 5.624 ns )                    ; P_UA:inst|UA_mult:inst1|s.S101                                                                                   ; normMantiss:inst18|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]         ; clock      ; clock    ; None                        ; None                      ; 2.632 ns                ;
; N/A                                     ; 177.81 MHz ( period = 5.624 ns )                    ; P_UA:inst|UA_mult:inst1|s.S101                                                                                   ; normMantiss:inst18|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]         ; clock      ; clock    ; None                        ; None                      ; 2.632 ns                ;
; N/A                                     ; 177.81 MHz ( period = 5.624 ns )                    ; P_UA:inst|UA_mult:inst1|s.S101                                                                                   ; normMantiss:inst18|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]         ; clock      ; clock    ; None                        ; None                      ; 2.632 ns                ;
; N/A                                     ; 177.81 MHz ( period = 5.624 ns )                    ; P_UA:inst|UA_mult:inst1|s.S101                                                                                   ; normMantiss:inst18|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]         ; clock      ; clock    ; None                        ; None                      ; 2.632 ns                ;
; N/A                                     ; 177.81 MHz ( period = 5.624 ns )                    ; P_UA:inst|UA_mult:inst1|s.S101                                                                                   ; normMantiss:inst18|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]         ; clock      ; clock    ; None                        ; None                      ; 2.632 ns                ;
; N/A                                     ; 190.91 MHz ( period = 5.238 ns )                    ; P_UA:inst|UA_mult:inst1|s.S110                                                                                   ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                        ; clock      ; clock    ; None                        ; None                      ; 2.437 ns                ;
; N/A                                     ; 191.42 MHz ( period = 5.224 ns )                    ; P_UA:inst|UA_mult:inst1|s.S101                                                                                   ; normMantiss:inst18|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]         ; clock      ; clock    ; None                        ; None                      ; 2.426 ns                ;
; N/A                                     ; 191.42 MHz ( period = 5.224 ns )                    ; P_UA:inst|UA_mult:inst1|s.S101                                                                                   ; normMantiss:inst18|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]         ; clock      ; clock    ; None                        ; None                      ; 2.426 ns                ;
; N/A                                     ; 194.70 MHz ( period = 5.136 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                         ; P_UA:inst|UA_mult:inst1|s.S110                                                            ; clock      ; clock    ; None                        ; None                      ; 2.384 ns                ;
; N/A                                     ; 195.01 MHz ( period = 5.128 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                         ; P_UA:inst|UA_mult:inst1|s.S110                                                            ; clock      ; clock    ; None                        ; None                      ; 2.380 ns                ;
; N/A                                     ; 196.77 MHz ( period = 5.082 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                         ; P_UA:inst|UA_mult:inst1|s.S110                                                            ; clock      ; clock    ; None                        ; None                      ; 2.357 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; P_UA:inst|UA_mult:inst1|s.S110                                                                                   ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                        ; clock      ; clock    ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; P_UA:inst|UA_mult:inst1|s.S110                                                                                   ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                        ; clock      ; clock    ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; P_UA:inst|UA_mult:inst1|s.S110                                                                                   ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                        ; clock      ; clock    ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; P_UA:inst|UA_mult:inst1|s.S110                                                                                   ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                        ; clock      ; clock    ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 201.94 MHz ( period = 4.952 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                         ; P_UA:inst|UA_mult:inst1|s.S000                                                            ; clock      ; clock    ; None                        ; None                      ; 2.293 ns                ;
; N/A                                     ; 202.27 MHz ( period = 4.944 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                         ; P_UA:inst|UA_mult:inst1|s.S000                                                            ; clock      ; clock    ; None                        ; None                      ; 2.289 ns                ;
; N/A                                     ; 204.16 MHz ( period = 4.898 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                         ; P_UA:inst|UA_mult:inst1|s.S000                                                            ; clock      ; clock    ; None                        ; None                      ; 2.266 ns                ;
; N/A                                     ; 206.70 MHz ( period = 4.838 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                         ; P_UA:inst|UA_mult:inst1|s.S110                                                            ; clock      ; clock    ; None                        ; None                      ; 2.235 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; P_UA:inst|UA_mult:inst1|s.S110                                                                                   ; normMantiss:inst18|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]         ; clock      ; clock    ; None                        ; None                      ; 2.203 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; P_UA:inst|UA_mult:inst1|s.S110                                                                                   ; normMantiss:inst18|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]         ; clock      ; clock    ; None                        ; None                      ; 2.203 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; P_UA:inst|UA_mult:inst1|s.S110                                                                                   ; normMantiss:inst18|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]         ; clock      ; clock    ; None                        ; None                      ; 2.203 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; P_UA:inst|UA_mult:inst1|s.S110                                                                                   ; normMantiss:inst18|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]         ; clock      ; clock    ; None                        ; None                      ; 2.203 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; P_UA:inst|UA_mult:inst1|s.S110                                                                                   ; normMantiss:inst18|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]         ; clock      ; clock    ; None                        ; None                      ; 2.203 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; P_UA:inst|UA_mult:inst1|s.S110                                                                                   ; normMantiss:inst18|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]         ; clock      ; clock    ; None                        ; None                      ; 2.203 ns                ;
; N/A                                     ; 210.26 MHz ( period = 4.756 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; P_UA:inst|UA_mult:inst1|s.S110                                                            ; clock      ; clock    ; None                        ; None                      ; 2.194 ns                ;
; N/A                                     ; 212.13 MHz ( period = 4.714 ns )                    ; P_UA:inst|UA_mult:inst1|s.S001                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock      ; clock    ; None                        ; None                      ; 2.172 ns                ;
; N/A                                     ; 212.13 MHz ( period = 4.714 ns )                    ; P_UA:inst|UA_mult:inst1|s.S001                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock      ; clock    ; None                        ; None                      ; 2.172 ns                ;
; N/A                                     ; 212.13 MHz ( period = 4.714 ns )                    ; P_UA:inst|UA_mult:inst1|s.S001                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock      ; clock    ; None                        ; None                      ; 2.172 ns                ;
; N/A                                     ; 212.13 MHz ( period = 4.714 ns )                    ; P_UA:inst|UA_mult:inst1|s.S001                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock      ; clock    ; None                        ; None                      ; 2.172 ns                ;
; N/A                                     ; 212.13 MHz ( period = 4.714 ns )                    ; P_UA:inst|UA_mult:inst1|s.S001                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock      ; clock    ; None                        ; None                      ; 2.172 ns                ;
; N/A                                     ; 212.13 MHz ( period = 4.714 ns )                    ; P_UA:inst|UA_mult:inst1|s.S001                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock      ; clock    ; None                        ; None                      ; 2.172 ns                ;
; N/A                                     ; 212.13 MHz ( period = 4.714 ns )                    ; P_UA:inst|UA_mult:inst1|s.S001                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock      ; clock    ; None                        ; None                      ; 2.172 ns                ;
; N/A                                     ; 212.13 MHz ( period = 4.714 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                         ; P_UA:inst|UA_mult:inst1|s.S110                                                            ; clock      ; clock    ; None                        ; None                      ; 2.173 ns                ;
; N/A                                     ; 212.13 MHz ( period = 4.714 ns )                    ; P_UA:inst|UA_mult:inst1|s.S001                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock      ; clock    ; None                        ; None                      ; 2.172 ns                ;
; N/A                                     ; 212.13 MHz ( period = 4.714 ns )                    ; P_UA:inst|UA_mult:inst1|s.S001                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock      ; clock    ; None                        ; None                      ; 2.172 ns                ;
; N/A                                     ; 212.13 MHz ( period = 4.714 ns )                    ; P_UA:inst|UA_mult:inst1|s.S001                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock      ; clock    ; None                        ; None                      ; 2.172 ns                ;
; N/A                                     ; 213.95 MHz ( period = 4.674 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; P_UA:inst|UA_mult:inst1|s.S110                                                            ; clock      ; clock    ; None                        ; None                      ; 2.153 ns                ;
; N/A                                     ; 214.87 MHz ( period = 4.654 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                         ; P_UA:inst|UA_mult:inst1|s.S000                                                            ; clock      ; clock    ; None                        ; None                      ; 2.144 ns                ;
; N/A                                     ; 217.58 MHz ( period = 4.596 ns )                    ; P_UA:inst|UA_mult:inst1|s.S100                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock      ; clock    ; None                        ; None                      ; 2.113 ns                ;
; N/A                                     ; 217.58 MHz ( period = 4.596 ns )                    ; P_UA:inst|UA_mult:inst1|s.S100                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock      ; clock    ; None                        ; None                      ; 2.113 ns                ;
; N/A                                     ; 217.58 MHz ( period = 4.596 ns )                    ; P_UA:inst|UA_mult:inst1|s.S100                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock      ; clock    ; None                        ; None                      ; 2.113 ns                ;
; N/A                                     ; 217.58 MHz ( period = 4.596 ns )                    ; P_UA:inst|UA_mult:inst1|s.S100                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock      ; clock    ; None                        ; None                      ; 2.113 ns                ;
; N/A                                     ; 217.58 MHz ( period = 4.596 ns )                    ; P_UA:inst|UA_mult:inst1|s.S100                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock      ; clock    ; None                        ; None                      ; 2.113 ns                ;
; N/A                                     ; 217.58 MHz ( period = 4.596 ns )                    ; P_UA:inst|UA_mult:inst1|s.S100                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock      ; clock    ; None                        ; None                      ; 2.113 ns                ;
; N/A                                     ; 217.58 MHz ( period = 4.596 ns )                    ; P_UA:inst|UA_mult:inst1|s.S100                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock      ; clock    ; None                        ; None                      ; 2.113 ns                ;
; N/A                                     ; 217.58 MHz ( period = 4.596 ns )                    ; P_UA:inst|UA_mult:inst1|s.S100                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock      ; clock    ; None                        ; None                      ; 2.113 ns                ;
; N/A                                     ; 217.58 MHz ( period = 4.596 ns )                    ; P_UA:inst|UA_mult:inst1|s.S100                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock      ; clock    ; None                        ; None                      ; 2.113 ns                ;
; N/A                                     ; 217.58 MHz ( period = 4.596 ns )                    ; P_UA:inst|UA_mult:inst1|s.S100                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock      ; clock    ; None                        ; None                      ; 2.113 ns                ;
; N/A                                     ; 218.72 MHz ( period = 4.572 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; P_UA:inst|UA_mult:inst1|s.S000                                                            ; clock      ; clock    ; None                        ; None                      ; 2.103 ns                ;
; N/A                                     ; 220.75 MHz ( period = 4.530 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                         ; P_UA:inst|UA_mult:inst1|s.S000                                                            ; clock      ; clock    ; None                        ; None                      ; 2.082 ns                ;
; N/A                                     ; 221.34 MHz ( period = 4.518 ns )                    ; P_UA:inst|UA_mult:inst1|s.S010                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock      ; clock    ; None                        ; None                      ; 2.074 ns                ;
; N/A                                     ; 221.34 MHz ( period = 4.518 ns )                    ; P_UA:inst|UA_mult:inst1|s.S010                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock      ; clock    ; None                        ; None                      ; 2.074 ns                ;
; N/A                                     ; 221.73 MHz ( period = 4.510 ns )                    ; P_UA:inst|UA_mult:inst1|s.S010                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock      ; clock    ; None                        ; None                      ; 2.070 ns                ;
; N/A                                     ; 221.73 MHz ( period = 4.510 ns )                    ; P_UA:inst|UA_mult:inst1|s.S010                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock      ; clock    ; None                        ; None                      ; 2.070 ns                ;
; N/A                                     ; 221.73 MHz ( period = 4.510 ns )                    ; P_UA:inst|UA_mult:inst1|s.S010                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock      ; clock    ; None                        ; None                      ; 2.070 ns                ;
; N/A                                     ; 221.73 MHz ( period = 4.510 ns )                    ; P_UA:inst|UA_mult:inst1|s.S010                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock      ; clock    ; None                        ; None                      ; 2.070 ns                ;
; N/A                                     ; 221.73 MHz ( period = 4.510 ns )                    ; P_UA:inst|UA_mult:inst1|s.S010                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock      ; clock    ; None                        ; None                      ; 2.070 ns                ;
; N/A                                     ; 221.73 MHz ( period = 4.510 ns )                    ; P_UA:inst|UA_mult:inst1|s.S010                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock      ; clock    ; None                        ; None                      ; 2.070 ns                ;
; N/A                                     ; 221.73 MHz ( period = 4.510 ns )                    ; P_UA:inst|UA_mult:inst1|s.S010                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock      ; clock    ; None                        ; None                      ; 2.070 ns                ;
; N/A                                     ; 221.73 MHz ( period = 4.510 ns )                    ; P_UA:inst|UA_mult:inst1|s.S010                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock      ; clock    ; None                        ; None                      ; 2.070 ns                ;
; N/A                                     ; 222.72 MHz ( period = 4.490 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; P_UA:inst|UA_mult:inst1|s.S000                                                            ; clock      ; clock    ; None                        ; None                      ; 2.062 ns                ;
; N/A                                     ; 225.02 MHz ( period = 4.444 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; P_UA:inst|UA_mult:inst1|s.S110                                                            ; clock      ; clock    ; None                        ; None                      ; 2.038 ns                ;
; N/A                                     ; 227.17 MHz ( period = 4.402 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                         ; P_UA:inst|UA_mult:inst1|s.S110                                                            ; clock      ; clock    ; None                        ; None                      ; 2.017 ns                ;
; N/A                                     ; 227.48 MHz ( period = 4.396 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; P_UA:inst|UA_mult:inst1|s.S110                                                            ; clock      ; clock    ; None                        ; None                      ; 2.014 ns                ;
; N/A                                     ; 229.15 MHz ( period = 4.364 ns )                    ; P_UA:inst|UA_mult:inst1|s.S110                                                                                   ; normMantiss:inst18|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]         ; clock      ; clock    ; None                        ; None                      ; 1.997 ns                ;
; N/A                                     ; 229.15 MHz ( period = 4.364 ns )                    ; P_UA:inst|UA_mult:inst1|s.S110                                                                                   ; normMantiss:inst18|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]         ; clock      ; clock    ; None                        ; None                      ; 1.997 ns                ;
; N/A                                     ; 229.36 MHz ( period = 4.360 ns )                    ; normMantiss:inst18|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                ; P_UA:inst|UA_mult:inst1|s.S110                                                            ; clock      ; clock    ; None                        ; None                      ; 1.991 ns                ;
; N/A                                     ; 234.74 MHz ( period = 4.260 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; P_UA:inst|UA_mult:inst1|s.S000                                                            ; clock      ; clock    ; None                        ; None                      ; 1.947 ns                ;
; N/A                                     ; 237.08 MHz ( period = 4.218 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                         ; P_UA:inst|UA_mult:inst1|s.S000                                                            ; clock      ; clock    ; None                        ; None                      ; 1.926 ns                ;
; N/A                                     ; 237.42 MHz ( period = 4.212 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; P_UA:inst|UA_mult:inst1|s.S000                                                            ; clock      ; clock    ; None                        ; None                      ; 1.923 ns                ;
; N/A                                     ; 262.19 MHz ( period = 3.814 ns )                    ; P_UA:inst|UA_mult:inst1|s.S100                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock      ; clock    ; None                        ; None                      ; 1.721 ns                ;
; N/A                                     ; 262.19 MHz ( period = 3.814 ns )                    ; P_UA:inst|UA_mult:inst1|s.S100                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock      ; clock    ; None                        ; None                      ; 1.721 ns                ;
; N/A                                     ; 262.19 MHz ( period = 3.814 ns )                    ; P_UA:inst|UA_mult:inst1|s.S100                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock      ; clock    ; None                        ; None                      ; 1.721 ns                ;
; N/A                                     ; 262.19 MHz ( period = 3.814 ns )                    ; P_UA:inst|UA_mult:inst1|s.S100                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock      ; clock    ; None                        ; None                      ; 1.721 ns                ;
; N/A                                     ; 266.38 MHz ( period = 3.754 ns )                    ; normMantiss:inst18|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                ; P_UA:inst|UA_mult:inst1|s.S000                                                            ; clock      ; clock    ; None                        ; None                      ; 1.689 ns                ;
; N/A                                     ; 290.44 MHz ( period = 3.443 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock      ; clock    ; None                        ; None                      ; 3.259 ns                ;
; N/A                                     ; 296.91 MHz ( period = 3.368 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock      ; clock    ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 298.95 MHz ( period = 3.345 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock      ; clock    ; None                        ; None                      ; 3.161 ns                ;
; N/A                                     ; 299.58 MHz ( period = 3.338 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock      ; clock    ; None                        ; None                      ; 3.154 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock      ; clock    ; None                        ; None                      ; 3.145 ns                ;
; N/A                                     ; 305.81 MHz ( period = 3.270 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock      ; clock    ; None                        ; None                      ; 3.086 ns                ;
; N/A                                     ; 306.47 MHz ( period = 3.263 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock      ; clock    ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 307.31 MHz ( period = 3.254 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock      ; clock    ; None                        ; None                      ; 3.070 ns                ;
; N/A                                     ; 307.41 MHz ( period = 3.253 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock      ; clock    ; None                        ; None                      ; 3.069 ns                ;
; N/A                                     ; 308.64 MHz ( period = 3.240 ns )                    ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                                               ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                        ; clock      ; clock    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 309.89 MHz ( period = 3.227 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock      ; clock    ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 309.89 MHz ( period = 3.227 ns )                    ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                                               ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                        ; clock      ; clock    ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 310.75 MHz ( period = 3.218 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock      ; clock    ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; 312.79 MHz ( period = 3.197 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock      ; clock    ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 314.66 MHz ( period = 3.178 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock      ; clock    ; None                        ; None                      ; 2.994 ns                ;
; N/A                                     ; 315.46 MHz ( period = 3.170 ns )                    ; P_UA:inst|UA_mult:inst1|s.S001                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock      ; clock    ; None                        ; None                      ; 1.399 ns                ;
; N/A                                     ; 315.46 MHz ( period = 3.170 ns )                    ; P_UA:inst|UA_mult:inst1|s.S001                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock      ; clock    ; None                        ; None                      ; 1.399 ns                ;
; N/A                                     ; 315.46 MHz ( period = 3.170 ns )                    ; P_UA:inst|UA_mult:inst1|s.S001                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock      ; clock    ; None                        ; None                      ; 1.399 ns                ;
; N/A                                     ; 315.46 MHz ( period = 3.170 ns )                    ; P_UA:inst|UA_mult:inst1|s.S001                                                                                   ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock      ; clock    ; None                        ; None                      ; 1.399 ns                ;
; N/A                                     ; 318.17 MHz ( period = 3.143 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock      ; clock    ; None                        ; None                      ; 2.959 ns                ;
; N/A                                     ; 319.28 MHz ( period = 3.132 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock      ; clock    ; None                        ; None                      ; 2.948 ns                ;
; N/A                                     ; 319.59 MHz ( period = 3.129 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock      ; clock    ; None                        ; None                      ; 2.945 ns                ;
; N/A                                     ; 320.31 MHz ( period = 3.122 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock      ; clock    ; None                        ; None                      ; 2.938 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock      ; clock    ; None                        ; None                      ; 2.934 ns                ;
; N/A                                     ; 321.13 MHz ( period = 3.114 ns )                    ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                                               ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                        ; clock      ; clock    ; None                        ; None                      ; 2.930 ns                ;
; N/A                                     ; 321.23 MHz ( period = 3.113 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock      ; clock    ; None                        ; None                      ; 2.929 ns                ;
; N/A                                     ; 321.44 MHz ( period = 3.111 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock      ; clock    ; None                        ; None                      ; 2.927 ns                ;
; N/A                                     ; 321.85 MHz ( period = 3.107 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock      ; clock    ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; 324.15 MHz ( period = 3.085 ns )                    ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                                               ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                        ; clock      ; clock    ; None                        ; None                      ; 2.887 ns                ;
; N/A                                     ; 324.36 MHz ( period = 3.083 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock      ; clock    ; None                        ; None                      ; 2.899 ns                ;
; N/A                                     ; 324.89 MHz ( period = 3.078 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock      ; clock    ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 325.73 MHz ( period = 3.070 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock      ; clock    ; None                        ; None                      ; 2.886 ns                ;
; N/A                                     ; 327.12 MHz ( period = 3.057 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock      ; clock    ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 327.55 MHz ( period = 3.053 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock      ; clock    ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 327.76 MHz ( period = 3.051 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock      ; clock    ; None                        ; None                      ; 2.867 ns                ;
; N/A                                     ; 328.08 MHz ( period = 3.048 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock      ; clock    ; None                        ; None                      ; 2.864 ns                ;
; N/A                                     ; 328.41 MHz ( period = 3.045 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock      ; clock    ; None                        ; None                      ; 2.861 ns                ;
; N/A                                     ; 328.52 MHz ( period = 3.044 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock      ; clock    ; None                        ; None                      ; 2.860 ns                ;
; N/A                                     ; 329.16 MHz ( period = 3.038 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock      ; clock    ; None                        ; None                      ; 2.854 ns                ;
; N/A                                     ; 329.27 MHz ( period = 3.037 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock      ; clock    ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; 330.36 MHz ( period = 3.027 ns )                    ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                                               ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                        ; clock      ; clock    ; None                        ; None                      ; 2.843 ns                ;
; N/A                                     ; 331.90 MHz ( period = 3.013 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock      ; clock    ; None                        ; None                      ; 2.829 ns                ;
; N/A                                     ; 332.56 MHz ( period = 3.007 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock      ; clock    ; None                        ; None                      ; 2.823 ns                ;
; N/A                                     ; 332.56 MHz ( period = 3.007 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock      ; clock    ; None                        ; None                      ; 2.823 ns                ;
; N/A                                     ; 332.89 MHz ( period = 3.004 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock      ; clock    ; None                        ; None                      ; 2.820 ns                ;
; N/A                                     ; 333.11 MHz ( period = 3.002 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock      ; clock    ; None                        ; None                      ; 2.818 ns                ;
; N/A                                     ; 333.67 MHz ( period = 2.997 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock      ; clock    ; None                        ; None                      ; 2.813 ns                ;
; N/A                                     ; 334.00 MHz ( period = 2.994 ns )                    ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                                               ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                        ; clock      ; clock    ; None                        ; None                      ; 2.796 ns                ;
; N/A                                     ; 334.78 MHz ( period = 2.987 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock      ; clock    ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; 335.57 MHz ( period = 2.980 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock      ; clock    ; None                        ; None                      ; 2.796 ns                ;
; N/A                                     ; 337.15 MHz ( period = 2.966 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock      ; clock    ; None                        ; None                      ; 2.782 ns                ;
; N/A                                     ; 337.38 MHz ( period = 2.964 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; 338.98 MHz ( period = 2.950 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock      ; clock    ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; 339.10 MHz ( period = 2.949 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock      ; clock    ; None                        ; None                      ; 2.765 ns                ;
; N/A                                     ; 340.60 MHz ( period = 2.936 ns )                    ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                                               ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                        ; clock      ; clock    ; None                        ; None                      ; 2.752 ns                ;
; N/A                                     ; 342.94 MHz ( period = 2.916 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock      ; clock    ; None                        ; None                      ; 2.732 ns                ;
; N/A                                     ; 343.05 MHz ( period = 2.915 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock      ; clock    ; None                        ; None                      ; 2.731 ns                ;
; N/A                                     ; 344.35 MHz ( period = 2.904 ns )                    ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                                               ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                        ; clock      ; clock    ; None                        ; None                      ; 2.717 ns                ;
; N/A                                     ; 346.26 MHz ( period = 2.888 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock      ; clock    ; None                        ; None                      ; 2.704 ns                ;
; N/A                                     ; 346.62 MHz ( period = 2.885 ns )                    ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                                               ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                        ; clock      ; clock    ; None                        ; None                      ; 2.715 ns                ;
; N/A                                     ; 350.63 MHz ( period = 2.852 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock      ; clock    ; None                        ; None                      ; 2.668 ns                ;
; N/A                                     ; 352.24 MHz ( period = 2.839 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock      ; clock    ; None                        ; None                      ; 2.655 ns                ;
; N/A                                     ; 353.23 MHz ( period = 2.831 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock      ; clock    ; None                        ; None                      ; 2.647 ns                ;
; N/A                                     ; 354.23 MHz ( period = 2.823 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock      ; clock    ; None                        ; None                      ; 2.639 ns                ;
; N/A                                     ; 355.49 MHz ( period = 2.813 ns )                    ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                                               ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                        ; clock      ; clock    ; None                        ; None                      ; 2.626 ns                ;
; N/A                                     ; 362.84 MHz ( period = 2.756 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock      ; clock    ; None                        ; None                      ; 2.572 ns                ;
; N/A                                     ; 363.77 MHz ( period = 2.749 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock      ; clock    ; None                        ; None                      ; 2.565 ns                ;
; N/A                                     ; 364.17 MHz ( period = 2.746 ns )                    ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                                               ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                        ; clock      ; clock    ; None                        ; None                      ; 2.562 ns                ;
; N/A                                     ; 364.30 MHz ( period = 2.745 ns )                    ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                                               ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                        ; clock      ; clock    ; None                        ; None                      ; 2.561 ns                ;
; N/A                                     ; 372.72 MHz ( period = 2.683 ns )                    ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                                               ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                        ; clock      ; clock    ; None                        ; None                      ; 2.499 ns                ;
; N/A                                     ; 373.55 MHz ( period = 2.677 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock      ; clock    ; None                        ; None                      ; 2.493 ns                ;
; N/A                                     ; 375.80 MHz ( period = 2.661 ns )                    ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                                               ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                        ; clock      ; clock    ; None                        ; None                      ; 2.480 ns                ;
; N/A                                     ; 376.36 MHz ( period = 2.657 ns )                    ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                                               ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                        ; clock      ; clock    ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; 377.22 MHz ( period = 2.651 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock      ; clock    ; None                        ; None                      ; 2.467 ns                ;
; N/A                                     ; 378.50 MHz ( period = 2.642 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock      ; clock    ; None                        ; None                      ; 2.458 ns                ;
; N/A                                     ; 380.52 MHz ( period = 2.628 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock      ; clock    ; None                        ; None                      ; 2.444 ns                ;
; N/A                                     ; 381.83 MHz ( period = 2.619 ns )                    ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                                               ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                        ; clock      ; clock    ; None                        ; None                      ; 2.435 ns                ;
; N/A                                     ; 383.14 MHz ( period = 2.610 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock      ; clock    ; None                        ; None                      ; 2.426 ns                ;
; N/A                                     ; 385.51 MHz ( period = 2.594 ns )                    ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                                               ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                        ; clock      ; clock    ; None                        ; None                      ; 2.410 ns                ;
; N/A                                     ; 389.71 MHz ( period = 2.566 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock      ; clock    ; None                        ; None                      ; 2.382 ns                ;
; N/A                                     ; 393.39 MHz ( period = 2.542 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock      ; clock    ; None                        ; None                      ; 2.358 ns                ;
; N/A                                     ; 395.10 MHz ( period = 2.531 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock      ; clock    ; None                        ; None                      ; 2.347 ns                ;
; N/A                                     ; 401.28 MHz ( period = 2.492 ns )                    ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                                               ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                        ; clock      ; clock    ; None                        ; None                      ; 2.308 ns                ;
; N/A                                     ; 401.45 MHz ( period = 2.491 ns )                    ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                                               ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                        ; clock      ; clock    ; None                        ; None                      ; 2.307 ns                ;
; N/A                                     ; 402.09 MHz ( period = 2.487 ns )                    ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                                               ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                        ; clock      ; clock    ; None                        ; None                      ; 2.292 ns                ;
; N/A                                     ; 403.88 MHz ( period = 2.476 ns )                    ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                                               ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                        ; clock      ; clock    ; None                        ; None                      ; 2.289 ns                ;
; N/A                                     ; 406.17 MHz ( period = 2.462 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock      ; clock    ; None                        ; None                      ; 2.278 ns                ;
; N/A                                     ; 409.00 MHz ( period = 2.445 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock      ; clock    ; None                        ; None                      ; 2.261 ns                ;
; N/A                                     ; 409.84 MHz ( period = 2.440 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; P_UA:inst|UA_mult:inst1|s.S011                                                            ; clock      ; clock    ; None                        ; None                      ; 1.038 ns                ;
; N/A                                     ; 411.35 MHz ( period = 2.431 ns )                    ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                                               ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                        ; clock      ; clock    ; None                        ; None                      ; 2.247 ns                ;
; N/A                                     ; 411.86 MHz ( period = 2.428 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock      ; clock    ; None                        ; None                      ; 2.244 ns                ;
; N/A                                     ; 412.03 MHz ( period = 2.427 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock      ; clock    ; None                        ; None                      ; 2.243 ns                ;
; N/A                                     ; 413.05 MHz ( period = 2.421 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock      ; clock    ; None                        ; None                      ; 2.237 ns                ;
; N/A                                     ; 413.22 MHz ( period = 2.420 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock      ; clock    ; None                        ; None                      ; 2.236 ns                ;
; N/A                                     ; 414.42 MHz ( period = 2.413 ns )                    ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                                               ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                        ; clock      ; clock    ; None                        ; None                      ; 2.229 ns                ;
; N/A                                     ; 415.28 MHz ( period = 2.408 ns )                    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                         ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock      ; clock    ; None                        ; None                      ; 2.224 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                  ;                                                                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                ;
+-------+--------------+------------+---------+-------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                                                                                        ; To Clock ;
+-------+--------------+------------+---------+-------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 6.100 ns   ; Aexp[4] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                        ; clock    ;
; N/A   ; None         ; 5.905 ns   ; Aexp[4] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                        ; clock    ;
; N/A   ; None         ; 5.905 ns   ; Bexp[4] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                        ; clock    ;
; N/A   ; None         ; 5.769 ns   ; B[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A   ; None         ; 5.754 ns   ; A[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A   ; None         ; 5.710 ns   ; Bexp[4] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                        ; clock    ;
; N/A   ; None         ; 5.694 ns   ; B[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A   ; None         ; 5.679 ns   ; A[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A   ; None         ; 5.678 ns   ; A[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A   ; None         ; 5.605 ns   ; Aexp[4] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                        ; clock    ;
; N/A   ; None         ; 5.603 ns   ; A[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A   ; None         ; 5.600 ns   ; A[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A   ; None         ; 5.575 ns   ; Bexp[0] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                        ; clock    ;
; N/A   ; None         ; 5.553 ns   ; B[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A   ; None         ; 5.544 ns   ; A[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A   ; None         ; 5.542 ns   ; B[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A   ; None         ; 5.538 ns   ; A[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A   ; None         ; 5.527 ns   ; A[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A   ; None         ; 5.525 ns   ; A[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A   ; None         ; 5.524 ns   ; B[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A   ; None         ; 5.483 ns   ; Bexp[2] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                        ; clock    ;
; N/A   ; None         ; 5.475 ns   ; B[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A   ; None         ; 5.469 ns   ; A[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A   ; None         ; 5.469 ns   ; B[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A   ; None         ; 5.462 ns   ; A[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A   ; None         ; 5.460 ns   ; A[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A   ; None         ; 5.454 ns   ; A[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A   ; None         ; 5.451 ns   ; A[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A   ; None         ; 5.449 ns   ; Aexp[1] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                        ; clock    ;
; N/A   ; None         ; 5.446 ns   ; A[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A   ; None         ; 5.444 ns   ; B[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A   ; None         ; 5.428 ns   ; B[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A   ; None         ; 5.413 ns   ; A[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A   ; None         ; 5.411 ns   ; B[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A   ; None         ; 5.410 ns   ; Bexp[4] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                        ; clock    ;
; N/A   ; None         ; 5.396 ns   ; A[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A   ; None         ; 5.388 ns   ; Bexp[3] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                        ; clock    ;
; N/A   ; None         ; 5.384 ns   ; A[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A   ; None         ; 5.384 ns   ; A[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A   ; None         ; 5.380 ns   ; Bexp[0] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                        ; clock    ;
; N/A   ; None         ; 5.378 ns   ; A[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A   ; None         ; 5.374 ns   ; B[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A   ; None         ; 5.374 ns   ; A[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A   ; None         ; 5.373 ns   ; A[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A   ; None         ; 5.369 ns   ; B[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A   ; None         ; 5.341 ns   ; Aexp[0] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                        ; clock    ;
; N/A   ; None         ; 5.337 ns   ; A[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A   ; None         ; 5.335 ns   ; B[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A   ; None         ; 5.332 ns   ; B[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A   ; None         ; 5.328 ns   ; A[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A   ; None         ; 5.322 ns   ; A[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A   ; None         ; 5.309 ns   ; Aexp[3] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                        ; clock    ;
; N/A   ; None         ; 5.306 ns   ; A[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A   ; None         ; 5.305 ns   ; A[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A   ; None         ; 5.300 ns   ; A[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A   ; None         ; 5.299 ns   ; B[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A   ; None         ; 5.298 ns   ; A[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A   ; None         ; 5.297 ns   ; Aexp[4] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                        ; clock    ;
; N/A   ; None         ; 5.272 ns   ; Bexp[2] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                        ; clock    ;
; N/A   ; None         ; 5.260 ns   ; B[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A   ; None         ; 5.259 ns   ; A[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A   ; None         ; 5.254 ns   ; Aexp[1] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                        ; clock    ;
; N/A   ; None         ; 5.254 ns   ; A[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A   ; None         ; 5.250 ns   ; A[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A   ; None         ; 5.249 ns   ; A[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A   ; None         ; 5.230 ns   ; A[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A   ; None         ; 5.228 ns   ; B[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A   ; None         ; 5.220 ns   ; B[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A   ; None         ; 5.217 ns   ; B[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A   ; None         ; 5.208 ns   ; Aexp[4] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                        ; clock    ;
; N/A   ; None         ; 5.203 ns   ; Bexp[1] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                        ; clock    ;
; N/A   ; None         ; 5.182 ns   ; A[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A   ; None         ; 5.179 ns   ; A[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A   ; None         ; 5.177 ns   ; Bexp[3] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                        ; clock    ;
; N/A   ; None         ; 5.165 ns   ; A[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A   ; None         ; 5.158 ns   ; B[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A   ; None         ; 5.150 ns   ; B[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A   ; None         ; 5.146 ns   ; Aexp[0] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                        ; clock    ;
; N/A   ; None         ; 5.144 ns   ; B[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A   ; None         ; 5.142 ns   ; A[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A   ; None         ; 5.128 ns   ; B[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A   ; None         ; 5.119 ns   ; B[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A   ; None         ; 5.108 ns   ; B[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A   ; None         ; 5.103 ns   ; B[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A   ; None         ; 5.102 ns   ; Bexp[4] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                        ; clock    ;
; N/A   ; None         ; 5.098 ns   ; Aexp[3] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                        ; clock    ;
; N/A   ; None         ; 5.096 ns   ; B[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A   ; None         ; 5.089 ns   ; A[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A   ; None         ; 5.080 ns   ; Bexp[0] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                        ; clock    ;
; N/A   ; None         ; 5.067 ns   ; A[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A   ; None         ; 5.059 ns   ; A[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A   ; None         ; 5.042 ns   ; Aexp[4] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                        ; clock    ;
; N/A   ; None         ; 5.042 ns   ; B[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A   ; None         ; 5.041 ns   ; B[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A   ; None         ; 5.035 ns   ; B[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A   ; None         ; 5.028 ns   ; B[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A   ; None         ; 5.013 ns   ; Bexp[4] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                        ; clock    ;
; N/A   ; None         ; 5.009 ns   ; B[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A   ; None         ; 5.007 ns   ; B[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A   ; None         ; 5.004 ns   ; Bexp[1] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                        ; clock    ;
; N/A   ; None         ; 4.994 ns   ; B[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A   ; None         ; 4.988 ns   ; Bexp[2] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                        ; clock    ;
; N/A   ; None         ; 4.985 ns   ; B[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A   ; None         ; 4.977 ns   ; B[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A   ; None         ; 4.976 ns   ; A[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A   ; None         ; 4.970 ns   ; A[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A   ; None         ; 4.967 ns   ; B[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A   ; None         ; 4.954 ns   ; Aexp[1] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                        ; clock    ;
; N/A   ; None         ; 4.940 ns   ; A[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A   ; None         ; 4.912 ns   ; A[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A   ; None         ; 4.895 ns   ; Aexp[2] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                        ; clock    ;
; N/A   ; None         ; 4.893 ns   ; Bexp[3] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                        ; clock    ;
; N/A   ; None         ; 4.857 ns   ; A[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A   ; None         ; 4.846 ns   ; Aexp[0] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                        ; clock    ;
; N/A   ; None         ; 4.845 ns   ; Bexp[4] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                        ; clock    ;
; N/A   ; None         ; 4.826 ns   ; B[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A   ; None         ; 4.823 ns   ; B[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A   ; None         ; 4.814 ns   ; Aexp[3] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                        ; clock    ;
; N/A   ; None         ; 4.796 ns   ; B[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A   ; None         ; 4.772 ns   ; Bexp[0] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                        ; clock    ;
; N/A   ; None         ; 4.720 ns   ; B[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A   ; None         ; 4.714 ns   ; B[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A   ; None         ; 4.711 ns   ; A[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A   ; None         ; 4.708 ns   ; Bexp[1] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                        ; clock    ;
; N/A   ; None         ; 4.687 ns   ; B[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A   ; None         ; 4.684 ns   ; Aexp[2] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                        ; clock    ;
; N/A   ; None         ; 4.683 ns   ; Bexp[0] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                        ; clock    ;
; N/A   ; None         ; 4.677 ns   ; B[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A   ; None         ; 4.656 ns   ; B[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A   ; None         ; 4.648 ns   ; B[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A   ; None         ; 4.646 ns   ; Aexp[1] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                        ; clock    ;
; N/A   ; None         ; 4.643 ns   ; A[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A   ; None         ; 4.618 ns   ; A[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A   ; None         ; 4.557 ns   ; Aexp[1] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                        ; clock    ;
; N/A   ; None         ; 4.541 ns   ; B[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A   ; None         ; 4.538 ns   ; Aexp[0] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                        ; clock    ;
; N/A   ; None         ; 4.503 ns   ; Bexp[0] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                        ; clock    ;
; N/A   ; None         ; 4.473 ns   ; B[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A   ; None         ; 4.449 ns   ; Aexp[0] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                        ; clock    ;
; N/A   ; None         ; 4.404 ns   ; A[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A   ; None         ; 4.400 ns   ; Aexp[2] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                        ; clock    ;
; N/A   ; None         ; 4.396 ns   ; Bexp[1] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                        ; clock    ;
; N/A   ; None         ; 4.355 ns   ; B[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A   ; None         ; 4.333 ns   ; Bexp[2] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                        ; clock    ;
; N/A   ; None         ; 4.307 ns   ; Bexp[1] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                        ; clock    ;
; N/A   ; None         ; 4.275 ns   ; Aexp[0] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                        ; clock    ;
; N/A   ; None         ; 4.141 ns   ; B[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A   ; None         ; 4.057 ns   ; B[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock    ;
; N/A   ; None         ; 4.057 ns   ; B[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock    ;
; N/A   ; None         ; 4.040 ns   ; Bexp[2] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                        ; clock    ;
; N/A   ; None         ; 4.003 ns   ; Aexp[1] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                        ; clock    ;
; N/A   ; None         ; 4.002 ns   ; A[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock    ;
; N/A   ; None         ; 4.002 ns   ; A[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock    ;
; N/A   ; None         ; 3.973 ns   ; Bexp[3] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                        ; clock    ;
; N/A   ; None         ; 3.927 ns   ; Bexp[3] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                        ; clock    ;
; N/A   ; None         ; 3.901 ns   ; Aexp[3] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                        ; clock    ;
; N/A   ; None         ; 3.898 ns   ; Bexp[2] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                        ; clock    ;
; N/A   ; None         ; 3.896 ns   ; B[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock    ;
; N/A   ; None         ; 3.855 ns   ; Aexp[3] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                        ; clock    ;
; N/A   ; None         ; 3.831 ns   ; Bexp[3] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                        ; clock    ;
; N/A   ; None         ; 3.760 ns   ; Bexp[1] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                        ; clock    ;
; N/A   ; None         ; 3.759 ns   ; Aexp[3] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                        ; clock    ;
; N/A   ; None         ; 3.739 ns   ; Aexp[2] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                        ; clock    ;
; N/A   ; None         ; 3.657 ns   ; A[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock    ;
; N/A   ; None         ; 3.642 ns   ; A[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock    ;
; N/A   ; None         ; 3.472 ns   ; A[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock    ;
; N/A   ; None         ; 3.460 ns   ; A[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock    ;
; N/A   ; None         ; 3.452 ns   ; Aexp[2] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                        ; clock    ;
; N/A   ; None         ; 3.429 ns   ; B[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock    ;
; N/A   ; None         ; 3.310 ns   ; Aexp[2] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                        ; clock    ;
; N/A   ; None         ; 3.305 ns   ; A[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock    ;
; N/A   ; None         ; 3.258 ns   ; B[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock    ;
; N/A   ; None         ; 3.184 ns   ; B[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock    ;
; N/A   ; None         ; 3.038 ns   ; A[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock    ;
; N/A   ; None         ; 2.972 ns   ; B[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock    ;
; N/A   ; None         ; 2.853 ns   ; B[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock    ;
; N/A   ; None         ; 2.347 ns   ; clock   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A   ; None         ; 2.347 ns   ; clock   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A   ; None         ; 2.183 ns   ; clock   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A   ; None         ; 2.155 ns   ; clock   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A   ; None         ; 2.153 ns   ; clock   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A   ; None         ; 2.150 ns   ; clock   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A   ; None         ; 2.150 ns   ; clock   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A   ; None         ; 2.145 ns   ; clock   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A   ; None         ; 2.114 ns   ; clock   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A   ; None         ; 2.114 ns   ; clock   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A   ; None         ; 0.301 ns   ; start   ; P_UA:inst|UA_mult:inst1|s.S001                                                            ; clock    ;
; N/A   ; None         ; 0.301 ns   ; start   ; P_UA:inst|UA_mult:inst1|s.S000                                                            ; clock    ;
; N/A   ; None         ; 0.003 ns   ; clock   ; normMain:inst5|Pmain:inst|inst6                                                           ; clock    ;
+-------+--------------+------------+---------+-------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                  ;
+-------+--------------+------------+------------------------------------------------------------------------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                     ; To       ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------------+----------+------------+
; N/A   ; None         ; 7.828 ns   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] ; C[5]     ; clock      ;
; N/A   ; None         ; 7.714 ns   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; C[5]     ; clock      ;
; N/A   ; None         ; 7.690 ns   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] ; C[7]     ; clock      ;
; N/A   ; None         ; 7.672 ns   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; C[7]     ; clock      ;
; N/A   ; None         ; 7.579 ns   ; normMantiss:inst18|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]        ; C[7]     ; clock      ;
; N/A   ; None         ; 7.203 ns   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] ; C[6]     ; clock      ;
; N/A   ; None         ; 7.102 ns   ; normMantiss:inst18|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]        ; C[5]     ; clock      ;
; N/A   ; None         ; 7.089 ns   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; C[6]     ; clock      ;
; N/A   ; None         ; 7.014 ns   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; C[3]     ; clock      ;
; N/A   ; None         ; 7.000 ns   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; C[1]     ; clock      ;
; N/A   ; None         ; 6.983 ns   ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                       ; Cexp[1]  ; clock      ;
; N/A   ; None         ; 6.967 ns   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] ; C[3]     ; clock      ;
; N/A   ; None         ; 6.960 ns   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] ; C[4]     ; clock      ;
; N/A   ; None         ; 6.952 ns   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] ; C[1]     ; clock      ;
; N/A   ; None         ; 6.854 ns   ; normMantiss:inst18|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]        ; C[6]     ; clock      ;
; N/A   ; None         ; 6.849 ns   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; C[4]     ; clock      ;
; N/A   ; None         ; 6.843 ns   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; C[2]     ; clock      ;
; N/A   ; None         ; 6.795 ns   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] ; C[2]     ; clock      ;
; N/A   ; None         ; 6.764 ns   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; C[8]     ; clock      ;
; N/A   ; None         ; 6.761 ns   ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                       ; Cexp[1]  ; clock      ;
; N/A   ; None         ; 6.756 ns   ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                       ; Cexp[2]  ; clock      ;
; N/A   ; None         ; 6.737 ns   ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                       ; Cexp[3]  ; clock      ;
; N/A   ; None         ; 6.666 ns   ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                       ; Cexp[0]  ; clock      ;
; N/A   ; None         ; 6.609 ns   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; C[0]     ; clock      ;
; N/A   ; None         ; 6.578 ns   ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                       ; Cexp[2]  ; clock      ;
; N/A   ; None         ; 6.573 ns   ; normMantiss:inst18|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]        ; C[3]     ; clock      ;
; N/A   ; None         ; 6.573 ns   ; P_UA:inst|UA_mult:inst1|s.S101                                                           ; ST_NORM  ; clock      ;
; N/A   ; None         ; 6.557 ns   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] ; C[8]     ; clock      ;
; N/A   ; None         ; 6.496 ns   ; P_UA:inst|UA_mult:inst1|s.S001                                                           ; Load     ; clock      ;
; N/A   ; None         ; 6.445 ns   ; normMantiss:inst18|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]        ; C[2]     ; clock      ;
; N/A   ; None         ; 6.379 ns   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] ; C[0]     ; clock      ;
; N/A   ; None         ; 6.361 ns   ; normMantiss:inst18|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]        ; C[0]     ; clock      ;
; N/A   ; None         ; 6.300 ns   ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                       ; Cexp[0]  ; clock      ;
; N/A   ; None         ; 6.254 ns   ; P_UA:inst|UA_mult:inst1|s.S100                                                           ; Shift    ; clock      ;
; N/A   ; None         ; 6.234 ns   ; normMantiss:inst18|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]        ; C[4]     ; clock      ;
; N/A   ; None         ; 6.228 ns   ; normMantiss:inst18|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]        ; C[1]     ; clock      ;
; N/A   ; None         ; 6.001 ns   ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                       ; Cexp[3]  ; clock      ;
; N/A   ; None         ; 5.768 ns   ; P_UA:inst|UA_mult:inst1|s.S110                                                           ; NORM_GEN ; clock      ;
; N/A   ; None         ; 5.759 ns   ; P_UA:inst|UA_mult:inst1|s.S000                                                           ; Done     ; clock      ;
; N/A   ; None         ; 5.755 ns   ; P_UA:inst|UA_mult:inst1|s.S010                                                           ; Add      ; clock      ;
; N/A   ; None         ; 5.683 ns   ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                       ; Cexp[4]  ; clock      ;
+-------+--------------+------------+------------------------------------------------------------------------------------------+----------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                       ;
+---------------+-------------+-----------+---------+-------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                                                                                        ; To Clock ;
+---------------+-------------+-----------+---------+-------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.236 ns  ; clock   ; normMain:inst5|Pmain:inst|inst6                                                           ; clock    ;
; N/A           ; None        ; -0.062 ns ; start   ; P_UA:inst|UA_mult:inst1|s.S001                                                            ; clock    ;
; N/A           ; None        ; -0.062 ns ; start   ; P_UA:inst|UA_mult:inst1|s.S000                                                            ; clock    ;
; N/A           ; None        ; -1.539 ns ; clock   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A           ; None        ; -1.540 ns ; clock   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A           ; None        ; -1.544 ns ; clock   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A           ; None        ; -1.747 ns ; clock   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A           ; None        ; -1.751 ns ; clock   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A           ; None        ; -1.752 ns ; clock   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A           ; None        ; -1.906 ns ; clock   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A           ; None        ; -1.907 ns ; clock   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A           ; None        ; -1.907 ns ; clock   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A           ; None        ; -1.914 ns ; clock   ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A           ; None        ; -2.614 ns ; B[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock    ;
; N/A           ; None        ; -2.733 ns ; B[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock    ;
; N/A           ; None        ; -2.799 ns ; A[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock    ;
; N/A           ; None        ; -2.945 ns ; B[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock    ;
; N/A           ; None        ; -3.019 ns ; B[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock    ;
; N/A           ; None        ; -3.066 ns ; A[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock    ;
; N/A           ; None        ; -3.071 ns ; Aexp[2] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                        ; clock    ;
; N/A           ; None        ; -3.167 ns ; Aexp[2] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                        ; clock    ;
; N/A           ; None        ; -3.190 ns ; B[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock    ;
; N/A           ; None        ; -3.213 ns ; Aexp[2] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                        ; clock    ;
; N/A           ; None        ; -3.221 ns ; A[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock    ;
; N/A           ; None        ; -3.233 ns ; A[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock    ;
; N/A           ; None        ; -3.280 ns ; B[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock    ;
; N/A           ; None        ; -3.379 ns ; Bexp[1] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                        ; clock    ;
; N/A           ; None        ; -3.403 ns ; A[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock    ;
; N/A           ; None        ; -3.418 ns ; A[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock    ;
; N/A           ; None        ; -3.475 ns ; Aexp[2] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                        ; clock    ;
; N/A           ; None        ; -3.475 ns ; Bexp[1] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                        ; clock    ;
; N/A           ; None        ; -3.486 ns ; Aexp[0] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                        ; clock    ;
; N/A           ; None        ; -3.520 ns ; Aexp[3] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                        ; clock    ;
; N/A           ; None        ; -3.521 ns ; Bexp[1] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                        ; clock    ;
; N/A           ; None        ; -3.582 ns ; Aexp[0] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                        ; clock    ;
; N/A           ; None        ; -3.592 ns ; Bexp[3] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                        ; clock    ;
; N/A           ; None        ; -3.616 ns ; Aexp[3] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                        ; clock    ;
; N/A           ; None        ; -3.622 ns ; Aexp[1] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                        ; clock    ;
; N/A           ; None        ; -3.625 ns ; B[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock    ;
; N/A           ; None        ; -3.625 ns ; B[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock    ;
; N/A           ; None        ; -3.626 ns ; Bexp[4] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                        ; clock    ;
; N/A           ; None        ; -3.628 ns ; Aexp[0] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                        ; clock    ;
; N/A           ; None        ; -3.645 ns ; A[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A           ; None        ; -3.659 ns ; Bexp[2] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                        ; clock    ;
; N/A           ; None        ; -3.662 ns ; Aexp[3] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                        ; clock    ;
; N/A           ; None        ; -3.688 ns ; Bexp[3] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                        ; clock    ;
; N/A           ; None        ; -3.708 ns ; A[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A           ; None        ; -3.713 ns ; A[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A           ; None        ; -3.718 ns ; Aexp[1] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                        ; clock    ;
; N/A           ; None        ; -3.720 ns ; Bexp[0] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                        ; clock    ;
; N/A           ; None        ; -3.722 ns ; Bexp[4] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                        ; clock    ;
; N/A           ; None        ; -3.734 ns ; Bexp[3] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                        ; clock    ;
; N/A           ; None        ; -3.749 ns ; A[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A           ; None        ; -3.755 ns ; Bexp[2] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                        ; clock    ;
; N/A           ; None        ; -3.755 ns ; A[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A           ; None        ; -3.763 ns ; A[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock    ;
; N/A           ; None        ; -3.763 ns ; A[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock    ;
; N/A           ; None        ; -3.764 ns ; Aexp[1] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                        ; clock    ;
; N/A           ; None        ; -3.768 ns ; Bexp[4] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                        ; clock    ;
; N/A           ; None        ; -3.772 ns ; A[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A           ; None        ; -3.775 ns ; Aexp[2] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                        ; clock    ;
; N/A           ; None        ; -3.783 ns ; Bexp[1] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                        ; clock    ;
; N/A           ; None        ; -3.801 ns ; Bexp[2] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                        ; clock    ;
; N/A           ; None        ; -3.815 ns ; Aexp[4] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                        ; clock    ;
; N/A           ; None        ; -3.816 ns ; Bexp[0] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                        ; clock    ;
; N/A           ; None        ; -3.820 ns ; B[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A           ; None        ; -3.821 ns ; B[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A           ; None        ; -3.822 ns ; A[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A           ; None        ; -3.859 ns ; A[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A           ; None        ; -3.862 ns ; Bexp[0] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                        ; clock    ;
; N/A           ; None        ; -3.890 ns ; Aexp[0] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                        ; clock    ;
; N/A           ; None        ; -3.902 ns ; B[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A           ; None        ; -3.911 ns ; Aexp[4] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                        ; clock    ;
; N/A           ; None        ; -3.914 ns ; B[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A           ; None        ; -3.924 ns ; Aexp[3] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                        ; clock    ;
; N/A           ; None        ; -3.948 ns ; A[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A           ; None        ; -3.957 ns ; Aexp[4] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                        ; clock    ;
; N/A           ; None        ; -3.965 ns ; B[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A           ; None        ; -3.970 ns ; Aexp[2] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                        ; clock    ;
; N/A           ; None        ; -3.970 ns ; B[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A           ; None        ; -3.975 ns ; B[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A           ; None        ; -3.975 ns ; B[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A           ; None        ; -3.976 ns ; B[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A           ; None        ; -3.976 ns ; B[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A           ; None        ; -3.980 ns ; B[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A           ; None        ; -3.983 ns ; B[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A           ; None        ; -3.983 ns ; B[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A           ; None        ; -3.988 ns ; A[4]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A           ; None        ; -3.996 ns ; Bexp[3] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                        ; clock    ;
; N/A           ; None        ; -4.006 ns ; B[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A           ; None        ; -4.012 ns ; B[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A           ; None        ; -4.026 ns ; Aexp[1] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                        ; clock    ;
; N/A           ; None        ; -4.029 ns ; B[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A           ; None        ; -4.030 ns ; Bexp[4] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                        ; clock    ;
; N/A           ; None        ; -4.063 ns ; Bexp[2] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                        ; clock    ;
; N/A           ; None        ; -4.079 ns ; B[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A           ; None        ; -4.083 ns ; Bexp[1] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                        ; clock    ;
; N/A           ; None        ; -4.116 ns ; B[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A           ; None        ; -4.124 ns ; Bexp[0] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                        ; clock    ;
; N/A           ; None        ; -4.165 ns ; A[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A           ; None        ; -4.190 ns ; Aexp[0] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                        ; clock    ;
; N/A           ; None        ; -4.195 ns ; B[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A           ; None        ; -4.205 ns ; B[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A           ; None        ; -4.219 ns ; Aexp[4] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                        ; clock    ;
; N/A           ; None        ; -4.224 ns ; Aexp[3] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                        ; clock    ;
; N/A           ; None        ; -4.228 ns ; A[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A           ; None        ; -4.233 ns ; A[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A           ; None        ; -4.234 ns ; B[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A           ; None        ; -4.245 ns ; B[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A           ; None        ; -4.258 ns ; B[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A           ; None        ; -4.263 ns ; B[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A           ; None        ; -4.269 ns ; A[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A           ; None        ; -4.275 ns ; A[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A           ; None        ; -4.278 ns ; Bexp[1] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                        ; clock    ;
; N/A           ; None        ; -4.292 ns ; A[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A           ; None        ; -4.296 ns ; Bexp[3] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                        ; clock    ;
; N/A           ; None        ; -4.297 ns ; B[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A           ; None        ; -4.299 ns ; B[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A           ; None        ; -4.302 ns ; B[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A           ; None        ; -4.305 ns ; B[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A           ; None        ; -4.322 ns ; B[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A           ; None        ; -4.326 ns ; Aexp[1] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                        ; clock    ;
; N/A           ; None        ; -4.330 ns ; Bexp[4] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                        ; clock    ;
; N/A           ; None        ; -4.338 ns ; B[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A           ; None        ; -4.342 ns ; A[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A           ; None        ; -4.344 ns ; B[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A           ; None        ; -4.361 ns ; B[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A           ; None        ; -4.363 ns ; Bexp[2] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                        ; clock    ;
; N/A           ; None        ; -4.372 ns ; B[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A           ; None        ; -4.379 ns ; A[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A           ; None        ; -4.385 ns ; Aexp[0] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                        ; clock    ;
; N/A           ; None        ; -4.404 ns ; A[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A           ; None        ; -4.409 ns ; B[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A           ; None        ; -4.411 ns ; B[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A           ; None        ; -4.419 ns ; Aexp[3] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                        ; clock    ;
; N/A           ; None        ; -4.424 ns ; Bexp[0] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                        ; clock    ;
; N/A           ; None        ; -4.448 ns ; B[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A           ; None        ; -4.467 ns ; A[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A           ; None        ; -4.468 ns ; A[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A           ; None        ; -4.472 ns ; A[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A           ; None        ; -4.491 ns ; Bexp[3] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                        ; clock    ;
; N/A           ; None        ; -4.498 ns ; B[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A           ; None        ; -4.508 ns ; A[2]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A           ; None        ; -4.508 ns ; A[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A           ; None        ; -4.514 ns ; A[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A           ; None        ; -4.519 ns ; Aexp[4] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                        ; clock    ;
; N/A           ; None        ; -4.521 ns ; Aexp[1] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                        ; clock    ;
; N/A           ; None        ; -4.525 ns ; Bexp[4] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                        ; clock    ;
; N/A           ; None        ; -4.531 ns ; A[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A           ; None        ; -4.537 ns ; B[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A           ; None        ; -4.538 ns ; B[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A           ; None        ; -4.538 ns ; A[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A           ; None        ; -4.558 ns ; Bexp[2] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                        ; clock    ;
; N/A           ; None        ; -4.577 ns ; B[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A           ; None        ; -4.581 ns ; A[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A           ; None        ; -4.601 ns ; A[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A           ; None        ; -4.606 ns ; A[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A           ; None        ; -4.614 ns ; A[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A           ; None        ; -4.618 ns ; A[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A           ; None        ; -4.619 ns ; Bexp[0] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                        ; clock    ;
; N/A           ; None        ; -4.629 ns ; B[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A           ; None        ; -4.642 ns ; A[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A           ; None        ; -4.648 ns ; A[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A           ; None        ; -4.665 ns ; A[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A           ; None        ; -4.677 ns ; A[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A           ; None        ; -4.682 ns ; A[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A           ; None        ; -4.692 ns ; B[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A           ; None        ; -4.697 ns ; B[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A           ; None        ; -4.707 ns ; A[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A           ; None        ; -4.714 ns ; Aexp[4] ; normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                        ; clock    ;
; N/A           ; None        ; -4.715 ns ; A[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A           ; None        ; -4.718 ns ; A[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A           ; None        ; -4.724 ns ; A[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A           ; None        ; -4.733 ns ; B[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A           ; None        ; -4.739 ns ; B[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A           ; None        ; -4.741 ns ; A[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A           ; None        ; -4.747 ns ; A[3]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A           ; None        ; -4.752 ns ; A[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A           ; None        ; -4.756 ns ; B[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A           ; None        ; -4.791 ns ; A[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A           ; None        ; -4.806 ns ; B[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A           ; None        ; -4.828 ns ; A[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A           ; None        ; -4.841 ns ; A[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A           ; None        ; -4.843 ns ; B[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A           ; None        ; -4.881 ns ; A[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A           ; None        ; -4.917 ns ; A[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A           ; None        ; -4.932 ns ; B[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A           ; None        ; -4.957 ns ; A[1]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A           ; None        ; -4.972 ns ; B[0]    ; normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
+---------------+-------------+-----------+---------+-------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Jun 07 18:23:29 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TA1 -c TA1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "normMain:inst5|Pmain:inst|inst6" as buffer
Info: Clock "clock" has Internal fmax of 95.77 MHz between source register "normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[1]" and destination register "normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]" (period= 10.442 ns)
    Info: + Longest register to register delay is 1.292 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y14_N23; Fanout = 2; REG Node = 'normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X29_Y14_N22; Fanout = 10; COMB Node = 'normMain:inst5|Pmain:inst|inst18~0'
        Info: 3: + IC(0.213 ns) + CELL(0.746 ns) = 1.292 ns; Loc. = LCFF_X29_Y14_N25; Fanout = 5; REG Node = 'normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]'
        Info: Total cell delay = 1.079 ns ( 83.51 % )
        Info: Total interconnect delay = 0.213 ns ( 16.49 % )
    Info: - Smallest clock skew is -3.745 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.478 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X29_Y14_N25; Fanout = 5; REG Node = 'normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]'
            Info: Total cell delay = 1.472 ns ( 59.40 % )
            Info: Total interconnect delay = 1.006 ns ( 40.60 % )
        Info: - Longest clock path from clock "clock" to source register is 6.223 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'
            Info: 2: + IC(1.925 ns) + CELL(0.712 ns) = 3.491 ns; Loc. = LCFF_X31_Y15_N15; Fanout = 2; REG Node = 'normMain:inst5|Pmain:inst|inst6'
            Info: 3: + IC(1.428 ns) + CELL(0.000 ns) = 4.919 ns; Loc. = CLKCTRL_G11; Fanout = 2; COMB Node = 'normMain:inst5|Pmain:inst|inst6~clkctrl'
            Info: 4: + IC(0.686 ns) + CELL(0.618 ns) = 6.223 ns; Loc. = LCFF_X29_Y14_N23; Fanout = 2; REG Node = 'normMain:inst5|Pmain:inst|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_bsh:auto_generated|safe_q[1]'
            Info: Total cell delay = 2.184 ns ( 35.10 % )
            Info: Total interconnect delay = 4.039 ns ( 64.90 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]" (data pin = "Aexp[4]", clock pin = "clock") is 6.100 ns
    Info: + Longest pin to register delay is 8.479 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B8; Fanout = 12; PIN Node = 'Aexp[4]'
        Info: 2: + IC(4.705 ns) + CELL(0.516 ns) = 6.078 ns; Loc. = LCCOMB_X27_Y9_N0; Fanout = 2; COMB Node = 'normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~2'
        Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 6.203 ns; Loc. = LCCOMB_X27_Y9_N2; Fanout = 2; COMB Node = 'normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~5'
        Info: 4: + IC(0.315 ns) + CELL(0.583 ns) = 7.101 ns; Loc. = LCCOMB_X27_Y9_N14; Fanout = 2; COMB Node = 'normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~30'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 7.136 ns; Loc. = LCCOMB_X27_Y9_N16; Fanout = 2; COMB Node = 'normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~34'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 7.171 ns; Loc. = LCCOMB_X27_Y9_N18; Fanout = 2; COMB Node = 'normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~38'
        Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 7.296 ns; Loc. = LCCOMB_X27_Y9_N20; Fanout = 1; COMB Node = 'normMain:inst5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~41'
        Info: 8: + IC(0.874 ns) + CELL(0.154 ns) = 8.324 ns; Loc. = LCCOMB_X29_Y6_N18; Fanout = 1; COMB Node = 'normMantiss:inst18|lpm_mux6:inst20|lpm_mux:lpm_mux_component|mux_74e:auto_generated|l1_w4_n0_mux_dataout~0'
        Info: 9: + IC(0.000 ns) + CELL(0.155 ns) = 8.479 ns; Loc. = LCFF_X29_Y6_N19; Fanout = 2; REG Node = 'normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]'
        Info: Total cell delay = 2.585 ns ( 30.49 % )
        Info: Total interconnect delay = 5.894 ns ( 69.51 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.469 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X29_Y6_N19; Fanout = 2; REG Node = 'normMantiss:inst18|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]'
        Info: Total cell delay = 1.472 ns ( 59.62 % )
        Info: Total interconnect delay = 0.997 ns ( 40.38 % )
Info: tco from clock "clock" to destination pin "C[5]" through register "normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]" is 7.828 ns
    Info: + Longest clock path from clock "clock" to source register is 2.478 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X29_Y14_N11; Fanout = 13; REG Node = 'normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]'
        Info: Total cell delay = 1.472 ns ( 59.40 % )
        Info: Total interconnect delay = 1.006 ns ( 40.60 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.256 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y14_N11; Fanout = 13; REG Node = 'normMain:inst5|Pmain:inst|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]'
        Info: 2: + IC(0.644 ns) + CELL(0.346 ns) = 0.990 ns; Loc. = LCCOMB_X31_Y14_N8; Fanout = 1; COMB Node = 'B10toF9:inst13|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w5_n0_mux_dataout~0'
        Info: 3: + IC(2.152 ns) + CELL(2.114 ns) = 5.256 ns; Loc. = PIN_P17; Fanout = 0; PIN Node = 'C[5]'
        Info: Total cell delay = 2.460 ns ( 46.80 % )
        Info: Total interconnect delay = 2.796 ns ( 53.20 % )
Info: th for register "normMain:inst5|Pmain:inst|inst6" (data pin = "clock", clock pin = "clock") is 0.236 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.397 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'
        Info: 2: + IC(1.925 ns) + CELL(0.618 ns) = 3.397 ns; Loc. = LCFF_X31_Y15_N15; Fanout = 2; REG Node = 'normMain:inst5|Pmain:inst|inst6'
        Info: Total cell delay = 1.472 ns ( 43.33 % )
        Info: Total interconnect delay = 1.925 ns ( 56.67 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 3.310 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clock'
        Info: 2: + IC(1.955 ns) + CELL(0.346 ns) = 3.155 ns; Loc. = LCCOMB_X31_Y15_N14; Fanout = 1; COMB Node = 'normMain:inst5|Pmain:inst|inst6~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 3.310 ns; Loc. = LCFF_X31_Y15_N15; Fanout = 2; REG Node = 'normMain:inst5|Pmain:inst|inst6'
        Info: Total cell delay = 1.355 ns ( 40.94 % )
        Info: Total interconnect delay = 1.955 ns ( 59.06 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 183 megabytes
    Info: Processing ended: Sun Jun 07 18:23:29 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


