{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 22:24:05 2022 " "Info: Processing started: Thu Jun 09 22:24:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Port_io -c Port_io --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Port_io -c Port_io --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "Port_io.vhd" "" { Text "d:/users/1215055/Desktop/vhdl/TrabsReconfig-main/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_in " "Info: No valid register-to-register data paths exist for clock \"clk_in\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "port_reg\[0\] abus_in\[5\] clk_in 6.729 ns register " "Info: tsu for register \"port_reg\[0\]\" (data pin = \"abus_in\[5\]\", clock pin = \"clk_in\") is 6.729 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.455 ns + Longest pin register " "Info: + Longest pin to register delay is 9.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns abus_in\[5\] 1 PIN PIN_Y12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_Y12; Fanout = 1; PIN Node = 'abus_in\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[5] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "d:/users/1215055/Desktop/vhdl/TrabsReconfig-main/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.090 ns) + CELL(0.275 ns) 7.175 ns process_0~1 2 COMB LCCOMB_X29_Y35_N26 4 " "Info: 2: + IC(6.090 ns) + CELL(0.275 ns) = 7.175 ns; Loc. = LCCOMB_X29_Y35_N26; Fanout = 4; COMB Node = 'process_0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.365 ns" { abus_in[5] process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.393 ns) 7.848 ns process_0~6 3 COMB LCCOMB_X29_Y35_N14 8 " "Info: 3: + IC(0.280 ns) + CELL(0.393 ns) = 7.848 ns; Loc. = LCCOMB_X29_Y35_N14; Fanout = 8; COMB Node = 'process_0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { process_0~1 process_0~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.660 ns) 9.455 ns port_reg\[0\] 4 REG LCFF_X22_Y35_N15 1 " "Info: 4: + IC(0.947 ns) + CELL(0.660 ns) = 9.455 ns; Loc. = LCFF_X22_Y35_N15; Fanout = 1; REG Node = 'port_reg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { process_0~6 port_reg[0] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "d:/users/1215055/Desktop/vhdl/TrabsReconfig-main/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.138 ns ( 22.61 % ) " "Info: Total cell delay = 2.138 ns ( 22.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.317 ns ( 77.39 % ) " "Info: Total interconnect delay = 7.317 ns ( 77.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.455 ns" { abus_in[5] process_0~1 process_0~6 port_reg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.455 ns" { abus_in[5] {} abus_in[5]~combout {} process_0~1 {} process_0~6 {} port_reg[0] {} } { 0.000ns 0.000ns 6.090ns 0.280ns 0.947ns } { 0.000ns 0.810ns 0.275ns 0.393ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Port_io.vhd" "" { Text "d:/users/1215055/Desktop/vhdl/TrabsReconfig-main/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.690 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "Port_io.vhd" "" { Text "d:/users/1215055/Desktop/vhdl/TrabsReconfig-main/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "Port_io.vhd" "" { Text "d:/users/1215055/Desktop/vhdl/TrabsReconfig-main/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.690 ns port_reg\[0\] 3 REG LCFF_X22_Y35_N15 1 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X22_Y35_N15; Fanout = 1; REG Node = 'port_reg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk_in~clkctrl port_reg[0] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "d:/users/1215055/Desktop/vhdl/TrabsReconfig-main/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.10 % ) " "Info: Total cell delay = 1.536 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.154 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl port_reg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_reg[0] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.455 ns" { abus_in[5] process_0~1 process_0~6 port_reg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.455 ns" { abus_in[5] {} abus_in[5]~combout {} process_0~1 {} process_0~6 {} port_reg[0] {} } { 0.000ns 0.000ns 6.090ns 0.280ns 0.947ns } { 0.000ns 0.810ns 0.275ns 0.393ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl port_reg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_reg[0] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in dbus_out\[1\] tris_reg\[1\] 9.828 ns register " "Info: tco from clock \"clk_in\" to destination pin \"dbus_out\[1\]\" through register \"tris_reg\[1\]\" is 9.828 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.690 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "Port_io.vhd" "" { Text "d:/users/1215055/Desktop/vhdl/TrabsReconfig-main/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "Port_io.vhd" "" { Text "d:/users/1215055/Desktop/vhdl/TrabsReconfig-main/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.690 ns tris_reg\[1\] 3 REG LCFF_X22_Y35_N13 2 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X22_Y35_N13; Fanout = 2; REG Node = 'tris_reg\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk_in~clkctrl tris_reg[1] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "d:/users/1215055/Desktop/vhdl/TrabsReconfig-main/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.10 % ) " "Info: Total cell delay = 1.536 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.154 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl tris_reg[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} tris_reg[1] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Port_io.vhd" "" { Text "d:/users/1215055/Desktop/vhdl/TrabsReconfig-main/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.888 ns + Longest register pin " "Info: + Longest register to pin delay is 6.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tris_reg\[1\] 1 REG LCFF_X22_Y35_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y35_N13; Fanout = 2; REG Node = 'tris_reg\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tris_reg[1] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "d:/users/1215055/Desktop/vhdl/TrabsReconfig-main/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.437 ns) 0.763 ns dbus_out\[1\]~11 2 COMB LCCOMB_X22_Y35_N22 1 " "Info: 2: + IC(0.326 ns) + CELL(0.437 ns) = 0.763 ns; Loc. = LCCOMB_X22_Y35_N22; Fanout = 1; COMB Node = 'dbus_out\[1\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { tris_reg[1] dbus_out[1]~11 } "NODE_NAME" } } { "Port_io.vhd" "" { Text "d:/users/1215055/Desktop/vhdl/TrabsReconfig-main/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.357 ns) + CELL(2.768 ns) 6.888 ns dbus_out\[1\] 3 PIN PIN_AB12 0 " "Info: 3: + IC(3.357 ns) + CELL(2.768 ns) = 6.888 ns; Loc. = PIN_AB12; Fanout = 0; PIN Node = 'dbus_out\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.125 ns" { dbus_out[1]~11 dbus_out[1] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "d:/users/1215055/Desktop/vhdl/TrabsReconfig-main/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.205 ns ( 46.53 % ) " "Info: Total cell delay = 3.205 ns ( 46.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.683 ns ( 53.47 % ) " "Info: Total interconnect delay = 3.683 ns ( 53.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.888 ns" { tris_reg[1] dbus_out[1]~11 dbus_out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.888 ns" { tris_reg[1] {} dbus_out[1]~11 {} dbus_out[1] {} } { 0.000ns 0.326ns 3.357ns } { 0.000ns 0.437ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl tris_reg[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} tris_reg[1] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.888 ns" { tris_reg[1] dbus_out[1]~11 dbus_out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.888 ns" { tris_reg[1] {} dbus_out[1]~11 {} dbus_out[1] {} } { 0.000ns 0.326ns 3.357ns } { 0.000ns 0.437ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "abus_in\[1\] dbus_out\[1\] 14.939 ns Longest " "Info: Longest tpd from source pin \"abus_in\[1\]\" to destination pin \"dbus_out\[1\]\" is 14.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns abus_in\[1\] 1 PIN PIN_M20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_M20; Fanout = 2; PIN Node = 'abus_in\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[1] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "d:/users/1215055/Desktop/vhdl/TrabsReconfig-main/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.039 ns) + CELL(0.150 ns) 7.051 ns process_0~0 2 COMB LCCOMB_X29_Y35_N8 3 " "Info: 2: + IC(6.039 ns) + CELL(0.150 ns) = 7.051 ns; Loc. = LCCOMB_X29_Y35_N8; Fanout = 3; COMB Node = 'process_0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.189 ns" { abus_in[1] process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.393 ns) 7.708 ns process_0~3 3 COMB LCCOMB_X29_Y35_N30 8 " "Info: 3: + IC(0.264 ns) + CELL(0.393 ns) = 7.708 ns; Loc. = LCCOMB_X29_Y35_N30; Fanout = 8; COMB Node = 'process_0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { process_0~0 process_0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.150 ns) 8.814 ns dbus_out\[1\]~11 4 COMB LCCOMB_X22_Y35_N22 1 " "Info: 4: + IC(0.956 ns) + CELL(0.150 ns) = 8.814 ns; Loc. = LCCOMB_X22_Y35_N22; Fanout = 1; COMB Node = 'dbus_out\[1\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { process_0~3 dbus_out[1]~11 } "NODE_NAME" } } { "Port_io.vhd" "" { Text "d:/users/1215055/Desktop/vhdl/TrabsReconfig-main/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.357 ns) + CELL(2.768 ns) 14.939 ns dbus_out\[1\] 5 PIN PIN_AB12 0 " "Info: 5: + IC(3.357 ns) + CELL(2.768 ns) = 14.939 ns; Loc. = PIN_AB12; Fanout = 0; PIN Node = 'dbus_out\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.125 ns" { dbus_out[1]~11 dbus_out[1] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "d:/users/1215055/Desktop/vhdl/TrabsReconfig-main/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.323 ns ( 28.94 % ) " "Info: Total cell delay = 4.323 ns ( 28.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.616 ns ( 71.06 % ) " "Info: Total interconnect delay = 10.616 ns ( 71.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.939 ns" { abus_in[1] process_0~0 process_0~3 dbus_out[1]~11 dbus_out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.939 ns" { abus_in[1] {} abus_in[1]~combout {} process_0~0 {} process_0~3 {} dbus_out[1]~11 {} dbus_out[1] {} } { 0.000ns 0.000ns 6.039ns 0.264ns 0.956ns 3.357ns } { 0.000ns 0.862ns 0.150ns 0.393ns 0.150ns 2.768ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "port_reg\[6\] abus_in\[0\] clk_in -0.767 ns register " "Info: th for register \"port_reg\[6\]\" (data pin = \"abus_in\[0\]\", clock pin = \"clk_in\") is -0.767 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.698 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "Port_io.vhd" "" { Text "d:/users/1215055/Desktop/vhdl/TrabsReconfig-main/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "Port_io.vhd" "" { Text "d:/users/1215055/Desktop/vhdl/TrabsReconfig-main/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.698 ns port_reg\[6\] 3 REG LCFF_X29_Y35_N3 1 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X29_Y35_N3; Fanout = 1; REG Node = 'port_reg\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clk_in~clkctrl port_reg[6] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "d:/users/1215055/Desktop/vhdl/TrabsReconfig-main/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.93 % ) " "Info: Total cell delay = 1.536 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.162 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { clk_in clk_in~clkctrl port_reg[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_reg[6] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Port_io.vhd" "" { Text "d:/users/1215055/Desktop/vhdl/TrabsReconfig-main/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.731 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns abus_in\[0\] 1 PIN PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; PIN Node = 'abus_in\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[0] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "d:/users/1215055/Desktop/vhdl/TrabsReconfig-main/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.275 ns) 2.128 ns process_0~4 2 COMB LCCOMB_X29_Y35_N16 2 " "Info: 2: + IC(0.874 ns) + CELL(0.275 ns) = 2.128 ns; Loc. = LCCOMB_X29_Y35_N16; Fanout = 2; COMB Node = 'process_0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { abus_in[0] process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.410 ns) 2.828 ns process_0~6 3 COMB LCCOMB_X29_Y35_N14 8 " "Info: 3: + IC(0.290 ns) + CELL(0.410 ns) = 2.828 ns; Loc. = LCCOMB_X29_Y35_N14; Fanout = 8; COMB Node = 'process_0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { process_0~4 process_0~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.660 ns) 3.731 ns port_reg\[6\] 4 REG LCFF_X29_Y35_N3 1 " "Info: 4: + IC(0.243 ns) + CELL(0.660 ns) = 3.731 ns; Loc. = LCFF_X29_Y35_N3; Fanout = 1; REG Node = 'port_reg\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { process_0~6 port_reg[6] } "NODE_NAME" } } { "Port_io.vhd" "" { Text "d:/users/1215055/Desktop/vhdl/TrabsReconfig-main/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.324 ns ( 62.29 % ) " "Info: Total cell delay = 2.324 ns ( 62.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.407 ns ( 37.71 % ) " "Info: Total interconnect delay = 1.407 ns ( 37.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.731 ns" { abus_in[0] process_0~4 process_0~6 port_reg[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.731 ns" { abus_in[0] {} abus_in[0]~combout {} process_0~4 {} process_0~6 {} port_reg[6] {} } { 0.000ns 0.000ns 0.874ns 0.290ns 0.243ns } { 0.000ns 0.979ns 0.275ns 0.410ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { clk_in clk_in~clkctrl port_reg[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_reg[6] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.731 ns" { abus_in[0] process_0~4 process_0~6 port_reg[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.731 ns" { abus_in[0] {} abus_in[0]~combout {} process_0~4 {} process_0~6 {} port_reg[6] {} } { 0.000ns 0.000ns 0.874ns 0.290ns 0.243ns } { 0.000ns 0.979ns 0.275ns 0.410ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 22:24:05 2022 " "Info: Processing ended: Thu Jun 09 22:24:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
