# wig: verilog test cases
# date: 20030707
MIXCFG output.generate.arch leaf
MIXCFG output.generate.conf leaf
MIXCFG output.generate.enty leaf
# By default: Generate deltas to last run
MIXCFG output.generate.delta 1
# MIXCFG output.delta remove
#!wig: use default: MIXCFG output.delta remove
#!wig20051130: set verilog default:
# MIXCFG macro.%VERILOG_TIMESCALE% `timescale 1ns / 1ps
# MIXCFG macro.%VERILOG_DEFINES% // No `defines in this module
# Split output into files
MIXCFG outarch ARCH
MIXCFG outenty ENTY
MIXCFG outconf CONF

# Testcase error check: expect some errors:
MIXCFG log.limit.test.__E_ADD_PORTSIG_BRANCH 2
MIXCFG log.limit.test.__E_UNSPLICE_PORT 1
MIXCFG log.limit.test.__E_ 3

#!End
