// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "10/03/2017 16:42:49"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module miniproject (
	KEY,
	SW,
	CLOCK_50,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK,
	VGA_SYNC,
	VGA_R,
	VGA_G,
	VGA_B);
input 	[3:0] KEY;
input 	[3:0] SW;
input 	CLOCK_50;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK;
output 	VGA_SYNC;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[8]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[8]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[8]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("miniproject_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \VGA|mypll|altpll_component|pll~CLK1 ;
wire \VGA|mypll|altpll_component|pll~CLK2 ;
wire \VGA|mypll|altpll_component|pll~CLK3 ;
wire \VGA|mypll|altpll_component|pll~CLK4 ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \CLOCK_50~input_o ;
wire \VGA|mypll|altpll_component|pll~FBOUT ;
wire \VGA|mypll|altpll_component|_clk0 ;
wire \VGA|mypll|altpll_component|_clk0~clkctrl_outclk ;
wire \VGA|controller|Add0~0_combout ;
wire \SW[3]~input_o ;
wire \VGA|controller|Add0~1 ;
wire \VGA|controller|Add0~2_combout ;
wire \VGA|controller|Add0~3 ;
wire \VGA|controller|Add0~4_combout ;
wire \VGA|controller|Add0~5 ;
wire \VGA|controller|Add0~6_combout ;
wire \VGA|controller|Add0~7 ;
wire \VGA|controller|Add0~8_combout ;
wire \VGA|controller|Add0~9 ;
wire \VGA|controller|Add0~10_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Add0~17 ;
wire \VGA|controller|Add0~18_combout ;
wire \VGA|controller|xCounter~0_combout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|xCounter~2_combout ;
wire \VGA|controller|Add0~11 ;
wire \VGA|controller|Add0~12_combout ;
wire \VGA|controller|Add0~13 ;
wire \VGA|controller|Add0~14_combout ;
wire \VGA|controller|Add0~15 ;
wire \VGA|controller|Add0~16_combout ;
wire \VGA|controller|xCounter~1_combout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~2_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~5 ;
wire \VGA|controller|Add1~6_combout ;
wire \VGA|controller|yCounter[3]~6_combout ;
wire \VGA|controller|Add1~7 ;
wire \VGA|controller|Add1~8_combout ;
wire \VGA|controller|yCounter[4]~5_combout ;
wire \VGA|controller|Add1~9 ;
wire \VGA|controller|Add1~10_combout ;
wire \VGA|controller|yCounter[5]~4_combout ;
wire \VGA|controller|Add1~11 ;
wire \VGA|controller|Add1~12_combout ;
wire \VGA|controller|yCounter[6]~3_combout ;
wire \VGA|controller|Add1~13 ;
wire \VGA|controller|Add1~14_combout ;
wire \VGA|controller|yCounter[7]~2_combout ;
wire \VGA|controller|Add1~15 ;
wire \VGA|controller|Add1~16_combout ;
wire \VGA|controller|yCounter[8]~1_combout ;
wire \VGA|controller|Add1~17 ;
wire \VGA|controller|Add1~18_combout ;
wire \VGA|controller|yCounter[9]~10_combout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|Add1~0_combout ;
wire \VGA|controller|yCounter[0]~9_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|yCounter[8]~0_combout ;
wire \VGA|controller|Add1~1 ;
wire \VGA|controller|Add1~2_combout ;
wire \VGA|controller|yCounter[1]~8_combout ;
wire \VGA|controller|Add1~3 ;
wire \VGA|controller|Add1~4_combout ;
wire \VGA|controller|yCounter[2]~7_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~2_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~1_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~feeder_combout ;
wire \VGA|controller|VGA_BLANK~q ;
wire \VGA|controller|controller_translator|Add0~1 ;
wire \VGA|controller|controller_translator|Add0~3 ;
wire \VGA|controller|controller_translator|Add0~5 ;
wire \VGA|controller|controller_translator|Add0~7 ;
wire \VGA|controller|controller_translator|Add0~9 ;
wire \VGA|controller|controller_translator|Add0~11 ;
wire \VGA|controller|controller_translator|Add0~13 ;
wire \VGA|controller|controller_translator|Add0~14_combout ;
wire \VGA|controller|controller_translator|Add0~12_combout ;
wire \VGA|controller|controller_translator|Add0~10_combout ;
wire \VGA|controller|controller_translator|Add0~8_combout ;
wire \VGA|controller|controller_translator|Add0~6_combout ;
wire \VGA|controller|controller_translator|Add0~4_combout ;
wire \VGA|controller|controller_translator|Add0~2_combout ;
wire \VGA|controller|controller_translator|Add0~0_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~1 ;
wire \VGA|controller|controller_translator|mem_address[6]~3 ;
wire \VGA|controller|controller_translator|mem_address[7]~5 ;
wire \VGA|controller|controller_translator|mem_address[8]~7 ;
wire \VGA|controller|controller_translator|mem_address[9]~9 ;
wire \VGA|controller|controller_translator|mem_address[10]~11 ;
wire \VGA|controller|controller_translator|mem_address[11]~13 ;
wire \VGA|controller|controller_translator|mem_address[12]~15 ;
wire \VGA|controller|controller_translator|mem_address[13]~17 ;
wire \VGA|controller|controller_translator|mem_address[14]~18_combout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \timertenth|Add0~0_combout ;
wire \timertenth|count~0_combout ;
wire \timertenth|Add0~1 ;
wire \timertenth|Add0~2_combout ;
wire \timertenth|Add0~3 ;
wire \timertenth|Add0~4_combout ;
wire \timertenth|Add0~5 ;
wire \timertenth|Add0~6_combout ;
wire \timertenth|Add0~7 ;
wire \timertenth|Add0~8_combout ;
wire \timertenth|Add0~9 ;
wire \timertenth|Add0~10_combout ;
wire \timertenth|count~1_combout ;
wire \timertenth|Add0~11 ;
wire \timertenth|Add0~12_combout ;
wire \timertenth|Add0~13 ;
wire \timertenth|Add0~15 ;
wire \timertenth|Add0~16_combout ;
wire \timertenth|count~3_combout ;
wire \timertenth|Add0~17 ;
wire \timertenth|Add0~18_combout ;
wire \timertenth|Add0~19 ;
wire \timertenth|Add0~20_combout ;
wire \timertenth|count~4_combout ;
wire \timertenth|Add0~21 ;
wire \timertenth|Add0~22_combout ;
wire \timertenth|Add0~23 ;
wire \timertenth|Add0~24_combout ;
wire \timertenth|Add0~25 ;
wire \timertenth|Add0~26_combout ;
wire \timertenth|count~5_combout ;
wire \timertenth|Add0~27 ;
wire \timertenth|Add0~28_combout ;
wire \timertenth|Add0~29 ;
wire \timertenth|Add0~30_combout ;
wire \timertenth|Add0~31 ;
wire \timertenth|Add0~32_combout ;
wire \timertenth|Add0~33 ;
wire \timertenth|Add0~34_combout ;
wire \timertenth|count~6_combout ;
wire \timertenth|Add0~35 ;
wire \timertenth|Add0~36_combout ;
wire \timertenth|count~7_combout ;
wire \timertenth|Add0~37 ;
wire \timertenth|Add0~38_combout ;
wire \timertenth|Equal0~5_combout ;
wire \timertenth|Add0~14_combout ;
wire \timertenth|count~2_combout ;
wire \timertenth|Equal0~1_combout ;
wire \timertenth|Equal0~2_combout ;
wire \timertenth|Equal0~3_combout ;
wire \timertenth|Equal0~0_combout ;
wire \timertenth|Equal0~4_combout ;
wire \timertenth|Add0~39 ;
wire \timertenth|Add0~40_combout ;
wire \timertenth|Add0~41 ;
wire \timertenth|Add0~42_combout ;
wire \timertenth|count~8_combout ;
wire \timertenth|Add0~43 ;
wire \timertenth|Add0~44_combout ;
wire \timertenth|Add0~45 ;
wire \timertenth|Add0~46_combout ;
wire \timertenth|Add0~47 ;
wire \timertenth|Add0~48_combout ;
wire \timertenth|Add0~49 ;
wire \timertenth|Add0~50_combout ;
wire \timertenth|Add0~51 ;
wire \timertenth|Add0~52_combout ;
wire \timertenth|Equal0~6_combout ;
wire \timertenth|Equal0~7_combout ;
wire \timertenth|timer~0_combout ;
wire \timertenth|timer~feeder_combout ;
wire \timertenth|timer~q ;
wire \timertenth|timer~clkctrl_outclk ;
wire \KEY[3]~input_o ;
wire \holdsxy|Add0~0_combout ;
wire \KEY[0]~input_o ;
wire \holdsxy|x~0_combout ;
wire \holdsxy|Add0~1 ;
wire \holdsxy|Add0~2_combout ;
wire \holdsxy|Add0~3 ;
wire \holdsxy|Add0~4_combout ;
wire \holdsxy|Add0~5 ;
wire \holdsxy|Add0~6_combout ;
wire \holdsxy|Add0~7 ;
wire \holdsxy|Add0~8_combout ;
wire \holdsxy|x[4]~2_combout ;
wire \holdsxy|Add0~9 ;
wire \holdsxy|Add0~10_combout ;
wire \holdsxy|Add0~11 ;
wire \holdsxy|Add0~12_combout ;
wire \holdsxy|x[6]~1_combout ;
wire \holdsxy|Add0~13 ;
wire \holdsxy|Add0~14_combout ;
wire \KEY[1]~input_o ;
wire \holdsxy|Add2~0_combout ;
wire \KEY[2]~input_o ;
wire \holdsxy|y~0_combout ;
wire \holdsxy|Add2~1 ;
wire \holdsxy|Add2~2_combout ;
wire \holdsxy|Add2~3 ;
wire \holdsxy|Add2~4_combout ;
wire \holdsxy|Add2~5 ;
wire \holdsxy|Add2~6_combout ;
wire \holdsxy|Add2~7 ;
wire \holdsxy|Add2~8_combout ;
wire \holdsxy|y[4]~2_combout ;
wire \holdsxy|Add2~9 ;
wire \holdsxy|Add2~10_combout ;
wire \holdsxy|Add2~11 ;
wire \holdsxy|Add2~12_combout ;
wire \holdsxy|y[6]~1_combout ;
wire \VGA|LessThan3~0_combout ;
wire \VGA|valid_160x120~0_combout ;
wire \VGA|user_input_translator|Add0~1 ;
wire \VGA|user_input_translator|Add0~3 ;
wire \VGA|user_input_translator|Add0~5 ;
wire \VGA|user_input_translator|Add0~7 ;
wire \VGA|user_input_translator|Add0~9 ;
wire \VGA|user_input_translator|Add0~11 ;
wire \VGA|user_input_translator|Add0~13 ;
wire \VGA|user_input_translator|Add0~14_combout ;
wire \VGA|user_input_translator|Add0~12_combout ;
wire \VGA|user_input_translator|Add0~10_combout ;
wire \VGA|user_input_translator|Add0~8_combout ;
wire \VGA|user_input_translator|Add0~6_combout ;
wire \VGA|user_input_translator|Add0~4_combout ;
wire \VGA|user_input_translator|Add0~2_combout ;
wire \VGA|user_input_translator|Add0~0_combout ;
wire \VGA|user_input_translator|mem_address[5]~1 ;
wire \VGA|user_input_translator|mem_address[6]~3 ;
wire \VGA|user_input_translator|mem_address[7]~5 ;
wire \VGA|user_input_translator|mem_address[8]~7 ;
wire \VGA|user_input_translator|mem_address[9]~9 ;
wire \VGA|user_input_translator|mem_address[10]~11 ;
wire \VGA|user_input_translator|mem_address[11]~13 ;
wire \VGA|user_input_translator|mem_address[12]~15 ;
wire \VGA|user_input_translator|mem_address[13]~17 ;
wire \VGA|user_input_translator|mem_address[14]~18_combout ;
wire \VGA|user_input_translator|mem_address[13]~16_combout ;
wire \VGA|controller|controller_translator|mem_address[13]~16_combout ;
wire \SW[2]~input_o ;
wire \holdsxy|x[4]~_wirecell_combout ;
wire \VGA|user_input_translator|mem_address[5]~0_combout ;
wire \VGA|user_input_translator|mem_address[6]~2_combout ;
wire \VGA|user_input_translator|mem_address[7]~4_combout ;
wire \VGA|user_input_translator|mem_address[8]~6_combout ;
wire \VGA|user_input_translator|mem_address[9]~8_combout ;
wire \VGA|user_input_translator|mem_address[10]~10_combout ;
wire \VGA|user_input_translator|mem_address[11]~12_combout ;
wire \VGA|user_input_translator|mem_address[12]~14_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~0_combout ;
wire \VGA|controller|controller_translator|mem_address[6]~2_combout ;
wire \VGA|controller|controller_translator|mem_address[7]~4_combout ;
wire \VGA|controller|controller_translator|mem_address[8]~6_combout ;
wire \VGA|controller|controller_translator|mem_address[9]~8_combout ;
wire \VGA|controller|controller_translator|mem_address[10]~10_combout ;
wire \VGA|controller|controller_translator|mem_address[11]~12_combout ;
wire \VGA|controller|controller_translator|mem_address[12]~14_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ;
wire \SW[1]~input_o ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8 ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ;
wire \SW[0]~input_o ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ;
wire [1:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [7:0] \holdsxy|y ;
wire [7:0] \holdsxy|x ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode118w ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [9:0] \VGA|controller|yCounter ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode126w ;
wire [9:0] \VGA|controller|xCounter ;
wire [26:0] \timertenth|count ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode105w ;
wire [1:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;

wire [4:0] \VGA|mypll|altpll_component|pll_CLK_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;

assign \VGA|mypll|altpll_component|_clk0  = \VGA|mypll|altpll_component|pll_CLK_bus [0];
assign \VGA|mypll|altpll_component|pll~CLK1  = \VGA|mypll|altpll_component|pll_CLK_bus [1];
assign \VGA|mypll|altpll_component|pll~CLK2  = \VGA|mypll|altpll_component|pll_CLK_bus [2];
assign \VGA|mypll|altpll_component|pll~CLK3  = \VGA|mypll|altpll_component|pll_CLK_bus [3];
assign \VGA|mypll|altpll_component|pll~CLK4  = \VGA|mypll|altpll_component|pll_CLK_bus [4];

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a8  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \VGA_BLANK~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK~output .bus_hold = "false";
defparam \VGA_BLANK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \VGA_SYNC~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC~output .bus_hold = "false";
defparam \VGA_SYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \VGA|mypll|altpll_component|pll (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\VGA|mypll|altpll_component|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\VGA|mypll|altpll_component|pll~FBOUT ),
	.clk(\VGA|mypll|altpll_component|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|pll .auto_settings = "false";
defparam \VGA|mypll|altpll_component|pll .bandwidth_type = "medium";
defparam \VGA|mypll|altpll_component|pll .c0_high = 12;
defparam \VGA|mypll|altpll_component|pll .c0_initial = 1;
defparam \VGA|mypll|altpll_component|pll .c0_low = 12;
defparam \VGA|mypll|altpll_component|pll .c0_mode = "even";
defparam \VGA|mypll|altpll_component|pll .c0_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_high = 0;
defparam \VGA|mypll|altpll_component|pll .c1_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c1_low = 0;
defparam \VGA|mypll|altpll_component|pll .c1_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c1_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c2_high = 0;
defparam \VGA|mypll|altpll_component|pll .c2_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c2_low = 0;
defparam \VGA|mypll|altpll_component|pll .c2_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c2_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c2_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c3_high = 0;
defparam \VGA|mypll|altpll_component|pll .c3_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c3_low = 0;
defparam \VGA|mypll|altpll_component|pll .c3_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c3_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c3_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c4_high = 0;
defparam \VGA|mypll|altpll_component|pll .c4_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c4_low = 0;
defparam \VGA|mypll|altpll_component|pll .c4_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c4_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c4_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .charge_pump_current_bits = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_counter = "c0";
defparam \VGA|mypll|altpll_component|pll .clk0_divide_by = 2;
defparam \VGA|mypll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk0_multiply_by = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk1_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk1_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk1_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk2_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk2_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk2_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk3_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk3_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk3_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk4_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk4_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk4_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .compensate_clock = "clock0";
defparam \VGA|mypll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \VGA|mypll|altpll_component|pll .inclk1_input_frequency = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_c_bits = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_r_bits = 27;
defparam \VGA|mypll|altpll_component|pll .m = 12;
defparam \VGA|mypll|altpll_component|pll .m_initial = 1;
defparam \VGA|mypll|altpll_component|pll .m_ph = 0;
defparam \VGA|mypll|altpll_component|pll .n = 1;
defparam \VGA|mypll|altpll_component|pll .operation_mode = "normal";
defparam \VGA|mypll|altpll_component|pll .pfd_max = 200000;
defparam \VGA|mypll|altpll_component|pll .pfd_min = 3076;
defparam \VGA|mypll|altpll_component|pll .self_reset_on_loss_lock = "off";
defparam \VGA|mypll|altpll_component|pll .simulation_type = "timing";
defparam \VGA|mypll|altpll_component|pll .switch_over_type = "manual";
defparam \VGA|mypll|altpll_component|pll .vco_center = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_frequency_control = "auto";
defparam \VGA|mypll|altpll_component|pll .vco_max = 3333;
defparam \VGA|mypll|altpll_component|pll .vco_min = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_phase_shift_step = 208;
defparam \VGA|mypll|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \VGA|mypll|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\VGA|mypll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N6
cycloneive_lcell_comb \VGA|controller|Add0~0 (
// Equation(s):
// \VGA|controller|Add0~0_combout  = \VGA|controller|xCounter [0] $ (VCC)
// \VGA|controller|Add0~1  = CARRY(\VGA|controller|xCounter [0])

	.dataa(\VGA|controller|xCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add0~0_combout ),
	.cout(\VGA|controller|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|Add0~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y40_N7
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\SW[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N8
cycloneive_lcell_comb \VGA|controller|Add0~2 (
// Equation(s):
// \VGA|controller|Add0~2_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|Add0~1 )) # (!\VGA|controller|xCounter [1] & ((\VGA|controller|Add0~1 ) # (GND)))
// \VGA|controller|Add0~3  = CARRY((!\VGA|controller|Add0~1 ) # (!\VGA|controller|xCounter [1]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~1 ),
	.combout(\VGA|controller|Add0~2_combout ),
	.cout(\VGA|controller|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|Add0~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y40_N9
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\SW[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N10
cycloneive_lcell_comb \VGA|controller|Add0~4 (
// Equation(s):
// \VGA|controller|Add0~4_combout  = (\VGA|controller|xCounter [2] & (\VGA|controller|Add0~3  $ (GND))) # (!\VGA|controller|xCounter [2] & (!\VGA|controller|Add0~3  & VCC))
// \VGA|controller|Add0~5  = CARRY((\VGA|controller|xCounter [2] & !\VGA|controller|Add0~3 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~3 ),
	.combout(\VGA|controller|Add0~4_combout ),
	.cout(\VGA|controller|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|Add0~4 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y40_N11
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\SW[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N12
cycloneive_lcell_comb \VGA|controller|Add0~6 (
// Equation(s):
// \VGA|controller|Add0~6_combout  = (\VGA|controller|xCounter [3] & (!\VGA|controller|Add0~5 )) # (!\VGA|controller|xCounter [3] & ((\VGA|controller|Add0~5 ) # (GND)))
// \VGA|controller|Add0~7  = CARRY((!\VGA|controller|Add0~5 ) # (!\VGA|controller|xCounter [3]))

	.dataa(\VGA|controller|xCounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~5 ),
	.combout(\VGA|controller|Add0~6_combout ),
	.cout(\VGA|controller|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|Add0~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y40_N13
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\SW[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N14
cycloneive_lcell_comb \VGA|controller|Add0~8 (
// Equation(s):
// \VGA|controller|Add0~8_combout  = (\VGA|controller|xCounter [4] & (\VGA|controller|Add0~7  $ (GND))) # (!\VGA|controller|xCounter [4] & (!\VGA|controller|Add0~7  & VCC))
// \VGA|controller|Add0~9  = CARRY((\VGA|controller|xCounter [4] & !\VGA|controller|Add0~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~7 ),
	.combout(\VGA|controller|Add0~8_combout ),
	.cout(\VGA|controller|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|Add0~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y40_N15
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\SW[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N16
cycloneive_lcell_comb \VGA|controller|Add0~10 (
// Equation(s):
// \VGA|controller|Add0~10_combout  = (\VGA|controller|xCounter [5] & (!\VGA|controller|Add0~9 )) # (!\VGA|controller|xCounter [5] & ((\VGA|controller|Add0~9 ) # (GND)))
// \VGA|controller|Add0~11  = CARRY((!\VGA|controller|Add0~9 ) # (!\VGA|controller|xCounter [5]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~9 ),
	.combout(\VGA|controller|Add0~10_combout ),
	.cout(\VGA|controller|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N28
cycloneive_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = (\VGA|controller|xCounter [3] & (\VGA|controller|xCounter [2] & (\VGA|controller|xCounter [4] & !\VGA|controller|xCounter [7])))

	.dataa(\VGA|controller|xCounter [3]),
	.datab(\VGA|controller|xCounter [2]),
	.datac(\VGA|controller|xCounter [4]),
	.datad(\VGA|controller|xCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .lut_mask = 16'h0080;
defparam \VGA|controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N22
cycloneive_lcell_comb \VGA|controller|Add0~16 (
// Equation(s):
// \VGA|controller|Add0~16_combout  = (\VGA|controller|xCounter [8] & (\VGA|controller|Add0~15  $ (GND))) # (!\VGA|controller|xCounter [8] & (!\VGA|controller|Add0~15  & VCC))
// \VGA|controller|Add0~17  = CARRY((\VGA|controller|xCounter [8] & !\VGA|controller|Add0~15 ))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~15 ),
	.combout(\VGA|controller|Add0~16_combout ),
	.cout(\VGA|controller|Add0~17 ));
// synopsys translate_off
defparam \VGA|controller|Add0~16 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N24
cycloneive_lcell_comb \VGA|controller|Add0~18 (
// Equation(s):
// \VGA|controller|Add0~18_combout  = \VGA|controller|xCounter [9] $ (\VGA|controller|Add0~17 )

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|Add0~17 ),
	.combout(\VGA|controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add0~18 .lut_mask = 16'h3C3C;
defparam \VGA|controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N8
cycloneive_lcell_comb \VGA|controller|xCounter~0 (
// Equation(s):
// \VGA|controller|xCounter~0_combout  = (\VGA|controller|Add0~18_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|Add0~18_combout ),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~0 .lut_mask = 16'h00F0;
defparam \VGA|controller|xCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N9
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~0_combout ),
	.asdata(vcc),
	.clrn(\SW[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N2
cycloneive_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = (\VGA|controller|xCounter [8] & (!\VGA|controller|xCounter [5] & (\VGA|controller|xCounter [9] & !\VGA|controller|xCounter [6])))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(\VGA|controller|xCounter [5]),
	.datac(\VGA|controller|xCounter [9]),
	.datad(\VGA|controller|xCounter [6]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .lut_mask = 16'h0020;
defparam \VGA|controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N12
cycloneive_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = (\VGA|controller|xCounter [1] & (\VGA|controller|Equal0~1_combout  & (\VGA|controller|xCounter [0] & \VGA|controller|Equal0~0_combout )))

	.dataa(\VGA|controller|xCounter [1]),
	.datab(\VGA|controller|Equal0~1_combout ),
	.datac(\VGA|controller|xCounter [0]),
	.datad(\VGA|controller|Equal0~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .lut_mask = 16'h8000;
defparam \VGA|controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N0
cycloneive_lcell_comb \VGA|controller|xCounter~2 (
// Equation(s):
// \VGA|controller|xCounter~2_combout  = (\VGA|controller|Add0~10_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Add0~10_combout ),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~2 .lut_mask = 16'h0C0C;
defparam \VGA|controller|xCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y40_N1
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~2_combout ),
	.asdata(vcc),
	.clrn(\SW[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N18
cycloneive_lcell_comb \VGA|controller|Add0~12 (
// Equation(s):
// \VGA|controller|Add0~12_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|Add0~11  $ (GND))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|Add0~11  & VCC))
// \VGA|controller|Add0~13  = CARRY((\VGA|controller|xCounter [6] & !\VGA|controller|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~11 ),
	.combout(\VGA|controller|Add0~12_combout ),
	.cout(\VGA|controller|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y40_N19
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\SW[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N20
cycloneive_lcell_comb \VGA|controller|Add0~14 (
// Equation(s):
// \VGA|controller|Add0~14_combout  = (\VGA|controller|xCounter [7] & (!\VGA|controller|Add0~13 )) # (!\VGA|controller|xCounter [7] & ((\VGA|controller|Add0~13 ) # (GND)))
// \VGA|controller|Add0~15  = CARRY((!\VGA|controller|Add0~13 ) # (!\VGA|controller|xCounter [7]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~13 ),
	.combout(\VGA|controller|Add0~14_combout ),
	.cout(\VGA|controller|Add0~15 ));
// synopsys translate_off
defparam \VGA|controller|Add0~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y40_N21
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\SW[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N6
cycloneive_lcell_comb \VGA|controller|xCounter~1 (
// Equation(s):
// \VGA|controller|xCounter~1_combout  = (\VGA|controller|Add0~16_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Add0~16_combout ),
	.datac(gnd),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~1 .lut_mask = 16'h00CC;
defparam \VGA|controller|xCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N7
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~1_combout ),
	.asdata(vcc),
	.clrn(\SW[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N26
cycloneive_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = (\VGA|controller|xCounter [3]) # ((\VGA|controller|xCounter [2]) # ((\VGA|controller|xCounter [1]) # (\VGA|controller|xCounter [0])))

	.dataa(\VGA|controller|xCounter [3]),
	.datab(\VGA|controller|xCounter [2]),
	.datac(\VGA|controller|xCounter [1]),
	.datad(\VGA|controller|xCounter [0]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 16'hFFFE;
defparam \VGA|controller|VGA_HS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N4
cycloneive_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|VGA_HS1~0_combout  & (\VGA|controller|xCounter [4] & \VGA|controller|xCounter [5]))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|xCounter [5] & 
// ((!\VGA|controller|xCounter [4]) # (!\VGA|controller|VGA_HS1~0_combout ))))

	.dataa(\VGA|controller|VGA_HS1~0_combout ),
	.datab(\VGA|controller|xCounter [6]),
	.datac(\VGA|controller|xCounter [4]),
	.datad(\VGA|controller|xCounter [5]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 16'h8013;
defparam \VGA|controller|VGA_HS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N30
cycloneive_lcell_comb \VGA|controller|VGA_HS1~2 (
// Equation(s):
// \VGA|controller|VGA_HS1~2_combout  = (\VGA|controller|xCounter [8]) # ((\VGA|controller|VGA_HS1~1_combout ) # ((!\VGA|controller|xCounter [7]) # (!\VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(\VGA|controller|VGA_HS1~1_combout ),
	.datac(\VGA|controller|xCounter [9]),
	.datad(\VGA|controller|xCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~2 .lut_mask = 16'hEFFF;
defparam \VGA|controller|VGA_HS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y40_N31
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y40_N25
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_HS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N10
cycloneive_lcell_comb \VGA|controller|Add1~4 (
// Equation(s):
// \VGA|controller|Add1~4_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|Add1~3  $ (GND))) # (!\VGA|controller|yCounter [2] & (!\VGA|controller|Add1~3  & VCC))
// \VGA|controller|Add1~5  = CARRY((\VGA|controller|yCounter [2] & !\VGA|controller|Add1~3 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~3 ),
	.combout(\VGA|controller|Add1~4_combout ),
	.cout(\VGA|controller|Add1~5 ));
// synopsys translate_off
defparam \VGA|controller|Add1~4 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N12
cycloneive_lcell_comb \VGA|controller|Add1~6 (
// Equation(s):
// \VGA|controller|Add1~6_combout  = (\VGA|controller|yCounter [3] & (!\VGA|controller|Add1~5 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|Add1~5 ) # (GND)))
// \VGA|controller|Add1~7  = CARRY((!\VGA|controller|Add1~5 ) # (!\VGA|controller|yCounter [3]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~5 ),
	.combout(\VGA|controller|Add1~6_combout ),
	.cout(\VGA|controller|Add1~7 ));
// synopsys translate_off
defparam \VGA|controller|Add1~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N4
cycloneive_lcell_comb \VGA|controller|yCounter[3]~6 (
// Equation(s):
// \VGA|controller|yCounter[3]~6_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~6_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [3]) # 
// ((\VGA|controller|Add1~6_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~6_combout ),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~6 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y41_N5
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[3]~6_combout ),
	.asdata(vcc),
	.clrn(\SW[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N14
cycloneive_lcell_comb \VGA|controller|Add1~8 (
// Equation(s):
// \VGA|controller|Add1~8_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|Add1~7  $ (GND))) # (!\VGA|controller|yCounter [4] & (!\VGA|controller|Add1~7  & VCC))
// \VGA|controller|Add1~9  = CARRY((\VGA|controller|yCounter [4] & !\VGA|controller|Add1~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~7 ),
	.combout(\VGA|controller|Add1~8_combout ),
	.cout(\VGA|controller|Add1~9 ));
// synopsys translate_off
defparam \VGA|controller|Add1~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N4
cycloneive_lcell_comb \VGA|controller|yCounter[4]~5 (
// Equation(s):
// \VGA|controller|yCounter[4]~5_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~8_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [4]) # 
// ((\VGA|controller|Add1~8_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~8_combout ),
	.datac(\VGA|controller|yCounter [4]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[4]~5 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y41_N5
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[4]~5_combout ),
	.asdata(vcc),
	.clrn(\SW[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N16
cycloneive_lcell_comb \VGA|controller|Add1~10 (
// Equation(s):
// \VGA|controller|Add1~10_combout  = (\VGA|controller|yCounter [5] & (!\VGA|controller|Add1~9 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|Add1~9 ) # (GND)))
// \VGA|controller|Add1~11  = CARRY((!\VGA|controller|Add1~9 ) # (!\VGA|controller|yCounter [5]))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~9 ),
	.combout(\VGA|controller|Add1~10_combout ),
	.cout(\VGA|controller|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|Add1~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N26
cycloneive_lcell_comb \VGA|controller|yCounter[5]~4 (
// Equation(s):
// \VGA|controller|yCounter[5]~4_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~10_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [5]) # 
// ((\VGA|controller|Add1~10_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~10_combout ),
	.datac(\VGA|controller|yCounter [5]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[5]~4 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y41_N27
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[5]~4_combout ),
	.asdata(vcc),
	.clrn(\SW[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N18
cycloneive_lcell_comb \VGA|controller|Add1~12 (
// Equation(s):
// \VGA|controller|Add1~12_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|Add1~11  $ (GND))) # (!\VGA|controller|yCounter [6] & (!\VGA|controller|Add1~11  & VCC))
// \VGA|controller|Add1~13  = CARRY((\VGA|controller|yCounter [6] & !\VGA|controller|Add1~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~11 ),
	.combout(\VGA|controller|Add1~12_combout ),
	.cout(\VGA|controller|Add1~13 ));
// synopsys translate_off
defparam \VGA|controller|Add1~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N0
cycloneive_lcell_comb \VGA|controller|yCounter[6]~3 (
// Equation(s):
// \VGA|controller|yCounter[6]~3_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~12_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [6]) # 
// ((\VGA|controller|Add1~12_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~12_combout ),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~3 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y41_N1
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[6]~3_combout ),
	.asdata(vcc),
	.clrn(\SW[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N20
cycloneive_lcell_comb \VGA|controller|Add1~14 (
// Equation(s):
// \VGA|controller|Add1~14_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|Add1~13 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|Add1~13 ) # (GND)))
// \VGA|controller|Add1~15  = CARRY((!\VGA|controller|Add1~13 ) # (!\VGA|controller|yCounter [7]))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~13 ),
	.combout(\VGA|controller|Add1~14_combout ),
	.cout(\VGA|controller|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|Add1~14 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N30
cycloneive_lcell_comb \VGA|controller|yCounter[7]~2 (
// Equation(s):
// \VGA|controller|yCounter[7]~2_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~14_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [7]) # 
// ((\VGA|controller|Add1~14_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~14_combout ),
	.datac(\VGA|controller|yCounter [7]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~2 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y41_N31
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[7]~2_combout ),
	.asdata(vcc),
	.clrn(\SW[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N22
cycloneive_lcell_comb \VGA|controller|Add1~16 (
// Equation(s):
// \VGA|controller|Add1~16_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|Add1~15  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|Add1~15  & VCC))
// \VGA|controller|Add1~17  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|Add1~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~15 ),
	.combout(\VGA|controller|Add1~16_combout ),
	.cout(\VGA|controller|Add1~17 ));
// synopsys translate_off
defparam \VGA|controller|Add1~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N28
cycloneive_lcell_comb \VGA|controller|yCounter[8]~1 (
// Equation(s):
// \VGA|controller|yCounter[8]~1_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~16_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [8]) # 
// ((\VGA|controller|Add1~16_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~16_combout ),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~1 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y41_N29
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[8]~1_combout ),
	.asdata(vcc),
	.clrn(\SW[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N24
cycloneive_lcell_comb \VGA|controller|Add1~18 (
// Equation(s):
// \VGA|controller|Add1~18_combout  = \VGA|controller|Add1~17  $ (\VGA|controller|yCounter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|yCounter [9]),
	.cin(\VGA|controller|Add1~17 ),
	.combout(\VGA|controller|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add1~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N2
cycloneive_lcell_comb \VGA|controller|yCounter[9]~10 (
// Equation(s):
// \VGA|controller|yCounter[9]~10_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~18_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [9]) # 
// ((\VGA|controller|Add1~18_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~18_combout ),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[9]~10 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y41_N3
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[9]~10_combout ),
	.asdata(vcc),
	.clrn(\SW[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N10
cycloneive_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = (!\VGA|controller|yCounter [7] & (!\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [9] & !\VGA|controller|yCounter [8])))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(\VGA|controller|yCounter [6]),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|yCounter [8]),
	.cin(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .lut_mask = 16'h0010;
defparam \VGA|controller|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N8
cycloneive_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = (\VGA|controller|yCounter [2] & !\VGA|controller|yCounter [5])

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [2]),
	.datac(\VGA|controller|yCounter [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .lut_mask = 16'h0C0C;
defparam \VGA|controller|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N6
cycloneive_lcell_comb \VGA|controller|Add1~0 (
// Equation(s):
// \VGA|controller|Add1~0_combout  = \VGA|controller|yCounter [0] $ (VCC)
// \VGA|controller|Add1~1  = CARRY(\VGA|controller|yCounter [0])

	.dataa(\VGA|controller|yCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add1~0_combout ),
	.cout(\VGA|controller|Add1~1 ));
// synopsys translate_off
defparam \VGA|controller|Add1~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N14
cycloneive_lcell_comb \VGA|controller|yCounter[0]~9 (
// Equation(s):
// \VGA|controller|yCounter[0]~9_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [0] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~0_combout ) # 
// ((\VGA|controller|yCounter [0] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~0_combout ),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[0]~9 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N15
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[0]~9_combout ),
	.asdata(vcc),
	.clrn(\SW[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N12
cycloneive_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = (!\VGA|controller|yCounter [0] & (!\VGA|controller|yCounter [1] & (\VGA|controller|yCounter [3] & !\VGA|controller|yCounter [4])))

	.dataa(\VGA|controller|yCounter [0]),
	.datab(\VGA|controller|yCounter [1]),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|yCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .lut_mask = 16'h0010;
defparam \VGA|controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N14
cycloneive_lcell_comb \VGA|controller|yCounter[8]~0 (
// Equation(s):
// \VGA|controller|yCounter[8]~0_combout  = ((\VGA|controller|always1~1_combout  & (\VGA|controller|always1~2_combout  & \VGA|controller|always1~0_combout ))) # (!\VGA|controller|Equal0~2_combout )

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|always1~1_combout ),
	.datac(\VGA|controller|always1~2_combout ),
	.datad(\VGA|controller|always1~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~0 .lut_mask = 16'hD555;
defparam \VGA|controller|yCounter[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N8
cycloneive_lcell_comb \VGA|controller|Add1~2 (
// Equation(s):
// \VGA|controller|Add1~2_combout  = (\VGA|controller|yCounter [1] & (!\VGA|controller|Add1~1 )) # (!\VGA|controller|yCounter [1] & ((\VGA|controller|Add1~1 ) # (GND)))
// \VGA|controller|Add1~3  = CARRY((!\VGA|controller|Add1~1 ) # (!\VGA|controller|yCounter [1]))

	.dataa(\VGA|controller|yCounter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~1 ),
	.combout(\VGA|controller|Add1~2_combout ),
	.cout(\VGA|controller|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|Add1~2 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N0
cycloneive_lcell_comb \VGA|controller|yCounter[1]~8 (
// Equation(s):
// \VGA|controller|yCounter[1]~8_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [1] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~2_combout ) # 
// ((\VGA|controller|yCounter [1] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~2_combout ),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[1]~8 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N1
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[1]~8_combout ),
	.asdata(vcc),
	.clrn(\SW[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N2
cycloneive_lcell_comb \VGA|controller|yCounter[2]~7 (
// Equation(s):
// \VGA|controller|yCounter[2]~7_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~4_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [2]) # 
// ((\VGA|controller|Add1~4_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~4_combout ),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[2]~7 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y41_N3
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[2]~7_combout ),
	.asdata(vcc),
	.clrn(\SW[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N0
cycloneive_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = ((\VGA|controller|yCounter [4]) # (\VGA|controller|yCounter [0] $ (!\VGA|controller|yCounter [1]))) # (!\VGA|controller|yCounter [3])

	.dataa(\VGA|controller|yCounter [0]),
	.datab(\VGA|controller|yCounter [1]),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|yCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 16'hFF9F;
defparam \VGA|controller|VGA_VS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N6
cycloneive_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = (\VGA|controller|yCounter [5] & (\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [7] & \VGA|controller|yCounter [8])))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|yCounter [6]),
	.datac(\VGA|controller|yCounter [7]),
	.datad(\VGA|controller|yCounter [8]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 16'h8000;
defparam \VGA|controller|VGA_VS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N22
cycloneive_lcell_comb \VGA|controller|VGA_VS1~2 (
// Equation(s):
// \VGA|controller|VGA_VS1~2_combout  = (\VGA|controller|yCounter [2]) # ((\VGA|controller|yCounter [9]) # ((\VGA|controller|VGA_VS1~0_combout ) # (!\VGA|controller|VGA_VS1~1_combout )))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(\VGA|controller|yCounter [9]),
	.datac(\VGA|controller|VGA_VS1~0_combout ),
	.datad(\VGA|controller|VGA_VS1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~2 .lut_mask = 16'hFEFF;
defparam \VGA|controller|VGA_VS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y41_N23
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y41_N15
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_VS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N26
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = (!\VGA|controller|yCounter [9] & (((!\VGA|controller|xCounter [8] & !\VGA|controller|xCounter [7])) # (!\VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|xCounter [8]),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|xCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 16'h0507;
defparam \VGA|controller|VGA_BLANK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N24
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~1 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~1_combout  = (\VGA|controller|VGA_BLANK1~0_combout  & !\VGA|controller|VGA_VS1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|VGA_BLANK1~0_combout ),
	.datad(\VGA|controller|VGA_VS1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~1 .lut_mask = 16'h00F0;
defparam \VGA|controller|VGA_BLANK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y41_N25
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N12
cycloneive_lcell_comb \VGA|controller|VGA_BLANK~feeder (
// Equation(s):
// \VGA|controller|VGA_BLANK~feeder_combout  = \VGA|controller|VGA_BLANK1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|VGA_BLANK1~q ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK~feeder .lut_mask = 16'hFF00;
defparam \VGA|controller|VGA_BLANK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N13
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~0 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~0_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [2] $ (VCC))) # (!\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [2] & VCC))
// \VGA|controller|controller_translator|Add0~1  = CARRY((\VGA|controller|yCounter [4] & \VGA|controller|yCounter [2]))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|Add0~0_combout ),
	.cout(\VGA|controller|controller_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~2 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~2_combout  = (\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [3] & (\VGA|controller|controller_translator|Add0~1  & VCC)) # (!\VGA|controller|yCounter [3] & 
// (!\VGA|controller|controller_translator|Add0~1 )))) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [3] & (!\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|controller_translator|Add0~1 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~3  = CARRY((\VGA|controller|yCounter [5] & (!\VGA|controller|yCounter [3] & !\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [5] & ((!\VGA|controller|controller_translator|Add0~1 ) # 
// (!\VGA|controller|yCounter [3]))))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~1 ),
	.combout(\VGA|controller|controller_translator|Add0~2_combout ),
	.cout(\VGA|controller|controller_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~4 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~4_combout  = ((\VGA|controller|yCounter [4] $ (\VGA|controller|yCounter [6] $ (!\VGA|controller|controller_translator|Add0~3 )))) # (GND)
// \VGA|controller|controller_translator|Add0~5  = CARRY((\VGA|controller|yCounter [4] & ((\VGA|controller|yCounter [6]) # (!\VGA|controller|controller_translator|Add0~3 ))) # (!\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [6] & 
// !\VGA|controller|controller_translator|Add0~3 )))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~3 ),
	.combout(\VGA|controller|controller_translator|Add0~4_combout ),
	.cout(\VGA|controller|controller_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N22
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~6 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~6_combout  = (\VGA|controller|yCounter [7] & ((\VGA|controller|yCounter [5] & (\VGA|controller|controller_translator|Add0~5  & VCC)) # (!\VGA|controller|yCounter [5] & 
// (!\VGA|controller|controller_translator|Add0~5 )))) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|yCounter [5] & (!\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|controller_translator|Add0~5 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~7  = CARRY((\VGA|controller|yCounter [7] & (!\VGA|controller|yCounter [5] & !\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [7] & ((!\VGA|controller|controller_translator|Add0~5 ) # 
// (!\VGA|controller|yCounter [5]))))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~5 ),
	.combout(\VGA|controller|controller_translator|Add0~6_combout ),
	.cout(\VGA|controller|controller_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N24
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~8 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~8_combout  = ((\VGA|controller|yCounter [8] $ (\VGA|controller|yCounter [6] $ (!\VGA|controller|controller_translator|Add0~7 )))) # (GND)
// \VGA|controller|controller_translator|Add0~9  = CARRY((\VGA|controller|yCounter [8] & ((\VGA|controller|yCounter [6]) # (!\VGA|controller|controller_translator|Add0~7 ))) # (!\VGA|controller|yCounter [8] & (\VGA|controller|yCounter [6] & 
// !\VGA|controller|controller_translator|Add0~7 )))

	.dataa(\VGA|controller|yCounter [8]),
	.datab(\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~7 ),
	.combout(\VGA|controller|controller_translator|Add0~8_combout ),
	.cout(\VGA|controller|controller_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N26
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~10 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~10_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~9 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|controller_translator|Add0~9 ) # (GND)))
// \VGA|controller|controller_translator|Add0~11  = CARRY((!\VGA|controller|controller_translator|Add0~9 ) # (!\VGA|controller|yCounter [7]))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~9 ),
	.combout(\VGA|controller|controller_translator|Add0~10_combout ),
	.cout(\VGA|controller|controller_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N28
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~12 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~12_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|controller_translator|Add0~11  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|controller_translator|Add0~11  & VCC))
// \VGA|controller|controller_translator|Add0~13  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|controller_translator|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~11 ),
	.combout(\VGA|controller|controller_translator|Add0~12_combout ),
	.cout(\VGA|controller|controller_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N30
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~14 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~14_combout  = \VGA|controller|controller_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|controller_translator|Add0~13 ),
	.combout(\VGA|controller|controller_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|controller|controller_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N2
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[5]~0_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|xCounter [7] $ (VCC))) # (!\VGA|controller|yCounter [2] & (\VGA|controller|xCounter [7] & VCC))
// \VGA|controller|controller_translator|mem_address[5]~1  = CARRY((\VGA|controller|yCounter [2] & \VGA|controller|xCounter [7]))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(\VGA|controller|xCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|mem_address[5]~0_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N4
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[6]~2_combout  = (\VGA|controller|yCounter [3] & ((\VGA|controller|xCounter [8] & (\VGA|controller|controller_translator|mem_address[5]~1  & VCC)) # (!\VGA|controller|xCounter [8] & 
// (!\VGA|controller|controller_translator|mem_address[5]~1 )))) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|xCounter [8] & (!\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|xCounter [8] & 
// ((\VGA|controller|controller_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|controller|controller_translator|mem_address[6]~3  = CARRY((\VGA|controller|yCounter [3] & (!\VGA|controller|xCounter [8] & !\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|yCounter [3] & 
// ((!\VGA|controller|controller_translator|mem_address[5]~1 ) # (!\VGA|controller|xCounter [8]))))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|xCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[5]~1 ),
	.combout(\VGA|controller|controller_translator|mem_address[6]~2_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N6
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[7]~4_combout  = ((\VGA|controller|xCounter [9] $ (\VGA|controller|controller_translator|Add0~0_combout  $ (!\VGA|controller|controller_translator|mem_address[6]~3 )))) # (GND)
// \VGA|controller|controller_translator|mem_address[7]~5  = CARRY((\VGA|controller|xCounter [9] & ((\VGA|controller|controller_translator|Add0~0_combout ) # (!\VGA|controller|controller_translator|mem_address[6]~3 ))) # (!\VGA|controller|xCounter [9] & 
// (\VGA|controller|controller_translator|Add0~0_combout  & !\VGA|controller|controller_translator|mem_address[6]~3 )))

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|controller_translator|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[6]~3 ),
	.combout(\VGA|controller|controller_translator|mem_address[7]~4_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N8
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[8]~6_combout  = (\VGA|controller|controller_translator|Add0~2_combout  & (!\VGA|controller|controller_translator|mem_address[7]~5 )) # (!\VGA|controller|controller_translator|Add0~2_combout  & 
// ((\VGA|controller|controller_translator|mem_address[7]~5 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[8]~7  = CARRY((!\VGA|controller|controller_translator|mem_address[7]~5 ) # (!\VGA|controller|controller_translator|Add0~2_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[7]~5 ),
	.combout(\VGA|controller|controller_translator|mem_address[8]~6_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[8]~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N10
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[9]~8_combout  = (\VGA|controller|controller_translator|Add0~4_combout  & (\VGA|controller|controller_translator|mem_address[8]~7  $ (GND))) # (!\VGA|controller|controller_translator|Add0~4_combout  & 
// (!\VGA|controller|controller_translator|mem_address[8]~7  & VCC))
// \VGA|controller|controller_translator|mem_address[9]~9  = CARRY((\VGA|controller|controller_translator|Add0~4_combout  & !\VGA|controller|controller_translator|mem_address[8]~7 ))

	.dataa(\VGA|controller|controller_translator|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[8]~7 ),
	.combout(\VGA|controller|controller_translator|mem_address[9]~8_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[9]~8 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N12
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[10]~10_combout  = (\VGA|controller|controller_translator|Add0~6_combout  & (!\VGA|controller|controller_translator|mem_address[9]~9 )) # (!\VGA|controller|controller_translator|Add0~6_combout  & 
// ((\VGA|controller|controller_translator|mem_address[9]~9 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[10]~11  = CARRY((!\VGA|controller|controller_translator|mem_address[9]~9 ) # (!\VGA|controller|controller_translator|Add0~6_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[9]~9 ),
	.combout(\VGA|controller|controller_translator|mem_address[10]~10_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[10]~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[11]~12_combout  = (\VGA|controller|controller_translator|Add0~8_combout  & (\VGA|controller|controller_translator|mem_address[10]~11  $ (GND))) # (!\VGA|controller|controller_translator|Add0~8_combout  & 
// (!\VGA|controller|controller_translator|mem_address[10]~11  & VCC))
// \VGA|controller|controller_translator|mem_address[11]~13  = CARRY((\VGA|controller|controller_translator|Add0~8_combout  & !\VGA|controller|controller_translator|mem_address[10]~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[10]~11 ),
	.combout(\VGA|controller|controller_translator|mem_address[11]~12_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[11]~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[12]~14_combout  = (\VGA|controller|controller_translator|Add0~10_combout  & (!\VGA|controller|controller_translator|mem_address[11]~13 )) # (!\VGA|controller|controller_translator|Add0~10_combout  & 
// ((\VGA|controller|controller_translator|mem_address[11]~13 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[12]~15  = CARRY((!\VGA|controller|controller_translator|mem_address[11]~13 ) # (!\VGA|controller|controller_translator|Add0~10_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[11]~13 ),
	.combout(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[12]~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[13]~16_combout  = (\VGA|controller|controller_translator|Add0~12_combout  & (\VGA|controller|controller_translator|mem_address[12]~15  $ (GND))) # (!\VGA|controller|controller_translator|Add0~12_combout  & 
// (!\VGA|controller|controller_translator|mem_address[12]~15  & VCC))
// \VGA|controller|controller_translator|mem_address[13]~17  = CARRY((\VGA|controller|controller_translator|Add0~12_combout  & !\VGA|controller|controller_translator|mem_address[12]~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[12]~15 ),
	.combout(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[13]~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[14]~18_combout  = \VGA|controller|controller_translator|Add0~14_combout  $ (\VGA|controller|controller_translator|mem_address[13]~17 )

	.dataa(\VGA|controller|controller_translator|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|controller_translator|mem_address[13]~17 ),
	.combout(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[14]~18 .lut_mask = 16'h5A5A;
defparam \VGA|controller|controller_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y41_N21
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N24
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout  = \VGA|VideoMemory|auto_generated|address_reg_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y41_N25
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N6
cycloneive_lcell_comb \timertenth|Add0~0 (
// Equation(s):
// \timertenth|Add0~0_combout  = \timertenth|count [0] $ (VCC)
// \timertenth|Add0~1  = CARRY(\timertenth|count [0])

	.dataa(gnd),
	.datab(\timertenth|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\timertenth|Add0~0_combout ),
	.cout(\timertenth|Add0~1 ));
// synopsys translate_off
defparam \timertenth|Add0~0 .lut_mask = 16'h33CC;
defparam \timertenth|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N18
cycloneive_lcell_comb \timertenth|count~0 (
// Equation(s):
// \timertenth|count~0_combout  = (\timertenth|Add0~0_combout  & (((!\timertenth|Equal0~5_combout ) # (!\timertenth|Equal0~4_combout )) # (!\timertenth|Equal0~7_combout )))

	.dataa(\timertenth|Equal0~7_combout ),
	.datab(\timertenth|Equal0~4_combout ),
	.datac(\timertenth|Equal0~5_combout ),
	.datad(\timertenth|Add0~0_combout ),
	.cin(gnd),
	.combout(\timertenth|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \timertenth|count~0 .lut_mask = 16'h7F00;
defparam \timertenth|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y36_N19
dffeas \timertenth|count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\timertenth|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timertenth|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \timertenth|count[0] .is_wysiwyg = "true";
defparam \timertenth|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N8
cycloneive_lcell_comb \timertenth|Add0~2 (
// Equation(s):
// \timertenth|Add0~2_combout  = (\timertenth|count [1] & (!\timertenth|Add0~1 )) # (!\timertenth|count [1] & ((\timertenth|Add0~1 ) # (GND)))
// \timertenth|Add0~3  = CARRY((!\timertenth|Add0~1 ) # (!\timertenth|count [1]))

	.dataa(gnd),
	.datab(\timertenth|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timertenth|Add0~1 ),
	.combout(\timertenth|Add0~2_combout ),
	.cout(\timertenth|Add0~3 ));
// synopsys translate_off
defparam \timertenth|Add0~2 .lut_mask = 16'h3C3F;
defparam \timertenth|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y36_N9
dffeas \timertenth|count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\timertenth|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timertenth|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \timertenth|count[1] .is_wysiwyg = "true";
defparam \timertenth|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N10
cycloneive_lcell_comb \timertenth|Add0~4 (
// Equation(s):
// \timertenth|Add0~4_combout  = (\timertenth|count [2] & (\timertenth|Add0~3  $ (GND))) # (!\timertenth|count [2] & (!\timertenth|Add0~3  & VCC))
// \timertenth|Add0~5  = CARRY((\timertenth|count [2] & !\timertenth|Add0~3 ))

	.dataa(\timertenth|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timertenth|Add0~3 ),
	.combout(\timertenth|Add0~4_combout ),
	.cout(\timertenth|Add0~5 ));
// synopsys translate_off
defparam \timertenth|Add0~4 .lut_mask = 16'hA50A;
defparam \timertenth|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y36_N11
dffeas \timertenth|count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\timertenth|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timertenth|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \timertenth|count[2] .is_wysiwyg = "true";
defparam \timertenth|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N12
cycloneive_lcell_comb \timertenth|Add0~6 (
// Equation(s):
// \timertenth|Add0~6_combout  = (\timertenth|count [3] & (!\timertenth|Add0~5 )) # (!\timertenth|count [3] & ((\timertenth|Add0~5 ) # (GND)))
// \timertenth|Add0~7  = CARRY((!\timertenth|Add0~5 ) # (!\timertenth|count [3]))

	.dataa(\timertenth|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timertenth|Add0~5 ),
	.combout(\timertenth|Add0~6_combout ),
	.cout(\timertenth|Add0~7 ));
// synopsys translate_off
defparam \timertenth|Add0~6 .lut_mask = 16'h5A5F;
defparam \timertenth|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y36_N13
dffeas \timertenth|count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\timertenth|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timertenth|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \timertenth|count[3] .is_wysiwyg = "true";
defparam \timertenth|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N14
cycloneive_lcell_comb \timertenth|Add0~8 (
// Equation(s):
// \timertenth|Add0~8_combout  = (\timertenth|count [4] & (\timertenth|Add0~7  $ (GND))) # (!\timertenth|count [4] & (!\timertenth|Add0~7  & VCC))
// \timertenth|Add0~9  = CARRY((\timertenth|count [4] & !\timertenth|Add0~7 ))

	.dataa(gnd),
	.datab(\timertenth|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timertenth|Add0~7 ),
	.combout(\timertenth|Add0~8_combout ),
	.cout(\timertenth|Add0~9 ));
// synopsys translate_off
defparam \timertenth|Add0~8 .lut_mask = 16'hC30C;
defparam \timertenth|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y36_N15
dffeas \timertenth|count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\timertenth|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timertenth|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \timertenth|count[4] .is_wysiwyg = "true";
defparam \timertenth|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N16
cycloneive_lcell_comb \timertenth|Add0~10 (
// Equation(s):
// \timertenth|Add0~10_combout  = (\timertenth|count [5] & (!\timertenth|Add0~9 )) # (!\timertenth|count [5] & ((\timertenth|Add0~9 ) # (GND)))
// \timertenth|Add0~11  = CARRY((!\timertenth|Add0~9 ) # (!\timertenth|count [5]))

	.dataa(\timertenth|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timertenth|Add0~9 ),
	.combout(\timertenth|Add0~10_combout ),
	.cout(\timertenth|Add0~11 ));
// synopsys translate_off
defparam \timertenth|Add0~10 .lut_mask = 16'h5A5F;
defparam \timertenth|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N12
cycloneive_lcell_comb \timertenth|count~1 (
// Equation(s):
// \timertenth|count~1_combout  = (\timertenth|Add0~10_combout  & (((!\timertenth|Equal0~5_combout ) # (!\timertenth|Equal0~4_combout )) # (!\timertenth|Equal0~7_combout )))

	.dataa(\timertenth|Equal0~7_combout ),
	.datab(\timertenth|Equal0~4_combout ),
	.datac(\timertenth|Equal0~5_combout ),
	.datad(\timertenth|Add0~10_combout ),
	.cin(gnd),
	.combout(\timertenth|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \timertenth|count~1 .lut_mask = 16'h7F00;
defparam \timertenth|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y36_N13
dffeas \timertenth|count[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\timertenth|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timertenth|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \timertenth|count[5] .is_wysiwyg = "true";
defparam \timertenth|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N18
cycloneive_lcell_comb \timertenth|Add0~12 (
// Equation(s):
// \timertenth|Add0~12_combout  = (\timertenth|count [6] & (\timertenth|Add0~11  $ (GND))) # (!\timertenth|count [6] & (!\timertenth|Add0~11  & VCC))
// \timertenth|Add0~13  = CARRY((\timertenth|count [6] & !\timertenth|Add0~11 ))

	.dataa(gnd),
	.datab(\timertenth|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timertenth|Add0~11 ),
	.combout(\timertenth|Add0~12_combout ),
	.cout(\timertenth|Add0~13 ));
// synopsys translate_off
defparam \timertenth|Add0~12 .lut_mask = 16'hC30C;
defparam \timertenth|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y36_N19
dffeas \timertenth|count[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\timertenth|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timertenth|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \timertenth|count[6] .is_wysiwyg = "true";
defparam \timertenth|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N20
cycloneive_lcell_comb \timertenth|Add0~14 (
// Equation(s):
// \timertenth|Add0~14_combout  = (\timertenth|count [7] & (!\timertenth|Add0~13 )) # (!\timertenth|count [7] & ((\timertenth|Add0~13 ) # (GND)))
// \timertenth|Add0~15  = CARRY((!\timertenth|Add0~13 ) # (!\timertenth|count [7]))

	.dataa(\timertenth|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timertenth|Add0~13 ),
	.combout(\timertenth|Add0~14_combout ),
	.cout(\timertenth|Add0~15 ));
// synopsys translate_off
defparam \timertenth|Add0~14 .lut_mask = 16'h5A5F;
defparam \timertenth|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N22
cycloneive_lcell_comb \timertenth|Add0~16 (
// Equation(s):
// \timertenth|Add0~16_combout  = (\timertenth|count [8] & (\timertenth|Add0~15  $ (GND))) # (!\timertenth|count [8] & (!\timertenth|Add0~15  & VCC))
// \timertenth|Add0~17  = CARRY((\timertenth|count [8] & !\timertenth|Add0~15 ))

	.dataa(\timertenth|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timertenth|Add0~15 ),
	.combout(\timertenth|Add0~16_combout ),
	.cout(\timertenth|Add0~17 ));
// synopsys translate_off
defparam \timertenth|Add0~16 .lut_mask = 16'hA50A;
defparam \timertenth|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N16
cycloneive_lcell_comb \timertenth|count~3 (
// Equation(s):
// \timertenth|count~3_combout  = (\timertenth|Add0~16_combout  & (((!\timertenth|Equal0~5_combout ) # (!\timertenth|Equal0~4_combout )) # (!\timertenth|Equal0~7_combout )))

	.dataa(\timertenth|Equal0~7_combout ),
	.datab(\timertenth|Equal0~4_combout ),
	.datac(\timertenth|Equal0~5_combout ),
	.datad(\timertenth|Add0~16_combout ),
	.cin(gnd),
	.combout(\timertenth|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \timertenth|count~3 .lut_mask = 16'h7F00;
defparam \timertenth|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y36_N17
dffeas \timertenth|count[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\timertenth|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timertenth|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \timertenth|count[8] .is_wysiwyg = "true";
defparam \timertenth|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N24
cycloneive_lcell_comb \timertenth|Add0~18 (
// Equation(s):
// \timertenth|Add0~18_combout  = (\timertenth|count [9] & (!\timertenth|Add0~17 )) # (!\timertenth|count [9] & ((\timertenth|Add0~17 ) # (GND)))
// \timertenth|Add0~19  = CARRY((!\timertenth|Add0~17 ) # (!\timertenth|count [9]))

	.dataa(gnd),
	.datab(\timertenth|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timertenth|Add0~17 ),
	.combout(\timertenth|Add0~18_combout ),
	.cout(\timertenth|Add0~19 ));
// synopsys translate_off
defparam \timertenth|Add0~18 .lut_mask = 16'h3C3F;
defparam \timertenth|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y36_N25
dffeas \timertenth|count[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\timertenth|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timertenth|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \timertenth|count[9] .is_wysiwyg = "true";
defparam \timertenth|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N26
cycloneive_lcell_comb \timertenth|Add0~20 (
// Equation(s):
// \timertenth|Add0~20_combout  = (\timertenth|count [10] & (\timertenth|Add0~19  $ (GND))) # (!\timertenth|count [10] & (!\timertenth|Add0~19  & VCC))
// \timertenth|Add0~21  = CARRY((\timertenth|count [10] & !\timertenth|Add0~19 ))

	.dataa(\timertenth|count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timertenth|Add0~19 ),
	.combout(\timertenth|Add0~20_combout ),
	.cout(\timertenth|Add0~21 ));
// synopsys translate_off
defparam \timertenth|Add0~20 .lut_mask = 16'hA50A;
defparam \timertenth|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N26
cycloneive_lcell_comb \timertenth|count~4 (
// Equation(s):
// \timertenth|count~4_combout  = (\timertenth|Add0~20_combout  & (((!\timertenth|Equal0~4_combout ) # (!\timertenth|Equal0~5_combout )) # (!\timertenth|Equal0~7_combout )))

	.dataa(\timertenth|Equal0~7_combout ),
	.datab(\timertenth|Equal0~5_combout ),
	.datac(\timertenth|Add0~20_combout ),
	.datad(\timertenth|Equal0~4_combout ),
	.cin(gnd),
	.combout(\timertenth|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \timertenth|count~4 .lut_mask = 16'h70F0;
defparam \timertenth|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y36_N27
dffeas \timertenth|count[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\timertenth|count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timertenth|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \timertenth|count[10] .is_wysiwyg = "true";
defparam \timertenth|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N28
cycloneive_lcell_comb \timertenth|Add0~22 (
// Equation(s):
// \timertenth|Add0~22_combout  = (\timertenth|count [11] & (!\timertenth|Add0~21 )) # (!\timertenth|count [11] & ((\timertenth|Add0~21 ) # (GND)))
// \timertenth|Add0~23  = CARRY((!\timertenth|Add0~21 ) # (!\timertenth|count [11]))

	.dataa(gnd),
	.datab(\timertenth|count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timertenth|Add0~21 ),
	.combout(\timertenth|Add0~22_combout ),
	.cout(\timertenth|Add0~23 ));
// synopsys translate_off
defparam \timertenth|Add0~22 .lut_mask = 16'h3C3F;
defparam \timertenth|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y36_N29
dffeas \timertenth|count[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\timertenth|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timertenth|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \timertenth|count[11] .is_wysiwyg = "true";
defparam \timertenth|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N30
cycloneive_lcell_comb \timertenth|Add0~24 (
// Equation(s):
// \timertenth|Add0~24_combout  = (\timertenth|count [12] & (\timertenth|Add0~23  $ (GND))) # (!\timertenth|count [12] & (!\timertenth|Add0~23  & VCC))
// \timertenth|Add0~25  = CARRY((\timertenth|count [12] & !\timertenth|Add0~23 ))

	.dataa(\timertenth|count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timertenth|Add0~23 ),
	.combout(\timertenth|Add0~24_combout ),
	.cout(\timertenth|Add0~25 ));
// synopsys translate_off
defparam \timertenth|Add0~24 .lut_mask = 16'hA50A;
defparam \timertenth|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y36_N31
dffeas \timertenth|count[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\timertenth|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timertenth|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \timertenth|count[12] .is_wysiwyg = "true";
defparam \timertenth|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N0
cycloneive_lcell_comb \timertenth|Add0~26 (
// Equation(s):
// \timertenth|Add0~26_combout  = (\timertenth|count [13] & (!\timertenth|Add0~25 )) # (!\timertenth|count [13] & ((\timertenth|Add0~25 ) # (GND)))
// \timertenth|Add0~27  = CARRY((!\timertenth|Add0~25 ) # (!\timertenth|count [13]))

	.dataa(\timertenth|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timertenth|Add0~25 ),
	.combout(\timertenth|Add0~26_combout ),
	.cout(\timertenth|Add0~27 ));
// synopsys translate_off
defparam \timertenth|Add0~26 .lut_mask = 16'h5A5F;
defparam \timertenth|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N12
cycloneive_lcell_comb \timertenth|count~5 (
// Equation(s):
// \timertenth|count~5_combout  = (\timertenth|Add0~26_combout  & (((!\timertenth|Equal0~4_combout ) # (!\timertenth|Equal0~7_combout )) # (!\timertenth|Equal0~5_combout )))

	.dataa(\timertenth|Equal0~5_combout ),
	.datab(\timertenth|Equal0~7_combout ),
	.datac(\timertenth|Add0~26_combout ),
	.datad(\timertenth|Equal0~4_combout ),
	.cin(gnd),
	.combout(\timertenth|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \timertenth|count~5 .lut_mask = 16'h70F0;
defparam \timertenth|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N13
dffeas \timertenth|count[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\timertenth|count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timertenth|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \timertenth|count[13] .is_wysiwyg = "true";
defparam \timertenth|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N2
cycloneive_lcell_comb \timertenth|Add0~28 (
// Equation(s):
// \timertenth|Add0~28_combout  = (\timertenth|count [14] & (\timertenth|Add0~27  $ (GND))) # (!\timertenth|count [14] & (!\timertenth|Add0~27  & VCC))
// \timertenth|Add0~29  = CARRY((\timertenth|count [14] & !\timertenth|Add0~27 ))

	.dataa(gnd),
	.datab(\timertenth|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timertenth|Add0~27 ),
	.combout(\timertenth|Add0~28_combout ),
	.cout(\timertenth|Add0~29 ));
// synopsys translate_off
defparam \timertenth|Add0~28 .lut_mask = 16'hC30C;
defparam \timertenth|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y35_N3
dffeas \timertenth|count[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\timertenth|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timertenth|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \timertenth|count[14] .is_wysiwyg = "true";
defparam \timertenth|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N4
cycloneive_lcell_comb \timertenth|Add0~30 (
// Equation(s):
// \timertenth|Add0~30_combout  = (\timertenth|count [15] & (!\timertenth|Add0~29 )) # (!\timertenth|count [15] & ((\timertenth|Add0~29 ) # (GND)))
// \timertenth|Add0~31  = CARRY((!\timertenth|Add0~29 ) # (!\timertenth|count [15]))

	.dataa(gnd),
	.datab(\timertenth|count [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timertenth|Add0~29 ),
	.combout(\timertenth|Add0~30_combout ),
	.cout(\timertenth|Add0~31 ));
// synopsys translate_off
defparam \timertenth|Add0~30 .lut_mask = 16'h3C3F;
defparam \timertenth|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y35_N5
dffeas \timertenth|count[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\timertenth|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timertenth|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \timertenth|count[15] .is_wysiwyg = "true";
defparam \timertenth|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N6
cycloneive_lcell_comb \timertenth|Add0~32 (
// Equation(s):
// \timertenth|Add0~32_combout  = (\timertenth|count [16] & (\timertenth|Add0~31  $ (GND))) # (!\timertenth|count [16] & (!\timertenth|Add0~31  & VCC))
// \timertenth|Add0~33  = CARRY((\timertenth|count [16] & !\timertenth|Add0~31 ))

	.dataa(\timertenth|count [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timertenth|Add0~31 ),
	.combout(\timertenth|Add0~32_combout ),
	.cout(\timertenth|Add0~33 ));
// synopsys translate_off
defparam \timertenth|Add0~32 .lut_mask = 16'hA50A;
defparam \timertenth|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y35_N7
dffeas \timertenth|count[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\timertenth|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timertenth|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \timertenth|count[16] .is_wysiwyg = "true";
defparam \timertenth|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N8
cycloneive_lcell_comb \timertenth|Add0~34 (
// Equation(s):
// \timertenth|Add0~34_combout  = (\timertenth|count [17] & (!\timertenth|Add0~33 )) # (!\timertenth|count [17] & ((\timertenth|Add0~33 ) # (GND)))
// \timertenth|Add0~35  = CARRY((!\timertenth|Add0~33 ) # (!\timertenth|count [17]))

	.dataa(gnd),
	.datab(\timertenth|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timertenth|Add0~33 ),
	.combout(\timertenth|Add0~34_combout ),
	.cout(\timertenth|Add0~35 ));
// synopsys translate_off
defparam \timertenth|Add0~34 .lut_mask = 16'h3C3F;
defparam \timertenth|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N6
cycloneive_lcell_comb \timertenth|count~6 (
// Equation(s):
// \timertenth|count~6_combout  = (\timertenth|Add0~34_combout  & (((!\timertenth|Equal0~4_combout ) # (!\timertenth|Equal0~7_combout )) # (!\timertenth|Equal0~5_combout )))

	.dataa(\timertenth|Equal0~5_combout ),
	.datab(\timertenth|Equal0~7_combout ),
	.datac(\timertenth|Add0~34_combout ),
	.datad(\timertenth|Equal0~4_combout ),
	.cin(gnd),
	.combout(\timertenth|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \timertenth|count~6 .lut_mask = 16'h70F0;
defparam \timertenth|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N7
dffeas \timertenth|count[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\timertenth|count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timertenth|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \timertenth|count[17] .is_wysiwyg = "true";
defparam \timertenth|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N10
cycloneive_lcell_comb \timertenth|Add0~36 (
// Equation(s):
// \timertenth|Add0~36_combout  = (\timertenth|count [18] & (\timertenth|Add0~35  $ (GND))) # (!\timertenth|count [18] & (!\timertenth|Add0~35  & VCC))
// \timertenth|Add0~37  = CARRY((\timertenth|count [18] & !\timertenth|Add0~35 ))

	.dataa(\timertenth|count [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timertenth|Add0~35 ),
	.combout(\timertenth|Add0~36_combout ),
	.cout(\timertenth|Add0~37 ));
// synopsys translate_off
defparam \timertenth|Add0~36 .lut_mask = 16'hA50A;
defparam \timertenth|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N8
cycloneive_lcell_comb \timertenth|count~7 (
// Equation(s):
// \timertenth|count~7_combout  = (\timertenth|Add0~36_combout  & (((!\timertenth|Equal0~4_combout ) # (!\timertenth|Equal0~7_combout )) # (!\timertenth|Equal0~5_combout )))

	.dataa(\timertenth|Equal0~5_combout ),
	.datab(\timertenth|Equal0~7_combout ),
	.datac(\timertenth|Add0~36_combout ),
	.datad(\timertenth|Equal0~4_combout ),
	.cin(gnd),
	.combout(\timertenth|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \timertenth|count~7 .lut_mask = 16'h70F0;
defparam \timertenth|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N9
dffeas \timertenth|count[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\timertenth|count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timertenth|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \timertenth|count[18] .is_wysiwyg = "true";
defparam \timertenth|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N12
cycloneive_lcell_comb \timertenth|Add0~38 (
// Equation(s):
// \timertenth|Add0~38_combout  = (\timertenth|count [19] & (!\timertenth|Add0~37 )) # (!\timertenth|count [19] & ((\timertenth|Add0~37 ) # (GND)))
// \timertenth|Add0~39  = CARRY((!\timertenth|Add0~37 ) # (!\timertenth|count [19]))

	.dataa(\timertenth|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timertenth|Add0~37 ),
	.combout(\timertenth|Add0~38_combout ),
	.cout(\timertenth|Add0~39 ));
// synopsys translate_off
defparam \timertenth|Add0~38 .lut_mask = 16'h5A5F;
defparam \timertenth|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y35_N13
dffeas \timertenth|count[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\timertenth|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timertenth|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \timertenth|count[19] .is_wysiwyg = "true";
defparam \timertenth|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N26
cycloneive_lcell_comb \timertenth|Equal0~5 (
// Equation(s):
// \timertenth|Equal0~5_combout  = (\timertenth|count [17] & (\timertenth|count [18] & (!\timertenth|count [19] & !\timertenth|count [16])))

	.dataa(\timertenth|count [17]),
	.datab(\timertenth|count [18]),
	.datac(\timertenth|count [19]),
	.datad(\timertenth|count [16]),
	.cin(gnd),
	.combout(\timertenth|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \timertenth|Equal0~5 .lut_mask = 16'h0008;
defparam \timertenth|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N10
cycloneive_lcell_comb \timertenth|count~2 (
// Equation(s):
// \timertenth|count~2_combout  = (\timertenth|Add0~14_combout  & (((!\timertenth|Equal0~4_combout ) # (!\timertenth|Equal0~5_combout )) # (!\timertenth|Equal0~7_combout )))

	.dataa(\timertenth|Equal0~7_combout ),
	.datab(\timertenth|Equal0~5_combout ),
	.datac(\timertenth|Add0~14_combout ),
	.datad(\timertenth|Equal0~4_combout ),
	.cin(gnd),
	.combout(\timertenth|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \timertenth|count~2 .lut_mask = 16'h70F0;
defparam \timertenth|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y36_N11
dffeas \timertenth|count[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\timertenth|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timertenth|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \timertenth|count[7] .is_wysiwyg = "true";
defparam \timertenth|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N2
cycloneive_lcell_comb \timertenth|Equal0~1 (
// Equation(s):
// \timertenth|Equal0~1_combout  = (\timertenth|count [7] & (!\timertenth|count [6] & (!\timertenth|count [4] & \timertenth|count [5])))

	.dataa(\timertenth|count [7]),
	.datab(\timertenth|count [6]),
	.datac(\timertenth|count [4]),
	.datad(\timertenth|count [5]),
	.cin(gnd),
	.combout(\timertenth|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \timertenth|Equal0~1 .lut_mask = 16'h0200;
defparam \timertenth|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N0
cycloneive_lcell_comb \timertenth|Equal0~2 (
// Equation(s):
// \timertenth|Equal0~2_combout  = (\timertenth|count [10] & (!\timertenth|count [11] & (\timertenth|count [8] & !\timertenth|count [9])))

	.dataa(\timertenth|count [10]),
	.datab(\timertenth|count [11]),
	.datac(\timertenth|count [8]),
	.datad(\timertenth|count [9]),
	.cin(gnd),
	.combout(\timertenth|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \timertenth|Equal0~2 .lut_mask = 16'h0020;
defparam \timertenth|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N28
cycloneive_lcell_comb \timertenth|Equal0~3 (
// Equation(s):
// \timertenth|Equal0~3_combout  = (\timertenth|count [13] & (!\timertenth|count [15] & (!\timertenth|count [12] & !\timertenth|count [14])))

	.dataa(\timertenth|count [13]),
	.datab(\timertenth|count [15]),
	.datac(\timertenth|count [12]),
	.datad(\timertenth|count [14]),
	.cin(gnd),
	.combout(\timertenth|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \timertenth|Equal0~3 .lut_mask = 16'h0002;
defparam \timertenth|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N4
cycloneive_lcell_comb \timertenth|Equal0~0 (
// Equation(s):
// \timertenth|Equal0~0_combout  = (!\timertenth|count [2] & (!\timertenth|count [0] & (!\timertenth|count [1] & !\timertenth|count [3])))

	.dataa(\timertenth|count [2]),
	.datab(\timertenth|count [0]),
	.datac(\timertenth|count [1]),
	.datad(\timertenth|count [3]),
	.cin(gnd),
	.combout(\timertenth|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \timertenth|Equal0~0 .lut_mask = 16'h0001;
defparam \timertenth|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N28
cycloneive_lcell_comb \timertenth|Equal0~4 (
// Equation(s):
// \timertenth|Equal0~4_combout  = (\timertenth|Equal0~1_combout  & (\timertenth|Equal0~2_combout  & (\timertenth|Equal0~3_combout  & \timertenth|Equal0~0_combout )))

	.dataa(\timertenth|Equal0~1_combout ),
	.datab(\timertenth|Equal0~2_combout ),
	.datac(\timertenth|Equal0~3_combout ),
	.datad(\timertenth|Equal0~0_combout ),
	.cin(gnd),
	.combout(\timertenth|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \timertenth|Equal0~4 .lut_mask = 16'h8000;
defparam \timertenth|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N14
cycloneive_lcell_comb \timertenth|Add0~40 (
// Equation(s):
// \timertenth|Add0~40_combout  = (\timertenth|count [20] & (\timertenth|Add0~39  $ (GND))) # (!\timertenth|count [20] & (!\timertenth|Add0~39  & VCC))
// \timertenth|Add0~41  = CARRY((\timertenth|count [20] & !\timertenth|Add0~39 ))

	.dataa(gnd),
	.datab(\timertenth|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timertenth|Add0~39 ),
	.combout(\timertenth|Add0~40_combout ),
	.cout(\timertenth|Add0~41 ));
// synopsys translate_off
defparam \timertenth|Add0~40 .lut_mask = 16'hC30C;
defparam \timertenth|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y35_N15
dffeas \timertenth|count[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\timertenth|Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timertenth|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \timertenth|count[20] .is_wysiwyg = "true";
defparam \timertenth|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N16
cycloneive_lcell_comb \timertenth|Add0~42 (
// Equation(s):
// \timertenth|Add0~42_combout  = (\timertenth|count [21] & (!\timertenth|Add0~41 )) # (!\timertenth|count [21] & ((\timertenth|Add0~41 ) # (GND)))
// \timertenth|Add0~43  = CARRY((!\timertenth|Add0~41 ) # (!\timertenth|count [21]))

	.dataa(\timertenth|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timertenth|Add0~41 ),
	.combout(\timertenth|Add0~42_combout ),
	.cout(\timertenth|Add0~43 ));
// synopsys translate_off
defparam \timertenth|Add0~42 .lut_mask = 16'h5A5F;
defparam \timertenth|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N16
cycloneive_lcell_comb \timertenth|count~8 (
// Equation(s):
// \timertenth|count~8_combout  = (\timertenth|Add0~42_combout  & (((!\timertenth|Equal0~5_combout ) # (!\timertenth|Equal0~7_combout )) # (!\timertenth|Equal0~4_combout )))

	.dataa(\timertenth|Equal0~4_combout ),
	.datab(\timertenth|Equal0~7_combout ),
	.datac(\timertenth|Equal0~5_combout ),
	.datad(\timertenth|Add0~42_combout ),
	.cin(gnd),
	.combout(\timertenth|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \timertenth|count~8 .lut_mask = 16'h7F00;
defparam \timertenth|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N17
dffeas \timertenth|count[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\timertenth|count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timertenth|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \timertenth|count[21] .is_wysiwyg = "true";
defparam \timertenth|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N18
cycloneive_lcell_comb \timertenth|Add0~44 (
// Equation(s):
// \timertenth|Add0~44_combout  = (\timertenth|count [22] & (\timertenth|Add0~43  $ (GND))) # (!\timertenth|count [22] & (!\timertenth|Add0~43  & VCC))
// \timertenth|Add0~45  = CARRY((\timertenth|count [22] & !\timertenth|Add0~43 ))

	.dataa(gnd),
	.datab(\timertenth|count [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timertenth|Add0~43 ),
	.combout(\timertenth|Add0~44_combout ),
	.cout(\timertenth|Add0~45 ));
// synopsys translate_off
defparam \timertenth|Add0~44 .lut_mask = 16'hC30C;
defparam \timertenth|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y35_N19
dffeas \timertenth|count[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\timertenth|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timertenth|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \timertenth|count[22] .is_wysiwyg = "true";
defparam \timertenth|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N20
cycloneive_lcell_comb \timertenth|Add0~46 (
// Equation(s):
// \timertenth|Add0~46_combout  = (\timertenth|count [23] & (!\timertenth|Add0~45 )) # (!\timertenth|count [23] & ((\timertenth|Add0~45 ) # (GND)))
// \timertenth|Add0~47  = CARRY((!\timertenth|Add0~45 ) # (!\timertenth|count [23]))

	.dataa(gnd),
	.datab(\timertenth|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timertenth|Add0~45 ),
	.combout(\timertenth|Add0~46_combout ),
	.cout(\timertenth|Add0~47 ));
// synopsys translate_off
defparam \timertenth|Add0~46 .lut_mask = 16'h3C3F;
defparam \timertenth|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y35_N21
dffeas \timertenth|count[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\timertenth|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timertenth|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \timertenth|count[23] .is_wysiwyg = "true";
defparam \timertenth|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N22
cycloneive_lcell_comb \timertenth|Add0~48 (
// Equation(s):
// \timertenth|Add0~48_combout  = (\timertenth|count [24] & (\timertenth|Add0~47  $ (GND))) # (!\timertenth|count [24] & (!\timertenth|Add0~47  & VCC))
// \timertenth|Add0~49  = CARRY((\timertenth|count [24] & !\timertenth|Add0~47 ))

	.dataa(\timertenth|count [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timertenth|Add0~47 ),
	.combout(\timertenth|Add0~48_combout ),
	.cout(\timertenth|Add0~49 ));
// synopsys translate_off
defparam \timertenth|Add0~48 .lut_mask = 16'hA50A;
defparam \timertenth|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y35_N23
dffeas \timertenth|count[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\timertenth|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timertenth|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \timertenth|count[24] .is_wysiwyg = "true";
defparam \timertenth|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N24
cycloneive_lcell_comb \timertenth|Add0~50 (
// Equation(s):
// \timertenth|Add0~50_combout  = (\timertenth|count [25] & (!\timertenth|Add0~49 )) # (!\timertenth|count [25] & ((\timertenth|Add0~49 ) # (GND)))
// \timertenth|Add0~51  = CARRY((!\timertenth|Add0~49 ) # (!\timertenth|count [25]))

	.dataa(gnd),
	.datab(\timertenth|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timertenth|Add0~49 ),
	.combout(\timertenth|Add0~50_combout ),
	.cout(\timertenth|Add0~51 ));
// synopsys translate_off
defparam \timertenth|Add0~50 .lut_mask = 16'h3C3F;
defparam \timertenth|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y35_N25
dffeas \timertenth|count[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\timertenth|Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timertenth|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \timertenth|count[25] .is_wysiwyg = "true";
defparam \timertenth|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N26
cycloneive_lcell_comb \timertenth|Add0~52 (
// Equation(s):
// \timertenth|Add0~52_combout  = \timertenth|count [26] $ (!\timertenth|Add0~51 )

	.dataa(\timertenth|count [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\timertenth|Add0~51 ),
	.combout(\timertenth|Add0~52_combout ),
	.cout());
// synopsys translate_off
defparam \timertenth|Add0~52 .lut_mask = 16'hA5A5;
defparam \timertenth|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y35_N27
dffeas \timertenth|count[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\timertenth|Add0~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timertenth|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \timertenth|count[26] .is_wysiwyg = "true";
defparam \timertenth|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N30
cycloneive_lcell_comb \timertenth|Equal0~6 (
// Equation(s):
// \timertenth|Equal0~6_combout  = (\timertenth|count [21] & (!\timertenth|count [23] & (!\timertenth|count [20] & !\timertenth|count [22])))

	.dataa(\timertenth|count [21]),
	.datab(\timertenth|count [23]),
	.datac(\timertenth|count [20]),
	.datad(\timertenth|count [22]),
	.cin(gnd),
	.combout(\timertenth|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \timertenth|Equal0~6 .lut_mask = 16'h0002;
defparam \timertenth|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N10
cycloneive_lcell_comb \timertenth|Equal0~7 (
// Equation(s):
// \timertenth|Equal0~7_combout  = (!\timertenth|count [26] & (!\timertenth|count [24] & (\timertenth|Equal0~6_combout  & !\timertenth|count [25])))

	.dataa(\timertenth|count [26]),
	.datab(\timertenth|count [24]),
	.datac(\timertenth|Equal0~6_combout ),
	.datad(\timertenth|count [25]),
	.cin(gnd),
	.combout(\timertenth|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \timertenth|Equal0~7 .lut_mask = 16'h0010;
defparam \timertenth|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N6
cycloneive_lcell_comb \timertenth|timer~0 (
// Equation(s):
// \timertenth|timer~0_combout  = \timertenth|timer~q  $ (((\timertenth|Equal0~7_combout  & (\timertenth|Equal0~5_combout  & \timertenth|Equal0~4_combout ))))

	.dataa(\timertenth|Equal0~7_combout ),
	.datab(\timertenth|Equal0~5_combout ),
	.datac(\timertenth|timer~q ),
	.datad(\timertenth|Equal0~4_combout ),
	.cin(gnd),
	.combout(\timertenth|timer~0_combout ),
	.cout());
// synopsys translate_off
defparam \timertenth|timer~0 .lut_mask = 16'h78F0;
defparam \timertenth|timer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N30
cycloneive_lcell_comb \timertenth|timer~feeder (
// Equation(s):
// \timertenth|timer~feeder_combout  = \timertenth|timer~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\timertenth|timer~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\timertenth|timer~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \timertenth|timer~feeder .lut_mask = 16'hF0F0;
defparam \timertenth|timer~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y36_N31
dffeas \timertenth|timer (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\timertenth|timer~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timertenth|timer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \timertenth|timer .is_wysiwyg = "true";
defparam \timertenth|timer .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \timertenth|timer~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\timertenth|timer~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\timertenth|timer~clkctrl_outclk ));
// synopsys translate_off
defparam \timertenth|timer~clkctrl .clock_type = "global clock";
defparam \timertenth|timer~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N10
cycloneive_lcell_comb \holdsxy|Add0~0 (
// Equation(s):
// \holdsxy|Add0~0_combout  = \holdsxy|x [0] $ (VCC)
// \holdsxy|Add0~1  = CARRY(\holdsxy|x [0])

	.dataa(\holdsxy|x [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\holdsxy|Add0~0_combout ),
	.cout(\holdsxy|Add0~1 ));
// synopsys translate_off
defparam \holdsxy|Add0~0 .lut_mask = 16'h55AA;
defparam \holdsxy|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N8
cycloneive_lcell_comb \holdsxy|x~0 (
// Equation(s):
// \holdsxy|x~0_combout  = (!\KEY[0]~input_o ) # (!\KEY[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[3]~input_o ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\holdsxy|x~0_combout ),
	.cout());
// synopsys translate_off
defparam \holdsxy|x~0 .lut_mask = 16'h0FFF;
defparam \holdsxy|x~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y43_N11
dffeas \holdsxy|x[0] (
	.clk(\timertenth|timer~clkctrl_outclk ),
	.d(\holdsxy|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\holdsxy|x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\holdsxy|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \holdsxy|x[0] .is_wysiwyg = "true";
defparam \holdsxy|x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N12
cycloneive_lcell_comb \holdsxy|Add0~2 (
// Equation(s):
// \holdsxy|Add0~2_combout  = (\holdsxy|x [1] & ((\KEY[3]~input_o  & (!\holdsxy|Add0~1 )) # (!\KEY[3]~input_o  & (\holdsxy|Add0~1  & VCC)))) # (!\holdsxy|x [1] & ((\KEY[3]~input_o  & ((\holdsxy|Add0~1 ) # (GND))) # (!\KEY[3]~input_o  & (!\holdsxy|Add0~1 ))))
// \holdsxy|Add0~3  = CARRY((\holdsxy|x [1] & (\KEY[3]~input_o  & !\holdsxy|Add0~1 )) # (!\holdsxy|x [1] & ((\KEY[3]~input_o ) # (!\holdsxy|Add0~1 ))))

	.dataa(\holdsxy|x [1]),
	.datab(\KEY[3]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\holdsxy|Add0~1 ),
	.combout(\holdsxy|Add0~2_combout ),
	.cout(\holdsxy|Add0~3 ));
// synopsys translate_off
defparam \holdsxy|Add0~2 .lut_mask = 16'h694D;
defparam \holdsxy|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y43_N13
dffeas \holdsxy|x[1] (
	.clk(\timertenth|timer~clkctrl_outclk ),
	.d(\holdsxy|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\holdsxy|x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\holdsxy|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \holdsxy|x[1] .is_wysiwyg = "true";
defparam \holdsxy|x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N14
cycloneive_lcell_comb \holdsxy|Add0~4 (
// Equation(s):
// \holdsxy|Add0~4_combout  = ((\KEY[3]~input_o  $ (\holdsxy|x [2] $ (\holdsxy|Add0~3 )))) # (GND)
// \holdsxy|Add0~5  = CARRY((\KEY[3]~input_o  & (\holdsxy|x [2] & !\holdsxy|Add0~3 )) # (!\KEY[3]~input_o  & ((\holdsxy|x [2]) # (!\holdsxy|Add0~3 ))))

	.dataa(\KEY[3]~input_o ),
	.datab(\holdsxy|x [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\holdsxy|Add0~3 ),
	.combout(\holdsxy|Add0~4_combout ),
	.cout(\holdsxy|Add0~5 ));
// synopsys translate_off
defparam \holdsxy|Add0~4 .lut_mask = 16'h964D;
defparam \holdsxy|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y43_N15
dffeas \holdsxy|x[2] (
	.clk(\timertenth|timer~clkctrl_outclk ),
	.d(\holdsxy|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\holdsxy|x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\holdsxy|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \holdsxy|x[2] .is_wysiwyg = "true";
defparam \holdsxy|x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N16
cycloneive_lcell_comb \holdsxy|Add0~6 (
// Equation(s):
// \holdsxy|Add0~6_combout  = (\KEY[3]~input_o  & ((\holdsxy|x [3] & (!\holdsxy|Add0~5 )) # (!\holdsxy|x [3] & ((\holdsxy|Add0~5 ) # (GND))))) # (!\KEY[3]~input_o  & ((\holdsxy|x [3] & (\holdsxy|Add0~5  & VCC)) # (!\holdsxy|x [3] & (!\holdsxy|Add0~5 ))))
// \holdsxy|Add0~7  = CARRY((\KEY[3]~input_o  & ((!\holdsxy|Add0~5 ) # (!\holdsxy|x [3]))) # (!\KEY[3]~input_o  & (!\holdsxy|x [3] & !\holdsxy|Add0~5 )))

	.dataa(\KEY[3]~input_o ),
	.datab(\holdsxy|x [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\holdsxy|Add0~5 ),
	.combout(\holdsxy|Add0~6_combout ),
	.cout(\holdsxy|Add0~7 ));
// synopsys translate_off
defparam \holdsxy|Add0~6 .lut_mask = 16'h692B;
defparam \holdsxy|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y43_N17
dffeas \holdsxy|x[3] (
	.clk(\timertenth|timer~clkctrl_outclk ),
	.d(\holdsxy|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\holdsxy|x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\holdsxy|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \holdsxy|x[3] .is_wysiwyg = "true";
defparam \holdsxy|x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N18
cycloneive_lcell_comb \holdsxy|Add0~8 (
// Equation(s):
// \holdsxy|Add0~8_combout  = ((\KEY[3]~input_o  $ (\holdsxy|x [4] $ (!\holdsxy|Add0~7 )))) # (GND)
// \holdsxy|Add0~9  = CARRY((\KEY[3]~input_o  & (!\holdsxy|x [4] & !\holdsxy|Add0~7 )) # (!\KEY[3]~input_o  & ((!\holdsxy|Add0~7 ) # (!\holdsxy|x [4]))))

	.dataa(\KEY[3]~input_o ),
	.datab(\holdsxy|x [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\holdsxy|Add0~7 ),
	.combout(\holdsxy|Add0~8_combout ),
	.cout(\holdsxy|Add0~9 ));
// synopsys translate_off
defparam \holdsxy|Add0~8 .lut_mask = 16'h6917;
defparam \holdsxy|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N2
cycloneive_lcell_comb \holdsxy|x[4]~2 (
// Equation(s):
// \holdsxy|x[4]~2_combout  = !\holdsxy|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\holdsxy|Add0~8_combout ),
	.cin(gnd),
	.combout(\holdsxy|x[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \holdsxy|x[4]~2 .lut_mask = 16'h00FF;
defparam \holdsxy|x[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y43_N3
dffeas \holdsxy|x[4] (
	.clk(\timertenth|timer~clkctrl_outclk ),
	.d(\holdsxy|x[4]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\holdsxy|x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\holdsxy|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \holdsxy|x[4] .is_wysiwyg = "true";
defparam \holdsxy|x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N20
cycloneive_lcell_comb \holdsxy|Add0~10 (
// Equation(s):
// \holdsxy|Add0~10_combout  = (\KEY[3]~input_o  & ((\holdsxy|x [5] & (!\holdsxy|Add0~9 )) # (!\holdsxy|x [5] & ((\holdsxy|Add0~9 ) # (GND))))) # (!\KEY[3]~input_o  & ((\holdsxy|x [5] & (\holdsxy|Add0~9  & VCC)) # (!\holdsxy|x [5] & (!\holdsxy|Add0~9 ))))
// \holdsxy|Add0~11  = CARRY((\KEY[3]~input_o  & ((!\holdsxy|Add0~9 ) # (!\holdsxy|x [5]))) # (!\KEY[3]~input_o  & (!\holdsxy|x [5] & !\holdsxy|Add0~9 )))

	.dataa(\KEY[3]~input_o ),
	.datab(\holdsxy|x [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\holdsxy|Add0~9 ),
	.combout(\holdsxy|Add0~10_combout ),
	.cout(\holdsxy|Add0~11 ));
// synopsys translate_off
defparam \holdsxy|Add0~10 .lut_mask = 16'h692B;
defparam \holdsxy|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y43_N21
dffeas \holdsxy|x[5] (
	.clk(\timertenth|timer~clkctrl_outclk ),
	.d(\holdsxy|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\holdsxy|x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\holdsxy|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \holdsxy|x[5] .is_wysiwyg = "true";
defparam \holdsxy|x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N22
cycloneive_lcell_comb \holdsxy|Add0~12 (
// Equation(s):
// \holdsxy|Add0~12_combout  = ((\KEY[3]~input_o  $ (\holdsxy|x [6] $ (!\holdsxy|Add0~11 )))) # (GND)
// \holdsxy|Add0~13  = CARRY((\KEY[3]~input_o  & (!\holdsxy|x [6] & !\holdsxy|Add0~11 )) # (!\KEY[3]~input_o  & ((!\holdsxy|Add0~11 ) # (!\holdsxy|x [6]))))

	.dataa(\KEY[3]~input_o ),
	.datab(\holdsxy|x [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\holdsxy|Add0~11 ),
	.combout(\holdsxy|Add0~12_combout ),
	.cout(\holdsxy|Add0~13 ));
// synopsys translate_off
defparam \holdsxy|Add0~12 .lut_mask = 16'h6917;
defparam \holdsxy|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N28
cycloneive_lcell_comb \holdsxy|x[6]~1 (
// Equation(s):
// \holdsxy|x[6]~1_combout  = !\holdsxy|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\holdsxy|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\holdsxy|x[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \holdsxy|x[6]~1 .lut_mask = 16'h0F0F;
defparam \holdsxy|x[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y43_N29
dffeas \holdsxy|x[6] (
	.clk(\timertenth|timer~clkctrl_outclk ),
	.d(\holdsxy|x[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\holdsxy|x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\holdsxy|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \holdsxy|x[6] .is_wysiwyg = "true";
defparam \holdsxy|x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N24
cycloneive_lcell_comb \holdsxy|Add0~14 (
// Equation(s):
// \holdsxy|Add0~14_combout  = \KEY[3]~input_o  $ (\holdsxy|x [7] $ (!\holdsxy|Add0~13 ))

	.dataa(\KEY[3]~input_o ),
	.datab(\holdsxy|x [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\holdsxy|Add0~13 ),
	.combout(\holdsxy|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \holdsxy|Add0~14 .lut_mask = 16'h6969;
defparam \holdsxy|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y43_N25
dffeas \holdsxy|x[7] (
	.clk(\timertenth|timer~clkctrl_outclk ),
	.d(\holdsxy|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\holdsxy|x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\holdsxy|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \holdsxy|x[7] .is_wysiwyg = "true";
defparam \holdsxy|x[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N18
cycloneive_lcell_comb \holdsxy|Add2~0 (
// Equation(s):
// \holdsxy|Add2~0_combout  = \holdsxy|y [0] $ (VCC)
// \holdsxy|Add2~1  = CARRY(\holdsxy|y [0])

	.dataa(gnd),
	.datab(\holdsxy|y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\holdsxy|Add2~0_combout ),
	.cout(\holdsxy|Add2~1 ));
// synopsys translate_off
defparam \holdsxy|Add2~0 .lut_mask = 16'h33CC;
defparam \holdsxy|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N4
cycloneive_lcell_comb \holdsxy|y~0 (
// Equation(s):
// \holdsxy|y~0_combout  = (!\KEY[1]~input_o ) # (!\KEY[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[2]~input_o ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\holdsxy|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \holdsxy|y~0 .lut_mask = 16'h0FFF;
defparam \holdsxy|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y43_N19
dffeas \holdsxy|y[0] (
	.clk(\timertenth|timer~clkctrl_outclk ),
	.d(\holdsxy|Add2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\holdsxy|y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\holdsxy|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \holdsxy|y[0] .is_wysiwyg = "true";
defparam \holdsxy|y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N20
cycloneive_lcell_comb \holdsxy|Add2~2 (
// Equation(s):
// \holdsxy|Add2~2_combout  = (\KEY[1]~input_o  & ((\holdsxy|y [1] & (!\holdsxy|Add2~1 )) # (!\holdsxy|y [1] & ((\holdsxy|Add2~1 ) # (GND))))) # (!\KEY[1]~input_o  & ((\holdsxy|y [1] & (\holdsxy|Add2~1  & VCC)) # (!\holdsxy|y [1] & (!\holdsxy|Add2~1 ))))
// \holdsxy|Add2~3  = CARRY((\KEY[1]~input_o  & ((!\holdsxy|Add2~1 ) # (!\holdsxy|y [1]))) # (!\KEY[1]~input_o  & (!\holdsxy|y [1] & !\holdsxy|Add2~1 )))

	.dataa(\KEY[1]~input_o ),
	.datab(\holdsxy|y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\holdsxy|Add2~1 ),
	.combout(\holdsxy|Add2~2_combout ),
	.cout(\holdsxy|Add2~3 ));
// synopsys translate_off
defparam \holdsxy|Add2~2 .lut_mask = 16'h692B;
defparam \holdsxy|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y43_N21
dffeas \holdsxy|y[1] (
	.clk(\timertenth|timer~clkctrl_outclk ),
	.d(\holdsxy|Add2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\holdsxy|y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\holdsxy|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \holdsxy|y[1] .is_wysiwyg = "true";
defparam \holdsxy|y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N22
cycloneive_lcell_comb \holdsxy|Add2~4 (
// Equation(s):
// \holdsxy|Add2~4_combout  = ((\holdsxy|y [2] $ (\KEY[1]~input_o  $ (\holdsxy|Add2~3 )))) # (GND)
// \holdsxy|Add2~5  = CARRY((\holdsxy|y [2] & ((!\holdsxy|Add2~3 ) # (!\KEY[1]~input_o ))) # (!\holdsxy|y [2] & (!\KEY[1]~input_o  & !\holdsxy|Add2~3 )))

	.dataa(\holdsxy|y [2]),
	.datab(\KEY[1]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\holdsxy|Add2~3 ),
	.combout(\holdsxy|Add2~4_combout ),
	.cout(\holdsxy|Add2~5 ));
// synopsys translate_off
defparam \holdsxy|Add2~4 .lut_mask = 16'h962B;
defparam \holdsxy|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y43_N23
dffeas \holdsxy|y[2] (
	.clk(\timertenth|timer~clkctrl_outclk ),
	.d(\holdsxy|Add2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\holdsxy|y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\holdsxy|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \holdsxy|y[2] .is_wysiwyg = "true";
defparam \holdsxy|y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N24
cycloneive_lcell_comb \holdsxy|Add2~6 (
// Equation(s):
// \holdsxy|Add2~6_combout  = (\KEY[1]~input_o  & ((\holdsxy|y [3] & (!\holdsxy|Add2~5 )) # (!\holdsxy|y [3] & ((\holdsxy|Add2~5 ) # (GND))))) # (!\KEY[1]~input_o  & ((\holdsxy|y [3] & (\holdsxy|Add2~5  & VCC)) # (!\holdsxy|y [3] & (!\holdsxy|Add2~5 ))))
// \holdsxy|Add2~7  = CARRY((\KEY[1]~input_o  & ((!\holdsxy|Add2~5 ) # (!\holdsxy|y [3]))) # (!\KEY[1]~input_o  & (!\holdsxy|y [3] & !\holdsxy|Add2~5 )))

	.dataa(\KEY[1]~input_o ),
	.datab(\holdsxy|y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\holdsxy|Add2~5 ),
	.combout(\holdsxy|Add2~6_combout ),
	.cout(\holdsxy|Add2~7 ));
// synopsys translate_off
defparam \holdsxy|Add2~6 .lut_mask = 16'h692B;
defparam \holdsxy|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y43_N25
dffeas \holdsxy|y[3] (
	.clk(\timertenth|timer~clkctrl_outclk ),
	.d(\holdsxy|Add2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\holdsxy|y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\holdsxy|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \holdsxy|y[3] .is_wysiwyg = "true";
defparam \holdsxy|y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N26
cycloneive_lcell_comb \holdsxy|Add2~8 (
// Equation(s):
// \holdsxy|Add2~8_combout  = ((\KEY[1]~input_o  $ (\holdsxy|y [4] $ (!\holdsxy|Add2~7 )))) # (GND)
// \holdsxy|Add2~9  = CARRY((\KEY[1]~input_o  & (!\holdsxy|y [4] & !\holdsxy|Add2~7 )) # (!\KEY[1]~input_o  & ((!\holdsxy|Add2~7 ) # (!\holdsxy|y [4]))))

	.dataa(\KEY[1]~input_o ),
	.datab(\holdsxy|y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\holdsxy|Add2~7 ),
	.combout(\holdsxy|Add2~8_combout ),
	.cout(\holdsxy|Add2~9 ));
// synopsys translate_off
defparam \holdsxy|Add2~8 .lut_mask = 16'h6917;
defparam \holdsxy|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N20
cycloneive_lcell_comb \holdsxy|y[4]~2 (
// Equation(s):
// \holdsxy|y[4]~2_combout  = !\holdsxy|Add2~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\holdsxy|Add2~8_combout ),
	.cin(gnd),
	.combout(\holdsxy|y[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \holdsxy|y[4]~2 .lut_mask = 16'h00FF;
defparam \holdsxy|y[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y43_N21
dffeas \holdsxy|y[4] (
	.clk(\timertenth|timer~clkctrl_outclk ),
	.d(\holdsxy|y[4]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\holdsxy|y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\holdsxy|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \holdsxy|y[4] .is_wysiwyg = "true";
defparam \holdsxy|y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N28
cycloneive_lcell_comb \holdsxy|Add2~10 (
// Equation(s):
// \holdsxy|Add2~10_combout  = (\KEY[1]~input_o  & ((\holdsxy|y [5] & (!\holdsxy|Add2~9 )) # (!\holdsxy|y [5] & ((\holdsxy|Add2~9 ) # (GND))))) # (!\KEY[1]~input_o  & ((\holdsxy|y [5] & (\holdsxy|Add2~9  & VCC)) # (!\holdsxy|y [5] & (!\holdsxy|Add2~9 ))))
// \holdsxy|Add2~11  = CARRY((\KEY[1]~input_o  & ((!\holdsxy|Add2~9 ) # (!\holdsxy|y [5]))) # (!\KEY[1]~input_o  & (!\holdsxy|y [5] & !\holdsxy|Add2~9 )))

	.dataa(\KEY[1]~input_o ),
	.datab(\holdsxy|y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\holdsxy|Add2~9 ),
	.combout(\holdsxy|Add2~10_combout ),
	.cout(\holdsxy|Add2~11 ));
// synopsys translate_off
defparam \holdsxy|Add2~10 .lut_mask = 16'h692B;
defparam \holdsxy|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y43_N29
dffeas \holdsxy|y[5] (
	.clk(\timertenth|timer~clkctrl_outclk ),
	.d(\holdsxy|Add2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\holdsxy|y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\holdsxy|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \holdsxy|y[5] .is_wysiwyg = "true";
defparam \holdsxy|y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N30
cycloneive_lcell_comb \holdsxy|Add2~12 (
// Equation(s):
// \holdsxy|Add2~12_combout  = \holdsxy|y [6] $ (\holdsxy|Add2~11  $ (!\KEY[1]~input_o ))

	.dataa(\holdsxy|y [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(\holdsxy|Add2~11 ),
	.combout(\holdsxy|Add2~12_combout ),
	.cout());
// synopsys translate_off
defparam \holdsxy|Add2~12 .lut_mask = 16'h5AA5;
defparam \holdsxy|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N0
cycloneive_lcell_comb \holdsxy|y[6]~1 (
// Equation(s):
// \holdsxy|y[6]~1_combout  = !\holdsxy|Add2~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\holdsxy|Add2~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\holdsxy|y[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \holdsxy|y[6]~1 .lut_mask = 16'h0F0F;
defparam \holdsxy|y[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y43_N1
dffeas \holdsxy|y[6] (
	.clk(\timertenth|timer~clkctrl_outclk ),
	.d(\holdsxy|y[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\holdsxy|y~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\holdsxy|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \holdsxy|y[6] .is_wysiwyg = "true";
defparam \holdsxy|y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N30
cycloneive_lcell_comb \VGA|LessThan3~0 (
// Equation(s):
// \VGA|LessThan3~0_combout  = ((\holdsxy|y [4]) # ((\holdsxy|y [6]) # (!\holdsxy|y [5]))) # (!\holdsxy|y [3])

	.dataa(\holdsxy|y [3]),
	.datab(\holdsxy|y [4]),
	.datac(\holdsxy|y [6]),
	.datad(\holdsxy|y [5]),
	.cin(gnd),
	.combout(\VGA|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|LessThan3~0 .lut_mask = 16'hFDFF;
defparam \VGA|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N28
cycloneive_lcell_comb \VGA|valid_160x120~0 (
// Equation(s):
// \VGA|valid_160x120~0_combout  = (\VGA|LessThan3~0_combout  & (((!\holdsxy|x [5] & \holdsxy|x [6])) # (!\holdsxy|x [7])))

	.dataa(\holdsxy|x [5]),
	.datab(\holdsxy|x [7]),
	.datac(\holdsxy|x [6]),
	.datad(\VGA|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\VGA|valid_160x120~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|valid_160x120~0 .lut_mask = 16'h7300;
defparam \VGA|valid_160x120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N2
cycloneive_lcell_comb \VGA|user_input_translator|Add0~0 (
// Equation(s):
// \VGA|user_input_translator|Add0~0_combout  = (\holdsxy|y [2] & (\holdsxy|y [0] $ (VCC))) # (!\holdsxy|y [2] & (\holdsxy|y [0] & VCC))
// \VGA|user_input_translator|Add0~1  = CARRY((\holdsxy|y [2] & \holdsxy|y [0]))

	.dataa(\holdsxy|y [2]),
	.datab(\holdsxy|y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|Add0~0_combout ),
	.cout(\VGA|user_input_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N4
cycloneive_lcell_comb \VGA|user_input_translator|Add0~2 (
// Equation(s):
// \VGA|user_input_translator|Add0~2_combout  = (\holdsxy|y [1] & ((\holdsxy|y [3] & (\VGA|user_input_translator|Add0~1  & VCC)) # (!\holdsxy|y [3] & (!\VGA|user_input_translator|Add0~1 )))) # (!\holdsxy|y [1] & ((\holdsxy|y [3] & 
// (!\VGA|user_input_translator|Add0~1 )) # (!\holdsxy|y [3] & ((\VGA|user_input_translator|Add0~1 ) # (GND)))))
// \VGA|user_input_translator|Add0~3  = CARRY((\holdsxy|y [1] & (!\holdsxy|y [3] & !\VGA|user_input_translator|Add0~1 )) # (!\holdsxy|y [1] & ((!\VGA|user_input_translator|Add0~1 ) # (!\holdsxy|y [3]))))

	.dataa(\holdsxy|y [1]),
	.datab(\holdsxy|y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~1 ),
	.combout(\VGA|user_input_translator|Add0~2_combout ),
	.cout(\VGA|user_input_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N6
cycloneive_lcell_comb \VGA|user_input_translator|Add0~4 (
// Equation(s):
// \VGA|user_input_translator|Add0~4_combout  = ((\holdsxy|y [2] $ (\holdsxy|y [4] $ (\VGA|user_input_translator|Add0~3 )))) # (GND)
// \VGA|user_input_translator|Add0~5  = CARRY((\holdsxy|y [2] & ((!\VGA|user_input_translator|Add0~3 ) # (!\holdsxy|y [4]))) # (!\holdsxy|y [2] & (!\holdsxy|y [4] & !\VGA|user_input_translator|Add0~3 )))

	.dataa(\holdsxy|y [2]),
	.datab(\holdsxy|y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~3 ),
	.combout(\VGA|user_input_translator|Add0~4_combout ),
	.cout(\VGA|user_input_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~4 .lut_mask = 16'h962B;
defparam \VGA|user_input_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N8
cycloneive_lcell_comb \VGA|user_input_translator|Add0~6 (
// Equation(s):
// \VGA|user_input_translator|Add0~6_combout  = (\holdsxy|y [3] & ((\holdsxy|y [5] & (\VGA|user_input_translator|Add0~5  & VCC)) # (!\holdsxy|y [5] & (!\VGA|user_input_translator|Add0~5 )))) # (!\holdsxy|y [3] & ((\holdsxy|y [5] & 
// (!\VGA|user_input_translator|Add0~5 )) # (!\holdsxy|y [5] & ((\VGA|user_input_translator|Add0~5 ) # (GND)))))
// \VGA|user_input_translator|Add0~7  = CARRY((\holdsxy|y [3] & (!\holdsxy|y [5] & !\VGA|user_input_translator|Add0~5 )) # (!\holdsxy|y [3] & ((!\VGA|user_input_translator|Add0~5 ) # (!\holdsxy|y [5]))))

	.dataa(\holdsxy|y [3]),
	.datab(\holdsxy|y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~5 ),
	.combout(\VGA|user_input_translator|Add0~6_combout ),
	.cout(\VGA|user_input_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N10
cycloneive_lcell_comb \VGA|user_input_translator|Add0~8 (
// Equation(s):
// \VGA|user_input_translator|Add0~8_combout  = ((\holdsxy|y [6] $ (\holdsxy|y [4] $ (!\VGA|user_input_translator|Add0~7 )))) # (GND)
// \VGA|user_input_translator|Add0~9  = CARRY((\holdsxy|y [6] & (!\holdsxy|y [4] & !\VGA|user_input_translator|Add0~7 )) # (!\holdsxy|y [6] & ((!\VGA|user_input_translator|Add0~7 ) # (!\holdsxy|y [4]))))

	.dataa(\holdsxy|y [6]),
	.datab(\holdsxy|y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~7 ),
	.combout(\VGA|user_input_translator|Add0~8_combout ),
	.cout(\VGA|user_input_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~8 .lut_mask = 16'h6917;
defparam \VGA|user_input_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N12
cycloneive_lcell_comb \VGA|user_input_translator|Add0~10 (
// Equation(s):
// \VGA|user_input_translator|Add0~10_combout  = (\holdsxy|y [5] & (!\VGA|user_input_translator|Add0~9 )) # (!\holdsxy|y [5] & ((\VGA|user_input_translator|Add0~9 ) # (GND)))
// \VGA|user_input_translator|Add0~11  = CARRY((!\VGA|user_input_translator|Add0~9 ) # (!\holdsxy|y [5]))

	.dataa(gnd),
	.datab(\holdsxy|y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~9 ),
	.combout(\VGA|user_input_translator|Add0~10_combout ),
	.cout(\VGA|user_input_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N14
cycloneive_lcell_comb \VGA|user_input_translator|Add0~12 (
// Equation(s):
// \VGA|user_input_translator|Add0~12_combout  = (\holdsxy|y [6] & (!\VGA|user_input_translator|Add0~11  & VCC)) # (!\holdsxy|y [6] & (\VGA|user_input_translator|Add0~11  $ (GND)))
// \VGA|user_input_translator|Add0~13  = CARRY((!\holdsxy|y [6] & !\VGA|user_input_translator|Add0~11 ))

	.dataa(gnd),
	.datab(\holdsxy|y [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~11 ),
	.combout(\VGA|user_input_translator|Add0~12_combout ),
	.cout(\VGA|user_input_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~12 .lut_mask = 16'h3C03;
defparam \VGA|user_input_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N16
cycloneive_lcell_comb \VGA|user_input_translator|Add0~14 (
// Equation(s):
// \VGA|user_input_translator|Add0~14_combout  = \VGA|user_input_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|user_input_translator|Add0~13 ),
	.combout(\VGA|user_input_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|user_input_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N8
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|user_input_translator|mem_address[5]~0_combout  = (\holdsxy|x [5] & (\holdsxy|y [0] $ (VCC))) # (!\holdsxy|x [5] & (\holdsxy|y [0] & VCC))
// \VGA|user_input_translator|mem_address[5]~1  = CARRY((\holdsxy|x [5] & \holdsxy|y [0]))

	.dataa(\holdsxy|x [5]),
	.datab(\holdsxy|y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|mem_address[5]~0_combout ),
	.cout(\VGA|user_input_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N10
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|user_input_translator|mem_address[6]~2_combout  = (\holdsxy|x [6] & ((\holdsxy|y [1] & (!\VGA|user_input_translator|mem_address[5]~1 )) # (!\holdsxy|y [1] & ((\VGA|user_input_translator|mem_address[5]~1 ) # (GND))))) # (!\holdsxy|x [6] & ((\holdsxy|y 
// [1] & (\VGA|user_input_translator|mem_address[5]~1  & VCC)) # (!\holdsxy|y [1] & (!\VGA|user_input_translator|mem_address[5]~1 ))))
// \VGA|user_input_translator|mem_address[6]~3  = CARRY((\holdsxy|x [6] & ((!\VGA|user_input_translator|mem_address[5]~1 ) # (!\holdsxy|y [1]))) # (!\holdsxy|x [6] & (!\holdsxy|y [1] & !\VGA|user_input_translator|mem_address[5]~1 )))

	.dataa(\holdsxy|x [6]),
	.datab(\holdsxy|y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[5]~1 ),
	.combout(\VGA|user_input_translator|mem_address[6]~2_combout ),
	.cout(\VGA|user_input_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[6]~2 .lut_mask = 16'h692B;
defparam \VGA|user_input_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N12
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|user_input_translator|mem_address[7]~4_combout  = ((\VGA|user_input_translator|Add0~0_combout  $ (\holdsxy|x [7] $ (!\VGA|user_input_translator|mem_address[6]~3 )))) # (GND)
// \VGA|user_input_translator|mem_address[7]~5  = CARRY((\VGA|user_input_translator|Add0~0_combout  & ((\holdsxy|x [7]) # (!\VGA|user_input_translator|mem_address[6]~3 ))) # (!\VGA|user_input_translator|Add0~0_combout  & (\holdsxy|x [7] & 
// !\VGA|user_input_translator|mem_address[6]~3 )))

	.dataa(\VGA|user_input_translator|Add0~0_combout ),
	.datab(\holdsxy|x [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[6]~3 ),
	.combout(\VGA|user_input_translator|mem_address[7]~4_combout ),
	.cout(\VGA|user_input_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N14
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|user_input_translator|mem_address[8]~6_combout  = (\VGA|user_input_translator|Add0~2_combout  & (!\VGA|user_input_translator|mem_address[7]~5 )) # (!\VGA|user_input_translator|Add0~2_combout  & ((\VGA|user_input_translator|mem_address[7]~5 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[8]~7  = CARRY((!\VGA|user_input_translator|mem_address[7]~5 ) # (!\VGA|user_input_translator|Add0~2_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[7]~5 ),
	.combout(\VGA|user_input_translator|mem_address[8]~6_combout ),
	.cout(\VGA|user_input_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[8]~6 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N16
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|user_input_translator|mem_address[9]~8_combout  = (\VGA|user_input_translator|Add0~4_combout  & (\VGA|user_input_translator|mem_address[8]~7  $ (GND))) # (!\VGA|user_input_translator|Add0~4_combout  & (!\VGA|user_input_translator|mem_address[8]~7  & 
// VCC))
// \VGA|user_input_translator|mem_address[9]~9  = CARRY((\VGA|user_input_translator|Add0~4_combout  & !\VGA|user_input_translator|mem_address[8]~7 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[8]~7 ),
	.combout(\VGA|user_input_translator|mem_address[9]~8_combout ),
	.cout(\VGA|user_input_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[9]~8 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N18
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|user_input_translator|mem_address[10]~10_combout  = (\VGA|user_input_translator|Add0~6_combout  & (!\VGA|user_input_translator|mem_address[9]~9 )) # (!\VGA|user_input_translator|Add0~6_combout  & ((\VGA|user_input_translator|mem_address[9]~9 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[10]~11  = CARRY((!\VGA|user_input_translator|mem_address[9]~9 ) # (!\VGA|user_input_translator|Add0~6_combout ))

	.dataa(\VGA|user_input_translator|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[9]~9 ),
	.combout(\VGA|user_input_translator|mem_address[10]~10_combout ),
	.cout(\VGA|user_input_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[10]~10 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N20
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|user_input_translator|mem_address[11]~12_combout  = (\VGA|user_input_translator|Add0~8_combout  & (\VGA|user_input_translator|mem_address[10]~11  $ (GND))) # (!\VGA|user_input_translator|Add0~8_combout  & 
// (!\VGA|user_input_translator|mem_address[10]~11  & VCC))
// \VGA|user_input_translator|mem_address[11]~13  = CARRY((\VGA|user_input_translator|Add0~8_combout  & !\VGA|user_input_translator|mem_address[10]~11 ))

	.dataa(\VGA|user_input_translator|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[10]~11 ),
	.combout(\VGA|user_input_translator|mem_address[11]~12_combout ),
	.cout(\VGA|user_input_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[11]~12 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N22
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|user_input_translator|mem_address[12]~14_combout  = (\VGA|user_input_translator|Add0~10_combout  & (!\VGA|user_input_translator|mem_address[11]~13 )) # (!\VGA|user_input_translator|Add0~10_combout  & ((\VGA|user_input_translator|mem_address[11]~13 ) 
// # (GND)))
// \VGA|user_input_translator|mem_address[12]~15  = CARRY((!\VGA|user_input_translator|mem_address[11]~13 ) # (!\VGA|user_input_translator|Add0~10_combout ))

	.dataa(\VGA|user_input_translator|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[11]~13 ),
	.combout(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.cout(\VGA|user_input_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[12]~14 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N24
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|user_input_translator|mem_address[13]~16_combout  = (\VGA|user_input_translator|Add0~12_combout  & (\VGA|user_input_translator|mem_address[12]~15  $ (GND))) # (!\VGA|user_input_translator|Add0~12_combout  & 
// (!\VGA|user_input_translator|mem_address[12]~15  & VCC))
// \VGA|user_input_translator|mem_address[13]~17  = CARRY((\VGA|user_input_translator|Add0~12_combout  & !\VGA|user_input_translator|mem_address[12]~15 ))

	.dataa(\VGA|user_input_translator|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[12]~15 ),
	.combout(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cout(\VGA|user_input_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[13]~16 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N26
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|user_input_translator|mem_address[14]~18_combout  = \VGA|user_input_translator|Add0~14_combout  $ (\VGA|user_input_translator|mem_address[13]~17 )

	.dataa(\VGA|user_input_translator|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|user_input_translator|mem_address[13]~17 ),
	.combout(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[14]~18 .lut_mask = 16'h5A5A;
defparam \VGA|user_input_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode105w [2] = (\VGA|valid_160x120~0_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & !\VGA|user_input_translator|mem_address[13]~16_combout ))

	.dataa(gnd),
	.datab(\VGA|valid_160x120~0_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .lut_mask = 16'h000C;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = (!\VGA|controller|controller_translator|mem_address[14]~18_combout  & !\VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 16'h0033;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N6
cycloneive_lcell_comb \holdsxy|x[4]~_wirecell (
// Equation(s):
// \holdsxy|x[4]~_wirecell_combout  = !\holdsxy|x [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\holdsxy|x [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\holdsxy|x[4]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \holdsxy|x[4]~_wirecell .lut_mask = 16'h0F0F;
defparam \holdsxy|x[4]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SW[2]~input_o }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\holdsxy|x[4]~_wirecell_combout ,\holdsxy|x [3],
\holdsxy|x [2],\holdsxy|x [1],\holdsxy|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_b4h1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X79_Y41_N19
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y41_N3
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode118w [2] = (\VGA|valid_160x120~0_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & \VGA|user_input_translator|mem_address[13]~16_combout ))

	.dataa(gnd),
	.datab(\VGA|valid_160x120~0_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .lut_mask = 16'h0C00;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = (!\VGA|controller|controller_translator|mem_address[14]~18_combout  & \VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 16'h3300;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SW[2]~input_o }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\holdsxy|x[4]~_wirecell_combout ,\holdsxy|x [3],
\holdsxy|x [2],\holdsxy|x [1],\holdsxy|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_b4h1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N10
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .lut_mask = 16'h3202;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode126w [2] = (\VGA|valid_160x120~0_combout  & (\VGA|user_input_translator|mem_address[14]~18_combout  & !\VGA|user_input_translator|mem_address[13]~16_combout ))

	.dataa(gnd),
	.datab(\VGA|valid_160x120~0_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .lut_mask = 16'h00C0;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = (\VGA|controller|controller_translator|mem_address[14]~18_combout  & !\VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 16'h00CC;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SW[2]~input_o ,\SW[1]~input_o }),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\holdsxy|x[4]~_wirecell_combout ,\holdsxy|x [3],\holdsxy|x [2],\holdsxy|x [1],\holdsxy|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_b4h1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N16
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a8 ))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 .lut_mask = 16'hFCF0;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SW[1]~input_o }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\holdsxy|x[4]~_wirecell_combout ,\holdsxy|x [3],
\holdsxy|x [2],\holdsxy|x [1],\holdsxy|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_b4h1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SW[1]~input_o }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\holdsxy|x[4]~_wirecell_combout ,\holdsxy|x [3],
\holdsxy|x [2],\holdsxy|x [1],\holdsxy|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_b4h1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 .lut_mask = 16'h3202;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N14
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 .lut_mask = 16'hFCF0;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SW[0]~input_o }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\holdsxy|x[4]~_wirecell_combout ,\holdsxy|x [3],
\holdsxy|x [2],\holdsxy|x [1],\holdsxy|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_b4h1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SW[0]~input_o }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\holdsxy|x[4]~_wirecell_combout ,\holdsxy|x [3],
\holdsxy|x [2],\holdsxy|x [1],\holdsxy|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_b4h1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 .lut_mask = 16'h3202;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\SW[0]~input_o }),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\holdsxy|x[4]~_wirecell_combout ,\holdsxy|x [3],\holdsxy|x [2],\holdsxy|x [1],\holdsxy|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_b4h1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N12
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 .lut_mask = 16'hEEAA;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
