// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "11/22/2023 17:29:20"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DummyTopLevel (
	clock,
	nreset,
	rs232_rx,
	rs232_tx,
	keys,
	switch,
	leds);
input 	clock;
input 	nreset;
input 	rs232_rx;
output 	rs232_tx;
input 	[3:0] keys;
input 	[3:0] switch;
output 	[3:0] leds;

// Design Ports Information
// rs232_tx	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keys[0]	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keys[1]	=>  Location: PIN_90,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keys[2]	=>  Location: PIN_89,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keys[3]	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch[0]	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch[1]	=>  Location: PIN_3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch[2]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch[3]	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[0]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[1]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[2]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[3]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nreset	=>  Location: PIN_25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs232_rx	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \keys[0]~input_o ;
wire \keys[1]~input_o ;
wire \keys[2]~input_o ;
wire \keys[3]~input_o ;
wire \switch[0]~input_o ;
wire \switch[1]~input_o ;
wire \switch[2]~input_o ;
wire \switch[3]~input_o ;
wire \rs232_tx~output_o ;
wire \leds[0]~output_o ;
wire \leds[1]~output_o ;
wire \leds[2]~output_o ;
wire \leds[3]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|cnt[0]~13_combout ;
wire \nreset~input_o ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|Equal0~0_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|Equal0~1_combout ;
wire \serialblock_inst|sclockdiv_inst|count[0]~31_combout ;
wire \serialblock_inst|sclockdiv_inst|count[0]~32 ;
wire \serialblock_inst|sclockdiv_inst|count[1]~33_combout ;
wire \serialblock_inst|sclockdiv_inst|count[1]~34 ;
wire \serialblock_inst|sclockdiv_inst|count[2]~35_combout ;
wire \serialblock_inst|sclockdiv_inst|count[2]~36 ;
wire \serialblock_inst|sclockdiv_inst|count[3]~37_combout ;
wire \serialblock_inst|sclockdiv_inst|count[3]~38 ;
wire \serialblock_inst|sclockdiv_inst|count[4]~39_combout ;
wire \serialblock_inst|sclockdiv_inst|count[4]~40 ;
wire \serialblock_inst|sclockdiv_inst|count[5]~41_combout ;
wire \serialblock_inst|sclockdiv_inst|count[5]~42 ;
wire \serialblock_inst|sclockdiv_inst|count[6]~43_combout ;
wire \serialblock_inst|sclockdiv_inst|count[6]~44 ;
wire \serialblock_inst|sclockdiv_inst|count[7]~45_combout ;
wire \serialblock_inst|sclockdiv_inst|count[7]~46 ;
wire \serialblock_inst|sclockdiv_inst|count[8]~47_combout ;
wire \serialblock_inst|sclockdiv_inst|count[8]~48 ;
wire \serialblock_inst|sclockdiv_inst|count[9]~49_combout ;
wire \serialblock_inst|sclockdiv_inst|count[9]~50 ;
wire \serialblock_inst|sclockdiv_inst|count[10]~51_combout ;
wire \serialblock_inst|sclockdiv_inst|count[10]~52 ;
wire \serialblock_inst|sclockdiv_inst|count[11]~53_combout ;
wire \serialblock_inst|sclockdiv_inst|LessThan0~6_combout ;
wire \serialblock_inst|sclockdiv_inst|LessThan0~5_combout ;
wire \serialblock_inst|sclockdiv_inst|LessThan0~7_combout ;
wire \serialblock_inst|sclockdiv_inst|count[11]~54 ;
wire \serialblock_inst|sclockdiv_inst|count[12]~55_combout ;
wire \serialblock_inst|sclockdiv_inst|count[12]~56 ;
wire \serialblock_inst|sclockdiv_inst|count[13]~57_combout ;
wire \serialblock_inst|sclockdiv_inst|count[13]~58 ;
wire \serialblock_inst|sclockdiv_inst|count[14]~59_combout ;
wire \serialblock_inst|sclockdiv_inst|count[14]~60 ;
wire \serialblock_inst|sclockdiv_inst|count[15]~61_combout ;
wire \serialblock_inst|sclockdiv_inst|LessThan0~8_combout ;
wire \serialblock_inst|sclockdiv_inst|count[15]~62 ;
wire \serialblock_inst|sclockdiv_inst|count[16]~63_combout ;
wire \serialblock_inst|sclockdiv_inst|count[16]~64 ;
wire \serialblock_inst|sclockdiv_inst|count[17]~65_combout ;
wire \serialblock_inst|sclockdiv_inst|count[17]~66 ;
wire \serialblock_inst|sclockdiv_inst|count[18]~67_combout ;
wire \serialblock_inst|sclockdiv_inst|count[18]~68 ;
wire \serialblock_inst|sclockdiv_inst|count[19]~69_combout ;
wire \serialblock_inst|sclockdiv_inst|LessThan0~0_combout ;
wire \serialblock_inst|sclockdiv_inst|count[19]~70 ;
wire \serialblock_inst|sclockdiv_inst|count[20]~71_combout ;
wire \serialblock_inst|sclockdiv_inst|count[20]~72 ;
wire \serialblock_inst|sclockdiv_inst|count[21]~73_combout ;
wire \serialblock_inst|sclockdiv_inst|count[21]~74 ;
wire \serialblock_inst|sclockdiv_inst|count[22]~75_combout ;
wire \serialblock_inst|sclockdiv_inst|count[22]~76 ;
wire \serialblock_inst|sclockdiv_inst|count[23]~77_combout ;
wire \serialblock_inst|sclockdiv_inst|LessThan0~1_combout ;
wire \serialblock_inst|sclockdiv_inst|LessThan0~2_combout ;
wire \serialblock_inst|sclockdiv_inst|count[23]~78 ;
wire \serialblock_inst|sclockdiv_inst|count[24]~79_combout ;
wire \serialblock_inst|sclockdiv_inst|count[24]~80 ;
wire \serialblock_inst|sclockdiv_inst|count[25]~81_combout ;
wire \serialblock_inst|sclockdiv_inst|count[25]~82 ;
wire \serialblock_inst|sclockdiv_inst|count[26]~83_combout ;
wire \serialblock_inst|sclockdiv_inst|count[26]~84 ;
wire \serialblock_inst|sclockdiv_inst|count[27]~85_combout ;
wire \serialblock_inst|sclockdiv_inst|count[27]~86 ;
wire \serialblock_inst|sclockdiv_inst|count[28]~87_combout ;
wire \serialblock_inst|sclockdiv_inst|count[28]~88 ;
wire \serialblock_inst|sclockdiv_inst|count[29]~89_combout ;
wire \serialblock_inst|sclockdiv_inst|count[29]~90 ;
wire \serialblock_inst|sclockdiv_inst|count[30]~91_combout ;
wire \serialblock_inst|sclockdiv_inst|LessThan0~3_combout ;
wire \serialblock_inst|sclockdiv_inst|LessThan0~4_combout ;
wire \serialblock_inst|sclockdiv_inst|LessThan0~9_combout ;
wire \serialblock_inst|sclockdiv_inst|internal_clock~0_combout ;
wire \serialblock_inst|sclockdiv_inst|internal_clock~feeder_combout ;
wire \serialblock_inst|sclockdiv_inst|internal_clock~q ;
wire \serialblock_inst|sclockdiv_inst|internal_clock~clkctrl_outclk ;
wire \serialblock_inst|serialsender_inst|pulse_enable~feeder_combout ;
wire \serialblock_inst|serialsender_inst|data_counter[0]~2_combout ;
wire \serialblock_inst|serialsender_inst|data_counter[1]~0_combout ;
wire \serialblock_inst|serialsender_inst|data_counter[2]~1_combout ;
wire \serialblock_inst|serialsender_inst|sender_done~0_combout ;
wire \serialblock_inst|serialsender_inst|sender_done~1_combout ;
wire \serialblock_inst|serialsender_inst|sender_done~q ;
wire \serialblock_inst|send_done~feeder_combout ;
wire \serialblock_inst|send_done~q ;
wire \serialblock_inst|rclockdiv_inst|count[0]~31_combout ;
wire \serialblock_inst|rclockdiv_inst|LessThan0~7_combout ;
wire \serialblock_inst|rclockdiv_inst|LessThan0~5_combout ;
wire \serialblock_inst|rclockdiv_inst|LessThan0~6_combout ;
wire \serialblock_inst|rclockdiv_inst|LessThan0~4_combout ;
wire \serialblock_inst|rclockdiv_inst|LessThan0~8_combout ;
wire \serialblock_inst|rclockdiv_inst|LessThan0~0_combout ;
wire \serialblock_inst|rclockdiv_inst|LessThan0~1_combout ;
wire \serialblock_inst|rclockdiv_inst|LessThan0~2_combout ;
wire \serialblock_inst|rclockdiv_inst|LessThan0~9_combout ;
wire \serialblock_inst|rclockdiv_inst|count[0]~32 ;
wire \serialblock_inst|rclockdiv_inst|count[1]~33_combout ;
wire \serialblock_inst|rclockdiv_inst|count[1]~34 ;
wire \serialblock_inst|rclockdiv_inst|count[2]~35_combout ;
wire \serialblock_inst|rclockdiv_inst|count[2]~36 ;
wire \serialblock_inst|rclockdiv_inst|count[3]~37_combout ;
wire \serialblock_inst|rclockdiv_inst|count[3]~38 ;
wire \serialblock_inst|rclockdiv_inst|count[4]~39_combout ;
wire \serialblock_inst|rclockdiv_inst|count[4]~40 ;
wire \serialblock_inst|rclockdiv_inst|count[5]~41_combout ;
wire \serialblock_inst|rclockdiv_inst|count[5]~42 ;
wire \serialblock_inst|rclockdiv_inst|count[6]~43_combout ;
wire \serialblock_inst|rclockdiv_inst|count[6]~44 ;
wire \serialblock_inst|rclockdiv_inst|count[7]~45_combout ;
wire \serialblock_inst|rclockdiv_inst|count[7]~46 ;
wire \serialblock_inst|rclockdiv_inst|count[8]~47_combout ;
wire \serialblock_inst|rclockdiv_inst|count[8]~48 ;
wire \serialblock_inst|rclockdiv_inst|count[9]~49_combout ;
wire \serialblock_inst|rclockdiv_inst|count[9]~50 ;
wire \serialblock_inst|rclockdiv_inst|count[10]~51_combout ;
wire \serialblock_inst|rclockdiv_inst|count[10]~52 ;
wire \serialblock_inst|rclockdiv_inst|count[11]~53_combout ;
wire \serialblock_inst|rclockdiv_inst|count[11]~54 ;
wire \serialblock_inst|rclockdiv_inst|count[12]~55_combout ;
wire \serialblock_inst|rclockdiv_inst|count[12]~56 ;
wire \serialblock_inst|rclockdiv_inst|count[13]~57_combout ;
wire \serialblock_inst|rclockdiv_inst|count[13]~58 ;
wire \serialblock_inst|rclockdiv_inst|count[14]~59_combout ;
wire \serialblock_inst|rclockdiv_inst|count[14]~60 ;
wire \serialblock_inst|rclockdiv_inst|count[15]~61_combout ;
wire \serialblock_inst|rclockdiv_inst|count[15]~62 ;
wire \serialblock_inst|rclockdiv_inst|count[16]~63_combout ;
wire \serialblock_inst|rclockdiv_inst|count[16]~64 ;
wire \serialblock_inst|rclockdiv_inst|count[17]~65_combout ;
wire \serialblock_inst|rclockdiv_inst|count[17]~66 ;
wire \serialblock_inst|rclockdiv_inst|count[18]~67_combout ;
wire \serialblock_inst|rclockdiv_inst|count[18]~68 ;
wire \serialblock_inst|rclockdiv_inst|count[19]~69_combout ;
wire \serialblock_inst|rclockdiv_inst|count[19]~70 ;
wire \serialblock_inst|rclockdiv_inst|count[20]~71_combout ;
wire \serialblock_inst|rclockdiv_inst|count[20]~72 ;
wire \serialblock_inst|rclockdiv_inst|count[21]~73_combout ;
wire \serialblock_inst|rclockdiv_inst|count[21]~74 ;
wire \serialblock_inst|rclockdiv_inst|count[22]~75_combout ;
wire \serialblock_inst|rclockdiv_inst|count[22]~76 ;
wire \serialblock_inst|rclockdiv_inst|count[23]~77_combout ;
wire \serialblock_inst|rclockdiv_inst|count[23]~78 ;
wire \serialblock_inst|rclockdiv_inst|count[24]~79_combout ;
wire \serialblock_inst|rclockdiv_inst|count[24]~80 ;
wire \serialblock_inst|rclockdiv_inst|count[25]~81_combout ;
wire \serialblock_inst|rclockdiv_inst|count[25]~82 ;
wire \serialblock_inst|rclockdiv_inst|count[26]~83_combout ;
wire \serialblock_inst|rclockdiv_inst|count[26]~84 ;
wire \serialblock_inst|rclockdiv_inst|count[27]~85_combout ;
wire \serialblock_inst|rclockdiv_inst|count[27]~86 ;
wire \serialblock_inst|rclockdiv_inst|count[28]~87_combout ;
wire \serialblock_inst|rclockdiv_inst|count[28]~88 ;
wire \serialblock_inst|rclockdiv_inst|count[29]~89_combout ;
wire \serialblock_inst|rclockdiv_inst|count[29]~90 ;
wire \serialblock_inst|rclockdiv_inst|count[30]~91_combout ;
wire \serialblock_inst|rclockdiv_inst|LessThan0~3_combout ;
wire \serialblock_inst|rclockdiv_inst|internal_clock~0_combout ;
wire \serialblock_inst|rclockdiv_inst|internal_clock~feeder_combout ;
wire \serialblock_inst|rclockdiv_inst|internal_clock~q ;
wire \rs232_rx~input_o ;
wire \serialblock_inst|my_uart_top_inst|receiver|rs232_rx0~feeder_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|rs232_rx0~q ;
wire \serialblock_inst|my_uart_top_inst|receiver|rs232_rx1~feeder_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|rs232_rx1~q ;
wire \serialblock_inst|my_uart_top_inst|receiver|rs232_rx2~feeder_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|rs232_rx2~q ;
wire \serialblock_inst|my_uart_top_inst|receiver|rs232_rx3~feeder_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|rs232_rx3~q ;
wire \serialblock_inst|my_uart_top_inst|receiver|neg_rs232_rx~0_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|cnt[0]~13_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|bps_start_r~0_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|bps_start_r~q ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|Equal0~0_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|Equal0~1_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|cnt[11]~36 ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|cnt[12]~37_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|Equal0~2_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|Equal0~3_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|process_0~0_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|cnt[0]~14 ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|cnt[1]~15_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|cnt[1]~16 ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|cnt[2]~17_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|cnt[2]~18 ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|cnt[3]~19_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|cnt[3]~20 ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|cnt[4]~21_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|cnt[4]~22 ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|cnt[5]~23_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|cnt[5]~24 ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|cnt[6]~25_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|cnt[6]~26 ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|cnt[7]~27_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|cnt[7]~28 ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|cnt[8]~29_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|cnt[8]~30 ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|cnt[9]~31_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|cnt[9]~32 ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|cnt[10]~33_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|cnt[10]~34 ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|cnt[11]~35_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|process_1~2_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|process_1~1_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|process_1~0_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|process_1~3_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_rx|clk_bps_r~q ;
wire \serialblock_inst|my_uart_top_inst|receiver|num[0]~2_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|num[3]~0_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|num[1]~3_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|Add0~0_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|num[2]~1_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|Add0~1_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|num[3]~4_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|Equal0~0_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|rx_int_i~0_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|rx_int_i~feeder_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|rx_int_i~q ;
wire \serialblock_inst|receive_c~q ;
wire \serialblock_inst|reader_controller~1_combout ;
wire \serialblock_inst|reader_finish~q ;
wire \serialblock_inst|reader_start~0_combout ;
wire \serialblock_inst|reader_start~q ;
wire \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[2]~3_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~0_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[2]~4_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[0]~0_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[1]~14_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[1]~15_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~1_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~2_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0]~5_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4]~6_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4]~13_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4]~feeder_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[3]~7_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[3]~feeder_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[7]~11_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[7]~10_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[7]~12_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[5]~8_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[5]~feeder_combout ;
wire \serialblock_inst|serialreader_inst|reader_fsm~0_combout ;
wire \serialblock_inst|serialreader_inst|Equal2~0_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0]~9_combout ;
wire \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0]~feeder_combout ;
wire \serialblock_inst|serialreader_inst|Equal2~1_combout ;
wire \serialblock_inst|serialreader_inst|done_data~4_combout ;
wire \serialblock_inst|serialreader_inst|Equal9~0_combout ;
wire \serialblock_inst|serialreader_inst|Equal9~1_combout ;
wire \serialblock_inst|serialreader_inst|Selector159~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector159~4_combout ;
wire \serialblock_inst|serialreader_inst|n_state.read_key_2952~combout ;
wire \serialblock_inst|serialreader_inst|c_state~26_combout ;
wire \serialblock_inst|serialreader_inst|c_state.read_key~q ;
wire \serialblock_inst|serialreader_inst|Selector146~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector159~5_combout ;
wire \serialblock_inst|serialreader_inst|n_state.read_mode_2983~combout ;
wire \serialblock_inst|serialreader_inst|c_state~32_combout ;
wire \serialblock_inst|serialreader_inst|c_state.read_mode~q ;
wire \serialblock_inst|serialreader_inst|counter[2]~0_combout ;
wire \serialblock_inst|serialreader_inst|counter[2]~3_combout ;
wire \serialblock_inst|serialreader_inst|counter[2]~2_combout ;
wire \serialblock_inst|serialreader_inst|counter[2]~4_combout ;
wire \serialblock_inst|serialreader_inst|Selector145~2_combout ;
wire \serialblock_inst|serialreader_inst|Mux116~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector144~0_combout ;
wire \serialblock_inst|serialreader_inst|Mux3~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector144~1_combout ;
wire \serialblock_inst|serialreader_inst|Equal8~0_combout ;
wire \serialblock_inst|serialreader_inst|done_key~0_combout ;
wire \serialblock_inst|serialreader_inst|done_key~combout ;
wire \serialblock_inst|serialreader_inst|reader_fsm~1_combout ;
wire \serialblock_inst|serialreader_inst|Equal1~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector138~0_combout ;
wire \serialblock_inst|serialreader_inst|n_state.read_whitekey_3045~combout ;
wire \serialblock_inst|serialreader_inst|c_state~29_combout ;
wire \serialblock_inst|serialreader_inst|c_state.read_whitekey~q ;
wire \serialblock_inst|serialreader_inst|Selector65~2_combout ;
wire \serialblock_inst|serialreader_inst|Selector144~2_combout ;
wire \serialblock_inst|serialreader_inst|Selector143~0_combout ;
wire \serialblock_inst|serialreader_inst|error_out[0]~6_combout ;
wire \serialblock_inst|serialreader_inst|error_out[0]~7_combout ;
wire \serialblock_inst|serialreader_inst|done_mode~2_combout ;
wire \serialblock_inst|serialreader_inst|Selector135~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector135~1_combout ;
wire \serialblock_inst|serialreader_inst|Selector135~2_combout ;
wire \serialblock_inst|serialreader_inst|n_state.start_3138~combout ;
wire \serialblock_inst|serialreader_inst|c_state~33_combout ;
wire \serialblock_inst|serialreader_inst|c_state.start~q ;
wire \serialblock_inst|serialreader_inst|Selector136~0_combout ;
wire \serialblock_inst|serialreader_inst|Equal1~2_combout ;
wire \serialblock_inst|serialreader_inst|Equal1~3_combout ;
wire \serialblock_inst|serialreader_inst|Selector136~1_combout ;
wire \serialblock_inst|serialreader_inst|n_state.read_kw_3107~combout ;
wire \serialblock_inst|serialreader_inst|c_state~31_combout ;
wire \serialblock_inst|serialreader_inst|c_state.read_kw~q ;
wire \serialblock_inst|reader_controller~0_combout ;
wire \serialblock_inst|reader_trigger~q ;
wire \serialblock_inst|serialreader_inst|done_mode~3_combout ;
wire \serialblock_inst|serialreader_inst|done_mode~combout ;
wire \serialblock_inst|serialreader_inst|Equal1~1_combout ;
wire \serialblock_inst|serialreader_inst|Selector137~0_combout ;
wire \serialblock_inst|serialreader_inst|n_state.read_whitemode_3076~combout ;
wire \serialblock_inst|serialreader_inst|c_state~28_combout ;
wire \serialblock_inst|serialreader_inst|c_state.read_whitemode~q ;
wire \serialblock_inst|serialreader_inst|Selector0~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector159~1_combout ;
wire \serialblock_inst|serialreader_inst|Selector159~2_combout ;
wire \serialblock_inst|serialreader_inst|temp_address[0]~2_combout ;
wire \serialblock_inst|serialreader_inst|Selector65~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector65~1_combout ;
wire \serialblock_inst|serialreader_inst|Selector64~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector64~1_combout ;
wire \serialblock_inst|serialreader_inst|Add1~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector63~2_combout ;
wire \serialblock_inst|serialreader_inst|Equal10~0_combout ;
wire \serialblock_inst|serialreader_inst|done_data~5_combout ;
wire \serialblock_inst|serialreader_inst|done_data~combout ;
wire \serialblock_inst|serialreader_inst|reader_fsm~2_combout ;
wire \serialblock_inst|serialreader_inst|reader_fsm~3_combout ;
wire \serialblock_inst|serialreader_inst|Selector139~0_combout ;
wire \serialblock_inst|serialreader_inst|n_state.read_whitedata_3014~combout ;
wire \serialblock_inst|serialreader_inst|c_state~27_combout ;
wire \serialblock_inst|serialreader_inst|c_state.read_whitedata~q ;
wire \serialblock_inst|serialreader_inst|Selector159~3_combout ;
wire \serialblock_inst|serialreader_inst|n_state.read_startdata_2921~combout ;
wire \serialblock_inst|serialreader_inst|c_state~25_combout ;
wire \serialblock_inst|serialreader_inst|c_state.read_startdata~q ;
wire \serialblock_inst|serialreader_inst|Selector147~0_combout ;
wire \serialblock_inst|serialreader_inst|n_state.read_data_2890~combout ;
wire \serialblock_inst|serialreader_inst|c_state~24_combout ;
wire \serialblock_inst|serialreader_inst|c_state.read_data~q ;
wire \serialblock_inst|serialreader_inst|error_out[0]~0_combout ;
wire \serialblock_inst|serialreader_inst|error_out[0]~2_combout ;
wire \serialblock_inst|serialreader_inst|error_out[0]~3_combout ;
wire \serialblock_inst|serialreader_inst|error_out[0]~1_combout ;
wire \serialblock_inst|serialreader_inst|Selector32~2_combout ;
wire \serialblock_inst|serialreader_inst|Selector32~3_combout ;
wire \serialblock_inst|serialreader_inst|temp_data[8]~4_combout ;
wire \serialblock_inst|serialreader_inst|temp_data[32]~13_combout ;
wire \serialblock_inst|serialreader_inst|temp_data[16]~19_combout ;
wire \serialblock_inst|serialreader_inst|temp_data[32]~14_combout ;
wire \serialblock_inst|serialreader_inst|Selector31~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector30~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector30~1_combout ;
wire \serialblock_inst|serialreader_inst|Selector33~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector33~1_combout ;
wire \serialblock_inst|serialreader_inst|Equal0~8_combout ;
wire \serialblock_inst|serialreader_inst|Selector35~1_combout ;
wire \serialblock_inst|serialreader_inst|temp_data[16]~9_combout ;
wire \serialblock_inst|serialreader_inst|temp_data[16]~10_combout ;
wire \serialblock_inst|serialreader_inst|Selector42~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector42~1_combout ;
wire \serialblock_inst|serialreader_inst|temp_data[24]~11_combout ;
wire \serialblock_inst|serialreader_inst|Mux180~0_combout ;
wire \serialblock_inst|serialreader_inst|temp_data[24]~12_combout ;
wire \serialblock_inst|serialreader_inst|Selector41~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector29~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector45~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector45~1_combout ;
wire \serialblock_inst|serialreader_inst|Selector44~0_combout ;
wire \serialblock_inst|serialreader_inst|Equal0~5_combout ;
wire \serialblock_inst|serialreader_inst|Selector35~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector35~2_combout ;
wire \serialblock_inst|serialreader_inst|Selector36~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector29~1_combout ;
wire \serialblock_inst|serialreader_inst|Selector58~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector34~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector37~0_combout ;
wire \serialblock_inst|serialreader_inst|Equal0~7_combout ;
wire \serialblock_inst|serialreader_inst|Selector39~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector38~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector41~1_combout ;
wire \serialblock_inst|serialreader_inst|Selector56~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector48~0_combout ;
wire \serialblock_inst|serialreader_inst|Equal0~6_combout ;
wire \serialblock_inst|serialreader_inst|Equal0~9_combout ;
wire \serialblock_inst|serialreader_inst|Selector53~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector53~1_combout ;
wire \serialblock_inst|serialreader_inst|temp_data[8]~7_combout ;
wire \serialblock_inst|serialreader_inst|Mux162~0_combout ;
wire \serialblock_inst|serialreader_inst|temp_data[8]~8_combout ;
wire \serialblock_inst|serialreader_inst|Selector50~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector52~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector51~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector51~1_combout ;
wire \serialblock_inst|serialreader_inst|Equal0~2_combout ;
wire \serialblock_inst|serialreader_inst|Selector49~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector47~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector46~0_combout ;
wire \serialblock_inst|serialreader_inst|Equal0~3_combout ;
wire \serialblock_inst|serialreader_inst|Selector59~0_combout ;
wire \serialblock_inst|serialreader_inst|Mux160~0_combout ;
wire \serialblock_inst|serialreader_inst|temp_data[0]~5_combout ;
wire \serialblock_inst|serialreader_inst|temp_data[0]~6_combout ;
wire \serialblock_inst|serialreader_inst|Selector58~1_combout ;
wire \serialblock_inst|serialreader_inst|Selector58~2_combout ;
wire \serialblock_inst|serialreader_inst|Selector60~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector62~0_combout ;
wire \serialblock_inst|serialreader_inst|Equal0~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector56~1_combout ;
wire \serialblock_inst|serialreader_inst|Selector57~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector55~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector54~0_combout ;
wire \serialblock_inst|serialreader_inst|Equal0~1_combout ;
wire \serialblock_inst|serialreader_inst|Equal0~4_combout ;
wire \serialblock_inst|serialreader_inst|Selector23~1_combout ;
wire \serialblock_inst|serialreader_inst|Equal0~16_combout ;
wire \serialblock_inst|serialreader_inst|Selector33~2_combout ;
wire \serialblock_inst|serialreader_inst|Selector23~0_combout ;
wire \serialblock_inst|serialreader_inst|temp_data[40]~15_combout ;
wire \serialblock_inst|serialreader_inst|Mux198~0_combout ;
wire \serialblock_inst|serialreader_inst|temp_data[40]~16_combout ;
wire \serialblock_inst|serialreader_inst|Selector24~0_combout ;
wire \serialblock_inst|serialreader_inst|Equal0~11_combout ;
wire \serialblock_inst|serialreader_inst|Selector21~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector21~1_combout ;
wire \serialblock_inst|serialreader_inst|Selector19~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector19~1_combout ;
wire \serialblock_inst|serialreader_inst|Selector20~0_combout ;
wire \serialblock_inst|serialreader_inst|Equal8~1_combout ;
wire \serialblock_inst|serialreader_inst|Mux207~0_combout ;
wire \serialblock_inst|serialreader_inst|temp_data[48]~17_combout ;
wire \serialblock_inst|serialreader_inst|temp_data[48]~18_combout ;
wire \serialblock_inst|serialreader_inst|Selector18~0_combout ;
wire \serialblock_inst|serialreader_inst|Equal0~12_combout ;
wire \serialblock_inst|serialreader_inst|Selector17~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector14~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector16~2_combout ;
wire \serialblock_inst|serialreader_inst|Selector15~2_combout ;
wire \serialblock_inst|serialreader_inst|Selector15~3_combout ;
wire \serialblock_inst|serialreader_inst|Equal0~13_combout ;
wire \serialblock_inst|serialreader_inst|Selector26~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector28~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector28~1_combout ;
wire \serialblock_inst|serialreader_inst|Selector29~2_combout ;
wire \serialblock_inst|serialreader_inst|Selector27~0_combout ;
wire \serialblock_inst|serialreader_inst|Equal0~10_combout ;
wire \serialblock_inst|serialreader_inst|Equal0~14_combout ;
wire \serialblock_inst|serialreader_inst|Selector5~2_combout ;
wire \serialblock_inst|serialreader_inst|Equal0~17_combout ;
wire \serialblock_inst|serialreader_inst|Selector12~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector13~2_combout ;
wire \serialblock_inst|serialreader_inst|Selector13~3_combout ;
wire \serialblock_inst|serialreader_inst|Selector10~2_combout ;
wire \serialblock_inst|serialreader_inst|Selector11~2_combout ;
wire \serialblock_inst|serialreader_inst|Equal0~15_combout ;
wire \serialblock_inst|serialreader_inst|Equal0~18_combout ;
wire \serialblock_inst|serialreader_inst|reader_address_out[2]~4_combout ;
wire \serialblock_inst|serialreader_inst|error_out[0]~4_combout ;
wire \serialblock_inst|serialreader_inst|error_out[0]~5_combout ;
wire \serialblock_inst|serialreader_inst|error_out[0]~9_combout ;
wire \serialblock_inst|serialreader_inst|error_out[0]~10_combout ;
wire \serialblock_inst|serialreader_inst|error_out[0]~8_combout ;
wire \serialblock_inst|serialreader_inst|error_out[0]~11_combout ;
wire \serialblock_inst|serialreader_inst|error_out[0]~12_combout ;
wire \serialblock_inst|serialreader_inst|error_out[0]~13_combout ;
wire \serialblock_inst|serialreader_inst|error_out[0]~13clkctrl_outclk ;
wire \serialblock_inst|parallel_controller~0_combout ;
wire \serialblock_inst|reader_enable~feeder_combout ;
wire \serialblock_inst|reader_enable~q ;
wire \serialblock_inst|serialreader_inst|counter[2]~1_combout ;
wire \serialblock_inst|serialreader_inst|n_state.read_data~0_combout ;
wire \serialblock_inst|serialreader_inst|n_state.read_data~1_combout ;
wire \serialblock_inst|serialreader_inst|n_state.read_data~2_combout ;
wire \serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ;
wire \serialblock_inst|serialreader_inst|Selector134~0_combout ;
wire \serialblock_inst|serialreader_inst|Selector134~1_combout ;
wire \serialblock_inst|serialreader_inst|Selector134~2_combout ;
wire \serialblock_inst|serialreader_inst|Selector134~3_combout ;
wire \serialblock_inst|serialreader_inst|n_state.idle_3169~combout ;
wire \serialblock_inst|serialreader_inst|c_state~30_combout ;
wire \serialblock_inst|serialreader_inst|c_state.idle~q ;
wire \serialblock_inst|serialreader_inst|reader_done~0_combout ;
wire \serialblock_inst|serialreader_inst|reader_done~1_combout ;
wire \serialblock_inst|serialreader_inst|reader_done~combout ;
wire \serialblock_inst|read_done~q ;
wire \xteablock_inst|counter[0]~7_combout ;
wire \xteablock_inst|counter[0]~feeder_combout ;
wire \serialblock_inst|serialreader_inst|reader_address_out[2]~5_combout ;
wire \serialblock_inst|serialreader_inst|reader_address_out[2]~7_combout ;
wire \serialblock_inst|serialreader_inst|reader_address_out[2]~8_combout ;
wire \serialblock_inst|serialreader_inst|reader_address_out[2]~6_combout ;
wire \serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ;
wire \xteablock_inst|Selector1~0clkctrl_outclk ;
wire \serialblock_inst|serialreader_inst|reader_data_out[0]~2_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[0]~0_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[0]~1_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[0]~3_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[3]~7_combout ;
wire \Selector81~0_combout ;
wire \WideOr5~0_combout ;
wire \sram_inst|ram~19_combout ;
wire \sram_inst|ram[11][3]~feeder_combout ;
wire \Selector151~0_combout ;
wire \Selector11~13_combout ;
wire \Selector151~1_combout ;
wire \enable_read~q ;
wire \Selector13~9_combout ;
wire \enable_write~0_combout ;
wire \enable_write~q ;
wire \sram_inst|Decoder0~4_combout ;
wire \sram_inst|Decoder0~0_combout ;
wire \sram_inst|ram[11][41]~14_combout ;
wire \sram_inst|ram[11][3]~q ;
wire \sram_inst|ram[15][3]~feeder_combout ;
wire \sram_inst|Decoder0~2_combout ;
wire \sram_inst|ram[15][16]~16_combout ;
wire \sram_inst|ram[15][3]~q ;
wire \sram_inst|ram[3][7]~15_combout ;
wire \sram_inst|ram[3][3]~q ;
wire \sram_inst|ram[7][3]~feeder_combout ;
wire \sram_inst|ram[7][13]~13_combout ;
wire \sram_inst|ram[7][3]~q ;
wire \sram_inst|Mux60~7_combout ;
wire \sram_inst|Mux60~8_combout ;
wire \sram_inst|ram[14][3]~feeder_combout ;
wire \sram_inst|Decoder0~1_combout ;
wire \sram_inst|ram[14][37]~4_combout ;
wire \sram_inst|ram[14][3]~q ;
wire \sram_inst|ram[6][8]~2_combout ;
wire \sram_inst|ram[6][3]~q ;
wire \sram_inst|ram[10][3]~feeder_combout ;
wire \sram_inst|ram[10][59]~1_combout ;
wire \sram_inst|ram[10][3]~q ;
wire \sram_inst|ram[2][42]~3_combout ;
wire \sram_inst|ram[2][3]~q ;
wire \sram_inst|Mux60~0_combout ;
wire \sram_inst|Mux60~1_combout ;
wire \sram_inst|ram[9][3]~feeder_combout ;
wire \sram_inst|Decoder0~5_combout ;
wire \sram_inst|ram[9][17]~6_combout ;
wire \sram_inst|ram[9][3]~q ;
wire \sram_inst|Decoder0~3_combout ;
wire \sram_inst|ram[13][10]~8_combout ;
wire \sram_inst|ram[13][3]~q ;
wire \sram_inst|ram[5][3]~feeder_combout ;
wire \sram_inst|ram[5][9]~5_combout ;
wire \sram_inst|ram[5][3]~q ;
wire \sram_inst|ram[1][7]~7_combout ;
wire \sram_inst|ram[1][3]~q ;
wire \sram_inst|Mux60~2_combout ;
wire \sram_inst|Mux60~3_combout ;
wire \sram_inst|ram[4][3]~feeder_combout ;
wire \sram_inst|ram[4][9]~10_combout ;
wire \sram_inst|ram[4][3]~q ;
wire \sram_inst|ram[12][3]~feeder_combout ;
wire \sram_inst|ram[12][55]~12_combout ;
wire \sram_inst|ram[12][3]~q ;
wire \sram_inst|ram[0][22]~11_combout ;
wire \sram_inst|ram[0][3]~q ;
wire \sram_inst|ram[8][3]~feeder_combout ;
wire \sram_inst|ram[8][17]~9_combout ;
wire \sram_inst|ram[8][3]~q ;
wire \sram_inst|Mux60~4_combout ;
wire \sram_inst|Mux60~5_combout ;
wire \sram_inst|Mux60~6_combout ;
wire \sram_inst|Mux60~9_combout ;
wire \sram_inst|memory_read[49]~0_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[56]~61_combout ;
wire \Selector28~0_combout ;
wire \sram_inst|ram~72_combout ;
wire \sram_inst|ram[15][56]~feeder_combout ;
wire \sram_inst|ram[15][56]~q ;
wire \sram_inst|ram[14][56]~q ;
wire \sram_inst|ram[13][56]~feeder_combout ;
wire \sram_inst|ram[13][56]~q ;
wire \sram_inst|ram[12][56]~q ;
wire \sram_inst|Mux7~7_combout ;
wire \sram_inst|Mux7~8_combout ;
wire \sram_inst|ram[7][56]~feeder_combout ;
wire \sram_inst|ram[7][56]~q ;
wire \sram_inst|ram[5][56]~q ;
wire \sram_inst|ram[6][56]~feeder_combout ;
wire \sram_inst|ram[6][56]~q ;
wire \sram_inst|ram[4][56]~q ;
wire \sram_inst|Mux7~0_combout ;
wire \sram_inst|Mux7~1_combout ;
wire \sram_inst|ram[9][56]~feeder_combout ;
wire \sram_inst|ram[9][56]~q ;
wire \sram_inst|ram[8][56]~q ;
wire \sram_inst|Mux7~2_combout ;
wire \sram_inst|ram[10][56]~feeder_combout ;
wire \sram_inst|ram[10][56]~q ;
wire \sram_inst|ram[11][56]~q ;
wire \sram_inst|Mux7~3_combout ;
wire \sram_inst|ram[1][56]~feeder_combout ;
wire \sram_inst|ram[1][56]~q ;
wire \sram_inst|ram[3][56]~q ;
wire \sram_inst|ram[2][56]~feeder_combout ;
wire \sram_inst|ram[2][56]~q ;
wire \sram_inst|ram[0][56]~q ;
wire \sram_inst|Mux7~4_combout ;
wire \sram_inst|Mux7~5_combout ;
wire \sram_inst|Mux7~6_combout ;
wire \sram_inst|Mux7~9_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[0]~4_combout ;
wire \xteablock_inst|Add5~0_combout ;
wire \xteablock_inst|Add5~28_combout ;
wire \xteablock_inst|WideOr3~0_combout ;
wire \xteablock_inst|WideOr3~0clkctrl_outclk ;
wire \serialblock_inst|serialreader_inst|reader_data_out[32]~37_combout ;
wire \xteablock_inst|WideOr1~0_combout ;
wire \xteablock_inst|WideOr1~0clkctrl_outclk ;
wire \serialblock_inst|serialreader_inst|reader_data_out[27]~32_combout ;
wire \Selector57~0_combout ;
wire \sram_inst|ram~43_combout ;
wire \sram_inst|ram[15][27]~feeder_combout ;
wire \sram_inst|ram[15][27]~q ;
wire \sram_inst|ram[11][27]~q ;
wire \sram_inst|ram[7][27]~feeder_combout ;
wire \sram_inst|ram[7][27]~q ;
wire \sram_inst|ram[3][27]~q ;
wire \sram_inst|Mux36~7_combout ;
wire \sram_inst|Mux36~8_combout ;
wire \sram_inst|ram[14][27]~feeder_combout ;
wire \sram_inst|ram[14][27]~q ;
wire \sram_inst|ram[6][27]~q ;
wire \sram_inst|ram[10][27]~feeder_combout ;
wire \sram_inst|ram[10][27]~q ;
wire \sram_inst|ram[2][27]~q ;
wire \sram_inst|Mux36~0_combout ;
wire \sram_inst|Mux36~1_combout ;
wire \sram_inst|ram[8][27]~feeder_combout ;
wire \sram_inst|ram[8][27]~q ;
wire \sram_inst|ram[0][27]~q ;
wire \sram_inst|Mux36~4_combout ;
wire \sram_inst|ram[12][27]~q ;
wire \sram_inst|ram[4][27]~feeder_combout ;
wire \sram_inst|ram[4][27]~q ;
wire \sram_inst|Mux36~5_combout ;
wire \sram_inst|ram[9][27]~feeder_combout ;
wire \sram_inst|ram[9][27]~q ;
wire \sram_inst|ram[13][27]~q ;
wire \sram_inst|ram[5][27]~feeder_combout ;
wire \sram_inst|ram[5][27]~q ;
wire \sram_inst|ram[1][27]~q ;
wire \sram_inst|Mux36~2_combout ;
wire \sram_inst|Mux36~3_combout ;
wire \sram_inst|Mux36~6_combout ;
wire \sram_inst|Mux36~9_combout ;
wire \sram_inst|memory_read[27]~feeder_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[41]~46_combout ;
wire \Selector43~0_combout ;
wire \sram_inst|ram~57_combout ;
wire \sram_inst|ram[3][41]~q ;
wire \sram_inst|ram[11][41]~feeder_combout ;
wire \sram_inst|ram[11][41]~q ;
wire \sram_inst|Mux22~7_combout ;
wire \sram_inst|ram[7][41]~q ;
wire \sram_inst|ram[15][41]~q ;
wire \sram_inst|Mux22~8_combout ;
wire \sram_inst|ram[13][41]~feeder_combout ;
wire \sram_inst|ram[13][41]~q ;
wire \sram_inst|ram[5][41]~q ;
wire \sram_inst|ram[1][41]~q ;
wire \sram_inst|ram[9][41]~feeder_combout ;
wire \sram_inst|ram[9][41]~q ;
wire \sram_inst|Mux22~0_combout ;
wire \sram_inst|Mux22~1_combout ;
wire \sram_inst|ram[8][41]~feeder_combout ;
wire \sram_inst|ram[8][41]~q ;
wire \sram_inst|ram[12][41]~q ;
wire \sram_inst|ram[4][41]~feeder_combout ;
wire \sram_inst|ram[4][41]~q ;
wire \sram_inst|ram[0][41]~q ;
wire \sram_inst|Mux22~4_combout ;
wire \sram_inst|Mux22~5_combout ;
wire \sram_inst|ram[10][41]~feeder_combout ;
wire \sram_inst|ram[10][41]~q ;
wire \sram_inst|ram[14][41]~q ;
wire \sram_inst|ram[6][41]~feeder_combout ;
wire \sram_inst|ram[6][41]~q ;
wire \sram_inst|ram[2][41]~q ;
wire \sram_inst|Mux22~2_combout ;
wire \sram_inst|Mux22~3_combout ;
wire \sram_inst|Mux22~6_combout ;
wire \sram_inst|Mux22~9_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[9]~14_combout ;
wire \Selector75~0_combout ;
wire \sram_inst|ram~25_combout ;
wire \sram_inst|ram[13][9]~feeder_combout ;
wire \sram_inst|ram[13][9]~q ;
wire \sram_inst|ram[5][9]~q ;
wire \sram_inst|ram[9][9]~feeder_combout ;
wire \sram_inst|ram[9][9]~q ;
wire \sram_inst|ram[1][9]~q ;
wire \sram_inst|Mux54~0_combout ;
wire \sram_inst|Mux54~1_combout ;
wire \sram_inst|ram[15][9]~feeder_combout ;
wire \sram_inst|ram[15][9]~q ;
wire \sram_inst|ram[7][9]~q ;
wire \sram_inst|ram[11][9]~feeder_combout ;
wire \sram_inst|ram[11][9]~q ;
wire \sram_inst|ram[3][9]~q ;
wire \sram_inst|Mux54~7_combout ;
wire \sram_inst|Mux54~8_combout ;
wire \sram_inst|ram[8][9]~feeder_combout ;
wire \sram_inst|ram[8][9]~q ;
wire \sram_inst|ram[12][9]~q ;
wire \sram_inst|ram[0][9]~q ;
wire \sram_inst|ram[4][9]~feeder_combout ;
wire \sram_inst|ram[4][9]~q ;
wire \sram_inst|Mux54~4_combout ;
wire \sram_inst|Mux54~5_combout ;
wire \sram_inst|ram[10][9]~feeder_combout ;
wire \sram_inst|ram[10][9]~q ;
wire \sram_inst|ram[14][9]~q ;
wire \sram_inst|ram[2][9]~q ;
wire \sram_inst|ram[6][9]~feeder_combout ;
wire \sram_inst|ram[6][9]~q ;
wire \sram_inst|Mux54~2_combout ;
wire \sram_inst|Mux54~3_combout ;
wire \sram_inst|Mux54~6_combout ;
wire \sram_inst|Mux54~9_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[59]~64_combout ;
wire \Selector25~0_combout ;
wire \sram_inst|ram~75_combout ;
wire \sram_inst|ram[15][59]~feeder_combout ;
wire \sram_inst|ram[15][59]~q ;
wire \sram_inst|ram[7][59]~feeder_combout ;
wire \sram_inst|ram[7][59]~q ;
wire \sram_inst|ram[3][59]~q ;
wire \sram_inst|Mux4~7_combout ;
wire \sram_inst|ram[11][59]~q ;
wire \sram_inst|Mux4~8_combout ;
wire \sram_inst|ram[2][59]~q ;
wire \sram_inst|ram[10][59]~feeder_combout ;
wire \sram_inst|ram[10][59]~q ;
wire \sram_inst|Mux4~0_combout ;
wire \sram_inst|ram[14][59]~feeder_combout ;
wire \sram_inst|ram[14][59]~q ;
wire \sram_inst|ram[6][59]~q ;
wire \sram_inst|Mux4~1_combout ;
wire \sram_inst|ram[4][59]~feeder_combout ;
wire \sram_inst|ram[4][59]~q ;
wire \sram_inst|ram[12][59]~q ;
wire \sram_inst|ram[8][59]~feeder_combout ;
wire \sram_inst|ram[8][59]~q ;
wire \sram_inst|ram[0][59]~q ;
wire \sram_inst|Mux4~4_combout ;
wire \sram_inst|Mux4~5_combout ;
wire \sram_inst|ram[9][59]~feeder_combout ;
wire \sram_inst|ram[9][59]~q ;
wire \sram_inst|ram[13][59]~q ;
wire \sram_inst|ram[5][59]~feeder_combout ;
wire \sram_inst|ram[5][59]~q ;
wire \sram_inst|ram[1][59]~q ;
wire \sram_inst|Mux4~2_combout ;
wire \sram_inst|Mux4~3_combout ;
wire \sram_inst|Mux4~6_combout ;
wire \sram_inst|Mux4~9_combout ;
wire \xteablock_inst|Add5~1 ;
wire \xteablock_inst|Add5~2_combout ;
wire \xteablock_inst|Add5~29_combout ;
wire \xteablock_inst|Add5~3 ;
wire \xteablock_inst|Add5~4_combout ;
wire \xteablock_inst|Add5~30_combout ;
wire \xteablock_inst|Add5~5 ;
wire \xteablock_inst|Add5~6_combout ;
wire \xteablock_inst|Add5~31_combout ;
wire \xteablock_inst|Add5~7 ;
wire \xteablock_inst|Add5~8_combout ;
wire \xteablock_inst|Add5~32_combout ;
wire \xteablock_inst|Add5~9 ;
wire \xteablock_inst|Add5~10_combout ;
wire \xteablock_inst|Add5~33_combout ;
wire \xteablock_inst|Add5~11 ;
wire \xteablock_inst|Add5~12_combout ;
wire \xteablock_inst|Add5~34_combout ;
wire \xteablock_inst|Add5~13 ;
wire \xteablock_inst|Add5~14_combout ;
wire \xteablock_inst|Add5~35_combout ;
wire \xteablock_inst|Add5~15 ;
wire \xteablock_inst|Add5~16_combout ;
wire \xteablock_inst|Add5~36_combout ;
wire \xteablock_inst|Add5~17 ;
wire \xteablock_inst|Add5~18_combout ;
wire \xteablock_inst|Add5~37_combout ;
wire \xteablock_inst|Add5~19 ;
wire \xteablock_inst|Add5~20_combout ;
wire \xteablock_inst|Add5~38_combout ;
wire \xteablock_inst|Add5~21 ;
wire \xteablock_inst|Add5~22_combout ;
wire \xteablock_inst|Add5~24_combout ;
wire \xteablock_inst|Add5~23 ;
wire \xteablock_inst|Add5~25_combout ;
wire \xteablock_inst|Add5~27_combout ;
wire \xteablock_inst|Add5~26 ;
wire \xteablock_inst|Add5~39_combout ;
wire \xteablock_inst|Add5~41_combout ;
wire \xteablock_inst|Add5~40 ;
wire \xteablock_inst|Add5~42_combout ;
wire \xteablock_inst|Add5~44_combout ;
wire \xteablock_inst|Add5~43 ;
wire \xteablock_inst|Add5~45_combout ;
wire \xteablock_inst|Add5~47_combout ;
wire \xteablock_inst|Add5~46 ;
wire \xteablock_inst|Add5~48_combout ;
wire \xteablock_inst|Add5~50_combout ;
wire \xteablock_inst|Add5~49 ;
wire \xteablock_inst|Add5~51_combout ;
wire \xteablock_inst|Add5~53_combout ;
wire \xteablock_inst|Add5~52 ;
wire \xteablock_inst|Add5~54_combout ;
wire \xteablock_inst|Add5~56_combout ;
wire \xteablock_inst|Add5~55 ;
wire \xteablock_inst|Add5~57_combout ;
wire \xteablock_inst|Add5~59_combout ;
wire \xteablock_inst|Add5~58 ;
wire \xteablock_inst|Add5~60_combout ;
wire \xteablock_inst|Add5~62_combout ;
wire \xteablock_inst|Add5~61 ;
wire \xteablock_inst|Add5~63_combout ;
wire \xteablock_inst|Add5~65_combout ;
wire \xteablock_inst|Add5~64 ;
wire \xteablock_inst|Add5~66_combout ;
wire \xteablock_inst|Add5~68_combout ;
wire \xteablock_inst|Add5~67 ;
wire \xteablock_inst|Add5~69_combout ;
wire \xteablock_inst|Add5~71_combout ;
wire \xteablock_inst|Add5~70 ;
wire \xteablock_inst|Add5~72_combout ;
wire \xteablock_inst|Add5~74_combout ;
wire \xteablock_inst|Add5~73 ;
wire \xteablock_inst|Add5~75_combout ;
wire \xteablock_inst|Add5~77_combout ;
wire \xteablock_inst|Add5~76 ;
wire \xteablock_inst|Add5~78_combout ;
wire \xteablock_inst|Add5~80_combout ;
wire \xteablock_inst|Add5~79 ;
wire \xteablock_inst|Add5~81_combout ;
wire \xteablock_inst|Add5~83_combout ;
wire \xteablock_inst|xtea_cstate.idle~clkctrl_outclk ;
wire \xteablock_inst|subkey[1][27]~combout ;
wire \xteablock_inst|subkey[3][27]~combout ;
wire \xtea_key~32_combout ;
wire \xteablock_inst|subkey[2][27]~combout ;
wire \xtea_key[123]~feeder_combout ;
wire \xteablock_inst|subkey[0][27]~combout ;
wire \xteablock_inst|rand_key~120_combout ;
wire \xteablock_inst|rand_key~121_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[33]~38_combout ;
wire \Selector51~0_combout ;
wire \sram_inst|ram~49_combout ;
wire \sram_inst|ram[15][33]~feeder_combout ;
wire \sram_inst|ram[15][33]~q ;
wire \sram_inst|ram[7][33]~q ;
wire \sram_inst|ram[11][33]~feeder_combout ;
wire \sram_inst|ram[11][33]~q ;
wire \sram_inst|ram[3][33]~q ;
wire \sram_inst|Mux30~7_combout ;
wire \sram_inst|Mux30~8_combout ;
wire \sram_inst|ram[13][33]~feeder_combout ;
wire \sram_inst|ram[13][33]~q ;
wire \sram_inst|ram[1][33]~q ;
wire \sram_inst|ram[9][33]~feeder_combout ;
wire \sram_inst|ram[9][33]~q ;
wire \sram_inst|Mux30~0_combout ;
wire \sram_inst|ram[5][33]~q ;
wire \sram_inst|Mux30~1_combout ;
wire \sram_inst|ram[8][33]~feeder_combout ;
wire \sram_inst|ram[8][33]~q ;
wire \sram_inst|ram[12][33]~q ;
wire \sram_inst|ram[4][33]~feeder_combout ;
wire \sram_inst|ram[4][33]~q ;
wire \sram_inst|ram[0][33]~q ;
wire \sram_inst|Mux30~4_combout ;
wire \sram_inst|Mux30~5_combout ;
wire \sram_inst|ram[10][33]~feeder_combout ;
wire \sram_inst|ram[10][33]~q ;
wire \sram_inst|ram[14][33]~q ;
wire \sram_inst|ram[6][33]~feeder_combout ;
wire \sram_inst|ram[6][33]~q ;
wire \sram_inst|ram[2][33]~q ;
wire \sram_inst|Mux30~2_combout ;
wire \sram_inst|Mux30~3_combout ;
wire \sram_inst|Mux30~6_combout ;
wire \sram_inst|Mux30~9_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[58]~63_combout ;
wire \Selector26~0_combout ;
wire \sram_inst|ram~74_combout ;
wire \sram_inst|ram[11][58]~feeder_combout ;
wire \sram_inst|ram[11][58]~q ;
wire \sram_inst|ram[9][58]~q ;
wire \sram_inst|ram[10][58]~feeder_combout ;
wire \sram_inst|ram[10][58]~q ;
wire \sram_inst|ram[8][58]~q ;
wire \sram_inst|Mux5~0_combout ;
wire \sram_inst|Mux5~1_combout ;
wire \sram_inst|ram[15][58]~feeder_combout ;
wire \sram_inst|ram[15][58]~q ;
wire \sram_inst|ram[13][58]~q ;
wire \sram_inst|ram[14][58]~feeder_combout ;
wire \sram_inst|ram[14][58]~q ;
wire \sram_inst|ram[12][58]~q ;
wire \sram_inst|Mux5~7_combout ;
wire \sram_inst|Mux5~8_combout ;
wire \sram_inst|ram[6][58]~feeder_combout ;
wire \sram_inst|ram[6][58]~q ;
wire \sram_inst|ram[5][58]~feeder_combout ;
wire \sram_inst|ram[5][58]~q ;
wire \sram_inst|ram[4][58]~q ;
wire \sram_inst|Mux5~2_combout ;
wire \sram_inst|ram[7][58]~feeder_combout ;
wire \sram_inst|ram[7][58]~q ;
wire \sram_inst|Mux5~3_combout ;
wire \sram_inst|ram[2][58]~feeder_combout ;
wire \sram_inst|ram[2][58]~q ;
wire \sram_inst|ram[3][58]~feeder_combout ;
wire \sram_inst|ram[3][58]~q ;
wire \sram_inst|ram[1][58]~feeder_combout ;
wire \sram_inst|ram[1][58]~q ;
wire \sram_inst|ram[0][58]~q ;
wire \sram_inst|Mux5~4_combout ;
wire \sram_inst|Mux5~5_combout ;
wire \sram_inst|Mux5~6_combout ;
wire \sram_inst|Mux5~9_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[42]~47_combout ;
wire \Selector42~0_combout ;
wire \sram_inst|ram~58_combout ;
wire \sram_inst|ram[6][42]~feeder_combout ;
wire \sram_inst|ram[6][42]~q ;
wire \sram_inst|ram[7][42]~q ;
wire \sram_inst|ram[4][42]~q ;
wire \sram_inst|ram[5][42]~feeder_combout ;
wire \sram_inst|ram[5][42]~q ;
wire \sram_inst|Mux21~2_combout ;
wire \sram_inst|Mux21~3_combout ;
wire \sram_inst|ram[2][42]~feeder_combout ;
wire \sram_inst|ram[2][42]~q ;
wire \sram_inst|ram[3][42]~q ;
wire \sram_inst|ram[1][42]~feeder_combout ;
wire \sram_inst|ram[1][42]~q ;
wire \sram_inst|ram[0][42]~q ;
wire \sram_inst|Mux21~4_combout ;
wire \sram_inst|Mux21~5_combout ;
wire \sram_inst|Mux21~6_combout ;
wire \sram_inst|ram[10][42]~feeder_combout ;
wire \sram_inst|ram[10][42]~q ;
wire \sram_inst|ram[8][42]~feeder_combout ;
wire \sram_inst|ram[8][42]~q ;
wire \sram_inst|Mux21~0_combout ;
wire \sram_inst|ram[9][42]~q ;
wire \sram_inst|ram[11][42]~feeder_combout ;
wire \sram_inst|ram[11][42]~q ;
wire \sram_inst|Mux21~1_combout ;
wire \sram_inst|ram[15][42]~feeder_combout ;
wire \sram_inst|ram[15][42]~q ;
wire \sram_inst|ram[13][42]~q ;
wire \sram_inst|ram[14][42]~feeder_combout ;
wire \sram_inst|ram[14][42]~q ;
wire \sram_inst|ram[12][42]~q ;
wire \sram_inst|Mux21~7_combout ;
wire \sram_inst|Mux21~8_combout ;
wire \sram_inst|Mux21~9_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[17]~22_combout ;
wire \Selector67~0_combout ;
wire \sram_inst|ram~33_combout ;
wire \sram_inst|ram[15][17]~feeder_combout ;
wire \sram_inst|ram[15][17]~q ;
wire \sram_inst|ram[7][17]~q ;
wire \sram_inst|ram[11][17]~feeder_combout ;
wire \sram_inst|ram[11][17]~q ;
wire \sram_inst|ram[3][17]~q ;
wire \sram_inst|Mux46~7_combout ;
wire \sram_inst|Mux46~8_combout ;
wire \sram_inst|ram[13][17]~feeder_combout ;
wire \sram_inst|ram[13][17]~q ;
wire \sram_inst|ram[5][17]~q ;
wire \sram_inst|ram[1][17]~q ;
wire \sram_inst|ram[9][17]~feeder_combout ;
wire \sram_inst|ram[9][17]~q ;
wire \sram_inst|Mux46~0_combout ;
wire \sram_inst|Mux46~1_combout ;
wire \sram_inst|ram[8][17]~feeder_combout ;
wire \sram_inst|ram[8][17]~q ;
wire \sram_inst|ram[12][17]~q ;
wire \sram_inst|ram[4][17]~feeder_combout ;
wire \sram_inst|ram[4][17]~q ;
wire \sram_inst|ram[0][17]~q ;
wire \sram_inst|Mux46~4_combout ;
wire \sram_inst|Mux46~5_combout ;
wire \sram_inst|ram[10][17]~feeder_combout ;
wire \sram_inst|ram[10][17]~q ;
wire \sram_inst|ram[14][17]~q ;
wire \sram_inst|ram[2][17]~q ;
wire \sram_inst|ram[6][17]~feeder_combout ;
wire \sram_inst|ram[6][17]~q ;
wire \sram_inst|Mux46~2_combout ;
wire \sram_inst|Mux46~3_combout ;
wire \sram_inst|Mux46~6_combout ;
wire \sram_inst|Mux46~9_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[49]~54_combout ;
wire \Selector35~0_combout ;
wire \sram_inst|ram~65_combout ;
wire \sram_inst|ram[3][49]~q ;
wire \sram_inst|ram[11][49]~feeder_combout ;
wire \sram_inst|ram[11][49]~q ;
wire \sram_inst|Mux14~7_combout ;
wire \sram_inst|ram[15][49]~feeder_combout ;
wire \sram_inst|ram[15][49]~q ;
wire \sram_inst|ram[7][49]~q ;
wire \sram_inst|Mux14~8_combout ;
wire \sram_inst|ram[9][49]~feeder_combout ;
wire \sram_inst|ram[9][49]~q ;
wire \sram_inst|ram[1][49]~q ;
wire \sram_inst|Mux14~0_combout ;
wire \sram_inst|ram[13][49]~feeder_combout ;
wire \sram_inst|ram[13][49]~q ;
wire \sram_inst|ram[5][49]~q ;
wire \sram_inst|Mux14~1_combout ;
wire \sram_inst|ram[10][49]~feeder_combout ;
wire \sram_inst|ram[10][49]~q ;
wire \sram_inst|ram[14][49]~q ;
wire \sram_inst|ram[6][49]~feeder_combout ;
wire \sram_inst|ram[6][49]~q ;
wire \sram_inst|ram[2][49]~q ;
wire \sram_inst|Mux14~2_combout ;
wire \sram_inst|Mux14~3_combout ;
wire \sram_inst|ram[8][49]~feeder_combout ;
wire \sram_inst|ram[8][49]~q ;
wire \sram_inst|ram[12][49]~q ;
wire \sram_inst|ram[4][49]~feeder_combout ;
wire \sram_inst|ram[4][49]~q ;
wire \sram_inst|ram[0][49]~q ;
wire \sram_inst|Mux14~4_combout ;
wire \sram_inst|Mux14~5_combout ;
wire \sram_inst|Mux14~6_combout ;
wire \sram_inst|Mux14~9_combout ;
wire \xtea_key~20_combout ;
wire \xteablock_inst|subkey[3][17]~combout ;
wire \xteablock_inst|subkey[1][17]~combout ;
wire \xtea_key~21_combout ;
wire \xteablock_inst|subkey[0][17]~combout ;
wire \xteablock_inst|subkey[2][17]~combout ;
wire \xteablock_inst|rand_key~100_combout ;
wire \xteablock_inst|rand_key~101_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[47]~52_combout ;
wire \Selector37~0_combout ;
wire \sram_inst|ram~63_combout ;
wire \sram_inst|ram[14][47]~feeder_combout ;
wire \sram_inst|ram[14][47]~q ;
wire \sram_inst|ram[10][47]~feeder_combout ;
wire \sram_inst|ram[10][47]~q ;
wire \sram_inst|ram[2][47]~q ;
wire \sram_inst|Mux16~0_combout ;
wire \sram_inst|ram[6][47]~q ;
wire \sram_inst|Mux16~1_combout ;
wire \sram_inst|ram[15][47]~feeder_combout ;
wire \sram_inst|ram[15][47]~q ;
wire \sram_inst|ram[11][47]~q ;
wire \sram_inst|ram[3][47]~q ;
wire \sram_inst|ram[7][47]~feeder_combout ;
wire \sram_inst|ram[7][47]~q ;
wire \sram_inst|Mux16~7_combout ;
wire \sram_inst|Mux16~8_combout ;
wire \sram_inst|ram[4][47]~feeder_combout ;
wire \sram_inst|ram[4][47]~q ;
wire \sram_inst|ram[12][47]~q ;
wire \sram_inst|ram[8][47]~feeder_combout ;
wire \sram_inst|ram[8][47]~q ;
wire \sram_inst|ram[0][47]~q ;
wire \sram_inst|Mux16~4_combout ;
wire \sram_inst|Mux16~5_combout ;
wire \sram_inst|ram[9][47]~feeder_combout ;
wire \sram_inst|ram[9][47]~q ;
wire \sram_inst|ram[13][47]~q ;
wire \sram_inst|ram[5][47]~feeder_combout ;
wire \sram_inst|ram[5][47]~q ;
wire \sram_inst|ram[1][47]~q ;
wire \sram_inst|Mux16~2_combout ;
wire \sram_inst|Mux16~3_combout ;
wire \sram_inst|Mux16~6_combout ;
wire \sram_inst|Mux16~9_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[53]~58_combout ;
wire \Selector31~0_combout ;
wire \sram_inst|ram~69_combout ;
wire \sram_inst|ram[9][53]~feeder_combout ;
wire \sram_inst|ram[9][53]~q ;
wire \sram_inst|ram[1][53]~q ;
wire \sram_inst|Mux10~0_combout ;
wire \sram_inst|ram[13][53]~feeder_combout ;
wire \sram_inst|ram[13][53]~q ;
wire \sram_inst|ram[5][53]~q ;
wire \sram_inst|Mux10~1_combout ;
wire \sram_inst|ram[15][53]~feeder_combout ;
wire \sram_inst|ram[15][53]~q ;
wire \sram_inst|ram[7][53]~q ;
wire \sram_inst|ram[11][53]~feeder_combout ;
wire \sram_inst|ram[11][53]~q ;
wire \sram_inst|ram[3][53]~q ;
wire \sram_inst|Mux10~7_combout ;
wire \sram_inst|Mux10~8_combout ;
wire \sram_inst|ram[8][53]~feeder_combout ;
wire \sram_inst|ram[8][53]~q ;
wire \sram_inst|ram[12][53]~q ;
wire \sram_inst|ram[4][53]~feeder_combout ;
wire \sram_inst|ram[4][53]~q ;
wire \sram_inst|ram[0][53]~q ;
wire \sram_inst|Mux10~4_combout ;
wire \sram_inst|Mux10~5_combout ;
wire \sram_inst|ram[10][53]~feeder_combout ;
wire \sram_inst|ram[10][53]~q ;
wire \sram_inst|ram[14][53]~q ;
wire \sram_inst|ram[6][53]~feeder_combout ;
wire \sram_inst|ram[6][53]~q ;
wire \sram_inst|ram[2][53]~q ;
wire \sram_inst|Mux10~2_combout ;
wire \sram_inst|Mux10~3_combout ;
wire \sram_inst|Mux10~6_combout ;
wire \sram_inst|Mux10~9_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[6]~11_combout ;
wire \Selector78~0_combout ;
wire \sram_inst|ram~22_combout ;
wire \sram_inst|ram[2][6]~q ;
wire \sram_inst|ram[3][6]~q ;
wire \sram_inst|ram[1][6]~feeder_combout ;
wire \sram_inst|ram[1][6]~q ;
wire \sram_inst|ram[0][6]~q ;
wire \sram_inst|Mux57~4_combout ;
wire \sram_inst|Mux57~5_combout ;
wire \sram_inst|ram[6][6]~feeder_combout ;
wire \sram_inst|ram[6][6]~q ;
wire \sram_inst|ram[7][6]~q ;
wire \sram_inst|ram[5][6]~q ;
wire \sram_inst|ram[4][6]~q ;
wire \sram_inst|Mux57~2_combout ;
wire \sram_inst|Mux57~3_combout ;
wire \sram_inst|Mux57~6_combout ;
wire \sram_inst|ram[15][6]~feeder_combout ;
wire \sram_inst|ram[15][6]~q ;
wire \sram_inst|ram[14][6]~feeder_combout ;
wire \sram_inst|ram[14][6]~q ;
wire \sram_inst|ram[12][6]~q ;
wire \sram_inst|Mux57~7_combout ;
wire \sram_inst|ram[13][6]~q ;
wire \sram_inst|Mux57~8_combout ;
wire \sram_inst|ram[11][6]~feeder_combout ;
wire \sram_inst|ram[11][6]~q ;
wire \sram_inst|ram[9][6]~q ;
wire \sram_inst|ram[10][6]~feeder_combout ;
wire \sram_inst|ram[10][6]~q ;
wire \sram_inst|ram[8][6]~q ;
wire \sram_inst|Mux57~0_combout ;
wire \sram_inst|Mux57~1_combout ;
wire \sram_inst|Mux57~9_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[38]~43_combout ;
wire \Selector46~0_combout ;
wire \sram_inst|ram~54_combout ;
wire \sram_inst|ram[15][38]~q ;
wire \sram_inst|ram[13][38]~q ;
wire \sram_inst|ram[14][38]~feeder_combout ;
wire \sram_inst|ram[14][38]~q ;
wire \sram_inst|ram[12][38]~q ;
wire \sram_inst|Mux25~7_combout ;
wire \sram_inst|Mux25~8_combout ;
wire \sram_inst|ram[11][38]~feeder_combout ;
wire \sram_inst|ram[11][38]~q ;
wire \sram_inst|ram[9][38]~q ;
wire \sram_inst|ram[10][38]~feeder_combout ;
wire \sram_inst|ram[10][38]~q ;
wire \sram_inst|ram[8][38]~q ;
wire \sram_inst|Mux25~0_combout ;
wire \sram_inst|Mux25~1_combout ;
wire \sram_inst|ram[2][38]~feeder_combout ;
wire \sram_inst|ram[2][38]~q ;
wire \sram_inst|ram[3][38]~q ;
wire \sram_inst|ram[1][38]~feeder_combout ;
wire \sram_inst|ram[1][38]~q ;
wire \sram_inst|ram[0][38]~q ;
wire \sram_inst|Mux25~4_combout ;
wire \sram_inst|Mux25~5_combout ;
wire \sram_inst|ram[6][38]~feeder_combout ;
wire \sram_inst|ram[6][38]~q ;
wire \sram_inst|ram[7][38]~q ;
wire \sram_inst|ram[4][38]~q ;
wire \sram_inst|ram[5][38]~q ;
wire \sram_inst|Mux25~2_combout ;
wire \sram_inst|Mux25~3_combout ;
wire \sram_inst|Mux25~6_combout ;
wire \sram_inst|Mux25~9_combout ;
wire \xtea_input[38]~feeder_combout ;
wire \xtea_key~7_combout ;
wire \xteablock_inst|subkey[2][6]~combout ;
wire \xtea_key~8_combout ;
wire \xteablock_inst|subkey[1][6]~combout ;
wire \xteablock_inst|rand_key~65_combout ;
wire \xteablock_inst|subkey[3][6]~combout ;
wire \xteablock_inst|subkey[0][6]~combout ;
wire \xteablock_inst|rand_key~78_combout ;
wire \xteablock_inst|rand_key~79_combout ;
wire \xteablock_inst|subkey[1][5]~combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[22]~27_combout ;
wire \Selector62~0_combout ;
wire \sram_inst|ram~38_combout ;
wire \sram_inst|ram[15][22]~feeder_combout ;
wire \sram_inst|ram[15][22]~q ;
wire \sram_inst|ram[13][22]~q ;
wire \sram_inst|ram[14][22]~feeder_combout ;
wire \sram_inst|ram[14][22]~q ;
wire \sram_inst|ram[12][22]~q ;
wire \sram_inst|Mux41~7_combout ;
wire \sram_inst|Mux41~8_combout ;
wire \sram_inst|ram[6][22]~feeder_combout ;
wire \sram_inst|ram[6][22]~q ;
wire \sram_inst|ram[7][22]~q ;
wire \sram_inst|ram[5][22]~feeder_combout ;
wire \sram_inst|ram[5][22]~q ;
wire \sram_inst|ram[4][22]~q ;
wire \sram_inst|Mux41~2_combout ;
wire \sram_inst|Mux41~3_combout ;
wire \sram_inst|ram[2][22]~feeder_combout ;
wire \sram_inst|ram[2][22]~q ;
wire \sram_inst|ram[3][22]~q ;
wire \sram_inst|ram[0][22]~feeder_combout ;
wire \sram_inst|ram[0][22]~q ;
wire \sram_inst|ram[1][22]~feeder_combout ;
wire \sram_inst|ram[1][22]~q ;
wire \sram_inst|Mux41~4_combout ;
wire \sram_inst|Mux41~5_combout ;
wire \sram_inst|Mux41~6_combout ;
wire \sram_inst|ram[11][22]~feeder_combout ;
wire \sram_inst|ram[11][22]~q ;
wire \sram_inst|ram[9][22]~q ;
wire \sram_inst|ram[10][22]~feeder_combout ;
wire \sram_inst|ram[10][22]~q ;
wire \sram_inst|ram[8][22]~q ;
wire \sram_inst|Mux41~0_combout ;
wire \sram_inst|Mux41~1_combout ;
wire \sram_inst|Mux41~9_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[54]~59_combout ;
wire \Selector30~0_combout ;
wire \sram_inst|ram~70_combout ;
wire \sram_inst|ram[7][54]~feeder_combout ;
wire \sram_inst|ram[7][54]~q ;
wire \sram_inst|ram[6][54]~feeder_combout ;
wire \sram_inst|ram[6][54]~q ;
wire \sram_inst|ram[5][54]~feeder_combout ;
wire \sram_inst|ram[5][54]~q ;
wire \sram_inst|ram[4][54]~q ;
wire \sram_inst|Mux9~2_combout ;
wire \sram_inst|Mux9~3_combout ;
wire \sram_inst|ram[2][54]~feeder_combout ;
wire \sram_inst|ram[2][54]~q ;
wire \sram_inst|ram[3][54]~q ;
wire \sram_inst|ram[1][54]~feeder_combout ;
wire \sram_inst|ram[1][54]~q ;
wire \sram_inst|ram[0][54]~feeder_combout ;
wire \sram_inst|ram[0][54]~q ;
wire \sram_inst|Mux9~4_combout ;
wire \sram_inst|Mux9~5_combout ;
wire \sram_inst|Mux9~6_combout ;
wire \sram_inst|ram[10][54]~feeder_combout ;
wire \sram_inst|ram[10][54]~q ;
wire \sram_inst|ram[8][54]~q ;
wire \sram_inst|Mux9~0_combout ;
wire \sram_inst|ram[11][54]~feeder_combout ;
wire \sram_inst|ram[11][54]~q ;
wire \sram_inst|ram[9][54]~q ;
wire \sram_inst|Mux9~1_combout ;
wire \sram_inst|ram[15][54]~q ;
wire \sram_inst|ram[13][54]~q ;
wire \sram_inst|ram[12][54]~q ;
wire \sram_inst|ram[14][54]~feeder_combout ;
wire \sram_inst|ram[14][54]~q ;
wire \sram_inst|Mux9~7_combout ;
wire \sram_inst|Mux9~8_combout ;
wire \sram_inst|Mux9~9_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[14]~19_combout ;
wire \Selector70~0_combout ;
wire \sram_inst|ram~30_combout ;
wire \sram_inst|ram[15][14]~feeder_combout ;
wire \sram_inst|ram[15][14]~q ;
wire \sram_inst|ram[13][14]~q ;
wire \sram_inst|ram[14][14]~feeder_combout ;
wire \sram_inst|ram[14][14]~q ;
wire \sram_inst|ram[12][14]~q ;
wire \sram_inst|Mux49~7_combout ;
wire \sram_inst|Mux49~8_combout ;
wire \sram_inst|ram[2][14]~feeder_combout ;
wire \sram_inst|ram[2][14]~q ;
wire \sram_inst|ram[3][14]~q ;
wire \sram_inst|ram[1][14]~feeder_combout ;
wire \sram_inst|ram[1][14]~q ;
wire \sram_inst|ram[0][14]~q ;
wire \sram_inst|Mux49~4_combout ;
wire \sram_inst|Mux49~5_combout ;
wire \sram_inst|ram[6][14]~feeder_combout ;
wire \sram_inst|ram[6][14]~q ;
wire \sram_inst|ram[7][14]~q ;
wire \sram_inst|ram[5][14]~feeder_combout ;
wire \sram_inst|ram[5][14]~q ;
wire \sram_inst|ram[4][14]~q ;
wire \sram_inst|Mux49~2_combout ;
wire \sram_inst|Mux49~3_combout ;
wire \sram_inst|Mux49~6_combout ;
wire \sram_inst|ram[11][14]~feeder_combout ;
wire \sram_inst|ram[11][14]~q ;
wire \sram_inst|ram[9][14]~q ;
wire \sram_inst|ram[10][14]~feeder_combout ;
wire \sram_inst|ram[10][14]~q ;
wire \sram_inst|ram[8][14]~q ;
wire \sram_inst|Mux49~0_combout ;
wire \sram_inst|Mux49~1_combout ;
wire \sram_inst|Mux49~9_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[13]~18_combout ;
wire \Selector71~0_combout ;
wire \sram_inst|ram~29_combout ;
wire \sram_inst|ram[15][13]~feeder_combout ;
wire \sram_inst|ram[15][13]~q ;
wire \sram_inst|ram[7][13]~q ;
wire \sram_inst|ram[3][13]~q ;
wire \sram_inst|ram[11][13]~feeder_combout ;
wire \sram_inst|ram[11][13]~q ;
wire \sram_inst|Mux50~7_combout ;
wire \sram_inst|Mux50~8_combout ;
wire \sram_inst|ram[13][13]~feeder_combout ;
wire \sram_inst|ram[13][13]~q ;
wire \sram_inst|ram[9][13]~feeder_combout ;
wire \sram_inst|ram[9][13]~q ;
wire \sram_inst|ram[1][13]~q ;
wire \sram_inst|Mux50~0_combout ;
wire \sram_inst|ram[5][13]~q ;
wire \sram_inst|Mux50~1_combout ;
wire \sram_inst|ram[10][13]~feeder_combout ;
wire \sram_inst|ram[10][13]~q ;
wire \sram_inst|ram[14][13]~q ;
wire \sram_inst|ram[6][13]~feeder_combout ;
wire \sram_inst|ram[6][13]~q ;
wire \sram_inst|ram[2][13]~q ;
wire \sram_inst|Mux50~2_combout ;
wire \sram_inst|Mux50~3_combout ;
wire \sram_inst|ram[8][13]~feeder_combout ;
wire \sram_inst|ram[8][13]~q ;
wire \sram_inst|ram[12][13]~q ;
wire \sram_inst|ram[0][13]~feeder_combout ;
wire \sram_inst|ram[0][13]~q ;
wire \sram_inst|ram[4][13]~feeder_combout ;
wire \sram_inst|ram[4][13]~q ;
wire \sram_inst|Mux50~4_combout ;
wire \sram_inst|Mux50~5_combout ;
wire \sram_inst|Mux50~6_combout ;
wire \sram_inst|Mux50~9_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[45]~50_combout ;
wire \Selector39~0_combout ;
wire \sram_inst|ram~61_combout ;
wire \sram_inst|ram[15][45]~feeder_combout ;
wire \sram_inst|ram[15][45]~q ;
wire \sram_inst|ram[7][45]~q ;
wire \sram_inst|ram[11][45]~feeder_combout ;
wire \sram_inst|ram[11][45]~q ;
wire \sram_inst|ram[3][45]~q ;
wire \sram_inst|Mux18~7_combout ;
wire \sram_inst|Mux18~8_combout ;
wire \sram_inst|ram[13][45]~feeder_combout ;
wire \sram_inst|ram[13][45]~q ;
wire \sram_inst|ram[5][45]~q ;
wire \sram_inst|ram[9][45]~feeder_combout ;
wire \sram_inst|ram[9][45]~q ;
wire \sram_inst|ram[1][45]~q ;
wire \sram_inst|Mux18~0_combout ;
wire \sram_inst|Mux18~1_combout ;
wire \sram_inst|ram[10][45]~feeder_combout ;
wire \sram_inst|ram[10][45]~q ;
wire \sram_inst|ram[14][45]~q ;
wire \sram_inst|ram[6][45]~feeder_combout ;
wire \sram_inst|ram[6][45]~q ;
wire \sram_inst|ram[2][45]~q ;
wire \sram_inst|Mux18~2_combout ;
wire \sram_inst|Mux18~3_combout ;
wire \sram_inst|ram[8][45]~feeder_combout ;
wire \sram_inst|ram[8][45]~q ;
wire \sram_inst|ram[12][45]~q ;
wire \sram_inst|ram[4][45]~feeder_combout ;
wire \sram_inst|ram[4][45]~q ;
wire \sram_inst|ram[0][45]~q ;
wire \sram_inst|Mux18~4_combout ;
wire \sram_inst|Mux18~5_combout ;
wire \sram_inst|Mux18~6_combout ;
wire \sram_inst|Mux18~9_combout ;
wire \xteablock_inst|subkey[3][13]~combout ;
wire \xteablock_inst|subkey[1][13]~combout ;
wire \xteablock_inst|subkey[0][13]~combout ;
wire \xteablock_inst|subkey[2][13]~combout ;
wire \xteablock_inst|rand_key~92_combout ;
wire \xteablock_inst|rand_key~93_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[44]~49_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[25]~30_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[34]~39_combout ;
wire \Selector50~0_combout ;
wire \sram_inst|ram~50_combout ;
wire \sram_inst|ram[11][34]~feeder_combout ;
wire \sram_inst|ram[11][34]~q ;
wire \sram_inst|ram[10][34]~feeder_combout ;
wire \sram_inst|ram[10][34]~q ;
wire \sram_inst|ram[8][34]~q ;
wire \sram_inst|Mux29~0_combout ;
wire \sram_inst|ram[9][34]~q ;
wire \sram_inst|Mux29~1_combout ;
wire \sram_inst|ram[6][34]~feeder_combout ;
wire \sram_inst|ram[6][34]~q ;
wire \sram_inst|ram[7][34]~feeder_combout ;
wire \sram_inst|ram[7][34]~q ;
wire \sram_inst|ram[5][34]~feeder_combout ;
wire \sram_inst|ram[5][34]~q ;
wire \sram_inst|ram[4][34]~q ;
wire \sram_inst|Mux29~2_combout ;
wire \sram_inst|Mux29~3_combout ;
wire \sram_inst|ram[2][34]~feeder_combout ;
wire \sram_inst|ram[2][34]~q ;
wire \sram_inst|ram[3][34]~q ;
wire \sram_inst|ram[1][34]~feeder_combout ;
wire \sram_inst|ram[1][34]~q ;
wire \sram_inst|ram[0][34]~q ;
wire \sram_inst|Mux29~4_combout ;
wire \sram_inst|Mux29~5_combout ;
wire \sram_inst|Mux29~6_combout ;
wire \sram_inst|ram[15][34]~feeder_combout ;
wire \sram_inst|ram[15][34]~q ;
wire \sram_inst|ram[13][34]~q ;
wire \sram_inst|ram[14][34]~feeder_combout ;
wire \sram_inst|ram[14][34]~q ;
wire \sram_inst|ram[12][34]~q ;
wire \sram_inst|Mux29~7_combout ;
wire \sram_inst|Mux29~8_combout ;
wire \sram_inst|Mux29~9_combout ;
wire \xteablock_inst|Add8~1 ;
wire \xteablock_inst|Add8~3 ;
wire \xteablock_inst|Add8~4_combout ;
wire \xteablock_inst|subkey[2][2]~combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[2]~6_combout ;
wire \Selector82~0_combout ;
wire \sram_inst|ram~18_combout ;
wire \sram_inst|ram[15][2]~feeder_combout ;
wire \sram_inst|ram[15][2]~q ;
wire \sram_inst|ram[13][2]~q ;
wire \sram_inst|ram[14][2]~feeder_combout ;
wire \sram_inst|ram[14][2]~q ;
wire \sram_inst|ram[12][2]~q ;
wire \sram_inst|Mux61~7_combout ;
wire \sram_inst|Mux61~8_combout ;
wire \sram_inst|ram[11][2]~feeder_combout ;
wire \sram_inst|ram[11][2]~q ;
wire \sram_inst|ram[9][2]~q ;
wire \sram_inst|ram[10][2]~feeder_combout ;
wire \sram_inst|ram[10][2]~q ;
wire \sram_inst|ram[8][2]~q ;
wire \sram_inst|Mux61~0_combout ;
wire \sram_inst|Mux61~1_combout ;
wire \sram_inst|ram[6][2]~feeder_combout ;
wire \sram_inst|ram[6][2]~q ;
wire \sram_inst|ram[7][2]~q ;
wire \sram_inst|ram[5][2]~feeder_combout ;
wire \sram_inst|ram[5][2]~q ;
wire \sram_inst|ram[4][2]~q ;
wire \sram_inst|Mux61~2_combout ;
wire \sram_inst|Mux61~3_combout ;
wire \sram_inst|ram[2][2]~feeder_combout ;
wire \sram_inst|ram[2][2]~q ;
wire \sram_inst|ram[3][2]~q ;
wire \sram_inst|ram[1][2]~feeder_combout ;
wire \sram_inst|ram[1][2]~q ;
wire \sram_inst|ram[0][2]~q ;
wire \sram_inst|Mux61~4_combout ;
wire \sram_inst|Mux61~5_combout ;
wire \sram_inst|Mux61~6_combout ;
wire \sram_inst|Mux61~9_combout ;
wire \xtea_key~2_combout ;
wire \xtea_key[66]~feeder_combout ;
wire \xteablock_inst|subkey[1][2]~combout ;
wire \xteablock_inst|subkey[3][2]~combout ;
wire \xteablock_inst|subkey[0][2]~combout ;
wire \xteablock_inst|rand_key~5_combout ;
wire \xteablock_inst|rand_key~0_combout ;
wire \xteablock_inst|rand_key~6_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[1]~5_combout ;
wire \Selector83~0_combout ;
wire \sram_inst|ram~17_combout ;
wire \sram_inst|ram[13][1]~feeder_combout ;
wire \sram_inst|ram[13][1]~q ;
wire \sram_inst|ram[5][1]~q ;
wire \sram_inst|ram[9][1]~feeder_combout ;
wire \sram_inst|ram[9][1]~q ;
wire \sram_inst|ram[1][1]~q ;
wire \sram_inst|Mux62~0_combout ;
wire \sram_inst|Mux62~1_combout ;
wire \sram_inst|ram[15][1]~feeder_combout ;
wire \sram_inst|ram[15][1]~q ;
wire \sram_inst|ram[7][1]~q ;
wire \sram_inst|ram[11][1]~feeder_combout ;
wire \sram_inst|ram[11][1]~q ;
wire \sram_inst|ram[3][1]~q ;
wire \sram_inst|Mux62~7_combout ;
wire \sram_inst|Mux62~8_combout ;
wire \sram_inst|ram[8][1]~feeder_combout ;
wire \sram_inst|ram[8][1]~q ;
wire \sram_inst|ram[12][1]~q ;
wire \sram_inst|ram[0][1]~q ;
wire \sram_inst|ram[4][1]~feeder_combout ;
wire \sram_inst|ram[4][1]~q ;
wire \sram_inst|Mux62~4_combout ;
wire \sram_inst|Mux62~5_combout ;
wire \sram_inst|ram[10][1]~feeder_combout ;
wire \sram_inst|ram[10][1]~q ;
wire \sram_inst|ram[14][1]~q ;
wire \sram_inst|ram[2][1]~q ;
wire \sram_inst|ram[6][1]~feeder_combout ;
wire \sram_inst|ram[6][1]~q ;
wire \sram_inst|Mux62~2_combout ;
wire \sram_inst|Mux62~3_combout ;
wire \sram_inst|Mux62~6_combout ;
wire \sram_inst|Mux62~9_combout ;
wire \xteablock_inst|subkey[3][1]~combout ;
wire \xteablock_inst|subkey[1][1]~combout ;
wire \xtea_key~1_combout ;
wire \xteablock_inst|subkey[0][1]~combout ;
wire \xteablock_inst|subkey[2][1]~combout ;
wire \xteablock_inst|rand_key~3_combout ;
wire \xteablock_inst|rand_key~4_combout ;
wire \xteablock_inst|Add9~1 ;
wire \xteablock_inst|Add9~3 ;
wire \xteablock_inst|Add9~4_combout ;
wire \xteablock_inst|Add7~10_combout ;
wire \xteablock_inst|Add7~2_cout ;
wire \xteablock_inst|Add7~4 ;
wire \xteablock_inst|Add7~8 ;
wire \xteablock_inst|Add7~11_combout ;
wire \xteablock_inst|Add7~13_combout ;
wire \xteablock_inst|Add2~1 ;
wire \xteablock_inst|Add2~3 ;
wire \xteablock_inst|Add2~4_combout ;
wire \xteablock_inst|rand_key~70_combout ;
wire \xteablock_inst|rand_key~71_combout ;
wire \xteablock_inst|rand_key~68_combout ;
wire \xteablock_inst|rand_key~69_combout ;
wire \xteablock_inst|subkey[1][0]~combout ;
wire \xteablock_inst|subkey[0][0]~combout ;
wire \xteablock_inst|subkey[3][0]~combout ;
wire \xteablock_inst|rand_key~66_combout ;
wire \xteablock_inst|rand_key~67_combout ;
wire \xteablock_inst|Add3~1 ;
wire \xteablock_inst|Add3~3 ;
wire \xteablock_inst|Add3~4_combout ;
wire \xteablock_inst|Add1~10_combout ;
wire \xteablock_inst|Add1~2_cout ;
wire \xteablock_inst|Add1~4 ;
wire \xteablock_inst|Add1~8 ;
wire \xteablock_inst|Add1~11_combout ;
wire \xteablock_inst|Add1~13_combout ;
wire \xteablock_inst|WideOr0~0_combout ;
wire \xteablock_inst|WideOr0~0clkctrl_outclk ;
wire \serialblock_inst|serialreader_inst|reader_data_out[43]~48_combout ;
wire \Selector41~0_combout ;
wire \sram_inst|ram~59_combout ;
wire \sram_inst|ram[14][43]~feeder_combout ;
wire \sram_inst|ram[14][43]~q ;
wire \sram_inst|ram[6][43]~q ;
wire \sram_inst|ram[10][43]~feeder_combout ;
wire \sram_inst|ram[10][43]~q ;
wire \sram_inst|ram[2][43]~q ;
wire \sram_inst|Mux20~0_combout ;
wire \sram_inst|Mux20~1_combout ;
wire \sram_inst|ram[15][43]~feeder_combout ;
wire \sram_inst|ram[15][43]~q ;
wire \sram_inst|ram[11][43]~q ;
wire \sram_inst|ram[3][43]~q ;
wire \sram_inst|ram[7][43]~feeder_combout ;
wire \sram_inst|ram[7][43]~q ;
wire \sram_inst|Mux20~7_combout ;
wire \sram_inst|Mux20~8_combout ;
wire \sram_inst|ram[9][43]~feeder_combout ;
wire \sram_inst|ram[9][43]~q ;
wire \sram_inst|ram[13][43]~q ;
wire \sram_inst|ram[5][43]~feeder_combout ;
wire \sram_inst|ram[5][43]~q ;
wire \sram_inst|ram[1][43]~q ;
wire \sram_inst|Mux20~2_combout ;
wire \sram_inst|Mux20~3_combout ;
wire \sram_inst|ram[4][43]~feeder_combout ;
wire \sram_inst|ram[4][43]~q ;
wire \sram_inst|ram[12][43]~q ;
wire \sram_inst|ram[8][43]~feeder_combout ;
wire \sram_inst|ram[8][43]~q ;
wire \sram_inst|ram[0][43]~q ;
wire \sram_inst|Mux20~4_combout ;
wire \sram_inst|Mux20~5_combout ;
wire \sram_inst|Mux20~6_combout ;
wire \sram_inst|Mux20~9_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[16]~21_combout ;
wire \Selector68~0_combout ;
wire \sram_inst|ram~32_combout ;
wire \sram_inst|ram[4][16]~q ;
wire \sram_inst|ram[6][16]~feeder_combout ;
wire \sram_inst|ram[6][16]~q ;
wire \sram_inst|Mux47~0_combout ;
wire \sram_inst|ram[7][16]~feeder_combout ;
wire \sram_inst|ram[7][16]~q ;
wire \sram_inst|ram[5][16]~q ;
wire \sram_inst|Mux47~1_combout ;
wire \sram_inst|ram[10][16]~feeder_combout ;
wire \sram_inst|ram[10][16]~q ;
wire \sram_inst|ram[11][16]~q ;
wire \sram_inst|ram[9][16]~feeder_combout ;
wire \sram_inst|ram[9][16]~q ;
wire \sram_inst|ram[8][16]~q ;
wire \sram_inst|Mux47~2_combout ;
wire \sram_inst|Mux47~3_combout ;
wire \sram_inst|ram[1][16]~feeder_combout ;
wire \sram_inst|ram[1][16]~q ;
wire \sram_inst|ram[3][16]~q ;
wire \sram_inst|ram[0][16]~q ;
wire \sram_inst|ram[2][16]~feeder_combout ;
wire \sram_inst|ram[2][16]~q ;
wire \sram_inst|Mux47~4_combout ;
wire \sram_inst|Mux47~5_combout ;
wire \sram_inst|Mux47~6_combout ;
wire \sram_inst|ram[15][16]~feeder_combout ;
wire \sram_inst|ram[15][16]~q ;
wire \sram_inst|ram[14][16]~q ;
wire \sram_inst|ram[12][16]~q ;
wire \sram_inst|ram[13][16]~feeder_combout ;
wire \sram_inst|ram[13][16]~q ;
wire \sram_inst|Mux47~7_combout ;
wire \sram_inst|Mux47~8_combout ;
wire \sram_inst|Mux47~9_combout ;
wire \xteablock_inst|subkey[1][16]~combout ;
wire \xteablock_inst|subkey[2][16]~combout ;
wire \xteablock_inst|subkey[3][16]~combout ;
wire \xteablock_inst|rand_key~33_combout ;
wire \xteablock_inst|rand_key~34_combout ;
wire \xteablock_inst|subkey[3][15]~combout ;
wire \xtea_key~18_combout ;
wire \xteablock_inst|subkey[0][15]~combout ;
wire \xteablock_inst|subkey[2][15]~combout ;
wire \xteablock_inst|rand_key~31_combout ;
wire \xteablock_inst|rand_key~32_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[46]~51_combout ;
wire \Selector38~0_combout ;
wire \sram_inst|ram~62_combout ;
wire \sram_inst|ram[10][46]~feeder_combout ;
wire \sram_inst|ram[10][46]~q ;
wire \sram_inst|ram[8][46]~q ;
wire \sram_inst|Mux17~0_combout ;
wire \sram_inst|ram[11][46]~feeder_combout ;
wire \sram_inst|ram[11][46]~q ;
wire \sram_inst|ram[9][46]~q ;
wire \sram_inst|Mux17~1_combout ;
wire \sram_inst|ram[14][46]~feeder_combout ;
wire \sram_inst|ram[14][46]~q ;
wire \sram_inst|ram[12][46]~q ;
wire \sram_inst|Mux17~7_combout ;
wire \sram_inst|ram[15][46]~feeder_combout ;
wire \sram_inst|ram[15][46]~q ;
wire \sram_inst|ram[13][46]~q ;
wire \sram_inst|Mux17~8_combout ;
wire \sram_inst|ram[6][46]~feeder_combout ;
wire \sram_inst|ram[6][46]~q ;
wire \sram_inst|ram[7][46]~q ;
wire \sram_inst|ram[5][46]~feeder_combout ;
wire \sram_inst|ram[5][46]~q ;
wire \sram_inst|ram[4][46]~q ;
wire \sram_inst|Mux17~2_combout ;
wire \sram_inst|Mux17~3_combout ;
wire \sram_inst|ram[2][46]~feeder_combout ;
wire \sram_inst|ram[2][46]~q ;
wire \sram_inst|ram[3][46]~q ;
wire \sram_inst|ram[1][46]~feeder_combout ;
wire \sram_inst|ram[1][46]~q ;
wire \sram_inst|ram[0][46]~q ;
wire \sram_inst|Mux17~4_combout ;
wire \sram_inst|Mux17~5_combout ;
wire \sram_inst|Mux17~6_combout ;
wire \sram_inst|Mux17~9_combout ;
wire \xtea_key~16_combout ;
wire \xteablock_inst|subkey[2][14]~combout ;
wire \xteablock_inst|subkey[1][14]~combout ;
wire \xtea_key[110]~feeder_combout ;
wire \xteablock_inst|subkey[0][14]~combout ;
wire \xteablock_inst|subkey[3][14]~combout ;
wire \xteablock_inst|rand_key~29_combout ;
wire \xteablock_inst|rand_key~30_combout ;
wire \xteablock_inst|rand_key~27_combout ;
wire \xteablock_inst|rand_key~28_combout ;
wire \xteablock_inst|res_v~7_combout ;
wire \xteablock_inst|res_v~5_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[40]~45_combout ;
wire \Selector44~0_combout ;
wire \sram_inst|ram~56_combout ;
wire \sram_inst|ram[15][40]~feeder_combout ;
wire \sram_inst|ram[15][40]~q ;
wire \sram_inst|ram[14][40]~q ;
wire \sram_inst|ram[12][40]~q ;
wire \sram_inst|ram[13][40]~q ;
wire \sram_inst|Mux23~7_combout ;
wire \sram_inst|Mux23~8_combout ;
wire \sram_inst|ram[7][40]~feeder_combout ;
wire \sram_inst|ram[7][40]~q ;
wire \sram_inst|ram[5][40]~q ;
wire \sram_inst|ram[6][40]~feeder_combout ;
wire \sram_inst|ram[6][40]~q ;
wire \sram_inst|ram[4][40]~q ;
wire \sram_inst|Mux23~0_combout ;
wire \sram_inst|Mux23~1_combout ;
wire \sram_inst|ram[10][40]~feeder_combout ;
wire \sram_inst|ram[10][40]~q ;
wire \sram_inst|ram[11][40]~q ;
wire \sram_inst|ram[9][40]~feeder_combout ;
wire \sram_inst|ram[9][40]~q ;
wire \sram_inst|ram[8][40]~q ;
wire \sram_inst|Mux23~2_combout ;
wire \sram_inst|Mux23~3_combout ;
wire \sram_inst|ram[1][40]~feeder_combout ;
wire \sram_inst|ram[1][40]~q ;
wire \sram_inst|ram[3][40]~q ;
wire \sram_inst|ram[2][40]~feeder_combout ;
wire \sram_inst|ram[2][40]~q ;
wire \sram_inst|ram[0][40]~q ;
wire \sram_inst|Mux23~4_combout ;
wire \sram_inst|Mux23~5_combout ;
wire \sram_inst|Mux23~6_combout ;
wire \sram_inst|Mux23~9_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[8]~13_combout ;
wire \xteablock_inst|subkey[2][8]~combout ;
wire \xteablock_inst|subkey[3][8]~combout ;
wire \xteablock_inst|subkey[0][8]~combout ;
wire \xteablock_inst|rand_key~17_combout ;
wire \xteablock_inst|rand_key~18_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[7]~12_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[61]~66_combout ;
wire \Selector23~0_combout ;
wire \sram_inst|ram~77_combout ;
wire \sram_inst|ram[13][61]~feeder_combout ;
wire \sram_inst|ram[13][61]~q ;
wire \sram_inst|ram[5][61]~q ;
wire \sram_inst|ram[9][61]~feeder_combout ;
wire \sram_inst|ram[9][61]~q ;
wire \sram_inst|ram[1][61]~q ;
wire \sram_inst|Mux2~0_combout ;
wire \sram_inst|Mux2~1_combout ;
wire \sram_inst|ram[15][61]~feeder_combout ;
wire \sram_inst|ram[15][61]~q ;
wire \sram_inst|ram[7][61]~q ;
wire \sram_inst|ram[11][61]~feeder_combout ;
wire \sram_inst|ram[11][61]~q ;
wire \sram_inst|ram[3][61]~q ;
wire \sram_inst|Mux2~7_combout ;
wire \sram_inst|Mux2~8_combout ;
wire \sram_inst|ram[8][61]~feeder_combout ;
wire \sram_inst|ram[8][61]~q ;
wire \sram_inst|ram[12][61]~q ;
wire \sram_inst|ram[4][61]~feeder_combout ;
wire \sram_inst|ram[4][61]~q ;
wire \sram_inst|ram[0][61]~q ;
wire \sram_inst|Mux2~4_combout ;
wire \sram_inst|Mux2~5_combout ;
wire \sram_inst|ram[10][61]~feeder_combout ;
wire \sram_inst|ram[10][61]~q ;
wire \sram_inst|ram[14][61]~q ;
wire \sram_inst|ram[6][61]~feeder_combout ;
wire \sram_inst|ram[6][61]~q ;
wire \sram_inst|ram[2][61]~q ;
wire \sram_inst|Mux2~2_combout ;
wire \sram_inst|Mux2~3_combout ;
wire \sram_inst|Mux2~6_combout ;
wire \sram_inst|Mux2~9_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[29]~34_combout ;
wire \Selector55~0_combout ;
wire \sram_inst|ram~45_combout ;
wire \sram_inst|ram[15][29]~feeder_combout ;
wire \sram_inst|ram[15][29]~q ;
wire \sram_inst|ram[7][29]~q ;
wire \sram_inst|ram[11][29]~feeder_combout ;
wire \sram_inst|ram[11][29]~q ;
wire \sram_inst|ram[3][29]~q ;
wire \sram_inst|Mux34~7_combout ;
wire \sram_inst|Mux34~8_combout ;
wire \sram_inst|ram[13][29]~feeder_combout ;
wire \sram_inst|ram[13][29]~q ;
wire \sram_inst|ram[5][29]~q ;
wire \sram_inst|ram[1][29]~q ;
wire \sram_inst|ram[9][29]~feeder_combout ;
wire \sram_inst|ram[9][29]~q ;
wire \sram_inst|Mux34~0_combout ;
wire \sram_inst|Mux34~1_combout ;
wire \sram_inst|ram[10][29]~feeder_combout ;
wire \sram_inst|ram[10][29]~q ;
wire \sram_inst|ram[14][29]~q ;
wire \sram_inst|ram[6][29]~feeder_combout ;
wire \sram_inst|ram[6][29]~q ;
wire \sram_inst|ram[2][29]~q ;
wire \sram_inst|Mux34~2_combout ;
wire \sram_inst|Mux34~3_combout ;
wire \sram_inst|ram[8][29]~feeder_combout ;
wire \sram_inst|ram[8][29]~q ;
wire \sram_inst|ram[12][29]~q ;
wire \sram_inst|ram[4][29]~feeder_combout ;
wire \sram_inst|ram[4][29]~q ;
wire \sram_inst|ram[0][29]~q ;
wire \sram_inst|Mux34~4_combout ;
wire \sram_inst|Mux34~5_combout ;
wire \sram_inst|Mux34~6_combout ;
wire \sram_inst|Mux34~9_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[39]~44_combout ;
wire \Selector45~0_combout ;
wire \sram_inst|ram~55_combout ;
wire \sram_inst|ram[15][39]~feeder_combout ;
wire \sram_inst|ram[15][39]~q ;
wire \sram_inst|ram[11][39]~q ;
wire \sram_inst|ram[7][39]~feeder_combout ;
wire \sram_inst|ram[7][39]~q ;
wire \sram_inst|ram[3][39]~q ;
wire \sram_inst|Mux24~7_combout ;
wire \sram_inst|Mux24~8_combout ;
wire \sram_inst|ram[14][39]~feeder_combout ;
wire \sram_inst|ram[14][39]~q ;
wire \sram_inst|ram[6][39]~q ;
wire \sram_inst|ram[10][39]~feeder_combout ;
wire \sram_inst|ram[10][39]~q ;
wire \sram_inst|ram[2][39]~q ;
wire \sram_inst|Mux24~0_combout ;
wire \sram_inst|Mux24~1_combout ;
wire \sram_inst|ram[4][39]~feeder_combout ;
wire \sram_inst|ram[4][39]~q ;
wire \sram_inst|ram[12][39]~q ;
wire \sram_inst|ram[8][39]~feeder_combout ;
wire \sram_inst|ram[8][39]~q ;
wire \sram_inst|ram[0][39]~q ;
wire \sram_inst|Mux24~4_combout ;
wire \sram_inst|Mux24~5_combout ;
wire \sram_inst|ram[9][39]~feeder_combout ;
wire \sram_inst|ram[9][39]~q ;
wire \sram_inst|ram[13][39]~q ;
wire \sram_inst|ram[1][39]~q ;
wire \sram_inst|ram[5][39]~feeder_combout ;
wire \sram_inst|ram[5][39]~q ;
wire \sram_inst|Mux24~2_combout ;
wire \sram_inst|Mux24~3_combout ;
wire \sram_inst|Mux24~6_combout ;
wire \sram_inst|Mux24~9_combout ;
wire \xteablock_inst|subkey[1][7]~combout ;
wire \xteablock_inst|subkey[0][7]~combout ;
wire \xteablock_inst|subkey[2][7]~combout ;
wire \xteablock_inst|rand_key~80_combout ;
wire \xteablock_inst|rand_key~81_combout ;
wire \xteablock_inst|Add3~13 ;
wire \xteablock_inst|Add3~14_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[20]~25_combout ;
wire \Selector64~0_combout ;
wire \sram_inst|ram~36_combout ;
wire \sram_inst|ram[4][20]~q ;
wire \sram_inst|ram[6][20]~feeder_combout ;
wire \sram_inst|ram[6][20]~q ;
wire \sram_inst|Mux43~0_combout ;
wire \sram_inst|ram[5][20]~q ;
wire \sram_inst|ram[7][20]~feeder_combout ;
wire \sram_inst|ram[7][20]~q ;
wire \sram_inst|Mux43~1_combout ;
wire \sram_inst|ram[15][20]~feeder_combout ;
wire \sram_inst|ram[15][20]~q ;
wire \sram_inst|ram[14][20]~q ;
wire \sram_inst|ram[12][20]~q ;
wire \sram_inst|ram[13][20]~feeder_combout ;
wire \sram_inst|ram[13][20]~q ;
wire \sram_inst|Mux43~7_combout ;
wire \sram_inst|Mux43~8_combout ;
wire \sram_inst|ram[11][20]~feeder_combout ;
wire \sram_inst|ram[11][20]~q ;
wire \sram_inst|ram[10][20]~feeder_combout ;
wire \sram_inst|ram[10][20]~q ;
wire \sram_inst|ram[9][20]~q ;
wire \sram_inst|ram[8][20]~q ;
wire \sram_inst|Mux43~2_combout ;
wire \sram_inst|Mux43~3_combout ;
wire \sram_inst|ram[1][20]~feeder_combout ;
wire \sram_inst|ram[1][20]~q ;
wire \sram_inst|ram[3][20]~q ;
wire \sram_inst|ram[2][20]~feeder_combout ;
wire \sram_inst|ram[2][20]~q ;
wire \sram_inst|ram[0][20]~q ;
wire \sram_inst|Mux43~4_combout ;
wire \sram_inst|Mux43~5_combout ;
wire \sram_inst|Mux43~6_combout ;
wire \sram_inst|Mux43~9_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[52]~57_combout ;
wire \Selector32~0_combout ;
wire \sram_inst|ram~68_combout ;
wire \sram_inst|ram[7][52]~feeder_combout ;
wire \sram_inst|ram[7][52]~q ;
wire \sram_inst|ram[5][52]~q ;
wire \sram_inst|ram[4][52]~q ;
wire \sram_inst|ram[6][52]~feeder_combout ;
wire \sram_inst|ram[6][52]~q ;
wire \sram_inst|Mux11~0_combout ;
wire \sram_inst|Mux11~1_combout ;
wire \sram_inst|ram[10][52]~feeder_combout ;
wire \sram_inst|ram[10][52]~q ;
wire \sram_inst|ram[11][52]~q ;
wire \sram_inst|ram[9][52]~feeder_combout ;
wire \sram_inst|ram[9][52]~q ;
wire \sram_inst|ram[8][52]~q ;
wire \sram_inst|Mux11~2_combout ;
wire \sram_inst|Mux11~3_combout ;
wire \sram_inst|ram[1][52]~feeder_combout ;
wire \sram_inst|ram[1][52]~q ;
wire \sram_inst|ram[3][52]~q ;
wire \sram_inst|ram[2][52]~feeder_combout ;
wire \sram_inst|ram[2][52]~q ;
wire \sram_inst|ram[0][52]~q ;
wire \sram_inst|Mux11~4_combout ;
wire \sram_inst|Mux11~5_combout ;
wire \sram_inst|Mux11~6_combout ;
wire \sram_inst|ram[15][52]~feeder_combout ;
wire \sram_inst|ram[15][52]~q ;
wire \sram_inst|ram[14][52]~q ;
wire \sram_inst|ram[12][52]~q ;
wire \sram_inst|ram[13][52]~feeder_combout ;
wire \sram_inst|ram[13][52]~q ;
wire \sram_inst|Mux11~7_combout ;
wire \sram_inst|Mux11~8_combout ;
wire \sram_inst|Mux11~9_combout ;
wire \xteablock_inst|res_v~38_combout ;
wire \xteablock_inst|res_v~37_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[19]~24_combout ;
wire \Selector65~0_combout ;
wire \sram_inst|ram~35_combout ;
wire \sram_inst|ram[14][19]~feeder_combout ;
wire \sram_inst|ram[14][19]~q ;
wire \sram_inst|ram[6][19]~q ;
wire \sram_inst|ram[10][19]~feeder_combout ;
wire \sram_inst|ram[10][19]~q ;
wire \sram_inst|ram[2][19]~q ;
wire \sram_inst|Mux44~0_combout ;
wire \sram_inst|Mux44~1_combout ;
wire \sram_inst|ram[15][19]~feeder_combout ;
wire \sram_inst|ram[15][19]~q ;
wire \sram_inst|ram[11][19]~q ;
wire \sram_inst|ram[7][19]~feeder_combout ;
wire \sram_inst|ram[7][19]~q ;
wire \sram_inst|ram[3][19]~q ;
wire \sram_inst|Mux44~7_combout ;
wire \sram_inst|Mux44~8_combout ;
wire \sram_inst|ram[9][19]~feeder_combout ;
wire \sram_inst|ram[9][19]~q ;
wire \sram_inst|ram[13][19]~q ;
wire \sram_inst|ram[5][19]~feeder_combout ;
wire \sram_inst|ram[5][19]~q ;
wire \sram_inst|ram[1][19]~q ;
wire \sram_inst|Mux44~2_combout ;
wire \sram_inst|Mux44~3_combout ;
wire \sram_inst|ram[12][19]~feeder_combout ;
wire \sram_inst|ram[12][19]~q ;
wire \sram_inst|ram[4][19]~q ;
wire \sram_inst|ram[0][19]~q ;
wire \sram_inst|ram[8][19]~feeder_combout ;
wire \sram_inst|ram[8][19]~q ;
wire \sram_inst|Mux44~4_combout ;
wire \sram_inst|Mux44~5_combout ;
wire \sram_inst|Mux44~6_combout ;
wire \sram_inst|Mux44~9_combout ;
wire \xteablock_inst|res_v~14_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[51]~56_combout ;
wire \Selector33~0_combout ;
wire \sram_inst|ram~67_combout ;
wire \sram_inst|ram[15][51]~feeder_combout ;
wire \sram_inst|ram[15][51]~q ;
wire \sram_inst|ram[11][51]~q ;
wire \sram_inst|ram[7][51]~feeder_combout ;
wire \sram_inst|ram[7][51]~q ;
wire \sram_inst|ram[3][51]~q ;
wire \sram_inst|Mux12~7_combout ;
wire \sram_inst|Mux12~8_combout ;
wire \sram_inst|ram[4][51]~feeder_combout ;
wire \sram_inst|ram[4][51]~q ;
wire \sram_inst|ram[12][51]~q ;
wire \sram_inst|ram[8][51]~feeder_combout ;
wire \sram_inst|ram[8][51]~q ;
wire \sram_inst|ram[0][51]~q ;
wire \sram_inst|Mux12~4_combout ;
wire \sram_inst|Mux12~5_combout ;
wire \sram_inst|ram[5][51]~feeder_combout ;
wire \sram_inst|ram[5][51]~q ;
wire \sram_inst|ram[1][51]~q ;
wire \sram_inst|Mux12~2_combout ;
wire \sram_inst|ram[9][51]~feeder_combout ;
wire \sram_inst|ram[9][51]~q ;
wire \sram_inst|ram[13][51]~q ;
wire \sram_inst|Mux12~3_combout ;
wire \sram_inst|Mux12~6_combout ;
wire \sram_inst|ram[14][51]~feeder_combout ;
wire \sram_inst|ram[14][51]~q ;
wire \sram_inst|ram[6][51]~q ;
wire \sram_inst|ram[10][51]~feeder_combout ;
wire \sram_inst|ram[10][51]~q ;
wire \sram_inst|ram[2][51]~q ;
wire \sram_inst|Mux12~0_combout ;
wire \sram_inst|Mux12~1_combout ;
wire \sram_inst|Mux12~9_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[18]~23_combout ;
wire \Selector66~0_combout ;
wire \sram_inst|ram~34_combout ;
wire \sram_inst|ram[11][18]~feeder_combout ;
wire \sram_inst|ram[11][18]~q ;
wire \sram_inst|ram[10][18]~feeder_combout ;
wire \sram_inst|ram[10][18]~q ;
wire \sram_inst|ram[8][18]~q ;
wire \sram_inst|Mux45~0_combout ;
wire \sram_inst|ram[9][18]~feeder_combout ;
wire \sram_inst|ram[9][18]~q ;
wire \sram_inst|Mux45~1_combout ;
wire \sram_inst|ram[6][18]~feeder_combout ;
wire \sram_inst|ram[6][18]~q ;
wire \sram_inst|ram[7][18]~q ;
wire \sram_inst|ram[5][18]~feeder_combout ;
wire \sram_inst|ram[5][18]~q ;
wire \sram_inst|ram[4][18]~q ;
wire \sram_inst|Mux45~2_combout ;
wire \sram_inst|Mux45~3_combout ;
wire \sram_inst|ram[2][18]~feeder_combout ;
wire \sram_inst|ram[2][18]~q ;
wire \sram_inst|ram[3][18]~q ;
wire \sram_inst|ram[1][18]~feeder_combout ;
wire \sram_inst|ram[1][18]~q ;
wire \sram_inst|ram[0][18]~q ;
wire \sram_inst|Mux45~4_combout ;
wire \sram_inst|Mux45~5_combout ;
wire \sram_inst|Mux45~6_combout ;
wire \sram_inst|ram[15][18]~feeder_combout ;
wire \sram_inst|ram[15][18]~q ;
wire \sram_inst|ram[13][18]~q ;
wire \sram_inst|ram[14][18]~feeder_combout ;
wire \sram_inst|ram[14][18]~q ;
wire \sram_inst|ram[12][18]~q ;
wire \sram_inst|Mux45~7_combout ;
wire \sram_inst|Mux45~8_combout ;
wire \sram_inst|Mux45~9_combout ;
wire \xtea_key~22_combout ;
wire \xteablock_inst|subkey[1][18]~combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[50]~55_combout ;
wire \Selector34~0_combout ;
wire \sram_inst|ram~66_combout ;
wire \sram_inst|ram[15][50]~q ;
wire \sram_inst|ram[13][50]~q ;
wire \sram_inst|ram[14][50]~feeder_combout ;
wire \sram_inst|ram[14][50]~q ;
wire \sram_inst|ram[12][50]~q ;
wire \sram_inst|Mux13~7_combout ;
wire \sram_inst|Mux13~8_combout ;
wire \sram_inst|ram[10][50]~feeder_combout ;
wire \sram_inst|ram[10][50]~q ;
wire \sram_inst|ram[8][50]~q ;
wire \sram_inst|Mux13~0_combout ;
wire \sram_inst|ram[9][50]~q ;
wire \sram_inst|ram[11][50]~feeder_combout ;
wire \sram_inst|ram[11][50]~q ;
wire \sram_inst|Mux13~1_combout ;
wire \sram_inst|ram[6][50]~feeder_combout ;
wire \sram_inst|ram[6][50]~q ;
wire \sram_inst|ram[7][50]~q ;
wire \sram_inst|ram[5][50]~feeder_combout ;
wire \sram_inst|ram[5][50]~q ;
wire \sram_inst|ram[4][50]~q ;
wire \sram_inst|Mux13~2_combout ;
wire \sram_inst|Mux13~3_combout ;
wire \sram_inst|ram[3][50]~feeder_combout ;
wire \sram_inst|ram[3][50]~q ;
wire \sram_inst|ram[1][50]~feeder_combout ;
wire \sram_inst|ram[1][50]~q ;
wire \sram_inst|ram[0][50]~q ;
wire \sram_inst|Mux13~4_combout ;
wire \sram_inst|ram[2][50]~feeder_combout ;
wire \sram_inst|ram[2][50]~q ;
wire \sram_inst|Mux13~5_combout ;
wire \sram_inst|Mux13~6_combout ;
wire \sram_inst|Mux13~9_combout ;
wire \xteablock_inst|subkey[2][18]~combout ;
wire \xteablock_inst|subkey[3][18]~combout ;
wire \xteablock_inst|subkey[0][18]~combout ;
wire \xteablock_inst|rand_key~102_combout ;
wire \xteablock_inst|rand_key~103_combout ;
wire \xteablock_inst|Add3~35 ;
wire \xteablock_inst|Add3~36_combout ;
wire \xteablock_inst|res_v~36_combout ;
wire \xteablock_inst|res_v~35_combout ;
wire \xteablock_inst|res_v~34_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[23]~28_combout ;
wire \Selector61~0_combout ;
wire \sram_inst|ram~39_combout ;
wire \sram_inst|ram[15][23]~feeder_combout ;
wire \sram_inst|ram[15][23]~q ;
wire \sram_inst|ram[11][23]~q ;
wire \sram_inst|ram[3][23]~q ;
wire \sram_inst|ram[7][23]~feeder_combout ;
wire \sram_inst|ram[7][23]~q ;
wire \sram_inst|Mux40~7_combout ;
wire \sram_inst|Mux40~8_combout ;
wire \sram_inst|ram[9][23]~feeder_combout ;
wire \sram_inst|ram[9][23]~q ;
wire \sram_inst|ram[13][23]~q ;
wire \sram_inst|ram[5][23]~feeder_combout ;
wire \sram_inst|ram[5][23]~q ;
wire \sram_inst|ram[1][23]~q ;
wire \sram_inst|Mux40~2_combout ;
wire \sram_inst|Mux40~3_combout ;
wire \sram_inst|ram[4][23]~feeder_combout ;
wire \sram_inst|ram[4][23]~q ;
wire \sram_inst|ram[12][23]~q ;
wire \sram_inst|ram[0][23]~q ;
wire \sram_inst|ram[8][23]~feeder_combout ;
wire \sram_inst|ram[8][23]~q ;
wire \sram_inst|Mux40~4_combout ;
wire \sram_inst|Mux40~5_combout ;
wire \sram_inst|Mux40~6_combout ;
wire \sram_inst|ram[14][23]~feeder_combout ;
wire \sram_inst|ram[14][23]~q ;
wire \sram_inst|ram[10][23]~feeder_combout ;
wire \sram_inst|ram[10][23]~q ;
wire \sram_inst|ram[2][23]~q ;
wire \sram_inst|Mux40~0_combout ;
wire \sram_inst|ram[6][23]~q ;
wire \sram_inst|Mux40~1_combout ;
wire \sram_inst|Mux40~9_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[36]~41_combout ;
wire \Selector48~0_combout ;
wire \sram_inst|ram~52_combout ;
wire \sram_inst|ram[7][36]~feeder_combout ;
wire \sram_inst|ram[7][36]~q ;
wire \sram_inst|ram[5][36]~q ;
wire \sram_inst|ram[6][36]~feeder_combout ;
wire \sram_inst|ram[6][36]~q ;
wire \sram_inst|ram[4][36]~q ;
wire \sram_inst|Mux27~0_combout ;
wire \sram_inst|Mux27~1_combout ;
wire \sram_inst|ram[15][36]~q ;
wire \sram_inst|ram[14][36]~q ;
wire \sram_inst|ram[13][36]~feeder_combout ;
wire \sram_inst|ram[13][36]~q ;
wire \sram_inst|ram[12][36]~q ;
wire \sram_inst|Mux27~7_combout ;
wire \sram_inst|Mux27~8_combout ;
wire \sram_inst|ram[9][36]~feeder_combout ;
wire \sram_inst|ram[9][36]~q ;
wire \sram_inst|ram[8][36]~q ;
wire \sram_inst|Mux27~2_combout ;
wire \sram_inst|ram[10][36]~feeder_combout ;
wire \sram_inst|ram[10][36]~q ;
wire \sram_inst|ram[11][36]~q ;
wire \sram_inst|Mux27~3_combout ;
wire \sram_inst|ram[1][36]~feeder_combout ;
wire \sram_inst|ram[1][36]~q ;
wire \sram_inst|ram[3][36]~q ;
wire \sram_inst|ram[2][36]~feeder_combout ;
wire \sram_inst|ram[2][36]~q ;
wire \sram_inst|ram[0][36]~q ;
wire \sram_inst|Mux27~4_combout ;
wire \sram_inst|Mux27~5_combout ;
wire \sram_inst|Mux27~6_combout ;
wire \sram_inst|Mux27~9_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[55]~60_combout ;
wire \Selector29~0_combout ;
wire \sram_inst|ram~71_combout ;
wire \sram_inst|ram[10][55]~feeder_combout ;
wire \sram_inst|ram[10][55]~q ;
wire \sram_inst|ram[2][55]~q ;
wire \sram_inst|Mux8~0_combout ;
wire \sram_inst|ram[14][55]~feeder_combout ;
wire \sram_inst|ram[14][55]~q ;
wire \sram_inst|ram[6][55]~q ;
wire \sram_inst|Mux8~1_combout ;
wire \sram_inst|ram[8][55]~feeder_combout ;
wire \sram_inst|ram[8][55]~q ;
wire \sram_inst|ram[0][55]~q ;
wire \sram_inst|Mux8~4_combout ;
wire \sram_inst|ram[12][55]~q ;
wire \sram_inst|ram[4][55]~feeder_combout ;
wire \sram_inst|ram[4][55]~q ;
wire \sram_inst|Mux8~5_combout ;
wire \sram_inst|ram[9][55]~feeder_combout ;
wire \sram_inst|ram[9][55]~q ;
wire \sram_inst|ram[13][55]~feeder_combout ;
wire \sram_inst|ram[13][55]~q ;
wire \sram_inst|ram[1][55]~q ;
wire \sram_inst|ram[5][55]~feeder_combout ;
wire \sram_inst|ram[5][55]~q ;
wire \sram_inst|Mux8~2_combout ;
wire \sram_inst|Mux8~3_combout ;
wire \sram_inst|Mux8~6_combout ;
wire \sram_inst|ram[15][55]~feeder_combout ;
wire \sram_inst|ram[15][55]~q ;
wire \sram_inst|ram[11][55]~q ;
wire \sram_inst|ram[7][55]~feeder_combout ;
wire \sram_inst|ram[7][55]~q ;
wire \sram_inst|ram[3][55]~q ;
wire \sram_inst|Mux8~7_combout ;
wire \sram_inst|Mux8~8_combout ;
wire \sram_inst|Mux8~9_combout ;
wire \xteablock_inst|res_v~41_combout ;
wire \xteablock_inst|Add2~41 ;
wire \xteablock_inst|Add2~43 ;
wire \xteablock_inst|Add2~45 ;
wire \xteablock_inst|Add2~46_combout ;
wire \xteablock_inst|subkey[3][23]~combout ;
wire \xteablock_inst|subkey[1][23]~combout ;
wire \xteablock_inst|subkey[0][23]~combout ;
wire \xteablock_inst|subkey[2][23]~combout ;
wire \xteablock_inst|rand_key~112_combout ;
wire \xteablock_inst|rand_key~113_combout ;
wire \xtea_key~29_combout ;
wire \xteablock_inst|subkey[1][22]~combout ;
wire \xtea_key~28_combout ;
wire \xteablock_inst|subkey[2][22]~combout ;
wire \xtea_key[118]~feeder_combout ;
wire \xteablock_inst|subkey[0][22]~combout ;
wire \xteablock_inst|subkey[3][22]~combout ;
wire \xteablock_inst|rand_key~110_combout ;
wire \xteablock_inst|rand_key~111_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[21]~26_combout ;
wire \Selector63~0_combout ;
wire \sram_inst|ram~37_combout ;
wire \sram_inst|ram[15][21]~feeder_combout ;
wire \sram_inst|ram[15][21]~q ;
wire \sram_inst|ram[7][21]~q ;
wire \sram_inst|ram[11][21]~feeder_combout ;
wire \sram_inst|ram[11][21]~q ;
wire \sram_inst|ram[3][21]~q ;
wire \sram_inst|Mux42~7_combout ;
wire \sram_inst|Mux42~8_combout ;
wire \sram_inst|ram[13][21]~feeder_combout ;
wire \sram_inst|ram[13][21]~q ;
wire \sram_inst|ram[5][21]~q ;
wire \sram_inst|ram[9][21]~feeder_combout ;
wire \sram_inst|ram[9][21]~q ;
wire \sram_inst|ram[1][21]~q ;
wire \sram_inst|Mux42~0_combout ;
wire \sram_inst|Mux42~1_combout ;
wire \sram_inst|ram[10][21]~feeder_combout ;
wire \sram_inst|ram[10][21]~q ;
wire \sram_inst|ram[14][21]~q ;
wire \sram_inst|ram[6][21]~feeder_combout ;
wire \sram_inst|ram[6][21]~q ;
wire \sram_inst|ram[2][21]~q ;
wire \sram_inst|Mux42~2_combout ;
wire \sram_inst|Mux42~3_combout ;
wire \sram_inst|ram[8][21]~feeder_combout ;
wire \sram_inst|ram[8][21]~q ;
wire \sram_inst|ram[12][21]~q ;
wire \sram_inst|ram[0][21]~q ;
wire \sram_inst|ram[4][21]~feeder_combout ;
wire \sram_inst|ram[4][21]~q ;
wire \sram_inst|Mux42~4_combout ;
wire \sram_inst|Mux42~5_combout ;
wire \sram_inst|Mux42~6_combout ;
wire \sram_inst|Mux42~9_combout ;
wire \xteablock_inst|subkey[1][21]~combout ;
wire \xteablock_inst|subkey[3][21]~combout ;
wire \xtea_key~27_combout ;
wire \xteablock_inst|subkey[0][21]~combout ;
wire \xteablock_inst|subkey[2][21]~combout ;
wire \xteablock_inst|rand_key~108_combout ;
wire \xteablock_inst|rand_key~109_combout ;
wire \xtea_key~25_combout ;
wire \xteablock_inst|subkey[2][20]~combout ;
wire \xtea_key~26_combout ;
wire \xtea_key[84]~feeder_combout ;
wire \xteablock_inst|subkey[1][20]~combout ;
wire \xteablock_inst|subkey[3][20]~combout ;
wire \xteablock_inst|subkey[0][20]~combout ;
wire \xteablock_inst|rand_key~106_combout ;
wire \xteablock_inst|rand_key~107_combout ;
wire \xtea_key~23_combout ;
wire \xteablock_inst|subkey[3][19]~combout ;
wire \xteablock_inst|subkey[1][19]~combout ;
wire \xtea_key~24_combout ;
wire \xteablock_inst|subkey[0][19]~combout ;
wire \xteablock_inst|subkey[2][19]~combout ;
wire \xteablock_inst|rand_key~104_combout ;
wire \xteablock_inst|rand_key~105_combout ;
wire \xteablock_inst|Add3~37 ;
wire \xteablock_inst|Add3~39 ;
wire \xteablock_inst|Add3~41 ;
wire \xteablock_inst|Add3~43 ;
wire \xteablock_inst|Add3~45 ;
wire \xteablock_inst|Add3~46_combout ;
wire \xteablock_inst|Add1~94_combout ;
wire \xteablock_inst|Add1~12 ;
wire \xteablock_inst|Add1~16 ;
wire \xteablock_inst|Add1~20 ;
wire \xteablock_inst|Add1~24 ;
wire \xteablock_inst|Add1~28 ;
wire \xteablock_inst|Add1~32 ;
wire \xteablock_inst|Add1~36 ;
wire \xteablock_inst|Add1~40 ;
wire \xteablock_inst|Add1~44 ;
wire \xteablock_inst|Add1~48 ;
wire \xteablock_inst|Add1~52 ;
wire \xteablock_inst|Add1~56 ;
wire \xteablock_inst|Add1~60 ;
wire \xteablock_inst|Add1~64 ;
wire \xteablock_inst|Add1~68 ;
wire \xteablock_inst|Add1~72 ;
wire \xteablock_inst|Add1~76 ;
wire \xteablock_inst|Add1~80 ;
wire \xteablock_inst|Add1~84 ;
wire \xteablock_inst|Add1~88 ;
wire \xteablock_inst|Add1~92 ;
wire \xteablock_inst|Add1~95_combout ;
wire \xteablock_inst|Add1~97_combout ;
wire \xteablock_inst|Add8~5 ;
wire \xteablock_inst|Add8~7 ;
wire \xteablock_inst|Add8~8_combout ;
wire \xtea_key~4_combout ;
wire \xteablock_inst|subkey[2][4]~combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[4]~8_combout ;
wire \Selector80~0_combout ;
wire \sram_inst|ram~20_combout ;
wire \sram_inst|ram[15][4]~feeder_combout ;
wire \sram_inst|ram[15][4]~q ;
wire \sram_inst|ram[14][4]~q ;
wire \sram_inst|ram[13][4]~feeder_combout ;
wire \sram_inst|ram[13][4]~q ;
wire \sram_inst|ram[12][4]~q ;
wire \sram_inst|Mux59~7_combout ;
wire \sram_inst|Mux59~8_combout ;
wire \sram_inst|ram[7][4]~feeder_combout ;
wire \sram_inst|ram[7][4]~q ;
wire \sram_inst|ram[5][4]~q ;
wire \sram_inst|ram[6][4]~feeder_combout ;
wire \sram_inst|ram[6][4]~q ;
wire \sram_inst|ram[4][4]~q ;
wire \sram_inst|Mux59~0_combout ;
wire \sram_inst|Mux59~1_combout ;
wire \sram_inst|ram[8][4]~q ;
wire \sram_inst|ram[9][4]~feeder_combout ;
wire \sram_inst|ram[9][4]~q ;
wire \sram_inst|Mux59~2_combout ;
wire \sram_inst|ram[10][4]~feeder_combout ;
wire \sram_inst|ram[10][4]~q ;
wire \sram_inst|ram[11][4]~q ;
wire \sram_inst|Mux59~3_combout ;
wire \sram_inst|ram[1][4]~feeder_combout ;
wire \sram_inst|ram[1][4]~q ;
wire \sram_inst|ram[3][4]~q ;
wire \sram_inst|ram[2][4]~feeder_combout ;
wire \sram_inst|ram[2][4]~q ;
wire \sram_inst|ram[0][4]~q ;
wire \sram_inst|Mux59~4_combout ;
wire \sram_inst|Mux59~5_combout ;
wire \sram_inst|Mux59~6_combout ;
wire \sram_inst|Mux59~9_combout ;
wire \xtea_key~5_combout ;
wire \xteablock_inst|subkey[1][4]~combout ;
wire \xteablock_inst|subkey[3][4]~combout ;
wire \xteablock_inst|subkey[0][4]~combout ;
wire \xteablock_inst|rand_key~9_combout ;
wire \xteablock_inst|rand_key~10_combout ;
wire \xtea_key~3_combout ;
wire \xteablock_inst|subkey[3][3]~combout ;
wire \xteablock_inst|subkey[1][3]~combout ;
wire \xteablock_inst|subkey[2][3]~combout ;
wire \xteablock_inst|subkey[0][3]~combout ;
wire \xteablock_inst|rand_key~7_combout ;
wire \xteablock_inst|rand_key~8_combout ;
wire \xteablock_inst|Add9~5 ;
wire \xteablock_inst|Add9~7 ;
wire \xteablock_inst|Add9~8_combout ;
wire \xteablock_inst|Add7~18_combout ;
wire \xteablock_inst|Add7~12 ;
wire \xteablock_inst|Add7~16 ;
wire \xteablock_inst|Add7~19_combout ;
wire \xteablock_inst|Add7~21_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[24]~29_combout ;
wire \Selector60~0_combout ;
wire \sram_inst|ram~40_combout ;
wire \sram_inst|ram[4][24]~q ;
wire \sram_inst|ram[6][24]~feeder_combout ;
wire \sram_inst|ram[6][24]~q ;
wire \sram_inst|Mux39~0_combout ;
wire \sram_inst|ram[7][24]~feeder_combout ;
wire \sram_inst|ram[7][24]~q ;
wire \sram_inst|ram[5][24]~q ;
wire \sram_inst|Mux39~1_combout ;
wire \sram_inst|ram[15][24]~feeder_combout ;
wire \sram_inst|ram[15][24]~q ;
wire \sram_inst|ram[14][24]~q ;
wire \sram_inst|ram[12][24]~q ;
wire \sram_inst|ram[13][24]~feeder_combout ;
wire \sram_inst|ram[13][24]~q ;
wire \sram_inst|Mux39~7_combout ;
wire \sram_inst|Mux39~8_combout ;
wire \sram_inst|ram[1][24]~feeder_combout ;
wire \sram_inst|ram[1][24]~q ;
wire \sram_inst|ram[3][24]~q ;
wire \sram_inst|ram[2][24]~feeder_combout ;
wire \sram_inst|ram[2][24]~q ;
wire \sram_inst|ram[0][24]~q ;
wire \sram_inst|Mux39~4_combout ;
wire \sram_inst|Mux39~5_combout ;
wire \sram_inst|ram[10][24]~feeder_combout ;
wire \sram_inst|ram[10][24]~q ;
wire \sram_inst|ram[11][24]~q ;
wire \sram_inst|ram[9][24]~feeder_combout ;
wire \sram_inst|ram[9][24]~q ;
wire \sram_inst|ram[8][24]~q ;
wire \sram_inst|Mux39~2_combout ;
wire \sram_inst|Mux39~3_combout ;
wire \sram_inst|Mux39~6_combout ;
wire \sram_inst|Mux39~9_combout ;
wire \xteablock_inst|subkey[1][24]~combout ;
wire \xteablock_inst|subkey[2][24]~combout ;
wire \xteablock_inst|subkey[0][24]~combout ;
wire \xteablock_inst|subkey[3][24]~combout ;
wire \xteablock_inst|rand_key~49_combout ;
wire \xteablock_inst|rand_key~50_combout ;
wire \xteablock_inst|rand_key~47_combout ;
wire \xteablock_inst|rand_key~48_combout ;
wire \xteablock_inst|rand_key~45_combout ;
wire \xteablock_inst|rand_key~46_combout ;
wire \xteablock_inst|rand_key~43_combout ;
wire \xteablock_inst|rand_key~44_combout ;
wire \xteablock_inst|rand_key~41_combout ;
wire \xteablock_inst|rand_key~42_combout ;
wire \xteablock_inst|rand_key~39_combout ;
wire \xteablock_inst|rand_key~40_combout ;
wire \xteablock_inst|rand_key~37_combout ;
wire \xteablock_inst|rand_key~38_combout ;
wire \xteablock_inst|rand_key~35_combout ;
wire \xteablock_inst|rand_key~36_combout ;
wire \xteablock_inst|Add9~33 ;
wire \xteablock_inst|Add9~35 ;
wire \xteablock_inst|Add9~37 ;
wire \xteablock_inst|Add9~39 ;
wire \xteablock_inst|Add9~41 ;
wire \xteablock_inst|Add9~43 ;
wire \xteablock_inst|Add9~45 ;
wire \xteablock_inst|Add9~47 ;
wire \xteablock_inst|Add9~48_combout ;
wire \xteablock_inst|res_v~19_combout ;
wire \xteablock_inst|res_v~17_combout ;
wire \xteablock_inst|res_v~16_combout ;
wire \xteablock_inst|res_v~15_combout ;
wire \xteablock_inst|res_v~12_combout ;
wire \xteablock_inst|res_v~11_combout ;
wire \xteablock_inst|res_v~10_combout ;
wire \xteablock_inst|res_v~9_combout ;
wire \xteablock_inst|res_v~8_combout ;
wire \xteablock_inst|Add8~25 ;
wire \xteablock_inst|Add8~27 ;
wire \xteablock_inst|Add8~29 ;
wire \xteablock_inst|Add8~31 ;
wire \xteablock_inst|Add8~33 ;
wire \xteablock_inst|Add8~35 ;
wire \xteablock_inst|Add8~37 ;
wire \xteablock_inst|Add8~39 ;
wire \xteablock_inst|Add8~41 ;
wire \xteablock_inst|Add8~43 ;
wire \xteablock_inst|Add8~45 ;
wire \xteablock_inst|Add8~47 ;
wire \xteablock_inst|Add8~48_combout ;
wire \xteablock_inst|Add7~98_combout ;
wire \xteablock_inst|Add7~20 ;
wire \xteablock_inst|Add7~24 ;
wire \xteablock_inst|Add7~28 ;
wire \xteablock_inst|Add7~32 ;
wire \xteablock_inst|Add7~36 ;
wire \xteablock_inst|Add7~40 ;
wire \xteablock_inst|Add7~44 ;
wire \xteablock_inst|Add7~48 ;
wire \xteablock_inst|Add7~52 ;
wire \xteablock_inst|Add7~56 ;
wire \xteablock_inst|Add7~60 ;
wire \xteablock_inst|Add7~64 ;
wire \xteablock_inst|Add7~68 ;
wire \xteablock_inst|Add7~72 ;
wire \xteablock_inst|Add7~76 ;
wire \xteablock_inst|Add7~80 ;
wire \xteablock_inst|Add7~84 ;
wire \xteablock_inst|Add7~88 ;
wire \xteablock_inst|Add7~92 ;
wire \xteablock_inst|Add7~96 ;
wire \xteablock_inst|Add7~99_combout ;
wire \xteablock_inst|Add7~101_combout ;
wire \xteablock_inst|Add2~5 ;
wire \xteablock_inst|Add2~7 ;
wire \xteablock_inst|Add2~8_combout ;
wire \xteablock_inst|rand_key~74_combout ;
wire \xteablock_inst|rand_key~75_combout ;
wire \xteablock_inst|rand_key~72_combout ;
wire \xteablock_inst|rand_key~73_combout ;
wire \xteablock_inst|Add3~5 ;
wire \xteablock_inst|Add3~7 ;
wire \xteablock_inst|Add3~8_combout ;
wire \xteablock_inst|Add1~18_combout ;
wire \xteablock_inst|Add1~19_combout ;
wire \xteablock_inst|Add1~21_combout ;
wire \xteablock_inst|res_v~18_combout ;
wire \xteablock_inst|Add8~46_combout ;
wire \xteablock_inst|Add9~46_combout ;
wire \xteablock_inst|Add7~94_combout ;
wire \xteablock_inst|Add7~95_combout ;
wire \xteablock_inst|Add7~97_combout ;
wire \xteablock_inst|res_v~31_combout ;
wire \xteablock_inst|res_v~30_combout ;
wire \xteablock_inst|res_v~27_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[60]~65_combout ;
wire \Selector24~0_combout ;
wire \sram_inst|ram~76_combout ;
wire \sram_inst|ram[15][60]~q ;
wire \sram_inst|ram[14][60]~feeder_combout ;
wire \sram_inst|ram[14][60]~q ;
wire \sram_inst|ram[13][60]~feeder_combout ;
wire \sram_inst|ram[13][60]~q ;
wire \sram_inst|ram[12][60]~q ;
wire \sram_inst|Mux3~7_combout ;
wire \sram_inst|Mux3~8_combout ;
wire \sram_inst|ram[10][60]~feeder_combout ;
wire \sram_inst|ram[10][60]~q ;
wire \sram_inst|ram[11][60]~q ;
wire \sram_inst|ram[9][60]~feeder_combout ;
wire \sram_inst|ram[9][60]~q ;
wire \sram_inst|ram[8][60]~q ;
wire \sram_inst|Mux3~2_combout ;
wire \sram_inst|Mux3~3_combout ;
wire \sram_inst|ram[1][60]~feeder_combout ;
wire \sram_inst|ram[1][60]~q ;
wire \sram_inst|ram[3][60]~q ;
wire \sram_inst|ram[2][60]~feeder_combout ;
wire \sram_inst|ram[2][60]~q ;
wire \sram_inst|ram[0][60]~q ;
wire \sram_inst|Mux3~4_combout ;
wire \sram_inst|Mux3~5_combout ;
wire \sram_inst|Mux3~6_combout ;
wire \sram_inst|ram[4][60]~q ;
wire \sram_inst|ram[6][60]~feeder_combout ;
wire \sram_inst|ram[6][60]~q ;
wire \sram_inst|Mux3~0_combout ;
wire \sram_inst|ram[5][60]~q ;
wire \sram_inst|ram[7][60]~feeder_combout ;
wire \sram_inst|ram[7][60]~q ;
wire \sram_inst|Mux3~1_combout ;
wire \sram_inst|Mux3~9_combout ;
wire \xteablock_inst|Add5~82 ;
wire \xteablock_inst|Add5~84_combout ;
wire \xteablock_inst|Add5~86_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[28]~33_combout ;
wire \Selector56~0_combout ;
wire \sram_inst|ram~44_combout ;
wire \sram_inst|ram[15][28]~feeder_combout ;
wire \sram_inst|ram[15][28]~q ;
wire \sram_inst|ram[14][28]~q ;
wire \sram_inst|ram[12][28]~q ;
wire \sram_inst|ram[13][28]~feeder_combout ;
wire \sram_inst|ram[13][28]~q ;
wire \sram_inst|Mux35~7_combout ;
wire \sram_inst|Mux35~8_combout ;
wire \sram_inst|ram[4][28]~q ;
wire \sram_inst|ram[6][28]~q ;
wire \sram_inst|Mux35~0_combout ;
wire \sram_inst|ram[7][28]~feeder_combout ;
wire \sram_inst|ram[7][28]~q ;
wire \sram_inst|ram[5][28]~q ;
wire \sram_inst|Mux35~1_combout ;
wire \sram_inst|ram[2][28]~feeder_combout ;
wire \sram_inst|ram[2][28]~q ;
wire \sram_inst|ram[0][28]~q ;
wire \sram_inst|Mux35~4_combout ;
wire \sram_inst|ram[3][28]~q ;
wire \sram_inst|ram[1][28]~feeder_combout ;
wire \sram_inst|ram[1][28]~q ;
wire \sram_inst|Mux35~5_combout ;
wire \sram_inst|ram[10][28]~feeder_combout ;
wire \sram_inst|ram[10][28]~q ;
wire \sram_inst|ram[11][28]~q ;
wire \sram_inst|ram[9][28]~feeder_combout ;
wire \sram_inst|ram[9][28]~q ;
wire \sram_inst|ram[8][28]~q ;
wire \sram_inst|Mux35~2_combout ;
wire \sram_inst|Mux35~3_combout ;
wire \sram_inst|Mux35~6_combout ;
wire \sram_inst|Mux35~9_combout ;
wire \xteablock_inst|subkey[3][28]~combout ;
wire \xteablock_inst|subkey[0][28]~combout ;
wire \xteablock_inst|rand_key~122_combout ;
wire \xteablock_inst|subkey[1][28]~combout ;
wire \xteablock_inst|subkey[2][28]~combout ;
wire \xteablock_inst|rand_key~123_combout ;
wire \xteablock_inst|Add3~55 ;
wire \xteablock_inst|Add3~56_combout ;
wire \xteablock_inst|res_v~45_combout ;
wire \xteablock_inst|res_v~43_combout ;
wire \xteablock_inst|res_v~42_combout ;
wire \xteablock_inst|Add2~47 ;
wire \xteablock_inst|Add2~49 ;
wire \xteablock_inst|Add2~51 ;
wire \xteablock_inst|Add2~53 ;
wire \xteablock_inst|Add2~55 ;
wire \xteablock_inst|Add2~56_combout ;
wire \xteablock_inst|Add1~114_combout ;
wire \xteablock_inst|Add1~96 ;
wire \xteablock_inst|Add1~100 ;
wire \xteablock_inst|Add1~104 ;
wire \xteablock_inst|Add1~108 ;
wire \xteablock_inst|Add1~112 ;
wire \xteablock_inst|Add1~115_combout ;
wire \xteablock_inst|Add1~117_combout ;
wire \xteablock_inst|Add8~49 ;
wire \xteablock_inst|Add8~51 ;
wire \xteablock_inst|Add8~53 ;
wire \xteablock_inst|Add8~55 ;
wire \xteablock_inst|Add8~56_combout ;
wire \xteablock_inst|rand_key~57_combout ;
wire \xteablock_inst|rand_key~58_combout ;
wire \xteablock_inst|rand_key~55_combout ;
wire \xteablock_inst|rand_key~56_combout ;
wire \xtea_key~30_combout ;
wire \xteablock_inst|subkey[2][26]~combout ;
wire \xteablock_inst|subkey[3][26]~combout ;
wire \xtea_key[122]~feeder_combout ;
wire \xteablock_inst|subkey[0][26]~combout ;
wire \xteablock_inst|rand_key~53_combout ;
wire \xteablock_inst|rand_key~54_combout ;
wire \xteablock_inst|subkey[3][25]~combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[57]~62_combout ;
wire \Selector27~0_combout ;
wire \sram_inst|ram~73_combout ;
wire \sram_inst|ram[1][57]~q ;
wire \sram_inst|ram[9][57]~feeder_combout ;
wire \sram_inst|ram[9][57]~q ;
wire \sram_inst|Mux6~0_combout ;
wire \sram_inst|ram[13][57]~feeder_combout ;
wire \sram_inst|ram[13][57]~q ;
wire \sram_inst|ram[5][57]~q ;
wire \sram_inst|Mux6~1_combout ;
wire \sram_inst|ram[15][57]~feeder_combout ;
wire \sram_inst|ram[15][57]~q ;
wire \sram_inst|ram[7][57]~q ;
wire \sram_inst|ram[11][57]~feeder_combout ;
wire \sram_inst|ram[11][57]~q ;
wire \sram_inst|ram[3][57]~q ;
wire \sram_inst|Mux6~7_combout ;
wire \sram_inst|Mux6~8_combout ;
wire \sram_inst|ram[10][57]~feeder_combout ;
wire \sram_inst|ram[10][57]~q ;
wire \sram_inst|ram[14][57]~q ;
wire \sram_inst|ram[6][57]~feeder_combout ;
wire \sram_inst|ram[6][57]~q ;
wire \sram_inst|ram[2][57]~q ;
wire \sram_inst|Mux6~2_combout ;
wire \sram_inst|Mux6~3_combout ;
wire \sram_inst|ram[8][57]~feeder_combout ;
wire \sram_inst|ram[8][57]~q ;
wire \sram_inst|ram[12][57]~feeder_combout ;
wire \sram_inst|ram[12][57]~q ;
wire \sram_inst|ram[4][57]~feeder_combout ;
wire \sram_inst|ram[4][57]~q ;
wire \sram_inst|ram[0][57]~q ;
wire \sram_inst|Mux6~4_combout ;
wire \sram_inst|Mux6~5_combout ;
wire \sram_inst|Mux6~6_combout ;
wire \sram_inst|Mux6~9_combout ;
wire \xteablock_inst|subkey[0][25]~combout ;
wire \xteablock_inst|subkey[2][25]~combout ;
wire \xteablock_inst|rand_key~51_combout ;
wire \xteablock_inst|rand_key~52_combout ;
wire \xteablock_inst|Add9~49 ;
wire \xteablock_inst|Add9~51 ;
wire \xteablock_inst|Add9~53 ;
wire \xteablock_inst|Add9~55 ;
wire \xteablock_inst|Add9~56_combout ;
wire \xteablock_inst|Add7~114_combout ;
wire \xteablock_inst|Add7~100 ;
wire \xteablock_inst|Add7~104 ;
wire \xteablock_inst|Add7~108 ;
wire \xteablock_inst|Add7~112 ;
wire \xteablock_inst|Add7~115_combout ;
wire \xteablock_inst|Add7~117_combout ;
wire \xteablock_inst|res_v~26_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[30]~35_combout ;
wire \Selector54~0_combout ;
wire \sram_inst|ram~46_combout ;
wire \sram_inst|ram[15][30]~feeder_combout ;
wire \sram_inst|ram[15][30]~q ;
wire \sram_inst|ram[13][30]~q ;
wire \sram_inst|ram[14][30]~feeder_combout ;
wire \sram_inst|ram[14][30]~q ;
wire \sram_inst|ram[12][30]~q ;
wire \sram_inst|Mux33~7_combout ;
wire \sram_inst|Mux33~8_combout ;
wire \sram_inst|ram[9][30]~feeder_combout ;
wire \sram_inst|ram[9][30]~q ;
wire \sram_inst|ram[11][30]~feeder_combout ;
wire \sram_inst|ram[11][30]~q ;
wire \sram_inst|ram[10][30]~feeder_combout ;
wire \sram_inst|ram[10][30]~q ;
wire \sram_inst|ram[8][30]~q ;
wire \sram_inst|Mux33~0_combout ;
wire \sram_inst|Mux33~1_combout ;
wire \sram_inst|ram[2][30]~feeder_combout ;
wire \sram_inst|ram[2][30]~q ;
wire \sram_inst|ram[3][30]~q ;
wire \sram_inst|ram[1][30]~feeder_combout ;
wire \sram_inst|ram[1][30]~q ;
wire \sram_inst|ram[0][30]~q ;
wire \sram_inst|Mux33~4_combout ;
wire \sram_inst|Mux33~5_combout ;
wire \sram_inst|ram[6][30]~feeder_combout ;
wire \sram_inst|ram[6][30]~q ;
wire \sram_inst|ram[7][30]~q ;
wire \sram_inst|ram[5][30]~feeder_combout ;
wire \sram_inst|ram[5][30]~q ;
wire \sram_inst|ram[4][30]~q ;
wire \sram_inst|Mux33~2_combout ;
wire \sram_inst|Mux33~3_combout ;
wire \sram_inst|Mux33~6_combout ;
wire \sram_inst|Mux33~9_combout ;
wire \xtea_input[30]~feeder_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[62]~67_combout ;
wire \Selector22~0_combout ;
wire \sram_inst|ram~78_combout ;
wire \sram_inst|ram[11][62]~feeder_combout ;
wire \sram_inst|ram[11][62]~q ;
wire \sram_inst|ram[9][62]~q ;
wire \sram_inst|ram[10][62]~feeder_combout ;
wire \sram_inst|ram[10][62]~q ;
wire \sram_inst|ram[8][62]~q ;
wire \sram_inst|Mux1~0_combout ;
wire \sram_inst|Mux1~1_combout ;
wire \sram_inst|ram[2][62]~feeder_combout ;
wire \sram_inst|ram[2][62]~q ;
wire \sram_inst|ram[3][62]~q ;
wire \sram_inst|ram[1][62]~feeder_combout ;
wire \sram_inst|ram[1][62]~q ;
wire \sram_inst|ram[0][62]~q ;
wire \sram_inst|Mux1~4_combout ;
wire \sram_inst|Mux1~5_combout ;
wire \sram_inst|ram[6][62]~feeder_combout ;
wire \sram_inst|ram[6][62]~q ;
wire \sram_inst|ram[7][62]~q ;
wire \sram_inst|ram[4][62]~q ;
wire \sram_inst|ram[5][62]~feeder_combout ;
wire \sram_inst|ram[5][62]~q ;
wire \sram_inst|Mux1~2_combout ;
wire \sram_inst|Mux1~3_combout ;
wire \sram_inst|Mux1~6_combout ;
wire \sram_inst|ram[15][62]~feeder_combout ;
wire \sram_inst|ram[15][62]~q ;
wire \sram_inst|ram[13][62]~q ;
wire \sram_inst|ram[14][62]~feeder_combout ;
wire \sram_inst|ram[14][62]~q ;
wire \sram_inst|ram[12][62]~q ;
wire \sram_inst|Mux1~7_combout ;
wire \sram_inst|Mux1~8_combout ;
wire \sram_inst|Mux1~9_combout ;
wire \xteablock_inst|Add2~57 ;
wire \xteablock_inst|Add2~59 ;
wire \xteablock_inst|Add2~60_combout ;
wire \xteablock_inst|Add5~85 ;
wire \xteablock_inst|Add5~87_combout ;
wire \xteablock_inst|Add5~89_combout ;
wire \xteablock_inst|Add5~88 ;
wire \xteablock_inst|Add5~90_combout ;
wire \xteablock_inst|Add5~92_combout ;
wire \xteablock_inst|subkey[1][30]~combout ;
wire \xtea_key~34_combout ;
wire \xteablock_inst|subkey[2][30]~combout ;
wire \xteablock_inst|subkey[0][30]~combout ;
wire \xteablock_inst|subkey[3][30]~combout ;
wire \xteablock_inst|rand_key~126_combout ;
wire \xteablock_inst|rand_key~127_combout ;
wire \xteablock_inst|subkey[1][29]~combout ;
wire \xtea_key~33_combout ;
wire \xteablock_inst|subkey[2][29]~combout ;
wire \xteablock_inst|subkey[3][29]~combout ;
wire \xteablock_inst|subkey[0][29]~combout ;
wire \xteablock_inst|rand_key~124_combout ;
wire \xteablock_inst|rand_key~125_combout ;
wire \xteablock_inst|Add3~57 ;
wire \xteablock_inst|Add3~59 ;
wire \xteablock_inst|Add3~60_combout ;
wire \xteablock_inst|Add1~122_combout ;
wire \xteablock_inst|Add1~116 ;
wire \xteablock_inst|Add1~120 ;
wire \xteablock_inst|Add1~123_combout ;
wire \xteablock_inst|Add1~125_combout ;
wire \xteablock_inst|Add8~57 ;
wire \xteablock_inst|Add8~59 ;
wire \xteablock_inst|Add8~60_combout ;
wire \xteablock_inst|rand_key~61_combout ;
wire \xteablock_inst|rand_key~62_combout ;
wire \xteablock_inst|rand_key~59_combout ;
wire \xteablock_inst|rand_key~60_combout ;
wire \xteablock_inst|Add9~57 ;
wire \xteablock_inst|Add9~59 ;
wire \xteablock_inst|Add9~60_combout ;
wire \xteablock_inst|Add7~122_combout ;
wire \xteablock_inst|Add7~116 ;
wire \xteablock_inst|Add7~120 ;
wire \xteablock_inst|Add7~123_combout ;
wire \xteablock_inst|Add7~125_combout ;
wire \xteablock_inst|res_v~24_combout ;
wire \xteablock_inst|Add2~9 ;
wire \xteablock_inst|Add2~11 ;
wire \xteablock_inst|Add2~13 ;
wire \xteablock_inst|Add2~15 ;
wire \xteablock_inst|Add2~17 ;
wire \xteablock_inst|Add2~19 ;
wire \xteablock_inst|Add2~21 ;
wire \xteablock_inst|Add2~23 ;
wire \xteablock_inst|Add2~25 ;
wire \xteablock_inst|Add2~27 ;
wire \xteablock_inst|Add2~29 ;
wire \xteablock_inst|Add2~31 ;
wire \xteablock_inst|Add2~33 ;
wire \xteablock_inst|Add2~35 ;
wire \xteablock_inst|Add2~36_combout ;
wire \xteablock_inst|Add1~74_combout ;
wire \xteablock_inst|Add1~75_combout ;
wire \xteablock_inst|Add1~77_combout ;
wire \xteablock_inst|res_v~13_combout ;
wire \xteablock_inst|Add8~36_combout ;
wire \xteablock_inst|Add9~36_combout ;
wire \xteablock_inst|Add7~74_combout ;
wire \xteablock_inst|Add7~75_combout ;
wire \xteablock_inst|Add7~77_combout ;
wire \xteablock_inst|Add2~37 ;
wire \xteablock_inst|Add2~38_combout ;
wire \xteablock_inst|Add3~38_combout ;
wire \xteablock_inst|Add1~78_combout ;
wire \xteablock_inst|Add1~79_combout ;
wire \xteablock_inst|Add1~81_combout ;
wire \xteablock_inst|Add8~38_combout ;
wire \xteablock_inst|Add9~38_combout ;
wire \xteablock_inst|Add7~78_combout ;
wire \xteablock_inst|Add7~79_combout ;
wire \xteablock_inst|Add7~81_combout ;
wire \xteablock_inst|Add2~39 ;
wire \xteablock_inst|Add2~40_combout ;
wire \xteablock_inst|Add3~40_combout ;
wire \xteablock_inst|Add1~82_combout ;
wire \xteablock_inst|Add1~83_combout ;
wire \xteablock_inst|Add1~85_combout ;
wire \xteablock_inst|Add8~40_combout ;
wire \xteablock_inst|Add9~40_combout ;
wire \xteablock_inst|Add7~82_combout ;
wire \xteablock_inst|Add7~83_combout ;
wire \xteablock_inst|Add7~85_combout ;
wire \xteablock_inst|res_v~25_combout ;
wire \xteablock_inst|Add2~14_combout ;
wire \xteablock_inst|Add1~30_combout ;
wire \xteablock_inst|Add1~31_combout ;
wire \xteablock_inst|Add1~33_combout ;
wire \xteablock_inst|Add8~58_combout ;
wire \xteablock_inst|Add9~58_combout ;
wire \xteablock_inst|Add7~118_combout ;
wire \xteablock_inst|Add7~119_combout ;
wire \xteablock_inst|Add7~121_combout ;
wire \xteablock_inst|Add2~58_combout ;
wire \xteablock_inst|Add3~58_combout ;
wire \xteablock_inst|Add1~118_combout ;
wire \xteablock_inst|Add1~119_combout ;
wire \xteablock_inst|Add1~121_combout ;
wire \xteablock_inst|res_v~2_combout ;
wire \xteablock_inst|res_v~1_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[63]~68_combout ;
wire \Selector21~0_combout ;
wire \sram_inst|ram~79_combout ;
wire \sram_inst|ram[14][63]~feeder_combout ;
wire \sram_inst|ram[14][63]~q ;
wire \sram_inst|ram[6][63]~q ;
wire \sram_inst|ram[2][63]~q ;
wire \sram_inst|ram[10][63]~feeder_combout ;
wire \sram_inst|ram[10][63]~q ;
wire \sram_inst|Mux0~0_combout ;
wire \sram_inst|Mux0~1_combout ;
wire \sram_inst|ram[15][63]~feeder_combout ;
wire \sram_inst|ram[15][63]~q ;
wire \sram_inst|ram[11][63]~q ;
wire \sram_inst|ram[3][63]~q ;
wire \sram_inst|ram[7][63]~feeder_combout ;
wire \sram_inst|ram[7][63]~q ;
wire \sram_inst|Mux0~7_combout ;
wire \sram_inst|Mux0~8_combout ;
wire \sram_inst|ram[1][63]~q ;
wire \sram_inst|ram[5][63]~feeder_combout ;
wire \sram_inst|ram[5][63]~q ;
wire \sram_inst|Mux0~2_combout ;
wire \sram_inst|ram[13][63]~q ;
wire \sram_inst|ram[9][63]~feeder_combout ;
wire \sram_inst|ram[9][63]~q ;
wire \sram_inst|Mux0~3_combout ;
wire \sram_inst|ram[4][63]~feeder_combout ;
wire \sram_inst|ram[4][63]~q ;
wire \sram_inst|ram[12][63]~q ;
wire \sram_inst|ram[8][63]~feeder_combout ;
wire \sram_inst|ram[8][63]~q ;
wire \sram_inst|ram[0][63]~q ;
wire \sram_inst|Mux0~4_combout ;
wire \sram_inst|Mux0~5_combout ;
wire \sram_inst|Mux0~6_combout ;
wire \sram_inst|Mux0~9_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[31]~36_combout ;
wire \Selector53~0_combout ;
wire \sram_inst|ram~47_combout ;
wire \sram_inst|ram[14][31]~feeder_combout ;
wire \sram_inst|ram[14][31]~q ;
wire \sram_inst|ram[6][31]~q ;
wire \sram_inst|ram[10][31]~feeder_combout ;
wire \sram_inst|ram[10][31]~q ;
wire \sram_inst|ram[2][31]~q ;
wire \sram_inst|Mux32~0_combout ;
wire \sram_inst|Mux32~1_combout ;
wire \sram_inst|ram[15][31]~feeder_combout ;
wire \sram_inst|ram[15][31]~q ;
wire \sram_inst|ram[11][31]~q ;
wire \sram_inst|ram[3][31]~q ;
wire \sram_inst|ram[7][31]~feeder_combout ;
wire \sram_inst|ram[7][31]~q ;
wire \sram_inst|Mux32~7_combout ;
wire \sram_inst|Mux32~8_combout ;
wire \sram_inst|ram[4][31]~feeder_combout ;
wire \sram_inst|ram[4][31]~q ;
wire \sram_inst|ram[12][31]~q ;
wire \sram_inst|ram[8][31]~feeder_combout ;
wire \sram_inst|ram[8][31]~q ;
wire \sram_inst|ram[0][31]~q ;
wire \sram_inst|Mux32~4_combout ;
wire \sram_inst|Mux32~5_combout ;
wire \sram_inst|ram[9][31]~feeder_combout ;
wire \sram_inst|ram[9][31]~q ;
wire \sram_inst|ram[13][31]~q ;
wire \sram_inst|ram[1][31]~q ;
wire \sram_inst|ram[5][31]~feeder_combout ;
wire \sram_inst|ram[5][31]~q ;
wire \sram_inst|Mux32~2_combout ;
wire \sram_inst|Mux32~3_combout ;
wire \sram_inst|Mux32~6_combout ;
wire \sram_inst|Mux32~9_combout ;
wire \xteablock_inst|Add8~61 ;
wire \xteablock_inst|Add8~62_combout ;
wire \xteablock_inst|Add5~91 ;
wire \xteablock_inst|Add5~93_combout ;
wire \xteablock_inst|Add5~95_combout ;
wire \xteablock_inst|subkey[1][31]~combout ;
wire \xteablock_inst|subkey[2][31]~combout ;
wire \xteablock_inst|subkey[3][31]~combout ;
wire \xteablock_inst|subkey[0][31]~combout ;
wire \xteablock_inst|rand_key~63_combout ;
wire \xteablock_inst|rand_key~64_combout ;
wire \xteablock_inst|Add9~61 ;
wire \xteablock_inst|Add9~62_combout ;
wire \xteablock_inst|Add7~126_combout ;
wire \xteablock_inst|Add7~124 ;
wire \xteablock_inst|Add7~127_combout ;
wire \xteablock_inst|Add7~129_combout ;
wire \xteablock_inst|Add2~61 ;
wire \xteablock_inst|Add2~62_combout ;
wire \xteablock_inst|rand_key~128_combout ;
wire \xteablock_inst|rand_key~129_combout ;
wire \xteablock_inst|Add3~61 ;
wire \xteablock_inst|Add3~62_combout ;
wire \xteablock_inst|Add1~126_combout ;
wire \xteablock_inst|Add1~124 ;
wire \xteablock_inst|Add1~127_combout ;
wire \xteablock_inst|Add1~129_combout ;
wire \xteablock_inst|res_v~0_combout ;
wire \xteablock_inst|Add8~9 ;
wire \xteablock_inst|Add8~11 ;
wire \xteablock_inst|Add8~13 ;
wire \xteablock_inst|Add8~14_combout ;
wire \xteablock_inst|rand_key~13_combout ;
wire \xteablock_inst|rand_key~14_combout ;
wire \xteablock_inst|Add9~9 ;
wire \xteablock_inst|Add9~11 ;
wire \xteablock_inst|Add9~13 ;
wire \xteablock_inst|Add9~14_combout ;
wire \xteablock_inst|Add7~30_combout ;
wire \xteablock_inst|Add7~31_combout ;
wire \xteablock_inst|Add7~33_combout ;
wire \Selector77~0_combout ;
wire \sram_inst|ram~23_combout ;
wire \sram_inst|ram[7][7]~feeder_combout ;
wire \sram_inst|ram[7][7]~q ;
wire \sram_inst|ram[3][7]~q ;
wire \sram_inst|Mux56~7_combout ;
wire \sram_inst|ram[11][7]~q ;
wire \sram_inst|ram[15][7]~feeder_combout ;
wire \sram_inst|ram[15][7]~q ;
wire \sram_inst|Mux56~8_combout ;
wire \sram_inst|ram[14][7]~feeder_combout ;
wire \sram_inst|ram[14][7]~q ;
wire \sram_inst|ram[2][7]~q ;
wire \sram_inst|ram[10][7]~feeder_combout ;
wire \sram_inst|ram[10][7]~q ;
wire \sram_inst|Mux56~0_combout ;
wire \sram_inst|ram[6][7]~q ;
wire \sram_inst|Mux56~1_combout ;
wire \sram_inst|ram[9][7]~feeder_combout ;
wire \sram_inst|ram[9][7]~q ;
wire \sram_inst|ram[13][7]~q ;
wire \sram_inst|ram[5][7]~feeder_combout ;
wire \sram_inst|ram[5][7]~q ;
wire \sram_inst|ram[1][7]~q ;
wire \sram_inst|Mux56~2_combout ;
wire \sram_inst|Mux56~3_combout ;
wire \sram_inst|ram[4][7]~feeder_combout ;
wire \sram_inst|ram[4][7]~q ;
wire \sram_inst|ram[12][7]~q ;
wire \sram_inst|ram[8][7]~feeder_combout ;
wire \sram_inst|ram[8][7]~q ;
wire \sram_inst|ram[0][7]~q ;
wire \sram_inst|Mux56~4_combout ;
wire \sram_inst|Mux56~5_combout ;
wire \sram_inst|Mux56~6_combout ;
wire \sram_inst|Mux56~9_combout ;
wire \xteablock_inst|subkey[3][7]~combout ;
wire \xteablock_inst|rand_key~15_combout ;
wire \xteablock_inst|rand_key~16_combout ;
wire \xteablock_inst|Add9~15 ;
wire \xteablock_inst|Add9~16_combout ;
wire \xteablock_inst|res_v~3_combout ;
wire \xteablock_inst|Add8~15 ;
wire \xteablock_inst|Add8~16_combout ;
wire \xteablock_inst|Add7~34_combout ;
wire \xteablock_inst|Add7~35_combout ;
wire \xteablock_inst|Add7~37_combout ;
wire \Selector76~0_combout ;
wire \sram_inst|ram~24_combout ;
wire \sram_inst|ram[6][8]~feeder_combout ;
wire \sram_inst|ram[6][8]~q ;
wire \sram_inst|ram[4][8]~q ;
wire \sram_inst|Mux55~0_combout ;
wire \sram_inst|ram[7][8]~feeder_combout ;
wire \sram_inst|ram[7][8]~q ;
wire \sram_inst|ram[5][8]~q ;
wire \sram_inst|Mux55~1_combout ;
wire \sram_inst|ram[14][8]~feeder_combout ;
wire \sram_inst|ram[14][8]~q ;
wire \sram_inst|ram[15][8]~feeder_combout ;
wire \sram_inst|ram[15][8]~q ;
wire \sram_inst|ram[13][8]~feeder_combout ;
wire \sram_inst|ram[13][8]~q ;
wire \sram_inst|ram[12][8]~q ;
wire \sram_inst|Mux55~7_combout ;
wire \sram_inst|Mux55~8_combout ;
wire \sram_inst|ram[1][8]~feeder_combout ;
wire \sram_inst|ram[1][8]~q ;
wire \sram_inst|ram[3][8]~q ;
wire \sram_inst|ram[2][8]~feeder_combout ;
wire \sram_inst|ram[2][8]~q ;
wire \sram_inst|ram[0][8]~q ;
wire \sram_inst|Mux55~4_combout ;
wire \sram_inst|Mux55~5_combout ;
wire \sram_inst|ram[10][8]~feeder_combout ;
wire \sram_inst|ram[10][8]~q ;
wire \sram_inst|ram[11][8]~q ;
wire \sram_inst|ram[9][8]~feeder_combout ;
wire \sram_inst|ram[9][8]~q ;
wire \sram_inst|ram[8][8]~q ;
wire \sram_inst|Mux55~2_combout ;
wire \sram_inst|Mux55~3_combout ;
wire \sram_inst|Mux55~6_combout ;
wire \sram_inst|Mux55~9_combout ;
wire \xtea_key~9_combout ;
wire \xteablock_inst|subkey[1][8]~combout ;
wire \xteablock_inst|rand_key~82_combout ;
wire \xteablock_inst|rand_key~83_combout ;
wire \xteablock_inst|Add3~15 ;
wire \xteablock_inst|Add3~16_combout ;
wire \xteablock_inst|Add2~16_combout ;
wire \xteablock_inst|Add1~34_combout ;
wire \xteablock_inst|Add1~35_combout ;
wire \xteablock_inst|Add1~37_combout ;
wire \xteablock_inst|Add8~17 ;
wire \xteablock_inst|Add8~19 ;
wire \xteablock_inst|Add8~21 ;
wire \xteablock_inst|Add8~23 ;
wire \xteablock_inst|Add8~24_combout ;
wire \xteablock_inst|subkey[1][11]~combout ;
wire \xteablock_inst|subkey[0][11]~combout ;
wire \xteablock_inst|subkey[2][11]~combout ;
wire \xteablock_inst|rand_key~23_combout ;
wire \xteablock_inst|rand_key~24_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[10]~15_combout ;
wire \Selector74~0_combout ;
wire \sram_inst|ram~26_combout ;
wire \sram_inst|ram[11][10]~feeder_combout ;
wire \sram_inst|ram[11][10]~q ;
wire \sram_inst|ram[9][10]~q ;
wire \sram_inst|ram[10][10]~feeder_combout ;
wire \sram_inst|ram[10][10]~q ;
wire \sram_inst|ram[8][10]~q ;
wire \sram_inst|Mux53~0_combout ;
wire \sram_inst|Mux53~1_combout ;
wire \sram_inst|ram[15][10]~feeder_combout ;
wire \sram_inst|ram[15][10]~q ;
wire \sram_inst|ram[13][10]~q ;
wire \sram_inst|ram[14][10]~feeder_combout ;
wire \sram_inst|ram[14][10]~q ;
wire \sram_inst|ram[12][10]~q ;
wire \sram_inst|Mux53~7_combout ;
wire \sram_inst|Mux53~8_combout ;
wire \sram_inst|ram[2][10]~q ;
wire \sram_inst|ram[3][10]~q ;
wire \sram_inst|ram[1][10]~feeder_combout ;
wire \sram_inst|ram[1][10]~q ;
wire \sram_inst|ram[0][10]~feeder_combout ;
wire \sram_inst|ram[0][10]~q ;
wire \sram_inst|Mux53~4_combout ;
wire \sram_inst|Mux53~5_combout ;
wire \sram_inst|ram[6][10]~q ;
wire \sram_inst|ram[7][10]~q ;
wire \sram_inst|ram[5][10]~feeder_combout ;
wire \sram_inst|ram[5][10]~q ;
wire \sram_inst|ram[4][10]~q ;
wire \sram_inst|Mux53~2_combout ;
wire \sram_inst|Mux53~3_combout ;
wire \sram_inst|Mux53~6_combout ;
wire \sram_inst|Mux53~9_combout ;
wire \xtea_key~12_combout ;
wire \xteablock_inst|subkey[1][10]~combout ;
wire \xtea_key~11_combout ;
wire \xteablock_inst|subkey[2][10]~combout ;
wire \xteablock_inst|subkey[3][10]~combout ;
wire \xteablock_inst|subkey[0][10]~combout ;
wire \xteablock_inst|rand_key~21_combout ;
wire \xteablock_inst|rand_key~22_combout ;
wire \xteablock_inst|subkey[1][9]~combout ;
wire \xteablock_inst|subkey[3][9]~combout ;
wire \xtea_key~10_combout ;
wire \xteablock_inst|subkey[2][9]~combout ;
wire \xteablock_inst|subkey[0][9]~combout ;
wire \xteablock_inst|rand_key~19_combout ;
wire \xteablock_inst|rand_key~20_combout ;
wire \xteablock_inst|Add9~17 ;
wire \xteablock_inst|Add9~19 ;
wire \xteablock_inst|Add9~21 ;
wire \xteablock_inst|Add9~23 ;
wire \xteablock_inst|Add9~24_combout ;
wire \xteablock_inst|Add7~50_combout ;
wire \xteablock_inst|Add7~51_combout ;
wire \xteablock_inst|Add7~53_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[12]~17_combout ;
wire \Selector72~0_combout ;
wire \sram_inst|ram~28_combout ;
wire \sram_inst|ram[6][12]~feeder_combout ;
wire \sram_inst|ram[6][12]~q ;
wire \sram_inst|ram[4][12]~q ;
wire \sram_inst|Mux51~0_combout ;
wire \sram_inst|ram[7][12]~feeder_combout ;
wire \sram_inst|ram[7][12]~q ;
wire \sram_inst|ram[5][12]~q ;
wire \sram_inst|Mux51~1_combout ;
wire \sram_inst|ram[15][12]~feeder_combout ;
wire \sram_inst|ram[15][12]~q ;
wire \sram_inst|ram[14][12]~q ;
wire \sram_inst|ram[12][12]~q ;
wire \sram_inst|ram[13][12]~feeder_combout ;
wire \sram_inst|ram[13][12]~q ;
wire \sram_inst|Mux51~7_combout ;
wire \sram_inst|Mux51~8_combout ;
wire \sram_inst|ram[1][12]~feeder_combout ;
wire \sram_inst|ram[1][12]~q ;
wire \sram_inst|ram[3][12]~q ;
wire \sram_inst|ram[2][12]~feeder_combout ;
wire \sram_inst|ram[2][12]~q ;
wire \sram_inst|ram[0][12]~q ;
wire \sram_inst|Mux51~4_combout ;
wire \sram_inst|Mux51~5_combout ;
wire \sram_inst|ram[10][12]~feeder_combout ;
wire \sram_inst|ram[10][12]~q ;
wire \sram_inst|ram[11][12]~q ;
wire \sram_inst|ram[9][12]~feeder_combout ;
wire \sram_inst|ram[9][12]~q ;
wire \sram_inst|ram[8][12]~q ;
wire \sram_inst|Mux51~2_combout ;
wire \sram_inst|Mux51~3_combout ;
wire \sram_inst|Mux51~6_combout ;
wire \sram_inst|Mux51~9_combout ;
wire \xtea_key~15_combout ;
wire \xtea_key[76]~feeder_combout ;
wire \xteablock_inst|subkey[1][12]~combout ;
wire \xteablock_inst|subkey[3][12]~combout ;
wire \xteablock_inst|subkey[0][12]~combout ;
wire \xteablock_inst|rand_key~25_combout ;
wire \xteablock_inst|rand_key~26_combout ;
wire \xteablock_inst|Add9~25 ;
wire \xteablock_inst|Add9~27 ;
wire \xteablock_inst|Add9~29 ;
wire \xteablock_inst|Add9~31 ;
wire \xteablock_inst|Add9~32_combout ;
wire \xteablock_inst|Add8~32_combout ;
wire \xteablock_inst|Add7~66_combout ;
wire \xteablock_inst|Add7~67_combout ;
wire \xteablock_inst|Add7~69_combout ;
wire \xteablock_inst|res_v~29_combout ;
wire \xteablock_inst|Add2~22_combout ;
wire \xteablock_inst|rand_key~86_combout ;
wire \xteablock_inst|rand_key~87_combout ;
wire \xteablock_inst|rand_key~84_combout ;
wire \xteablock_inst|rand_key~85_combout ;
wire \xteablock_inst|Add3~17 ;
wire \xteablock_inst|Add3~19 ;
wire \xteablock_inst|Add3~21 ;
wire \xteablock_inst|Add3~22_combout ;
wire \xteablock_inst|Add1~46_combout ;
wire \xteablock_inst|Add1~47_combout ;
wire \xteablock_inst|Add1~49_combout ;
wire \xteablock_inst|res_v~20_combout ;
wire \xteablock_inst|Add8~50_combout ;
wire \xteablock_inst|Add9~50_combout ;
wire \xteablock_inst|Add7~102_combout ;
wire \xteablock_inst|Add7~103_combout ;
wire \xteablock_inst|Add7~105_combout ;
wire \Selector59~0_combout ;
wire \sram_inst|ram~41_combout ;
wire \sram_inst|ram[15][25]~feeder_combout ;
wire \sram_inst|ram[15][25]~q ;
wire \sram_inst|ram[7][25]~q ;
wire \sram_inst|ram[11][25]~feeder_combout ;
wire \sram_inst|ram[11][25]~q ;
wire \sram_inst|ram[3][25]~q ;
wire \sram_inst|Mux38~7_combout ;
wire \sram_inst|Mux38~8_combout ;
wire \sram_inst|ram[13][25]~feeder_combout ;
wire \sram_inst|ram[13][25]~q ;
wire \sram_inst|ram[1][25]~q ;
wire \sram_inst|ram[9][25]~feeder_combout ;
wire \sram_inst|ram[9][25]~q ;
wire \sram_inst|Mux38~0_combout ;
wire \sram_inst|ram[5][25]~q ;
wire \sram_inst|Mux38~1_combout ;
wire \sram_inst|ram[8][25]~feeder_combout ;
wire \sram_inst|ram[8][25]~q ;
wire \sram_inst|ram[12][25]~q ;
wire \sram_inst|ram[0][25]~q ;
wire \sram_inst|ram[4][25]~feeder_combout ;
wire \sram_inst|ram[4][25]~q ;
wire \sram_inst|Mux38~4_combout ;
wire \sram_inst|Mux38~5_combout ;
wire \sram_inst|ram[10][25]~feeder_combout ;
wire \sram_inst|ram[10][25]~q ;
wire \sram_inst|ram[14][25]~q ;
wire \sram_inst|ram[6][25]~feeder_combout ;
wire \sram_inst|ram[6][25]~q ;
wire \sram_inst|ram[2][25]~q ;
wire \sram_inst|Mux38~2_combout ;
wire \sram_inst|Mux38~3_combout ;
wire \sram_inst|Mux38~6_combout ;
wire \sram_inst|Mux38~9_combout ;
wire \xteablock_inst|subkey[1][25]~combout ;
wire \xteablock_inst|rand_key~116_combout ;
wire \xteablock_inst|rand_key~117_combout ;
wire \xteablock_inst|rand_key~114_combout ;
wire \xteablock_inst|rand_key~115_combout ;
wire \xteablock_inst|Add3~47 ;
wire \xteablock_inst|Add3~49 ;
wire \xteablock_inst|Add3~50_combout ;
wire \xteablock_inst|Add2~50_combout ;
wire \xteablock_inst|Add1~102_combout ;
wire \xteablock_inst|Add1~103_combout ;
wire \xteablock_inst|Add1~105_combout ;
wire \xteablock_inst|res_v~6_combout ;
wire \xteablock_inst|Add8~22_combout ;
wire \xteablock_inst|Add9~22_combout ;
wire \xteablock_inst|Add7~46_combout ;
wire \xteablock_inst|Add7~47_combout ;
wire \xteablock_inst|Add7~49_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[11]~16_combout ;
wire \Selector73~0_combout ;
wire \sram_inst|ram~27_combout ;
wire \sram_inst|ram[14][11]~feeder_combout ;
wire \sram_inst|ram[14][11]~q ;
wire \sram_inst|ram[2][11]~q ;
wire \sram_inst|ram[10][11]~feeder_combout ;
wire \sram_inst|ram[10][11]~q ;
wire \sram_inst|Mux52~0_combout ;
wire \sram_inst|ram[6][11]~q ;
wire \sram_inst|Mux52~1_combout ;
wire \sram_inst|ram[3][11]~q ;
wire \sram_inst|ram[7][11]~feeder_combout ;
wire \sram_inst|ram[7][11]~q ;
wire \sram_inst|Mux52~7_combout ;
wire \sram_inst|ram[11][11]~q ;
wire \sram_inst|ram[15][11]~feeder_combout ;
wire \sram_inst|ram[15][11]~q ;
wire \sram_inst|Mux52~8_combout ;
wire \sram_inst|ram[4][11]~feeder_combout ;
wire \sram_inst|ram[4][11]~q ;
wire \sram_inst|ram[12][11]~q ;
wire \sram_inst|ram[0][11]~q ;
wire \sram_inst|ram[8][11]~feeder_combout ;
wire \sram_inst|ram[8][11]~q ;
wire \sram_inst|Mux52~4_combout ;
wire \sram_inst|Mux52~5_combout ;
wire \sram_inst|ram[9][11]~feeder_combout ;
wire \sram_inst|ram[9][11]~q ;
wire \sram_inst|ram[13][11]~q ;
wire \sram_inst|ram[5][11]~feeder_combout ;
wire \sram_inst|ram[5][11]~q ;
wire \sram_inst|ram[1][11]~q ;
wire \sram_inst|Mux52~2_combout ;
wire \sram_inst|Mux52~3_combout ;
wire \sram_inst|Mux52~6_combout ;
wire \sram_inst|Mux52~9_combout ;
wire \xtea_key~13_combout ;
wire \xteablock_inst|subkey[3][11]~combout ;
wire \xteablock_inst|rand_key~88_combout ;
wire \xteablock_inst|rand_key~89_combout ;
wire \xteablock_inst|Add3~23 ;
wire \xteablock_inst|Add3~24_combout ;
wire \xteablock_inst|Add2~24_combout ;
wire \xteablock_inst|Add1~50_combout ;
wire \xteablock_inst|Add1~51_combout ;
wire \xteablock_inst|Add1~53_combout ;
wire \Selector40~0_combout ;
wire \sram_inst|ram~60_combout ;
wire \sram_inst|ram[7][44]~feeder_combout ;
wire \sram_inst|ram[7][44]~q ;
wire \sram_inst|ram[6][44]~feeder_combout ;
wire \sram_inst|ram[6][44]~q ;
wire \sram_inst|ram[4][44]~q ;
wire \sram_inst|Mux19~0_combout ;
wire \sram_inst|ram[5][44]~q ;
wire \sram_inst|Mux19~1_combout ;
wire \sram_inst|ram[15][44]~feeder_combout ;
wire \sram_inst|ram[15][44]~q ;
wire \sram_inst|ram[14][44]~feeder_combout ;
wire \sram_inst|ram[14][44]~q ;
wire \sram_inst|ram[13][44]~feeder_combout ;
wire \sram_inst|ram[13][44]~q ;
wire \sram_inst|ram[12][44]~q ;
wire \sram_inst|Mux19~7_combout ;
wire \sram_inst|Mux19~8_combout ;
wire \sram_inst|ram[1][44]~feeder_combout ;
wire \sram_inst|ram[1][44]~q ;
wire \sram_inst|ram[3][44]~q ;
wire \sram_inst|ram[2][44]~feeder_combout ;
wire \sram_inst|ram[2][44]~q ;
wire \sram_inst|ram[0][44]~q ;
wire \sram_inst|Mux19~4_combout ;
wire \sram_inst|Mux19~5_combout ;
wire \sram_inst|ram[10][44]~feeder_combout ;
wire \sram_inst|ram[10][44]~q ;
wire \sram_inst|ram[11][44]~q ;
wire \sram_inst|ram[9][44]~feeder_combout ;
wire \sram_inst|ram[9][44]~q ;
wire \sram_inst|ram[8][44]~q ;
wire \sram_inst|Mux19~2_combout ;
wire \sram_inst|Mux19~3_combout ;
wire \sram_inst|Mux19~6_combout ;
wire \sram_inst|Mux19~9_combout ;
wire \xtea_key~14_combout ;
wire \xteablock_inst|subkey[2][12]~combout ;
wire \xteablock_inst|rand_key~90_combout ;
wire \xteablock_inst|rand_key~91_combout ;
wire \xteablock_inst|Add3~25 ;
wire \xteablock_inst|Add3~26_combout ;
wire \xteablock_inst|Add2~26_combout ;
wire \xteablock_inst|Add1~54_combout ;
wire \xteablock_inst|Add1~55_combout ;
wire \xteablock_inst|Add1~57_combout ;
wire \xteablock_inst|Add8~26_combout ;
wire \xteablock_inst|Add9~26_combout ;
wire \xteablock_inst|Add7~54_combout ;
wire \xteablock_inst|Add7~55_combout ;
wire \xteablock_inst|Add7~57_combout ;
wire \xteablock_inst|res_v~32_combout ;
wire \xteablock_inst|Add2~28_combout ;
wire \xteablock_inst|rand_key~94_combout ;
wire \xteablock_inst|rand_key~95_combout ;
wire \xteablock_inst|Add3~27 ;
wire \xteablock_inst|Add3~28_combout ;
wire \xteablock_inst|Add1~58_combout ;
wire \xteablock_inst|Add1~59_combout ;
wire \xteablock_inst|Add1~61_combout ;
wire \xteablock_inst|Add8~28_combout ;
wire \xteablock_inst|Add9~28_combout ;
wire \xteablock_inst|Add7~58_combout ;
wire \xteablock_inst|Add7~59_combout ;
wire \xteablock_inst|Add7~61_combout ;
wire \xteablock_inst|res_v~40_combout ;
wire \xteablock_inst|Add2~44_combout ;
wire \xteablock_inst|Add3~44_combout ;
wire \xteablock_inst|Add1~90_combout ;
wire \xteablock_inst|Add1~91_combout ;
wire \xteablock_inst|Add1~93_combout ;
wire \xteablock_inst|Add8~44_combout ;
wire \xteablock_inst|Add9~44_combout ;
wire \xteablock_inst|Add7~90_combout ;
wire \xteablock_inst|Add7~91_combout ;
wire \xteablock_inst|Add7~93_combout ;
wire \xteablock_inst|res_v~23_combout ;
wire \xteablock_inst|Add2~10_combout ;
wire \xteablock_inst|Add3~9 ;
wire \xteablock_inst|Add3~10_combout ;
wire \xteablock_inst|Add1~22_combout ;
wire \xteablock_inst|Add1~23_combout ;
wire \xteablock_inst|Add1~25_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[37]~42_combout ;
wire \Selector47~0_combout ;
wire \sram_inst|ram~53_combout ;
wire \sram_inst|ram[13][37]~feeder_combout ;
wire \sram_inst|ram[13][37]~q ;
wire \sram_inst|ram[5][37]~q ;
wire \sram_inst|ram[9][37]~feeder_combout ;
wire \sram_inst|ram[9][37]~q ;
wire \sram_inst|ram[1][37]~q ;
wire \sram_inst|Mux26~0_combout ;
wire \sram_inst|Mux26~1_combout ;
wire \sram_inst|ram[15][37]~feeder_combout ;
wire \sram_inst|ram[15][37]~q ;
wire \sram_inst|ram[7][37]~q ;
wire \sram_inst|ram[11][37]~feeder_combout ;
wire \sram_inst|ram[11][37]~q ;
wire \sram_inst|ram[3][37]~q ;
wire \sram_inst|Mux26~7_combout ;
wire \sram_inst|Mux26~8_combout ;
wire \sram_inst|ram[8][37]~feeder_combout ;
wire \sram_inst|ram[8][37]~q ;
wire \sram_inst|ram[12][37]~q ;
wire \sram_inst|ram[4][37]~feeder_combout ;
wire \sram_inst|ram[4][37]~q ;
wire \sram_inst|ram[0][37]~q ;
wire \sram_inst|Mux26~4_combout ;
wire \sram_inst|Mux26~5_combout ;
wire \sram_inst|ram[10][37]~feeder_combout ;
wire \sram_inst|ram[10][37]~q ;
wire \sram_inst|ram[14][37]~q ;
wire \sram_inst|ram[6][37]~feeder_combout ;
wire \sram_inst|ram[6][37]~q ;
wire \sram_inst|ram[2][37]~q ;
wire \sram_inst|Mux26~2_combout ;
wire \sram_inst|Mux26~3_combout ;
wire \sram_inst|Mux26~6_combout ;
wire \sram_inst|Mux26~9_combout ;
wire \xtea_key~6_combout ;
wire \xteablock_inst|subkey[0][5]~combout ;
wire \xteablock_inst|subkey[2][5]~combout ;
wire \xteablock_inst|rand_key~11_combout ;
wire \xteablock_inst|rand_key~12_combout ;
wire \xteablock_inst|Add9~10_combout ;
wire \xteablock_inst|Add8~10_combout ;
wire \xteablock_inst|Add7~22_combout ;
wire \xteablock_inst|Add7~23_combout ;
wire \xteablock_inst|Add7~25_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[5]~9_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[5]~10_combout ;
wire \Selector79~0_combout ;
wire \sram_inst|ram~21_combout ;
wire \sram_inst|ram[7][5]~feeder_combout ;
wire \sram_inst|ram[7][5]~q ;
wire \sram_inst|ram[15][5]~feeder_combout ;
wire \sram_inst|ram[15][5]~q ;
wire \sram_inst|ram[3][5]~q ;
wire \sram_inst|ram[11][5]~feeder_combout ;
wire \sram_inst|ram[11][5]~q ;
wire \sram_inst|Mux58~7_combout ;
wire \sram_inst|Mux58~8_combout ;
wire \sram_inst|ram[13][5]~feeder_combout ;
wire \sram_inst|ram[13][5]~q ;
wire \sram_inst|ram[5][5]~q ;
wire \sram_inst|ram[1][5]~q ;
wire \sram_inst|ram[9][5]~feeder_combout ;
wire \sram_inst|ram[9][5]~q ;
wire \sram_inst|Mux58~0_combout ;
wire \sram_inst|Mux58~1_combout ;
wire \sram_inst|ram[10][5]~feeder_combout ;
wire \sram_inst|ram[10][5]~q ;
wire \sram_inst|ram[14][5]~q ;
wire \sram_inst|ram[2][5]~q ;
wire \sram_inst|ram[6][5]~feeder_combout ;
wire \sram_inst|ram[6][5]~q ;
wire \sram_inst|Mux58~2_combout ;
wire \sram_inst|Mux58~3_combout ;
wire \sram_inst|ram[8][5]~feeder_combout ;
wire \sram_inst|ram[8][5]~q ;
wire \sram_inst|ram[12][5]~q ;
wire \sram_inst|ram[4][5]~feeder_combout ;
wire \sram_inst|ram[4][5]~q ;
wire \sram_inst|ram[0][5]~q ;
wire \sram_inst|Mux58~4_combout ;
wire \sram_inst|Mux58~5_combout ;
wire \sram_inst|Mux58~6_combout ;
wire \sram_inst|Mux58~9_combout ;
wire \xteablock_inst|subkey[3][5]~combout ;
wire \xteablock_inst|rand_key~76_combout ;
wire \xteablock_inst|rand_key~77_combout ;
wire \xteablock_inst|Add3~11 ;
wire \xteablock_inst|Add3~12_combout ;
wire \xteablock_inst|Add2~12_combout ;
wire \xteablock_inst|Add1~26_combout ;
wire \xteablock_inst|Add1~27_combout ;
wire \xteablock_inst|Add1~29_combout ;
wire \xteablock_inst|Add8~12_combout ;
wire \xteablock_inst|Add9~12_combout ;
wire \xteablock_inst|Add7~26_combout ;
wire \xteablock_inst|Add7~27_combout ;
wire \xteablock_inst|Add7~29_combout ;
wire \xteablock_inst|res_v~39_combout ;
wire \xteablock_inst|Add2~42_combout ;
wire \xteablock_inst|Add3~42_combout ;
wire \xteablock_inst|Add1~86_combout ;
wire \xteablock_inst|Add1~87_combout ;
wire \xteablock_inst|Add1~89_combout ;
wire \xteablock_inst|Add8~42_combout ;
wire \xteablock_inst|Add9~42_combout ;
wire \xteablock_inst|Add7~86_combout ;
wire \xteablock_inst|Add7~87_combout ;
wire \xteablock_inst|Add7~89_combout ;
wire \xteablock_inst|res_v~33_combout ;
wire \xteablock_inst|Add2~30_combout ;
wire \xteablock_inst|Add3~29 ;
wire \xteablock_inst|Add3~30_combout ;
wire \xteablock_inst|Add1~62_combout ;
wire \xteablock_inst|Add1~63_combout ;
wire \xteablock_inst|Add1~65_combout ;
wire \xteablock_inst|Add8~30_combout ;
wire \xteablock_inst|Add9~30_combout ;
wire \xteablock_inst|Add7~62_combout ;
wire \xteablock_inst|Add7~63_combout ;
wire \xteablock_inst|Add7~65_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[15]~20_combout ;
wire \Selector69~0_combout ;
wire \sram_inst|ram~31_combout ;
wire \sram_inst|ram[14][15]~feeder_combout ;
wire \sram_inst|ram[14][15]~q ;
wire \sram_inst|ram[2][15]~q ;
wire \sram_inst|ram[10][15]~feeder_combout ;
wire \sram_inst|ram[10][15]~q ;
wire \sram_inst|Mux48~0_combout ;
wire \sram_inst|ram[6][15]~q ;
wire \sram_inst|Mux48~1_combout ;
wire \sram_inst|ram[15][15]~feeder_combout ;
wire \sram_inst|ram[15][15]~q ;
wire \sram_inst|ram[3][15]~q ;
wire \sram_inst|ram[7][15]~feeder_combout ;
wire \sram_inst|ram[7][15]~q ;
wire \sram_inst|Mux48~7_combout ;
wire \sram_inst|ram[11][15]~q ;
wire \sram_inst|Mux48~8_combout ;
wire \sram_inst|ram[12][15]~feeder_combout ;
wire \sram_inst|ram[12][15]~q ;
wire \sram_inst|ram[4][15]~feeder_combout ;
wire \sram_inst|ram[4][15]~q ;
wire \sram_inst|ram[0][15]~q ;
wire \sram_inst|ram[8][15]~feeder_combout ;
wire \sram_inst|ram[8][15]~q ;
wire \sram_inst|Mux48~4_combout ;
wire \sram_inst|Mux48~5_combout ;
wire \sram_inst|ram[9][15]~feeder_combout ;
wire \sram_inst|ram[9][15]~q ;
wire \sram_inst|ram[13][15]~q ;
wire \sram_inst|ram[5][15]~feeder_combout ;
wire \sram_inst|ram[5][15]~q ;
wire \sram_inst|ram[1][15]~q ;
wire \sram_inst|Mux48~2_combout ;
wire \sram_inst|Mux48~3_combout ;
wire \sram_inst|Mux48~6_combout ;
wire \sram_inst|Mux48~9_combout ;
wire \xtea_key~17_combout ;
wire \xteablock_inst|subkey[1][15]~combout ;
wire \xteablock_inst|rand_key~96_combout ;
wire \xteablock_inst|rand_key~97_combout ;
wire \xteablock_inst|Add3~31 ;
wire \xteablock_inst|Add3~32_combout ;
wire \xteablock_inst|Add2~32_combout ;
wire \xteablock_inst|Add1~66_combout ;
wire \xteablock_inst|Add1~67_combout ;
wire \xteablock_inst|Add1~69_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[48]~53_combout ;
wire \Selector36~0_combout ;
wire \sram_inst|ram~64_combout ;
wire \sram_inst|ram[9][48]~feeder_combout ;
wire \sram_inst|ram[9][48]~q ;
wire \sram_inst|ram[8][48]~q ;
wire \sram_inst|Mux15~2_combout ;
wire \sram_inst|ram[10][48]~feeder_combout ;
wire \sram_inst|ram[10][48]~q ;
wire \sram_inst|ram[11][48]~q ;
wire \sram_inst|Mux15~3_combout ;
wire \sram_inst|ram[1][48]~feeder_combout ;
wire \sram_inst|ram[1][48]~q ;
wire \sram_inst|ram[3][48]~q ;
wire \sram_inst|ram[2][48]~feeder_combout ;
wire \sram_inst|ram[2][48]~q ;
wire \sram_inst|ram[0][48]~q ;
wire \sram_inst|Mux15~4_combout ;
wire \sram_inst|Mux15~5_combout ;
wire \sram_inst|Mux15~6_combout ;
wire \sram_inst|ram[7][48]~feeder_combout ;
wire \sram_inst|ram[7][48]~q ;
wire \sram_inst|ram[6][48]~feeder_combout ;
wire \sram_inst|ram[6][48]~q ;
wire \sram_inst|ram[4][48]~q ;
wire \sram_inst|Mux15~0_combout ;
wire \sram_inst|ram[5][48]~q ;
wire \sram_inst|Mux15~1_combout ;
wire \sram_inst|ram[15][48]~feeder_combout ;
wire \sram_inst|ram[15][48]~q ;
wire \sram_inst|ram[14][48]~q ;
wire \sram_inst|ram[13][48]~feeder_combout ;
wire \sram_inst|ram[13][48]~q ;
wire \sram_inst|ram[12][48]~q ;
wire \sram_inst|Mux15~7_combout ;
wire \sram_inst|Mux15~8_combout ;
wire \sram_inst|Mux15~9_combout ;
wire \xtea_key~19_combout ;
wire \xteablock_inst|subkey[0][16]~combout ;
wire \xteablock_inst|rand_key~98_combout ;
wire \xteablock_inst|rand_key~99_combout ;
wire \xteablock_inst|Add3~33 ;
wire \xteablock_inst|Add3~34_combout ;
wire \xteablock_inst|Add2~34_combout ;
wire \xteablock_inst|Add1~70_combout ;
wire \xteablock_inst|Add1~71_combout ;
wire \xteablock_inst|Add1~73_combout ;
wire \xteablock_inst|Add8~34_combout ;
wire \xteablock_inst|Add9~34_combout ;
wire \xteablock_inst|Add7~70_combout ;
wire \xteablock_inst|Add7~71_combout ;
wire \xteablock_inst|Add7~73_combout ;
wire \xteablock_inst|res_v~28_combout ;
wire \xteablock_inst|Add2~20_combout ;
wire \xteablock_inst|Add3~20_combout ;
wire \xteablock_inst|Add1~42_combout ;
wire \xteablock_inst|Add1~43_combout ;
wire \xteablock_inst|Add1~45_combout ;
wire \xteablock_inst|Add8~20_combout ;
wire \xteablock_inst|Add9~20_combout ;
wire \xteablock_inst|Add7~42_combout ;
wire \xteablock_inst|Add7~43_combout ;
wire \xteablock_inst|Add7~45_combout ;
wire \xteablock_inst|res_v~44_combout ;
wire \xteablock_inst|Add2~52_combout ;
wire \xteablock_inst|Add3~51 ;
wire \xteablock_inst|Add3~52_combout ;
wire \xteablock_inst|Add1~106_combout ;
wire \xteablock_inst|Add1~107_combout ;
wire \xteablock_inst|Add1~109_combout ;
wire \xteablock_inst|Add8~2_combout ;
wire \xteablock_inst|Add9~2_combout ;
wire \xteablock_inst|Add7~6_combout ;
wire \xteablock_inst|Add7~7_combout ;
wire \xteablock_inst|Add7~9_combout ;
wire \xteablock_inst|Add2~2_combout ;
wire \xteablock_inst|Add3~2_combout ;
wire \xteablock_inst|Add1~6_combout ;
wire \xteablock_inst|Add1~7_combout ;
wire \xteablock_inst|Add1~9_combout ;
wire \xteablock_inst|res_v~21_combout ;
wire \xteablock_inst|Add8~52_combout ;
wire \xteablock_inst|Add9~52_combout ;
wire \xteablock_inst|Add7~106_combout ;
wire \xteablock_inst|Add7~107_combout ;
wire \xteablock_inst|Add7~109_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[26]~31_combout ;
wire \Selector58~0_combout ;
wire \sram_inst|ram~42_combout ;
wire \sram_inst|ram[11][26]~feeder_combout ;
wire \sram_inst|ram[11][26]~q ;
wire \sram_inst|ram[9][26]~q ;
wire \sram_inst|ram[10][26]~feeder_combout ;
wire \sram_inst|ram[10][26]~q ;
wire \sram_inst|ram[8][26]~q ;
wire \sram_inst|Mux37~0_combout ;
wire \sram_inst|Mux37~1_combout ;
wire \sram_inst|ram[15][26]~feeder_combout ;
wire \sram_inst|ram[15][26]~q ;
wire \sram_inst|ram[13][26]~q ;
wire \sram_inst|ram[14][26]~feeder_combout ;
wire \sram_inst|ram[14][26]~q ;
wire \sram_inst|ram[12][26]~q ;
wire \sram_inst|Mux37~7_combout ;
wire \sram_inst|Mux37~8_combout ;
wire \sram_inst|ram[2][26]~feeder_combout ;
wire \sram_inst|ram[2][26]~q ;
wire \sram_inst|ram[3][26]~q ;
wire \sram_inst|ram[1][26]~feeder_combout ;
wire \sram_inst|ram[1][26]~q ;
wire \sram_inst|ram[0][26]~q ;
wire \sram_inst|Mux37~4_combout ;
wire \sram_inst|Mux37~5_combout ;
wire \sram_inst|ram[6][26]~feeder_combout ;
wire \sram_inst|ram[6][26]~q ;
wire \sram_inst|ram[7][26]~q ;
wire \sram_inst|ram[5][26]~feeder_combout ;
wire \sram_inst|ram[5][26]~q ;
wire \sram_inst|ram[4][26]~q ;
wire \sram_inst|Mux37~2_combout ;
wire \sram_inst|Mux37~3_combout ;
wire \sram_inst|Mux37~6_combout ;
wire \sram_inst|Mux37~9_combout ;
wire \xtea_key~31_combout ;
wire \xtea_key[90]~feeder_combout ;
wire \xteablock_inst|subkey[1][26]~combout ;
wire \xteablock_inst|rand_key~118_combout ;
wire \xteablock_inst|rand_key~119_combout ;
wire \xteablock_inst|Add3~53 ;
wire \xteablock_inst|Add3~54_combout ;
wire \xteablock_inst|Add2~54_combout ;
wire \xteablock_inst|Add1~110_combout ;
wire \xteablock_inst|Add1~111_combout ;
wire \xteablock_inst|Add1~113_combout ;
wire \xteablock_inst|res_v~4_combout ;
wire \xteablock_inst|Add8~18_combout ;
wire \xteablock_inst|Add9~18_combout ;
wire \xteablock_inst|Add7~38_combout ;
wire \xteablock_inst|Add7~39_combout ;
wire \xteablock_inst|Add7~41_combout ;
wire \xteablock_inst|Add2~18_combout ;
wire \xteablock_inst|Add3~18_combout ;
wire \xteablock_inst|Add1~38_combout ;
wire \xteablock_inst|Add1~39_combout ;
wire \xteablock_inst|Add1~41_combout ;
wire \xteablock_inst|res_v~22_combout ;
wire \xteablock_inst|Add8~54_combout ;
wire \xteablock_inst|Add9~54_combout ;
wire \xteablock_inst|Add7~110_combout ;
wire \xteablock_inst|Add7~111_combout ;
wire \xteablock_inst|Add7~113_combout ;
wire \xteablock_inst|Add2~0_combout ;
wire \xteablock_inst|Add3~0_combout ;
wire \xteablock_inst|Add1~0_combout ;
wire \xteablock_inst|Add1~3_combout ;
wire \xteablock_inst|Add1~5_combout ;
wire \Selector52~0_combout ;
wire \sram_inst|ram~48_combout ;
wire \sram_inst|ram[15][32]~feeder_combout ;
wire \sram_inst|ram[15][32]~q ;
wire \sram_inst|ram[14][32]~q ;
wire \sram_inst|ram[13][32]~feeder_combout ;
wire \sram_inst|ram[13][32]~q ;
wire \sram_inst|ram[12][32]~q ;
wire \sram_inst|Mux31~7_combout ;
wire \sram_inst|Mux31~8_combout ;
wire \sram_inst|ram[10][32]~feeder_combout ;
wire \sram_inst|ram[10][32]~q ;
wire \sram_inst|ram[11][32]~q ;
wire \sram_inst|ram[9][32]~feeder_combout ;
wire \sram_inst|ram[9][32]~q ;
wire \sram_inst|ram[8][32]~q ;
wire \sram_inst|Mux31~2_combout ;
wire \sram_inst|Mux31~3_combout ;
wire \sram_inst|ram[1][32]~feeder_combout ;
wire \sram_inst|ram[1][32]~q ;
wire \sram_inst|ram[3][32]~q ;
wire \sram_inst|ram[2][32]~feeder_combout ;
wire \sram_inst|ram[2][32]~q ;
wire \sram_inst|ram[0][32]~q ;
wire \sram_inst|Mux31~4_combout ;
wire \sram_inst|Mux31~5_combout ;
wire \sram_inst|Mux31~6_combout ;
wire \sram_inst|ram[7][32]~feeder_combout ;
wire \sram_inst|ram[7][32]~q ;
wire \sram_inst|ram[5][32]~q ;
wire \sram_inst|ram[4][32]~q ;
wire \sram_inst|ram[6][32]~feeder_combout ;
wire \sram_inst|ram[6][32]~q ;
wire \sram_inst|Mux31~0_combout ;
wire \sram_inst|Mux31~1_combout ;
wire \sram_inst|Mux31~9_combout ;
wire \xtea_key~0_combout ;
wire \xteablock_inst|subkey[2][0]~combout ;
wire \xteablock_inst|rand_key~1_combout ;
wire \xteablock_inst|rand_key~2_combout ;
wire \xteablock_inst|Add9~0_combout ;
wire \xteablock_inst|Add8~0_combout ;
wire \xteablock_inst|Add7~0_combout ;
wire \xteablock_inst|Add7~3_combout ;
wire \xteablock_inst|Add7~5_combout ;
wire \Selector84~0_combout ;
wire \sram_inst|ram~0_combout ;
wire \sram_inst|ram[15][0]~feeder_combout ;
wire \sram_inst|ram[15][0]~q ;
wire \sram_inst|ram[7][0]~q ;
wire \sram_inst|ram[11][0]~q ;
wire \sram_inst|ram[3][0]~q ;
wire \sram_inst|Mux63~7_combout ;
wire \sram_inst|Mux63~8_combout ;
wire \sram_inst|ram[8][0]~feeder_combout ;
wire \sram_inst|ram[8][0]~q ;
wire \sram_inst|ram[12][0]~q ;
wire \sram_inst|ram[0][0]~q ;
wire \sram_inst|ram[4][0]~feeder_combout ;
wire \sram_inst|ram[4][0]~q ;
wire \sram_inst|Mux63~4_combout ;
wire \sram_inst|Mux63~5_combout ;
wire \sram_inst|ram[5][0]~feeder_combout ;
wire \sram_inst|ram[5][0]~q ;
wire \sram_inst|ram[13][0]~q ;
wire \sram_inst|ram[9][0]~feeder_combout ;
wire \sram_inst|ram[9][0]~q ;
wire \sram_inst|ram[1][0]~q ;
wire \sram_inst|Mux63~2_combout ;
wire \sram_inst|Mux63~3_combout ;
wire \sram_inst|Mux63~6_combout ;
wire \sram_inst|ram[14][0]~q ;
wire \sram_inst|ram[10][0]~q ;
wire \sram_inst|ram[6][0]~feeder_combout ;
wire \sram_inst|ram[6][0]~q ;
wire \sram_inst|ram[2][0]~q ;
wire \sram_inst|Mux63~0_combout ;
wire \sram_inst|Mux63~1_combout ;
wire \sram_inst|Mux63~9_combout ;
wire \xtea_mode~0_combout ;
wire \xtea_mode~q ;
wire \xteablock_inst|Add2~48_combout ;
wire \xteablock_inst|Add3~48_combout ;
wire \xteablock_inst|Add1~98_combout ;
wire \xteablock_inst|Add1~99_combout ;
wire \xteablock_inst|Add1~101_combout ;
wire \xteablock_inst|Add8~6_combout ;
wire \xteablock_inst|Add9~6_combout ;
wire \xteablock_inst|Add7~14_combout ;
wire \xteablock_inst|Add7~15_combout ;
wire \xteablock_inst|Add7~17_combout ;
wire \xteablock_inst|Add2~6_combout ;
wire \xteablock_inst|Add3~6_combout ;
wire \xteablock_inst|Add1~14_combout ;
wire \xteablock_inst|Add1~15_combout ;
wire \xteablock_inst|Add1~17_combout ;
wire \serialblock_inst|serialreader_inst|reader_data_out[35]~40_combout ;
wire \Selector49~0_combout ;
wire \sram_inst|ram~51_combout ;
wire \sram_inst|ram[15][35]~feeder_combout ;
wire \sram_inst|ram[15][35]~q ;
wire \sram_inst|ram[11][35]~q ;
wire \sram_inst|ram[7][35]~feeder_combout ;
wire \sram_inst|ram[7][35]~q ;
wire \sram_inst|ram[3][35]~q ;
wire \sram_inst|Mux28~7_combout ;
wire \sram_inst|Mux28~8_combout ;
wire \sram_inst|ram[14][35]~feeder_combout ;
wire \sram_inst|ram[14][35]~q ;
wire \sram_inst|ram[6][35]~q ;
wire \sram_inst|ram[10][35]~feeder_combout ;
wire \sram_inst|ram[10][35]~q ;
wire \sram_inst|ram[2][35]~q ;
wire \sram_inst|Mux28~0_combout ;
wire \sram_inst|Mux28~1_combout ;
wire \sram_inst|ram[4][35]~feeder_combout ;
wire \sram_inst|ram[4][35]~q ;
wire \sram_inst|ram[12][35]~q ;
wire \sram_inst|ram[8][35]~feeder_combout ;
wire \sram_inst|ram[8][35]~q ;
wire \sram_inst|ram[0][35]~q ;
wire \sram_inst|Mux28~4_combout ;
wire \sram_inst|Mux28~5_combout ;
wire \sram_inst|ram[9][35]~feeder_combout ;
wire \sram_inst|ram[9][35]~q ;
wire \sram_inst|ram[13][35]~q ;
wire \sram_inst|ram[5][35]~feeder_combout ;
wire \sram_inst|ram[5][35]~q ;
wire \sram_inst|ram[1][35]~q ;
wire \sram_inst|Mux28~2_combout ;
wire \sram_inst|Mux28~3_combout ;
wire \sram_inst|Mux28~6_combout ;
wire \sram_inst|Mux28~9_combout ;
wire \sram_inst|memory_read[35]~feeder_combout ;
wire \Equal2~10_combout ;
wire \Equal2~13_combout ;
wire \Equal2~12_combout ;
wire \Equal2~11_combout ;
wire \Equal2~14_combout ;
wire \Equal2~7_combout ;
wire \Equal2~6_combout ;
wire \Equal2~8_combout ;
wire \Equal2~5_combout ;
wire \Equal2~9_combout ;
wire \Equal2~16_combout ;
wire \Equal2~17_combout ;
wire \Equal2~18_combout ;
wire \Equal2~15_combout ;
wire \Equal2~19_combout ;
wire \Equal2~0_combout ;
wire \Equal2~2_combout ;
wire \Equal2~3_combout ;
wire \Equal2~1_combout ;
wire \Equal2~4_combout ;
wire \Equal2~20_combout ;
wire \xtea_pulse_trigger~0_combout ;
wire \Selector150~1_combout ;
wire \serialblock_inst|serial_running~0_combout ;
wire \serialblock_inst|serial_running~q ;
wire \Selector11~7_combout ;
wire \Selector11~8_combout ;
wire \Selector14~2_combout ;
wire \Selector7~0_combout ;
wire \controller_nstate.sending_error~q ;
wire \controller_cstate.sending_error~q ;
wire \Selector2~0_combout ;
wire \Add0~0_combout ;
wire \send_counter[2]~1_combout ;
wire \Selector0~0_combout ;
wire \send_counter~4_combout ;
wire \send_counter~5_combout ;
wire \Add3~0_combout ;
wire \send_counter[1]~0_combout ;
wire \Selector1~0_combout ;
wire \controller_nstate~24_combout ;
wire \fsm_controller~0_combout ;
wire \Selector11~6_combout ;
wire \Selector11~9_combout ;
wire \Selector12~0_combout ;
wire \Selector12~1_combout ;
wire \Selector12~2_combout ;
wire \controller_nstate.processing_xtea~q ;
wire \controller_cstate.processing_xtea~q ;
wire \Selector13~2_combout ;
wire \WideOr8~combout ;
wire \Selector150~2_combout ;
wire \Selector150~3_combout ;
wire \ccounter_enable~q ;
wire \clockcounter_inst|counter[0]~4_combout ;
wire \Selector152~1_combout ;
wire \Selector13~7_combout ;
wire \Selector152~0_combout ;
wire \Selector152~2_combout ;
wire \ccounter_reset~q ;
wire \clockcounter_inst|creset1~q ;
wire \clockcounter_inst|Equal0~0_combout ;
wire \clockcounter_inst|process_0~0_combout ;
wire \clockcounter_inst|counter[0]~5 ;
wire \clockcounter_inst|counter[1]~6_combout ;
wire \clockcounter_inst|counter[1]~7 ;
wire \clockcounter_inst|counter[2]~8_combout ;
wire \clockcounter_inst|counter[2]~9 ;
wire \clockcounter_inst|counter[3]~10_combout ;
wire \LessThan5~0_combout ;
wire \Selector10~0_combout ;
wire \Selector11~12_combout ;
wire \Selector10~1_combout ;
wire \controller_nstate.setup_xtea3~q ;
wire \controller_cstate.setup_xtea3~q ;
wire \Selector19~0_combout ;
wire \Equal4~0_combout ;
wire \Selector19~2_combout ;
wire \WideOr4~0_combout ;
wire \memory_address[3]~2_combout ;
wire \memory_address[3]~3_combout ;
wire \Selector19~1_combout ;
wire \Selector19~3_combout ;
wire \Selector19~4_combout ;
wire \memory_address[2]~7_combout ;
wire \memory_address~0_combout ;
wire \memory_address[2]~8_combout ;
wire \memory_address[3]~4_combout ;
wire \memory_address[2]~5_combout ;
wire \memory_address[2]~9_combout ;
wire \Add4~0_combout ;
wire \memory_address[3]~1_combout ;
wire \memory_address[3]~6_combout ;
wire \Equal3~0_combout ;
wire \fsm_controller~1_combout ;
wire \Selector13~0_combout ;
wire \Selector13~6_combout ;
wire \Selector14~11_combout ;
wire \Selector13~3_combout ;
wire \Selector13~4_combout ;
wire \Selector13~5_combout ;
wire \Selector13~8_combout ;
wire \Selector13~10_combout ;
wire \controller_nstate.storing_xtea~q ;
wire \controller_cstate.storing_xtea~feeder_combout ;
wire \controller_cstate.storing_xtea~q ;
wire \Selector150~0_combout ;
wire \Selector11~14_combout ;
wire \Selector11~10_combout ;
wire \Selector11~11_combout ;
wire \controller_nstate.starting_xtea~q ;
wire \controller_cstate.starting_xtea~feeder_combout ;
wire \controller_cstate.starting_xtea~q ;
wire \Selector4~0_combout ;
wire \xtea_pulse_enable~q ;
wire \xtea_pulse_trigger~1_combout ;
wire \xtea_pulse_trigger~q ;
wire \xpulse10clock_int|pulse_reset1~0_combout ;
wire \xpulse10clock_int|pulse_reset1~q ;
wire \xpulse10clock_int|counter[3]~1_combout ;
wire \xpulse10clock_int|counter[0]~5_combout ;
wire \xpulse10clock_int|counter[0]~0_combout ;
wire \xpulse10clock_int|counter[1]~4_combout ;
wire \xpulse10clock_int|Add0~1_combout ;
wire \xpulse10clock_int|counter[2]~3_combout ;
wire \xpulse10clock_int|Add0~0_combout ;
wire \xpulse10clock_int|counter[3]~2_combout ;
wire \xpulse10clock_int|LessThan0~0_combout ;
wire \xpulse10clock_int|pulse_out~0_combout ;
wire \xpulse10clock_int|pulse_out~q ;
wire \xteablock_inst|xtea_cstate~7_combout ;
wire \xteablock_inst|xtea_cstate.idle~q ;
wire \xteablock_inst|counter[0]~9_combout ;
wire \xteablock_inst|counter[0]~10_combout ;
wire \xteablock_inst|counter[0]~8 ;
wire \xteablock_inst|counter[1]~11_combout ;
wire \xteablock_inst|counter[1]~12 ;
wire \xteablock_inst|counter[2]~13_combout ;
wire \xteablock_inst|counter[2]~14 ;
wire \xteablock_inst|counter[3]~15_combout ;
wire \xteablock_inst|counter[3]~16 ;
wire \xteablock_inst|counter[4]~17_combout ;
wire \xteablock_inst|Equal0~0_combout ;
wire \xteablock_inst|counter[4]~18 ;
wire \xteablock_inst|counter[5]~19_combout ;
wire \xteablock_inst|Selector6~0_combout ;
wire \xteablock_inst|Selector3~0_combout ;
wire \xteablock_inst|xtea_cstate.change_v0~q ;
wire \xteablock_inst|Selector4~0_combout ;
wire \xteablock_inst|xtea_cstate.change_sum~q ;
wire \xteablock_inst|Selector6~1_combout ;
wire \xteablock_inst|xtea_cstate.change_v1~q ;
wire \xteablock_inst|Selector2~0_combout ;
wire \xteablock_inst|Selector2~1_combout ;
wire \xteablock_inst|xtea_cstate.start~q ;
wire \xteablock_inst|Selector1~0_combout ;
wire \xteablock_inst|Selector40~0_combout ;
wire \xteablock_inst|xtea_done~combout ;
wire \xtea_done_buffer~0_combout ;
wire \xtea_done_buffer~q ;
wire \Selector13~1_combout ;
wire \Selector6~0_combout ;
wire \controller_nstate.reading_serial~q ;
wire \controller_cstate.reading_serial~q ;
wire \Selector8~0_combout ;
wire \Selector8~1_combout ;
wire \controller_nstate.setup_xtea1~q ;
wire \controller_cstate.setup_xtea1~q ;
wire \Selector9~0_combout ;
wire \Selector9~1_combout ;
wire \controller_nstate.setup_xtea2~q ;
wire \controller_cstate.setup_xtea2~q ;
wire \Selector20~4_combout ;
wire \Selector20~2_combout ;
wire \Selector20~3_combout ;
wire \Selector20~0_combout ;
wire \Selector20~1_combout ;
wire \Selector20~5_combout ;
wire \Selector14~9_combout ;
wire \send_done_buffer~0_combout ;
wire \Selector14~3_combout ;
wire \Selector14~4_combout ;
wire \Selector14~5_combout ;
wire \Selector14~6_combout ;
wire \Selector14~7_combout ;
wire \Selector14~10_combout ;
wire \controller_nstate.reading_results~q ;
wire \controller_cstate.reading_results~feeder_combout ;
wire \controller_cstate.reading_results~q ;
wire \Selector3~0_combout ;
wire \Selector15~0_combout ;
wire \Selector15~1_combout ;
wire \controller_nstate.sending_results~q ;
wire \controller_cstate.sending_results~q ;
wire \send_done_buffer~1_combout ;
wire \send_done_buffer~q ;
wire \Selector14~8_combout ;
wire \Selector5~0_combout ;
wire \Selector5~1_combout ;
wire \controller_nstate.idle~q ;
wire \controller_cstate.idle~q ;
wire \Selector3~1_combout ;
wire \Selector3~2_combout ;
wire \sender_pulse_enable~q ;
wire \Selector149~0_combout ;
wire \Selector149~1_combout ;
wire \Selector149~2_combout ;
wire \sender_pulse_trigger~q ;
wire \spulse10clock_int|pulse_reset1~0_combout ;
wire \spulse10clock_int|pulse_reset1~q ;
wire \spulse10clock_int|counter[3]~1_combout ;
wire \spulse10clock_int|counter[0]~5_combout ;
wire \spulse10clock_int|counter[0]~0_combout ;
wire \spulse10clock_int|counter[1]~4_combout ;
wire \spulse10clock_int|Add0~1_combout ;
wire \spulse10clock_int|counter[2]~3_combout ;
wire \spulse10clock_int|Add0~0_combout ;
wire \spulse10clock_int|counter[3]~2_combout ;
wire \spulse10clock_int|LessThan0~0_combout ;
wire \spulse10clock_int|pulse_out~0_combout ;
wire \spulse10clock_int|pulse_out~q ;
wire \serialblock_inst|sender_start~0_combout ;
wire \serialblock_inst|sender_start~q ;
wire \serialblock_inst|serialsender_inst|n_state~0_combout ;
wire \serialblock_inst|serialsender_inst|n_state~1_combout ;
wire \serialblock_inst|serialsender_inst|n_state~feeder_combout ;
wire \serialblock_inst|serialsender_inst|n_state~q ;
wire \serialblock_inst|serialsender_inst|c_state~feeder_combout ;
wire \serialblock_inst|serialsender_inst|c_state~q ;
wire \serialblock_inst|serialsender_inst|pulse_reset~0_combout ;
wire \serialblock_inst|serialsender_inst|pulse_enable~q ;
wire \serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_reset1~0_combout ;
wire \serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_reset1~q ;
wire \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[0]~0_combout ;
wire \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[3]~1_combout ;
wire \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[0]~5_combout ;
wire \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[1]~4_combout ;
wire \serialblock_inst|serialsender_inst|pulsegenerator_inst|Add0~1_combout ;
wire \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[2]~3_combout ;
wire \serialblock_inst|serialsender_inst|pulsegenerator_inst|Add0~0_combout ;
wire \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[3]~2_combout ;
wire \serialblock_inst|serialsender_inst|pulsegenerator_inst|LessThan0~0_combout ;
wire \serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_out~0_combout ;
wire \serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_out~q ;
wire \serialblock_inst|my_uart_top_inst|transmitter|tx_int0~0_combout ;
wire \serialblock_inst|my_uart_top_inst|transmitter|tx_int0~q ;
wire \serialblock_inst|my_uart_top_inst|transmitter|tx_int1~q ;
wire \serialblock_inst|my_uart_top_inst|transmitter|tx_int2~q ;
wire \serialblock_inst|my_uart_top_inst|transmitter|tx_en~2_combout ;
wire \serialblock_inst|my_uart_top_inst|transmitter|tx_en~q ;
wire \serialblock_inst|my_uart_top_inst|transmitter|num[3]~0_combout ;
wire \serialblock_inst|my_uart_top_inst|transmitter|num[0]~3_combout ;
wire \serialblock_inst|my_uart_top_inst|transmitter|num[1]~2_combout ;
wire \serialblock_inst|my_uart_top_inst|transmitter|Add0~0_combout ;
wire \serialblock_inst|my_uart_top_inst|transmitter|num[2]~1_combout ;
wire \serialblock_inst|my_uart_top_inst|transmitter|Add0~1_combout ;
wire \serialblock_inst|my_uart_top_inst|transmitter|num[3]~4_combout ;
wire \serialblock_inst|my_uart_top_inst|transmitter|Equal0~0_combout ;
wire \serialblock_inst|my_uart_top_inst|transmitter|bps_start_r~2_combout ;
wire \serialblock_inst|my_uart_top_inst|transmitter|bps_start_r~q ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|cnt[9]~32 ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|cnt[10]~33_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|cnt[10]~34 ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|cnt[11]~35_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|cnt[11]~36 ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|cnt[12]~37_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|Equal0~2_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|Equal0~3_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|process_0~0_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|cnt[0]~14 ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|cnt[1]~15_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|cnt[1]~16 ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|cnt[2]~17_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|cnt[2]~18 ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|cnt[3]~19_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|cnt[3]~20 ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|cnt[4]~21_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|cnt[4]~22 ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|cnt[5]~23_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|cnt[5]~24 ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|cnt[6]~25_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|cnt[6]~26 ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|cnt[7]~27_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|cnt[7]~28 ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|cnt[8]~29_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|cnt[8]~30 ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|cnt[9]~31_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|process_1~1_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|process_1~2_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|process_1~0_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|process_1~3_combout ;
wire \serialblock_inst|my_uart_top_inst|speed_tx|clk_bps_r~q ;
wire \send_data[21]~feeder_combout ;
wire \send_data[23]~2_combout ;
wire \send_data[23]~4_combout ;
wire \send_data[23]~3_combout ;
wire \send_data[5]~feeder_combout ;
wire \Selector129~0_combout ;
wire \Selector135~0_combout ;
wire \send_data[13]~feeder_combout ;
wire \send_data[29]~feeder_combout ;
wire \serialblock_inst|serialsender_inst|Mux2~0_combout ;
wire \serialblock_inst|serialsender_inst|Mux2~1_combout ;
wire \send_data[37]~feeder_combout ;
wire \send_data[45]~feeder_combout ;
wire \send_data[53]~feeder_combout ;
wire \Selector87~0_combout ;
wire \send_data[61]~feeder_combout ;
wire \serialblock_inst|serialsender_inst|Mux2~2_combout ;
wire \serialblock_inst|serialsender_inst|Mux2~3_combout ;
wire \serialblock_inst|serialsender_inst|Mux2~4_combout ;
wire \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[5]~feeder_combout ;
wire \serialblock_inst|my_uart_top_inst|transmitter|neg_tx_int~combout ;
wire \Selector91~2_combout ;
wire \Selector134~0_combout ;
wire \send_data[6]~feeder_combout ;
wire \Selector126~0_combout ;
wire \send_data[22]~feeder_combout ;
wire \send_data[14]~feeder_combout ;
wire \Selector118~0_combout ;
wire \send_data[30]~feeder_combout ;
wire \serialblock_inst|serialsender_inst|Mux1~0_combout ;
wire \serialblock_inst|serialsender_inst|Mux1~1_combout ;
wire \Selector102~2_combout ;
wire \send_data[46]~feeder_combout ;
wire \Selector110~4_combout ;
wire \send_data[38]~feeder_combout ;
wire \send_data[62]~feeder_combout ;
wire \send_data[54]~feeder_combout ;
wire \serialblock_inst|serialsender_inst|Mux1~2_combout ;
wire \serialblock_inst|serialsender_inst|Mux1~3_combout ;
wire \serialblock_inst|serialsender_inst|Mux1~4_combout ;
wire \Selector144~0_combout ;
wire \send_data[4]~feeder_combout ;
wire \Selector128~0_combout ;
wire \Selector136~0_combout ;
wire \send_data[12]~feeder_combout ;
wire \Selector120~0_combout ;
wire \send_data[28]~feeder_combout ;
wire \serialblock_inst|serialsender_inst|Mux3~0_combout ;
wire \serialblock_inst|serialsender_inst|Mux3~1_combout ;
wire \Selector112~4_combout ;
wire \send_data[36]~feeder_combout ;
wire \Selector104~0_combout ;
wire \send_data[44]~feeder_combout ;
wire \Selector96~0_combout ;
wire \send_data[52]~feeder_combout ;
wire \Selector88~0_combout ;
wire \send_data[60]~feeder_combout ;
wire \serialblock_inst|serialsender_inst|Mux3~2_combout ;
wire \serialblock_inst|serialsender_inst|Mux3~3_combout ;
wire \serialblock_inst|serialsender_inst|Mux3~4_combout ;
wire \Selector145~0_combout ;
wire \Selector145~1_combout ;
wire \send_data[3]~feeder_combout ;
wire \Selector129~1_combout ;
wire \send_data[19]~feeder_combout ;
wire \Selector137~0_combout ;
wire \send_data[11]~feeder_combout ;
wire \Selector135~0_wirecell_combout ;
wire \serialblock_inst|serialsender_inst|Mux4~0_combout ;
wire \serialblock_inst|serialsender_inst|Mux4~1_combout ;
wire \Selector105~0_combout ;
wire \send_data[43]~feeder_combout ;
wire \Selector113~0_combout ;
wire \send_data[35]~feeder_combout ;
wire \Selector89~0_combout ;
wire \send_data[59]~feeder_combout ;
wire \Selector97~6_combout ;
wire \send_data[51]~feeder_combout ;
wire \serialblock_inst|serialsender_inst|Mux4~2_combout ;
wire \serialblock_inst|serialsender_inst|Mux4~3_combout ;
wire \serialblock_inst|serialsender_inst|Mux4~4_combout ;
wire \serialblock_inst|my_uart_top_inst|transmitter|Mux0~0_combout ;
wire \serialblock_inst|my_uart_top_inst|transmitter|Mux0~1_combout ;
wire \Selector146~0_combout ;
wire \send_data[2]~feeder_combout ;
wire \Selector130~4_combout ;
wire \send_data[18]~feeder_combout ;
wire \Selector122~0_combout ;
wire \send_data[26]~feeder_combout ;
wire \Selector138~0_combout ;
wire \send_data[10]~feeder_combout ;
wire \serialblock_inst|serialsender_inst|Mux5~0_combout ;
wire \serialblock_inst|serialsender_inst|Mux5~1_combout ;
wire \Selector106~0_combout ;
wire \send_data[42]~feeder_combout ;
wire \Selector114~0_combout ;
wire \send_data[34]~feeder_combout ;
wire \Selector90~0_combout ;
wire \send_data[58]~feeder_combout ;
wire \Selector98~0_combout ;
wire \send_data[50]~feeder_combout ;
wire \serialblock_inst|serialsender_inst|Mux5~2_combout ;
wire \serialblock_inst|serialsender_inst|Mux5~3_combout ;
wire \serialblock_inst|serialsender_inst|Mux5~4_combout ;
wire \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[2]~feeder_combout ;
wire \send_data[16]~feeder_combout ;
wire \Selector148~0_combout ;
wire \send_data[0]~feeder_combout ;
wire \Selector140~6_combout ;
wire \send_data[8]~feeder_combout ;
wire \Selector124~0_combout ;
wire \send_data[24]~feeder_combout ;
wire \serialblock_inst|serialsender_inst|Mux7~0_combout ;
wire \serialblock_inst|serialsender_inst|Mux7~1_combout ;
wire \Selector116~4_combout ;
wire \send_data[32]~feeder_combout ;
wire \Selector108~2_combout ;
wire \send_data[40]~feeder_combout ;
wire \Selector100~0_combout ;
wire \send_data[48]~feeder_combout ;
wire \Selector92~0_combout ;
wire \send_data[56]~feeder_combout ;
wire \serialblock_inst|serialsender_inst|Mux7~2_combout ;
wire \serialblock_inst|serialsender_inst|Mux7~3_combout ;
wire \serialblock_inst|serialsender_inst|Mux7~4_combout ;
wire \serialblock_inst|my_uart_top_inst|transmitter|Mux0~2_combout ;
wire \Selector141~0_combout ;
wire \Selector133~0_combout ;
wire \Selector125~0_combout ;
wire \Selector117~0_combout ;
wire \serialblock_inst|serialsender_inst|Mux0~0_combout ;
wire \serialblock_inst|serialsender_inst|Mux0~1_combout ;
wire \Selector101~0_combout ;
wire \Selector109~0_combout ;
wire \Selector93~0_combout ;
wire \Selector85~0_combout ;
wire \serialblock_inst|serialsender_inst|Mux0~2_combout ;
wire \serialblock_inst|serialsender_inst|Mux0~3_combout ;
wire \serialblock_inst|serialsender_inst|Mux0~4_combout ;
wire \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[7]~feeder_combout ;
wire \Selector147~0_combout ;
wire \send_data[1]~feeder_combout ;
wire \Selector131~4_combout ;
wire \send_data[17]~feeder_combout ;
wire \Selector123~0_combout ;
wire \send_data[25]~feeder_combout ;
wire \Selector139~0_combout ;
wire \send_data[9]~feeder_combout ;
wire \serialblock_inst|serialsender_inst|Mux6~0_combout ;
wire \serialblock_inst|serialsender_inst|Mux6~1_combout ;
wire \Selector115~0_combout ;
wire \send_data[33]~feeder_combout ;
wire \send_data[41]~feeder_combout ;
wire \Selector99~0_combout ;
wire \send_data[49]~feeder_combout ;
wire \Selector91~3_combout ;
wire \send_data[57]~feeder_combout ;
wire \serialblock_inst|serialsender_inst|Mux6~2_combout ;
wire \serialblock_inst|serialsender_inst|Mux6~3_combout ;
wire \serialblock_inst|serialsender_inst|Mux6~4_combout ;
wire \serialblock_inst|my_uart_top_inst|transmitter|Mux0~3_combout ;
wire \serialblock_inst|my_uart_top_inst|transmitter|Mux0~4_combout ;
wire \serialblock_inst|my_uart_top_inst|transmitter|Mux0~5_combout ;
wire \serialblock_inst|my_uart_top_inst|transmitter|rs232_tx_r~0_combout ;
wire \serialblock_inst|my_uart_top_inst|transmitter|rs232_tx_r~q ;
wire \leds[0]~reg0_q ;
wire \leds[1]~3_combout ;
wire \leds[1]~reg0_q ;
wire \controller_cstate.processing_xtea~_wirecell_combout ;
wire \leds[2]~reg0_q ;
wire \controller_cstate.sending_results~_wirecell_combout ;
wire \leds[3]~reg0_q ;
wire [30:0] \serialblock_inst|sclockdiv_inst|count ;
wire [12:0] \serialblock_inst|my_uart_top_inst|speed_tx|cnt ;
wire [30:0] \serialblock_inst|rclockdiv_inst|count ;
wire [31:0] \xteablock_inst|subinput1 ;
wire [63:0] send_data;
wire [31:0] \xteablock_inst|subinput0 ;
wire [2:0] send_counter;
wire [3:0] \clockcounter_inst|counter ;
wire [63:0] \serialblock_inst|serialreader_inst|temp_data ;
wire [63:0] memory_write;
wire [5:0] \xteablock_inst|counter ;
wire [3:0] \serialblock_inst|my_uart_top_inst|transmitter|num ;
wire [12:0] \serialblock_inst|my_uart_top_inst|speed_rx|cnt ;
wire [7:0] \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i ;
wire [7:0] \serialblock_inst|serialsender_inst|sender_data_out ;
wire [2:0] \serialblock_inst|serialsender_inst|data_counter ;
wire [63:0] \sram_inst|memory_read ;
wire [3:0] \serialblock_inst|serialreader_inst|temp_address ;
wire [3:0] memory_address;
wire [7:0] \serialblock_inst|my_uart_top_inst|receiver|rx_data_r ;
wire [3:0] \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter ;
wire [7:0] \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data ;
wire [3:0] \serialblock_inst|my_uart_top_inst|receiver|num ;
wire [3:0] \spulse10clock_int|counter ;
wire [3:0] \xpulse10clock_int|counter ;
wire [63:0] xtea_input;
wire [31:0] \xteablock_inst|sum ;
wire [127:0] xtea_key;
wire [1:0] \serialblock_inst|serialreader_inst|error_out ;
wire [3:0] \serialblock_inst|serialreader_inst|counter ;
wire [3:0] \serialblock_inst|serialreader_inst|reader_address_out ;
wire [63:0] \xteablock_inst|xtea_output ;
wire [63:0] \serialblock_inst|serialreader_inst|reader_data_out ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \rs232_tx~output (
	.i(!\serialblock_inst|my_uart_top_inst|transmitter|rs232_tx_r~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs232_tx~output_o ),
	.obar());
// synopsys translate_off
defparam \rs232_tx~output .bus_hold = "false";
defparam \rs232_tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \leds[0]~output (
	.i(\leds[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[0]~output .bus_hold = "false";
defparam \leds[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \leds[1]~output (
	.i(\leds[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[1]~output .bus_hold = "false";
defparam \leds[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \leds[2]~output (
	.i(\leds[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[2]~output .bus_hold = "false";
defparam \leds[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \leds[3]~output (
	.i(\leds[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[3]~output .bus_hold = "false";
defparam \leds[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N2
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_tx|cnt[0]~13 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_tx|cnt[0]~13_combout  = \serialblock_inst|my_uart_top_inst|speed_tx|cnt [0] $ (VCC)
// \serialblock_inst|my_uart_top_inst|speed_tx|cnt[0]~14  = CARRY(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [0])

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[0]~13_combout ),
	.cout(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[0]~14 ));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[0]~13 .lut_mask = 16'h33CC;
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \nreset~input (
	.i(nreset),
	.ibar(gnd),
	.o(\nreset~input_o ));
// synopsys translate_off
defparam \nreset~input .bus_hold = "false";
defparam \nreset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N0
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_tx|Equal0~0 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_tx|Equal0~0_combout  = (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt [7] & (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt [8] & (\serialblock_inst|my_uart_top_inst|speed_tx|cnt [1] & 
// \serialblock_inst|my_uart_top_inst|speed_tx|cnt [0])))

	.dataa(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [7]),
	.datab(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [8]),
	.datac(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [1]),
	.datad(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [0]),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|speed_tx|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|Equal0~0 .lut_mask = 16'h1000;
defparam \serialblock_inst|my_uart_top_inst|speed_tx|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N28
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_tx|Equal0~1 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_tx|Equal0~1_combout  = (\serialblock_inst|my_uart_top_inst|speed_tx|cnt [4] & (\serialblock_inst|my_uart_top_inst|speed_tx|cnt [2] & (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt [3] & 
// !\serialblock_inst|my_uart_top_inst|speed_tx|cnt [5])))

	.dataa(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [4]),
	.datab(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [2]),
	.datac(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [3]),
	.datad(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [5]),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|speed_tx|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|Equal0~1 .lut_mask = 16'h0008;
defparam \serialblock_inst|my_uart_top_inst|speed_tx|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N2
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[0]~31 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[0]~31_combout  = \serialblock_inst|sclockdiv_inst|count [0] $ (VCC)
// \serialblock_inst|sclockdiv_inst|count[0]~32  = CARRY(\serialblock_inst|sclockdiv_inst|count [0])

	.dataa(gnd),
	.datab(\serialblock_inst|sclockdiv_inst|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\serialblock_inst|sclockdiv_inst|count[0]~31_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[0]~32 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[0]~31 .lut_mask = 16'h33CC;
defparam \serialblock_inst|sclockdiv_inst|count[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y8_N3
dffeas \serialblock_inst|sclockdiv_inst|count[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[0]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[0] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N4
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[1]~33 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[1]~33_combout  = (\serialblock_inst|sclockdiv_inst|count [1] & (!\serialblock_inst|sclockdiv_inst|count[0]~32 )) # (!\serialblock_inst|sclockdiv_inst|count [1] & ((\serialblock_inst|sclockdiv_inst|count[0]~32 ) # 
// (GND)))
// \serialblock_inst|sclockdiv_inst|count[1]~34  = CARRY((!\serialblock_inst|sclockdiv_inst|count[0]~32 ) # (!\serialblock_inst|sclockdiv_inst|count [1]))

	.dataa(gnd),
	.datab(\serialblock_inst|sclockdiv_inst|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[0]~32 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[1]~33_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[1]~34 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[1]~33 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|sclockdiv_inst|count[1]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y8_N5
dffeas \serialblock_inst|sclockdiv_inst|count[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[1]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[1] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N6
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[2]~35 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[2]~35_combout  = (\serialblock_inst|sclockdiv_inst|count [2] & (\serialblock_inst|sclockdiv_inst|count[1]~34  $ (GND))) # (!\serialblock_inst|sclockdiv_inst|count [2] & (!\serialblock_inst|sclockdiv_inst|count[1]~34  
// & VCC))
// \serialblock_inst|sclockdiv_inst|count[2]~36  = CARRY((\serialblock_inst|sclockdiv_inst|count [2] & !\serialblock_inst|sclockdiv_inst|count[1]~34 ))

	.dataa(\serialblock_inst|sclockdiv_inst|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[1]~34 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[2]~35_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[2]~36 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[2]~35 .lut_mask = 16'hA50A;
defparam \serialblock_inst|sclockdiv_inst|count[2]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y8_N7
dffeas \serialblock_inst|sclockdiv_inst|count[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[2]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[2] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N8
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[3]~37 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[3]~37_combout  = (\serialblock_inst|sclockdiv_inst|count [3] & (!\serialblock_inst|sclockdiv_inst|count[2]~36 )) # (!\serialblock_inst|sclockdiv_inst|count [3] & ((\serialblock_inst|sclockdiv_inst|count[2]~36 ) # 
// (GND)))
// \serialblock_inst|sclockdiv_inst|count[3]~38  = CARRY((!\serialblock_inst|sclockdiv_inst|count[2]~36 ) # (!\serialblock_inst|sclockdiv_inst|count [3]))

	.dataa(gnd),
	.datab(\serialblock_inst|sclockdiv_inst|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[2]~36 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[3]~37_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[3]~38 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[3]~37 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|sclockdiv_inst|count[3]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y8_N9
dffeas \serialblock_inst|sclockdiv_inst|count[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[3]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[3] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N10
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[4]~39 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[4]~39_combout  = (\serialblock_inst|sclockdiv_inst|count [4] & (\serialblock_inst|sclockdiv_inst|count[3]~38  $ (GND))) # (!\serialblock_inst|sclockdiv_inst|count [4] & (!\serialblock_inst|sclockdiv_inst|count[3]~38  
// & VCC))
// \serialblock_inst|sclockdiv_inst|count[4]~40  = CARRY((\serialblock_inst|sclockdiv_inst|count [4] & !\serialblock_inst|sclockdiv_inst|count[3]~38 ))

	.dataa(\serialblock_inst|sclockdiv_inst|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[3]~38 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[4]~39_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[4]~40 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[4]~39 .lut_mask = 16'hA50A;
defparam \serialblock_inst|sclockdiv_inst|count[4]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y8_N11
dffeas \serialblock_inst|sclockdiv_inst|count[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[4]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[4] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N12
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[5]~41 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[5]~41_combout  = (\serialblock_inst|sclockdiv_inst|count [5] & (!\serialblock_inst|sclockdiv_inst|count[4]~40 )) # (!\serialblock_inst|sclockdiv_inst|count [5] & ((\serialblock_inst|sclockdiv_inst|count[4]~40 ) # 
// (GND)))
// \serialblock_inst|sclockdiv_inst|count[5]~42  = CARRY((!\serialblock_inst|sclockdiv_inst|count[4]~40 ) # (!\serialblock_inst|sclockdiv_inst|count [5]))

	.dataa(\serialblock_inst|sclockdiv_inst|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[4]~40 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[5]~41_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[5]~42 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[5]~41 .lut_mask = 16'h5A5F;
defparam \serialblock_inst|sclockdiv_inst|count[5]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y8_N13
dffeas \serialblock_inst|sclockdiv_inst|count[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[5]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[5] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N14
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[6]~43 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[6]~43_combout  = (\serialblock_inst|sclockdiv_inst|count [6] & (\serialblock_inst|sclockdiv_inst|count[5]~42  $ (GND))) # (!\serialblock_inst|sclockdiv_inst|count [6] & (!\serialblock_inst|sclockdiv_inst|count[5]~42  
// & VCC))
// \serialblock_inst|sclockdiv_inst|count[6]~44  = CARRY((\serialblock_inst|sclockdiv_inst|count [6] & !\serialblock_inst|sclockdiv_inst|count[5]~42 ))

	.dataa(gnd),
	.datab(\serialblock_inst|sclockdiv_inst|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[5]~42 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[6]~43_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[6]~44 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[6]~43 .lut_mask = 16'hC30C;
defparam \serialblock_inst|sclockdiv_inst|count[6]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y8_N15
dffeas \serialblock_inst|sclockdiv_inst|count[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[6]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[6] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N16
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[7]~45 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[7]~45_combout  = (\serialblock_inst|sclockdiv_inst|count [7] & (!\serialblock_inst|sclockdiv_inst|count[6]~44 )) # (!\serialblock_inst|sclockdiv_inst|count [7] & ((\serialblock_inst|sclockdiv_inst|count[6]~44 ) # 
// (GND)))
// \serialblock_inst|sclockdiv_inst|count[7]~46  = CARRY((!\serialblock_inst|sclockdiv_inst|count[6]~44 ) # (!\serialblock_inst|sclockdiv_inst|count [7]))

	.dataa(gnd),
	.datab(\serialblock_inst|sclockdiv_inst|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[6]~44 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[7]~45_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[7]~46 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[7]~45 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|sclockdiv_inst|count[7]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y8_N17
dffeas \serialblock_inst|sclockdiv_inst|count[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[7]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[7] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N18
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[8]~47 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[8]~47_combout  = (\serialblock_inst|sclockdiv_inst|count [8] & (\serialblock_inst|sclockdiv_inst|count[7]~46  $ (GND))) # (!\serialblock_inst|sclockdiv_inst|count [8] & (!\serialblock_inst|sclockdiv_inst|count[7]~46  
// & VCC))
// \serialblock_inst|sclockdiv_inst|count[8]~48  = CARRY((\serialblock_inst|sclockdiv_inst|count [8] & !\serialblock_inst|sclockdiv_inst|count[7]~46 ))

	.dataa(gnd),
	.datab(\serialblock_inst|sclockdiv_inst|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[7]~46 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[8]~47_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[8]~48 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[8]~47 .lut_mask = 16'hC30C;
defparam \serialblock_inst|sclockdiv_inst|count[8]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y8_N19
dffeas \serialblock_inst|sclockdiv_inst|count[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[8]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[8] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N20
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[9]~49 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[9]~49_combout  = (\serialblock_inst|sclockdiv_inst|count [9] & (!\serialblock_inst|sclockdiv_inst|count[8]~48 )) # (!\serialblock_inst|sclockdiv_inst|count [9] & ((\serialblock_inst|sclockdiv_inst|count[8]~48 ) # 
// (GND)))
// \serialblock_inst|sclockdiv_inst|count[9]~50  = CARRY((!\serialblock_inst|sclockdiv_inst|count[8]~48 ) # (!\serialblock_inst|sclockdiv_inst|count [9]))

	.dataa(gnd),
	.datab(\serialblock_inst|sclockdiv_inst|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[8]~48 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[9]~49_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[9]~50 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[9]~49 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|sclockdiv_inst|count[9]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y8_N21
dffeas \serialblock_inst|sclockdiv_inst|count[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[9]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[9] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N22
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[10]~51 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[10]~51_combout  = (\serialblock_inst|sclockdiv_inst|count [10] & (\serialblock_inst|sclockdiv_inst|count[9]~50  $ (GND))) # (!\serialblock_inst|sclockdiv_inst|count [10] & 
// (!\serialblock_inst|sclockdiv_inst|count[9]~50  & VCC))
// \serialblock_inst|sclockdiv_inst|count[10]~52  = CARRY((\serialblock_inst|sclockdiv_inst|count [10] & !\serialblock_inst|sclockdiv_inst|count[9]~50 ))

	.dataa(\serialblock_inst|sclockdiv_inst|count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[9]~50 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[10]~51_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[10]~52 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[10]~51 .lut_mask = 16'hA50A;
defparam \serialblock_inst|sclockdiv_inst|count[10]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y8_N23
dffeas \serialblock_inst|sclockdiv_inst|count[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[10]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[10] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N24
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[11]~53 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[11]~53_combout  = (\serialblock_inst|sclockdiv_inst|count [11] & (!\serialblock_inst|sclockdiv_inst|count[10]~52 )) # (!\serialblock_inst|sclockdiv_inst|count [11] & ((\serialblock_inst|sclockdiv_inst|count[10]~52 ) 
// # (GND)))
// \serialblock_inst|sclockdiv_inst|count[11]~54  = CARRY((!\serialblock_inst|sclockdiv_inst|count[10]~52 ) # (!\serialblock_inst|sclockdiv_inst|count [11]))

	.dataa(gnd),
	.datab(\serialblock_inst|sclockdiv_inst|count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[10]~52 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[11]~53_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[11]~54 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[11]~53 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|sclockdiv_inst|count[11]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y8_N25
dffeas \serialblock_inst|sclockdiv_inst|count[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[11]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[11] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N0
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|LessThan0~6 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|LessThan0~6_combout  = (!\serialblock_inst|sclockdiv_inst|count [7] & (!\serialblock_inst|sclockdiv_inst|count [9] & (!\serialblock_inst|sclockdiv_inst|count [6] & !\serialblock_inst|sclockdiv_inst|count [8])))

	.dataa(\serialblock_inst|sclockdiv_inst|count [7]),
	.datab(\serialblock_inst|sclockdiv_inst|count [9]),
	.datac(\serialblock_inst|sclockdiv_inst|count [6]),
	.datad(\serialblock_inst|sclockdiv_inst|count [8]),
	.cin(gnd),
	.combout(\serialblock_inst|sclockdiv_inst|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|LessThan0~6 .lut_mask = 16'h0001;
defparam \serialblock_inst|sclockdiv_inst|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N16
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|LessThan0~5 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|LessThan0~5_combout  = ((!\serialblock_inst|sclockdiv_inst|count [4] & (!\serialblock_inst|sclockdiv_inst|count [2] & !\serialblock_inst|sclockdiv_inst|count [3]))) # (!\serialblock_inst|sclockdiv_inst|count [5])

	.dataa(\serialblock_inst|sclockdiv_inst|count [4]),
	.datab(\serialblock_inst|sclockdiv_inst|count [2]),
	.datac(\serialblock_inst|sclockdiv_inst|count [3]),
	.datad(\serialblock_inst|sclockdiv_inst|count [5]),
	.cin(gnd),
	.combout(\serialblock_inst|sclockdiv_inst|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|LessThan0~5 .lut_mask = 16'h01FF;
defparam \serialblock_inst|sclockdiv_inst|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N26
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|LessThan0~7 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|LessThan0~7_combout  = (!\serialblock_inst|sclockdiv_inst|count [11] & (((\serialblock_inst|sclockdiv_inst|LessThan0~6_combout  & \serialblock_inst|sclockdiv_inst|LessThan0~5_combout )) # 
// (!\serialblock_inst|sclockdiv_inst|count [10])))

	.dataa(\serialblock_inst|sclockdiv_inst|count [11]),
	.datab(\serialblock_inst|sclockdiv_inst|count [10]),
	.datac(\serialblock_inst|sclockdiv_inst|LessThan0~6_combout ),
	.datad(\serialblock_inst|sclockdiv_inst|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|sclockdiv_inst|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|LessThan0~7 .lut_mask = 16'h5111;
defparam \serialblock_inst|sclockdiv_inst|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N26
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[12]~55 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[12]~55_combout  = (\serialblock_inst|sclockdiv_inst|count [12] & (\serialblock_inst|sclockdiv_inst|count[11]~54  $ (GND))) # (!\serialblock_inst|sclockdiv_inst|count [12] & 
// (!\serialblock_inst|sclockdiv_inst|count[11]~54  & VCC))
// \serialblock_inst|sclockdiv_inst|count[12]~56  = CARRY((\serialblock_inst|sclockdiv_inst|count [12] & !\serialblock_inst|sclockdiv_inst|count[11]~54 ))

	.dataa(\serialblock_inst|sclockdiv_inst|count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[11]~54 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[12]~55_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[12]~56 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[12]~55 .lut_mask = 16'hA50A;
defparam \serialblock_inst|sclockdiv_inst|count[12]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y8_N27
dffeas \serialblock_inst|sclockdiv_inst|count[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[12]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[12] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N28
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[13]~57 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[13]~57_combout  = (\serialblock_inst|sclockdiv_inst|count [13] & (!\serialblock_inst|sclockdiv_inst|count[12]~56 )) # (!\serialblock_inst|sclockdiv_inst|count [13] & ((\serialblock_inst|sclockdiv_inst|count[12]~56 ) 
// # (GND)))
// \serialblock_inst|sclockdiv_inst|count[13]~58  = CARRY((!\serialblock_inst|sclockdiv_inst|count[12]~56 ) # (!\serialblock_inst|sclockdiv_inst|count [13]))

	.dataa(gnd),
	.datab(\serialblock_inst|sclockdiv_inst|count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[12]~56 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[13]~57_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[13]~58 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[13]~57 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|sclockdiv_inst|count[13]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y8_N29
dffeas \serialblock_inst|sclockdiv_inst|count[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[13]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[13] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N30
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[14]~59 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[14]~59_combout  = (\serialblock_inst|sclockdiv_inst|count [14] & (\serialblock_inst|sclockdiv_inst|count[13]~58  $ (GND))) # (!\serialblock_inst|sclockdiv_inst|count [14] & 
// (!\serialblock_inst|sclockdiv_inst|count[13]~58  & VCC))
// \serialblock_inst|sclockdiv_inst|count[14]~60  = CARRY((\serialblock_inst|sclockdiv_inst|count [14] & !\serialblock_inst|sclockdiv_inst|count[13]~58 ))

	.dataa(\serialblock_inst|sclockdiv_inst|count [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[13]~58 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[14]~59_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[14]~60 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[14]~59 .lut_mask = 16'hA50A;
defparam \serialblock_inst|sclockdiv_inst|count[14]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y8_N31
dffeas \serialblock_inst|sclockdiv_inst|count[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[14]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[14] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N0
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[15]~61 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[15]~61_combout  = (\serialblock_inst|sclockdiv_inst|count [15] & (!\serialblock_inst|sclockdiv_inst|count[14]~60 )) # (!\serialblock_inst|sclockdiv_inst|count [15] & ((\serialblock_inst|sclockdiv_inst|count[14]~60 ) 
// # (GND)))
// \serialblock_inst|sclockdiv_inst|count[15]~62  = CARRY((!\serialblock_inst|sclockdiv_inst|count[14]~60 ) # (!\serialblock_inst|sclockdiv_inst|count [15]))

	.dataa(gnd),
	.datab(\serialblock_inst|sclockdiv_inst|count [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[14]~60 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[15]~61_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[15]~62 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[15]~61 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|sclockdiv_inst|count[15]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y7_N1
dffeas \serialblock_inst|sclockdiv_inst|count[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[15]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[15] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N20
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|LessThan0~8 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|LessThan0~8_combout  = (((!\serialblock_inst|sclockdiv_inst|count [13]) # (!\serialblock_inst|sclockdiv_inst|count [15])) # (!\serialblock_inst|sclockdiv_inst|count [14])) # (!\serialblock_inst|sclockdiv_inst|count [12])

	.dataa(\serialblock_inst|sclockdiv_inst|count [12]),
	.datab(\serialblock_inst|sclockdiv_inst|count [14]),
	.datac(\serialblock_inst|sclockdiv_inst|count [15]),
	.datad(\serialblock_inst|sclockdiv_inst|count [13]),
	.cin(gnd),
	.combout(\serialblock_inst|sclockdiv_inst|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|LessThan0~8 .lut_mask = 16'h7FFF;
defparam \serialblock_inst|sclockdiv_inst|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N2
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[16]~63 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[16]~63_combout  = (\serialblock_inst|sclockdiv_inst|count [16] & (\serialblock_inst|sclockdiv_inst|count[15]~62  $ (GND))) # (!\serialblock_inst|sclockdiv_inst|count [16] & 
// (!\serialblock_inst|sclockdiv_inst|count[15]~62  & VCC))
// \serialblock_inst|sclockdiv_inst|count[16]~64  = CARRY((\serialblock_inst|sclockdiv_inst|count [16] & !\serialblock_inst|sclockdiv_inst|count[15]~62 ))

	.dataa(\serialblock_inst|sclockdiv_inst|count [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[15]~62 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[16]~63_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[16]~64 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[16]~63 .lut_mask = 16'hA50A;
defparam \serialblock_inst|sclockdiv_inst|count[16]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y8_N29
dffeas \serialblock_inst|sclockdiv_inst|count[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\serialblock_inst|sclockdiv_inst|count[16]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[16] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N4
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[17]~65 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[17]~65_combout  = (\serialblock_inst|sclockdiv_inst|count [17] & (!\serialblock_inst|sclockdiv_inst|count[16]~64 )) # (!\serialblock_inst|sclockdiv_inst|count [17] & ((\serialblock_inst|sclockdiv_inst|count[16]~64 ) 
// # (GND)))
// \serialblock_inst|sclockdiv_inst|count[17]~66  = CARRY((!\serialblock_inst|sclockdiv_inst|count[16]~64 ) # (!\serialblock_inst|sclockdiv_inst|count [17]))

	.dataa(gnd),
	.datab(\serialblock_inst|sclockdiv_inst|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[16]~64 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[17]~65_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[17]~66 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[17]~65 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|sclockdiv_inst|count[17]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y7_N5
dffeas \serialblock_inst|sclockdiv_inst|count[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[17]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[17] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N6
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[18]~67 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[18]~67_combout  = (\serialblock_inst|sclockdiv_inst|count [18] & (\serialblock_inst|sclockdiv_inst|count[17]~66  $ (GND))) # (!\serialblock_inst|sclockdiv_inst|count [18] & 
// (!\serialblock_inst|sclockdiv_inst|count[17]~66  & VCC))
// \serialblock_inst|sclockdiv_inst|count[18]~68  = CARRY((\serialblock_inst|sclockdiv_inst|count [18] & !\serialblock_inst|sclockdiv_inst|count[17]~66 ))

	.dataa(\serialblock_inst|sclockdiv_inst|count [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[17]~66 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[18]~67_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[18]~68 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[18]~67 .lut_mask = 16'hA50A;
defparam \serialblock_inst|sclockdiv_inst|count[18]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y7_N7
dffeas \serialblock_inst|sclockdiv_inst|count[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[18]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[18] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N8
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[19]~69 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[19]~69_combout  = (\serialblock_inst|sclockdiv_inst|count [19] & (!\serialblock_inst|sclockdiv_inst|count[18]~68 )) # (!\serialblock_inst|sclockdiv_inst|count [19] & ((\serialblock_inst|sclockdiv_inst|count[18]~68 ) 
// # (GND)))
// \serialblock_inst|sclockdiv_inst|count[19]~70  = CARRY((!\serialblock_inst|sclockdiv_inst|count[18]~68 ) # (!\serialblock_inst|sclockdiv_inst|count [19]))

	.dataa(gnd),
	.datab(\serialblock_inst|sclockdiv_inst|count [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[18]~68 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[19]~69_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[19]~70 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[19]~69 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|sclockdiv_inst|count[19]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y7_N9
dffeas \serialblock_inst|sclockdiv_inst|count[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[19]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[19] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N22
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|LessThan0~0 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|LessThan0~0_combout  = (!\serialblock_inst|sclockdiv_inst|count [16] & !\serialblock_inst|sclockdiv_inst|count [17])

	.dataa(gnd),
	.datab(\serialblock_inst|sclockdiv_inst|count [16]),
	.datac(gnd),
	.datad(\serialblock_inst|sclockdiv_inst|count [17]),
	.cin(gnd),
	.combout(\serialblock_inst|sclockdiv_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|LessThan0~0 .lut_mask = 16'h0033;
defparam \serialblock_inst|sclockdiv_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N10
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[20]~71 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[20]~71_combout  = (\serialblock_inst|sclockdiv_inst|count [20] & (\serialblock_inst|sclockdiv_inst|count[19]~70  $ (GND))) # (!\serialblock_inst|sclockdiv_inst|count [20] & 
// (!\serialblock_inst|sclockdiv_inst|count[19]~70  & VCC))
// \serialblock_inst|sclockdiv_inst|count[20]~72  = CARRY((\serialblock_inst|sclockdiv_inst|count [20] & !\serialblock_inst|sclockdiv_inst|count[19]~70 ))

	.dataa(\serialblock_inst|sclockdiv_inst|count [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[19]~70 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[20]~71_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[20]~72 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[20]~71 .lut_mask = 16'hA50A;
defparam \serialblock_inst|sclockdiv_inst|count[20]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y7_N11
dffeas \serialblock_inst|sclockdiv_inst|count[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[20]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[20] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N12
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[21]~73 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[21]~73_combout  = (\serialblock_inst|sclockdiv_inst|count [21] & (!\serialblock_inst|sclockdiv_inst|count[20]~72 )) # (!\serialblock_inst|sclockdiv_inst|count [21] & ((\serialblock_inst|sclockdiv_inst|count[20]~72 ) 
// # (GND)))
// \serialblock_inst|sclockdiv_inst|count[21]~74  = CARRY((!\serialblock_inst|sclockdiv_inst|count[20]~72 ) # (!\serialblock_inst|sclockdiv_inst|count [21]))

	.dataa(\serialblock_inst|sclockdiv_inst|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[20]~72 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[21]~73_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[21]~74 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[21]~73 .lut_mask = 16'h5A5F;
defparam \serialblock_inst|sclockdiv_inst|count[21]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y7_N13
dffeas \serialblock_inst|sclockdiv_inst|count[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[21]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[21] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N14
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[22]~75 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[22]~75_combout  = (\serialblock_inst|sclockdiv_inst|count [22] & (\serialblock_inst|sclockdiv_inst|count[21]~74  $ (GND))) # (!\serialblock_inst|sclockdiv_inst|count [22] & 
// (!\serialblock_inst|sclockdiv_inst|count[21]~74  & VCC))
// \serialblock_inst|sclockdiv_inst|count[22]~76  = CARRY((\serialblock_inst|sclockdiv_inst|count [22] & !\serialblock_inst|sclockdiv_inst|count[21]~74 ))

	.dataa(gnd),
	.datab(\serialblock_inst|sclockdiv_inst|count [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[21]~74 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[22]~75_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[22]~76 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[22]~75 .lut_mask = 16'hC30C;
defparam \serialblock_inst|sclockdiv_inst|count[22]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y7_N15
dffeas \serialblock_inst|sclockdiv_inst|count[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[22]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[22] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N16
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[23]~77 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[23]~77_combout  = (\serialblock_inst|sclockdiv_inst|count [23] & (!\serialblock_inst|sclockdiv_inst|count[22]~76 )) # (!\serialblock_inst|sclockdiv_inst|count [23] & ((\serialblock_inst|sclockdiv_inst|count[22]~76 ) 
// # (GND)))
// \serialblock_inst|sclockdiv_inst|count[23]~78  = CARRY((!\serialblock_inst|sclockdiv_inst|count[22]~76 ) # (!\serialblock_inst|sclockdiv_inst|count [23]))

	.dataa(gnd),
	.datab(\serialblock_inst|sclockdiv_inst|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[22]~76 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[23]~77_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[23]~78 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[23]~77 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|sclockdiv_inst|count[23]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y7_N17
dffeas \serialblock_inst|sclockdiv_inst|count[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[23]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[23] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N0
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|LessThan0~1 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|LessThan0~1_combout  = (!\serialblock_inst|sclockdiv_inst|count [22] & (!\serialblock_inst|sclockdiv_inst|count [21] & (!\serialblock_inst|sclockdiv_inst|count [20] & !\serialblock_inst|sclockdiv_inst|count [23])))

	.dataa(\serialblock_inst|sclockdiv_inst|count [22]),
	.datab(\serialblock_inst|sclockdiv_inst|count [21]),
	.datac(\serialblock_inst|sclockdiv_inst|count [20]),
	.datad(\serialblock_inst|sclockdiv_inst|count [23]),
	.cin(gnd),
	.combout(\serialblock_inst|sclockdiv_inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|LessThan0~1 .lut_mask = 16'h0001;
defparam \serialblock_inst|sclockdiv_inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N30
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|LessThan0~2 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|LessThan0~2_combout  = (!\serialblock_inst|sclockdiv_inst|count [18] & (!\serialblock_inst|sclockdiv_inst|count [19] & (\serialblock_inst|sclockdiv_inst|LessThan0~0_combout  & 
// \serialblock_inst|sclockdiv_inst|LessThan0~1_combout )))

	.dataa(\serialblock_inst|sclockdiv_inst|count [18]),
	.datab(\serialblock_inst|sclockdiv_inst|count [19]),
	.datac(\serialblock_inst|sclockdiv_inst|LessThan0~0_combout ),
	.datad(\serialblock_inst|sclockdiv_inst|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|sclockdiv_inst|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|LessThan0~2 .lut_mask = 16'h1000;
defparam \serialblock_inst|sclockdiv_inst|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N18
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[24]~79 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[24]~79_combout  = (\serialblock_inst|sclockdiv_inst|count [24] & (\serialblock_inst|sclockdiv_inst|count[23]~78  $ (GND))) # (!\serialblock_inst|sclockdiv_inst|count [24] & 
// (!\serialblock_inst|sclockdiv_inst|count[23]~78  & VCC))
// \serialblock_inst|sclockdiv_inst|count[24]~80  = CARRY((\serialblock_inst|sclockdiv_inst|count [24] & !\serialblock_inst|sclockdiv_inst|count[23]~78 ))

	.dataa(gnd),
	.datab(\serialblock_inst|sclockdiv_inst|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[23]~78 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[24]~79_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[24]~80 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[24]~79 .lut_mask = 16'hC30C;
defparam \serialblock_inst|sclockdiv_inst|count[24]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y7_N19
dffeas \serialblock_inst|sclockdiv_inst|count[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[24]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[24] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N20
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[25]~81 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[25]~81_combout  = (\serialblock_inst|sclockdiv_inst|count [25] & (!\serialblock_inst|sclockdiv_inst|count[24]~80 )) # (!\serialblock_inst|sclockdiv_inst|count [25] & ((\serialblock_inst|sclockdiv_inst|count[24]~80 ) 
// # (GND)))
// \serialblock_inst|sclockdiv_inst|count[25]~82  = CARRY((!\serialblock_inst|sclockdiv_inst|count[24]~80 ) # (!\serialblock_inst|sclockdiv_inst|count [25]))

	.dataa(gnd),
	.datab(\serialblock_inst|sclockdiv_inst|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[24]~80 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[25]~81_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[25]~82 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[25]~81 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|sclockdiv_inst|count[25]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y7_N21
dffeas \serialblock_inst|sclockdiv_inst|count[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[25]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[25] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N22
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[26]~83 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[26]~83_combout  = (\serialblock_inst|sclockdiv_inst|count [26] & (\serialblock_inst|sclockdiv_inst|count[25]~82  $ (GND))) # (!\serialblock_inst|sclockdiv_inst|count [26] & 
// (!\serialblock_inst|sclockdiv_inst|count[25]~82  & VCC))
// \serialblock_inst|sclockdiv_inst|count[26]~84  = CARRY((\serialblock_inst|sclockdiv_inst|count [26] & !\serialblock_inst|sclockdiv_inst|count[25]~82 ))

	.dataa(\serialblock_inst|sclockdiv_inst|count [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[25]~82 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[26]~83_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[26]~84 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[26]~83 .lut_mask = 16'hA50A;
defparam \serialblock_inst|sclockdiv_inst|count[26]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y7_N23
dffeas \serialblock_inst|sclockdiv_inst|count[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[26]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[26] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N24
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[27]~85 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[27]~85_combout  = (\serialblock_inst|sclockdiv_inst|count [27] & (!\serialblock_inst|sclockdiv_inst|count[26]~84 )) # (!\serialblock_inst|sclockdiv_inst|count [27] & ((\serialblock_inst|sclockdiv_inst|count[26]~84 ) 
// # (GND)))
// \serialblock_inst|sclockdiv_inst|count[27]~86  = CARRY((!\serialblock_inst|sclockdiv_inst|count[26]~84 ) # (!\serialblock_inst|sclockdiv_inst|count [27]))

	.dataa(gnd),
	.datab(\serialblock_inst|sclockdiv_inst|count [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[26]~84 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[27]~85_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[27]~86 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[27]~85 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|sclockdiv_inst|count[27]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y7_N25
dffeas \serialblock_inst|sclockdiv_inst|count[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[27]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[27] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N26
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[28]~87 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[28]~87_combout  = (\serialblock_inst|sclockdiv_inst|count [28] & (\serialblock_inst|sclockdiv_inst|count[27]~86  $ (GND))) # (!\serialblock_inst|sclockdiv_inst|count [28] & 
// (!\serialblock_inst|sclockdiv_inst|count[27]~86  & VCC))
// \serialblock_inst|sclockdiv_inst|count[28]~88  = CARRY((\serialblock_inst|sclockdiv_inst|count [28] & !\serialblock_inst|sclockdiv_inst|count[27]~86 ))

	.dataa(\serialblock_inst|sclockdiv_inst|count [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[27]~86 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[28]~87_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[28]~88 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[28]~87 .lut_mask = 16'hA50A;
defparam \serialblock_inst|sclockdiv_inst|count[28]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y7_N27
dffeas \serialblock_inst|sclockdiv_inst|count[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[28]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[28] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N28
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[29]~89 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[29]~89_combout  = (\serialblock_inst|sclockdiv_inst|count [29] & (!\serialblock_inst|sclockdiv_inst|count[28]~88 )) # (!\serialblock_inst|sclockdiv_inst|count [29] & ((\serialblock_inst|sclockdiv_inst|count[28]~88 ) 
// # (GND)))
// \serialblock_inst|sclockdiv_inst|count[29]~90  = CARRY((!\serialblock_inst|sclockdiv_inst|count[28]~88 ) # (!\serialblock_inst|sclockdiv_inst|count [29]))

	.dataa(gnd),
	.datab(\serialblock_inst|sclockdiv_inst|count [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|sclockdiv_inst|count[28]~88 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[29]~89_combout ),
	.cout(\serialblock_inst|sclockdiv_inst|count[29]~90 ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[29]~89 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|sclockdiv_inst|count[29]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y7_N29
dffeas \serialblock_inst|sclockdiv_inst|count[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[29]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[29] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N30
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|count[30]~91 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|count[30]~91_combout  = \serialblock_inst|sclockdiv_inst|count [30] $ (!\serialblock_inst|sclockdiv_inst|count[29]~90 )

	.dataa(\serialblock_inst|sclockdiv_inst|count [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\serialblock_inst|sclockdiv_inst|count[29]~90 ),
	.combout(\serialblock_inst|sclockdiv_inst|count[30]~91_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[30]~91 .lut_mask = 16'hA5A5;
defparam \serialblock_inst|sclockdiv_inst|count[30]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y7_N31
dffeas \serialblock_inst|sclockdiv_inst|count[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|count[30]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|count[30] .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N24
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|LessThan0~3 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|LessThan0~3_combout  = (!\serialblock_inst|sclockdiv_inst|count [24] & (!\serialblock_inst|sclockdiv_inst|count [26] & (!\serialblock_inst|sclockdiv_inst|count [27] & !\serialblock_inst|sclockdiv_inst|count [25])))

	.dataa(\serialblock_inst|sclockdiv_inst|count [24]),
	.datab(\serialblock_inst|sclockdiv_inst|count [26]),
	.datac(\serialblock_inst|sclockdiv_inst|count [27]),
	.datad(\serialblock_inst|sclockdiv_inst|count [25]),
	.cin(gnd),
	.combout(\serialblock_inst|sclockdiv_inst|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|LessThan0~3 .lut_mask = 16'h0001;
defparam \serialblock_inst|sclockdiv_inst|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N6
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|LessThan0~4 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|LessThan0~4_combout  = (!\serialblock_inst|sclockdiv_inst|count [29] & (!\serialblock_inst|sclockdiv_inst|count [28] & (!\serialblock_inst|sclockdiv_inst|count [30] & \serialblock_inst|sclockdiv_inst|LessThan0~3_combout 
// )))

	.dataa(\serialblock_inst|sclockdiv_inst|count [29]),
	.datab(\serialblock_inst|sclockdiv_inst|count [28]),
	.datac(\serialblock_inst|sclockdiv_inst|count [30]),
	.datad(\serialblock_inst|sclockdiv_inst|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|sclockdiv_inst|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|LessThan0~4 .lut_mask = 16'h0100;
defparam \serialblock_inst|sclockdiv_inst|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N18
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|LessThan0~9 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|LessThan0~9_combout  = (((!\serialblock_inst|sclockdiv_inst|LessThan0~7_combout  & !\serialblock_inst|sclockdiv_inst|LessThan0~8_combout )) # (!\serialblock_inst|sclockdiv_inst|LessThan0~4_combout )) # 
// (!\serialblock_inst|sclockdiv_inst|LessThan0~2_combout )

	.dataa(\serialblock_inst|sclockdiv_inst|LessThan0~7_combout ),
	.datab(\serialblock_inst|sclockdiv_inst|LessThan0~8_combout ),
	.datac(\serialblock_inst|sclockdiv_inst|LessThan0~2_combout ),
	.datad(\serialblock_inst|sclockdiv_inst|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|LessThan0~9 .lut_mask = 16'h1FFF;
defparam \serialblock_inst|sclockdiv_inst|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N18
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|internal_clock~0 (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|internal_clock~0_combout  = \serialblock_inst|sclockdiv_inst|internal_clock~q  $ (\serialblock_inst|sclockdiv_inst|LessThan0~9_combout )

	.dataa(gnd),
	.datab(\serialblock_inst|sclockdiv_inst|internal_clock~q ),
	.datac(gnd),
	.datad(\serialblock_inst|sclockdiv_inst|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|sclockdiv_inst|internal_clock~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|internal_clock~0 .lut_mask = 16'h33CC;
defparam \serialblock_inst|sclockdiv_inst|internal_clock~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N12
cycloneive_lcell_comb \serialblock_inst|sclockdiv_inst|internal_clock~feeder (
// Equation(s):
// \serialblock_inst|sclockdiv_inst|internal_clock~feeder_combout  = \serialblock_inst|sclockdiv_inst|internal_clock~0_combout 

	.dataa(gnd),
	.datab(\serialblock_inst|sclockdiv_inst|internal_clock~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialblock_inst|sclockdiv_inst|internal_clock~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|internal_clock~feeder .lut_mask = 16'hCCCC;
defparam \serialblock_inst|sclockdiv_inst|internal_clock~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N13
dffeas \serialblock_inst|sclockdiv_inst|internal_clock (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sclockdiv_inst|internal_clock~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sclockdiv_inst|internal_clock~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|internal_clock .is_wysiwyg = "true";
defparam \serialblock_inst|sclockdiv_inst|internal_clock .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \serialblock_inst|sclockdiv_inst|internal_clock~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\serialblock_inst|sclockdiv_inst|internal_clock~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\serialblock_inst|sclockdiv_inst|internal_clock~clkctrl_outclk ));
// synopsys translate_off
defparam \serialblock_inst|sclockdiv_inst|internal_clock~clkctrl .clock_type = "global clock";
defparam \serialblock_inst|sclockdiv_inst|internal_clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|pulse_enable~feeder (
// Equation(s):
// \serialblock_inst|serialsender_inst|pulse_enable~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|pulse_enable~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|pulse_enable~feeder .lut_mask = 16'hFFFF;
defparam \serialblock_inst|serialsender_inst|pulse_enable~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|data_counter[0]~2 (
// Equation(s):
// \serialblock_inst|serialsender_inst|data_counter[0]~2_combout  = !\serialblock_inst|serialsender_inst|data_counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialblock_inst|serialsender_inst|data_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|data_counter[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|data_counter[0]~2 .lut_mask = 16'h0F0F;
defparam \serialblock_inst|serialsender_inst|data_counter[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N25
dffeas \serialblock_inst|serialsender_inst|data_counter[0] (
	.clk(\serialblock_inst|sclockdiv_inst|internal_clock~clkctrl_outclk ),
	.d(\serialblock_inst|serialsender_inst|data_counter[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serialblock_inst|serialsender_inst|pulse_reset~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialsender_inst|data_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|data_counter[0] .is_wysiwyg = "true";
defparam \serialblock_inst|serialsender_inst|data_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|data_counter[1]~0 (
// Equation(s):
// \serialblock_inst|serialsender_inst|data_counter[1]~0_combout  = \serialblock_inst|serialsender_inst|data_counter [1] $ (((\serialblock_inst|serialsender_inst|data_counter [0] & (\serialblock_inst|serialsender_inst|c_state~q  & \nreset~input_o ))))

	.dataa(\serialblock_inst|serialsender_inst|data_counter [0]),
	.datab(\serialblock_inst|serialsender_inst|c_state~q ),
	.datac(\serialblock_inst|serialsender_inst|data_counter [1]),
	.datad(\nreset~input_o ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|data_counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|data_counter[1]~0 .lut_mask = 16'h78F0;
defparam \serialblock_inst|serialsender_inst|data_counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N15
dffeas \serialblock_inst|serialsender_inst|data_counter[1] (
	.clk(\serialblock_inst|sclockdiv_inst|internal_clock~clkctrl_outclk ),
	.d(\serialblock_inst|serialsender_inst|data_counter[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialsender_inst|data_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|data_counter[1] .is_wysiwyg = "true";
defparam \serialblock_inst|serialsender_inst|data_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|data_counter[2]~1 (
// Equation(s):
// \serialblock_inst|serialsender_inst|data_counter[2]~1_combout  = \serialblock_inst|serialsender_inst|data_counter [2] $ (((\serialblock_inst|serialsender_inst|pulse_reset~0_combout  & (\serialblock_inst|serialsender_inst|data_counter [0] & 
// \serialblock_inst|serialsender_inst|data_counter [1]))))

	.dataa(\serialblock_inst|serialsender_inst|pulse_reset~0_combout ),
	.datab(\serialblock_inst|serialsender_inst|data_counter [0]),
	.datac(\serialblock_inst|serialsender_inst|data_counter [2]),
	.datad(\serialblock_inst|serialsender_inst|data_counter [1]),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|data_counter[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|data_counter[2]~1 .lut_mask = 16'h78F0;
defparam \serialblock_inst|serialsender_inst|data_counter[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N17
dffeas \serialblock_inst|serialsender_inst|data_counter[2] (
	.clk(\serialblock_inst|sclockdiv_inst|internal_clock~clkctrl_outclk ),
	.d(\serialblock_inst|serialsender_inst|data_counter[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialsender_inst|data_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|data_counter[2] .is_wysiwyg = "true";
defparam \serialblock_inst|serialsender_inst|data_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|sender_done~0 (
// Equation(s):
// \serialblock_inst|serialsender_inst|sender_done~0_combout  = (\serialblock_inst|serialsender_inst|data_counter [2] & (\serialblock_inst|serialsender_inst|data_counter [0] & \serialblock_inst|serialsender_inst|data_counter [1]))

	.dataa(gnd),
	.datab(\serialblock_inst|serialsender_inst|data_counter [2]),
	.datac(\serialblock_inst|serialsender_inst|data_counter [0]),
	.datad(\serialblock_inst|serialsender_inst|data_counter [1]),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|sender_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|sender_done~0 .lut_mask = 16'hC000;
defparam \serialblock_inst|serialsender_inst|sender_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|sender_done~1 (
// Equation(s):
// \serialblock_inst|serialsender_inst|sender_done~1_combout  = (\serialblock_inst|serialsender_inst|c_state~q  & ((\serialblock_inst|serialsender_inst|sender_done~q ) # (\serialblock_inst|serialsender_inst|sender_done~0_combout )))

	.dataa(gnd),
	.datab(\serialblock_inst|serialsender_inst|c_state~q ),
	.datac(\serialblock_inst|serialsender_inst|sender_done~q ),
	.datad(\serialblock_inst|serialsender_inst|sender_done~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|sender_done~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|sender_done~1 .lut_mask = 16'hCCC0;
defparam \serialblock_inst|serialsender_inst|sender_done~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N5
dffeas \serialblock_inst|serialsender_inst|sender_done (
	.clk(\serialblock_inst|sclockdiv_inst|internal_clock~clkctrl_outclk ),
	.d(\serialblock_inst|serialsender_inst|sender_done~1_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialsender_inst|sender_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|sender_done .is_wysiwyg = "true";
defparam \serialblock_inst|serialsender_inst|sender_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \serialblock_inst|send_done~feeder (
// Equation(s):
// \serialblock_inst|send_done~feeder_combout  = \serialblock_inst|serialsender_inst|sender_done~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialblock_inst|serialsender_inst|sender_done~q ),
	.cin(gnd),
	.combout(\serialblock_inst|send_done~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|send_done~feeder .lut_mask = 16'hFF00;
defparam \serialblock_inst|send_done~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N19
dffeas \serialblock_inst|send_done (
	.clk(\serialblock_inst|sclockdiv_inst|internal_clock~clkctrl_outclk ),
	.d(\serialblock_inst|send_done~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|send_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|send_done .is_wysiwyg = "true";
defparam \serialblock_inst|send_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N2
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[0]~31 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[0]~31_combout  = \serialblock_inst|rclockdiv_inst|count [0] $ (VCC)
// \serialblock_inst|rclockdiv_inst|count[0]~32  = CARRY(\serialblock_inst|rclockdiv_inst|count [0])

	.dataa(gnd),
	.datab(\serialblock_inst|rclockdiv_inst|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\serialblock_inst|rclockdiv_inst|count[0]~31_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[0]~32 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[0]~31 .lut_mask = 16'h33CC;
defparam \serialblock_inst|rclockdiv_inst|count[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N22
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|LessThan0~7 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|LessThan0~7_combout  = (!\serialblock_inst|rclockdiv_inst|count [23] & (!\serialblock_inst|rclockdiv_inst|count [25] & (!\serialblock_inst|rclockdiv_inst|count [24] & !\serialblock_inst|rclockdiv_inst|count [26])))

	.dataa(\serialblock_inst|rclockdiv_inst|count [23]),
	.datab(\serialblock_inst|rclockdiv_inst|count [25]),
	.datac(\serialblock_inst|rclockdiv_inst|count [24]),
	.datad(\serialblock_inst|rclockdiv_inst|count [26]),
	.cin(gnd),
	.combout(\serialblock_inst|rclockdiv_inst|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|LessThan0~7 .lut_mask = 16'h0001;
defparam \serialblock_inst|rclockdiv_inst|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N8
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|LessThan0~5 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|LessThan0~5_combout  = (!\serialblock_inst|rclockdiv_inst|count [18] & (!\serialblock_inst|rclockdiv_inst|count [17] & (!\serialblock_inst|rclockdiv_inst|count [15] & !\serialblock_inst|rclockdiv_inst|count [16])))

	.dataa(\serialblock_inst|rclockdiv_inst|count [18]),
	.datab(\serialblock_inst|rclockdiv_inst|count [17]),
	.datac(\serialblock_inst|rclockdiv_inst|count [15]),
	.datad(\serialblock_inst|rclockdiv_inst|count [16]),
	.cin(gnd),
	.combout(\serialblock_inst|rclockdiv_inst|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|LessThan0~5 .lut_mask = 16'h0001;
defparam \serialblock_inst|rclockdiv_inst|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N4
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|LessThan0~6 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|LessThan0~6_combout  = (!\serialblock_inst|rclockdiv_inst|count [20] & (!\serialblock_inst|rclockdiv_inst|count [19] & (!\serialblock_inst|rclockdiv_inst|count [21] & !\serialblock_inst|rclockdiv_inst|count [22])))

	.dataa(\serialblock_inst|rclockdiv_inst|count [20]),
	.datab(\serialblock_inst|rclockdiv_inst|count [19]),
	.datac(\serialblock_inst|rclockdiv_inst|count [21]),
	.datad(\serialblock_inst|rclockdiv_inst|count [22]),
	.cin(gnd),
	.combout(\serialblock_inst|rclockdiv_inst|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|LessThan0~6 .lut_mask = 16'h0001;
defparam \serialblock_inst|rclockdiv_inst|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N28
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|LessThan0~4 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|LessThan0~4_combout  = (!\serialblock_inst|rclockdiv_inst|count [12] & (!\serialblock_inst|rclockdiv_inst|count [14] & (!\serialblock_inst|rclockdiv_inst|count [11] & !\serialblock_inst|rclockdiv_inst|count [13])))

	.dataa(\serialblock_inst|rclockdiv_inst|count [12]),
	.datab(\serialblock_inst|rclockdiv_inst|count [14]),
	.datac(\serialblock_inst|rclockdiv_inst|count [11]),
	.datad(\serialblock_inst|rclockdiv_inst|count [13]),
	.cin(gnd),
	.combout(\serialblock_inst|rclockdiv_inst|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|LessThan0~4 .lut_mask = 16'h0001;
defparam \serialblock_inst|rclockdiv_inst|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N30
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|LessThan0~8 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|LessThan0~8_combout  = (\serialblock_inst|rclockdiv_inst|LessThan0~7_combout  & (\serialblock_inst|rclockdiv_inst|LessThan0~5_combout  & (\serialblock_inst|rclockdiv_inst|LessThan0~6_combout  & 
// \serialblock_inst|rclockdiv_inst|LessThan0~4_combout )))

	.dataa(\serialblock_inst|rclockdiv_inst|LessThan0~7_combout ),
	.datab(\serialblock_inst|rclockdiv_inst|LessThan0~5_combout ),
	.datac(\serialblock_inst|rclockdiv_inst|LessThan0~6_combout ),
	.datad(\serialblock_inst|rclockdiv_inst|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|rclockdiv_inst|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|LessThan0~8 .lut_mask = 16'h8000;
defparam \serialblock_inst|rclockdiv_inst|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N0
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|LessThan0~0 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|LessThan0~0_combout  = ((!\serialblock_inst|rclockdiv_inst|count [3] & ((!\serialblock_inst|rclockdiv_inst|count [1]) # (!\serialblock_inst|rclockdiv_inst|count [2])))) # (!\serialblock_inst|rclockdiv_inst|count [4])

	.dataa(\serialblock_inst|rclockdiv_inst|count [2]),
	.datab(\serialblock_inst|rclockdiv_inst|count [1]),
	.datac(\serialblock_inst|rclockdiv_inst|count [3]),
	.datad(\serialblock_inst|rclockdiv_inst|count [4]),
	.cin(gnd),
	.combout(\serialblock_inst|rclockdiv_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|LessThan0~0 .lut_mask = 16'h07FF;
defparam \serialblock_inst|rclockdiv_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N18
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|LessThan0~1 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|LessThan0~1_combout  = (!\serialblock_inst|rclockdiv_inst|count [6] & (!\serialblock_inst|rclockdiv_inst|count [7] & (\serialblock_inst|rclockdiv_inst|LessThan0~0_combout  & !\serialblock_inst|rclockdiv_inst|count [5])))

	.dataa(\serialblock_inst|rclockdiv_inst|count [6]),
	.datab(\serialblock_inst|rclockdiv_inst|count [7]),
	.datac(\serialblock_inst|rclockdiv_inst|LessThan0~0_combout ),
	.datad(\serialblock_inst|rclockdiv_inst|count [5]),
	.cin(gnd),
	.combout(\serialblock_inst|rclockdiv_inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|LessThan0~1 .lut_mask = 16'h0010;
defparam \serialblock_inst|rclockdiv_inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N20
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|LessThan0~2 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|LessThan0~2_combout  = ((!\serialblock_inst|rclockdiv_inst|count [9] & ((\serialblock_inst|rclockdiv_inst|LessThan0~1_combout ) # (!\serialblock_inst|rclockdiv_inst|count [8])))) # (!\serialblock_inst|rclockdiv_inst|count 
// [10])

	.dataa(\serialblock_inst|rclockdiv_inst|count [8]),
	.datab(\serialblock_inst|rclockdiv_inst|count [9]),
	.datac(\serialblock_inst|rclockdiv_inst|count [10]),
	.datad(\serialblock_inst|rclockdiv_inst|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|rclockdiv_inst|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|LessThan0~2 .lut_mask = 16'h3F1F;
defparam \serialblock_inst|rclockdiv_inst|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N0
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|LessThan0~9 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|LessThan0~9_combout  = ((!\serialblock_inst|rclockdiv_inst|LessThan0~2_combout ) # (!\serialblock_inst|rclockdiv_inst|LessThan0~8_combout )) # (!\serialblock_inst|rclockdiv_inst|LessThan0~3_combout )

	.dataa(\serialblock_inst|rclockdiv_inst|LessThan0~3_combout ),
	.datab(gnd),
	.datac(\serialblock_inst|rclockdiv_inst|LessThan0~8_combout ),
	.datad(\serialblock_inst|rclockdiv_inst|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|LessThan0~9 .lut_mask = 16'h5FFF;
defparam \serialblock_inst|rclockdiv_inst|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N3
dffeas \serialblock_inst|rclockdiv_inst|count[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[0]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[0] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N4
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[1]~33 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[1]~33_combout  = (\serialblock_inst|rclockdiv_inst|count [1] & (!\serialblock_inst|rclockdiv_inst|count[0]~32 )) # (!\serialblock_inst|rclockdiv_inst|count [1] & ((\serialblock_inst|rclockdiv_inst|count[0]~32 ) # 
// (GND)))
// \serialblock_inst|rclockdiv_inst|count[1]~34  = CARRY((!\serialblock_inst|rclockdiv_inst|count[0]~32 ) # (!\serialblock_inst|rclockdiv_inst|count [1]))

	.dataa(gnd),
	.datab(\serialblock_inst|rclockdiv_inst|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[0]~32 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[1]~33_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[1]~34 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[1]~33 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|rclockdiv_inst|count[1]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y23_N5
dffeas \serialblock_inst|rclockdiv_inst|count[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[1]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[1] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N6
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[2]~35 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[2]~35_combout  = (\serialblock_inst|rclockdiv_inst|count [2] & (\serialblock_inst|rclockdiv_inst|count[1]~34  $ (GND))) # (!\serialblock_inst|rclockdiv_inst|count [2] & (!\serialblock_inst|rclockdiv_inst|count[1]~34  
// & VCC))
// \serialblock_inst|rclockdiv_inst|count[2]~36  = CARRY((\serialblock_inst|rclockdiv_inst|count [2] & !\serialblock_inst|rclockdiv_inst|count[1]~34 ))

	.dataa(\serialblock_inst|rclockdiv_inst|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[1]~34 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[2]~35_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[2]~36 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[2]~35 .lut_mask = 16'hA50A;
defparam \serialblock_inst|rclockdiv_inst|count[2]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y23_N7
dffeas \serialblock_inst|rclockdiv_inst|count[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[2]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[2] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N8
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[3]~37 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[3]~37_combout  = (\serialblock_inst|rclockdiv_inst|count [3] & (!\serialblock_inst|rclockdiv_inst|count[2]~36 )) # (!\serialblock_inst|rclockdiv_inst|count [3] & ((\serialblock_inst|rclockdiv_inst|count[2]~36 ) # 
// (GND)))
// \serialblock_inst|rclockdiv_inst|count[3]~38  = CARRY((!\serialblock_inst|rclockdiv_inst|count[2]~36 ) # (!\serialblock_inst|rclockdiv_inst|count [3]))

	.dataa(gnd),
	.datab(\serialblock_inst|rclockdiv_inst|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[2]~36 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[3]~37_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[3]~38 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[3]~37 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|rclockdiv_inst|count[3]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y23_N9
dffeas \serialblock_inst|rclockdiv_inst|count[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[3]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[3] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N10
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[4]~39 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[4]~39_combout  = (\serialblock_inst|rclockdiv_inst|count [4] & (\serialblock_inst|rclockdiv_inst|count[3]~38  $ (GND))) # (!\serialblock_inst|rclockdiv_inst|count [4] & (!\serialblock_inst|rclockdiv_inst|count[3]~38  
// & VCC))
// \serialblock_inst|rclockdiv_inst|count[4]~40  = CARRY((\serialblock_inst|rclockdiv_inst|count [4] & !\serialblock_inst|rclockdiv_inst|count[3]~38 ))

	.dataa(\serialblock_inst|rclockdiv_inst|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[3]~38 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[4]~39_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[4]~40 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[4]~39 .lut_mask = 16'hA50A;
defparam \serialblock_inst|rclockdiv_inst|count[4]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y23_N11
dffeas \serialblock_inst|rclockdiv_inst|count[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[4]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[4] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N12
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[5]~41 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[5]~41_combout  = (\serialblock_inst|rclockdiv_inst|count [5] & (!\serialblock_inst|rclockdiv_inst|count[4]~40 )) # (!\serialblock_inst|rclockdiv_inst|count [5] & ((\serialblock_inst|rclockdiv_inst|count[4]~40 ) # 
// (GND)))
// \serialblock_inst|rclockdiv_inst|count[5]~42  = CARRY((!\serialblock_inst|rclockdiv_inst|count[4]~40 ) # (!\serialblock_inst|rclockdiv_inst|count [5]))

	.dataa(\serialblock_inst|rclockdiv_inst|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[4]~40 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[5]~41_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[5]~42 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[5]~41 .lut_mask = 16'h5A5F;
defparam \serialblock_inst|rclockdiv_inst|count[5]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y23_N13
dffeas \serialblock_inst|rclockdiv_inst|count[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[5]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[5] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N14
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[6]~43 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[6]~43_combout  = (\serialblock_inst|rclockdiv_inst|count [6] & (\serialblock_inst|rclockdiv_inst|count[5]~42  $ (GND))) # (!\serialblock_inst|rclockdiv_inst|count [6] & (!\serialblock_inst|rclockdiv_inst|count[5]~42  
// & VCC))
// \serialblock_inst|rclockdiv_inst|count[6]~44  = CARRY((\serialblock_inst|rclockdiv_inst|count [6] & !\serialblock_inst|rclockdiv_inst|count[5]~42 ))

	.dataa(gnd),
	.datab(\serialblock_inst|rclockdiv_inst|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[5]~42 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[6]~43_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[6]~44 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[6]~43 .lut_mask = 16'hC30C;
defparam \serialblock_inst|rclockdiv_inst|count[6]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y23_N15
dffeas \serialblock_inst|rclockdiv_inst|count[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[6]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[6] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N16
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[7]~45 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[7]~45_combout  = (\serialblock_inst|rclockdiv_inst|count [7] & (!\serialblock_inst|rclockdiv_inst|count[6]~44 )) # (!\serialblock_inst|rclockdiv_inst|count [7] & ((\serialblock_inst|rclockdiv_inst|count[6]~44 ) # 
// (GND)))
// \serialblock_inst|rclockdiv_inst|count[7]~46  = CARRY((!\serialblock_inst|rclockdiv_inst|count[6]~44 ) # (!\serialblock_inst|rclockdiv_inst|count [7]))

	.dataa(gnd),
	.datab(\serialblock_inst|rclockdiv_inst|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[6]~44 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[7]~45_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[7]~46 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[7]~45 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|rclockdiv_inst|count[7]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y23_N17
dffeas \serialblock_inst|rclockdiv_inst|count[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[7]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[7] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N18
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[8]~47 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[8]~47_combout  = (\serialblock_inst|rclockdiv_inst|count [8] & (\serialblock_inst|rclockdiv_inst|count[7]~46  $ (GND))) # (!\serialblock_inst|rclockdiv_inst|count [8] & (!\serialblock_inst|rclockdiv_inst|count[7]~46  
// & VCC))
// \serialblock_inst|rclockdiv_inst|count[8]~48  = CARRY((\serialblock_inst|rclockdiv_inst|count [8] & !\serialblock_inst|rclockdiv_inst|count[7]~46 ))

	.dataa(gnd),
	.datab(\serialblock_inst|rclockdiv_inst|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[7]~46 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[8]~47_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[8]~48 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[8]~47 .lut_mask = 16'hC30C;
defparam \serialblock_inst|rclockdiv_inst|count[8]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y23_N19
dffeas \serialblock_inst|rclockdiv_inst|count[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[8]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[8] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N20
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[9]~49 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[9]~49_combout  = (\serialblock_inst|rclockdiv_inst|count [9] & (!\serialblock_inst|rclockdiv_inst|count[8]~48 )) # (!\serialblock_inst|rclockdiv_inst|count [9] & ((\serialblock_inst|rclockdiv_inst|count[8]~48 ) # 
// (GND)))
// \serialblock_inst|rclockdiv_inst|count[9]~50  = CARRY((!\serialblock_inst|rclockdiv_inst|count[8]~48 ) # (!\serialblock_inst|rclockdiv_inst|count [9]))

	.dataa(gnd),
	.datab(\serialblock_inst|rclockdiv_inst|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[8]~48 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[9]~49_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[9]~50 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[9]~49 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|rclockdiv_inst|count[9]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y23_N21
dffeas \serialblock_inst|rclockdiv_inst|count[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[9]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[9] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N22
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[10]~51 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[10]~51_combout  = (\serialblock_inst|rclockdiv_inst|count [10] & (\serialblock_inst|rclockdiv_inst|count[9]~50  $ (GND))) # (!\serialblock_inst|rclockdiv_inst|count [10] & 
// (!\serialblock_inst|rclockdiv_inst|count[9]~50  & VCC))
// \serialblock_inst|rclockdiv_inst|count[10]~52  = CARRY((\serialblock_inst|rclockdiv_inst|count [10] & !\serialblock_inst|rclockdiv_inst|count[9]~50 ))

	.dataa(\serialblock_inst|rclockdiv_inst|count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[9]~50 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[10]~51_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[10]~52 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[10]~51 .lut_mask = 16'hA50A;
defparam \serialblock_inst|rclockdiv_inst|count[10]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y23_N23
dffeas \serialblock_inst|rclockdiv_inst|count[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[10]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[10] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N24
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[11]~53 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[11]~53_combout  = (\serialblock_inst|rclockdiv_inst|count [11] & (!\serialblock_inst|rclockdiv_inst|count[10]~52 )) # (!\serialblock_inst|rclockdiv_inst|count [11] & ((\serialblock_inst|rclockdiv_inst|count[10]~52 ) 
// # (GND)))
// \serialblock_inst|rclockdiv_inst|count[11]~54  = CARRY((!\serialblock_inst|rclockdiv_inst|count[10]~52 ) # (!\serialblock_inst|rclockdiv_inst|count [11]))

	.dataa(gnd),
	.datab(\serialblock_inst|rclockdiv_inst|count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[10]~52 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[11]~53_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[11]~54 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[11]~53 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|rclockdiv_inst|count[11]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y23_N25
dffeas \serialblock_inst|rclockdiv_inst|count[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[11]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[11] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N26
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[12]~55 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[12]~55_combout  = (\serialblock_inst|rclockdiv_inst|count [12] & (\serialblock_inst|rclockdiv_inst|count[11]~54  $ (GND))) # (!\serialblock_inst|rclockdiv_inst|count [12] & 
// (!\serialblock_inst|rclockdiv_inst|count[11]~54  & VCC))
// \serialblock_inst|rclockdiv_inst|count[12]~56  = CARRY((\serialblock_inst|rclockdiv_inst|count [12] & !\serialblock_inst|rclockdiv_inst|count[11]~54 ))

	.dataa(gnd),
	.datab(\serialblock_inst|rclockdiv_inst|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[11]~54 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[12]~55_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[12]~56 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[12]~55 .lut_mask = 16'hC30C;
defparam \serialblock_inst|rclockdiv_inst|count[12]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N25
dffeas \serialblock_inst|rclockdiv_inst|count[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\serialblock_inst|rclockdiv_inst|count[12]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[12] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N28
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[13]~57 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[13]~57_combout  = (\serialblock_inst|rclockdiv_inst|count [13] & (!\serialblock_inst|rclockdiv_inst|count[12]~56 )) # (!\serialblock_inst|rclockdiv_inst|count [13] & ((\serialblock_inst|rclockdiv_inst|count[12]~56 ) 
// # (GND)))
// \serialblock_inst|rclockdiv_inst|count[13]~58  = CARRY((!\serialblock_inst|rclockdiv_inst|count[12]~56 ) # (!\serialblock_inst|rclockdiv_inst|count [13]))

	.dataa(gnd),
	.datab(\serialblock_inst|rclockdiv_inst|count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[12]~56 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[13]~57_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[13]~58 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[13]~57 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|rclockdiv_inst|count[13]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y23_N29
dffeas \serialblock_inst|rclockdiv_inst|count[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[13]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[13] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N30
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[14]~59 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[14]~59_combout  = (\serialblock_inst|rclockdiv_inst|count [14] & (\serialblock_inst|rclockdiv_inst|count[13]~58  $ (GND))) # (!\serialblock_inst|rclockdiv_inst|count [14] & 
// (!\serialblock_inst|rclockdiv_inst|count[13]~58  & VCC))
// \serialblock_inst|rclockdiv_inst|count[14]~60  = CARRY((\serialblock_inst|rclockdiv_inst|count [14] & !\serialblock_inst|rclockdiv_inst|count[13]~58 ))

	.dataa(gnd),
	.datab(\serialblock_inst|rclockdiv_inst|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[13]~58 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[14]~59_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[14]~60 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[14]~59 .lut_mask = 16'hC30C;
defparam \serialblock_inst|rclockdiv_inst|count[14]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N15
dffeas \serialblock_inst|rclockdiv_inst|count[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\serialblock_inst|rclockdiv_inst|count[14]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[14] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N0
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[15]~61 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[15]~61_combout  = (\serialblock_inst|rclockdiv_inst|count [15] & (!\serialblock_inst|rclockdiv_inst|count[14]~60 )) # (!\serialblock_inst|rclockdiv_inst|count [15] & ((\serialblock_inst|rclockdiv_inst|count[14]~60 ) 
// # (GND)))
// \serialblock_inst|rclockdiv_inst|count[15]~62  = CARRY((!\serialblock_inst|rclockdiv_inst|count[14]~60 ) # (!\serialblock_inst|rclockdiv_inst|count [15]))

	.dataa(gnd),
	.datab(\serialblock_inst|rclockdiv_inst|count [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[14]~60 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[15]~61_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[15]~62 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[15]~61 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|rclockdiv_inst|count[15]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N1
dffeas \serialblock_inst|rclockdiv_inst|count[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[15]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[15] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N2
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[16]~63 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[16]~63_combout  = (\serialblock_inst|rclockdiv_inst|count [16] & (\serialblock_inst|rclockdiv_inst|count[15]~62  $ (GND))) # (!\serialblock_inst|rclockdiv_inst|count [16] & 
// (!\serialblock_inst|rclockdiv_inst|count[15]~62  & VCC))
// \serialblock_inst|rclockdiv_inst|count[16]~64  = CARRY((\serialblock_inst|rclockdiv_inst|count [16] & !\serialblock_inst|rclockdiv_inst|count[15]~62 ))

	.dataa(gnd),
	.datab(\serialblock_inst|rclockdiv_inst|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[15]~62 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[16]~63_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[16]~64 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[16]~63 .lut_mask = 16'hC30C;
defparam \serialblock_inst|rclockdiv_inst|count[16]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N3
dffeas \serialblock_inst|rclockdiv_inst|count[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[16]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[16] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N4
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[17]~65 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[17]~65_combout  = (\serialblock_inst|rclockdiv_inst|count [17] & (!\serialblock_inst|rclockdiv_inst|count[16]~64 )) # (!\serialblock_inst|rclockdiv_inst|count [17] & ((\serialblock_inst|rclockdiv_inst|count[16]~64 ) 
// # (GND)))
// \serialblock_inst|rclockdiv_inst|count[17]~66  = CARRY((!\serialblock_inst|rclockdiv_inst|count[16]~64 ) # (!\serialblock_inst|rclockdiv_inst|count [17]))

	.dataa(gnd),
	.datab(\serialblock_inst|rclockdiv_inst|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[16]~64 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[17]~65_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[17]~66 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[17]~65 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|rclockdiv_inst|count[17]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N5
dffeas \serialblock_inst|rclockdiv_inst|count[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[17]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[17] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N6
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[18]~67 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[18]~67_combout  = (\serialblock_inst|rclockdiv_inst|count [18] & (\serialblock_inst|rclockdiv_inst|count[17]~66  $ (GND))) # (!\serialblock_inst|rclockdiv_inst|count [18] & 
// (!\serialblock_inst|rclockdiv_inst|count[17]~66  & VCC))
// \serialblock_inst|rclockdiv_inst|count[18]~68  = CARRY((\serialblock_inst|rclockdiv_inst|count [18] & !\serialblock_inst|rclockdiv_inst|count[17]~66 ))

	.dataa(\serialblock_inst|rclockdiv_inst|count [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[17]~66 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[18]~67_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[18]~68 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[18]~67 .lut_mask = 16'hA50A;
defparam \serialblock_inst|rclockdiv_inst|count[18]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N7
dffeas \serialblock_inst|rclockdiv_inst|count[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[18]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[18] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N8
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[19]~69 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[19]~69_combout  = (\serialblock_inst|rclockdiv_inst|count [19] & (!\serialblock_inst|rclockdiv_inst|count[18]~68 )) # (!\serialblock_inst|rclockdiv_inst|count [19] & ((\serialblock_inst|rclockdiv_inst|count[18]~68 ) 
// # (GND)))
// \serialblock_inst|rclockdiv_inst|count[19]~70  = CARRY((!\serialblock_inst|rclockdiv_inst|count[18]~68 ) # (!\serialblock_inst|rclockdiv_inst|count [19]))

	.dataa(gnd),
	.datab(\serialblock_inst|rclockdiv_inst|count [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[18]~68 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[19]~69_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[19]~70 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[19]~69 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|rclockdiv_inst|count[19]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N9
dffeas \serialblock_inst|rclockdiv_inst|count[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[19]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[19] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N10
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[20]~71 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[20]~71_combout  = (\serialblock_inst|rclockdiv_inst|count [20] & (\serialblock_inst|rclockdiv_inst|count[19]~70  $ (GND))) # (!\serialblock_inst|rclockdiv_inst|count [20] & 
// (!\serialblock_inst|rclockdiv_inst|count[19]~70  & VCC))
// \serialblock_inst|rclockdiv_inst|count[20]~72  = CARRY((\serialblock_inst|rclockdiv_inst|count [20] & !\serialblock_inst|rclockdiv_inst|count[19]~70 ))

	.dataa(\serialblock_inst|rclockdiv_inst|count [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[19]~70 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[20]~71_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[20]~72 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[20]~71 .lut_mask = 16'hA50A;
defparam \serialblock_inst|rclockdiv_inst|count[20]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N11
dffeas \serialblock_inst|rclockdiv_inst|count[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[20]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[20] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N12
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[21]~73 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[21]~73_combout  = (\serialblock_inst|rclockdiv_inst|count [21] & (!\serialblock_inst|rclockdiv_inst|count[20]~72 )) # (!\serialblock_inst|rclockdiv_inst|count [21] & ((\serialblock_inst|rclockdiv_inst|count[20]~72 ) 
// # (GND)))
// \serialblock_inst|rclockdiv_inst|count[21]~74  = CARRY((!\serialblock_inst|rclockdiv_inst|count[20]~72 ) # (!\serialblock_inst|rclockdiv_inst|count [21]))

	.dataa(\serialblock_inst|rclockdiv_inst|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[20]~72 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[21]~73_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[21]~74 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[21]~73 .lut_mask = 16'h5A5F;
defparam \serialblock_inst|rclockdiv_inst|count[21]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N13
dffeas \serialblock_inst|rclockdiv_inst|count[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[21]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[21] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N14
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[22]~75 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[22]~75_combout  = (\serialblock_inst|rclockdiv_inst|count [22] & (\serialblock_inst|rclockdiv_inst|count[21]~74  $ (GND))) # (!\serialblock_inst|rclockdiv_inst|count [22] & 
// (!\serialblock_inst|rclockdiv_inst|count[21]~74  & VCC))
// \serialblock_inst|rclockdiv_inst|count[22]~76  = CARRY((\serialblock_inst|rclockdiv_inst|count [22] & !\serialblock_inst|rclockdiv_inst|count[21]~74 ))

	.dataa(gnd),
	.datab(\serialblock_inst|rclockdiv_inst|count [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[21]~74 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[22]~75_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[22]~76 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[22]~75 .lut_mask = 16'hC30C;
defparam \serialblock_inst|rclockdiv_inst|count[22]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N15
dffeas \serialblock_inst|rclockdiv_inst|count[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[22]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[22] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N16
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[23]~77 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[23]~77_combout  = (\serialblock_inst|rclockdiv_inst|count [23] & (!\serialblock_inst|rclockdiv_inst|count[22]~76 )) # (!\serialblock_inst|rclockdiv_inst|count [23] & ((\serialblock_inst|rclockdiv_inst|count[22]~76 ) 
// # (GND)))
// \serialblock_inst|rclockdiv_inst|count[23]~78  = CARRY((!\serialblock_inst|rclockdiv_inst|count[22]~76 ) # (!\serialblock_inst|rclockdiv_inst|count [23]))

	.dataa(gnd),
	.datab(\serialblock_inst|rclockdiv_inst|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[22]~76 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[23]~77_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[23]~78 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[23]~77 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|rclockdiv_inst|count[23]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N17
dffeas \serialblock_inst|rclockdiv_inst|count[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[23]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[23] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N18
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[24]~79 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[24]~79_combout  = (\serialblock_inst|rclockdiv_inst|count [24] & (\serialblock_inst|rclockdiv_inst|count[23]~78  $ (GND))) # (!\serialblock_inst|rclockdiv_inst|count [24] & 
// (!\serialblock_inst|rclockdiv_inst|count[23]~78  & VCC))
// \serialblock_inst|rclockdiv_inst|count[24]~80  = CARRY((\serialblock_inst|rclockdiv_inst|count [24] & !\serialblock_inst|rclockdiv_inst|count[23]~78 ))

	.dataa(gnd),
	.datab(\serialblock_inst|rclockdiv_inst|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[23]~78 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[24]~79_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[24]~80 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[24]~79 .lut_mask = 16'hC30C;
defparam \serialblock_inst|rclockdiv_inst|count[24]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N19
dffeas \serialblock_inst|rclockdiv_inst|count[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[24]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[24] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N20
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[25]~81 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[25]~81_combout  = (\serialblock_inst|rclockdiv_inst|count [25] & (!\serialblock_inst|rclockdiv_inst|count[24]~80 )) # (!\serialblock_inst|rclockdiv_inst|count [25] & ((\serialblock_inst|rclockdiv_inst|count[24]~80 ) 
// # (GND)))
// \serialblock_inst|rclockdiv_inst|count[25]~82  = CARRY((!\serialblock_inst|rclockdiv_inst|count[24]~80 ) # (!\serialblock_inst|rclockdiv_inst|count [25]))

	.dataa(gnd),
	.datab(\serialblock_inst|rclockdiv_inst|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[24]~80 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[25]~81_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[25]~82 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[25]~81 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|rclockdiv_inst|count[25]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N21
dffeas \serialblock_inst|rclockdiv_inst|count[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[25]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[25] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N22
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[26]~83 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[26]~83_combout  = (\serialblock_inst|rclockdiv_inst|count [26] & (\serialblock_inst|rclockdiv_inst|count[25]~82  $ (GND))) # (!\serialblock_inst|rclockdiv_inst|count [26] & 
// (!\serialblock_inst|rclockdiv_inst|count[25]~82  & VCC))
// \serialblock_inst|rclockdiv_inst|count[26]~84  = CARRY((\serialblock_inst|rclockdiv_inst|count [26] & !\serialblock_inst|rclockdiv_inst|count[25]~82 ))

	.dataa(\serialblock_inst|rclockdiv_inst|count [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[25]~82 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[26]~83_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[26]~84 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[26]~83 .lut_mask = 16'hA50A;
defparam \serialblock_inst|rclockdiv_inst|count[26]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N23
dffeas \serialblock_inst|rclockdiv_inst|count[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[26]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[26] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N24
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[27]~85 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[27]~85_combout  = (\serialblock_inst|rclockdiv_inst|count [27] & (!\serialblock_inst|rclockdiv_inst|count[26]~84 )) # (!\serialblock_inst|rclockdiv_inst|count [27] & ((\serialblock_inst|rclockdiv_inst|count[26]~84 ) 
// # (GND)))
// \serialblock_inst|rclockdiv_inst|count[27]~86  = CARRY((!\serialblock_inst|rclockdiv_inst|count[26]~84 ) # (!\serialblock_inst|rclockdiv_inst|count [27]))

	.dataa(gnd),
	.datab(\serialblock_inst|rclockdiv_inst|count [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[26]~84 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[27]~85_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[27]~86 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[27]~85 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|rclockdiv_inst|count[27]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N25
dffeas \serialblock_inst|rclockdiv_inst|count[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[27]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[27] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N26
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[28]~87 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[28]~87_combout  = (\serialblock_inst|rclockdiv_inst|count [28] & (\serialblock_inst|rclockdiv_inst|count[27]~86  $ (GND))) # (!\serialblock_inst|rclockdiv_inst|count [28] & 
// (!\serialblock_inst|rclockdiv_inst|count[27]~86  & VCC))
// \serialblock_inst|rclockdiv_inst|count[28]~88  = CARRY((\serialblock_inst|rclockdiv_inst|count [28] & !\serialblock_inst|rclockdiv_inst|count[27]~86 ))

	.dataa(\serialblock_inst|rclockdiv_inst|count [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[27]~86 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[28]~87_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[28]~88 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[28]~87 .lut_mask = 16'hA50A;
defparam \serialblock_inst|rclockdiv_inst|count[28]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N27
dffeas \serialblock_inst|rclockdiv_inst|count[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[28]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[28] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N28
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[29]~89 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[29]~89_combout  = (\serialblock_inst|rclockdiv_inst|count [29] & (!\serialblock_inst|rclockdiv_inst|count[28]~88 )) # (!\serialblock_inst|rclockdiv_inst|count [29] & ((\serialblock_inst|rclockdiv_inst|count[28]~88 ) 
// # (GND)))
// \serialblock_inst|rclockdiv_inst|count[29]~90  = CARRY((!\serialblock_inst|rclockdiv_inst|count[28]~88 ) # (!\serialblock_inst|rclockdiv_inst|count [29]))

	.dataa(gnd),
	.datab(\serialblock_inst|rclockdiv_inst|count [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|rclockdiv_inst|count[28]~88 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[29]~89_combout ),
	.cout(\serialblock_inst|rclockdiv_inst|count[29]~90 ));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[29]~89 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|rclockdiv_inst|count[29]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N29
dffeas \serialblock_inst|rclockdiv_inst|count[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[29]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[29] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N30
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|count[30]~91 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|count[30]~91_combout  = \serialblock_inst|rclockdiv_inst|count [30] $ (!\serialblock_inst|rclockdiv_inst|count[29]~90 )

	.dataa(\serialblock_inst|rclockdiv_inst|count [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\serialblock_inst|rclockdiv_inst|count[29]~90 ),
	.combout(\serialblock_inst|rclockdiv_inst|count[30]~91_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[30]~91 .lut_mask = 16'hA5A5;
defparam \serialblock_inst|rclockdiv_inst|count[30]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N31
dffeas \serialblock_inst|rclockdiv_inst|count[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|count[30]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serialblock_inst|rclockdiv_inst|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|count[30] .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N26
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|LessThan0~3 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|LessThan0~3_combout  = (!\serialblock_inst|rclockdiv_inst|count [30] & (!\serialblock_inst|rclockdiv_inst|count [29] & (!\serialblock_inst|rclockdiv_inst|count [28] & !\serialblock_inst|rclockdiv_inst|count [27])))

	.dataa(\serialblock_inst|rclockdiv_inst|count [30]),
	.datab(\serialblock_inst|rclockdiv_inst|count [29]),
	.datac(\serialblock_inst|rclockdiv_inst|count [28]),
	.datad(\serialblock_inst|rclockdiv_inst|count [27]),
	.cin(gnd),
	.combout(\serialblock_inst|rclockdiv_inst|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|LessThan0~3 .lut_mask = 16'h0001;
defparam \serialblock_inst|rclockdiv_inst|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N10
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|internal_clock~0 (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|internal_clock~0_combout  = \serialblock_inst|rclockdiv_inst|internal_clock~q  $ ((((!\serialblock_inst|rclockdiv_inst|LessThan0~8_combout ) # (!\serialblock_inst|rclockdiv_inst|LessThan0~2_combout )) # 
// (!\serialblock_inst|rclockdiv_inst|LessThan0~3_combout )))

	.dataa(\serialblock_inst|rclockdiv_inst|LessThan0~3_combout ),
	.datab(\serialblock_inst|rclockdiv_inst|LessThan0~2_combout ),
	.datac(\serialblock_inst|rclockdiv_inst|LessThan0~8_combout ),
	.datad(\serialblock_inst|rclockdiv_inst|internal_clock~q ),
	.cin(gnd),
	.combout(\serialblock_inst|rclockdiv_inst|internal_clock~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|internal_clock~0 .lut_mask = 16'h807F;
defparam \serialblock_inst|rclockdiv_inst|internal_clock~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N6
cycloneive_lcell_comb \serialblock_inst|rclockdiv_inst|internal_clock~feeder (
// Equation(s):
// \serialblock_inst|rclockdiv_inst|internal_clock~feeder_combout  = \serialblock_inst|rclockdiv_inst|internal_clock~0_combout 

	.dataa(\serialblock_inst|rclockdiv_inst|internal_clock~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialblock_inst|rclockdiv_inst|internal_clock~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|internal_clock~feeder .lut_mask = 16'hAAAA;
defparam \serialblock_inst|rclockdiv_inst|internal_clock~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N7
dffeas \serialblock_inst|rclockdiv_inst|internal_clock (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|rclockdiv_inst|internal_clock~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|rclockdiv_inst|internal_clock~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|rclockdiv_inst|internal_clock .is_wysiwyg = "true";
defparam \serialblock_inst|rclockdiv_inst|internal_clock .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N22
cycloneive_io_ibuf \rs232_rx~input (
	.i(rs232_rx),
	.ibar(gnd),
	.o(\rs232_rx~input_o ));
// synopsys translate_off
defparam \rs232_rx~input .bus_hold = "false";
defparam \rs232_rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|rs232_rx0~feeder (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|rs232_rx0~feeder_combout  = \rs232_rx~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rs232_rx~input_o ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|rs232_rx0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rs232_rx0~feeder .lut_mask = 16'hFF00;
defparam \serialblock_inst|my_uart_top_inst|receiver|rs232_rx0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N1
dffeas \serialblock_inst|my_uart_top_inst|receiver|rs232_rx0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|receiver|rs232_rx0~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|receiver|rs232_rx0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rs232_rx0 .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|receiver|rs232_rx0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N26
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|rs232_rx1~feeder (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|rs232_rx1~feeder_combout  = \serialblock_inst|my_uart_top_inst|receiver|rs232_rx0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rs232_rx0~q ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|rs232_rx1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rs232_rx1~feeder .lut_mask = 16'hFF00;
defparam \serialblock_inst|my_uart_top_inst|receiver|rs232_rx1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N27
dffeas \serialblock_inst|my_uart_top_inst|receiver|rs232_rx1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|receiver|rs232_rx1~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|receiver|rs232_rx1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rs232_rx1 .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|receiver|rs232_rx1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|rs232_rx2~feeder (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|rs232_rx2~feeder_combout  = \serialblock_inst|my_uart_top_inst|receiver|rs232_rx1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rs232_rx1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|rs232_rx2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rs232_rx2~feeder .lut_mask = 16'hF0F0;
defparam \serialblock_inst|my_uart_top_inst|receiver|rs232_rx2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N29
dffeas \serialblock_inst|my_uart_top_inst|receiver|rs232_rx2 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|receiver|rs232_rx2~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|receiver|rs232_rx2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rs232_rx2 .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|receiver|rs232_rx2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N30
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|rs232_rx3~feeder (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|rs232_rx3~feeder_combout  = \serialblock_inst|my_uart_top_inst|receiver|rs232_rx2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rs232_rx2~q ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|rs232_rx3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rs232_rx3~feeder .lut_mask = 16'hFF00;
defparam \serialblock_inst|my_uart_top_inst|receiver|rs232_rx3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N31
dffeas \serialblock_inst|my_uart_top_inst|receiver|rs232_rx3 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|receiver|rs232_rx3~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|receiver|rs232_rx3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rs232_rx3 .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|receiver|rs232_rx3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|neg_rs232_rx~0 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|neg_rs232_rx~0_combout  = (\serialblock_inst|my_uart_top_inst|receiver|rs232_rx3~q  & (\serialblock_inst|my_uart_top_inst|receiver|rs232_rx2~q  & (!\serialblock_inst|my_uart_top_inst|receiver|rs232_rx1~q  & 
// !\serialblock_inst|my_uart_top_inst|receiver|rs232_rx0~q )))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rs232_rx3~q ),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|rs232_rx2~q ),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rs232_rx1~q ),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rs232_rx0~q ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|neg_rs232_rx~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|neg_rs232_rx~0 .lut_mask = 16'h0008;
defparam \serialblock_inst|my_uart_top_inst|receiver|neg_rs232_rx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_rx|cnt[0]~13 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_rx|cnt[0]~13_combout  = \serialblock_inst|my_uart_top_inst|speed_rx|cnt [0] $ (VCC)
// \serialblock_inst|my_uart_top_inst|speed_rx|cnt[0]~14  = CARRY(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [0])

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[0]~13_combout ),
	.cout(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[0]~14 ));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[0]~13 .lut_mask = 16'h33CC;
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|bps_start_r~0 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|bps_start_r~0_combout  = (\serialblock_inst|my_uart_top_inst|receiver|neg_rs232_rx~0_combout ) # ((\serialblock_inst|my_uart_top_inst|receiver|Equal0~0_combout  & 
// \serialblock_inst|my_uart_top_inst|receiver|bps_start_r~q ))

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|Equal0~0_combout ),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|bps_start_r~q ),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|neg_rs232_rx~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|bps_start_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|bps_start_r~0 .lut_mask = 16'hFFC0;
defparam \serialblock_inst|my_uart_top_inst|receiver|bps_start_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N17
dffeas \serialblock_inst|my_uart_top_inst|receiver|bps_start_r (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|receiver|bps_start_r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|receiver|bps_start_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|bps_start_r .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|receiver|bps_start_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_rx|Equal0~0 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_rx|Equal0~0_combout  = (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt [8] & (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt [7] & (\serialblock_inst|my_uart_top_inst|speed_rx|cnt [1] & 
// \serialblock_inst|my_uart_top_inst|speed_rx|cnt [0])))

	.dataa(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [8]),
	.datab(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [7]),
	.datac(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [1]),
	.datad(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [0]),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|speed_rx|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|Equal0~0 .lut_mask = 16'h1000;
defparam \serialblock_inst|my_uart_top_inst|speed_rx|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_rx|Equal0~1 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_rx|Equal0~1_combout  = (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt [5] & (\serialblock_inst|my_uart_top_inst|speed_rx|cnt [4] & (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt [3] & 
// \serialblock_inst|my_uart_top_inst|speed_rx|cnt [2])))

	.dataa(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [5]),
	.datab(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [4]),
	.datac(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [3]),
	.datad(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [2]),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|speed_rx|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|Equal0~1 .lut_mask = 16'h0400;
defparam \serialblock_inst|my_uart_top_inst|speed_rx|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_rx|cnt[11]~35 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_rx|cnt[11]~35_combout  = (\serialblock_inst|my_uart_top_inst|speed_rx|cnt [11] & (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt[10]~34 )) # (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt [11] & 
// ((\serialblock_inst|my_uart_top_inst|speed_rx|cnt[10]~34 ) # (GND)))
// \serialblock_inst|my_uart_top_inst|speed_rx|cnt[11]~36  = CARRY((!\serialblock_inst|my_uart_top_inst|speed_rx|cnt[10]~34 ) # (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt [11]))

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[10]~34 ),
	.combout(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[11]~35_combout ),
	.cout(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[11]~36 ));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[11]~35 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_rx|cnt[12]~37 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_rx|cnt[12]~37_combout  = \serialblock_inst|my_uart_top_inst|speed_rx|cnt [12] $ (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt[11]~36 )

	.dataa(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[11]~36 ),
	.combout(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[12]~37 .lut_mask = 16'hA5A5;
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N27
dffeas \serialblock_inst|my_uart_top_inst|speed_rx|cnt[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[12]~37_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\serialblock_inst|my_uart_top_inst|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[12] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_rx|Equal0~2 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_rx|Equal0~2_combout  = (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt [9] & (\serialblock_inst|my_uart_top_inst|speed_rx|cnt [10] & (\serialblock_inst|my_uart_top_inst|speed_rx|cnt [6] & 
// !\serialblock_inst|my_uart_top_inst|speed_rx|cnt [11])))

	.dataa(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [9]),
	.datab(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [10]),
	.datac(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [6]),
	.datad(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [11]),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|speed_rx|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|Equal0~2 .lut_mask = 16'h0040;
defparam \serialblock_inst|my_uart_top_inst|speed_rx|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_rx|Equal0~3 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_rx|Equal0~3_combout  = (\serialblock_inst|my_uart_top_inst|speed_rx|cnt [12] & \serialblock_inst|my_uart_top_inst|speed_rx|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [12]),
	.datad(\serialblock_inst|my_uart_top_inst|speed_rx|Equal0~2_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|speed_rx|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|Equal0~3 .lut_mask = 16'hF000;
defparam \serialblock_inst|my_uart_top_inst|speed_rx|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_rx|process_0~0 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_rx|process_0~0_combout  = ((\serialblock_inst|my_uart_top_inst|speed_rx|Equal0~0_combout  & (\serialblock_inst|my_uart_top_inst|speed_rx|Equal0~1_combout  & 
// \serialblock_inst|my_uart_top_inst|speed_rx|Equal0~3_combout ))) # (!\serialblock_inst|my_uart_top_inst|receiver|bps_start_r~q )

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|bps_start_r~q ),
	.datab(\serialblock_inst|my_uart_top_inst|speed_rx|Equal0~0_combout ),
	.datac(\serialblock_inst|my_uart_top_inst|speed_rx|Equal0~1_combout ),
	.datad(\serialblock_inst|my_uart_top_inst|speed_rx|Equal0~3_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|speed_rx|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|process_0~0 .lut_mask = 16'hD555;
defparam \serialblock_inst|my_uart_top_inst|speed_rx|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N3
dffeas \serialblock_inst|my_uart_top_inst|speed_rx|cnt[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[0]~13_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\serialblock_inst|my_uart_top_inst|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[0] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_rx|cnt[1]~15 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_rx|cnt[1]~15_combout  = (\serialblock_inst|my_uart_top_inst|speed_rx|cnt [1] & (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt[0]~14 )) # (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt [1] & 
// ((\serialblock_inst|my_uart_top_inst|speed_rx|cnt[0]~14 ) # (GND)))
// \serialblock_inst|my_uart_top_inst|speed_rx|cnt[1]~16  = CARRY((!\serialblock_inst|my_uart_top_inst|speed_rx|cnt[0]~14 ) # (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt [1]))

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[0]~14 ),
	.combout(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[1]~15_combout ),
	.cout(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[1]~16 ));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[1]~15 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N5
dffeas \serialblock_inst|my_uart_top_inst|speed_rx|cnt[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[1]~15_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\serialblock_inst|my_uart_top_inst|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[1] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_rx|cnt[2]~17 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_rx|cnt[2]~17_combout  = (\serialblock_inst|my_uart_top_inst|speed_rx|cnt [2] & (\serialblock_inst|my_uart_top_inst|speed_rx|cnt[1]~16  $ (GND))) # (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt [2] & 
// (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt[1]~16  & VCC))
// \serialblock_inst|my_uart_top_inst|speed_rx|cnt[2]~18  = CARRY((\serialblock_inst|my_uart_top_inst|speed_rx|cnt [2] & !\serialblock_inst|my_uart_top_inst|speed_rx|cnt[1]~16 ))

	.dataa(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[1]~16 ),
	.combout(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[2]~17_combout ),
	.cout(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[2]~18 ));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[2]~17 .lut_mask = 16'hA50A;
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N7
dffeas \serialblock_inst|my_uart_top_inst|speed_rx|cnt[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[2]~17_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\serialblock_inst|my_uart_top_inst|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[2] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_rx|cnt[3]~19 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_rx|cnt[3]~19_combout  = (\serialblock_inst|my_uart_top_inst|speed_rx|cnt [3] & (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt[2]~18 )) # (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt [3] & 
// ((\serialblock_inst|my_uart_top_inst|speed_rx|cnt[2]~18 ) # (GND)))
// \serialblock_inst|my_uart_top_inst|speed_rx|cnt[3]~20  = CARRY((!\serialblock_inst|my_uart_top_inst|speed_rx|cnt[2]~18 ) # (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt [3]))

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[2]~18 ),
	.combout(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[3]~19_combout ),
	.cout(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[3]~20 ));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[3]~19 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N9
dffeas \serialblock_inst|my_uart_top_inst|speed_rx|cnt[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[3]~19_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\serialblock_inst|my_uart_top_inst|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[3] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_rx|cnt[4]~21 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_rx|cnt[4]~21_combout  = (\serialblock_inst|my_uart_top_inst|speed_rx|cnt [4] & (\serialblock_inst|my_uart_top_inst|speed_rx|cnt[3]~20  $ (GND))) # (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt [4] & 
// (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt[3]~20  & VCC))
// \serialblock_inst|my_uart_top_inst|speed_rx|cnt[4]~22  = CARRY((\serialblock_inst|my_uart_top_inst|speed_rx|cnt [4] & !\serialblock_inst|my_uart_top_inst|speed_rx|cnt[3]~20 ))

	.dataa(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[3]~20 ),
	.combout(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[4]~21_combout ),
	.cout(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[4]~22 ));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[4]~21 .lut_mask = 16'hA50A;
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N11
dffeas \serialblock_inst|my_uart_top_inst|speed_rx|cnt[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[4]~21_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\serialblock_inst|my_uart_top_inst|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[4] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_rx|cnt[5]~23 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_rx|cnt[5]~23_combout  = (\serialblock_inst|my_uart_top_inst|speed_rx|cnt [5] & (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt[4]~22 )) # (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt [5] & 
// ((\serialblock_inst|my_uart_top_inst|speed_rx|cnt[4]~22 ) # (GND)))
// \serialblock_inst|my_uart_top_inst|speed_rx|cnt[5]~24  = CARRY((!\serialblock_inst|my_uart_top_inst|speed_rx|cnt[4]~22 ) # (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt [5]))

	.dataa(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[4]~22 ),
	.combout(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[5]~23_combout ),
	.cout(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[5]~24 ));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[5]~23 .lut_mask = 16'h5A5F;
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N13
dffeas \serialblock_inst|my_uart_top_inst|speed_rx|cnt[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[5]~23_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\serialblock_inst|my_uart_top_inst|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[5] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_rx|cnt[6]~25 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_rx|cnt[6]~25_combout  = (\serialblock_inst|my_uart_top_inst|speed_rx|cnt [6] & (\serialblock_inst|my_uart_top_inst|speed_rx|cnt[5]~24  $ (GND))) # (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt [6] & 
// (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt[5]~24  & VCC))
// \serialblock_inst|my_uart_top_inst|speed_rx|cnt[6]~26  = CARRY((\serialblock_inst|my_uart_top_inst|speed_rx|cnt [6] & !\serialblock_inst|my_uart_top_inst|speed_rx|cnt[5]~24 ))

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[5]~24 ),
	.combout(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[6]~25_combout ),
	.cout(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[6]~26 ));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[6]~25 .lut_mask = 16'hC30C;
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N15
dffeas \serialblock_inst|my_uart_top_inst|speed_rx|cnt[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[6]~25_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\serialblock_inst|my_uart_top_inst|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[6] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_rx|cnt[7]~27 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_rx|cnt[7]~27_combout  = (\serialblock_inst|my_uart_top_inst|speed_rx|cnt [7] & (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt[6]~26 )) # (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt [7] & 
// ((\serialblock_inst|my_uart_top_inst|speed_rx|cnt[6]~26 ) # (GND)))
// \serialblock_inst|my_uart_top_inst|speed_rx|cnt[7]~28  = CARRY((!\serialblock_inst|my_uart_top_inst|speed_rx|cnt[6]~26 ) # (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt [7]))

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[6]~26 ),
	.combout(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[7]~27_combout ),
	.cout(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[7]~28 ));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[7]~27 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N17
dffeas \serialblock_inst|my_uart_top_inst|speed_rx|cnt[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[7]~27_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\serialblock_inst|my_uart_top_inst|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[7] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_rx|cnt[8]~29 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_rx|cnt[8]~29_combout  = (\serialblock_inst|my_uart_top_inst|speed_rx|cnt [8] & (\serialblock_inst|my_uart_top_inst|speed_rx|cnt[7]~28  $ (GND))) # (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt [8] & 
// (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt[7]~28  & VCC))
// \serialblock_inst|my_uart_top_inst|speed_rx|cnt[8]~30  = CARRY((\serialblock_inst|my_uart_top_inst|speed_rx|cnt [8] & !\serialblock_inst|my_uart_top_inst|speed_rx|cnt[7]~28 ))

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[7]~28 ),
	.combout(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[8]~29_combout ),
	.cout(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[8]~30 ));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[8]~29 .lut_mask = 16'hC30C;
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N19
dffeas \serialblock_inst|my_uart_top_inst|speed_rx|cnt[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[8]~29_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\serialblock_inst|my_uart_top_inst|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[8] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_rx|cnt[9]~31 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_rx|cnt[9]~31_combout  = (\serialblock_inst|my_uart_top_inst|speed_rx|cnt [9] & (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt[8]~30 )) # (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt [9] & 
// ((\serialblock_inst|my_uart_top_inst|speed_rx|cnt[8]~30 ) # (GND)))
// \serialblock_inst|my_uart_top_inst|speed_rx|cnt[9]~32  = CARRY((!\serialblock_inst|my_uart_top_inst|speed_rx|cnt[8]~30 ) # (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt [9]))

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[8]~30 ),
	.combout(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[9]~31_combout ),
	.cout(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[9]~32 ));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[9]~31 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N21
dffeas \serialblock_inst|my_uart_top_inst|speed_rx|cnt[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[9]~31_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\serialblock_inst|my_uart_top_inst|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[9] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_rx|cnt[10]~33 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_rx|cnt[10]~33_combout  = (\serialblock_inst|my_uart_top_inst|speed_rx|cnt [10] & (\serialblock_inst|my_uart_top_inst|speed_rx|cnt[9]~32  $ (GND))) # (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt [10] & 
// (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt[9]~32  & VCC))
// \serialblock_inst|my_uart_top_inst|speed_rx|cnt[10]~34  = CARRY((\serialblock_inst|my_uart_top_inst|speed_rx|cnt [10] & !\serialblock_inst|my_uart_top_inst|speed_rx|cnt[9]~32 ))

	.dataa(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[9]~32 ),
	.combout(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[10]~33_combout ),
	.cout(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[10]~34 ));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[10]~33 .lut_mask = 16'hA50A;
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N23
dffeas \serialblock_inst|my_uart_top_inst|speed_rx|cnt[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[10]~33_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\serialblock_inst|my_uart_top_inst|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[10] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N25
dffeas \serialblock_inst|my_uart_top_inst|speed_rx|cnt[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|speed_rx|cnt[11]~35_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\serialblock_inst|my_uart_top_inst|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[11] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|speed_rx|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_rx|process_1~2 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_rx|process_1~2_combout  = (\serialblock_inst|my_uart_top_inst|speed_rx|cnt [11] & !\serialblock_inst|my_uart_top_inst|speed_rx|cnt [12])

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [11]),
	.datac(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|speed_rx|process_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|process_1~2 .lut_mask = 16'h0C0C;
defparam \serialblock_inst|my_uart_top_inst|speed_rx|process_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_rx|process_1~1 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_rx|process_1~1_combout  = (\serialblock_inst|my_uart_top_inst|speed_rx|cnt [9] & (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt [6] & (\serialblock_inst|my_uart_top_inst|speed_rx|cnt [5] & 
// !\serialblock_inst|my_uart_top_inst|speed_rx|cnt [10])))

	.dataa(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [9]),
	.datab(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [6]),
	.datac(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [5]),
	.datad(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [10]),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|speed_rx|process_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|process_1~1 .lut_mask = 16'h0020;
defparam \serialblock_inst|my_uart_top_inst|speed_rx|process_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_rx|process_1~0 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_rx|process_1~0_combout  = (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt [2] & (!\serialblock_inst|my_uart_top_inst|speed_rx|cnt [4] & (\serialblock_inst|my_uart_top_inst|speed_rx|cnt [3] & 
// \serialblock_inst|my_uart_top_inst|receiver|bps_start_r~q )))

	.dataa(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [2]),
	.datab(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [4]),
	.datac(\serialblock_inst|my_uart_top_inst|speed_rx|cnt [3]),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|bps_start_r~q ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|speed_rx|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|process_1~0 .lut_mask = 16'h1000;
defparam \serialblock_inst|my_uart_top_inst|speed_rx|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_rx|process_1~3 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_rx|process_1~3_combout  = (\serialblock_inst|my_uart_top_inst|speed_rx|process_1~2_combout  & (\serialblock_inst|my_uart_top_inst|speed_rx|process_1~1_combout  & 
// (\serialblock_inst|my_uart_top_inst|speed_rx|Equal0~0_combout  & \serialblock_inst|my_uart_top_inst|speed_rx|process_1~0_combout )))

	.dataa(\serialblock_inst|my_uart_top_inst|speed_rx|process_1~2_combout ),
	.datab(\serialblock_inst|my_uart_top_inst|speed_rx|process_1~1_combout ),
	.datac(\serialblock_inst|my_uart_top_inst|speed_rx|Equal0~0_combout ),
	.datad(\serialblock_inst|my_uart_top_inst|speed_rx|process_1~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|speed_rx|process_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|process_1~3 .lut_mask = 16'h8000;
defparam \serialblock_inst|my_uart_top_inst|speed_rx|process_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N11
dffeas \serialblock_inst|my_uart_top_inst|speed_rx|clk_bps_r (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|speed_rx|process_1~3_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|speed_rx|clk_bps_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_rx|clk_bps_r .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|speed_rx|clk_bps_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|num[0]~2 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|num[0]~2_combout  = \serialblock_inst|my_uart_top_inst|receiver|num [0] $ (((\serialblock_inst|my_uart_top_inst|speed_rx|clk_bps_r~q  & \serialblock_inst|my_uart_top_inst|receiver|rx_int_i~q )))

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|speed_rx|clk_bps_r~q ),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|num [0]),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_int_i~q ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|num[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|num[0]~2 .lut_mask = 16'h3CF0;
defparam \serialblock_inst|my_uart_top_inst|receiver|num[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N31
dffeas \serialblock_inst|my_uart_top_inst|receiver|num[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|receiver|num[0]~2_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|receiver|num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|num[0] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|receiver|num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|num[3]~0 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|num[3]~0_combout  = (\serialblock_inst|my_uart_top_inst|receiver|rx_int_i~q  & ((\serialblock_inst|my_uart_top_inst|speed_rx|clk_bps_r~q ) # (!\serialblock_inst|my_uart_top_inst|receiver|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|rx_int_i~q ),
	.datac(\serialblock_inst|my_uart_top_inst|speed_rx|clk_bps_r~q ),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|Equal0~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|num[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|num[3]~0 .lut_mask = 16'hC0CC;
defparam \serialblock_inst|my_uart_top_inst|receiver|num[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|num[1]~3 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|num[1]~3_combout  = (\serialblock_inst|my_uart_top_inst|receiver|num[3]~0_combout  & (\serialblock_inst|my_uart_top_inst|speed_rx|clk_bps_r~q  & (\serialblock_inst|my_uart_top_inst|receiver|num [0] $ 
// (\serialblock_inst|my_uart_top_inst|receiver|num [1])))) # (!\serialblock_inst|my_uart_top_inst|receiver|num[3]~0_combout  & (((\serialblock_inst|my_uart_top_inst|receiver|num [1]))))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|num [0]),
	.datab(\serialblock_inst|my_uart_top_inst|speed_rx|clk_bps_r~q ),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|num [1]),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|num[3]~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|num[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|num[1]~3 .lut_mask = 16'h48F0;
defparam \serialblock_inst|my_uart_top_inst|receiver|num[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N29
dffeas \serialblock_inst|my_uart_top_inst|receiver|num[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|receiver|num[1]~3_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|receiver|num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|num[1] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|receiver|num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|Add0~0 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|Add0~0_combout  = \serialblock_inst|my_uart_top_inst|receiver|num [2] $ (((\serialblock_inst|my_uart_top_inst|receiver|num [0] & \serialblock_inst|my_uart_top_inst|receiver|num [1])))

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|num [2]),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|num [0]),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|num [1]),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|Add0~0 .lut_mask = 16'h3CCC;
defparam \serialblock_inst|my_uart_top_inst|receiver|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|num[2]~1 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|num[2]~1_combout  = (\serialblock_inst|my_uart_top_inst|receiver|num[3]~0_combout  & (\serialblock_inst|my_uart_top_inst|receiver|Add0~0_combout  & (\serialblock_inst|my_uart_top_inst|speed_rx|clk_bps_r~q ))) # 
// (!\serialblock_inst|my_uart_top_inst|receiver|num[3]~0_combout  & (((\serialblock_inst|my_uart_top_inst|receiver|num [2]))))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|Add0~0_combout ),
	.datab(\serialblock_inst|my_uart_top_inst|speed_rx|clk_bps_r~q ),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|num [2]),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|num[3]~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|num[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|num[2]~1 .lut_mask = 16'h88F0;
defparam \serialblock_inst|my_uart_top_inst|receiver|num[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N25
dffeas \serialblock_inst|my_uart_top_inst|receiver|num[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|receiver|num[2]~1_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|receiver|num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|num[2] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|receiver|num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|Add0~1 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|Add0~1_combout  = \serialblock_inst|my_uart_top_inst|receiver|num [3] $ (((\serialblock_inst|my_uart_top_inst|receiver|num [0] & (\serialblock_inst|my_uart_top_inst|receiver|num [2] & 
// \serialblock_inst|my_uart_top_inst|receiver|num [1]))))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|num [0]),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|num [2]),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|num [3]),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|num [1]),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|Add0~1 .lut_mask = 16'h78F0;
defparam \serialblock_inst|my_uart_top_inst|receiver|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|num[3]~4 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|num[3]~4_combout  = (\serialblock_inst|my_uart_top_inst|receiver|num[3]~0_combout  & (\serialblock_inst|my_uart_top_inst|receiver|Add0~1_combout  & (\serialblock_inst|my_uart_top_inst|speed_rx|clk_bps_r~q ))) # 
// (!\serialblock_inst|my_uart_top_inst|receiver|num[3]~0_combout  & (((\serialblock_inst|my_uart_top_inst|receiver|num [3]))))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|Add0~1_combout ),
	.datab(\serialblock_inst|my_uart_top_inst|speed_rx|clk_bps_r~q ),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|num [3]),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|num[3]~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|num[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|num[3]~4 .lut_mask = 16'h88F0;
defparam \serialblock_inst|my_uart_top_inst|receiver|num[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N7
dffeas \serialblock_inst|my_uart_top_inst|receiver|num[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|receiver|num[3]~4_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|receiver|num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|num[3] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|receiver|num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|Equal0~0 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|Equal0~0_combout  = ((\serialblock_inst|my_uart_top_inst|receiver|num [2]) # ((\serialblock_inst|my_uart_top_inst|receiver|num [0]) # (!\serialblock_inst|my_uart_top_inst|receiver|num [3]))) # 
// (!\serialblock_inst|my_uart_top_inst|receiver|num [1])

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|num [1]),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|num [2]),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|num [0]),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|num [3]),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|Equal0~0 .lut_mask = 16'hFDFF;
defparam \serialblock_inst|my_uart_top_inst|receiver|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N12
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|rx_int_i~0 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|rx_int_i~0_combout  = (\serialblock_inst|my_uart_top_inst|receiver|neg_rs232_rx~0_combout ) # ((\serialblock_inst|my_uart_top_inst|receiver|rx_int_i~q  & 
// \serialblock_inst|my_uart_top_inst|receiver|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|neg_rs232_rx~0_combout ),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_int_i~q ),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|Equal0~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|rx_int_i~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_int_i~0 .lut_mask = 16'hFCCC;
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_int_i~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N4
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|rx_int_i~feeder (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|rx_int_i~feeder_combout  = \serialblock_inst|my_uart_top_inst|receiver|rx_int_i~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_int_i~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|rx_int_i~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_int_i~feeder .lut_mask = 16'hF0F0;
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_int_i~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N5
dffeas \serialblock_inst|my_uart_top_inst|receiver|rx_int_i (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|receiver|rx_int_i~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|receiver|rx_int_i~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_int_i .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_int_i .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N13
dffeas \serialblock_inst|receive_c (
	.clk(\serialblock_inst|rclockdiv_inst|internal_clock~q ),
	.d(gnd),
	.asdata(\serialblock_inst|my_uart_top_inst|receiver|rx_int_i~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|receive_c~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|receive_c .is_wysiwyg = "true";
defparam \serialblock_inst|receive_c .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
cycloneive_lcell_comb \serialblock_inst|reader_controller~1 (
// Equation(s):
// \serialblock_inst|reader_controller~1_combout  = (!\serialblock_inst|my_uart_top_inst|receiver|rx_int_i~q  & !\serialblock_inst|receive_c~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_int_i~q ),
	.datad(\serialblock_inst|receive_c~q ),
	.cin(gnd),
	.combout(\serialblock_inst|reader_controller~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|reader_controller~1 .lut_mask = 16'h000F;
defparam \serialblock_inst|reader_controller~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N29
dffeas \serialblock_inst|reader_finish (
	.clk(\serialblock_inst|rclockdiv_inst|internal_clock~q ),
	.d(\serialblock_inst|reader_controller~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|reader_finish~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|reader_finish .is_wysiwyg = "true";
defparam \serialblock_inst|reader_finish .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N22
cycloneive_lcell_comb \serialblock_inst|reader_start~0 (
// Equation(s):
// \serialblock_inst|reader_start~0_combout  = (\serialblock_inst|my_uart_top_inst|receiver|rx_int_i~q  & (\serialblock_inst|reader_start~q )) # (!\serialblock_inst|my_uart_top_inst|receiver|rx_int_i~q  & ((\serialblock_inst|receive_c~q )))

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|rx_int_i~q ),
	.datac(\serialblock_inst|reader_start~q ),
	.datad(\serialblock_inst|receive_c~q ),
	.cin(gnd),
	.combout(\serialblock_inst|reader_start~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|reader_start~0 .lut_mask = 16'hF3C0;
defparam \serialblock_inst|reader_start~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N23
dffeas \serialblock_inst|reader_start (
	.clk(\serialblock_inst|rclockdiv_inst|internal_clock~q ),
	.d(\serialblock_inst|reader_start~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|reader_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|reader_start .is_wysiwyg = "true";
defparam \serialblock_inst|reader_start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[2]~3 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[2]~3_combout  = (\serialblock_inst|my_uart_top_inst|receiver|num [0] & !\serialblock_inst|my_uart_top_inst|receiver|num [2])

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|num [0]),
	.datac(gnd),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|num [2]),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[2]~3 .lut_mask = 16'h00CC;
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~0 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~0_combout  = (!\serialblock_inst|my_uart_top_inst|receiver|num [3] & (\serialblock_inst|my_uart_top_inst|receiver|num [1] & (\serialblock_inst|my_uart_top_inst|speed_rx|clk_bps_r~q  & 
// \serialblock_inst|my_uart_top_inst|receiver|rx_int_i~q )))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|num [3]),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|num [1]),
	.datac(\serialblock_inst|my_uart_top_inst|speed_rx|clk_bps_r~q ),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_int_i~q ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~0 .lut_mask = 16'h4000;
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[2]~4 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[2]~4_combout  = (\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[2]~3_combout  & ((\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~0_combout  & ((\rs232_rx~input_o ))) # 
// (!\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~0_combout  & (\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [2])))) # (!\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[2]~3_combout  & 
// (\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [2]))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [2]),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[2]~3_combout ),
	.datac(\rs232_rx~input_o ),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[2]~4 .lut_mask = 16'hE2AA;
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N3
dffeas \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[2]~4_combout ),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[2] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[0]~0 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[0]~0_combout  = (!\serialblock_inst|my_uart_top_inst|receiver|Equal0~0_combout  & (!\serialblock_inst|my_uart_top_inst|speed_rx|clk_bps_r~q  & \serialblock_inst|my_uart_top_inst|receiver|rx_int_i~q ))

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|Equal0~0_combout ),
	.datac(\serialblock_inst|my_uart_top_inst|speed_rx|clk_bps_r~q ),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_int_i~q ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[0]~0 .lut_mask = 16'h0300;
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N15
dffeas \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[2] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [2]),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[2] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[1]~14 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[1]~14_combout  = (!\serialblock_inst|my_uart_top_inst|receiver|num [0] & !\serialblock_inst|my_uart_top_inst|receiver|num [2])

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|num [0]),
	.datac(gnd),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|num [2]),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[1]~14 .lut_mask = 16'h0033;
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[1]~15 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[1]~15_combout  = (\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[1]~14_combout  & ((\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~0_combout  & ((\rs232_rx~input_o ))) # 
// (!\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~0_combout  & (\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [1])))) # (!\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[1]~14_combout  & 
// (\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [1]))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [1]),
	.datab(\rs232_rx~input_o ),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[1]~14_combout ),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[1]~15 .lut_mask = 16'hCAAA;
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N9
dffeas \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[1]~15_combout ),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[1] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N9
dffeas \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[1] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [1]),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[1] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~1 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~1_combout  = (\serialblock_inst|my_uart_top_inst|receiver|num [2] & \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~0_combout )

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|num [2]),
	.datac(gnd),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~1 .lut_mask = 16'hCC00;
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~2 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~2_combout  = (\serialblock_inst|my_uart_top_inst|receiver|num [0] & ((\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~1_combout  & ((\rs232_rx~input_o ))) # 
// (!\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~1_combout  & (\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [6])))) # (!\serialblock_inst|my_uart_top_inst|receiver|num [0] & 
// (\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [6]))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [6]),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|num [0]),
	.datac(\rs232_rx~input_o ),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~1_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~2 .lut_mask = 16'hE2AA;
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N21
dffeas \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~2_combout ),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N23
dffeas \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[6] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [6]),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[6] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0]~5 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0]~5_combout  = (!\serialblock_inst|my_uart_top_inst|receiver|num [1] & (\serialblock_inst|my_uart_top_inst|speed_rx|clk_bps_r~q  & (!\serialblock_inst|my_uart_top_inst|receiver|num [3] & 
// \serialblock_inst|my_uart_top_inst|receiver|rx_int_i~q )))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|num [1]),
	.datab(\serialblock_inst|my_uart_top_inst|speed_rx|clk_bps_r~q ),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|num [3]),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_int_i~q ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0]~5 .lut_mask = 16'h0400;
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4]~6 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4]~6_combout  = (\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0]~5_combout  & \serialblock_inst|my_uart_top_inst|receiver|num [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0]~5_combout ),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|num [2]),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4]~6 .lut_mask = 16'hF000;
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4]~13 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4]~13_combout  = (\serialblock_inst|my_uart_top_inst|receiver|num [0] & ((\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4]~6_combout  & ((\rs232_rx~input_o ))) # 
// (!\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4]~6_combout  & (\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [4])))) # (!\serialblock_inst|my_uart_top_inst|receiver|num [0] & 
// (\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [4]))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [4]),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|num [0]),
	.datac(\rs232_rx~input_o ),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4]~6_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4]~13 .lut_mask = 16'hE2AA;
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4]~feeder (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4]~feeder_combout  = \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4]~13_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4]~feeder .lut_mask = 16'hFF00;
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N31
dffeas \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N11
dffeas \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[4] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [4]),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[4] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[3]~7 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[3]~7_combout  = (\serialblock_inst|my_uart_top_inst|receiver|num [0] & (\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [3])) # (!\serialblock_inst|my_uart_top_inst|receiver|num [0] & 
// ((\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4]~6_combout  & ((\rs232_rx~input_o ))) # (!\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4]~6_combout  & (\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [3]))))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [3]),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|num [0]),
	.datac(\rs232_rx~input_o ),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[4]~6_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[3]~7 .lut_mask = 16'hB8AA;
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[3]~feeder (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[3]~feeder_combout  = \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[3]~7_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[3]~feeder .lut_mask = 16'hFF00;
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N13
dffeas \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[3] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N31
dffeas \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[3] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [3]),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[3] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[7]~11 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[7]~11_combout  = (\serialblock_inst|my_uart_top_inst|receiver|num [3] & (!\serialblock_inst|my_uart_top_inst|receiver|num [2] & (!\serialblock_inst|my_uart_top_inst|receiver|num [0] & 
// !\serialblock_inst|my_uart_top_inst|receiver|num [1])))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|num [3]),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|num [2]),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|num [0]),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|num [1]),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[7]~11 .lut_mask = 16'h0002;
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[7]~10 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[7]~10_combout  = (\serialblock_inst|my_uart_top_inst|speed_rx|clk_bps_r~q  & \serialblock_inst|my_uart_top_inst|receiver|rx_int_i~q )

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|speed_rx|clk_bps_r~q ),
	.datac(gnd),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_int_i~q ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[7]~10 .lut_mask = 16'hCC00;
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[7]~12 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[7]~12_combout  = (\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[7]~11_combout  & ((\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[7]~10_combout  & ((\rs232_rx~input_o ))) # 
// (!\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[7]~10_combout  & (\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [7])))) # (!\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[7]~11_combout  & 
// (\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [7]))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [7]),
	.datab(\rs232_rx~input_o ),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[7]~11_combout ),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[7]~10_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[7]~12 .lut_mask = 16'hCAAA;
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N23
dffeas \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[7]~12_combout ),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[7] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N5
dffeas \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[7] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [7]),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[7] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[5]~8 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[5]~8_combout  = (\serialblock_inst|my_uart_top_inst|receiver|num [0] & (\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [5])) # (!\serialblock_inst|my_uart_top_inst|receiver|num [0] & 
// ((\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~1_combout  & ((\rs232_rx~input_o ))) # (!\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~1_combout  & (\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [5]))))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [5]),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|num [0]),
	.datac(\rs232_rx~input_o ),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[6]~1_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[5]~8 .lut_mask = 16'hB8AA;
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[5]~feeder (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[5]~feeder_combout  = \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[5]~8_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[5]~feeder .lut_mask = 16'hFF00;
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N19
dffeas \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[5] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N7
dffeas \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[5] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [5]),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[5] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_fsm~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_fsm~0_combout  = (!\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [3] & (!\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [7] & \serialblock_inst|my_uart_top_inst|receiver|rx_data_r [5]))

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [3]),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [7]),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [5]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_fsm~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_fsm~0 .lut_mask = 16'h0300;
defparam \serialblock_inst|serialreader_inst|reader_fsm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N16
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal2~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal2~0_combout  = (\serialblock_inst|serialreader_inst|reader_fsm~0_combout  & (!\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6] & !\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2]))

	.dataa(gnd),
	.datab(\serialblock_inst|serialreader_inst|reader_fsm~0_combout ),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6]),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal2~0 .lut_mask = 16'h000C;
defparam \serialblock_inst|serialreader_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0]~9 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0]~9_combout  = (\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0]~5_combout  & ((\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[2]~3_combout  & ((\rs232_rx~input_o ))) # 
// (!\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[2]~3_combout  & (\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [0])))) # (!\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0]~5_combout  & 
// (\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [0]))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0]~5_combout ),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [0]),
	.datac(\rs232_rx~input_o ),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[2]~3_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0]~9 .lut_mask = 16'hE4CC;
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0]~feeder (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0]~feeder_combout  = \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0]~9_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0]~feeder .lut_mask = 16'hFF00;
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N1
dffeas \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_temp_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N3
dffeas \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[0] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\serialblock_inst|my_uart_top_inst|receiver|rx_temp_data [0]),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[0] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|receiver|rx_data_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N10
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal2~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal2~1_combout  = (!\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [4] & (\serialblock_inst|serialreader_inst|Equal2~0_combout  & (!\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [0] & 
// !\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1])))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [4]),
	.datab(\serialblock_inst|serialreader_inst|Equal2~0_combout ),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [0]),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal2~1 .lut_mask = 16'h0004;
defparam \serialblock_inst|serialreader_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N14
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|done_data~4 (
// Equation(s):
// \serialblock_inst|serialreader_inst|done_data~4_combout  = (\serialblock_inst|serialreader_inst|c_state.read_data~q  & !\serialblock_inst|serialreader_inst|Equal10~0_combout )

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|Equal10~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|done_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|done_data~4 .lut_mask = 16'h0A0A;
defparam \serialblock_inst|serialreader_inst|done_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal9~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal9~0_combout  = (!\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2] & (!\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6] & !\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [4]))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2]),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6]),
	.datac(gnd),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [4]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal9~0 .lut_mask = 16'h0011;
defparam \serialblock_inst|serialreader_inst|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal9~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal9~1_combout  = (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1] & (\serialblock_inst|serialreader_inst|reader_fsm~0_combout  & (\serialblock_inst|serialreader_inst|Equal9~0_combout  & 
// !\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [0])))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1]),
	.datab(\serialblock_inst|serialreader_inst|reader_fsm~0_combout ),
	.datac(\serialblock_inst|serialreader_inst|Equal9~0_combout ),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [0]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal9~1 .lut_mask = 16'h0080;
defparam \serialblock_inst|serialreader_inst|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector159~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector159~0_combout  = (\serialblock_inst|serialreader_inst|c_state.read_data~q  & (!\serialblock_inst|serialreader_inst|Equal9~1_combout  & !\serialblock_inst|serialreader_inst|Equal10~0_combout ))

	.dataa(gnd),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datac(\serialblock_inst|serialreader_inst|Equal9~1_combout ),
	.datad(\serialblock_inst|serialreader_inst|Equal10~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector159~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector159~0 .lut_mask = 16'h000C;
defparam \serialblock_inst|serialreader_inst|Selector159~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector159~4 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector159~4_combout  = (\serialblock_inst|serialreader_inst|Equal2~1_combout  & \serialblock_inst|serialreader_inst|c_state.read_whitekey~q )

	.dataa(\serialblock_inst|serialreader_inst|Equal2~1_combout ),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_whitekey~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector159~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector159~4 .lut_mask = 16'hA0A0;
defparam \serialblock_inst|serialreader_inst|Selector159~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|n_state.read_key_2952 (
// Equation(s):
// \serialblock_inst|serialreader_inst|n_state.read_key_2952~combout  = (GLOBAL(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|Selector159~4_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|n_state.read_key_2952~combout ))

	.dataa(gnd),
	.datab(\serialblock_inst|serialreader_inst|n_state.read_key_2952~combout ),
	.datac(\serialblock_inst|serialreader_inst|Selector159~4_combout ),
	.datad(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|n_state.read_key_2952~combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|n_state.read_key_2952 .lut_mask = 16'hF0CC;
defparam \serialblock_inst|serialreader_inst|n_state.read_key_2952 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N20
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|c_state~26 (
// Equation(s):
// \serialblock_inst|serialreader_inst|c_state~26_combout  = (\serialblock_inst|reader_start~q  & (!\serialblock_inst|reader_finish~q  & \serialblock_inst|serialreader_inst|n_state.read_key_2952~combout ))

	.dataa(gnd),
	.datab(\serialblock_inst|reader_start~q ),
	.datac(\serialblock_inst|reader_finish~q ),
	.datad(\serialblock_inst|serialreader_inst|n_state.read_key_2952~combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|c_state~26_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|c_state~26 .lut_mask = 16'h0C00;
defparam \serialblock_inst|serialreader_inst|c_state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N21
dffeas \serialblock_inst|serialreader_inst|c_state.read_key (
	.clk(\clock~input_o ),
	.d(\serialblock_inst|serialreader_inst|c_state~26_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serialblock_inst|reader_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialreader_inst|c_state.read_key~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|c_state.read_key .is_wysiwyg = "true";
defparam \serialblock_inst|serialreader_inst|c_state.read_key .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N10
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector146~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector146~0_combout  = (!\serialblock_inst|serialreader_inst|Selector144~2_combout  & (\serialblock_inst|serialreader_inst|counter [1] $ (\serialblock_inst|serialreader_inst|counter [0])))

	.dataa(\serialblock_inst|serialreader_inst|counter [1]),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|Selector144~2_combout ),
	.datad(\serialblock_inst|serialreader_inst|counter [0]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector146~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector146~0 .lut_mask = 16'h050A;
defparam \serialblock_inst|serialreader_inst|Selector146~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector159~5 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector159~5_combout  = (\serialblock_inst|serialreader_inst|Equal2~1_combout  & \serialblock_inst|serialreader_inst|c_state.read_whitemode~q )

	.dataa(\serialblock_inst|serialreader_inst|Equal2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialblock_inst|serialreader_inst|c_state.read_whitemode~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector159~5_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector159~5 .lut_mask = 16'hAA00;
defparam \serialblock_inst|serialreader_inst|Selector159~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|n_state.read_mode_2983 (
// Equation(s):
// \serialblock_inst|serialreader_inst|n_state.read_mode_2983~combout  = (GLOBAL(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|Selector159~5_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|n_state.read_mode_2983~combout ))

	.dataa(\serialblock_inst|serialreader_inst|n_state.read_mode_2983~combout ),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|Selector159~5_combout ),
	.datad(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|n_state.read_mode_2983~combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|n_state.read_mode_2983 .lut_mask = 16'hF0AA;
defparam \serialblock_inst|serialreader_inst|n_state.read_mode_2983 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|c_state~32 (
// Equation(s):
// \serialblock_inst|serialreader_inst|c_state~32_combout  = (\serialblock_inst|reader_start~q  & (!\serialblock_inst|reader_finish~q  & \serialblock_inst|serialreader_inst|n_state.read_mode_2983~combout ))

	.dataa(gnd),
	.datab(\serialblock_inst|reader_start~q ),
	.datac(\serialblock_inst|reader_finish~q ),
	.datad(\serialblock_inst|serialreader_inst|n_state.read_mode_2983~combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|c_state~32_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|c_state~32 .lut_mask = 16'h0C00;
defparam \serialblock_inst|serialreader_inst|c_state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N23
dffeas \serialblock_inst|serialreader_inst|c_state.read_mode (
	.clk(\clock~input_o ),
	.d(\serialblock_inst|serialreader_inst|c_state~32_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serialblock_inst|reader_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|c_state.read_mode .is_wysiwyg = "true";
defparam \serialblock_inst|serialreader_inst|c_state.read_mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|counter[2]~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|counter[2]~0_combout  = (!\serialblock_inst|serialreader_inst|c_state.read_mode~q  & (!\serialblock_inst|serialreader_inst|c_state.start~q  & (\serialblock_inst|serialreader_inst|c_state.idle~q  & 
// !\serialblock_inst|serialreader_inst|c_state.read_kw~q )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datab(\serialblock_inst|serialreader_inst|c_state.start~q ),
	.datac(\serialblock_inst|serialreader_inst|c_state.idle~q ),
	.datad(\serialblock_inst|serialreader_inst|c_state.read_kw~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|counter[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|counter[2]~0 .lut_mask = 16'h0010;
defparam \serialblock_inst|serialreader_inst|counter[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|counter[2]~3 (
// Equation(s):
// \serialblock_inst|serialreader_inst|counter[2]~3_combout  = (\serialblock_inst|serialreader_inst|counter[2]~1_combout  & (\nreset~input_o  & (\serialblock_inst|serialreader_inst|counter[2]~0_combout  & 
// !\serialblock_inst|serialreader_inst|c_state.read_whitedata~q )))

	.dataa(\serialblock_inst|serialreader_inst|counter[2]~1_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|counter[2]~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|c_state.read_whitedata~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|counter[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|counter[2]~3 .lut_mask = 16'h0080;
defparam \serialblock_inst|serialreader_inst|counter[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|counter[2]~2 (
// Equation(s):
// \serialblock_inst|serialreader_inst|counter[2]~2_combout  = (\serialblock_inst|serialreader_inst|Equal2~1_combout ) # ((!\serialblock_inst|serialreader_inst|c_state.read_whitekey~q  & !\serialblock_inst|serialreader_inst|c_state.read_whitemode~q ))

	.dataa(gnd),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_whitekey~q ),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_whitemode~q ),
	.datad(\serialblock_inst|serialreader_inst|Equal2~1_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|counter[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|counter[2]~2 .lut_mask = 16'hFF03;
defparam \serialblock_inst|serialreader_inst|counter[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|counter[2]~4 (
// Equation(s):
// \serialblock_inst|serialreader_inst|counter[2]~4_combout  = (\serialblock_inst|serialreader_inst|counter[2]~3_combout  & (\serialblock_inst|serialreader_inst|counter[2]~2_combout  & ((\serialblock_inst|serialreader_inst|Equal9~1_combout ) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_startdata~q ))))

	.dataa(\serialblock_inst|serialreader_inst|counter[2]~3_combout ),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_startdata~q ),
	.datac(\serialblock_inst|serialreader_inst|Equal9~1_combout ),
	.datad(\serialblock_inst|serialreader_inst|counter[2]~2_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|counter[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|counter[2]~4 .lut_mask = 16'hA200;
defparam \serialblock_inst|serialreader_inst|counter[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|counter[1] (
// Equation(s):
// \serialblock_inst|serialreader_inst|counter [1] = (\serialblock_inst|serialreader_inst|counter[2]~4_combout  & ((\serialblock_inst|serialreader_inst|Selector146~0_combout ))) # (!\serialblock_inst|serialreader_inst|counter[2]~4_combout  & 
// (\serialblock_inst|serialreader_inst|counter [1]))

	.dataa(\serialblock_inst|serialreader_inst|counter [1]),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|Selector146~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|counter[2]~4_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|counter [1]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|counter[1] .lut_mask = 16'hF0AA;
defparam \serialblock_inst|serialreader_inst|counter[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N16
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector145~2 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector145~2_combout  = (!\serialblock_inst|serialreader_inst|Selector144~2_combout  & (\serialblock_inst|serialreader_inst|counter [2] $ (((\serialblock_inst|serialreader_inst|counter [1] & 
// \serialblock_inst|serialreader_inst|counter [0])))))

	.dataa(\serialblock_inst|serialreader_inst|counter [1]),
	.datab(\serialblock_inst|serialreader_inst|counter [2]),
	.datac(\serialblock_inst|serialreader_inst|Selector144~2_combout ),
	.datad(\serialblock_inst|serialreader_inst|counter [0]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector145~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector145~2 .lut_mask = 16'h060C;
defparam \serialblock_inst|serialreader_inst|Selector145~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N26
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|counter[2] (
// Equation(s):
// \serialblock_inst|serialreader_inst|counter [2] = (\serialblock_inst|serialreader_inst|counter[2]~4_combout  & (\serialblock_inst|serialreader_inst|Selector145~2_combout )) # (!\serialblock_inst|serialreader_inst|counter[2]~4_combout  & 
// ((\serialblock_inst|serialreader_inst|counter [2])))

	.dataa(gnd),
	.datab(\serialblock_inst|serialreader_inst|Selector145~2_combout ),
	.datac(\serialblock_inst|serialreader_inst|counter [2]),
	.datad(\serialblock_inst|serialreader_inst|counter[2]~4_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|counter [2]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|counter[2] .lut_mask = 16'hCCF0;
defparam \serialblock_inst|serialreader_inst|counter[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N14
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Mux116~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Mux116~0_combout  = (\serialblock_inst|serialreader_inst|counter [1] & \serialblock_inst|serialreader_inst|counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|counter [1]),
	.datad(\serialblock_inst|serialreader_inst|counter [0]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Mux116~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Mux116~0 .lut_mask = 16'hF000;
defparam \serialblock_inst|serialreader_inst|Mux116~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector144~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector144~0_combout  = (\serialblock_inst|serialreader_inst|Selector65~2_combout  & (\serialblock_inst|serialreader_inst|counter [3] $ (((\serialblock_inst|serialreader_inst|counter [2] & 
// \serialblock_inst|serialreader_inst|Mux116~0_combout )))))

	.dataa(\serialblock_inst|serialreader_inst|counter [3]),
	.datab(\serialblock_inst|serialreader_inst|Selector65~2_combout ),
	.datac(\serialblock_inst|serialreader_inst|counter [2]),
	.datad(\serialblock_inst|serialreader_inst|Mux116~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector144~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector144~0 .lut_mask = 16'h4888;
defparam \serialblock_inst|serialreader_inst|Selector144~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N0
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Mux3~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Mux3~0_combout  = (!\serialblock_inst|serialreader_inst|counter [3] & (\serialblock_inst|serialreader_inst|counter [1] & (\serialblock_inst|serialreader_inst|counter [2] & \serialblock_inst|serialreader_inst|counter 
// [0])))

	.dataa(\serialblock_inst|serialreader_inst|counter [3]),
	.datab(\serialblock_inst|serialreader_inst|counter [1]),
	.datac(\serialblock_inst|serialreader_inst|counter [2]),
	.datad(\serialblock_inst|serialreader_inst|counter [0]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Mux3~0 .lut_mask = 16'h4000;
defparam \serialblock_inst|serialreader_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector144~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector144~1_combout  = (!\serialblock_inst|serialreader_inst|c_state.read_startdata~q  & (\serialblock_inst|serialreader_inst|Selector144~0_combout  & ((!\serialblock_inst|serialreader_inst|Mux3~0_combout ) # 
// (!\serialblock_inst|serialreader_inst|Selector159~0_combout ))))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_startdata~q ),
	.datab(\serialblock_inst|serialreader_inst|Selector159~0_combout ),
	.datac(\serialblock_inst|serialreader_inst|Selector144~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|Mux3~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector144~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector144~1 .lut_mask = 16'h1050;
defparam \serialblock_inst|serialreader_inst|Selector144~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N6
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|counter[3] (
// Equation(s):
// \serialblock_inst|serialreader_inst|counter [3] = (\serialblock_inst|serialreader_inst|counter[2]~4_combout  & ((\serialblock_inst|serialreader_inst|Selector144~1_combout ))) # (!\serialblock_inst|serialreader_inst|counter[2]~4_combout  & 
// (\serialblock_inst|serialreader_inst|counter [3]))

	.dataa(\serialblock_inst|serialreader_inst|counter [3]),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|Selector144~1_combout ),
	.datad(\serialblock_inst|serialreader_inst|counter[2]~4_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|counter [3]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|counter[3] .lut_mask = 16'hF0AA;
defparam \serialblock_inst|serialreader_inst|counter[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N28
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal8~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal8~0_combout  = (!\serialblock_inst|serialreader_inst|counter [3] & (!\serialblock_inst|serialreader_inst|counter [1] & (!\serialblock_inst|serialreader_inst|counter [2] & 
// !\serialblock_inst|serialreader_inst|counter [0])))

	.dataa(\serialblock_inst|serialreader_inst|counter [3]),
	.datab(\serialblock_inst|serialreader_inst|counter [1]),
	.datac(\serialblock_inst|serialreader_inst|counter [2]),
	.datad(\serialblock_inst|serialreader_inst|counter [0]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal8~0 .lut_mask = 16'h0001;
defparam \serialblock_inst|serialreader_inst|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|done_key~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|done_key~0_combout  = (\serialblock_inst|serialreader_inst|counter[2]~1_combout  & (\serialblock_inst|serialreader_inst|c_state.read_key~q  & (\serialblock_inst|serialreader_inst|Equal8~0_combout  $ 
// (\serialblock_inst|serialreader_inst|Equal2~1_combout ))))

	.dataa(\serialblock_inst|serialreader_inst|counter[2]~1_combout ),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_key~q ),
	.datac(\serialblock_inst|serialreader_inst|Equal8~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|Equal2~1_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|done_key~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|done_key~0 .lut_mask = 16'h0880;
defparam \serialblock_inst|serialreader_inst|done_key~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N24
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|done_key (
// Equation(s):
// \serialblock_inst|serialreader_inst|done_key~combout  = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|done_key~0_combout ) # (\serialblock_inst|serialreader_inst|done_key~combout )))

	.dataa(\nreset~input_o ),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|done_key~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|done_key~combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|done_key~combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|done_key .lut_mask = 16'hAAA0;
defparam \serialblock_inst|serialreader_inst|done_key .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_fsm~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_fsm~1_combout  = (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6] & (!\serialblock_inst|serialreader_inst|done_key~combout  & (!\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2] & 
// \serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1])))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6]),
	.datab(\serialblock_inst|serialreader_inst|done_key~combout ),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2]),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_fsm~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_fsm~1 .lut_mask = 16'h0200;
defparam \serialblock_inst|serialreader_inst|reader_fsm~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N6
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal1~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal1~0_combout  = (!\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [4] & (!\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [7] & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [5] & 
// \serialblock_inst|my_uart_top_inst|receiver|rx_data_r [0])))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [4]),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [7]),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [5]),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [0]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal1~0 .lut_mask = 16'h1000;
defparam \serialblock_inst|serialreader_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector138~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector138~0_combout  = (\serialblock_inst|serialreader_inst|reader_fsm~1_combout  & (\serialblock_inst|serialreader_inst|c_state.read_kw~q  & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [3] & 
// \serialblock_inst|serialreader_inst|Equal1~0_combout )))

	.dataa(\serialblock_inst|serialreader_inst|reader_fsm~1_combout ),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_kw~q ),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [3]),
	.datad(\serialblock_inst|serialreader_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector138~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector138~0 .lut_mask = 16'h8000;
defparam \serialblock_inst|serialreader_inst|Selector138~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|n_state.read_whitekey_3045 (
// Equation(s):
// \serialblock_inst|serialreader_inst|n_state.read_whitekey_3045~combout  = (GLOBAL(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|Selector138~0_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|n_state.read_whitekey_3045~combout ))

	.dataa(\serialblock_inst|serialreader_inst|n_state.read_whitekey_3045~combout ),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|Selector138~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|n_state.read_whitekey_3045~combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|n_state.read_whitekey_3045 .lut_mask = 16'hF0AA;
defparam \serialblock_inst|serialreader_inst|n_state.read_whitekey_3045 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|c_state~29 (
// Equation(s):
// \serialblock_inst|serialreader_inst|c_state~29_combout  = (\serialblock_inst|reader_start~q  & (!\serialblock_inst|reader_finish~q  & \serialblock_inst|serialreader_inst|n_state.read_whitekey_3045~combout ))

	.dataa(gnd),
	.datab(\serialblock_inst|reader_start~q ),
	.datac(\serialblock_inst|reader_finish~q ),
	.datad(\serialblock_inst|serialreader_inst|n_state.read_whitekey_3045~combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|c_state~29_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|c_state~29 .lut_mask = 16'h0C00;
defparam \serialblock_inst|serialreader_inst|c_state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N25
dffeas \serialblock_inst|serialreader_inst|c_state.read_whitekey (
	.clk(\clock~input_o ),
	.d(\serialblock_inst|serialreader_inst|c_state~29_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serialblock_inst|reader_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialreader_inst|c_state.read_whitekey~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|c_state.read_whitekey .is_wysiwyg = "true";
defparam \serialblock_inst|serialreader_inst|c_state.read_whitekey .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector65~2 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector65~2_combout  = (!\serialblock_inst|serialreader_inst|c_state.read_whitemode~q  & !\serialblock_inst|serialreader_inst|c_state.read_whitekey~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_whitemode~q ),
	.datad(\serialblock_inst|serialreader_inst|c_state.read_whitekey~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector65~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector65~2 .lut_mask = 16'h000F;
defparam \serialblock_inst|serialreader_inst|Selector65~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N20
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector144~2 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector144~2_combout  = (\serialblock_inst|serialreader_inst|c_state.read_startdata~q ) # (((\serialblock_inst|serialreader_inst|Selector159~0_combout  & \serialblock_inst|serialreader_inst|Mux3~0_combout )) # 
// (!\serialblock_inst|serialreader_inst|Selector65~2_combout ))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_startdata~q ),
	.datab(\serialblock_inst|serialreader_inst|Selector159~0_combout ),
	.datac(\serialblock_inst|serialreader_inst|Selector65~2_combout ),
	.datad(\serialblock_inst|serialreader_inst|Mux3~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector144~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector144~2 .lut_mask = 16'hEFAF;
defparam \serialblock_inst|serialreader_inst|Selector144~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N2
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector143~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector143~0_combout  = (\serialblock_inst|serialreader_inst|Selector144~2_combout ) # (\serialblock_inst|serialreader_inst|counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|Selector144~2_combout ),
	.datad(\serialblock_inst|serialreader_inst|counter [0]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector143~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector143~0 .lut_mask = 16'hFFF0;
defparam \serialblock_inst|serialreader_inst|Selector143~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N12
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|counter[0] (
// Equation(s):
// \serialblock_inst|serialreader_inst|counter [0] = (\serialblock_inst|serialreader_inst|counter[2]~4_combout  & ((!\serialblock_inst|serialreader_inst|Selector143~0_combout ))) # (!\serialblock_inst|serialreader_inst|counter[2]~4_combout  & 
// (\serialblock_inst|serialreader_inst|counter [0]))

	.dataa(\serialblock_inst|serialreader_inst|counter [0]),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|Selector143~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|counter[2]~4_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|counter [0]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|counter[0] .lut_mask = 16'h0FAA;
defparam \serialblock_inst|serialreader_inst|counter[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|error_out[0]~6 (
// Equation(s):
// \serialblock_inst|serialreader_inst|error_out[0]~6_combout  = (!\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6] & !\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1])

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|error_out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|error_out[0]~6 .lut_mask = 16'h0055;
defparam \serialblock_inst|serialreader_inst|error_out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|error_out[0]~7 (
// Equation(s):
// \serialblock_inst|serialreader_inst|error_out[0]~7_combout  = (\serialblock_inst|serialreader_inst|error_out[0]~6_combout  & (\serialblock_inst|serialreader_inst|reader_fsm~0_combout  & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [4] & 
// !\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2])))

	.dataa(\serialblock_inst|serialreader_inst|error_out[0]~6_combout ),
	.datab(\serialblock_inst|serialreader_inst|reader_fsm~0_combout ),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [4]),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|error_out[0]~7 .lut_mask = 16'h0080;
defparam \serialblock_inst|serialreader_inst|error_out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N16
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|done_mode~2 (
// Equation(s):
// \serialblock_inst|serialreader_inst|done_mode~2_combout  = (\serialblock_inst|serialreader_inst|error_out[0]~7_combout  & \serialblock_inst|serialreader_inst|c_state.read_mode~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datad(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|done_mode~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|done_mode~2 .lut_mask = 16'hF000;
defparam \serialblock_inst|serialreader_inst|done_mode~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector135~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector135~0_combout  = (!\serialblock_inst|serialreader_inst|Equal8~0_combout  & \serialblock_inst|serialreader_inst|c_state.read_key~q )

	.dataa(gnd),
	.datab(\serialblock_inst|serialreader_inst|Equal8~0_combout ),
	.datac(gnd),
	.datad(\serialblock_inst|serialreader_inst|c_state.read_key~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector135~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector135~0 .lut_mask = 16'h3300;
defparam \serialblock_inst|serialreader_inst|Selector135~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N20
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector135~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector135~1_combout  = (\serialblock_inst|serialreader_inst|done_mode~2_combout ) # ((\serialblock_inst|serialreader_inst|Selector135~0_combout  & ((\serialblock_inst|serialreader_inst|counter [0]) # 
// (\serialblock_inst|serialreader_inst|Equal2~1_combout ))))

	.dataa(\serialblock_inst|serialreader_inst|counter [0]),
	.datab(\serialblock_inst|serialreader_inst|done_mode~2_combout ),
	.datac(\serialblock_inst|serialreader_inst|Selector135~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|Equal2~1_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector135~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector135~1 .lut_mask = 16'hFCEC;
defparam \serialblock_inst|serialreader_inst|Selector135~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector135~2 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector135~2_combout  = (\serialblock_inst|serialreader_inst|done_data~4_combout ) # ((\serialblock_inst|serialreader_inst|Selector135~1_combout ) # ((\serialblock_inst|serialreader_inst|Equal2~1_combout  & 
// \serialblock_inst|serialreader_inst|c_state.start~q )))

	.dataa(\serialblock_inst|serialreader_inst|Equal2~1_combout ),
	.datab(\serialblock_inst|serialreader_inst|done_data~4_combout ),
	.datac(\serialblock_inst|serialreader_inst|c_state.start~q ),
	.datad(\serialblock_inst|serialreader_inst|Selector135~1_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector135~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector135~2 .lut_mask = 16'hFFEC;
defparam \serialblock_inst|serialreader_inst|Selector135~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N12
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|n_state.start_3138 (
// Equation(s):
// \serialblock_inst|serialreader_inst|n_state.start_3138~combout  = (GLOBAL(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|Selector135~2_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|n_state.start_3138~combout ))

	.dataa(\serialblock_inst|serialreader_inst|n_state.start_3138~combout ),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|Selector135~2_combout ),
	.datad(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|n_state.start_3138~combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|n_state.start_3138 .lut_mask = 16'hF0AA;
defparam \serialblock_inst|serialreader_inst|n_state.start_3138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N28
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|c_state~33 (
// Equation(s):
// \serialblock_inst|serialreader_inst|c_state~33_combout  = (\serialblock_inst|reader_start~q  & (!\serialblock_inst|reader_finish~q  & \serialblock_inst|serialreader_inst|n_state.start_3138~combout ))

	.dataa(gnd),
	.datab(\serialblock_inst|reader_start~q ),
	.datac(\serialblock_inst|reader_finish~q ),
	.datad(\serialblock_inst|serialreader_inst|n_state.start_3138~combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|c_state~33_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|c_state~33 .lut_mask = 16'h0C00;
defparam \serialblock_inst|serialreader_inst|c_state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N29
dffeas \serialblock_inst|serialreader_inst|c_state.start (
	.clk(\clock~input_o ),
	.d(\serialblock_inst|serialreader_inst|c_state~33_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serialblock_inst|reader_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialreader_inst|c_state.start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|c_state.start .is_wysiwyg = "true";
defparam \serialblock_inst|serialreader_inst|c_state.start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector136~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector136~0_combout  = (\serialblock_inst|serialreader_inst|Equal8~0_combout  & \serialblock_inst|serialreader_inst|c_state.read_key~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|Equal8~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|c_state.read_key~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector136~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector136~0 .lut_mask = 16'hF000;
defparam \serialblock_inst|serialreader_inst|Selector136~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal1~2 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal1~2_combout  = (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [3] & \serialblock_inst|serialreader_inst|Equal1~0_combout )

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [3]),
	.datac(\serialblock_inst|serialreader_inst|Equal1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal1~2 .lut_mask = 16'hC0C0;
defparam \serialblock_inst|serialreader_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal1~3 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal1~3_combout  = (!\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1] & (\serialblock_inst|serialreader_inst|Equal1~2_combout  & (!\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6] & 
// \serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2])))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1]),
	.datab(\serialblock_inst|serialreader_inst|Equal1~2_combout ),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6]),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal1~3 .lut_mask = 16'h0400;
defparam \serialblock_inst|serialreader_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N26
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector136~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector136~1_combout  = ((\serialblock_inst|serialreader_inst|Equal1~3_combout  & ((\serialblock_inst|serialreader_inst|c_state.start~q ) # (\serialblock_inst|serialreader_inst|Selector136~0_combout )))) # 
// (!\serialblock_inst|serialreader_inst|c_state.idle~q )

	.dataa(\serialblock_inst|serialreader_inst|c_state.idle~q ),
	.datab(\serialblock_inst|serialreader_inst|c_state.start~q ),
	.datac(\serialblock_inst|serialreader_inst|Selector136~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|Equal1~3_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector136~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector136~1 .lut_mask = 16'hFD55;
defparam \serialblock_inst|serialreader_inst|Selector136~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N6
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|n_state.read_kw_3107 (
// Equation(s):
// \serialblock_inst|serialreader_inst|n_state.read_kw_3107~combout  = (GLOBAL(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|Selector136~1_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|n_state.read_kw_3107~combout ))

	.dataa(\serialblock_inst|serialreader_inst|n_state.read_kw_3107~combout ),
	.datab(\serialblock_inst|serialreader_inst|Selector136~1_combout ),
	.datac(gnd),
	.datad(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|n_state.read_kw_3107~combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|n_state.read_kw_3107 .lut_mask = 16'hCCAA;
defparam \serialblock_inst|serialreader_inst|n_state.read_kw_3107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|c_state~31 (
// Equation(s):
// \serialblock_inst|serialreader_inst|c_state~31_combout  = (\serialblock_inst|reader_start~q  & (!\serialblock_inst|reader_finish~q  & \serialblock_inst|serialreader_inst|n_state.read_kw_3107~combout ))

	.dataa(gnd),
	.datab(\serialblock_inst|reader_start~q ),
	.datac(\serialblock_inst|reader_finish~q ),
	.datad(\serialblock_inst|serialreader_inst|n_state.read_kw_3107~combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|c_state~31_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|c_state~31 .lut_mask = 16'h0C00;
defparam \serialblock_inst|serialreader_inst|c_state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N5
dffeas \serialblock_inst|serialreader_inst|c_state.read_kw (
	.clk(\clock~input_o ),
	.d(\serialblock_inst|serialreader_inst|c_state~31_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serialblock_inst|reader_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialreader_inst|c_state.read_kw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|c_state.read_kw .is_wysiwyg = "true";
defparam \serialblock_inst|serialreader_inst|c_state.read_kw .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N0
cycloneive_lcell_comb \serialblock_inst|reader_controller~0 (
// Equation(s):
// \serialblock_inst|reader_controller~0_combout  = (!\serialblock_inst|my_uart_top_inst|receiver|rx_int_i~q  & \serialblock_inst|receive_c~q )

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|rx_int_i~q ),
	.datac(gnd),
	.datad(\serialblock_inst|receive_c~q ),
	.cin(gnd),
	.combout(\serialblock_inst|reader_controller~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|reader_controller~0 .lut_mask = 16'h3300;
defparam \serialblock_inst|reader_controller~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N1
dffeas \serialblock_inst|reader_trigger (
	.clk(\serialblock_inst|rclockdiv_inst|internal_clock~q ),
	.d(\serialblock_inst|reader_controller~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|reader_trigger~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|reader_trigger .is_wysiwyg = "true";
defparam \serialblock_inst|reader_trigger .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|done_mode~3 (
// Equation(s):
// \serialblock_inst|serialreader_inst|done_mode~3_combout  = (\serialblock_inst|serialreader_inst|error_out[0]~7_combout  & (\serialblock_inst|serialreader_inst|c_state.read_mode~q  & (\serialblock_inst|reader_enable~q  & \serialblock_inst|reader_trigger~q 
// )))

	.dataa(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datac(\serialblock_inst|reader_enable~q ),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|done_mode~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|done_mode~3 .lut_mask = 16'h8000;
defparam \serialblock_inst|serialreader_inst|done_mode~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|done_mode (
// Equation(s):
// \serialblock_inst|serialreader_inst|done_mode~combout  = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|done_mode~3_combout ) # (\serialblock_inst|serialreader_inst|done_mode~combout )))

	.dataa(gnd),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|done_mode~3_combout ),
	.datad(\serialblock_inst|serialreader_inst|done_mode~combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|done_mode~combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|done_mode .lut_mask = 16'hCCC0;
defparam \serialblock_inst|serialreader_inst|done_mode .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal1~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal1~1_combout  = (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2] & (\serialblock_inst|serialreader_inst|Equal1~0_combout  & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [3] & 
// !\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1])))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2]),
	.datab(\serialblock_inst|serialreader_inst|Equal1~0_combout ),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [3]),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal1~1 .lut_mask = 16'h0080;
defparam \serialblock_inst|serialreader_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N2
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector137~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector137~0_combout  = (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6] & (\serialblock_inst|serialreader_inst|c_state.read_kw~q  & (!\serialblock_inst|serialreader_inst|done_mode~combout  & 
// \serialblock_inst|serialreader_inst|Equal1~1_combout )))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6]),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_kw~q ),
	.datac(\serialblock_inst|serialreader_inst|done_mode~combout ),
	.datad(\serialblock_inst|serialreader_inst|Equal1~1_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector137~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector137~0 .lut_mask = 16'h0800;
defparam \serialblock_inst|serialreader_inst|Selector137~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N2
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|n_state.read_whitemode_3076 (
// Equation(s):
// \serialblock_inst|serialreader_inst|n_state.read_whitemode_3076~combout  = (GLOBAL(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|Selector137~0_combout )) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|n_state.read_whitemode_3076~combout )))

	.dataa(\serialblock_inst|serialreader_inst|Selector137~0_combout ),
	.datab(\serialblock_inst|serialreader_inst|n_state.read_whitemode_3076~combout ),
	.datac(gnd),
	.datad(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|n_state.read_whitemode_3076~combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|n_state.read_whitemode_3076 .lut_mask = 16'hAACC;
defparam \serialblock_inst|serialreader_inst|n_state.read_whitemode_3076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|c_state~28 (
// Equation(s):
// \serialblock_inst|serialreader_inst|c_state~28_combout  = (\serialblock_inst|reader_start~q  & (!\serialblock_inst|reader_finish~q  & \serialblock_inst|serialreader_inst|n_state.read_whitemode_3076~combout ))

	.dataa(gnd),
	.datab(\serialblock_inst|reader_start~q ),
	.datac(\serialblock_inst|reader_finish~q ),
	.datad(\serialblock_inst|serialreader_inst|n_state.read_whitemode_3076~combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|c_state~28_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|c_state~28 .lut_mask = 16'h0C00;
defparam \serialblock_inst|serialreader_inst|c_state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N9
dffeas \serialblock_inst|serialreader_inst|c_state.read_whitemode (
	.clk(\clock~input_o ),
	.d(\serialblock_inst|serialreader_inst|c_state~28_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serialblock_inst|reader_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialreader_inst|c_state.read_whitemode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|c_state.read_whitemode .is_wysiwyg = "true";
defparam \serialblock_inst|serialreader_inst|c_state.read_whitemode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector0~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector0~0_combout  = (\serialblock_inst|serialreader_inst|c_state.read_whitedata~q ) # ((\serialblock_inst|serialreader_inst|c_state.read_whitekey~q ) # ((!\serialblock_inst|serialreader_inst|c_state.read_whitemode~q  
// & !\serialblock_inst|serialreader_inst|temp_address [0])))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_whitemode~q ),
	.datab(\serialblock_inst|serialreader_inst|temp_address [0]),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_whitedata~q ),
	.datad(\serialblock_inst|serialreader_inst|c_state.read_whitekey~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector0~0 .lut_mask = 16'hFFF1;
defparam \serialblock_inst|serialreader_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N24
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector159~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector159~1_combout  = (\serialblock_inst|serialreader_inst|Mux3~0_combout  & ((\serialblock_inst|serialreader_inst|Selector159~0_combout ) # ((\serialblock_inst|serialreader_inst|c_state.read_key~q  & 
// !\serialblock_inst|serialreader_inst|Equal2~1_combout ))))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_key~q ),
	.datab(\serialblock_inst|serialreader_inst|Equal2~1_combout ),
	.datac(\serialblock_inst|serialreader_inst|Selector159~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|Mux3~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector159~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector159~1 .lut_mask = 16'hF200;
defparam \serialblock_inst|serialreader_inst|Selector159~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector159~2 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector159~2_combout  = (\serialblock_inst|serialreader_inst|Equal2~1_combout  & ((\serialblock_inst|serialreader_inst|c_state.read_whitekey~q ) # ((\serialblock_inst|serialreader_inst|c_state.read_whitemode~q ) # 
// (\serialblock_inst|serialreader_inst|c_state.read_whitedata~q ))))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_whitekey~q ),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_whitemode~q ),
	.datac(\serialblock_inst|serialreader_inst|Equal2~1_combout ),
	.datad(\serialblock_inst|serialreader_inst|c_state.read_whitedata~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector159~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector159~2 .lut_mask = 16'hF0E0;
defparam \serialblock_inst|serialreader_inst|Selector159~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N2
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_address[0]~2 (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_address[0]~2_combout  = (\serialblock_inst|reader_enable~q  & (\serialblock_inst|reader_trigger~q  & ((\serialblock_inst|serialreader_inst|Selector159~1_combout ) # 
// (\serialblock_inst|serialreader_inst|Selector159~2_combout ))))

	.dataa(\serialblock_inst|serialreader_inst|Selector159~1_combout ),
	.datab(\serialblock_inst|serialreader_inst|Selector159~2_combout ),
	.datac(\serialblock_inst|reader_enable~q ),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_address[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_address[0]~2 .lut_mask = 16'hE000;
defparam \serialblock_inst|serialreader_inst|temp_address[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_address[0] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_address [0] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_address[0]~2_combout  & ((\serialblock_inst|serialreader_inst|Selector0~0_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_address[0]~2_combout  & (\serialblock_inst|serialreader_inst|temp_address [0]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|temp_address [0]),
	.datac(\serialblock_inst|serialreader_inst|Selector0~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_address[0]~2_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_address [0]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_address[0] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|temp_address[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector65~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector65~0_combout  = \serialblock_inst|serialreader_inst|temp_address [1] $ (\serialblock_inst|serialreader_inst|temp_address [0])

	.dataa(gnd),
	.datab(\serialblock_inst|serialreader_inst|temp_address [1]),
	.datac(gnd),
	.datad(\serialblock_inst|serialreader_inst|temp_address [0]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector65~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector65~0 .lut_mask = 16'h33CC;
defparam \serialblock_inst|serialreader_inst|Selector65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N6
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector65~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector65~1_combout  = (\serialblock_inst|serialreader_inst|c_state.read_whitedata~q ) # ((!\serialblock_inst|serialreader_inst|c_state.read_whitemode~q  & (\serialblock_inst|serialreader_inst|Selector65~0_combout  & 
// !\serialblock_inst|serialreader_inst|c_state.read_whitekey~q )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_whitemode~q ),
	.datab(\serialblock_inst|serialreader_inst|Selector65~0_combout ),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_whitedata~q ),
	.datad(\serialblock_inst|serialreader_inst|c_state.read_whitekey~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector65~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector65~1 .lut_mask = 16'hF0F4;
defparam \serialblock_inst|serialreader_inst|Selector65~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N12
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_address[1] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_address [1] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_address[0]~2_combout  & ((\serialblock_inst|serialreader_inst|Selector65~1_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_address[0]~2_combout  & (\serialblock_inst|serialreader_inst|temp_address [1]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|temp_address[0]~2_combout ),
	.datac(\serialblock_inst|serialreader_inst|temp_address [1]),
	.datad(\serialblock_inst|serialreader_inst|Selector65~1_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_address [1]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_address[1] .lut_mask = 16'hA820;
defparam \serialblock_inst|serialreader_inst|temp_address[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N14
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector64~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector64~0_combout  = (!\serialblock_inst|serialreader_inst|c_state.read_whitedata~q  & (!\serialblock_inst|serialreader_inst|c_state.read_whitemode~q  & !\serialblock_inst|serialreader_inst|c_state.read_whitekey~q ))

	.dataa(gnd),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_whitedata~q ),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_whitemode~q ),
	.datad(\serialblock_inst|serialreader_inst|c_state.read_whitekey~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector64~0 .lut_mask = 16'h0003;
defparam \serialblock_inst|serialreader_inst|Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N26
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector64~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector64~1_combout  = (\serialblock_inst|serialreader_inst|Selector64~0_combout  & (\serialblock_inst|serialreader_inst|temp_address [2] $ (((\serialblock_inst|serialreader_inst|temp_address [1] & 
// \serialblock_inst|serialreader_inst|temp_address [0])))))

	.dataa(\serialblock_inst|serialreader_inst|temp_address [1]),
	.datab(\serialblock_inst|serialreader_inst|temp_address [2]),
	.datac(\serialblock_inst|serialreader_inst|temp_address [0]),
	.datad(\serialblock_inst|serialreader_inst|Selector64~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector64~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector64~1 .lut_mask = 16'h6C00;
defparam \serialblock_inst|serialreader_inst|Selector64~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N14
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_address[2] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_address [2] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_address[0]~2_combout  & ((\serialblock_inst|serialreader_inst|Selector64~1_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_address[0]~2_combout  & (\serialblock_inst|serialreader_inst|temp_address [2]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|temp_address [2]),
	.datac(\serialblock_inst|serialreader_inst|Selector64~1_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_address[0]~2_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_address [2]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_address[2] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|temp_address[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Add1~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Add1~0_combout  = \serialblock_inst|serialreader_inst|temp_address [3] $ (((\serialblock_inst|serialreader_inst|temp_address [2] & (\serialblock_inst|serialreader_inst|temp_address [1] & 
// \serialblock_inst|serialreader_inst|temp_address [0]))))

	.dataa(\serialblock_inst|serialreader_inst|temp_address [2]),
	.datab(\serialblock_inst|serialreader_inst|temp_address [1]),
	.datac(\serialblock_inst|serialreader_inst|temp_address [0]),
	.datad(\serialblock_inst|serialreader_inst|temp_address [3]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Add1~0 .lut_mask = 16'h7F80;
defparam \serialblock_inst|serialreader_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N16
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector63~2 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector63~2_combout  = (!\serialblock_inst|serialreader_inst|c_state.read_whitemode~q  & (\serialblock_inst|serialreader_inst|Add1~0_combout  & (!\serialblock_inst|serialreader_inst|c_state.read_whitedata~q  & 
// !\serialblock_inst|serialreader_inst|c_state.read_whitekey~q )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_whitemode~q ),
	.datab(\serialblock_inst|serialreader_inst|Add1~0_combout ),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_whitedata~q ),
	.datad(\serialblock_inst|serialreader_inst|c_state.read_whitekey~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector63~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector63~2 .lut_mask = 16'h0004;
defparam \serialblock_inst|serialreader_inst|Selector63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N0
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_address[3] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_address [3] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_address[0]~2_combout  & (\serialblock_inst|serialreader_inst|Selector63~2_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_address[0]~2_combout  & ((\serialblock_inst|serialreader_inst|temp_address [3])))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|Selector63~2_combout ),
	.datac(\serialblock_inst|serialreader_inst|temp_address [3]),
	.datad(\serialblock_inst|serialreader_inst|temp_address[0]~2_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_address [3]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_address[3] .lut_mask = 16'h88A0;
defparam \serialblock_inst|serialreader_inst|temp_address[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N20
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal10~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal10~0_combout  = (!\serialblock_inst|serialreader_inst|temp_address [0] & (!\serialblock_inst|serialreader_inst|temp_address [3] & (!\serialblock_inst|serialreader_inst|temp_address [2] & 
// !\serialblock_inst|serialreader_inst|temp_address [1])))

	.dataa(\serialblock_inst|serialreader_inst|temp_address [0]),
	.datab(\serialblock_inst|serialreader_inst|temp_address [3]),
	.datac(\serialblock_inst|serialreader_inst|temp_address [2]),
	.datad(\serialblock_inst|serialreader_inst|temp_address [1]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal10~0 .lut_mask = 16'h0001;
defparam \serialblock_inst|serialreader_inst|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N6
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|done_data~5 (
// Equation(s):
// \serialblock_inst|serialreader_inst|done_data~5_combout  = (\serialblock_inst|serialreader_inst|c_state.read_data~q  & (\serialblock_inst|serialreader_inst|counter[2]~1_combout  & (!\serialblock_inst|serialreader_inst|Equal10~0_combout  & 
// \serialblock_inst|serialreader_inst|Equal9~1_combout )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datab(\serialblock_inst|serialreader_inst|counter[2]~1_combout ),
	.datac(\serialblock_inst|serialreader_inst|Equal10~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|Equal9~1_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|done_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|done_data~5 .lut_mask = 16'h0800;
defparam \serialblock_inst|serialreader_inst|done_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|done_data (
// Equation(s):
// \serialblock_inst|serialreader_inst|done_data~combout  = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|done_data~combout ) # (\serialblock_inst|serialreader_inst|done_data~5_combout )))

	.dataa(\serialblock_inst|serialreader_inst|done_data~combout ),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|done_data~5_combout ),
	.datad(\nreset~input_o ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|done_data~combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|done_data .lut_mask = 16'hFA00;
defparam \serialblock_inst|serialreader_inst|done_data .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_fsm~2 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_fsm~2_combout  = (!\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1] & (!\serialblock_inst|serialreader_inst|done_data~combout  & (!\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [4] & 
// !\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [0])))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1]),
	.datab(\serialblock_inst|serialreader_inst|done_data~combout ),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [4]),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [0]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_fsm~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_fsm~2 .lut_mask = 16'h0001;
defparam \serialblock_inst|serialreader_inst|reader_fsm~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_fsm~3 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_fsm~3_combout  = (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2] & (\serialblock_inst|serialreader_inst|reader_fsm~2_combout  & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6] & 
// \serialblock_inst|serialreader_inst|reader_fsm~0_combout )))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2]),
	.datab(\serialblock_inst|serialreader_inst|reader_fsm~2_combout ),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6]),
	.datad(\serialblock_inst|serialreader_inst|reader_fsm~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_fsm~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_fsm~3 .lut_mask = 16'h8000;
defparam \serialblock_inst|serialreader_inst|reader_fsm~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N24
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector139~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector139~0_combout  = (\serialblock_inst|serialreader_inst|reader_fsm~3_combout  & \serialblock_inst|serialreader_inst|c_state.read_kw~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|reader_fsm~3_combout ),
	.datad(\serialblock_inst|serialreader_inst|c_state.read_kw~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector139~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector139~0 .lut_mask = 16'hF000;
defparam \serialblock_inst|serialreader_inst|Selector139~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|n_state.read_whitedata_3014 (
// Equation(s):
// \serialblock_inst|serialreader_inst|n_state.read_whitedata_3014~combout  = (GLOBAL(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|Selector139~0_combout )) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|n_state.read_whitedata_3014~combout )))

	.dataa(\serialblock_inst|serialreader_inst|Selector139~0_combout ),
	.datab(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ),
	.datac(gnd),
	.datad(\serialblock_inst|serialreader_inst|n_state.read_whitedata_3014~combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|n_state.read_whitedata_3014~combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|n_state.read_whitedata_3014 .lut_mask = 16'hBB88;
defparam \serialblock_inst|serialreader_inst|n_state.read_whitedata_3014 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N0
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|c_state~27 (
// Equation(s):
// \serialblock_inst|serialreader_inst|c_state~27_combout  = (\serialblock_inst|reader_start~q  & (!\serialblock_inst|reader_finish~q  & \serialblock_inst|serialreader_inst|n_state.read_whitedata_3014~combout ))

	.dataa(gnd),
	.datab(\serialblock_inst|reader_start~q ),
	.datac(\serialblock_inst|reader_finish~q ),
	.datad(\serialblock_inst|serialreader_inst|n_state.read_whitedata_3014~combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|c_state~27_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|c_state~27 .lut_mask = 16'h0C00;
defparam \serialblock_inst|serialreader_inst|c_state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N1
dffeas \serialblock_inst|serialreader_inst|c_state.read_whitedata (
	.clk(\clock~input_o ),
	.d(\serialblock_inst|serialreader_inst|c_state~27_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serialblock_inst|reader_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialreader_inst|c_state.read_whitedata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|c_state.read_whitedata .is_wysiwyg = "true";
defparam \serialblock_inst|serialreader_inst|c_state.read_whitedata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector159~3 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector159~3_combout  = (\serialblock_inst|serialreader_inst|c_state.read_whitedata~q  & \serialblock_inst|serialreader_inst|Equal2~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_whitedata~q ),
	.datad(\serialblock_inst|serialreader_inst|Equal2~1_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector159~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector159~3 .lut_mask = 16'hF000;
defparam \serialblock_inst|serialreader_inst|Selector159~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|n_state.read_startdata_2921 (
// Equation(s):
// \serialblock_inst|serialreader_inst|n_state.read_startdata_2921~combout  = (GLOBAL(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|Selector159~3_combout )) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|n_state.read_startdata_2921~combout )))

	.dataa(\serialblock_inst|serialreader_inst|Selector159~3_combout ),
	.datab(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ),
	.datac(gnd),
	.datad(\serialblock_inst|serialreader_inst|n_state.read_startdata_2921~combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|n_state.read_startdata_2921~combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|n_state.read_startdata_2921 .lut_mask = 16'hBB88;
defparam \serialblock_inst|serialreader_inst|n_state.read_startdata_2921 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N20
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|c_state~25 (
// Equation(s):
// \serialblock_inst|serialreader_inst|c_state~25_combout  = (\serialblock_inst|reader_start~q  & (!\serialblock_inst|reader_finish~q  & \serialblock_inst|serialreader_inst|n_state.read_startdata_2921~combout ))

	.dataa(\serialblock_inst|reader_start~q ),
	.datab(\serialblock_inst|reader_finish~q ),
	.datac(gnd),
	.datad(\serialblock_inst|serialreader_inst|n_state.read_startdata_2921~combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|c_state~25_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|c_state~25 .lut_mask = 16'h2200;
defparam \serialblock_inst|serialreader_inst|c_state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N21
dffeas \serialblock_inst|serialreader_inst|c_state.read_startdata (
	.clk(\clock~input_o ),
	.d(\serialblock_inst|serialreader_inst|c_state~25_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serialblock_inst|reader_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialreader_inst|c_state.read_startdata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|c_state.read_startdata .is_wysiwyg = "true";
defparam \serialblock_inst|serialreader_inst|c_state.read_startdata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector147~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector147~0_combout  = (\serialblock_inst|serialreader_inst|c_state.read_startdata~q  & \serialblock_inst|serialreader_inst|Equal9~1_combout )

	.dataa(gnd),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_startdata~q ),
	.datac(\serialblock_inst|serialreader_inst|Equal9~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector147~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector147~0 .lut_mask = 16'hC0C0;
defparam \serialblock_inst|serialreader_inst|Selector147~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N24
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|n_state.read_data_2890 (
// Equation(s):
// \serialblock_inst|serialreader_inst|n_state.read_data_2890~combout  = (GLOBAL(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|Selector147~0_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|n_state.read_data_2890~combout ))

	.dataa(gnd),
	.datab(\serialblock_inst|serialreader_inst|n_state.read_data_2890~combout ),
	.datac(\serialblock_inst|serialreader_inst|Selector147~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|n_state.read_data_2890~combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|n_state.read_data_2890 .lut_mask = 16'hF0CC;
defparam \serialblock_inst|serialreader_inst|n_state.read_data_2890 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|c_state~24 (
// Equation(s):
// \serialblock_inst|serialreader_inst|c_state~24_combout  = (\serialblock_inst|reader_start~q  & (!\serialblock_inst|reader_finish~q  & \serialblock_inst|serialreader_inst|n_state.read_data_2890~combout ))

	.dataa(gnd),
	.datab(\serialblock_inst|reader_start~q ),
	.datac(\serialblock_inst|reader_finish~q ),
	.datad(\serialblock_inst|serialreader_inst|n_state.read_data_2890~combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|c_state~24_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|c_state~24 .lut_mask = 16'h0C00;
defparam \serialblock_inst|serialreader_inst|c_state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N19
dffeas \serialblock_inst|serialreader_inst|c_state.read_data (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|serialreader_inst|c_state~24_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serialblock_inst|reader_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|c_state.read_data .is_wysiwyg = "true";
defparam \serialblock_inst|serialreader_inst|c_state.read_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N24
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|error_out[0]~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|error_out[0]~0_combout  = ((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|Equal10~0_combout )) # (!\serialblock_inst|serialreader_inst|c_state.read_data~q )

	.dataa(gnd),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datac(\serialblock_inst|serialreader_inst|Equal10~0_combout ),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|error_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|error_out[0]~0 .lut_mask = 16'h3FFF;
defparam \serialblock_inst|serialreader_inst|error_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N28
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|error_out[0]~2 (
// Equation(s):
// \serialblock_inst|serialreader_inst|error_out[0]~2_combout  = (\serialblock_inst|serialreader_inst|c_state.read_whitekey~q ) # ((\serialblock_inst|serialreader_inst|c_state.read_whitemode~q ) # 
// ((\serialblock_inst|serialreader_inst|c_state.read_whitedata~q ) # (!\serialblock_inst|reader_trigger~q )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_whitekey~q ),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_whitemode~q ),
	.datac(\serialblock_inst|reader_trigger~q ),
	.datad(\serialblock_inst|serialreader_inst|c_state.read_whitedata~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|error_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|error_out[0]~2 .lut_mask = 16'hFFEF;
defparam \serialblock_inst|serialreader_inst|error_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|error_out[0]~3 (
// Equation(s):
// \serialblock_inst|serialreader_inst|error_out[0]~3_combout  = (\serialblock_inst|serialreader_inst|c_state.read_key~q ) # ((\serialblock_inst|serialreader_inst|c_state.read_startdata~q ) # ((\serialblock_inst|serialreader_inst|c_state.read_data~q ) # 
// (\serialblock_inst|serialreader_inst|error_out[0]~2_combout )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_key~q ),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_startdata~q ),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datad(\serialblock_inst|serialreader_inst|error_out[0]~2_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|error_out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|error_out[0]~3 .lut_mask = 16'hFFFE;
defparam \serialblock_inst|serialreader_inst|error_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N24
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|error_out[0]~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|error_out[0]~1_combout  = (!\serialblock_inst|serialreader_inst|done_key~combout  & (!\serialblock_inst|serialreader_inst|done_data~combout  & !\serialblock_inst|serialreader_inst|done_mode~combout ))

	.dataa(\serialblock_inst|serialreader_inst|done_key~combout ),
	.datab(\serialblock_inst|serialreader_inst|done_data~combout ),
	.datac(gnd),
	.datad(\serialblock_inst|serialreader_inst|done_mode~combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|error_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|error_out[0]~1 .lut_mask = 16'h0011;
defparam \serialblock_inst|serialreader_inst|error_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector32~2 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector32~2_combout  = (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2] & ((!\serialblock_inst|serialreader_inst|c_state.read_data~q ) # (!\serialblock_inst|serialreader_inst|counter [2])))

	.dataa(gnd),
	.datab(\serialblock_inst|serialreader_inst|counter [2]),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector32~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector32~2 .lut_mask = 16'h3F00;
defparam \serialblock_inst|serialreader_inst|Selector32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N14
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector32~3 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector32~3_combout  = (\serialblock_inst|serialreader_inst|counter [1] & (((\serialblock_inst|serialreader_inst|Selector32~2_combout )))) # (!\serialblock_inst|serialreader_inst|counter [1] & 
// (\serialblock_inst|serialreader_inst|counter [3] & (!\serialblock_inst|serialreader_inst|c_state.read_data~q )))

	.dataa(\serialblock_inst|serialreader_inst|counter [3]),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datac(\serialblock_inst|serialreader_inst|counter [1]),
	.datad(\serialblock_inst|serialreader_inst|Selector32~2_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector32~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector32~3 .lut_mask = 16'hF202;
defparam \serialblock_inst|serialreader_inst|Selector32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[8]~4 (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data[8]~4_combout  = (\serialblock_inst|serialreader_inst|c_state.read_key~q  & (!\serialblock_inst|serialreader_inst|Equal2~1_combout  & ((!\serialblock_inst|serialreader_inst|Equal8~0_combout ) # 
// (!\serialblock_inst|serialreader_inst|Equal1~3_combout ))))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_key~q ),
	.datab(\serialblock_inst|serialreader_inst|Equal1~3_combout ),
	.datac(\serialblock_inst|serialreader_inst|Equal8~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|Equal2~1_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[8]~4 .lut_mask = 16'h002A;
defparam \serialblock_inst|serialreader_inst|temp_data[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N28
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[32]~13 (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data[32]~13_combout  = (\serialblock_inst|serialreader_inst|counter[2]~1_combout  & ((\serialblock_inst|serialreader_inst|counter [1] & ((\serialblock_inst|serialreader_inst|counter [0]))) # 
// (!\serialblock_inst|serialreader_inst|counter [1] & (!\serialblock_inst|serialreader_inst|counter [2] & !\serialblock_inst|serialreader_inst|counter [0]))))

	.dataa(\serialblock_inst|serialreader_inst|counter[2]~1_combout ),
	.datab(\serialblock_inst|serialreader_inst|counter [1]),
	.datac(\serialblock_inst|serialreader_inst|counter [2]),
	.datad(\serialblock_inst|serialreader_inst|counter [0]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data[32]~13_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[32]~13 .lut_mask = 16'h8802;
defparam \serialblock_inst|serialreader_inst|temp_data[32]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[16]~19 (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data[16]~19_combout  = (!\serialblock_inst|serialreader_inst|counter [3] & (!\serialblock_inst|serialreader_inst|Equal10~0_combout  & (\serialblock_inst|serialreader_inst|c_state.read_data~q  & 
// !\serialblock_inst|serialreader_inst|Equal9~1_combout )))

	.dataa(\serialblock_inst|serialreader_inst|counter [3]),
	.datab(\serialblock_inst|serialreader_inst|Equal10~0_combout ),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datad(\serialblock_inst|serialreader_inst|Equal9~1_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data[16]~19_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[16]~19 .lut_mask = 16'h0010;
defparam \serialblock_inst|serialreader_inst|temp_data[16]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[32]~14 (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data[32]~14_combout  = (\serialblock_inst|serialreader_inst|temp_data[32]~13_combout  & ((\serialblock_inst|serialreader_inst|temp_data[16]~19_combout ) # 
// ((\serialblock_inst|serialreader_inst|temp_data[8]~4_combout  & !\serialblock_inst|serialreader_inst|counter [2]))))

	.dataa(\serialblock_inst|serialreader_inst|temp_data[8]~4_combout ),
	.datab(\serialblock_inst|serialreader_inst|temp_data[32]~13_combout ),
	.datac(\serialblock_inst|serialreader_inst|temp_data[16]~19_combout ),
	.datad(\serialblock_inst|serialreader_inst|counter [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data[32]~14_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[32]~14 .lut_mask = 16'hC0C8;
defparam \serialblock_inst|serialreader_inst|temp_data[32]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N10
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[34] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [34] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[32]~14_combout  & ((\serialblock_inst|serialreader_inst|Selector32~3_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[32]~14_combout  & (\serialblock_inst|serialreader_inst|temp_data [34]))))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [34]),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|Selector32~3_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_data[32]~14_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [34]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[34] .lut_mask = 16'hC088;
defparam \serialblock_inst|serialreader_inst|temp_data[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N2
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector31~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector31~0_combout  = (\serialblock_inst|serialreader_inst|counter [1] & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [3] & ((!\serialblock_inst|serialreader_inst|counter [2]) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_data~q ))))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datab(\serialblock_inst|serialreader_inst|counter [2]),
	.datac(\serialblock_inst|serialreader_inst|counter [1]),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [3]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector31~0 .lut_mask = 16'h7000;
defparam \serialblock_inst|serialreader_inst|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N20
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[35] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [35] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[32]~14_combout  & ((\serialblock_inst|serialreader_inst|Selector31~0_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[32]~14_combout  & (\serialblock_inst|serialreader_inst|temp_data [35]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [35]),
	.datac(\serialblock_inst|serialreader_inst|Selector31~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_data[32]~14_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [35]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[35] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|temp_data[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector30~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector30~0_combout  = (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [4] & ((!\serialblock_inst|serialreader_inst|counter [2]) # (!\serialblock_inst|serialreader_inst|c_state.read_data~q )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|counter [2]),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [4]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector30~0 .lut_mask = 16'h5F00;
defparam \serialblock_inst|serialreader_inst|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N14
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector30~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector30~1_combout  = (\serialblock_inst|serialreader_inst|counter [1] & (((\serialblock_inst|serialreader_inst|Selector30~0_combout )))) # (!\serialblock_inst|serialreader_inst|counter [1] & 
// (!\serialblock_inst|serialreader_inst|c_state.read_data~q  & ((!\serialblock_inst|serialreader_inst|counter [3]))))

	.dataa(\serialblock_inst|serialreader_inst|counter [1]),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datac(\serialblock_inst|serialreader_inst|Selector30~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|counter [3]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector30~1 .lut_mask = 16'hA0B1;
defparam \serialblock_inst|serialreader_inst|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N26
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[36] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [36] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[32]~14_combout  & (\serialblock_inst|serialreader_inst|Selector30~1_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[32]~14_combout  & ((\serialblock_inst|serialreader_inst|temp_data [36])))))

	.dataa(\serialblock_inst|serialreader_inst|Selector30~1_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|temp_data [36]),
	.datad(\serialblock_inst|serialreader_inst|temp_data[32]~14_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [36]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[36] .lut_mask = 16'h88C0;
defparam \serialblock_inst|serialreader_inst|temp_data[36] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector33~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector33~0_combout  = (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1] & ((!\serialblock_inst|serialreader_inst|counter [2]) # (!\serialblock_inst|serialreader_inst|c_state.read_data~q )))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1]),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datac(gnd),
	.datad(\serialblock_inst|serialreader_inst|counter [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector33~0 .lut_mask = 16'h22AA;
defparam \serialblock_inst|serialreader_inst|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N16
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector33~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector33~1_combout  = (\serialblock_inst|serialreader_inst|counter [1] & (((\serialblock_inst|serialreader_inst|Selector33~0_combout )))) # (!\serialblock_inst|serialreader_inst|counter [1] & 
// (!\serialblock_inst|serialreader_inst|c_state.read_data~q  & (!\serialblock_inst|serialreader_inst|counter [3])))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datab(\serialblock_inst|serialreader_inst|counter [3]),
	.datac(\serialblock_inst|serialreader_inst|counter [1]),
	.datad(\serialblock_inst|serialreader_inst|Selector33~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector33~1 .lut_mask = 16'hF101;
defparam \serialblock_inst|serialreader_inst|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N0
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[33] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [33] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[32]~14_combout  & ((\serialblock_inst|serialreader_inst|Selector33~1_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[32]~14_combout  & (\serialblock_inst|serialreader_inst|temp_data [33]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [33]),
	.datac(\serialblock_inst|serialreader_inst|temp_data[32]~14_combout ),
	.datad(\serialblock_inst|serialreader_inst|Selector33~1_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [33]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[33] .lut_mask = 16'hA808;
defparam \serialblock_inst|serialreader_inst|temp_data[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal0~8 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal0~8_combout  = (!\serialblock_inst|serialreader_inst|temp_data [34] & (!\serialblock_inst|serialreader_inst|temp_data [35] & (!\serialblock_inst|serialreader_inst|temp_data [36] & 
// !\serialblock_inst|serialreader_inst|temp_data [33])))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [34]),
	.datab(\serialblock_inst|serialreader_inst|temp_data [35]),
	.datac(\serialblock_inst|serialreader_inst|temp_data [36]),
	.datad(\serialblock_inst|serialreader_inst|temp_data [33]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal0~8 .lut_mask = 16'h0001;
defparam \serialblock_inst|serialreader_inst|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N16
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector35~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector35~1_combout  = (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [7] & (\serialblock_inst|serialreader_inst|counter [2] & ((!\serialblock_inst|serialreader_inst|counter [1]) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_data~q ))))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [7]),
	.datac(\serialblock_inst|serialreader_inst|counter [1]),
	.datad(\serialblock_inst|serialreader_inst|counter [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector35~1 .lut_mask = 16'h4C00;
defparam \serialblock_inst|serialreader_inst|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N6
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[16]~9 (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data[16]~9_combout  = (\serialblock_inst|serialreader_inst|counter[2]~1_combout  & ((\serialblock_inst|serialreader_inst|counter [2] & ((\serialblock_inst|serialreader_inst|counter [0]))) # 
// (!\serialblock_inst|serialreader_inst|counter [2] & (!\serialblock_inst|serialreader_inst|counter [1] & !\serialblock_inst|serialreader_inst|counter [0]))))

	.dataa(\serialblock_inst|serialreader_inst|counter[2]~1_combout ),
	.datab(\serialblock_inst|serialreader_inst|counter [1]),
	.datac(\serialblock_inst|serialreader_inst|counter [2]),
	.datad(\serialblock_inst|serialreader_inst|counter [0]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data[16]~9_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[16]~9 .lut_mask = 16'hA002;
defparam \serialblock_inst|serialreader_inst|temp_data[16]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N16
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[16]~10 (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data[16]~10_combout  = (\serialblock_inst|serialreader_inst|temp_data[16]~9_combout  & ((\serialblock_inst|serialreader_inst|temp_data[16]~19_combout ) # ((\serialblock_inst|serialreader_inst|temp_data[8]~4_combout 
//  & !\serialblock_inst|serialreader_inst|counter [1]))))

	.dataa(\serialblock_inst|serialreader_inst|temp_data[16]~9_combout ),
	.datab(\serialblock_inst|serialreader_inst|temp_data[8]~4_combout ),
	.datac(\serialblock_inst|serialreader_inst|temp_data[16]~19_combout ),
	.datad(\serialblock_inst|serialreader_inst|counter [1]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data[16]~10_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[16]~10 .lut_mask = 16'hA0A8;
defparam \serialblock_inst|serialreader_inst|temp_data[16]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N12
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[23] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [23] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[16]~10_combout  & ((\serialblock_inst|serialreader_inst|Selector35~1_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[16]~10_combout  & (\serialblock_inst|serialreader_inst|temp_data [23]))))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [23]),
	.datab(\serialblock_inst|serialreader_inst|Selector35~1_combout ),
	.datac(\serialblock_inst|serialreader_inst|temp_data[16]~10_combout ),
	.datad(\nreset~input_o ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [23]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[23] .lut_mask = 16'hCA00;
defparam \serialblock_inst|serialreader_inst|temp_data[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector42~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector42~0_combout  = (\serialblock_inst|serialreader_inst|counter [2] & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [0] & ((!\serialblock_inst|serialreader_inst|counter [3]) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_data~q )))) # (!\serialblock_inst|serialreader_inst|counter [2] & (!\serialblock_inst|serialreader_inst|c_state.read_data~q  & (\serialblock_inst|serialreader_inst|counter [3])))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datab(\serialblock_inst|serialreader_inst|counter [2]),
	.datac(\serialblock_inst|serialreader_inst|counter [3]),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [0]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector42~0 .lut_mask = 16'h5C10;
defparam \serialblock_inst|serialreader_inst|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N28
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector42~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector42~1_combout  = (\serialblock_inst|serialreader_inst|Selector42~0_combout  & (!\serialblock_inst|serialreader_inst|counter [1] & !\serialblock_inst|serialreader_inst|counter [0]))

	.dataa(\serialblock_inst|serialreader_inst|Selector42~0_combout ),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|counter [1]),
	.datad(\serialblock_inst|serialreader_inst|counter [0]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector42~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector42~1 .lut_mask = 16'h000A;
defparam \serialblock_inst|serialreader_inst|Selector42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N12
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[24]~11 (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data[24]~11_combout  = (!\serialblock_inst|serialreader_inst|counter [1] & (\serialblock_inst|serialreader_inst|temp_data[8]~4_combout  & !\serialblock_inst|serialreader_inst|counter [0]))

	.dataa(gnd),
	.datab(\serialblock_inst|serialreader_inst|counter [1]),
	.datac(\serialblock_inst|serialreader_inst|temp_data[8]~4_combout ),
	.datad(\serialblock_inst|serialreader_inst|counter [0]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data[24]~11_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[24]~11 .lut_mask = 16'h0030;
defparam \serialblock_inst|serialreader_inst|temp_data[24]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Mux180~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Mux180~0_combout  = (\serialblock_inst|serialreader_inst|counter [3]) # ((\serialblock_inst|serialreader_inst|counter [0] & ((!\serialblock_inst|serialreader_inst|counter [2]) # 
// (!\serialblock_inst|serialreader_inst|counter [1]))) # (!\serialblock_inst|serialreader_inst|counter [0] & (\serialblock_inst|serialreader_inst|counter [1])))

	.dataa(\serialblock_inst|serialreader_inst|counter [0]),
	.datab(\serialblock_inst|serialreader_inst|counter [1]),
	.datac(\serialblock_inst|serialreader_inst|counter [3]),
	.datad(\serialblock_inst|serialreader_inst|counter [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Mux180~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Mux180~0 .lut_mask = 16'hF6FE;
defparam \serialblock_inst|serialreader_inst|Mux180~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N0
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[24]~12 (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data[24]~12_combout  = (\serialblock_inst|serialreader_inst|counter[2]~1_combout  & ((\serialblock_inst|serialreader_inst|temp_data[24]~11_combout ) # ((\serialblock_inst|serialreader_inst|Selector159~0_combout  & 
// !\serialblock_inst|serialreader_inst|Mux180~0_combout ))))

	.dataa(\serialblock_inst|serialreader_inst|temp_data[24]~11_combout ),
	.datab(\serialblock_inst|serialreader_inst|Selector159~0_combout ),
	.datac(\serialblock_inst|serialreader_inst|Mux180~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|counter[2]~1_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data[24]~12_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[24]~12 .lut_mask = 16'hAE00;
defparam \serialblock_inst|serialreader_inst|temp_data[24]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[24] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [24] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[24]~12_combout  & (\serialblock_inst|serialreader_inst|Selector42~1_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[24]~12_combout  & ((\serialblock_inst|serialreader_inst|temp_data [24])))))

	.dataa(\serialblock_inst|serialreader_inst|Selector42~1_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|temp_data [24]),
	.datad(\serialblock_inst|serialreader_inst|temp_data[24]~12_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [24]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[24] .lut_mask = 16'h88C0;
defparam \serialblock_inst|serialreader_inst|temp_data[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N12
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector41~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector41~0_combout  = (!\serialblock_inst|serialreader_inst|c_state.read_data~q  & \serialblock_inst|serialreader_inst|counter [3])

	.dataa(gnd),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datac(\serialblock_inst|serialreader_inst|counter [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector41~0 .lut_mask = 16'h3030;
defparam \serialblock_inst|serialreader_inst|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N24
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector29~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector29~0_combout  = (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [5] & ((!\serialblock_inst|serialreader_inst|counter [3]) # (!\serialblock_inst|serialreader_inst|c_state.read_data~q )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [5]),
	.datac(gnd),
	.datad(\serialblock_inst|serialreader_inst|counter [3]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector29~0 .lut_mask = 16'h44CC;
defparam \serialblock_inst|serialreader_inst|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector45~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector45~0_combout  = (\serialblock_inst|serialreader_inst|counter [0] & (\serialblock_inst|serialreader_inst|counter [2] & ((\serialblock_inst|serialreader_inst|Selector29~0_combout )))) # 
// (!\serialblock_inst|serialreader_inst|counter [0] & (!\serialblock_inst|serialreader_inst|counter [2] & (\serialblock_inst|serialreader_inst|Selector41~0_combout )))

	.dataa(\serialblock_inst|serialreader_inst|counter [0]),
	.datab(\serialblock_inst|serialreader_inst|counter [2]),
	.datac(\serialblock_inst|serialreader_inst|Selector41~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|Selector29~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector45~0 .lut_mask = 16'h9810;
defparam \serialblock_inst|serialreader_inst|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N14
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector45~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector45~1_combout  = (!\serialblock_inst|serialreader_inst|counter [1] & \serialblock_inst|serialreader_inst|Selector45~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|counter [1]),
	.datad(\serialblock_inst|serialreader_inst|Selector45~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector45~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector45~1 .lut_mask = 16'h0F00;
defparam \serialblock_inst|serialreader_inst|Selector45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N26
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[21] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [21] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[16]~10_combout  & ((\serialblock_inst|serialreader_inst|Selector45~1_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[16]~10_combout  & (\serialblock_inst|serialreader_inst|temp_data [21]))))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [21]),
	.datab(\serialblock_inst|serialreader_inst|temp_data[16]~10_combout ),
	.datac(\serialblock_inst|serialreader_inst|Selector45~1_combout ),
	.datad(\nreset~input_o ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [21]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[21] .lut_mask = 16'hE200;
defparam \serialblock_inst|serialreader_inst|temp_data[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N10
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector44~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector44~0_combout  = (\serialblock_inst|serialreader_inst|counter [2] & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6] & ((!\serialblock_inst|serialreader_inst|counter [1]) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_data~q )))) # (!\serialblock_inst|serialreader_inst|counter [2] & (!\serialblock_inst|serialreader_inst|c_state.read_data~q ))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datab(\serialblock_inst|serialreader_inst|counter [1]),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6]),
	.datad(\serialblock_inst|serialreader_inst|counter [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector44~0 .lut_mask = 16'h7055;
defparam \serialblock_inst|serialreader_inst|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N24
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[22] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [22] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[16]~10_combout  & (\serialblock_inst|serialreader_inst|Selector44~0_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[16]~10_combout  & ((\serialblock_inst|serialreader_inst|temp_data [22])))))

	.dataa(\serialblock_inst|serialreader_inst|Selector44~0_combout ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [22]),
	.datac(\serialblock_inst|serialreader_inst|temp_data[16]~10_combout ),
	.datad(\nreset~input_o ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [22]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[22] .lut_mask = 16'hAC00;
defparam \serialblock_inst|serialreader_inst|temp_data[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N20
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal0~5 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal0~5_combout  = (!\serialblock_inst|serialreader_inst|temp_data [23] & (!\serialblock_inst|serialreader_inst|temp_data [24] & (!\serialblock_inst|serialreader_inst|temp_data [21] & 
// !\serialblock_inst|serialreader_inst|temp_data [22])))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [23]),
	.datab(\serialblock_inst|serialreader_inst|temp_data [24]),
	.datac(\serialblock_inst|serialreader_inst|temp_data [21]),
	.datad(\serialblock_inst|serialreader_inst|temp_data [22]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal0~5 .lut_mask = 16'h0001;
defparam \serialblock_inst|serialreader_inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N20
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector35~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector35~0_combout  = (\serialblock_inst|serialreader_inst|counter [2] & ((!\serialblock_inst|serialreader_inst|counter [1]) # (!\serialblock_inst|serialreader_inst|c_state.read_data~q )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|counter [2]),
	.datad(\serialblock_inst|serialreader_inst|counter [1]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector35~0 .lut_mask = 16'h50F0;
defparam \serialblock_inst|serialreader_inst|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N24
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector35~2 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector35~2_combout  = (\serialblock_inst|serialreader_inst|Selector41~0_combout  & (((\serialblock_inst|serialreader_inst|Selector35~0_combout  & \serialblock_inst|my_uart_top_inst|receiver|rx_data_r [7])) # 
// (!\serialblock_inst|serialreader_inst|counter [2]))) # (!\serialblock_inst|serialreader_inst|Selector41~0_combout  & (\serialblock_inst|serialreader_inst|Selector35~0_combout  & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [7])))

	.dataa(\serialblock_inst|serialreader_inst|Selector41~0_combout ),
	.datab(\serialblock_inst|serialreader_inst|Selector35~0_combout ),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [7]),
	.datad(\serialblock_inst|serialreader_inst|counter [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector35~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector35~2 .lut_mask = 16'hC0EA;
defparam \serialblock_inst|serialreader_inst|Selector35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N26
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[31] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [31] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[24]~12_combout  & (\serialblock_inst|serialreader_inst|Selector35~2_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[24]~12_combout  & ((\serialblock_inst|serialreader_inst|temp_data [31])))))

	.dataa(\serialblock_inst|serialreader_inst|Selector35~2_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|temp_data [31]),
	.datad(\serialblock_inst|serialreader_inst|temp_data[24]~12_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [31]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[31] .lut_mask = 16'h88C0;
defparam \serialblock_inst|serialreader_inst|temp_data[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N20
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector36~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector36~0_combout  = (\serialblock_inst|serialreader_inst|Selector41~0_combout  & (((\serialblock_inst|serialreader_inst|Selector35~0_combout  & \serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6])) # 
// (!\serialblock_inst|serialreader_inst|counter [2]))) # (!\serialblock_inst|serialreader_inst|Selector41~0_combout  & (\serialblock_inst|serialreader_inst|Selector35~0_combout  & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6])))

	.dataa(\serialblock_inst|serialreader_inst|Selector41~0_combout ),
	.datab(\serialblock_inst|serialreader_inst|Selector35~0_combout ),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6]),
	.datad(\serialblock_inst|serialreader_inst|counter [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector36~0 .lut_mask = 16'hC0EA;
defparam \serialblock_inst|serialreader_inst|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N0
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[30] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [30] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[24]~12_combout  & (\serialblock_inst|serialreader_inst|Selector36~0_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[24]~12_combout  & ((\serialblock_inst|serialreader_inst|temp_data [30])))))

	.dataa(\serialblock_inst|serialreader_inst|Selector36~0_combout ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [30]),
	.datac(\nreset~input_o ),
	.datad(\serialblock_inst|serialreader_inst|temp_data[24]~12_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [30]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[30] .lut_mask = 16'hA0C0;
defparam \serialblock_inst|serialreader_inst|temp_data[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N12
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector29~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector29~1_combout  = (!\serialblock_inst|serialreader_inst|counter [1] & (!\serialblock_inst|serialreader_inst|c_state.read_data~q  & !\serialblock_inst|serialreader_inst|counter [0]))

	.dataa(\serialblock_inst|serialreader_inst|counter [1]),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datac(\serialblock_inst|serialreader_inst|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector29~1 .lut_mask = 16'h0101;
defparam \serialblock_inst|serialreader_inst|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector58~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector58~0_combout  = (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [0] & ((!\serialblock_inst|serialreader_inst|counter [3]) # (!\serialblock_inst|serialreader_inst|c_state.read_data~q )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [0]),
	.datac(gnd),
	.datad(\serialblock_inst|serialreader_inst|counter [3]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector58~0 .lut_mask = 16'h44CC;
defparam \serialblock_inst|serialreader_inst|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector34~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector34~0_combout  = (!\serialblock_inst|serialreader_inst|counter [2] & ((\serialblock_inst|serialreader_inst|Selector29~1_combout ) # ((\serialblock_inst|serialreader_inst|Mux116~0_combout  & 
// \serialblock_inst|serialreader_inst|Selector58~0_combout ))))

	.dataa(\serialblock_inst|serialreader_inst|Selector29~1_combout ),
	.datab(\serialblock_inst|serialreader_inst|counter [2]),
	.datac(\serialblock_inst|serialreader_inst|Mux116~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|Selector58~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector34~0 .lut_mask = 16'h3222;
defparam \serialblock_inst|serialreader_inst|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[32] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [32] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[32]~14_combout  & (\serialblock_inst|serialreader_inst|Selector34~0_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[32]~14_combout  & ((\serialblock_inst|serialreader_inst|temp_data [32])))))

	.dataa(\serialblock_inst|serialreader_inst|Selector34~0_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|temp_data[32]~14_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_data [32]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [32]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[32] .lut_mask = 16'h8C80;
defparam \serialblock_inst|serialreader_inst|temp_data[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N2
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector37~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector37~0_combout  = (!\serialblock_inst|serialreader_inst|counter [1] & (\serialblock_inst|serialreader_inst|counter [2] & (!\serialblock_inst|serialreader_inst|counter [0] & 
// \serialblock_inst|serialreader_inst|Selector29~0_combout )))

	.dataa(\serialblock_inst|serialreader_inst|counter [1]),
	.datab(\serialblock_inst|serialreader_inst|counter [2]),
	.datac(\serialblock_inst|serialreader_inst|counter [0]),
	.datad(\serialblock_inst|serialreader_inst|Selector29~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector37~0 .lut_mask = 16'h0400;
defparam \serialblock_inst|serialreader_inst|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N14
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[29] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [29] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[24]~12_combout  & (\serialblock_inst|serialreader_inst|Selector37~0_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[24]~12_combout  & ((\serialblock_inst|serialreader_inst|temp_data [29])))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|Selector37~0_combout ),
	.datac(\serialblock_inst|serialreader_inst|temp_data [29]),
	.datad(\serialblock_inst|serialreader_inst|temp_data[24]~12_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [29]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[29] .lut_mask = 16'h88A0;
defparam \serialblock_inst|serialreader_inst|temp_data[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N6
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal0~7 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal0~7_combout  = (!\serialblock_inst|serialreader_inst|temp_data [31] & (!\serialblock_inst|serialreader_inst|temp_data [30] & (!\serialblock_inst|serialreader_inst|temp_data [32] & 
// !\serialblock_inst|serialreader_inst|temp_data [29])))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [31]),
	.datab(\serialblock_inst|serialreader_inst|temp_data [30]),
	.datac(\serialblock_inst|serialreader_inst|temp_data [32]),
	.datad(\serialblock_inst|serialreader_inst|temp_data [29]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal0~7 .lut_mask = 16'h0001;
defparam \serialblock_inst|serialreader_inst|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N16
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector39~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector39~0_combout  = (\serialblock_inst|serialreader_inst|Selector35~0_combout  & ((\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [3]) # ((!\serialblock_inst|serialreader_inst|counter [2] & 
// \serialblock_inst|serialreader_inst|Selector41~0_combout )))) # (!\serialblock_inst|serialreader_inst|Selector35~0_combout  & (!\serialblock_inst|serialreader_inst|counter [2] & (\serialblock_inst|serialreader_inst|Selector41~0_combout )))

	.dataa(\serialblock_inst|serialreader_inst|Selector35~0_combout ),
	.datab(\serialblock_inst|serialreader_inst|counter [2]),
	.datac(\serialblock_inst|serialreader_inst|Selector41~0_combout ),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [3]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector39~0 .lut_mask = 16'hBA30;
defparam \serialblock_inst|serialreader_inst|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N28
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[27] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [27] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[24]~12_combout  & (\serialblock_inst|serialreader_inst|Selector39~0_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[24]~12_combout  & ((\serialblock_inst|serialreader_inst|temp_data [27])))))

	.dataa(\serialblock_inst|serialreader_inst|Selector39~0_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|temp_data[24]~12_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_data [27]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [27]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[27] .lut_mask = 16'h8C80;
defparam \serialblock_inst|serialreader_inst|temp_data[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N14
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector38~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector38~0_combout  = (\serialblock_inst|serialreader_inst|Selector35~0_combout  & ((\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [4]) # ((!\serialblock_inst|serialreader_inst|counter [2] & 
// \serialblock_inst|serialreader_inst|Selector41~0_combout )))) # (!\serialblock_inst|serialreader_inst|Selector35~0_combout  & (!\serialblock_inst|serialreader_inst|counter [2] & (\serialblock_inst|serialreader_inst|Selector41~0_combout )))

	.dataa(\serialblock_inst|serialreader_inst|Selector35~0_combout ),
	.datab(\serialblock_inst|serialreader_inst|counter [2]),
	.datac(\serialblock_inst|serialreader_inst|Selector41~0_combout ),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [4]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector38~0 .lut_mask = 16'hBA30;
defparam \serialblock_inst|serialreader_inst|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N24
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[28] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [28] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[24]~12_combout  & (\serialblock_inst|serialreader_inst|Selector38~0_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[24]~12_combout  & ((\serialblock_inst|serialreader_inst|temp_data [28])))))

	.dataa(\serialblock_inst|serialreader_inst|Selector38~0_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|temp_data[24]~12_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_data [28]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [28]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[28] .lut_mask = 16'h8C80;
defparam \serialblock_inst|serialreader_inst|temp_data[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector41~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector41~1_combout  = (\serialblock_inst|serialreader_inst|Selector35~0_combout  & ((\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1]) # ((!\serialblock_inst|serialreader_inst|counter [2] & 
// \serialblock_inst|serialreader_inst|Selector41~0_combout )))) # (!\serialblock_inst|serialreader_inst|Selector35~0_combout  & (((!\serialblock_inst|serialreader_inst|counter [2] & \serialblock_inst|serialreader_inst|Selector41~0_combout ))))

	.dataa(\serialblock_inst|serialreader_inst|Selector35~0_combout ),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1]),
	.datac(\serialblock_inst|serialreader_inst|counter [2]),
	.datad(\serialblock_inst|serialreader_inst|Selector41~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector41~1 .lut_mask = 16'h8F88;
defparam \serialblock_inst|serialreader_inst|Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[25] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [25] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[24]~12_combout  & (\serialblock_inst|serialreader_inst|Selector41~1_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[24]~12_combout  & ((\serialblock_inst|serialreader_inst|temp_data [25])))))

	.dataa(\serialblock_inst|serialreader_inst|Selector41~1_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|temp_data [25]),
	.datad(\serialblock_inst|serialreader_inst|temp_data[24]~12_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [25]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[25] .lut_mask = 16'h88C0;
defparam \serialblock_inst|serialreader_inst|temp_data[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector56~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector56~0_combout  = (!\serialblock_inst|serialreader_inst|c_state.read_data~q  & !\serialblock_inst|serialreader_inst|counter [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datad(\serialblock_inst|serialreader_inst|counter [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector56~0 .lut_mask = 16'h000F;
defparam \serialblock_inst|serialreader_inst|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N0
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector48~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector48~0_combout  = (\serialblock_inst|serialreader_inst|counter [3] & (\serialblock_inst|serialreader_inst|Selector35~0_combout  & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2]))) # 
// (!\serialblock_inst|serialreader_inst|counter [3] & ((\serialblock_inst|serialreader_inst|Selector56~0_combout ) # ((\serialblock_inst|serialreader_inst|Selector35~0_combout  & \serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2]))))

	.dataa(\serialblock_inst|serialreader_inst|counter [3]),
	.datab(\serialblock_inst|serialreader_inst|Selector35~0_combout ),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2]),
	.datad(\serialblock_inst|serialreader_inst|Selector56~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector48~0 .lut_mask = 16'hD5C0;
defparam \serialblock_inst|serialreader_inst|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N6
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[26] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [26] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[24]~12_combout  & (\serialblock_inst|serialreader_inst|Selector48~0_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[24]~12_combout  & ((\serialblock_inst|serialreader_inst|temp_data [26])))))

	.dataa(\serialblock_inst|serialreader_inst|Selector48~0_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|temp_data[24]~12_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_data [26]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [26]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[26] .lut_mask = 16'h8C80;
defparam \serialblock_inst|serialreader_inst|temp_data[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N2
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal0~6 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal0~6_combout  = (!\serialblock_inst|serialreader_inst|temp_data [27] & (!\serialblock_inst|serialreader_inst|temp_data [28] & (!\serialblock_inst|serialreader_inst|temp_data [25] & 
// !\serialblock_inst|serialreader_inst|temp_data [26])))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [27]),
	.datab(\serialblock_inst|serialreader_inst|temp_data [28]),
	.datac(\serialblock_inst|serialreader_inst|temp_data [25]),
	.datad(\serialblock_inst|serialreader_inst|temp_data [26]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal0~6 .lut_mask = 16'h0001;
defparam \serialblock_inst|serialreader_inst|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal0~9 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal0~9_combout  = (\serialblock_inst|serialreader_inst|Equal0~8_combout  & (\serialblock_inst|serialreader_inst|Equal0~5_combout  & (\serialblock_inst|serialreader_inst|Equal0~7_combout  & 
// \serialblock_inst|serialreader_inst|Equal0~6_combout )))

	.dataa(\serialblock_inst|serialreader_inst|Equal0~8_combout ),
	.datab(\serialblock_inst|serialreader_inst|Equal0~5_combout ),
	.datac(\serialblock_inst|serialreader_inst|Equal0~7_combout ),
	.datad(\serialblock_inst|serialreader_inst|Equal0~6_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal0~9 .lut_mask = 16'h8000;
defparam \serialblock_inst|serialreader_inst|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N28
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector53~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector53~0_combout  = (\serialblock_inst|serialreader_inst|counter [1] & (\serialblock_inst|serialreader_inst|counter [2] & ((\serialblock_inst|serialreader_inst|Selector29~0_combout )))) # 
// (!\serialblock_inst|serialreader_inst|counter [1] & (!\serialblock_inst|serialreader_inst|counter [2] & (\serialblock_inst|serialreader_inst|Selector41~0_combout )))

	.dataa(\serialblock_inst|serialreader_inst|counter [1]),
	.datab(\serialblock_inst|serialreader_inst|counter [2]),
	.datac(\serialblock_inst|serialreader_inst|Selector41~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|Selector29~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector53~0 .lut_mask = 16'h9810;
defparam \serialblock_inst|serialreader_inst|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector53~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector53~1_combout  = (\serialblock_inst|serialreader_inst|Selector53~0_combout  & !\serialblock_inst|serialreader_inst|counter [0])

	.dataa(gnd),
	.datab(\serialblock_inst|serialreader_inst|Selector53~0_combout ),
	.datac(\serialblock_inst|serialreader_inst|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector53~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector53~1 .lut_mask = 16'h0C0C;
defparam \serialblock_inst|serialreader_inst|Selector53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N14
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[8]~7 (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data[8]~7_combout  = (!\serialblock_inst|serialreader_inst|counter [0] & (\serialblock_inst|serialreader_inst|temp_data[8]~4_combout  & (\serialblock_inst|serialreader_inst|counter [1] $ 
// (!\serialblock_inst|serialreader_inst|counter [2]))))

	.dataa(\serialblock_inst|serialreader_inst|counter [0]),
	.datab(\serialblock_inst|serialreader_inst|temp_data[8]~4_combout ),
	.datac(\serialblock_inst|serialreader_inst|counter [1]),
	.datad(\serialblock_inst|serialreader_inst|counter [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[8]~7 .lut_mask = 16'h4004;
defparam \serialblock_inst|serialreader_inst|temp_data[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N16
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Mux162~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Mux162~0_combout  = (\serialblock_inst|serialreader_inst|counter [3]) # ((\serialblock_inst|serialreader_inst|counter [2] & (!\serialblock_inst|serialreader_inst|counter [1])) # 
// (!\serialblock_inst|serialreader_inst|counter [2] & ((\serialblock_inst|serialreader_inst|counter [1]) # (\serialblock_inst|serialreader_inst|counter [0]))))

	.dataa(\serialblock_inst|serialreader_inst|counter [2]),
	.datab(\serialblock_inst|serialreader_inst|counter [1]),
	.datac(\serialblock_inst|serialreader_inst|counter [3]),
	.datad(\serialblock_inst|serialreader_inst|counter [0]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Mux162~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Mux162~0 .lut_mask = 16'hF7F6;
defparam \serialblock_inst|serialreader_inst|Mux162~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N0
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[8]~8 (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data[8]~8_combout  = (\serialblock_inst|serialreader_inst|counter[2]~1_combout  & ((\serialblock_inst|serialreader_inst|temp_data[8]~7_combout ) # ((\serialblock_inst|serialreader_inst|Selector159~0_combout  & 
// !\serialblock_inst|serialreader_inst|Mux162~0_combout ))))

	.dataa(\serialblock_inst|serialreader_inst|counter[2]~1_combout ),
	.datab(\serialblock_inst|serialreader_inst|temp_data[8]~7_combout ),
	.datac(\serialblock_inst|serialreader_inst|Selector159~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|Mux162~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[8]~8 .lut_mask = 16'h88A8;
defparam \serialblock_inst|serialreader_inst|temp_data[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[13] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [13] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[8]~8_combout  & (\serialblock_inst|serialreader_inst|Selector53~1_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[8]~8_combout  & ((\serialblock_inst|serialreader_inst|temp_data [13])))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|Selector53~1_combout ),
	.datac(\serialblock_inst|serialreader_inst|temp_data [13]),
	.datad(\serialblock_inst|serialreader_inst|temp_data[8]~8_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [13]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[13] .lut_mask = 16'h88A0;
defparam \serialblock_inst|serialreader_inst|temp_data[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N12
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector50~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector50~0_combout  = (\serialblock_inst|serialreader_inst|counter [0] & (\serialblock_inst|serialreader_inst|counter [2] & (\serialblock_inst|serialreader_inst|Selector58~0_combout  & 
// !\serialblock_inst|serialreader_inst|counter [1])))

	.dataa(\serialblock_inst|serialreader_inst|counter [0]),
	.datab(\serialblock_inst|serialreader_inst|counter [2]),
	.datac(\serialblock_inst|serialreader_inst|Selector58~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|counter [1]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector50~0 .lut_mask = 16'h0080;
defparam \serialblock_inst|serialreader_inst|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[16] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [16] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[16]~10_combout  & ((\serialblock_inst|serialreader_inst|Selector50~0_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[16]~10_combout  & (\serialblock_inst|serialreader_inst|temp_data [16]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [16]),
	.datac(\serialblock_inst|serialreader_inst|Selector50~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_data[16]~10_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [16]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[16] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|temp_data[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector52~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector52~0_combout  = (\serialblock_inst|serialreader_inst|counter [2] & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6] & ((!\serialblock_inst|serialreader_inst|counter [0]) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_data~q ))))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datab(\serialblock_inst|serialreader_inst|counter [2]),
	.datac(\serialblock_inst|serialreader_inst|counter [0]),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector52~0 .lut_mask = 16'h4C00;
defparam \serialblock_inst|serialreader_inst|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N14
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[14] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [14] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[8]~8_combout  & (\serialblock_inst|serialreader_inst|Selector52~0_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[8]~8_combout  & ((\serialblock_inst|serialreader_inst|temp_data [14])))))

	.dataa(\serialblock_inst|serialreader_inst|Selector52~0_combout ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [14]),
	.datac(\nreset~input_o ),
	.datad(\serialblock_inst|serialreader_inst|temp_data[8]~8_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [14]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[14] .lut_mask = 16'hA0C0;
defparam \serialblock_inst|serialreader_inst|temp_data[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N6
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector51~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector51~0_combout  = (\serialblock_inst|serialreader_inst|counter [2] & ((!\serialblock_inst|serialreader_inst|c_state.read_data~q ) # (!\serialblock_inst|serialreader_inst|counter [0])))

	.dataa(gnd),
	.datab(\serialblock_inst|serialreader_inst|counter [0]),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datad(\serialblock_inst|serialreader_inst|counter [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector51~0 .lut_mask = 16'h3F00;
defparam \serialblock_inst|serialreader_inst|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N2
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector51~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector51~1_combout  = (\serialblock_inst|serialreader_inst|Selector56~0_combout  & (((\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [7] & \serialblock_inst|serialreader_inst|Selector51~0_combout )) # 
// (!\serialblock_inst|serialreader_inst|counter [3]))) # (!\serialblock_inst|serialreader_inst|Selector56~0_combout  & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [7] & ((\serialblock_inst|serialreader_inst|Selector51~0_combout ))))

	.dataa(\serialblock_inst|serialreader_inst|Selector56~0_combout ),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [7]),
	.datac(\serialblock_inst|serialreader_inst|counter [3]),
	.datad(\serialblock_inst|serialreader_inst|Selector51~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector51~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector51~1 .lut_mask = 16'hCE0A;
defparam \serialblock_inst|serialreader_inst|Selector51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N10
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[15] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [15] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[8]~8_combout  & ((\serialblock_inst|serialreader_inst|Selector51~1_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[8]~8_combout  & (\serialblock_inst|serialreader_inst|temp_data [15]))))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [15]),
	.datab(\serialblock_inst|serialreader_inst|Selector51~1_combout ),
	.datac(\nreset~input_o ),
	.datad(\serialblock_inst|serialreader_inst|temp_data[8]~8_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [15]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[15] .lut_mask = 16'hC0A0;
defparam \serialblock_inst|serialreader_inst|temp_data[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N12
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal0~2 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal0~2_combout  = (!\serialblock_inst|serialreader_inst|temp_data [13] & (!\serialblock_inst|serialreader_inst|temp_data [16] & (!\serialblock_inst|serialreader_inst|temp_data [14] & 
// !\serialblock_inst|serialreader_inst|temp_data [15])))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [13]),
	.datab(\serialblock_inst|serialreader_inst|temp_data [16]),
	.datac(\serialblock_inst|serialreader_inst|temp_data [14]),
	.datad(\serialblock_inst|serialreader_inst|temp_data [15]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal0~2 .lut_mask = 16'h0001;
defparam \serialblock_inst|serialreader_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector49~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector49~0_combout  = (\serialblock_inst|serialreader_inst|counter [2] & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1] & ((!\serialblock_inst|serialreader_inst|counter [1]) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_data~q )))) # (!\serialblock_inst|serialreader_inst|counter [2] & (!\serialblock_inst|serialreader_inst|c_state.read_data~q ))

	.dataa(\serialblock_inst|serialreader_inst|counter [2]),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datac(\serialblock_inst|serialreader_inst|counter [1]),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector49~0 .lut_mask = 16'h3B11;
defparam \serialblock_inst|serialreader_inst|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N10
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[17] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [17] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[16]~10_combout  & (\serialblock_inst|serialreader_inst|Selector49~0_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[16]~10_combout  & ((\serialblock_inst|serialreader_inst|temp_data [17])))))

	.dataa(\serialblock_inst|serialreader_inst|Selector49~0_combout ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [17]),
	.datac(\nreset~input_o ),
	.datad(\serialblock_inst|serialreader_inst|temp_data[16]~10_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [17]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[17] .lut_mask = 16'hA0C0;
defparam \serialblock_inst|serialreader_inst|temp_data[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector47~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector47~0_combout  = (\serialblock_inst|serialreader_inst|counter [2] & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [3] & ((!\serialblock_inst|serialreader_inst|counter [1]) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_data~q )))) # (!\serialblock_inst|serialreader_inst|counter [2] & (!\serialblock_inst|serialreader_inst|c_state.read_data~q ))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datab(\serialblock_inst|serialreader_inst|counter [2]),
	.datac(\serialblock_inst|serialreader_inst|counter [1]),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [3]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector47~0 .lut_mask = 16'h5D11;
defparam \serialblock_inst|serialreader_inst|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N24
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[19] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [19] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[16]~10_combout  & ((\serialblock_inst|serialreader_inst|Selector47~0_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[16]~10_combout  & (\serialblock_inst|serialreader_inst|temp_data [19]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [19]),
	.datac(\serialblock_inst|serialreader_inst|Selector47~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_data[16]~10_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [19]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[19] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|temp_data[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector46~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector46~0_combout  = (\serialblock_inst|serialreader_inst|counter [2] & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [4] & ((!\serialblock_inst|serialreader_inst|c_state.read_data~q ) # 
// (!\serialblock_inst|serialreader_inst|counter [1])))) # (!\serialblock_inst|serialreader_inst|counter [2] & (((!\serialblock_inst|serialreader_inst|c_state.read_data~q ))))

	.dataa(\serialblock_inst|serialreader_inst|counter [2]),
	.datab(\serialblock_inst|serialreader_inst|counter [1]),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [4]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector46~0 .lut_mask = 16'h2F05;
defparam \serialblock_inst|serialreader_inst|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N26
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[20] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [20] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[16]~10_combout  & ((\serialblock_inst|serialreader_inst|Selector46~0_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[16]~10_combout  & (\serialblock_inst|serialreader_inst|temp_data [20]))))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [20]),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|Selector46~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_data[16]~10_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [20]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[20] .lut_mask = 16'hC088;
defparam \serialblock_inst|serialreader_inst|temp_data[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[18] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [18] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[16]~10_combout  & ((\serialblock_inst|serialreader_inst|Selector48~0_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[16]~10_combout  & (\serialblock_inst|serialreader_inst|temp_data [18]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [18]),
	.datac(\serialblock_inst|serialreader_inst|Selector48~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_data[16]~10_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [18]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[18] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|temp_data[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal0~3 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal0~3_combout  = (!\serialblock_inst|serialreader_inst|temp_data [17] & (!\serialblock_inst|serialreader_inst|temp_data [19] & (!\serialblock_inst|serialreader_inst|temp_data [20] & 
// !\serialblock_inst|serialreader_inst|temp_data [18])))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [17]),
	.datab(\serialblock_inst|serialreader_inst|temp_data [19]),
	.datac(\serialblock_inst|serialreader_inst|temp_data [20]),
	.datad(\serialblock_inst|serialreader_inst|temp_data [18]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal0~3 .lut_mask = 16'h0001;
defparam \serialblock_inst|serialreader_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector59~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector59~0_combout  = (!\serialblock_inst|serialreader_inst|counter [0] & !\serialblock_inst|serialreader_inst|c_state.read_data~q )

	.dataa(gnd),
	.datab(\serialblock_inst|serialreader_inst|counter [0]),
	.datac(gnd),
	.datad(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector59~0 .lut_mask = 16'h0033;
defparam \serialblock_inst|serialreader_inst|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N26
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Mux160~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Mux160~0_combout  = (\serialblock_inst|serialreader_inst|counter [3]) # ((\serialblock_inst|serialreader_inst|counter [0] & ((!\serialblock_inst|serialreader_inst|counter [2]) # 
// (!\serialblock_inst|serialreader_inst|counter [1]))) # (!\serialblock_inst|serialreader_inst|counter [0] & ((\serialblock_inst|serialreader_inst|counter [1]) # (\serialblock_inst|serialreader_inst|counter [2]))))

	.dataa(\serialblock_inst|serialreader_inst|counter [0]),
	.datab(\serialblock_inst|serialreader_inst|counter [1]),
	.datac(\serialblock_inst|serialreader_inst|counter [3]),
	.datad(\serialblock_inst|serialreader_inst|counter [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Mux160~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Mux160~0 .lut_mask = 16'hF7FE;
defparam \serialblock_inst|serialreader_inst|Mux160~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N20
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[0]~5 (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data[0]~5_combout  = (!\serialblock_inst|serialreader_inst|counter [0] & (\serialblock_inst|serialreader_inst|temp_data[8]~4_combout  & (!\serialblock_inst|serialreader_inst|counter [1] & 
// !\serialblock_inst|serialreader_inst|counter [2])))

	.dataa(\serialblock_inst|serialreader_inst|counter [0]),
	.datab(\serialblock_inst|serialreader_inst|temp_data[8]~4_combout ),
	.datac(\serialblock_inst|serialreader_inst|counter [1]),
	.datad(\serialblock_inst|serialreader_inst|counter [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[0]~5 .lut_mask = 16'h0004;
defparam \serialblock_inst|serialreader_inst|temp_data[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N28
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[0]~6 (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data[0]~6_combout  = (\serialblock_inst|serialreader_inst|counter[2]~1_combout  & ((\serialblock_inst|serialreader_inst|temp_data[0]~5_combout ) # ((\serialblock_inst|serialreader_inst|Selector159~0_combout  & 
// !\serialblock_inst|serialreader_inst|Mux160~0_combout ))))

	.dataa(\serialblock_inst|serialreader_inst|Selector159~0_combout ),
	.datab(\serialblock_inst|serialreader_inst|counter[2]~1_combout ),
	.datac(\serialblock_inst|serialreader_inst|Mux160~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_data[0]~5_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[0]~6 .lut_mask = 16'hCC08;
defparam \serialblock_inst|serialreader_inst|temp_data[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N12
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[4] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [4] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[0]~6_combout  & ((\serialblock_inst|serialreader_inst|Selector59~0_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[0]~6_combout  & (\serialblock_inst|serialreader_inst|temp_data [4]))))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [4]),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|Selector59~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_data[0]~6_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [4]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[4] .lut_mask = 16'hC088;
defparam \serialblock_inst|serialreader_inst|temp_data[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector58~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector58~1_combout  = (\serialblock_inst|serialreader_inst|counter [2] & (\serialblock_inst|serialreader_inst|counter [1] & ((\serialblock_inst|serialreader_inst|Selector58~0_combout )))) # 
// (!\serialblock_inst|serialreader_inst|counter [2] & (!\serialblock_inst|serialreader_inst|counter [1] & (!\serialblock_inst|serialreader_inst|c_state.read_data~q )))

	.dataa(\serialblock_inst|serialreader_inst|counter [2]),
	.datab(\serialblock_inst|serialreader_inst|counter [1]),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datad(\serialblock_inst|serialreader_inst|Selector58~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector58~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector58~1 .lut_mask = 16'h8901;
defparam \serialblock_inst|serialreader_inst|Selector58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N0
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector58~2 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector58~2_combout  = (!\serialblock_inst|serialreader_inst|counter [0] & \serialblock_inst|serialreader_inst|Selector58~1_combout )

	.dataa(gnd),
	.datab(\serialblock_inst|serialreader_inst|counter [0]),
	.datac(\serialblock_inst|serialreader_inst|Selector58~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector58~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector58~2 .lut_mask = 16'h3030;
defparam \serialblock_inst|serialreader_inst|Selector58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N16
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[8] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [8] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[8]~8_combout  & ((\serialblock_inst|serialreader_inst|Selector58~2_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[8]~8_combout  & (\serialblock_inst|serialreader_inst|temp_data [8]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [8]),
	.datac(\serialblock_inst|serialreader_inst|Selector58~2_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_data[8]~8_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [8]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[8] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|temp_data[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N14
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector60~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector60~0_combout  = (!\serialblock_inst|serialreader_inst|c_state.read_data~q  & (!\serialblock_inst|serialreader_inst|counter [0] & !\serialblock_inst|serialreader_inst|counter [3]))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|counter [0]),
	.datad(\serialblock_inst|serialreader_inst|counter [3]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector60~0 .lut_mask = 16'h0005;
defparam \serialblock_inst|serialreader_inst|Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[2] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [2] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[0]~6_combout  & (\serialblock_inst|serialreader_inst|Selector60~0_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[0]~6_combout  & ((\serialblock_inst|serialreader_inst|temp_data [2])))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|Selector60~0_combout ),
	.datac(\serialblock_inst|serialreader_inst|temp_data [2]),
	.datad(\serialblock_inst|serialreader_inst|temp_data[0]~6_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [2]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[2] .lut_mask = 16'h88A0;
defparam \serialblock_inst|serialreader_inst|temp_data[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector62~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector62~0_combout  = ((\serialblock_inst|serialreader_inst|counter [0]) # (\serialblock_inst|serialreader_inst|c_state.read_data~q )) # (!\serialblock_inst|serialreader_inst|counter [3])

	.dataa(\serialblock_inst|serialreader_inst|counter [3]),
	.datab(\serialblock_inst|serialreader_inst|counter [0]),
	.datac(gnd),
	.datad(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector62~0 .lut_mask = 16'hFFDD;
defparam \serialblock_inst|serialreader_inst|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N28
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[0] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [0] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[0]~6_combout  & ((!\serialblock_inst|serialreader_inst|Selector62~0_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[0]~6_combout  & (\serialblock_inst|serialreader_inst|temp_data [0]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [0]),
	.datac(\serialblock_inst|serialreader_inst|Selector62~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_data[0]~6_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [0]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[0] .lut_mask = 16'h0A88;
defparam \serialblock_inst|serialreader_inst|temp_data[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N26
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal0~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal0~0_combout  = (!\serialblock_inst|serialreader_inst|temp_data [4] & (!\serialblock_inst|serialreader_inst|temp_data [8] & (!\serialblock_inst|serialreader_inst|temp_data [2] & 
// !\serialblock_inst|serialreader_inst|temp_data [0])))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [4]),
	.datab(\serialblock_inst|serialreader_inst|temp_data [8]),
	.datac(\serialblock_inst|serialreader_inst|temp_data [2]),
	.datad(\serialblock_inst|serialreader_inst|temp_data [0]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \serialblock_inst|serialreader_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector56~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector56~1_combout  = (\serialblock_inst|serialreader_inst|Selector56~0_combout  & (((\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2] & \serialblock_inst|serialreader_inst|Selector51~0_combout )) # 
// (!\serialblock_inst|serialreader_inst|counter [3]))) # (!\serialblock_inst|serialreader_inst|Selector56~0_combout  & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2] & ((\serialblock_inst|serialreader_inst|Selector51~0_combout ))))

	.dataa(\serialblock_inst|serialreader_inst|Selector56~0_combout ),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2]),
	.datac(\serialblock_inst|serialreader_inst|counter [3]),
	.datad(\serialblock_inst|serialreader_inst|Selector51~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector56~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector56~1 .lut_mask = 16'hCE0A;
defparam \serialblock_inst|serialreader_inst|Selector56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N26
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[10] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [10] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[8]~8_combout  & (\serialblock_inst|serialreader_inst|Selector56~1_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[8]~8_combout  & ((\serialblock_inst|serialreader_inst|temp_data [10])))))

	.dataa(\serialblock_inst|serialreader_inst|Selector56~1_combout ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [10]),
	.datac(\nreset~input_o ),
	.datad(\serialblock_inst|serialreader_inst|temp_data[8]~8_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [10]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[10] .lut_mask = 16'hA0C0;
defparam \serialblock_inst|serialreader_inst|temp_data[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N6
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector57~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector57~0_combout  = (\serialblock_inst|serialreader_inst|counter [2] & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1] & ((!\serialblock_inst|serialreader_inst|counter [0]) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_data~q ))))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datab(\serialblock_inst|serialreader_inst|counter [2]),
	.datac(\serialblock_inst|serialreader_inst|counter [0]),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector57~0 .lut_mask = 16'h4C00;
defparam \serialblock_inst|serialreader_inst|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N24
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[9] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [9] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[8]~8_combout  & ((\serialblock_inst|serialreader_inst|Selector57~0_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[8]~8_combout  & (\serialblock_inst|serialreader_inst|temp_data [9]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [9]),
	.datac(\serialblock_inst|serialreader_inst|Selector57~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_data[8]~8_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [9]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[9] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|temp_data[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector55~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector55~0_combout  = (\serialblock_inst|serialreader_inst|Selector56~0_combout  & (((\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [3] & \serialblock_inst|serialreader_inst|Selector51~0_combout )) # 
// (!\serialblock_inst|serialreader_inst|counter [3]))) # (!\serialblock_inst|serialreader_inst|Selector56~0_combout  & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [3] & ((\serialblock_inst|serialreader_inst|Selector51~0_combout ))))

	.dataa(\serialblock_inst|serialreader_inst|Selector56~0_combout ),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [3]),
	.datac(\serialblock_inst|serialreader_inst|counter [3]),
	.datad(\serialblock_inst|serialreader_inst|Selector51~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector55~0 .lut_mask = 16'hCE0A;
defparam \serialblock_inst|serialreader_inst|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[11] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [11] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[8]~8_combout  & (\serialblock_inst|serialreader_inst|Selector55~0_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[8]~8_combout  & ((\serialblock_inst|serialreader_inst|temp_data [11])))))

	.dataa(\serialblock_inst|serialreader_inst|Selector55~0_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|temp_data [11]),
	.datad(\serialblock_inst|serialreader_inst|temp_data[8]~8_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [11]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[11] .lut_mask = 16'h88C0;
defparam \serialblock_inst|serialreader_inst|temp_data[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector54~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector54~0_combout  = (\serialblock_inst|serialreader_inst|counter [2] & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [4] & ((!\serialblock_inst|serialreader_inst|c_state.read_data~q ) # 
// (!\serialblock_inst|serialreader_inst|counter [0])))) # (!\serialblock_inst|serialreader_inst|counter [2] & (((!\serialblock_inst|serialreader_inst|c_state.read_data~q ))))

	.dataa(\serialblock_inst|serialreader_inst|counter [2]),
	.datab(\serialblock_inst|serialreader_inst|counter [0]),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [4]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector54~0 .lut_mask = 16'h2F05;
defparam \serialblock_inst|serialreader_inst|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N20
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[12] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [12] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[8]~8_combout  & (\serialblock_inst|serialreader_inst|Selector54~0_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[8]~8_combout  & ((\serialblock_inst|serialreader_inst|temp_data [12])))))

	.dataa(\serialblock_inst|serialreader_inst|Selector54~0_combout ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [12]),
	.datac(\nreset~input_o ),
	.datad(\serialblock_inst|serialreader_inst|temp_data[8]~8_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [12]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[12] .lut_mask = 16'hA0C0;
defparam \serialblock_inst|serialreader_inst|temp_data[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N28
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal0~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal0~1_combout  = (!\serialblock_inst|serialreader_inst|temp_data [10] & (!\serialblock_inst|serialreader_inst|temp_data [9] & (!\serialblock_inst|serialreader_inst|temp_data [11] & 
// !\serialblock_inst|serialreader_inst|temp_data [12])))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [10]),
	.datab(\serialblock_inst|serialreader_inst|temp_data [9]),
	.datac(\serialblock_inst|serialreader_inst|temp_data [11]),
	.datad(\serialblock_inst|serialreader_inst|temp_data [12]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \serialblock_inst|serialreader_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N10
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal0~4 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal0~4_combout  = (\serialblock_inst|serialreader_inst|Equal0~2_combout  & (\serialblock_inst|serialreader_inst|Equal0~3_combout  & (\serialblock_inst|serialreader_inst|Equal0~0_combout  & 
// \serialblock_inst|serialreader_inst|Equal0~1_combout )))

	.dataa(\serialblock_inst|serialreader_inst|Equal0~2_combout ),
	.datab(\serialblock_inst|serialreader_inst|Equal0~3_combout ),
	.datac(\serialblock_inst|serialreader_inst|Equal0~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal0~4 .lut_mask = 16'h8000;
defparam \serialblock_inst|serialreader_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[58] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [58] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[0]~6_combout  & ((\serialblock_inst|serialreader_inst|Selector32~2_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[0]~6_combout  & (\serialblock_inst|serialreader_inst|temp_data [58]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [58]),
	.datac(\serialblock_inst|serialreader_inst|Selector32~2_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_data[0]~6_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [58]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[58] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|temp_data[58] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N28
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[60] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [60] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[0]~6_combout  & (\serialblock_inst|serialreader_inst|Selector30~0_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[0]~6_combout  & ((\serialblock_inst|serialreader_inst|temp_data [60])))))

	.dataa(\serialblock_inst|serialreader_inst|Selector30~0_combout ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [60]),
	.datac(\nreset~input_o ),
	.datad(\serialblock_inst|serialreader_inst|temp_data[0]~6_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [60]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[60] .lut_mask = 16'hA0C0;
defparam \serialblock_inst|serialreader_inst|temp_data[60] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N24
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector23~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector23~1_combout  = (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [3] & ((!\serialblock_inst|serialreader_inst|counter [2]) # (!\serialblock_inst|serialreader_inst|c_state.read_data~q )))

	.dataa(gnd),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [3]),
	.datad(\serialblock_inst|serialreader_inst|counter [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector23~1 .lut_mask = 16'h30F0;
defparam \serialblock_inst|serialreader_inst|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N14
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[59] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [59] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[0]~6_combout  & (\serialblock_inst|serialreader_inst|Selector23~1_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[0]~6_combout  & ((\serialblock_inst|serialreader_inst|temp_data [59])))))

	.dataa(\serialblock_inst|serialreader_inst|Selector23~1_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|temp_data [59]),
	.datad(\serialblock_inst|serialreader_inst|temp_data[0]~6_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [59]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[59] .lut_mask = 16'h88C0;
defparam \serialblock_inst|serialreader_inst|temp_data[59] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N6
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[57] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [57] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[0]~6_combout  & ((\serialblock_inst|serialreader_inst|Selector33~0_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[0]~6_combout  & (\serialblock_inst|serialreader_inst|temp_data [57]))))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [57]),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|Selector33~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_data[0]~6_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [57]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[57] .lut_mask = 16'hC088;
defparam \serialblock_inst|serialreader_inst|temp_data[57] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N26
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal0~16 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal0~16_combout  = (!\serialblock_inst|serialreader_inst|temp_data [58] & (!\serialblock_inst|serialreader_inst|temp_data [60] & (!\serialblock_inst|serialreader_inst|temp_data [59] & 
// !\serialblock_inst|serialreader_inst|temp_data [57])))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [58]),
	.datab(\serialblock_inst|serialreader_inst|temp_data [60]),
	.datac(\serialblock_inst|serialreader_inst|temp_data [59]),
	.datad(\serialblock_inst|serialreader_inst|temp_data [57]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal0~16 .lut_mask = 16'h0001;
defparam \serialblock_inst|serialreader_inst|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N0
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector33~2 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector33~2_combout  = (!\serialblock_inst|serialreader_inst|c_state.read_data~q ) # (!\serialblock_inst|serialreader_inst|counter [2])

	.dataa(\serialblock_inst|serialreader_inst|counter [2]),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector33~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector33~2 .lut_mask = 16'h5F5F;
defparam \serialblock_inst|serialreader_inst|Selector33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N28
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector23~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector23~0_combout  = (\serialblock_inst|serialreader_inst|counter [1] & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [3] & (\serialblock_inst|serialreader_inst|Selector33~2_combout ))) # 
// (!\serialblock_inst|serialreader_inst|counter [1] & (((\serialblock_inst|serialreader_inst|Selector41~0_combout ))))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [3]),
	.datab(\serialblock_inst|serialreader_inst|Selector33~2_combout ),
	.datac(\serialblock_inst|serialreader_inst|Selector41~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|counter [1]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector23~0 .lut_mask = 16'h88F0;
defparam \serialblock_inst|serialreader_inst|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N10
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[40]~15 (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data[40]~15_combout  = (!\serialblock_inst|serialreader_inst|counter [2] & (\serialblock_inst|serialreader_inst|temp_data[8]~4_combout  & !\serialblock_inst|serialreader_inst|counter [0]))

	.dataa(gnd),
	.datab(\serialblock_inst|serialreader_inst|counter [2]),
	.datac(\serialblock_inst|serialreader_inst|temp_data[8]~4_combout ),
	.datad(\serialblock_inst|serialreader_inst|counter [0]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data[40]~15_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[40]~15 .lut_mask = 16'h0030;
defparam \serialblock_inst|serialreader_inst|temp_data[40]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Mux198~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Mux198~0_combout  = (\serialblock_inst|serialreader_inst|counter [3]) # ((\serialblock_inst|serialreader_inst|counter [0] & ((!\serialblock_inst|serialreader_inst|counter [2]) # 
// (!\serialblock_inst|serialreader_inst|counter [1]))) # (!\serialblock_inst|serialreader_inst|counter [0] & ((\serialblock_inst|serialreader_inst|counter [2]))))

	.dataa(\serialblock_inst|serialreader_inst|counter [0]),
	.datab(\serialblock_inst|serialreader_inst|counter [1]),
	.datac(\serialblock_inst|serialreader_inst|counter [3]),
	.datad(\serialblock_inst|serialreader_inst|counter [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Mux198~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Mux198~0 .lut_mask = 16'hF7FA;
defparam \serialblock_inst|serialreader_inst|Mux198~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[40]~16 (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data[40]~16_combout  = (\serialblock_inst|serialreader_inst|counter[2]~1_combout  & ((\serialblock_inst|serialreader_inst|temp_data[40]~15_combout ) # ((\serialblock_inst|serialreader_inst|Selector159~0_combout  & 
// !\serialblock_inst|serialreader_inst|Mux198~0_combout ))))

	.dataa(\serialblock_inst|serialreader_inst|counter[2]~1_combout ),
	.datab(\serialblock_inst|serialreader_inst|Selector159~0_combout ),
	.datac(\serialblock_inst|serialreader_inst|temp_data[40]~15_combout ),
	.datad(\serialblock_inst|serialreader_inst|Mux198~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data[40]~16_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[40]~16 .lut_mask = 16'hA0A8;
defparam \serialblock_inst|serialreader_inst|temp_data[40]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N26
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[43] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [43] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[40]~16_combout  & (\serialblock_inst|serialreader_inst|Selector23~0_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[40]~16_combout  & ((\serialblock_inst|serialreader_inst|temp_data [43])))))

	.dataa(\serialblock_inst|serialreader_inst|Selector23~0_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|temp_data[40]~16_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_data [43]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [43]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[43] .lut_mask = 16'h8C80;
defparam \serialblock_inst|serialreader_inst|temp_data[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[41] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [41] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[40]~16_combout  & (\serialblock_inst|serialreader_inst|Selector33~1_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[40]~16_combout  & ((\serialblock_inst|serialreader_inst|temp_data [41])))))

	.dataa(\serialblock_inst|serialreader_inst|Selector33~1_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|temp_data[40]~16_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_data [41]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [41]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[41] .lut_mask = 16'h8C80;
defparam \serialblock_inst|serialreader_inst|temp_data[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[44] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [44] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[40]~16_combout  & ((\serialblock_inst|serialreader_inst|Selector30~1_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[40]~16_combout  & (\serialblock_inst|serialreader_inst|temp_data [44]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [44]),
	.datac(\serialblock_inst|serialreader_inst|temp_data[40]~16_combout ),
	.datad(\serialblock_inst|serialreader_inst|Selector30~1_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [44]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[44] .lut_mask = 16'hA808;
defparam \serialblock_inst|serialreader_inst|temp_data[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector24~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector24~0_combout  = (\serialblock_inst|serialreader_inst|counter [1] & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2] & ((!\serialblock_inst|serialreader_inst|counter [2]) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_data~q )))) # (!\serialblock_inst|serialreader_inst|counter [1] & (((!\serialblock_inst|serialreader_inst|c_state.read_data~q ))))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2]),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datac(\serialblock_inst|serialreader_inst|counter [2]),
	.datad(\serialblock_inst|serialreader_inst|counter [1]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector24~0 .lut_mask = 16'h2A33;
defparam \serialblock_inst|serialreader_inst|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N6
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[42] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [42] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[40]~16_combout  & (\serialblock_inst|serialreader_inst|Selector24~0_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[40]~16_combout  & ((\serialblock_inst|serialreader_inst|temp_data [42])))))

	.dataa(\serialblock_inst|serialreader_inst|Selector24~0_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|temp_data[40]~16_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_data [42]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [42]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[42] .lut_mask = 16'h8C80;
defparam \serialblock_inst|serialreader_inst|temp_data[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N10
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal0~11 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal0~11_combout  = (!\serialblock_inst|serialreader_inst|temp_data [43] & (!\serialblock_inst|serialreader_inst|temp_data [41] & (!\serialblock_inst|serialreader_inst|temp_data [44] & 
// !\serialblock_inst|serialreader_inst|temp_data [42])))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [43]),
	.datab(\serialblock_inst|serialreader_inst|temp_data [41]),
	.datac(\serialblock_inst|serialreader_inst|temp_data [44]),
	.datad(\serialblock_inst|serialreader_inst|temp_data [42]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal0~11 .lut_mask = 16'h0001;
defparam \serialblock_inst|serialreader_inst|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N10
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector21~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector21~0_combout  = (\serialblock_inst|serialreader_inst|counter [3] & (!\serialblock_inst|serialreader_inst|c_state.read_data~q  & ((\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [5]) # 
// (!\serialblock_inst|serialreader_inst|counter [1])))) # (!\serialblock_inst|serialreader_inst|counter [3] & (((\serialblock_inst|serialreader_inst|counter [1] & \serialblock_inst|my_uart_top_inst|receiver|rx_data_r [5]))))

	.dataa(\serialblock_inst|serialreader_inst|counter [3]),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datac(\serialblock_inst|serialreader_inst|counter [1]),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [5]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector21~0 .lut_mask = 16'h7202;
defparam \serialblock_inst|serialreader_inst|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N28
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector21~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector21~1_combout  = (!\serialblock_inst|serialreader_inst|counter [2] & (\serialblock_inst|serialreader_inst|Selector21~0_combout  & !\serialblock_inst|serialreader_inst|counter [0]))

	.dataa(\serialblock_inst|serialreader_inst|counter [2]),
	.datab(\serialblock_inst|serialreader_inst|Selector21~0_combout ),
	.datac(gnd),
	.datad(\serialblock_inst|serialreader_inst|counter [0]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector21~1 .lut_mask = 16'h0044;
defparam \serialblock_inst|serialreader_inst|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[45] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [45] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[40]~16_combout  & (\serialblock_inst|serialreader_inst|Selector21~1_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[40]~16_combout  & ((\serialblock_inst|serialreader_inst|temp_data [45])))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|Selector21~1_combout ),
	.datac(\serialblock_inst|serialreader_inst|temp_data[40]~16_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_data [45]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [45]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[45] .lut_mask = 16'h8A80;
defparam \serialblock_inst|serialreader_inst|temp_data[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N28
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector19~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector19~0_combout  = (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [7] & ((!\serialblock_inst|serialreader_inst|counter [2]) # (!\serialblock_inst|serialreader_inst|c_state.read_data~q )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datab(gnd),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [7]),
	.datad(\serialblock_inst|serialreader_inst|counter [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector19~0 .lut_mask = 16'h50F0;
defparam \serialblock_inst|serialreader_inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N12
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector19~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector19~1_combout  = (\serialblock_inst|serialreader_inst|counter [1] & (\serialblock_inst|serialreader_inst|Selector19~0_combout )) # (!\serialblock_inst|serialreader_inst|counter [1] & 
// (((!\serialblock_inst|serialreader_inst|c_state.read_data~q  & !\serialblock_inst|serialreader_inst|counter [3]))))

	.dataa(\serialblock_inst|serialreader_inst|Selector19~0_combout ),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datac(\serialblock_inst|serialreader_inst|counter [3]),
	.datad(\serialblock_inst|serialreader_inst|counter [1]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector19~1 .lut_mask = 16'hAA03;
defparam \serialblock_inst|serialreader_inst|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[47] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [47] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[40]~16_combout  & ((\serialblock_inst|serialreader_inst|Selector19~1_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[40]~16_combout  & (\serialblock_inst|serialreader_inst|temp_data [47]))))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [47]),
	.datab(\serialblock_inst|serialreader_inst|Selector19~1_combout ),
	.datac(\serialblock_inst|serialreader_inst|temp_data[40]~16_combout ),
	.datad(\nreset~input_o ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [47]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[47] .lut_mask = 16'hCA00;
defparam \serialblock_inst|serialreader_inst|temp_data[47] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector20~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector20~0_combout  = (\serialblock_inst|serialreader_inst|counter [1] & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6] & ((!\serialblock_inst|serialreader_inst|counter [2]) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_data~q )))) # (!\serialblock_inst|serialreader_inst|counter [1] & (!\serialblock_inst|serialreader_inst|c_state.read_data~q ))

	.dataa(\serialblock_inst|serialreader_inst|counter [1]),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datac(\serialblock_inst|serialreader_inst|counter [2]),
	.datad(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector20~0 .lut_mask = 16'h3B11;
defparam \serialblock_inst|serialreader_inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N26
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[46] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [46] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[40]~16_combout  & ((\serialblock_inst|serialreader_inst|Selector20~0_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[40]~16_combout  & (\serialblock_inst|serialreader_inst|temp_data [46]))))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [46]),
	.datab(\serialblock_inst|serialreader_inst|Selector20~0_combout ),
	.datac(\serialblock_inst|serialreader_inst|temp_data[40]~16_combout ),
	.datad(\nreset~input_o ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [46]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[46] .lut_mask = 16'hCA00;
defparam \serialblock_inst|serialreader_inst|temp_data[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N12
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal8~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal8~1_combout  = (!\serialblock_inst|serialreader_inst|counter [1] & !\serialblock_inst|serialreader_inst|counter [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|counter [1]),
	.datad(\serialblock_inst|serialreader_inst|counter [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal8~1 .lut_mask = 16'h000F;
defparam \serialblock_inst|serialreader_inst|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N28
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Mux207~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Mux207~0_combout  = (\serialblock_inst|serialreader_inst|counter [3]) # ((\serialblock_inst|serialreader_inst|counter [1] & ((!\serialblock_inst|serialreader_inst|counter [2]) # 
// (!\serialblock_inst|serialreader_inst|counter [0]))) # (!\serialblock_inst|serialreader_inst|counter [1] & ((\serialblock_inst|serialreader_inst|counter [2]))))

	.dataa(\serialblock_inst|serialreader_inst|counter [0]),
	.datab(\serialblock_inst|serialreader_inst|counter [3]),
	.datac(\serialblock_inst|serialreader_inst|counter [1]),
	.datad(\serialblock_inst|serialreader_inst|counter [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Mux207~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Mux207~0 .lut_mask = 16'hDFFC;
defparam \serialblock_inst|serialreader_inst|Mux207~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N2
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[48]~17 (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data[48]~17_combout  = (!\serialblock_inst|serialreader_inst|Equal10~0_combout  & (\serialblock_inst|serialreader_inst|c_state.read_data~q  & (!\serialblock_inst|serialreader_inst|Equal9~1_combout  & 
// !\serialblock_inst|serialreader_inst|Mux207~0_combout )))

	.dataa(\serialblock_inst|serialreader_inst|Equal10~0_combout ),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datac(\serialblock_inst|serialreader_inst|Equal9~1_combout ),
	.datad(\serialblock_inst|serialreader_inst|Mux207~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data[48]~17_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[48]~17 .lut_mask = 16'h0004;
defparam \serialblock_inst|serialreader_inst|temp_data[48]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N26
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[48]~18 (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data[48]~18_combout  = (\serialblock_inst|serialreader_inst|counter[2]~1_combout  & ((\serialblock_inst|serialreader_inst|temp_data[48]~17_combout ) # ((\serialblock_inst|serialreader_inst|Equal8~1_combout  & 
// \serialblock_inst|serialreader_inst|temp_data[8]~4_combout ))))

	.dataa(\serialblock_inst|serialreader_inst|Equal8~1_combout ),
	.datab(\serialblock_inst|serialreader_inst|temp_data[48]~17_combout ),
	.datac(\serialblock_inst|serialreader_inst|counter[2]~1_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_data[8]~4_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data[48]~18_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[48]~18 .lut_mask = 16'hE0C0;
defparam \serialblock_inst|serialreader_inst|temp_data[48]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N20
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector18~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector18~0_combout  = (\serialblock_inst|serialreader_inst|Equal8~1_combout  & ((\serialblock_inst|serialreader_inst|Selector60~0_combout ) # ((\serialblock_inst|serialreader_inst|counter [0] & 
// \serialblock_inst|serialreader_inst|Selector58~0_combout ))))

	.dataa(\serialblock_inst|serialreader_inst|Equal8~1_combout ),
	.datab(\serialblock_inst|serialreader_inst|Selector60~0_combout ),
	.datac(\serialblock_inst|serialreader_inst|counter [0]),
	.datad(\serialblock_inst|serialreader_inst|Selector58~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector18~0 .lut_mask = 16'hA888;
defparam \serialblock_inst|serialreader_inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N10
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[48] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [48] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[48]~18_combout  & ((\serialblock_inst|serialreader_inst|Selector18~0_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[48]~18_combout  & (\serialblock_inst|serialreader_inst|temp_data [48]))))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [48]),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|temp_data[48]~18_combout ),
	.datad(\serialblock_inst|serialreader_inst|Selector18~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [48]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[48] .lut_mask = 16'hC808;
defparam \serialblock_inst|serialreader_inst|temp_data[48] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N6
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal0~12 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal0~12_combout  = (!\serialblock_inst|serialreader_inst|temp_data [45] & (!\serialblock_inst|serialreader_inst|temp_data [47] & (!\serialblock_inst|serialreader_inst|temp_data [46] & 
// !\serialblock_inst|serialreader_inst|temp_data [48])))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [45]),
	.datab(\serialblock_inst|serialreader_inst|temp_data [47]),
	.datac(\serialblock_inst|serialreader_inst|temp_data [46]),
	.datad(\serialblock_inst|serialreader_inst|temp_data [48]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal0~12 .lut_mask = 16'h0001;
defparam \serialblock_inst|serialreader_inst|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N24
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector17~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector17~0_combout  = (\serialblock_inst|serialreader_inst|Selector60~0_combout ) # ((\serialblock_inst|serialreader_inst|counter [0] & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1] & 
// \serialblock_inst|serialreader_inst|Selector33~2_combout )))

	.dataa(\serialblock_inst|serialreader_inst|counter [0]),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1]),
	.datac(\serialblock_inst|serialreader_inst|Selector33~2_combout ),
	.datad(\serialblock_inst|serialreader_inst|Selector60~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector17~0 .lut_mask = 16'hFF80;
defparam \serialblock_inst|serialreader_inst|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N20
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[49] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [49] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[48]~18_combout  & ((\serialblock_inst|serialreader_inst|Selector17~0_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[48]~18_combout  & (\serialblock_inst|serialreader_inst|temp_data [49]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [49]),
	.datac(\serialblock_inst|serialreader_inst|temp_data[48]~18_combout ),
	.datad(\serialblock_inst|serialreader_inst|Selector17~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [49]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[49] .lut_mask = 16'hA808;
defparam \serialblock_inst|serialreader_inst|temp_data[49] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N12
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector14~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector14~0_combout  = (\serialblock_inst|serialreader_inst|Selector60~0_combout ) # ((\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [4] & (\serialblock_inst|serialreader_inst|Selector33~2_combout  & 
// \serialblock_inst|serialreader_inst|counter [0])))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [4]),
	.datab(\serialblock_inst|serialreader_inst|Selector33~2_combout ),
	.datac(\serialblock_inst|serialreader_inst|counter [0]),
	.datad(\serialblock_inst|serialreader_inst|Selector60~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector14~0 .lut_mask = 16'hFF80;
defparam \serialblock_inst|serialreader_inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N2
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[52] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [52] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[48]~18_combout  & ((\serialblock_inst|serialreader_inst|Selector14~0_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[48]~18_combout  & (\serialblock_inst|serialreader_inst|temp_data [52]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [52]),
	.datac(\serialblock_inst|serialreader_inst|temp_data[48]~18_combout ),
	.datad(\serialblock_inst|serialreader_inst|Selector14~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [52]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[52] .lut_mask = 16'hA808;
defparam \serialblock_inst|serialreader_inst|temp_data[52] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector16~2 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector16~2_combout  = (\serialblock_inst|serialreader_inst|counter [0] & (\serialblock_inst|serialreader_inst|Selector32~2_combout )) # (!\serialblock_inst|serialreader_inst|counter [0] & 
// (((\serialblock_inst|serialreader_inst|counter [3] & !\serialblock_inst|serialreader_inst|c_state.read_data~q ))))

	.dataa(\serialblock_inst|serialreader_inst|Selector32~2_combout ),
	.datab(\serialblock_inst|serialreader_inst|counter [3]),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datad(\serialblock_inst|serialreader_inst|counter [0]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector16~2 .lut_mask = 16'hAA0C;
defparam \serialblock_inst|serialreader_inst|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[50] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [50] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[48]~18_combout  & (\serialblock_inst|serialreader_inst|Selector16~2_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[48]~18_combout  & ((\serialblock_inst|serialreader_inst|temp_data [50])))))

	.dataa(\serialblock_inst|serialreader_inst|Selector16~2_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|temp_data [50]),
	.datad(\serialblock_inst|serialreader_inst|temp_data[48]~18_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [50]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[50] .lut_mask = 16'h88C0;
defparam \serialblock_inst|serialreader_inst|temp_data[50] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector15~2 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector15~2_combout  = (\serialblock_inst|serialreader_inst|counter [0] & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [3] & ((!\serialblock_inst|serialreader_inst|counter [3]) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_data~q )))) # (!\serialblock_inst|serialreader_inst|counter [0] & (((!\serialblock_inst|serialreader_inst|c_state.read_data~q ))))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [3]),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datac(\serialblock_inst|serialreader_inst|counter [0]),
	.datad(\serialblock_inst|serialreader_inst|counter [3]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector15~2 .lut_mask = 16'h23A3;
defparam \serialblock_inst|serialreader_inst|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector15~3 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector15~3_combout  = (!\serialblock_inst|serialreader_inst|counter [1] & (\serialblock_inst|serialreader_inst|Selector15~2_combout  & !\serialblock_inst|serialreader_inst|counter [2]))

	.dataa(\serialblock_inst|serialreader_inst|counter [1]),
	.datab(\serialblock_inst|serialreader_inst|Selector15~2_combout ),
	.datac(gnd),
	.datad(\serialblock_inst|serialreader_inst|counter [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector15~3 .lut_mask = 16'h0044;
defparam \serialblock_inst|serialreader_inst|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[51] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [51] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[48]~18_combout  & ((\serialblock_inst|serialreader_inst|Selector15~3_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[48]~18_combout  & (\serialblock_inst|serialreader_inst|temp_data [51]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [51]),
	.datac(\serialblock_inst|serialreader_inst|Selector15~3_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_data[48]~18_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [51]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[51] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|temp_data[51] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal0~13 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal0~13_combout  = (!\serialblock_inst|serialreader_inst|temp_data [49] & (!\serialblock_inst|serialreader_inst|temp_data [52] & (!\serialblock_inst|serialreader_inst|temp_data [50] & 
// !\serialblock_inst|serialreader_inst|temp_data [51])))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [49]),
	.datab(\serialblock_inst|serialreader_inst|temp_data [52]),
	.datac(\serialblock_inst|serialreader_inst|temp_data [50]),
	.datad(\serialblock_inst|serialreader_inst|temp_data [51]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal0~13 .lut_mask = 16'h0001;
defparam \serialblock_inst|serialreader_inst|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N14
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector26~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector26~0_combout  = (!\serialblock_inst|serialreader_inst|counter [2] & (\serialblock_inst|serialreader_inst|counter [1] & (\serialblock_inst|serialreader_inst|Selector58~0_combout  & 
// !\serialblock_inst|serialreader_inst|counter [0])))

	.dataa(\serialblock_inst|serialreader_inst|counter [2]),
	.datab(\serialblock_inst|serialreader_inst|counter [1]),
	.datac(\serialblock_inst|serialreader_inst|Selector58~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|counter [0]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector26~0 .lut_mask = 16'h0040;
defparam \serialblock_inst|serialreader_inst|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N12
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[40] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [40] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[40]~16_combout  & ((\serialblock_inst|serialreader_inst|Selector26~0_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[40]~16_combout  & (\serialblock_inst|serialreader_inst|temp_data [40]))))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [40]),
	.datab(\serialblock_inst|serialreader_inst|Selector26~0_combout ),
	.datac(\nreset~input_o ),
	.datad(\serialblock_inst|serialreader_inst|temp_data[40]~16_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [40]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[40] .lut_mask = 16'hC0A0;
defparam \serialblock_inst|serialreader_inst|temp_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N16
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector28~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector28~0_combout  = (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6] & ((!\serialblock_inst|serialreader_inst|counter [2]) # (!\serialblock_inst|serialreader_inst|c_state.read_data~q )))

	.dataa(gnd),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6]),
	.datad(\serialblock_inst|serialreader_inst|counter [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector28~0 .lut_mask = 16'h30F0;
defparam \serialblock_inst|serialreader_inst|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector28~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector28~1_combout  = (\serialblock_inst|serialreader_inst|counter [1] & (((\serialblock_inst|serialreader_inst|Selector28~0_combout )))) # (!\serialblock_inst|serialreader_inst|counter [1] & 
// (!\serialblock_inst|serialreader_inst|c_state.read_data~q  & ((!\serialblock_inst|serialreader_inst|counter [3]))))

	.dataa(\serialblock_inst|serialreader_inst|counter [1]),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datac(\serialblock_inst|serialreader_inst|Selector28~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|counter [3]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector28~1 .lut_mask = 16'hA0B1;
defparam \serialblock_inst|serialreader_inst|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[38] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [38] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[32]~14_combout  & (\serialblock_inst|serialreader_inst|Selector28~1_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[32]~14_combout  & ((\serialblock_inst|serialreader_inst|temp_data [38])))))

	.dataa(\serialblock_inst|serialreader_inst|Selector28~1_combout ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [38]),
	.datac(\nreset~input_o ),
	.datad(\serialblock_inst|serialreader_inst|temp_data[32]~14_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [38]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[38] .lut_mask = 16'hA0C0;
defparam \serialblock_inst|serialreader_inst|temp_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N20
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector29~2 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector29~2_combout  = (!\serialblock_inst|serialreader_inst|counter [2] & ((\serialblock_inst|serialreader_inst|Selector29~1_combout ) # ((\serialblock_inst|serialreader_inst|Mux116~0_combout  & 
// \serialblock_inst|serialreader_inst|Selector29~0_combout ))))

	.dataa(\serialblock_inst|serialreader_inst|counter [2]),
	.datab(\serialblock_inst|serialreader_inst|Mux116~0_combout ),
	.datac(\serialblock_inst|serialreader_inst|Selector29~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|Selector29~1_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector29~2 .lut_mask = 16'h5540;
defparam \serialblock_inst|serialreader_inst|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N26
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[37] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [37] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[32]~14_combout  & (\serialblock_inst|serialreader_inst|Selector29~2_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[32]~14_combout  & ((\serialblock_inst|serialreader_inst|temp_data [37])))))

	.dataa(\serialblock_inst|serialreader_inst|Selector29~2_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|temp_data [37]),
	.datad(\serialblock_inst|serialreader_inst|temp_data[32]~14_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [37]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[37] .lut_mask = 16'h88C0;
defparam \serialblock_inst|serialreader_inst|temp_data[37] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector27~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector27~0_combout  = (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [7] & (\serialblock_inst|serialreader_inst|counter [1] & ((!\serialblock_inst|serialreader_inst|counter [2]) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_data~q ))))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [7]),
	.datab(\serialblock_inst|serialreader_inst|counter [1]),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datad(\serialblock_inst|serialreader_inst|counter [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector27~0 .lut_mask = 16'h0888;
defparam \serialblock_inst|serialreader_inst|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N2
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[39] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [39] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[32]~14_combout  & (\serialblock_inst|serialreader_inst|Selector27~0_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[32]~14_combout  & ((\serialblock_inst|serialreader_inst|temp_data [39])))))

	.dataa(\serialblock_inst|serialreader_inst|Selector27~0_combout ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [39]),
	.datac(\nreset~input_o ),
	.datad(\serialblock_inst|serialreader_inst|temp_data[32]~14_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [39]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[39] .lut_mask = 16'hA0C0;
defparam \serialblock_inst|serialreader_inst|temp_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N0
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal0~10 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal0~10_combout  = (!\serialblock_inst|serialreader_inst|temp_data [40] & (!\serialblock_inst|serialreader_inst|temp_data [38] & (!\serialblock_inst|serialreader_inst|temp_data [37] & 
// !\serialblock_inst|serialreader_inst|temp_data [39])))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [40]),
	.datab(\serialblock_inst|serialreader_inst|temp_data [38]),
	.datac(\serialblock_inst|serialreader_inst|temp_data [37]),
	.datad(\serialblock_inst|serialreader_inst|temp_data [39]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal0~10 .lut_mask = 16'h0001;
defparam \serialblock_inst|serialreader_inst|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal0~14 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal0~14_combout  = (\serialblock_inst|serialreader_inst|Equal0~11_combout  & (\serialblock_inst|serialreader_inst|Equal0~12_combout  & (\serialblock_inst|serialreader_inst|Equal0~13_combout  & 
// \serialblock_inst|serialreader_inst|Equal0~10_combout )))

	.dataa(\serialblock_inst|serialreader_inst|Equal0~11_combout ),
	.datab(\serialblock_inst|serialreader_inst|Equal0~12_combout ),
	.datac(\serialblock_inst|serialreader_inst|Equal0~13_combout ),
	.datad(\serialblock_inst|serialreader_inst|Equal0~10_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal0~14 .lut_mask = 16'h8000;
defparam \serialblock_inst|serialreader_inst|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N6
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector5~2 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector5~2_combout  = (!\serialblock_inst|serialreader_inst|counter [1] & (!\serialblock_inst|serialreader_inst|counter [0] & (\serialblock_inst|serialreader_inst|Selector29~0_combout  & 
// !\serialblock_inst|serialreader_inst|counter [2])))

	.dataa(\serialblock_inst|serialreader_inst|counter [1]),
	.datab(\serialblock_inst|serialreader_inst|counter [0]),
	.datac(\serialblock_inst|serialreader_inst|Selector29~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|counter [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector5~2 .lut_mask = 16'h0010;
defparam \serialblock_inst|serialreader_inst|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N12
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[61] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [61] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[0]~6_combout  & ((\serialblock_inst|serialreader_inst|Selector5~2_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[0]~6_combout  & (\serialblock_inst|serialreader_inst|temp_data [61]))))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [61]),
	.datab(\serialblock_inst|serialreader_inst|Selector5~2_combout ),
	.datac(\nreset~input_o ),
	.datad(\serialblock_inst|serialreader_inst|temp_data[0]~6_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [61]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[61] .lut_mask = 16'hC0A0;
defparam \serialblock_inst|serialreader_inst|temp_data[61] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[63] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [63] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[0]~6_combout  & (\serialblock_inst|serialreader_inst|Selector19~0_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[0]~6_combout  & ((\serialblock_inst|serialreader_inst|temp_data [63])))))

	.dataa(\serialblock_inst|serialreader_inst|Selector19~0_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|temp_data [63]),
	.datad(\serialblock_inst|serialreader_inst|temp_data[0]~6_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [63]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[63] .lut_mask = 16'h88C0;
defparam \serialblock_inst|serialreader_inst|temp_data[63] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N10
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[62] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [62] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[0]~6_combout  & ((\serialblock_inst|serialreader_inst|Selector28~0_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[0]~6_combout  & (\serialblock_inst|serialreader_inst|temp_data [62]))))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [62]),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|Selector28~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_data[0]~6_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [62]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[62] .lut_mask = 16'hC088;
defparam \serialblock_inst|serialreader_inst|temp_data[62] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal0~17 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal0~17_combout  = (!\serialblock_inst|serialreader_inst|temp_data [61] & (!\serialblock_inst|serialreader_inst|temp_data [63] & !\serialblock_inst|serialreader_inst|temp_data [62]))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [61]),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|temp_data [63]),
	.datad(\serialblock_inst|serialreader_inst|temp_data [62]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal0~17 .lut_mask = 16'h0005;
defparam \serialblock_inst|serialreader_inst|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N26
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector12~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector12~0_combout  = (\serialblock_inst|serialreader_inst|Selector60~0_combout ) # ((\serialblock_inst|serialreader_inst|counter [0] & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6] & 
// \serialblock_inst|serialreader_inst|Selector33~2_combout )))

	.dataa(\serialblock_inst|serialreader_inst|counter [0]),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6]),
	.datac(\serialblock_inst|serialreader_inst|Selector33~2_combout ),
	.datad(\serialblock_inst|serialreader_inst|Selector60~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector12~0 .lut_mask = 16'hFF80;
defparam \serialblock_inst|serialreader_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[54] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [54] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[48]~18_combout  & ((\serialblock_inst|serialreader_inst|Selector12~0_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[48]~18_combout  & (\serialblock_inst|serialreader_inst|temp_data [54]))))

	.dataa(\serialblock_inst|serialreader_inst|temp_data[48]~18_combout ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [54]),
	.datac(\serialblock_inst|serialreader_inst|Selector12~0_combout ),
	.datad(\nreset~input_o ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [54]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[54] .lut_mask = 16'hE400;
defparam \serialblock_inst|serialreader_inst|temp_data[54] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N10
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector13~2 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector13~2_combout  = (\serialblock_inst|serialreader_inst|counter [0] & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [5] & ((!\serialblock_inst|serialreader_inst|c_state.read_data~q ) # 
// (!\serialblock_inst|serialreader_inst|counter [3])))) # (!\serialblock_inst|serialreader_inst|counter [0] & (((!\serialblock_inst|serialreader_inst|c_state.read_data~q ))))

	.dataa(\serialblock_inst|serialreader_inst|counter [3]),
	.datab(\serialblock_inst|serialreader_inst|counter [0]),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [5]),
	.datad(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector13~2 .lut_mask = 16'h40F3;
defparam \serialblock_inst|serialreader_inst|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector13~3 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector13~3_combout  = (\serialblock_inst|serialreader_inst|Selector13~2_combout  & (!\serialblock_inst|serialreader_inst|counter [1] & !\serialblock_inst|serialreader_inst|counter [2]))

	.dataa(\serialblock_inst|serialreader_inst|Selector13~2_combout ),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|counter [1]),
	.datad(\serialblock_inst|serialreader_inst|counter [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector13~3 .lut_mask = 16'h000A;
defparam \serialblock_inst|serialreader_inst|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[53] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [53] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[48]~18_combout  & ((\serialblock_inst|serialreader_inst|Selector13~3_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[48]~18_combout  & (\serialblock_inst|serialreader_inst|temp_data [53]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [53]),
	.datac(\serialblock_inst|serialreader_inst|temp_data[48]~18_combout ),
	.datad(\serialblock_inst|serialreader_inst|Selector13~3_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [53]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[53] .lut_mask = 16'hA808;
defparam \serialblock_inst|serialreader_inst|temp_data[53] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N12
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector10~2 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector10~2_combout  = (!\serialblock_inst|serialreader_inst|counter [2] & (\serialblock_inst|serialreader_inst|Selector58~0_combout  & (!\serialblock_inst|serialreader_inst|counter [1] & 
// !\serialblock_inst|serialreader_inst|counter [0])))

	.dataa(\serialblock_inst|serialreader_inst|counter [2]),
	.datab(\serialblock_inst|serialreader_inst|Selector58~0_combout ),
	.datac(\serialblock_inst|serialreader_inst|counter [1]),
	.datad(\serialblock_inst|serialreader_inst|counter [0]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector10~2 .lut_mask = 16'h0004;
defparam \serialblock_inst|serialreader_inst|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[56] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [56] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[0]~6_combout  & (\serialblock_inst|serialreader_inst|Selector10~2_combout )) # 
// (!\serialblock_inst|serialreader_inst|temp_data[0]~6_combout  & ((\serialblock_inst|serialreader_inst|temp_data [56])))))

	.dataa(\serialblock_inst|serialreader_inst|Selector10~2_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|temp_data [56]),
	.datad(\serialblock_inst|serialreader_inst|temp_data[0]~6_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [56]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[56] .lut_mask = 16'h88C0;
defparam \serialblock_inst|serialreader_inst|temp_data[56] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector11~2 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector11~2_combout  = (\serialblock_inst|serialreader_inst|counter [0] & (((\serialblock_inst|serialreader_inst|Selector19~0_combout )))) # (!\serialblock_inst|serialreader_inst|counter [0] & 
// (\serialblock_inst|serialreader_inst|counter [3] & (!\serialblock_inst|serialreader_inst|c_state.read_data~q )))

	.dataa(\serialblock_inst|serialreader_inst|counter [3]),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datac(\serialblock_inst|serialreader_inst|counter [0]),
	.datad(\serialblock_inst|serialreader_inst|Selector19~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector11~2 .lut_mask = 16'hF202;
defparam \serialblock_inst|serialreader_inst|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N16
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|temp_data[55] (
// Equation(s):
// \serialblock_inst|serialreader_inst|temp_data [55] = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|temp_data[48]~18_combout  & ((\serialblock_inst|serialreader_inst|Selector11~2_combout ))) # 
// (!\serialblock_inst|serialreader_inst|temp_data[48]~18_combout  & (\serialblock_inst|serialreader_inst|temp_data [55]))))

	.dataa(\serialblock_inst|serialreader_inst|temp_data[48]~18_combout ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [55]),
	.datac(\serialblock_inst|serialreader_inst|Selector11~2_combout ),
	.datad(\nreset~input_o ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|temp_data [55]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|temp_data[55] .lut_mask = 16'hE400;
defparam \serialblock_inst|serialreader_inst|temp_data[55] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N6
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal0~15 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal0~15_combout  = (!\serialblock_inst|serialreader_inst|temp_data [54] & (!\serialblock_inst|serialreader_inst|temp_data [53] & (!\serialblock_inst|serialreader_inst|temp_data [56] & 
// !\serialblock_inst|serialreader_inst|temp_data [55])))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [54]),
	.datab(\serialblock_inst|serialreader_inst|temp_data [53]),
	.datac(\serialblock_inst|serialreader_inst|temp_data [56]),
	.datad(\serialblock_inst|serialreader_inst|temp_data [55]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal0~15 .lut_mask = 16'h0001;
defparam \serialblock_inst|serialreader_inst|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N2
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Equal0~18 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Equal0~18_combout  = (\serialblock_inst|serialreader_inst|Equal0~16_combout  & (\serialblock_inst|serialreader_inst|Equal0~14_combout  & (\serialblock_inst|serialreader_inst|Equal0~17_combout  & 
// \serialblock_inst|serialreader_inst|Equal0~15_combout )))

	.dataa(\serialblock_inst|serialreader_inst|Equal0~16_combout ),
	.datab(\serialblock_inst|serialreader_inst|Equal0~14_combout ),
	.datac(\serialblock_inst|serialreader_inst|Equal0~17_combout ),
	.datad(\serialblock_inst|serialreader_inst|Equal0~15_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Equal0~18 .lut_mask = 16'h8000;
defparam \serialblock_inst|serialreader_inst|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N6
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_address_out[2]~4 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_address_out[2]~4_combout  = (\serialblock_inst|reader_finish~q  & (((!\serialblock_inst|serialreader_inst|Equal0~18_combout ) # (!\serialblock_inst|serialreader_inst|Equal0~4_combout )) # 
// (!\serialblock_inst|serialreader_inst|Equal0~9_combout )))

	.dataa(\serialblock_inst|reader_finish~q ),
	.datab(\serialblock_inst|serialreader_inst|Equal0~9_combout ),
	.datac(\serialblock_inst|serialreader_inst|Equal0~4_combout ),
	.datad(\serialblock_inst|serialreader_inst|Equal0~18_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_address_out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_address_out[2]~4 .lut_mask = 16'h2AAA;
defparam \serialblock_inst|serialreader_inst|reader_address_out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N16
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|error_out[0]~4 (
// Equation(s):
// \serialblock_inst|serialreader_inst|error_out[0]~4_combout  = (\serialblock_inst|serialreader_inst|error_out[0]~1_combout  & (\serialblock_inst|serialreader_inst|reader_address_out[2]~4_combout  & 
// ((\serialblock_inst|serialreader_inst|error_out[0]~3_combout ) # (!\serialblock_inst|serialreader_inst|counter[2]~0_combout ))))

	.dataa(\serialblock_inst|serialreader_inst|error_out[0]~3_combout ),
	.datab(\serialblock_inst|serialreader_inst|error_out[0]~1_combout ),
	.datac(\serialblock_inst|serialreader_inst|counter[2]~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~4_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|error_out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|error_out[0]~4 .lut_mask = 16'h8C00;
defparam \serialblock_inst|serialreader_inst|error_out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|error_out[0]~5 (
// Equation(s):
// \serialblock_inst|serialreader_inst|error_out[0]~5_combout  = ((\serialblock_inst|serialreader_inst|c_state.start~q  & ((\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6]) # (!\serialblock_inst|serialreader_inst|Equal1~1_combout )))) # 
// (!\serialblock_inst|serialreader_inst|Selector64~0_combout )

	.dataa(\serialblock_inst|serialreader_inst|Equal1~1_combout ),
	.datab(\serialblock_inst|serialreader_inst|Selector64~0_combout ),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6]),
	.datad(\serialblock_inst|serialreader_inst|c_state.start~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|error_out[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|error_out[0]~5 .lut_mask = 16'hF733;
defparam \serialblock_inst|serialreader_inst|error_out[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|error_out[0]~9 (
// Equation(s):
// \serialblock_inst|serialreader_inst|error_out[0]~9_combout  = (\serialblock_inst|serialreader_inst|c_state.read_kw~q  & (!\serialblock_inst|serialreader_inst|reader_fsm~3_combout  & ((!\serialblock_inst|serialreader_inst|reader_fsm~1_combout ) # 
// (!\serialblock_inst|serialreader_inst|Equal1~2_combout ))))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_kw~q ),
	.datab(\serialblock_inst|serialreader_inst|Equal1~2_combout ),
	.datac(\serialblock_inst|serialreader_inst|reader_fsm~1_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_fsm~3_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|error_out[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|error_out[0]~9 .lut_mask = 16'h002A;
defparam \serialblock_inst|serialreader_inst|error_out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|error_out[0]~10 (
// Equation(s):
// \serialblock_inst|serialreader_inst|error_out[0]~10_combout  = (\serialblock_inst|serialreader_inst|error_out[0]~9_combout  & (((\serialblock_inst|serialreader_inst|done_mode~combout ) # (!\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6])) # 
// (!\serialblock_inst|serialreader_inst|Equal1~1_combout )))

	.dataa(\serialblock_inst|serialreader_inst|Equal1~1_combout ),
	.datab(\serialblock_inst|serialreader_inst|done_mode~combout ),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6]),
	.datad(\serialblock_inst|serialreader_inst|error_out[0]~9_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|error_out[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|error_out[0]~10 .lut_mask = 16'hDF00;
defparam \serialblock_inst|serialreader_inst|error_out[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|error_out[0]~8 (
// Equation(s):
// \serialblock_inst|serialreader_inst|error_out[0]~8_combout  = (\serialblock_inst|serialreader_inst|Equal10~0_combout  & (!\serialblock_inst|serialreader_inst|c_state.read_data~q  & ((\serialblock_inst|serialreader_inst|error_out[0]~7_combout ) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))) # (!\serialblock_inst|serialreader_inst|Equal10~0_combout  & ((\serialblock_inst|serialreader_inst|error_out[0]~7_combout ) # ((!\serialblock_inst|serialreader_inst|c_state.read_mode~q ))))

	.dataa(\serialblock_inst|serialreader_inst|Equal10~0_combout ),
	.datab(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datad(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|error_out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|error_out[0]~8 .lut_mask = 16'h4C5F;
defparam \serialblock_inst|serialreader_inst|error_out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|error_out[0]~11 (
// Equation(s):
// \serialblock_inst|serialreader_inst|error_out[0]~11_combout  = (!\serialblock_inst|serialreader_inst|error_out[0]~10_combout  & (\serialblock_inst|serialreader_inst|error_out[0]~8_combout  & ((\serialblock_inst|serialreader_inst|Equal9~1_combout ) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_startdata~q ))))

	.dataa(\serialblock_inst|serialreader_inst|Equal9~1_combout ),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_startdata~q ),
	.datac(\serialblock_inst|serialreader_inst|error_out[0]~10_combout ),
	.datad(\serialblock_inst|serialreader_inst|error_out[0]~8_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|error_out[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|error_out[0]~11 .lut_mask = 16'h0B00;
defparam \serialblock_inst|serialreader_inst|error_out[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N10
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|error_out[0]~12 (
// Equation(s):
// \serialblock_inst|serialreader_inst|error_out[0]~12_combout  = ((\serialblock_inst|serialreader_inst|Equal2~1_combout  & ((\serialblock_inst|serialreader_inst|Selector136~0_combout ))) # (!\serialblock_inst|serialreader_inst|Equal2~1_combout  & 
// (\serialblock_inst|serialreader_inst|error_out[0]~5_combout ))) # (!\serialblock_inst|serialreader_inst|error_out[0]~11_combout )

	.dataa(\serialblock_inst|serialreader_inst|error_out[0]~5_combout ),
	.datab(\serialblock_inst|serialreader_inst|Selector136~0_combout ),
	.datac(\serialblock_inst|serialreader_inst|error_out[0]~11_combout ),
	.datad(\serialblock_inst|serialreader_inst|Equal2~1_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|error_out[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|error_out[0]~12 .lut_mask = 16'hCFAF;
defparam \serialblock_inst|serialreader_inst|error_out[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N26
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|error_out[0]~13 (
// Equation(s):
// \serialblock_inst|serialreader_inst|error_out[0]~13_combout  = (\serialblock_inst|reader_enable~q  & ((\serialblock_inst|serialreader_inst|error_out[0]~4_combout ) # ((\serialblock_inst|serialreader_inst|error_out[0]~12_combout  & 
// \serialblock_inst|reader_trigger~q ))))

	.dataa(\serialblock_inst|reader_enable~q ),
	.datab(\serialblock_inst|serialreader_inst|error_out[0]~4_combout ),
	.datac(\serialblock_inst|serialreader_inst|error_out[0]~12_combout ),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|error_out[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|error_out[0]~13 .lut_mask = 16'hA888;
defparam \serialblock_inst|serialreader_inst|error_out[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \serialblock_inst|serialreader_inst|error_out[0]~13clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\serialblock_inst|serialreader_inst|error_out[0]~13_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\serialblock_inst|serialreader_inst|error_out[0]~13clkctrl_outclk ));
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|error_out[0]~13clkctrl .clock_type = "global clock";
defparam \serialblock_inst|serialreader_inst|error_out[0]~13clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|error_out[0] (
// Equation(s):
// \serialblock_inst|serialreader_inst|error_out [0] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|error_out[0]~13clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|error_out[0]~0_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|error_out[0]~13clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|error_out [0]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|error_out [0]),
	.datac(\serialblock_inst|serialreader_inst|error_out[0]~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|error_out[0]~13clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|error_out [0]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|error_out[0] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|error_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|error_out[1] (
// Equation(s):
// \serialblock_inst|serialreader_inst|error_out [1] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|error_out[0]~13clkctrl_outclk ) & ((!\serialblock_inst|serialreader_inst|error_out[0]~0_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|error_out[0]~13clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|error_out [1]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|error_out [1]),
	.datac(\serialblock_inst|serialreader_inst|error_out[0]~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|error_out[0]~13clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|error_out [1]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|error_out[1] .lut_mask = 16'h0A88;
defparam \serialblock_inst|serialreader_inst|error_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneive_lcell_comb \serialblock_inst|parallel_controller~0 (
// Equation(s):
// \serialblock_inst|parallel_controller~0_combout  = \serialblock_inst|serialreader_inst|error_out [0] $ (!\serialblock_inst|serialreader_inst|error_out [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|error_out [0]),
	.datad(\serialblock_inst|serialreader_inst|error_out [1]),
	.cin(gnd),
	.combout(\serialblock_inst|parallel_controller~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|parallel_controller~0 .lut_mask = 16'hF00F;
defparam \serialblock_inst|parallel_controller~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N26
cycloneive_lcell_comb \serialblock_inst|reader_enable~feeder (
// Equation(s):
// \serialblock_inst|reader_enable~feeder_combout  = \serialblock_inst|parallel_controller~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialblock_inst|parallel_controller~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|reader_enable~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|reader_enable~feeder .lut_mask = 16'hFF00;
defparam \serialblock_inst|reader_enable~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N27
dffeas \serialblock_inst|reader_enable (
	.clk(\clock~input_o ),
	.d(\serialblock_inst|reader_enable~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|reader_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|reader_enable .is_wysiwyg = "true";
defparam \serialblock_inst|reader_enable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|counter[2]~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|counter[2]~1_combout  = (\serialblock_inst|reader_enable~q  & \serialblock_inst|reader_trigger~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialblock_inst|reader_enable~q ),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|counter[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|counter[2]~1 .lut_mask = 16'hF000;
defparam \serialblock_inst|serialreader_inst|counter[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N6
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|n_state.read_data~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|n_state.read_data~0_combout  = (\serialblock_inst|serialreader_inst|counter[2]~1_combout  & (\nreset~input_o  & ((\serialblock_inst|reader_start~q ) # (\serialblock_inst|serialreader_inst|c_state.idle~q ))))

	.dataa(\serialblock_inst|serialreader_inst|counter[2]~1_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|reader_start~q ),
	.datad(\serialblock_inst|serialreader_inst|c_state.idle~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|n_state.read_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|n_state.read_data~0 .lut_mask = 16'h8880;
defparam \serialblock_inst|serialreader_inst|n_state.read_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|n_state.read_data~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|n_state.read_data~1_combout  = (\serialblock_inst|serialreader_inst|counter [0] & (\serialblock_inst|serialreader_inst|counter [1] & (\serialblock_inst|serialreader_inst|counter [3] & 
// \serialblock_inst|serialreader_inst|counter [2])))

	.dataa(\serialblock_inst|serialreader_inst|counter [0]),
	.datab(\serialblock_inst|serialreader_inst|counter [1]),
	.datac(\serialblock_inst|serialreader_inst|counter [3]),
	.datad(\serialblock_inst|serialreader_inst|counter [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|n_state.read_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|n_state.read_data~1 .lut_mask = 16'h8000;
defparam \serialblock_inst|serialreader_inst|n_state.read_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N24
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|n_state.read_data~2 (
// Equation(s):
// \serialblock_inst|serialreader_inst|n_state.read_data~2_combout  = (\serialblock_inst|serialreader_inst|n_state.read_data~0_combout  & (!\serialblock_inst|serialreader_inst|Selector159~0_combout  & 
// ((\serialblock_inst|serialreader_inst|n_state.read_data~1_combout ) # (!\serialblock_inst|serialreader_inst|temp_data[8]~4_combout ))))

	.dataa(\serialblock_inst|serialreader_inst|n_state.read_data~0_combout ),
	.datab(\serialblock_inst|serialreader_inst|temp_data[8]~4_combout ),
	.datac(\serialblock_inst|serialreader_inst|n_state.read_data~1_combout ),
	.datad(\serialblock_inst|serialreader_inst|Selector159~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|n_state.read_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|n_state.read_data~2 .lut_mask = 16'h00A2;
defparam \serialblock_inst|serialreader_inst|n_state.read_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\serialblock_inst|serialreader_inst|n_state.read_data~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ));
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl .clock_type = "global clock";
defparam \serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector134~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector134~0_combout  = (!\serialblock_inst|serialreader_inst|Equal2~1_combout  & ((\serialblock_inst|serialreader_inst|c_state.read_whitedata~q ) # ((\serialblock_inst|serialreader_inst|c_state.start~q  & 
// !\serialblock_inst|serialreader_inst|Equal1~3_combout ))))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_whitedata~q ),
	.datab(\serialblock_inst|serialreader_inst|c_state.start~q ),
	.datac(\serialblock_inst|serialreader_inst|Equal1~3_combout ),
	.datad(\serialblock_inst|serialreader_inst|Equal2~1_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector134~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector134~0 .lut_mask = 16'h00AE;
defparam \serialblock_inst|serialreader_inst|Selector134~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector134~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector134~1_combout  = ((\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1]) # ((!\serialblock_inst|serialreader_inst|Equal1~0_combout ) # (!\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2]))) # 
// (!\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [3])

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [3]),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1]),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2]),
	.datad(\serialblock_inst|serialreader_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector134~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector134~1 .lut_mask = 16'hDFFF;
defparam \serialblock_inst|serialreader_inst|Selector134~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector134~2 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector134~2_combout  = (\serialblock_inst|serialreader_inst|c_state.read_key~q  & (\serialblock_inst|serialreader_inst|Equal8~0_combout  & ((\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6]) # 
// (\serialblock_inst|serialreader_inst|Selector134~1_combout ))))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_key~q ),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6]),
	.datac(\serialblock_inst|serialreader_inst|Selector134~1_combout ),
	.datad(\serialblock_inst|serialreader_inst|Equal8~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector134~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector134~2 .lut_mask = 16'hA800;
defparam \serialblock_inst|serialreader_inst|Selector134~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|Selector134~3 (
// Equation(s):
// \serialblock_inst|serialreader_inst|Selector134~3_combout  = (\serialblock_inst|serialreader_inst|Selector134~0_combout ) # (((\serialblock_inst|serialreader_inst|Selector134~2_combout ) # (!\serialblock_inst|serialreader_inst|counter[2]~2_combout )) # 
// (!\serialblock_inst|serialreader_inst|error_out[0]~11_combout ))

	.dataa(\serialblock_inst|serialreader_inst|Selector134~0_combout ),
	.datab(\serialblock_inst|serialreader_inst|error_out[0]~11_combout ),
	.datac(\serialblock_inst|serialreader_inst|Selector134~2_combout ),
	.datad(\serialblock_inst|serialreader_inst|counter[2]~2_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|Selector134~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|Selector134~3 .lut_mask = 16'hFBFF;
defparam \serialblock_inst|serialreader_inst|Selector134~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|n_state.idle_3169 (
// Equation(s):
// \serialblock_inst|serialreader_inst|n_state.idle_3169~combout  = (GLOBAL(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|Selector134~3_combout )) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|n_state.idle_3169~combout )))

	.dataa(gnd),
	.datab(\serialblock_inst|serialreader_inst|n_state.read_data~2clkctrl_outclk ),
	.datac(\serialblock_inst|serialreader_inst|Selector134~3_combout ),
	.datad(\serialblock_inst|serialreader_inst|n_state.idle_3169~combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|n_state.idle_3169~combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|n_state.idle_3169 .lut_mask = 16'hF3C0;
defparam \serialblock_inst|serialreader_inst|n_state.idle_3169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|c_state~30 (
// Equation(s):
// \serialblock_inst|serialreader_inst|c_state~30_combout  = (!\serialblock_inst|reader_finish~q  & (\serialblock_inst|reader_start~q  & !\serialblock_inst|serialreader_inst|n_state.idle_3169~combout ))

	.dataa(gnd),
	.datab(\serialblock_inst|reader_finish~q ),
	.datac(\serialblock_inst|reader_start~q ),
	.datad(\serialblock_inst|serialreader_inst|n_state.idle_3169~combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|c_state~30_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|c_state~30 .lut_mask = 16'h0030;
defparam \serialblock_inst|serialreader_inst|c_state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N15
dffeas \serialblock_inst|serialreader_inst|c_state.idle (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|serialreader_inst|c_state~30_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serialblock_inst|reader_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialreader_inst|c_state.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|c_state.idle .is_wysiwyg = "true";
defparam \serialblock_inst|serialreader_inst|c_state.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_done~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_done~0_combout  = (\serialblock_inst|serialreader_inst|c_state.idle~q ) # (!\serialblock_inst|reader_trigger~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|c_state.idle~q ),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_done~0 .lut_mask = 16'hF0FF;
defparam \serialblock_inst|serialreader_inst|reader_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_done~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_done~1_combout  = (\serialblock_inst|reader_enable~q  & (((!\serialblock_inst|serialreader_inst|error_out[0]~1_combout  & \serialblock_inst|serialreader_inst|reader_address_out[2]~4_combout )) # 
// (!\serialblock_inst|serialreader_inst|reader_done~0_combout )))

	.dataa(\serialblock_inst|serialreader_inst|error_out[0]~1_combout ),
	.datab(\serialblock_inst|reader_enable~q ),
	.datac(\serialblock_inst|serialreader_inst|reader_address_out[2]~4_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_done~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_done~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_done~1 .lut_mask = 16'h40CC;
defparam \serialblock_inst|serialreader_inst|reader_done~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_done (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_done~combout  = (\nreset~input_o  & ((\serialblock_inst|serialreader_inst|reader_done~1_combout  & (\serialblock_inst|serialreader_inst|reader_done~0_combout )) # 
// (!\serialblock_inst|serialreader_inst|reader_done~1_combout  & ((\serialblock_inst|serialreader_inst|reader_done~combout )))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_done~0_combout ),
	.datac(\serialblock_inst|serialreader_inst|reader_done~combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_done~1_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_done~combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_done .lut_mask = 16'h88A0;
defparam \serialblock_inst|serialreader_inst|reader_done .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N25
dffeas \serialblock_inst|read_done (
	.clk(\serialblock_inst|sclockdiv_inst|internal_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serialblock_inst|serialreader_inst|reader_done~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|read_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|read_done .is_wysiwyg = "true";
defparam \serialblock_inst|read_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneive_lcell_comb \xteablock_inst|counter[0]~7 (
// Equation(s):
// \xteablock_inst|counter[0]~7_combout  = \xteablock_inst|counter [0] $ (VCC)
// \xteablock_inst|counter[0]~8  = CARRY(\xteablock_inst|counter [0])

	.dataa(gnd),
	.datab(\xteablock_inst|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\xteablock_inst|counter[0]~7_combout ),
	.cout(\xteablock_inst|counter[0]~8 ));
// synopsys translate_off
defparam \xteablock_inst|counter[0]~7 .lut_mask = 16'h33CC;
defparam \xteablock_inst|counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
cycloneive_lcell_comb \xteablock_inst|counter[0]~feeder (
// Equation(s):
// \xteablock_inst|counter[0]~feeder_combout  = \xteablock_inst|counter[0]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|counter[0]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|counter[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|counter[0]~feeder .lut_mask = 16'hF0F0;
defparam \xteablock_inst|counter[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_address_out[2]~5 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_address_out[2]~5_combout  = (\serialblock_inst|serialreader_inst|Selector135~0_combout  & ((\serialblock_inst|serialreader_inst|Equal2~1_combout ) # ((\serialblock_inst|serialreader_inst|Mux116~0_combout  & 
// \serialblock_inst|serialreader_inst|counter [2]))))

	.dataa(\serialblock_inst|serialreader_inst|Equal2~1_combout ),
	.datab(\serialblock_inst|serialreader_inst|Selector135~0_combout ),
	.datac(\serialblock_inst|serialreader_inst|Mux116~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|counter [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_address_out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_address_out[2]~5 .lut_mask = 16'hC888;
defparam \serialblock_inst|serialreader_inst|reader_address_out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_address_out[2]~7 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_address_out[2]~7_combout  = (!\serialblock_inst|serialreader_inst|Equal10~0_combout  & (\serialblock_inst|serialreader_inst|c_state.read_data~q  & ((\serialblock_inst|serialreader_inst|Mux3~0_combout ) # 
// (\serialblock_inst|serialreader_inst|Equal9~1_combout ))))

	.dataa(\serialblock_inst|serialreader_inst|Equal10~0_combout ),
	.datab(\serialblock_inst|serialreader_inst|Mux3~0_combout ),
	.datac(\serialblock_inst|serialreader_inst|Equal9~1_combout ),
	.datad(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_address_out[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_address_out[2]~7 .lut_mask = 16'h5400;
defparam \serialblock_inst|serialreader_inst|reader_address_out[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N14
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_address_out[2]~8 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_address_out[2]~8_combout  = (\serialblock_inst|serialreader_inst|reader_address_out[2]~5_combout ) # ((\serialblock_inst|serialreader_inst|reader_address_out[2]~7_combout ) # 
// ((\serialblock_inst|serialreader_inst|error_out[0]~7_combout  & \serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datac(\serialblock_inst|serialreader_inst|reader_address_out[2]~5_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~7_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_address_out[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_address_out[2]~8 .lut_mask = 16'hFFF8;
defparam \serialblock_inst|serialreader_inst|reader_address_out[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_address_out[2]~6 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_address_out[2]~6_combout  = (\serialblock_inst|reader_enable~q  & ((\serialblock_inst|serialreader_inst|reader_address_out[2]~4_combout ) # ((\serialblock_inst|serialreader_inst|reader_address_out[2]~8_combout  & 
// \serialblock_inst|reader_trigger~q ))))

	.dataa(\serialblock_inst|serialreader_inst|reader_address_out[2]~4_combout ),
	.datab(\serialblock_inst|reader_enable~q ),
	.datac(\serialblock_inst|serialreader_inst|reader_address_out[2]~8_combout ),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_address_out[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_address_out[2]~6 .lut_mask = 16'hC888;
defparam \serialblock_inst|serialreader_inst|reader_address_out[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\serialblock_inst|serialreader_inst|reader_address_out[2]~6_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ));
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl .clock_type = "global clock";
defparam \serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_address_out[3] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_address_out [3] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|temp_address [3]))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_address_out [3]))))

	.dataa(\serialblock_inst|serialreader_inst|reader_address_out [3]),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|temp_address [3]),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_address_out [3]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_address_out[3] .lut_mask = 16'hC088;
defparam \serialblock_inst|serialreader_inst|reader_address_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \xteablock_inst|Selector1~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\xteablock_inst|Selector1~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\xteablock_inst|Selector1~0clkctrl_outclk ));
// synopsys translate_off
defparam \xteablock_inst|Selector1~0clkctrl .clock_type = "global clock";
defparam \xteablock_inst|Selector1~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N0
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[0]~2 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[0]~2_combout  = (((\serialblock_inst|serialreader_inst|c_state.read_data~q  & \serialblock_inst|serialreader_inst|counter [3])) # (!\serialblock_inst|serialreader_inst|Mux116~0_combout )) # 
// (!\serialblock_inst|serialreader_inst|counter [2])

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_data~q ),
	.datab(\serialblock_inst|serialreader_inst|counter [2]),
	.datac(\serialblock_inst|serialreader_inst|Mux116~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|counter [3]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[0]~2 .lut_mask = 16'hBF3F;
defparam \serialblock_inst|serialreader_inst|reader_data_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N26
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[0]~0 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[0]~0_combout  = ((\serialblock_inst|serialreader_inst|c_state.read_mode~q  & !\serialblock_inst|serialreader_inst|error_out[0]~7_combout )) # (!\serialblock_inst|reader_trigger~q )

	.dataa(gnd),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datac(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[0]~0 .lut_mask = 16'h0CFF;
defparam \serialblock_inst|serialreader_inst|reader_data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N6
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[0]~1 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[0]~1_combout  = (\serialblock_inst|serialreader_inst|Selector135~0_combout  & (\serialblock_inst|serialreader_inst|Equal2~1_combout  & ((\serialblock_inst|serialreader_inst|Equal9~1_combout ) # 
// (!\serialblock_inst|serialreader_inst|done_data~4_combout )))) # (!\serialblock_inst|serialreader_inst|Selector135~0_combout  & ((\serialblock_inst|serialreader_inst|Equal9~1_combout ) # ((!\serialblock_inst|serialreader_inst|done_data~4_combout ))))

	.dataa(\serialblock_inst|serialreader_inst|Selector135~0_combout ),
	.datab(\serialblock_inst|serialreader_inst|Equal9~1_combout ),
	.datac(\serialblock_inst|serialreader_inst|done_data~4_combout ),
	.datad(\serialblock_inst|serialreader_inst|Equal2~1_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[0]~1 .lut_mask = 16'hCF45;
defparam \serialblock_inst|serialreader_inst|reader_data_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N14
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[0]~3 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[0]~3_combout  = (\serialblock_inst|serialreader_inst|reader_data_out[0]~0_combout ) # ((!\serialblock_inst|serialreader_inst|c_state.read_mode~q  & 
// ((\serialblock_inst|serialreader_inst|reader_data_out[0]~2_combout ) # (\serialblock_inst|serialreader_inst|reader_data_out[0]~1_combout ))))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out[0]~2_combout ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[0]~0_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out[0]~1_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[0]~3 .lut_mask = 16'hF5F4;
defparam \serialblock_inst|serialreader_inst|reader_data_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[3]~7 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[3]~7_combout  = (\serialblock_inst|serialreader_inst|reader_data_out[0]~3_combout  & (\serialblock_inst|serialreader_inst|temp_data [2])) # 
// (!\serialblock_inst|serialreader_inst|reader_data_out[0]~3_combout  & ((\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [3])))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [2]),
	.datab(gnd),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [3]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out[0]~3_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[3]~7 .lut_mask = 16'hAAF0;
defparam \serialblock_inst|serialreader_inst|reader_data_out[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N14
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[3] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [3] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[3]~7_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [3]))))

	.dataa(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [3]),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[3]~7_combout ),
	.datad(\nreset~input_o ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [3]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[3] .lut_mask = 16'hE400;
defparam \serialblock_inst|serialreader_inst|reader_data_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N0
cycloneive_lcell_comb \xteablock_inst|xtea_output[3] (
// Equation(s):
// \xteablock_inst|xtea_output [3] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [3])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [3])))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput1 [3]),
	.datac(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.datad(\xteablock_inst|xtea_output [3]),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [3]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[3] .lut_mask = 16'hCFC0;
defparam \xteablock_inst|xtea_output[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N20
cycloneive_lcell_comb \Selector81~0 (
// Equation(s):
// \Selector81~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [3]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [3]))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [3]),
	.datad(\xteablock_inst|xtea_output [3]),
	.cin(gnd),
	.combout(\Selector81~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector81~0 .lut_mask = 16'hFA50;
defparam \Selector81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneive_lcell_comb \WideOr5~0 (
// Equation(s):
// \WideOr5~0_combout  = (\controller_cstate.storing_xtea~q ) # (\controller_cstate.reading_serial~q )

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(gnd),
	.datac(\controller_cstate.reading_serial~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr5~0 .lut_mask = 16'hFAFA;
defparam \WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N21
dffeas \memory_write[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector81~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[3] .is_wysiwyg = "true";
defparam \memory_write[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \sram_inst|ram~19 (
// Equation(s):
// \sram_inst|ram~19_combout  = (\nreset~input_o  & memory_write[3])

	.dataa(gnd),
	.datab(\nreset~input_o ),
	.datac(gnd),
	.datad(memory_write[3]),
	.cin(gnd),
	.combout(\sram_inst|ram~19_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~19 .lut_mask = 16'hCC00;
defparam \sram_inst|ram~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N22
cycloneive_lcell_comb \sram_inst|ram[11][3]~feeder (
// Equation(s):
// \sram_inst|ram[11][3]~feeder_combout  = \sram_inst|ram~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~19_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[11][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][3]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[11][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \Selector151~0 (
// Equation(s):
// \Selector151~0_combout  = (\controller_cstate.starting_xtea~q  & (\enable_read~q  & ((\fsm_controller~1_combout )))) # (!\controller_cstate.starting_xtea~q  & ((\enable_read~q ) # ((\controller_cstate.setup_xtea1~q ))))

	.dataa(\controller_cstate.starting_xtea~q ),
	.datab(\enable_read~q ),
	.datac(\controller_cstate.setup_xtea1~q ),
	.datad(\fsm_controller~1_combout ),
	.cin(gnd),
	.combout(\Selector151~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector151~0 .lut_mask = 16'hDC54;
defparam \Selector151~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \Selector11~13 (
// Equation(s):
// \Selector11~13_combout  = (!\fsm_controller~1_combout  & (\LessThan5~0_combout  & ((\controller_cstate.starting_xtea~q ) # (\controller_cstate.reading_results~q ))))

	.dataa(\controller_cstate.starting_xtea~q ),
	.datab(\controller_cstate.reading_results~q ),
	.datac(\fsm_controller~1_combout ),
	.datad(\LessThan5~0_combout ),
	.cin(gnd),
	.combout(\Selector11~13_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~13 .lut_mask = 16'h0E00;
defparam \Selector11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \Selector151~1 (
// Equation(s):
// \Selector151~1_combout  = (\Selector11~13_combout ) # ((!\controller_cstate.reading_results~q  & \Selector151~0_combout ))

	.dataa(gnd),
	.datab(\controller_cstate.reading_results~q ),
	.datac(\Selector151~0_combout ),
	.datad(\Selector11~13_combout ),
	.cin(gnd),
	.combout(\Selector151~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector151~1 .lut_mask = 16'hFF30;
defparam \Selector151~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N1
dffeas enable_read(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector151~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\enable_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam enable_read.is_wysiwyg = "true";
defparam enable_read.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneive_lcell_comb \Selector13~9 (
// Equation(s):
// \Selector13~9_combout  = (\serialblock_inst|read_done~q ) # (\serialblock_inst|serialreader_inst|error_out [0] $ (\serialblock_inst|serialreader_inst|error_out [1]))

	.dataa(\serialblock_inst|serialreader_inst|error_out [0]),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|error_out [1]),
	.datad(\serialblock_inst|read_done~q ),
	.cin(gnd),
	.combout(\Selector13~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~9 .lut_mask = 16'hFF5A;
defparam \Selector13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \enable_write~0 (
// Equation(s):
// \enable_write~0_combout  = (\controller_cstate.reading_serial~q  & ((!\Selector13~9_combout ))) # (!\controller_cstate.reading_serial~q  & (\enable_write~q ))

	.dataa(\controller_cstate.reading_serial~q ),
	.datab(gnd),
	.datac(\enable_write~q ),
	.datad(\Selector13~9_combout ),
	.cin(gnd),
	.combout(\enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \enable_write~0 .lut_mask = 16'h50FA;
defparam \enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N9
dffeas enable_write(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\enable_write~0_combout ),
	.asdata(\LessThan5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.storing_xtea~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\enable_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam enable_write.is_wysiwyg = "true";
defparam enable_write.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb \sram_inst|Decoder0~4 (
// Equation(s):
// \sram_inst|Decoder0~4_combout  = (!\enable_read~q  & (\enable_write~q  & memory_address[0]))

	.dataa(gnd),
	.datab(\enable_read~q ),
	.datac(\enable_write~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Decoder0~4 .lut_mask = 16'h3000;
defparam \sram_inst|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \sram_inst|Decoder0~0 (
// Equation(s):
// \sram_inst|Decoder0~0_combout  = (memory_address[1] & !memory_address[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(memory_address[1]),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Decoder0~0 .lut_mask = 16'h00F0;
defparam \sram_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneive_lcell_comb \sram_inst|ram[11][41]~14 (
// Equation(s):
// \sram_inst|ram[11][41]~14_combout  = ((memory_address[3] & (\sram_inst|Decoder0~4_combout  & \sram_inst|Decoder0~0_combout ))) # (!\nreset~input_o )

	.dataa(\nreset~input_o ),
	.datab(memory_address[3]),
	.datac(\sram_inst|Decoder0~4_combout ),
	.datad(\sram_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[11][41]~14_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][41]~14 .lut_mask = 16'hD555;
defparam \sram_inst|ram[11][41]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N23
dffeas \sram_inst|ram[11][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][3] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N0
cycloneive_lcell_comb \sram_inst|ram[15][3]~feeder (
// Equation(s):
// \sram_inst|ram[15][3]~feeder_combout  = \sram_inst|ram~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][3]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \sram_inst|Decoder0~2 (
// Equation(s):
// \sram_inst|Decoder0~2_combout  = (memory_address[1] & memory_address[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(memory_address[1]),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Decoder0~2 .lut_mask = 16'hF000;
defparam \sram_inst|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \sram_inst|ram[15][16]~16 (
// Equation(s):
// \sram_inst|ram[15][16]~16_combout  = ((memory_address[3] & (\sram_inst|Decoder0~4_combout  & \sram_inst|Decoder0~2_combout ))) # (!\nreset~input_o )

	.dataa(memory_address[3]),
	.datab(\sram_inst|Decoder0~4_combout ),
	.datac(\nreset~input_o ),
	.datad(\sram_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[15][16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][16]~16 .lut_mask = 16'h8F0F;
defparam \sram_inst|ram[15][16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N1
dffeas \sram_inst|ram[15][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][3] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneive_lcell_comb \sram_inst|ram[3][7]~15 (
// Equation(s):
// \sram_inst|ram[3][7]~15_combout  = ((!memory_address[3] & (\sram_inst|Decoder0~4_combout  & \sram_inst|Decoder0~0_combout ))) # (!\nreset~input_o )

	.dataa(\nreset~input_o ),
	.datab(memory_address[3]),
	.datac(\sram_inst|Decoder0~4_combout ),
	.datad(\sram_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[3][7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[3][7]~15 .lut_mask = 16'h7555;
defparam \sram_inst|ram[3][7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N11
dffeas \sram_inst|ram[3][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][3] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneive_lcell_comb \sram_inst|ram[7][3]~feeder (
// Equation(s):
// \sram_inst|ram[7][3]~feeder_combout  = \sram_inst|ram~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[7][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][3]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[7][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \sram_inst|ram[7][13]~13 (
// Equation(s):
// \sram_inst|ram[7][13]~13_combout  = ((\sram_inst|Decoder0~4_combout  & (!memory_address[3] & \sram_inst|Decoder0~2_combout ))) # (!\nreset~input_o )

	.dataa(\nreset~input_o ),
	.datab(\sram_inst|Decoder0~4_combout ),
	.datac(memory_address[3]),
	.datad(\sram_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[7][13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][13]~13 .lut_mask = 16'h5D55;
defparam \sram_inst|ram[7][13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N29
dffeas \sram_inst|ram[7][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][3] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneive_lcell_comb \sram_inst|Mux60~7 (
// Equation(s):
// \sram_inst|Mux60~7_combout  = (memory_address[3] & (memory_address[2])) # (!memory_address[3] & ((memory_address[2] & ((\sram_inst|ram[7][3]~q ))) # (!memory_address[2] & (\sram_inst|ram[3][3]~q ))))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[3][3]~q ),
	.datad(\sram_inst|ram[7][3]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux60~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux60~7 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux60~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \sram_inst|Mux60~8 (
// Equation(s):
// \sram_inst|Mux60~8_combout  = (memory_address[3] & ((\sram_inst|Mux60~7_combout  & ((\sram_inst|ram[15][3]~q ))) # (!\sram_inst|Mux60~7_combout  & (\sram_inst|ram[11][3]~q )))) # (!memory_address[3] & (((\sram_inst|Mux60~7_combout ))))

	.dataa(\sram_inst|ram[11][3]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[15][3]~q ),
	.datad(\sram_inst|Mux60~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux60~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux60~8 .lut_mask = 16'hF388;
defparam \sram_inst|Mux60~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N28
cycloneive_lcell_comb \sram_inst|ram[14][3]~feeder (
// Equation(s):
// \sram_inst|ram[14][3]~feeder_combout  = \sram_inst|ram~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~19_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[14][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][3]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[14][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneive_lcell_comb \sram_inst|Decoder0~1 (
// Equation(s):
// \sram_inst|Decoder0~1_combout  = (\enable_write~q  & (!memory_address[0] & !\enable_read~q ))

	.dataa(gnd),
	.datab(\enable_write~q ),
	.datac(memory_address[0]),
	.datad(\enable_read~q ),
	.cin(gnd),
	.combout(\sram_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Decoder0~1 .lut_mask = 16'h000C;
defparam \sram_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \sram_inst|ram[14][37]~4 (
// Equation(s):
// \sram_inst|ram[14][37]~4_combout  = ((\sram_inst|Decoder0~2_combout  & (memory_address[3] & \sram_inst|Decoder0~1_combout ))) # (!\nreset~input_o )

	.dataa(\nreset~input_o ),
	.datab(\sram_inst|Decoder0~2_combout ),
	.datac(memory_address[3]),
	.datad(\sram_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[14][37]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][37]~4 .lut_mask = 16'hD555;
defparam \sram_inst|ram[14][37]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N29
dffeas \sram_inst|ram[14][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][3] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneive_lcell_comb \sram_inst|ram[6][8]~2 (
// Equation(s):
// \sram_inst|ram[6][8]~2_combout  = ((\sram_inst|Decoder0~1_combout  & (\sram_inst|Decoder0~2_combout  & !memory_address[3]))) # (!\nreset~input_o )

	.dataa(\sram_inst|Decoder0~1_combout ),
	.datab(\sram_inst|Decoder0~2_combout ),
	.datac(\nreset~input_o ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|ram[6][8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][8]~2 .lut_mask = 16'h0F8F;
defparam \sram_inst|ram[6][8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N13
dffeas \sram_inst|ram[6][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][3] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N24
cycloneive_lcell_comb \sram_inst|ram[10][3]~feeder (
// Equation(s):
// \sram_inst|ram[10][3]~feeder_combout  = \sram_inst|ram~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~19_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[10][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][3]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[10][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \sram_inst|ram[10][59]~1 (
// Equation(s):
// \sram_inst|ram[10][59]~1_combout  = ((memory_address[3] & (\sram_inst|Decoder0~1_combout  & \sram_inst|Decoder0~0_combout ))) # (!\nreset~input_o )

	.dataa(memory_address[3]),
	.datab(\nreset~input_o ),
	.datac(\sram_inst|Decoder0~1_combout ),
	.datad(\sram_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[10][59]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][59]~1 .lut_mask = 16'hB333;
defparam \sram_inst|ram[10][59]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N25
dffeas \sram_inst|ram[10][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][3] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \sram_inst|ram[2][42]~3 (
// Equation(s):
// \sram_inst|ram[2][42]~3_combout  = ((!memory_address[3] & (\sram_inst|Decoder0~1_combout  & \sram_inst|Decoder0~0_combout ))) # (!\nreset~input_o )

	.dataa(memory_address[3]),
	.datab(\nreset~input_o ),
	.datac(\sram_inst|Decoder0~1_combout ),
	.datad(\sram_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[2][42]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][42]~3 .lut_mask = 16'h7333;
defparam \sram_inst|ram[2][42]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N11
dffeas \sram_inst|ram[2][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][3] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N10
cycloneive_lcell_comb \sram_inst|Mux60~0 (
// Equation(s):
// \sram_inst|Mux60~0_combout  = (memory_address[3] & ((\sram_inst|ram[10][3]~q ) # ((memory_address[2])))) # (!memory_address[3] & (((\sram_inst|ram[2][3]~q  & !memory_address[2]))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[10][3]~q ),
	.datac(\sram_inst|ram[2][3]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux60~0 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N12
cycloneive_lcell_comb \sram_inst|Mux60~1 (
// Equation(s):
// \sram_inst|Mux60~1_combout  = (memory_address[2] & ((\sram_inst|Mux60~0_combout  & (\sram_inst|ram[14][3]~q )) # (!\sram_inst|Mux60~0_combout  & ((\sram_inst|ram[6][3]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux60~0_combout ))))

	.dataa(\sram_inst|ram[14][3]~q ),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[6][3]~q ),
	.datad(\sram_inst|Mux60~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux60~1 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneive_lcell_comb \sram_inst|ram[9][3]~feeder (
// Equation(s):
// \sram_inst|ram[9][3]~feeder_combout  = \sram_inst|ram~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][3]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneive_lcell_comb \sram_inst|Decoder0~5 (
// Equation(s):
// \sram_inst|Decoder0~5_combout  = (!memory_address[2] & (!memory_address[1] & memory_address[3]))

	.dataa(memory_address[2]),
	.datab(gnd),
	.datac(memory_address[1]),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Decoder0~5 .lut_mask = 16'h0500;
defparam \sram_inst|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \sram_inst|ram[9][17]~6 (
// Equation(s):
// \sram_inst|ram[9][17]~6_combout  = ((\sram_inst|Decoder0~5_combout  & \sram_inst|Decoder0~4_combout )) # (!\nreset~input_o )

	.dataa(\nreset~input_o ),
	.datab(\sram_inst|Decoder0~5_combout ),
	.datac(gnd),
	.datad(\sram_inst|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[9][17]~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][17]~6 .lut_mask = 16'hDD55;
defparam \sram_inst|ram[9][17]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N27
dffeas \sram_inst|ram[9][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][3] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \sram_inst|Decoder0~3 (
// Equation(s):
// \sram_inst|Decoder0~3_combout  = (memory_address[2] & !memory_address[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(memory_address[2]),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Decoder0~3 .lut_mask = 16'h00F0;
defparam \sram_inst|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \sram_inst|ram[13][10]~8 (
// Equation(s):
// \sram_inst|ram[13][10]~8_combout  = ((\sram_inst|Decoder0~4_combout  & (memory_address[3] & \sram_inst|Decoder0~3_combout ))) # (!\nreset~input_o )

	.dataa(\nreset~input_o ),
	.datab(\sram_inst|Decoder0~4_combout ),
	.datac(memory_address[3]),
	.datad(\sram_inst|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[13][10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][10]~8 .lut_mask = 16'hD555;
defparam \sram_inst|ram[13][10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N21
dffeas \sram_inst|ram[13][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][3] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N4
cycloneive_lcell_comb \sram_inst|ram[5][3]~feeder (
// Equation(s):
// \sram_inst|ram[5][3]~feeder_combout  = \sram_inst|ram~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][3]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneive_lcell_comb \sram_inst|ram[5][9]~5 (
// Equation(s):
// \sram_inst|ram[5][9]~5_combout  = ((!memory_address[3] & (\sram_inst|Decoder0~4_combout  & \sram_inst|Decoder0~3_combout ))) # (!\nreset~input_o )

	.dataa(\nreset~input_o ),
	.datab(memory_address[3]),
	.datac(\sram_inst|Decoder0~4_combout ),
	.datad(\sram_inst|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[5][9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][9]~5 .lut_mask = 16'h7555;
defparam \sram_inst|ram[5][9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N5
dffeas \sram_inst|ram[5][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][3] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneive_lcell_comb \sram_inst|ram[1][7]~7 (
// Equation(s):
// \sram_inst|ram[1][7]~7_combout  = ((\sram_inst|Decoder0~4_combout  & \Equal3~0_combout )) # (!\nreset~input_o )

	.dataa(gnd),
	.datab(\nreset~input_o ),
	.datac(\sram_inst|Decoder0~4_combout ),
	.datad(\Equal3~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[1][7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][7]~7 .lut_mask = 16'hF333;
defparam \sram_inst|ram[1][7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N23
dffeas \sram_inst|ram[1][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][3] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cycloneive_lcell_comb \sram_inst|Mux60~2 (
// Equation(s):
// \sram_inst|Mux60~2_combout  = (memory_address[2] & ((\sram_inst|ram[5][3]~q ) # ((memory_address[3])))) # (!memory_address[2] & (((\sram_inst|ram[1][3]~q  & !memory_address[3]))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[5][3]~q ),
	.datac(\sram_inst|ram[1][3]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux60~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux60~2 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneive_lcell_comb \sram_inst|Mux60~3 (
// Equation(s):
// \sram_inst|Mux60~3_combout  = (memory_address[3] & ((\sram_inst|Mux60~2_combout  & ((\sram_inst|ram[13][3]~q ))) # (!\sram_inst|Mux60~2_combout  & (\sram_inst|ram[9][3]~q )))) # (!memory_address[3] & (((\sram_inst|Mux60~2_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[9][3]~q ),
	.datac(\sram_inst|ram[13][3]~q ),
	.datad(\sram_inst|Mux60~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux60~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux60~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux60~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N12
cycloneive_lcell_comb \sram_inst|ram[4][3]~feeder (
// Equation(s):
// \sram_inst|ram[4][3]~feeder_combout  = \sram_inst|ram~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][3]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \sram_inst|ram[4][9]~10 (
// Equation(s):
// \sram_inst|ram[4][9]~10_combout  = ((\sram_inst|Decoder0~1_combout  & (!memory_address[3] & \sram_inst|Decoder0~3_combout ))) # (!\nreset~input_o )

	.dataa(\nreset~input_o ),
	.datab(\sram_inst|Decoder0~1_combout ),
	.datac(memory_address[3]),
	.datad(\sram_inst|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[4][9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][9]~10 .lut_mask = 16'h5D55;
defparam \sram_inst|ram[4][9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N13
dffeas \sram_inst|ram[4][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][3] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N10
cycloneive_lcell_comb \sram_inst|ram[12][3]~feeder (
// Equation(s):
// \sram_inst|ram[12][3]~feeder_combout  = \sram_inst|ram~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[12][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[12][3]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[12][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \sram_inst|ram[12][55]~12 (
// Equation(s):
// \sram_inst|ram[12][55]~12_combout  = ((\sram_inst|Decoder0~1_combout  & (memory_address[3] & \sram_inst|Decoder0~3_combout ))) # (!\nreset~input_o )

	.dataa(\nreset~input_o ),
	.datab(\sram_inst|Decoder0~1_combout ),
	.datac(memory_address[3]),
	.datad(\sram_inst|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[12][55]~12_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[12][55]~12 .lut_mask = 16'hD555;
defparam \sram_inst|ram[12][55]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N11
dffeas \sram_inst|ram[12][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[12][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][3] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \sram_inst|ram[0][22]~11 (
// Equation(s):
// \sram_inst|ram[0][22]~11_combout  = ((\Equal3~0_combout  & \sram_inst|Decoder0~1_combout )) # (!\nreset~input_o )

	.dataa(\Equal3~0_combout ),
	.datab(gnd),
	.datac(\sram_inst|Decoder0~1_combout ),
	.datad(\nreset~input_o ),
	.cin(gnd),
	.combout(\sram_inst|ram[0][22]~11_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[0][22]~11 .lut_mask = 16'hA0FF;
defparam \sram_inst|ram[0][22]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N21
dffeas \sram_inst|ram[0][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][3] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \sram_inst|ram[8][3]~feeder (
// Equation(s):
// \sram_inst|ram[8][3]~feeder_combout  = \sram_inst|ram~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~19_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[8][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][3]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[8][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneive_lcell_comb \sram_inst|ram[8][17]~9 (
// Equation(s):
// \sram_inst|ram[8][17]~9_combout  = ((\sram_inst|Decoder0~1_combout  & \sram_inst|Decoder0~5_combout )) # (!\nreset~input_o )

	.dataa(gnd),
	.datab(\nreset~input_o ),
	.datac(\sram_inst|Decoder0~1_combout ),
	.datad(\sram_inst|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[8][17]~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][17]~9 .lut_mask = 16'hF333;
defparam \sram_inst|ram[8][17]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N9
dffeas \sram_inst|ram[8][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][3] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneive_lcell_comb \sram_inst|Mux60~4 (
// Equation(s):
// \sram_inst|Mux60~4_combout  = (memory_address[2] & (memory_address[3])) # (!memory_address[2] & ((memory_address[3] & ((\sram_inst|ram[8][3]~q ))) # (!memory_address[3] & (\sram_inst|ram[0][3]~q ))))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[0][3]~q ),
	.datad(\sram_inst|ram[8][3]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux60~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux60~4 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux60~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \sram_inst|Mux60~5 (
// Equation(s):
// \sram_inst|Mux60~5_combout  = (memory_address[2] & ((\sram_inst|Mux60~4_combout  & ((\sram_inst|ram[12][3]~q ))) # (!\sram_inst|Mux60~4_combout  & (\sram_inst|ram[4][3]~q )))) # (!memory_address[2] & (((\sram_inst|Mux60~4_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[4][3]~q ),
	.datac(\sram_inst|ram[12][3]~q ),
	.datad(\sram_inst|Mux60~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux60~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux60~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux60~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \sram_inst|Mux60~6 (
// Equation(s):
// \sram_inst|Mux60~6_combout  = (memory_address[1] & (memory_address[0])) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|Mux60~3_combout )) # (!memory_address[0] & ((\sram_inst|Mux60~5_combout )))))

	.dataa(memory_address[1]),
	.datab(memory_address[0]),
	.datac(\sram_inst|Mux60~3_combout ),
	.datad(\sram_inst|Mux60~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux60~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux60~6 .lut_mask = 16'hD9C8;
defparam \sram_inst|Mux60~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \sram_inst|Mux60~9 (
// Equation(s):
// \sram_inst|Mux60~9_combout  = (memory_address[1] & ((\sram_inst|Mux60~6_combout  & (\sram_inst|Mux60~8_combout )) # (!\sram_inst|Mux60~6_combout  & ((\sram_inst|Mux60~1_combout ))))) # (!memory_address[1] & (((\sram_inst|Mux60~6_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|Mux60~8_combout ),
	.datac(\sram_inst|Mux60~1_combout ),
	.datad(\sram_inst|Mux60~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux60~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux60~9 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux60~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \sram_inst|memory_read[49]~0 (
// Equation(s):
// \sram_inst|memory_read[49]~0_combout  = (\nreset~input_o  & \enable_read~q )

	.dataa(\nreset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\enable_read~q ),
	.cin(gnd),
	.combout(\sram_inst|memory_read[49]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|memory_read[49]~0 .lut_mask = 16'hAA00;
defparam \sram_inst|memory_read[49]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N25
dffeas \sram_inst|memory_read[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux60~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[3] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N11
dffeas \xtea_input[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[3]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[3] .is_wysiwyg = "true";
defparam \xtea_input[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \xteablock_inst|xtea_output[56] (
// Equation(s):
// \xteablock_inst|xtea_output [56] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [24]))) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|xtea_output [56]))

	.dataa(gnd),
	.datab(\xteablock_inst|xtea_output [56]),
	.datac(\xteablock_inst|subinput0 [24]),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [56]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[56] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|xtea_output[56] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[56]~61 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[56]~61_combout  = (\serialblock_inst|serialreader_inst|temp_data [56] & (((!\serialblock_inst|serialreader_inst|error_out[0]~7_combout ) # (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )) # 
// (!\serialblock_inst|reader_trigger~q )))

	.dataa(\serialblock_inst|reader_trigger~q ),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datac(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_data [56]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[56]~61_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[56]~61 .lut_mask = 16'h7F00;
defparam \serialblock_inst|serialreader_inst|reader_data_out[56]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[56] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [56] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out[56]~61_combout )) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out [56])))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out[56]~61_combout ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [56]),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [56]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[56] .lut_mask = 16'h88A0;
defparam \serialblock_inst|serialreader_inst|reader_data_out[56] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [56])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [56])))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_output [56]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [56]),
	.cin(gnd),
	.combout(\Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector28~0 .lut_mask = 16'hF5A0;
defparam \Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N21
dffeas \memory_write[56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[56]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[56] .is_wysiwyg = "true";
defparam \memory_write[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \sram_inst|ram~72 (
// Equation(s):
// \sram_inst|ram~72_combout  = (\nreset~input_o  & memory_write[56])

	.dataa(gnd),
	.datab(\nreset~input_o ),
	.datac(gnd),
	.datad(memory_write[56]),
	.cin(gnd),
	.combout(\sram_inst|ram~72_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~72 .lut_mask = 16'hCC00;
defparam \sram_inst|ram~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \sram_inst|ram[15][56]~feeder (
// Equation(s):
// \sram_inst|ram[15][56]~feeder_combout  = \sram_inst|ram~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][56]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N7
dffeas \sram_inst|ram[15][56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][56] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][56] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N21
dffeas \sram_inst|ram[14][56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][56] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneive_lcell_comb \sram_inst|ram[13][56]~feeder (
// Equation(s):
// \sram_inst|ram[13][56]~feeder_combout  = \sram_inst|ram~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~72_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[13][56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][56]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[13][56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N17
dffeas \sram_inst|ram[13][56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][56] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][56] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N1
dffeas \sram_inst|ram[12][56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][56] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \sram_inst|Mux7~7 (
// Equation(s):
// \sram_inst|Mux7~7_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[13][56]~q )) # (!memory_address[0] & ((\sram_inst|ram[12][56]~q )))))

	.dataa(\sram_inst|ram[13][56]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[12][56]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux7~7 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \sram_inst|Mux7~8 (
// Equation(s):
// \sram_inst|Mux7~8_combout  = (memory_address[1] & ((\sram_inst|Mux7~7_combout  & (\sram_inst|ram[15][56]~q )) # (!\sram_inst|Mux7~7_combout  & ((\sram_inst|ram[14][56]~q ))))) # (!memory_address[1] & (((\sram_inst|Mux7~7_combout ))))

	.dataa(\sram_inst|ram[15][56]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[14][56]~q ),
	.datad(\sram_inst|Mux7~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux7~8 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_lcell_comb \sram_inst|ram[7][56]~feeder (
// Equation(s):
// \sram_inst|ram[7][56]~feeder_combout  = \sram_inst|ram~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~72_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[7][56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][56]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[7][56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N11
dffeas \sram_inst|ram[7][56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][56] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][56] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N25
dffeas \sram_inst|ram[5][56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][56] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cycloneive_lcell_comb \sram_inst|ram[6][56]~feeder (
// Equation(s):
// \sram_inst|ram[6][56]~feeder_combout  = \sram_inst|ram~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][56]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N11
dffeas \sram_inst|ram[6][56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][56] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][56] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N11
dffeas \sram_inst|ram[4][56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][56] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N10
cycloneive_lcell_comb \sram_inst|Mux7~0 (
// Equation(s):
// \sram_inst|Mux7~0_combout  = (memory_address[1] & ((\sram_inst|ram[6][56]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[4][56]~q  & !memory_address[0]))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[6][56]~q ),
	.datac(\sram_inst|ram[4][56]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux7~0 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N24
cycloneive_lcell_comb \sram_inst|Mux7~1 (
// Equation(s):
// \sram_inst|Mux7~1_combout  = (memory_address[0] & ((\sram_inst|Mux7~0_combout  & (\sram_inst|ram[7][56]~q )) # (!\sram_inst|Mux7~0_combout  & ((\sram_inst|ram[5][56]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux7~0_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[7][56]~q ),
	.datac(\sram_inst|ram[5][56]~q ),
	.datad(\sram_inst|Mux7~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux7~1 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \sram_inst|ram[9][56]~feeder (
// Equation(s):
// \sram_inst|ram[9][56]~feeder_combout  = \sram_inst|ram~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][56]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N25
dffeas \sram_inst|ram[9][56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][56] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][56] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N15
dffeas \sram_inst|ram[8][56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][56] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \sram_inst|Mux7~2 (
// Equation(s):
// \sram_inst|Mux7~2_combout  = (memory_address[0] & ((\sram_inst|ram[9][56]~q ) # ((memory_address[1])))) # (!memory_address[0] & (((\sram_inst|ram[8][56]~q  & !memory_address[1]))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[9][56]~q ),
	.datac(\sram_inst|ram[8][56]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux7~2 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
cycloneive_lcell_comb \sram_inst|ram[10][56]~feeder (
// Equation(s):
// \sram_inst|ram[10][56]~feeder_combout  = \sram_inst|ram~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][56]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N29
dffeas \sram_inst|ram[10][56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][56] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][56] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N19
dffeas \sram_inst|ram[11][56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][56] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cycloneive_lcell_comb \sram_inst|Mux7~3 (
// Equation(s):
// \sram_inst|Mux7~3_combout  = (\sram_inst|Mux7~2_combout  & (((\sram_inst|ram[11][56]~q ) # (!memory_address[1])))) # (!\sram_inst|Mux7~2_combout  & (\sram_inst|ram[10][56]~q  & ((memory_address[1]))))

	.dataa(\sram_inst|Mux7~2_combout ),
	.datab(\sram_inst|ram[10][56]~q ),
	.datac(\sram_inst|ram[11][56]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux7~3 .lut_mask = 16'hE4AA;
defparam \sram_inst|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N16
cycloneive_lcell_comb \sram_inst|ram[1][56]~feeder (
// Equation(s):
// \sram_inst|ram[1][56]~feeder_combout  = \sram_inst|ram~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[1][56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][56]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[1][56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y11_N17
dffeas \sram_inst|ram[1][56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][56] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][56] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y11_N27
dffeas \sram_inst|ram[3][56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][56] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N0
cycloneive_lcell_comb \sram_inst|ram[2][56]~feeder (
// Equation(s):
// \sram_inst|ram[2][56]~feeder_combout  = \sram_inst|ram~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~72_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[2][56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][56]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[2][56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N1
dffeas \sram_inst|ram[2][56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][56] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][56] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N3
dffeas \sram_inst|ram[0][56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][56] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N2
cycloneive_lcell_comb \sram_inst|Mux7~4 (
// Equation(s):
// \sram_inst|Mux7~4_combout  = (memory_address[1] & ((\sram_inst|ram[2][56]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[0][56]~q  & !memory_address[0]))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[2][56]~q ),
	.datac(\sram_inst|ram[0][56]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux7~4 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N26
cycloneive_lcell_comb \sram_inst|Mux7~5 (
// Equation(s):
// \sram_inst|Mux7~5_combout  = (memory_address[0] & ((\sram_inst|Mux7~4_combout  & ((\sram_inst|ram[3][56]~q ))) # (!\sram_inst|Mux7~4_combout  & (\sram_inst|ram[1][56]~q )))) # (!memory_address[0] & (((\sram_inst|Mux7~4_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[1][56]~q ),
	.datac(\sram_inst|ram[3][56]~q ),
	.datad(\sram_inst|Mux7~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux7~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneive_lcell_comb \sram_inst|Mux7~6 (
// Equation(s):
// \sram_inst|Mux7~6_combout  = (memory_address[3] & ((memory_address[2]) # ((\sram_inst|Mux7~3_combout )))) # (!memory_address[3] & (!memory_address[2] & ((\sram_inst|Mux7~5_combout ))))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|Mux7~3_combout ),
	.datad(\sram_inst|Mux7~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux7~6 .lut_mask = 16'hB9A8;
defparam \sram_inst|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneive_lcell_comb \sram_inst|Mux7~9 (
// Equation(s):
// \sram_inst|Mux7~9_combout  = (memory_address[2] & ((\sram_inst|Mux7~6_combout  & (\sram_inst|Mux7~8_combout )) # (!\sram_inst|Mux7~6_combout  & ((\sram_inst|Mux7~1_combout ))))) # (!memory_address[2] & (((\sram_inst|Mux7~6_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|Mux7~8_combout ),
	.datac(\sram_inst|Mux7~1_combout ),
	.datad(\sram_inst|Mux7~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux7~9 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N5
dffeas \sram_inst|memory_read[56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux7~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [56]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[56] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N21
dffeas \xtea_input[56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[56]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[56] .is_wysiwyg = "true";
defparam \xtea_input[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N20
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[0]~4 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[0]~4_combout  = (\serialblock_inst|serialreader_inst|reader_data_out[0]~3_combout  & ((\serialblock_inst|serialreader_inst|temp_data [0]))) # 
// (!\serialblock_inst|serialreader_inst|reader_data_out[0]~3_combout  & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [0]))

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [0]),
	.datac(\serialblock_inst|serialreader_inst|temp_data [0]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out[0]~3_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[0]~4 .lut_mask = 16'hF0CC;
defparam \serialblock_inst|serialreader_inst|reader_data_out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[0] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [0] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out[0]~4_combout )) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out [0])))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out[0]~4_combout ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [0]),
	.datac(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.datad(\nreset~input_o ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [0]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[0] .lut_mask = 16'hAC00;
defparam \serialblock_inst|serialreader_inst|reader_data_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N19
dffeas \xtea_input[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[0]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[0] .is_wysiwyg = "true";
defparam \xtea_input[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cycloneive_lcell_comb \xteablock_inst|Add5~0 (
// Equation(s):
// \xteablock_inst|Add5~0_combout  = \xteablock_inst|sum [0] $ (VCC)
// \xteablock_inst|Add5~1  = CARRY(\xteablock_inst|sum [0])

	.dataa(gnd),
	.datab(\xteablock_inst|sum [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~0_combout ),
	.cout(\xteablock_inst|Add5~1 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~0 .lut_mask = 16'h33CC;
defparam \xteablock_inst|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneive_lcell_comb \xteablock_inst|Add5~28 (
// Equation(s):
// \xteablock_inst|Add5~28_combout  = (\xteablock_inst|Add5~0_combout  & \xteablock_inst|xtea_cstate.change_sum~q )

	.dataa(\xteablock_inst|Add5~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\xteablock_inst|xtea_cstate.change_sum~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~28_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~28 .lut_mask = 16'hAA00;
defparam \xteablock_inst|Add5~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneive_lcell_comb \xteablock_inst|WideOr3~0 (
// Equation(s):
// \xteablock_inst|WideOr3~0_combout  = (\xteablock_inst|xtea_cstate.change_sum~q ) # (!\xteablock_inst|xtea_cstate.idle~q )

	.dataa(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\xteablock_inst|xtea_cstate.idle~q ),
	.cin(gnd),
	.combout(\xteablock_inst|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|WideOr3~0 .lut_mask = 16'hAAFF;
defparam \xteablock_inst|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \xteablock_inst|WideOr3~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\xteablock_inst|WideOr3~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\xteablock_inst|WideOr3~0clkctrl_outclk ));
// synopsys translate_off
defparam \xteablock_inst|WideOr3~0clkctrl .clock_type = "global clock";
defparam \xteablock_inst|WideOr3~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N4
cycloneive_lcell_comb \xteablock_inst|sum[0] (
// Equation(s):
// \xteablock_inst|sum [0] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|Add5~28_combout ))) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|sum [0]))

	.dataa(gnd),
	.datab(\xteablock_inst|sum [0]),
	.datac(\xteablock_inst|Add5~28_combout ),
	.datad(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|sum [0]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[0] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|sum[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[32]~37 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[32]~37_combout  = (\serialblock_inst|serialreader_inst|temp_data [32] & (((!\serialblock_inst|serialreader_inst|error_out[0]~7_combout ) # (!\serialblock_inst|reader_trigger~q )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [32]),
	.datac(\serialblock_inst|reader_trigger~q ),
	.datad(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[32]~37_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[32]~37 .lut_mask = 16'h4CCC;
defparam \serialblock_inst|serialreader_inst|reader_data_out[32]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[32] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [32] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[32]~37_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [32]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [32]),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[32]~37_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [32]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[32] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N19
dffeas \xtea_input[32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[32]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[32] .is_wysiwyg = "true";
defparam \xtea_input[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneive_lcell_comb \xteablock_inst|WideOr1~0 (
// Equation(s):
// \xteablock_inst|WideOr1~0_combout  = (\xteablock_inst|xtea_cstate.change_v1~q ) # (!\xteablock_inst|xtea_cstate.idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_cstate.change_v1~q ),
	.datad(\xteablock_inst|xtea_cstate.idle~q ),
	.cin(gnd),
	.combout(\xteablock_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|WideOr1~0 .lut_mask = 16'hF0FF;
defparam \xteablock_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \xteablock_inst|WideOr1~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\xteablock_inst|WideOr1~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\xteablock_inst|WideOr1~0clkctrl_outclk ));
// synopsys translate_off
defparam \xteablock_inst|WideOr1~0clkctrl .clock_type = "global clock";
defparam \xteablock_inst|WideOr1~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneive_lcell_comb \xteablock_inst|xtea_output[27] (
// Equation(s):
// \xteablock_inst|xtea_output [27] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [27])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [27])))

	.dataa(\xteablock_inst|subinput1 [27]),
	.datab(\xteablock_inst|xtea_output [27]),
	.datac(gnd),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [27]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[27] .lut_mask = 16'hAACC;
defparam \xteablock_inst|xtea_output[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[27]~32 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[27]~32_combout  = (\serialblock_inst|serialreader_inst|temp_data [27] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )) # 
// (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )))

	.dataa(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [27]),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[27]~32_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[27]~32 .lut_mask = 16'h4CCC;
defparam \serialblock_inst|serialreader_inst|reader_data_out[27]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[27] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [27] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[27]~32_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [27]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [27]),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[27]~32_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [27]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[27] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneive_lcell_comb \Selector57~0 (
// Equation(s):
// \Selector57~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [27])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [27])))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\xteablock_inst|xtea_output [27]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [27]),
	.cin(gnd),
	.combout(\Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector57~0 .lut_mask = 16'hF3C0;
defparam \Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N29
dffeas \memory_write[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector57~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[27]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[27] .is_wysiwyg = "true";
defparam \memory_write[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \sram_inst|ram~43 (
// Equation(s):
// \sram_inst|ram~43_combout  = (\nreset~input_o  & memory_write[27])

	.dataa(gnd),
	.datab(\nreset~input_o ),
	.datac(gnd),
	.datad(memory_write[27]),
	.cin(gnd),
	.combout(\sram_inst|ram~43_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~43 .lut_mask = 16'hCC00;
defparam \sram_inst|ram~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \sram_inst|ram[15][27]~feeder (
// Equation(s):
// \sram_inst|ram[15][27]~feeder_combout  = \sram_inst|ram~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][27]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N19
dffeas \sram_inst|ram[15][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][27] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N29
dffeas \sram_inst|ram[11][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][27] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneive_lcell_comb \sram_inst|ram[7][27]~feeder (
// Equation(s):
// \sram_inst|ram[7][27]~feeder_combout  = \sram_inst|ram~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[7][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][27]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[7][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N5
dffeas \sram_inst|ram[7][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][27] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N3
dffeas \sram_inst|ram[3][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][27] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneive_lcell_comb \sram_inst|Mux36~7 (
// Equation(s):
// \sram_inst|Mux36~7_combout  = (memory_address[3] & (((memory_address[2])))) # (!memory_address[3] & ((memory_address[2] & (\sram_inst|ram[7][27]~q )) # (!memory_address[2] & ((\sram_inst|ram[3][27]~q )))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[7][27]~q ),
	.datac(\sram_inst|ram[3][27]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux36~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux36~7 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux36~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneive_lcell_comb \sram_inst|Mux36~8 (
// Equation(s):
// \sram_inst|Mux36~8_combout  = (memory_address[3] & ((\sram_inst|Mux36~7_combout  & (\sram_inst|ram[15][27]~q )) # (!\sram_inst|Mux36~7_combout  & ((\sram_inst|ram[11][27]~q ))))) # (!memory_address[3] & (((\sram_inst|Mux36~7_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[15][27]~q ),
	.datac(\sram_inst|ram[11][27]~q ),
	.datad(\sram_inst|Mux36~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux36~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux36~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux36~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \sram_inst|ram[14][27]~feeder (
// Equation(s):
// \sram_inst|ram[14][27]~feeder_combout  = \sram_inst|ram~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~43_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[14][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][27]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[14][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N1
dffeas \sram_inst|ram[14][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][27] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N9
dffeas \sram_inst|ram[6][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][27] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N24
cycloneive_lcell_comb \sram_inst|ram[10][27]~feeder (
// Equation(s):
// \sram_inst|ram[10][27]~feeder_combout  = \sram_inst|ram~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~43_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[10][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][27]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[10][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N25
dffeas \sram_inst|ram[10][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][27] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N11
dffeas \sram_inst|ram[2][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][27] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N10
cycloneive_lcell_comb \sram_inst|Mux36~0 (
// Equation(s):
// \sram_inst|Mux36~0_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[10][27]~q )) # (!memory_address[3] & ((\sram_inst|ram[2][27]~q )))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[10][27]~q ),
	.datac(\sram_inst|ram[2][27]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux36~0 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneive_lcell_comb \sram_inst|Mux36~1 (
// Equation(s):
// \sram_inst|Mux36~1_combout  = (memory_address[2] & ((\sram_inst|Mux36~0_combout  & (\sram_inst|ram[14][27]~q )) # (!\sram_inst|Mux36~0_combout  & ((\sram_inst|ram[6][27]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux36~0_combout ))))

	.dataa(\sram_inst|ram[14][27]~q ),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[6][27]~q ),
	.datad(\sram_inst|Mux36~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux36~1 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N0
cycloneive_lcell_comb \sram_inst|ram[8][27]~feeder (
// Equation(s):
// \sram_inst|ram[8][27]~feeder_combout  = \sram_inst|ram~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[8][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][27]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[8][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N1
dffeas \sram_inst|ram[8][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][27] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N31
dffeas \sram_inst|ram[0][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][27] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
cycloneive_lcell_comb \sram_inst|Mux36~4 (
// Equation(s):
// \sram_inst|Mux36~4_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[8][27]~q )) # (!memory_address[3] & ((\sram_inst|ram[0][27]~q )))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[8][27]~q ),
	.datac(\sram_inst|ram[0][27]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux36~4 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N7
dffeas \sram_inst|ram[12][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][27] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N6
cycloneive_lcell_comb \sram_inst|ram[4][27]~feeder (
// Equation(s):
// \sram_inst|ram[4][27]~feeder_combout  = \sram_inst|ram~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[4][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][27]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[4][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N7
dffeas \sram_inst|ram[4][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][27] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N6
cycloneive_lcell_comb \sram_inst|Mux36~5 (
// Equation(s):
// \sram_inst|Mux36~5_combout  = (\sram_inst|Mux36~4_combout  & (((\sram_inst|ram[12][27]~q )) # (!memory_address[2]))) # (!\sram_inst|Mux36~4_combout  & (memory_address[2] & ((\sram_inst|ram[4][27]~q ))))

	.dataa(\sram_inst|Mux36~4_combout ),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[12][27]~q ),
	.datad(\sram_inst|ram[4][27]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux36~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux36~5 .lut_mask = 16'hE6A2;
defparam \sram_inst|Mux36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N26
cycloneive_lcell_comb \sram_inst|ram[9][27]~feeder (
// Equation(s):
// \sram_inst|ram[9][27]~feeder_combout  = \sram_inst|ram~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][27]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N27
dffeas \sram_inst|ram[9][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][27] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N29
dffeas \sram_inst|ram[13][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][27] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N20
cycloneive_lcell_comb \sram_inst|ram[5][27]~feeder (
// Equation(s):
// \sram_inst|ram[5][27]~feeder_combout  = \sram_inst|ram~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[5][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][27]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[5][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N21
dffeas \sram_inst|ram[5][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][27] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N21
dffeas \sram_inst|ram[1][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][27] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N20
cycloneive_lcell_comb \sram_inst|Mux36~2 (
// Equation(s):
// \sram_inst|Mux36~2_combout  = (memory_address[3] & (((memory_address[2])))) # (!memory_address[3] & ((memory_address[2] & (\sram_inst|ram[5][27]~q )) # (!memory_address[2] & ((\sram_inst|ram[1][27]~q )))))

	.dataa(\sram_inst|ram[5][27]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[1][27]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux36~2 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N28
cycloneive_lcell_comb \sram_inst|Mux36~3 (
// Equation(s):
// \sram_inst|Mux36~3_combout  = (memory_address[3] & ((\sram_inst|Mux36~2_combout  & ((\sram_inst|ram[13][27]~q ))) # (!\sram_inst|Mux36~2_combout  & (\sram_inst|ram[9][27]~q )))) # (!memory_address[3] & (((\sram_inst|Mux36~2_combout ))))

	.dataa(\sram_inst|ram[9][27]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[13][27]~q ),
	.datad(\sram_inst|Mux36~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux36~3 .lut_mask = 16'hF388;
defparam \sram_inst|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N22
cycloneive_lcell_comb \sram_inst|Mux36~6 (
// Equation(s):
// \sram_inst|Mux36~6_combout  = (memory_address[1] & (memory_address[0])) # (!memory_address[1] & ((memory_address[0] & ((\sram_inst|Mux36~3_combout ))) # (!memory_address[0] & (\sram_inst|Mux36~5_combout ))))

	.dataa(memory_address[1]),
	.datab(memory_address[0]),
	.datac(\sram_inst|Mux36~5_combout ),
	.datad(\sram_inst|Mux36~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux36~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux36~6 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux36~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneive_lcell_comb \sram_inst|Mux36~9 (
// Equation(s):
// \sram_inst|Mux36~9_combout  = (memory_address[1] & ((\sram_inst|Mux36~6_combout  & (\sram_inst|Mux36~8_combout )) # (!\sram_inst|Mux36~6_combout  & ((\sram_inst|Mux36~1_combout ))))) # (!memory_address[1] & (((\sram_inst|Mux36~6_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|Mux36~8_combout ),
	.datac(\sram_inst|Mux36~1_combout ),
	.datad(\sram_inst|Mux36~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux36~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux36~9 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux36~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \sram_inst|memory_read[27]~feeder (
// Equation(s):
// \sram_inst|memory_read[27]~feeder_combout  = \sram_inst|Mux36~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|Mux36~9_combout ),
	.cin(gnd),
	.combout(\sram_inst|memory_read[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|memory_read[27]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|memory_read[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N27
dffeas \sram_inst|memory_read[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|memory_read[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[27] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N23
dffeas \xtea_input[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[27]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[27] .is_wysiwyg = "true";
defparam \xtea_input[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneive_lcell_comb \xteablock_inst|xtea_output[41] (
// Equation(s):
// \xteablock_inst|xtea_output [41] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [9])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [41])))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput0 [9]),
	.datac(\xteablock_inst|xtea_output [41]),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [41]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[41] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|xtea_output[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[41]~46 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[41]~46_combout  = (\serialblock_inst|serialreader_inst|temp_data [41] & (((!\serialblock_inst|serialreader_inst|error_out[0]~7_combout ) # (!\serialblock_inst|reader_trigger~q )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [41]),
	.datac(\serialblock_inst|reader_trigger~q ),
	.datad(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[41]~46_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[41]~46 .lut_mask = 16'h4CCC;
defparam \serialblock_inst|serialreader_inst|reader_data_out[41]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[41] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [41] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[41]~46_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [41]))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out [41]),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[41]~46_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [41]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[41] .lut_mask = 16'hC088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [41])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [41])))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_output [41]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [41]),
	.cin(gnd),
	.combout(\Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector43~0 .lut_mask = 16'hF5A0;
defparam \Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N11
dffeas \memory_write[41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[41]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[41] .is_wysiwyg = "true";
defparam \memory_write[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneive_lcell_comb \sram_inst|ram~57 (
// Equation(s):
// \sram_inst|ram~57_combout  = (\nreset~input_o  & memory_write[41])

	.dataa(gnd),
	.datab(gnd),
	.datac(\nreset~input_o ),
	.datad(memory_write[41]),
	.cin(gnd),
	.combout(\sram_inst|ram~57_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~57 .lut_mask = 16'hF000;
defparam \sram_inst|ram~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N11
dffeas \sram_inst|ram[3][41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][41] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N26
cycloneive_lcell_comb \sram_inst|ram[11][41]~feeder (
// Equation(s):
// \sram_inst|ram[11][41]~feeder_combout  = \sram_inst|ram~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[11][41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][41]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[11][41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N27
dffeas \sram_inst|ram[11][41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][41] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N10
cycloneive_lcell_comb \sram_inst|Mux22~7 (
// Equation(s):
// \sram_inst|Mux22~7_combout  = (memory_address[2] & (memory_address[3])) # (!memory_address[2] & ((memory_address[3] & ((\sram_inst|ram[11][41]~q ))) # (!memory_address[3] & (\sram_inst|ram[3][41]~q ))))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[3][41]~q ),
	.datad(\sram_inst|ram[11][41]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux22~7 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N27
dffeas \sram_inst|ram[7][41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][41] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][41] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N21
dffeas \sram_inst|ram[15][41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][41] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneive_lcell_comb \sram_inst|Mux22~8 (
// Equation(s):
// \sram_inst|Mux22~8_combout  = (memory_address[2] & ((\sram_inst|Mux22~7_combout  & ((\sram_inst|ram[15][41]~q ))) # (!\sram_inst|Mux22~7_combout  & (\sram_inst|ram[7][41]~q )))) # (!memory_address[2] & (\sram_inst|Mux22~7_combout ))

	.dataa(memory_address[2]),
	.datab(\sram_inst|Mux22~7_combout ),
	.datac(\sram_inst|ram[7][41]~q ),
	.datad(\sram_inst|ram[15][41]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux22~8 .lut_mask = 16'hEC64;
defparam \sram_inst|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N28
cycloneive_lcell_comb \sram_inst|ram[13][41]~feeder (
// Equation(s):
// \sram_inst|ram[13][41]~feeder_combout  = \sram_inst|ram~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[13][41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][41]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[13][41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N29
dffeas \sram_inst|ram[13][41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][41] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][41] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N11
dffeas \sram_inst|ram[5][41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][41] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][41] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N5
dffeas \sram_inst|ram[1][41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][41] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N18
cycloneive_lcell_comb \sram_inst|ram[9][41]~feeder (
// Equation(s):
// \sram_inst|ram[9][41]~feeder_combout  = \sram_inst|ram~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][41]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N19
dffeas \sram_inst|ram[9][41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][41] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N4
cycloneive_lcell_comb \sram_inst|Mux22~0 (
// Equation(s):
// \sram_inst|Mux22~0_combout  = (memory_address[2] & (memory_address[3])) # (!memory_address[2] & ((memory_address[3] & ((\sram_inst|ram[9][41]~q ))) # (!memory_address[3] & (\sram_inst|ram[1][41]~q ))))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[1][41]~q ),
	.datad(\sram_inst|ram[9][41]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux22~0 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N10
cycloneive_lcell_comb \sram_inst|Mux22~1 (
// Equation(s):
// \sram_inst|Mux22~1_combout  = (memory_address[2] & ((\sram_inst|Mux22~0_combout  & (\sram_inst|ram[13][41]~q )) # (!\sram_inst|Mux22~0_combout  & ((\sram_inst|ram[5][41]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux22~0_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[13][41]~q ),
	.datac(\sram_inst|ram[5][41]~q ),
	.datad(\sram_inst|Mux22~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux22~1 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cycloneive_lcell_comb \sram_inst|ram[8][41]~feeder (
// Equation(s):
// \sram_inst|ram[8][41]~feeder_combout  = \sram_inst|ram~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[8][41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][41]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[8][41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N29
dffeas \sram_inst|ram[8][41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][41] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][41] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N19
dffeas \sram_inst|ram[12][41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][41] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N0
cycloneive_lcell_comb \sram_inst|ram[4][41]~feeder (
// Equation(s):
// \sram_inst|ram[4][41]~feeder_combout  = \sram_inst|ram~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~57_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[4][41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][41]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[4][41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N1
dffeas \sram_inst|ram[4][41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][41] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][41] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N11
dffeas \sram_inst|ram[0][41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][41] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N10
cycloneive_lcell_comb \sram_inst|Mux22~4 (
// Equation(s):
// \sram_inst|Mux22~4_combout  = (memory_address[2] & ((\sram_inst|ram[4][41]~q ) # ((memory_address[3])))) # (!memory_address[2] & (((\sram_inst|ram[0][41]~q  & !memory_address[3]))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[4][41]~q ),
	.datac(\sram_inst|ram[0][41]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux22~4 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cycloneive_lcell_comb \sram_inst|Mux22~5 (
// Equation(s):
// \sram_inst|Mux22~5_combout  = (memory_address[3] & ((\sram_inst|Mux22~4_combout  & ((\sram_inst|ram[12][41]~q ))) # (!\sram_inst|Mux22~4_combout  & (\sram_inst|ram[8][41]~q )))) # (!memory_address[3] & (((\sram_inst|Mux22~4_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[8][41]~q ),
	.datac(\sram_inst|ram[12][41]~q ),
	.datad(\sram_inst|Mux22~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux22~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N18
cycloneive_lcell_comb \sram_inst|ram[10][41]~feeder (
// Equation(s):
// \sram_inst|ram[10][41]~feeder_combout  = \sram_inst|ram~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][41]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N19
dffeas \sram_inst|ram[10][41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][41] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][41] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N1
dffeas \sram_inst|ram[14][41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][41] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N10
cycloneive_lcell_comb \sram_inst|ram[6][41]~feeder (
// Equation(s):
// \sram_inst|ram[6][41]~feeder_combout  = \sram_inst|ram~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][41]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N11
dffeas \sram_inst|ram[6][41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][41] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][41] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N17
dffeas \sram_inst|ram[2][41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][41] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N16
cycloneive_lcell_comb \sram_inst|Mux22~2 (
// Equation(s):
// \sram_inst|Mux22~2_combout  = (memory_address[3] & (((memory_address[2])))) # (!memory_address[3] & ((memory_address[2] & (\sram_inst|ram[6][41]~q )) # (!memory_address[2] & ((\sram_inst|ram[2][41]~q )))))

	.dataa(\sram_inst|ram[6][41]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[2][41]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux22~2 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N0
cycloneive_lcell_comb \sram_inst|Mux22~3 (
// Equation(s):
// \sram_inst|Mux22~3_combout  = (memory_address[3] & ((\sram_inst|Mux22~2_combout  & ((\sram_inst|ram[14][41]~q ))) # (!\sram_inst|Mux22~2_combout  & (\sram_inst|ram[10][41]~q )))) # (!memory_address[3] & (((\sram_inst|Mux22~2_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[10][41]~q ),
	.datac(\sram_inst|ram[14][41]~q ),
	.datad(\sram_inst|Mux22~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux22~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneive_lcell_comb \sram_inst|Mux22~6 (
// Equation(s):
// \sram_inst|Mux22~6_combout  = (memory_address[1] & ((memory_address[0]) # ((\sram_inst|Mux22~3_combout )))) # (!memory_address[1] & (!memory_address[0] & (\sram_inst|Mux22~5_combout )))

	.dataa(memory_address[1]),
	.datab(memory_address[0]),
	.datac(\sram_inst|Mux22~5_combout ),
	.datad(\sram_inst|Mux22~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux22~6 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneive_lcell_comb \sram_inst|Mux22~9 (
// Equation(s):
// \sram_inst|Mux22~9_combout  = (memory_address[0] & ((\sram_inst|Mux22~6_combout  & (\sram_inst|Mux22~8_combout )) # (!\sram_inst|Mux22~6_combout  & ((\sram_inst|Mux22~1_combout ))))) # (!memory_address[0] & (((\sram_inst|Mux22~6_combout ))))

	.dataa(\sram_inst|Mux22~8_combout ),
	.datab(memory_address[0]),
	.datac(\sram_inst|Mux22~1_combout ),
	.datad(\sram_inst|Mux22~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux22~9 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N13
dffeas \sram_inst|memory_read[41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux22~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [41]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[41] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N23
dffeas \xtea_input[41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [41]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[41]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[41] .is_wysiwyg = "true";
defparam \xtea_input[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[9]~14 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[9]~14_combout  = (\serialblock_inst|serialreader_inst|temp_data [9] & (((!\serialblock_inst|serialreader_inst|error_out[0]~7_combout ) # (!\serialblock_inst|reader_trigger~q )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [9]),
	.datac(\serialblock_inst|reader_trigger~q ),
	.datad(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[9]~14 .lut_mask = 16'h4CCC;
defparam \serialblock_inst|serialreader_inst|reader_data_out[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[9] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [9] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[9]~14_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [9]))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out [9]),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out[9]~14_combout ),
	.datac(\nreset~input_o ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [9]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[9] .lut_mask = 16'hC0A0;
defparam \serialblock_inst|serialreader_inst|reader_data_out[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneive_lcell_comb \xteablock_inst|xtea_output[9] (
// Equation(s):
// \xteablock_inst|xtea_output [9] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [9])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [9])))

	.dataa(\xteablock_inst|subinput1 [9]),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_output [9]),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [9]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[9] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|xtea_output[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \Selector75~0 (
// Equation(s):
// \Selector75~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [9]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [9]))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out [9]),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(gnd),
	.datad(\xteablock_inst|xtea_output [9]),
	.cin(gnd),
	.combout(\Selector75~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector75~0 .lut_mask = 16'hEE22;
defparam \Selector75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N1
dffeas \memory_write[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector75~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[9]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[9] .is_wysiwyg = "true";
defparam \memory_write[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneive_lcell_comb \sram_inst|ram~25 (
// Equation(s):
// \sram_inst|ram~25_combout  = (\nreset~input_o  & memory_write[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\nreset~input_o ),
	.datad(memory_write[9]),
	.cin(gnd),
	.combout(\sram_inst|ram~25_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~25 .lut_mask = 16'hF000;
defparam \sram_inst|ram~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N30
cycloneive_lcell_comb \sram_inst|ram[13][9]~feeder (
// Equation(s):
// \sram_inst|ram[13][9]~feeder_combout  = \sram_inst|ram~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~25_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[13][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][9]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[13][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N31
dffeas \sram_inst|ram[13][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][9] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N29
dffeas \sram_inst|ram[5][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][9] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N14
cycloneive_lcell_comb \sram_inst|ram[9][9]~feeder (
// Equation(s):
// \sram_inst|ram[9][9]~feeder_combout  = \sram_inst|ram~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~25_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[9][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][9]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[9][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N15
dffeas \sram_inst|ram[9][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][9] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N7
dffeas \sram_inst|ram[1][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][9] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N6
cycloneive_lcell_comb \sram_inst|Mux54~0 (
// Equation(s):
// \sram_inst|Mux54~0_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[9][9]~q )) # (!memory_address[3] & ((\sram_inst|ram[1][9]~q )))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[9][9]~q ),
	.datac(\sram_inst|ram[1][9]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux54~0 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cycloneive_lcell_comb \sram_inst|Mux54~1 (
// Equation(s):
// \sram_inst|Mux54~1_combout  = (memory_address[2] & ((\sram_inst|Mux54~0_combout  & (\sram_inst|ram[13][9]~q )) # (!\sram_inst|Mux54~0_combout  & ((\sram_inst|ram[5][9]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux54~0_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[13][9]~q ),
	.datac(\sram_inst|ram[5][9]~q ),
	.datad(\sram_inst|Mux54~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux54~1 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
cycloneive_lcell_comb \sram_inst|ram[15][9]~feeder (
// Equation(s):
// \sram_inst|ram[15][9]~feeder_combout  = \sram_inst|ram~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~25_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[15][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][9]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[15][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N17
dffeas \sram_inst|ram[15][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][9] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N27
dffeas \sram_inst|ram[7][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][9] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N10
cycloneive_lcell_comb \sram_inst|ram[11][9]~feeder (
// Equation(s):
// \sram_inst|ram[11][9]~feeder_combout  = \sram_inst|ram~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~25_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[11][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][9]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[11][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N11
dffeas \sram_inst|ram[11][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][9] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N9
dffeas \sram_inst|ram[3][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][9] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneive_lcell_comb \sram_inst|Mux54~7 (
// Equation(s):
// \sram_inst|Mux54~7_combout  = (memory_address[3] & ((\sram_inst|ram[11][9]~q ) # ((memory_address[2])))) # (!memory_address[3] & (((\sram_inst|ram[3][9]~q  & !memory_address[2]))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[11][9]~q ),
	.datac(\sram_inst|ram[3][9]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux54~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux54~7 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux54~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \sram_inst|Mux54~8 (
// Equation(s):
// \sram_inst|Mux54~8_combout  = (memory_address[2] & ((\sram_inst|Mux54~7_combout  & (\sram_inst|ram[15][9]~q )) # (!\sram_inst|Mux54~7_combout  & ((\sram_inst|ram[7][9]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux54~7_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[15][9]~q ),
	.datac(\sram_inst|ram[7][9]~q ),
	.datad(\sram_inst|Mux54~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux54~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux54~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux54~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N14
cycloneive_lcell_comb \sram_inst|ram[8][9]~feeder (
// Equation(s):
// \sram_inst|ram[8][9]~feeder_combout  = \sram_inst|ram~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[8][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][9]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[8][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N15
dffeas \sram_inst|ram[8][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][9] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N1
dffeas \sram_inst|ram[12][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][9] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N11
dffeas \sram_inst|ram[0][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][9] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N20
cycloneive_lcell_comb \sram_inst|ram[4][9]~feeder (
// Equation(s):
// \sram_inst|ram[4][9]~feeder_combout  = \sram_inst|ram~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~25_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[4][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][9]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[4][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N21
dffeas \sram_inst|ram[4][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][9] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N10
cycloneive_lcell_comb \sram_inst|Mux54~4 (
// Equation(s):
// \sram_inst|Mux54~4_combout  = (memory_address[3] & (memory_address[2])) # (!memory_address[3] & ((memory_address[2] & ((\sram_inst|ram[4][9]~q ))) # (!memory_address[2] & (\sram_inst|ram[0][9]~q ))))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[0][9]~q ),
	.datad(\sram_inst|ram[4][9]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux54~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux54~4 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux54~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N0
cycloneive_lcell_comb \sram_inst|Mux54~5 (
// Equation(s):
// \sram_inst|Mux54~5_combout  = (memory_address[3] & ((\sram_inst|Mux54~4_combout  & ((\sram_inst|ram[12][9]~q ))) # (!\sram_inst|Mux54~4_combout  & (\sram_inst|ram[8][9]~q )))) # (!memory_address[3] & (((\sram_inst|Mux54~4_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[8][9]~q ),
	.datac(\sram_inst|ram[12][9]~q ),
	.datad(\sram_inst|Mux54~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux54~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux54~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux54~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
cycloneive_lcell_comb \sram_inst|ram[10][9]~feeder (
// Equation(s):
// \sram_inst|ram[10][9]~feeder_combout  = \sram_inst|ram~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~25_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[10][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][9]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[10][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N17
dffeas \sram_inst|ram[10][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][9] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N21
dffeas \sram_inst|ram[14][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][9] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N9
dffeas \sram_inst|ram[2][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][9] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N18
cycloneive_lcell_comb \sram_inst|ram[6][9]~feeder (
// Equation(s):
// \sram_inst|ram[6][9]~feeder_combout  = \sram_inst|ram~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][9]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N19
dffeas \sram_inst|ram[6][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][9] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N8
cycloneive_lcell_comb \sram_inst|Mux54~2 (
// Equation(s):
// \sram_inst|Mux54~2_combout  = (memory_address[2] & ((memory_address[3]) # ((\sram_inst|ram[6][9]~q )))) # (!memory_address[2] & (!memory_address[3] & (\sram_inst|ram[2][9]~q )))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[2][9]~q ),
	.datad(\sram_inst|ram[6][9]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux54~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux54~2 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N20
cycloneive_lcell_comb \sram_inst|Mux54~3 (
// Equation(s):
// \sram_inst|Mux54~3_combout  = (memory_address[3] & ((\sram_inst|Mux54~2_combout  & ((\sram_inst|ram[14][9]~q ))) # (!\sram_inst|Mux54~2_combout  & (\sram_inst|ram[10][9]~q )))) # (!memory_address[3] & (((\sram_inst|Mux54~2_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[10][9]~q ),
	.datac(\sram_inst|ram[14][9]~q ),
	.datad(\sram_inst|Mux54~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux54~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux54~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux54~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \sram_inst|Mux54~6 (
// Equation(s):
// \sram_inst|Mux54~6_combout  = (memory_address[0] & (memory_address[1])) # (!memory_address[0] & ((memory_address[1] & ((\sram_inst|Mux54~3_combout ))) # (!memory_address[1] & (\sram_inst|Mux54~5_combout ))))

	.dataa(memory_address[0]),
	.datab(memory_address[1]),
	.datac(\sram_inst|Mux54~5_combout ),
	.datad(\sram_inst|Mux54~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux54~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux54~6 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux54~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneive_lcell_comb \sram_inst|Mux54~9 (
// Equation(s):
// \sram_inst|Mux54~9_combout  = (memory_address[0] & ((\sram_inst|Mux54~6_combout  & ((\sram_inst|Mux54~8_combout ))) # (!\sram_inst|Mux54~6_combout  & (\sram_inst|Mux54~1_combout )))) # (!memory_address[0] & (((\sram_inst|Mux54~6_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|Mux54~1_combout ),
	.datac(\sram_inst|Mux54~8_combout ),
	.datad(\sram_inst|Mux54~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux54~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux54~9 .lut_mask = 16'hF588;
defparam \sram_inst|Mux54~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N15
dffeas \sram_inst|memory_read[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux54~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[9] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N3
dffeas \xtea_input[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[9]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[9] .is_wysiwyg = "true";
defparam \xtea_input[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cycloneive_lcell_comb \xteablock_inst|xtea_output[59] (
// Equation(s):
// \xteablock_inst|xtea_output [59] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [27])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [59])))

	.dataa(\xteablock_inst|subinput0 [27]),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_output [59]),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [59]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[59] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|xtea_output[59] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[59]~64 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[59]~64_combout  = (\serialblock_inst|serialreader_inst|temp_data [59] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )) # 
// (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )))

	.dataa(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datac(\serialblock_inst|reader_trigger~q ),
	.datad(\serialblock_inst|serialreader_inst|temp_data [59]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[59]~64_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[59]~64 .lut_mask = 16'h7F00;
defparam \serialblock_inst|serialreader_inst|reader_data_out[59]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[59] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [59] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out[59]~64_combout )) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out [59])))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out[59]~64_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [59]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [59]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[59] .lut_mask = 16'h8C80;
defparam \serialblock_inst|serialreader_inst|reader_data_out[59] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneive_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [59])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [59])))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_output [59]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [59]),
	.cin(gnd),
	.combout(\Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~0 .lut_mask = 16'hF5A0;
defparam \Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N11
dffeas \memory_write[59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[59]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[59] .is_wysiwyg = "true";
defparam \memory_write[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N20
cycloneive_lcell_comb \sram_inst|ram~75 (
// Equation(s):
// \sram_inst|ram~75_combout  = (\nreset~input_o  & memory_write[59])

	.dataa(\nreset~input_o ),
	.datab(gnd),
	.datac(memory_write[59]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram~75_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~75 .lut_mask = 16'hA0A0;
defparam \sram_inst|ram~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneive_lcell_comb \sram_inst|ram[15][59]~feeder (
// Equation(s):
// \sram_inst|ram[15][59]~feeder_combout  = \sram_inst|ram~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~75_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[15][59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][59]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[15][59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N23
dffeas \sram_inst|ram[15][59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][59]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][59] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
cycloneive_lcell_comb \sram_inst|ram[7][59]~feeder (
// Equation(s):
// \sram_inst|ram[7][59]~feeder_combout  = \sram_inst|ram~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[7][59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][59]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[7][59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N15
dffeas \sram_inst|ram[7][59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][59]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][59] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][59] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N5
dffeas \sram_inst|ram[3][59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][59] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N4
cycloneive_lcell_comb \sram_inst|Mux4~7 (
// Equation(s):
// \sram_inst|Mux4~7_combout  = (memory_address[2] & ((\sram_inst|ram[7][59]~q ) # ((memory_address[3])))) # (!memory_address[2] & (((\sram_inst|ram[3][59]~q  & !memory_address[3]))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[7][59]~q ),
	.datac(\sram_inst|ram[3][59]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux4~7 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N29
dffeas \sram_inst|ram[11][59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][59] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneive_lcell_comb \sram_inst|Mux4~8 (
// Equation(s):
// \sram_inst|Mux4~8_combout  = (\sram_inst|Mux4~7_combout  & ((\sram_inst|ram[15][59]~q ) # ((!memory_address[3])))) # (!\sram_inst|Mux4~7_combout  & (((\sram_inst|ram[11][59]~q  & memory_address[3]))))

	.dataa(\sram_inst|ram[15][59]~q ),
	.datab(\sram_inst|Mux4~7_combout ),
	.datac(\sram_inst|ram[11][59]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux4~8 .lut_mask = 16'hB8CC;
defparam \sram_inst|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N15
dffeas \sram_inst|ram[2][59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][59] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N2
cycloneive_lcell_comb \sram_inst|ram[10][59]~feeder (
// Equation(s):
// \sram_inst|ram[10][59]~feeder_combout  = \sram_inst|ram~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][59]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N3
dffeas \sram_inst|ram[10][59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][59]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][59] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N14
cycloneive_lcell_comb \sram_inst|Mux4~0 (
// Equation(s):
// \sram_inst|Mux4~0_combout  = (memory_address[2] & (memory_address[3])) # (!memory_address[2] & ((memory_address[3] & ((\sram_inst|ram[10][59]~q ))) # (!memory_address[3] & (\sram_inst|ram[2][59]~q ))))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[2][59]~q ),
	.datad(\sram_inst|ram[10][59]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux4~0 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N0
cycloneive_lcell_comb \sram_inst|ram[14][59]~feeder (
// Equation(s):
// \sram_inst|ram[14][59]~feeder_combout  = \sram_inst|ram~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[14][59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][59]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[14][59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N1
dffeas \sram_inst|ram[14][59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][59]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][59] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][59] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N21
dffeas \sram_inst|ram[6][59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][59] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N20
cycloneive_lcell_comb \sram_inst|Mux4~1 (
// Equation(s):
// \sram_inst|Mux4~1_combout  = (\sram_inst|Mux4~0_combout  & ((\sram_inst|ram[14][59]~q ) # ((!memory_address[2])))) # (!\sram_inst|Mux4~0_combout  & (((\sram_inst|ram[6][59]~q  & memory_address[2]))))

	.dataa(\sram_inst|Mux4~0_combout ),
	.datab(\sram_inst|ram[14][59]~q ),
	.datac(\sram_inst|ram[6][59]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux4~1 .lut_mask = 16'hD8AA;
defparam \sram_inst|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
cycloneive_lcell_comb \sram_inst|ram[4][59]~feeder (
// Equation(s):
// \sram_inst|ram[4][59]~feeder_combout  = \sram_inst|ram~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[4][59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][59]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[4][59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N19
dffeas \sram_inst|ram[4][59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][59]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][59] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][59] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N9
dffeas \sram_inst|ram[12][59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][59] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N6
cycloneive_lcell_comb \sram_inst|ram[8][59]~feeder (
// Equation(s):
// \sram_inst|ram[8][59]~feeder_combout  = \sram_inst|ram~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[8][59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][59]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[8][59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y18_N7
dffeas \sram_inst|ram[8][59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][59]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][59] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][59] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y18_N21
dffeas \sram_inst|ram[0][59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][59] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N20
cycloneive_lcell_comb \sram_inst|Mux4~4 (
// Equation(s):
// \sram_inst|Mux4~4_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[8][59]~q )) # (!memory_address[3] & ((\sram_inst|ram[0][59]~q )))))

	.dataa(\sram_inst|ram[8][59]~q ),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[0][59]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux4~4 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N8
cycloneive_lcell_comb \sram_inst|Mux4~5 (
// Equation(s):
// \sram_inst|Mux4~5_combout  = (memory_address[2] & ((\sram_inst|Mux4~4_combout  & ((\sram_inst|ram[12][59]~q ))) # (!\sram_inst|Mux4~4_combout  & (\sram_inst|ram[4][59]~q )))) # (!memory_address[2] & (((\sram_inst|Mux4~4_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[4][59]~q ),
	.datac(\sram_inst|ram[12][59]~q ),
	.datad(\sram_inst|Mux4~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux4~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneive_lcell_comb \sram_inst|ram[9][59]~feeder (
// Equation(s):
// \sram_inst|ram[9][59]~feeder_combout  = \sram_inst|ram~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][59]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N31
dffeas \sram_inst|ram[9][59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][59]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][59] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][59] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N13
dffeas \sram_inst|ram[13][59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][59] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N28
cycloneive_lcell_comb \sram_inst|ram[5][59]~feeder (
// Equation(s):
// \sram_inst|ram[5][59]~feeder_combout  = \sram_inst|ram~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[5][59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][59]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[5][59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N29
dffeas \sram_inst|ram[5][59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][59]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][59] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][59] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N7
dffeas \sram_inst|ram[1][59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][59] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N6
cycloneive_lcell_comb \sram_inst|Mux4~2 (
// Equation(s):
// \sram_inst|Mux4~2_combout  = (memory_address[2] & ((\sram_inst|ram[5][59]~q ) # ((memory_address[3])))) # (!memory_address[2] & (((\sram_inst|ram[1][59]~q  & !memory_address[3]))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[5][59]~q ),
	.datac(\sram_inst|ram[1][59]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux4~2 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N12
cycloneive_lcell_comb \sram_inst|Mux4~3 (
// Equation(s):
// \sram_inst|Mux4~3_combout  = (memory_address[3] & ((\sram_inst|Mux4~2_combout  & ((\sram_inst|ram[13][59]~q ))) # (!\sram_inst|Mux4~2_combout  & (\sram_inst|ram[9][59]~q )))) # (!memory_address[3] & (((\sram_inst|Mux4~2_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[9][59]~q ),
	.datac(\sram_inst|ram[13][59]~q ),
	.datad(\sram_inst|Mux4~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux4~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cycloneive_lcell_comb \sram_inst|Mux4~6 (
// Equation(s):
// \sram_inst|Mux4~6_combout  = (memory_address[1] & (memory_address[0])) # (!memory_address[1] & ((memory_address[0] & ((\sram_inst|Mux4~3_combout ))) # (!memory_address[0] & (\sram_inst|Mux4~5_combout ))))

	.dataa(memory_address[1]),
	.datab(memory_address[0]),
	.datac(\sram_inst|Mux4~5_combout ),
	.datad(\sram_inst|Mux4~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux4~6 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneive_lcell_comb \sram_inst|Mux4~9 (
// Equation(s):
// \sram_inst|Mux4~9_combout  = (memory_address[1] & ((\sram_inst|Mux4~6_combout  & (\sram_inst|Mux4~8_combout )) # (!\sram_inst|Mux4~6_combout  & ((\sram_inst|Mux4~1_combout ))))) # (!memory_address[1] & (((\sram_inst|Mux4~6_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|Mux4~8_combout ),
	.datac(\sram_inst|Mux4~1_combout ),
	.datad(\sram_inst|Mux4~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux4~9 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N11
dffeas \sram_inst|memory_read[59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux4~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [59]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[59] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N11
dffeas \xtea_input[59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[59]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[59] .is_wysiwyg = "true";
defparam \xtea_input[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
cycloneive_lcell_comb \xteablock_inst|Add5~2 (
// Equation(s):
// \xteablock_inst|Add5~2_combout  = (\xtea_mode~q  & ((\xteablock_inst|sum [1] & (\xteablock_inst|Add5~1  & VCC)) # (!\xteablock_inst|sum [1] & (!\xteablock_inst|Add5~1 )))) # (!\xtea_mode~q  & ((\xteablock_inst|sum [1] & (!\xteablock_inst|Add5~1 )) # 
// (!\xteablock_inst|sum [1] & ((\xteablock_inst|Add5~1 ) # (GND)))))
// \xteablock_inst|Add5~3  = CARRY((\xtea_mode~q  & (!\xteablock_inst|sum [1] & !\xteablock_inst|Add5~1 )) # (!\xtea_mode~q  & ((!\xteablock_inst|Add5~1 ) # (!\xteablock_inst|sum [1]))))

	.dataa(\xtea_mode~q ),
	.datab(\xteablock_inst|sum [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~1 ),
	.combout(\xteablock_inst|Add5~2_combout ),
	.cout(\xteablock_inst|Add5~3 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~2 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneive_lcell_comb \xteablock_inst|Add5~29 (
// Equation(s):
// \xteablock_inst|Add5~29_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & \xteablock_inst|Add5~2_combout )

	.dataa(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\xteablock_inst|Add5~2_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~29_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~29 .lut_mask = 16'hAA00;
defparam \xteablock_inst|Add5~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N24
cycloneive_lcell_comb \xteablock_inst|sum[1] (
// Equation(s):
// \xteablock_inst|sum [1] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|Add5~29_combout )) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|sum [1])))

	.dataa(\xteablock_inst|Add5~29_combout ),
	.datab(\xteablock_inst|sum [1]),
	.datac(gnd),
	.datad(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|sum [1]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[1] .lut_mask = 16'hAACC;
defparam \xteablock_inst|sum[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
cycloneive_lcell_comb \xteablock_inst|Add5~4 (
// Equation(s):
// \xteablock_inst|Add5~4_combout  = ((\xtea_mode~q  $ (\xteablock_inst|sum [2] $ (!\xteablock_inst|Add5~3 )))) # (GND)
// \xteablock_inst|Add5~5  = CARRY((\xtea_mode~q  & ((\xteablock_inst|sum [2]) # (!\xteablock_inst|Add5~3 ))) # (!\xtea_mode~q  & (\xteablock_inst|sum [2] & !\xteablock_inst|Add5~3 )))

	.dataa(\xtea_mode~q ),
	.datab(\xteablock_inst|sum [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~3 ),
	.combout(\xteablock_inst|Add5~4_combout ),
	.cout(\xteablock_inst|Add5~5 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~4 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N20
cycloneive_lcell_comb \xteablock_inst|Add5~30 (
// Equation(s):
// \xteablock_inst|Add5~30_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & \xteablock_inst|Add5~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datad(\xteablock_inst|Add5~4_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~30_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~30 .lut_mask = 16'hF000;
defparam \xteablock_inst|Add5~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
cycloneive_lcell_comb \xteablock_inst|sum[2] (
// Equation(s):
// \xteablock_inst|sum [2] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|Add5~30_combout )) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|sum [2])))

	.dataa(\xteablock_inst|Add5~30_combout ),
	.datab(gnd),
	.datac(\xteablock_inst|sum [2]),
	.datad(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|sum [2]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[2] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|sum[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
cycloneive_lcell_comb \xteablock_inst|Add5~6 (
// Equation(s):
// \xteablock_inst|Add5~6_combout  = (\xtea_mode~q  & ((\xteablock_inst|sum [3] & (!\xteablock_inst|Add5~5 )) # (!\xteablock_inst|sum [3] & ((\xteablock_inst|Add5~5 ) # (GND))))) # (!\xtea_mode~q  & ((\xteablock_inst|sum [3] & (\xteablock_inst|Add5~5  & 
// VCC)) # (!\xteablock_inst|sum [3] & (!\xteablock_inst|Add5~5 ))))
// \xteablock_inst|Add5~7  = CARRY((\xtea_mode~q  & ((!\xteablock_inst|Add5~5 ) # (!\xteablock_inst|sum [3]))) # (!\xtea_mode~q  & (!\xteablock_inst|sum [3] & !\xteablock_inst|Add5~5 )))

	.dataa(\xtea_mode~q ),
	.datab(\xteablock_inst|sum [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~5 ),
	.combout(\xteablock_inst|Add5~6_combout ),
	.cout(\xteablock_inst|Add5~7 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~6 .lut_mask = 16'h692B;
defparam \xteablock_inst|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
cycloneive_lcell_comb \xteablock_inst|Add5~31 (
// Equation(s):
// \xteablock_inst|Add5~31_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & \xteablock_inst|Add5~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datad(\xteablock_inst|Add5~6_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~31_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~31 .lut_mask = 16'hF000;
defparam \xteablock_inst|Add5~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N22
cycloneive_lcell_comb \xteablock_inst|sum[3] (
// Equation(s):
// \xteablock_inst|sum [3] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|Add5~31_combout )) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|sum [3])))

	.dataa(gnd),
	.datab(\xteablock_inst|Add5~31_combout ),
	.datac(\xteablock_inst|sum [3]),
	.datad(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|sum [3]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[3] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|sum[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneive_lcell_comb \xteablock_inst|Add5~8 (
// Equation(s):
// \xteablock_inst|Add5~8_combout  = ((\xtea_mode~q  $ (\xteablock_inst|sum [4] $ (\xteablock_inst|Add5~7 )))) # (GND)
// \xteablock_inst|Add5~9  = CARRY((\xtea_mode~q  & (\xteablock_inst|sum [4] & !\xteablock_inst|Add5~7 )) # (!\xtea_mode~q  & ((\xteablock_inst|sum [4]) # (!\xteablock_inst|Add5~7 ))))

	.dataa(\xtea_mode~q ),
	.datab(\xteablock_inst|sum [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~7 ),
	.combout(\xteablock_inst|Add5~8_combout ),
	.cout(\xteablock_inst|Add5~9 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~8 .lut_mask = 16'h964D;
defparam \xteablock_inst|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
cycloneive_lcell_comb \xteablock_inst|Add5~32 (
// Equation(s):
// \xteablock_inst|Add5~32_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & \xteablock_inst|Add5~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datad(\xteablock_inst|Add5~8_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~32_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~32 .lut_mask = 16'hF000;
defparam \xteablock_inst|Add5~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
cycloneive_lcell_comb \xteablock_inst|sum[4] (
// Equation(s):
// \xteablock_inst|sum [4] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|Add5~32_combout ))) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|sum [4]))

	.dataa(gnd),
	.datab(\xteablock_inst|sum [4]),
	.datac(\xteablock_inst|Add5~32_combout ),
	.datad(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|sum [4]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[4] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|sum[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cycloneive_lcell_comb \xteablock_inst|Add5~10 (
// Equation(s):
// \xteablock_inst|Add5~10_combout  = (\xtea_mode~q  & ((\xteablock_inst|sum [5] & (!\xteablock_inst|Add5~9 )) # (!\xteablock_inst|sum [5] & ((\xteablock_inst|Add5~9 ) # (GND))))) # (!\xtea_mode~q  & ((\xteablock_inst|sum [5] & (\xteablock_inst|Add5~9  & 
// VCC)) # (!\xteablock_inst|sum [5] & (!\xteablock_inst|Add5~9 ))))
// \xteablock_inst|Add5~11  = CARRY((\xtea_mode~q  & ((!\xteablock_inst|Add5~9 ) # (!\xteablock_inst|sum [5]))) # (!\xtea_mode~q  & (!\xteablock_inst|sum [5] & !\xteablock_inst|Add5~9 )))

	.dataa(\xtea_mode~q ),
	.datab(\xteablock_inst|sum [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~9 ),
	.combout(\xteablock_inst|Add5~10_combout ),
	.cout(\xteablock_inst|Add5~11 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~10 .lut_mask = 16'h692B;
defparam \xteablock_inst|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cycloneive_lcell_comb \xteablock_inst|Add5~33 (
// Equation(s):
// \xteablock_inst|Add5~33_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & ((\xteablock_inst|Add5~10_combout ))) # (!\xteablock_inst|xtea_cstate.change_sum~q  & (\xtea_mode~q ))

	.dataa(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datab(gnd),
	.datac(\xtea_mode~q ),
	.datad(\xteablock_inst|Add5~10_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~33_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~33 .lut_mask = 16'hFA50;
defparam \xteablock_inst|Add5~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N30
cycloneive_lcell_comb \xteablock_inst|sum[5] (
// Equation(s):
// \xteablock_inst|sum [5] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|Add5~33_combout )) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|sum [5])))

	.dataa(\xteablock_inst|Add5~33_combout ),
	.datab(gnd),
	.datac(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.datad(\xteablock_inst|sum [5]),
	.cin(gnd),
	.combout(\xteablock_inst|sum [5]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[5] .lut_mask = 16'hAFA0;
defparam \xteablock_inst|sum[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneive_lcell_comb \xteablock_inst|Add5~12 (
// Equation(s):
// \xteablock_inst|Add5~12_combout  = ((\xtea_mode~q  $ (\xteablock_inst|sum [6] $ (!\xteablock_inst|Add5~11 )))) # (GND)
// \xteablock_inst|Add5~13  = CARRY((\xtea_mode~q  & ((\xteablock_inst|sum [6]) # (!\xteablock_inst|Add5~11 ))) # (!\xtea_mode~q  & (\xteablock_inst|sum [6] & !\xteablock_inst|Add5~11 )))

	.dataa(\xtea_mode~q ),
	.datab(\xteablock_inst|sum [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~11 ),
	.combout(\xteablock_inst|Add5~12_combout ),
	.cout(\xteablock_inst|Add5~13 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~12 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
cycloneive_lcell_comb \xteablock_inst|Add5~34 (
// Equation(s):
// \xteablock_inst|Add5~34_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & \xteablock_inst|Add5~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datad(\xteablock_inst|Add5~12_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~34_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~34 .lut_mask = 16'hF000;
defparam \xteablock_inst|Add5~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N14
cycloneive_lcell_comb \xteablock_inst|sum[6] (
// Equation(s):
// \xteablock_inst|sum [6] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|Add5~34_combout ))) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|sum [6]))

	.dataa(gnd),
	.datab(\xteablock_inst|sum [6]),
	.datac(\xteablock_inst|Add5~34_combout ),
	.datad(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|sum [6]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[6] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|sum[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cycloneive_lcell_comb \xteablock_inst|Add5~14 (
// Equation(s):
// \xteablock_inst|Add5~14_combout  = (\xtea_mode~q  & ((\xteablock_inst|sum [7] & (!\xteablock_inst|Add5~13 )) # (!\xteablock_inst|sum [7] & ((\xteablock_inst|Add5~13 ) # (GND))))) # (!\xtea_mode~q  & ((\xteablock_inst|sum [7] & (\xteablock_inst|Add5~13  & 
// VCC)) # (!\xteablock_inst|sum [7] & (!\xteablock_inst|Add5~13 ))))
// \xteablock_inst|Add5~15  = CARRY((\xtea_mode~q  & ((!\xteablock_inst|Add5~13 ) # (!\xteablock_inst|sum [7]))) # (!\xtea_mode~q  & (!\xteablock_inst|sum [7] & !\xteablock_inst|Add5~13 )))

	.dataa(\xtea_mode~q ),
	.datab(\xteablock_inst|sum [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~13 ),
	.combout(\xteablock_inst|Add5~14_combout ),
	.cout(\xteablock_inst|Add5~15 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~14 .lut_mask = 16'h692B;
defparam \xteablock_inst|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
cycloneive_lcell_comb \xteablock_inst|Add5~35 (
// Equation(s):
// \xteablock_inst|Add5~35_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & \xteablock_inst|Add5~14_combout )

	.dataa(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datab(gnd),
	.datac(\xteablock_inst|Add5~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~35_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~35 .lut_mask = 16'hA0A0;
defparam \xteablock_inst|Add5~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
cycloneive_lcell_comb \xteablock_inst|sum[7] (
// Equation(s):
// \xteablock_inst|sum [7] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|Add5~35_combout ))) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|sum [7]))

	.dataa(gnd),
	.datab(\xteablock_inst|sum [7]),
	.datac(\xteablock_inst|Add5~35_combout ),
	.datad(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|sum [7]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[7] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|sum[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneive_lcell_comb \xteablock_inst|Add5~16 (
// Equation(s):
// \xteablock_inst|Add5~16_combout  = ((\xteablock_inst|sum [8] $ (\xtea_mode~q  $ (\xteablock_inst|Add5~15 )))) # (GND)
// \xteablock_inst|Add5~17  = CARRY((\xteablock_inst|sum [8] & ((!\xteablock_inst|Add5~15 ) # (!\xtea_mode~q ))) # (!\xteablock_inst|sum [8] & (!\xtea_mode~q  & !\xteablock_inst|Add5~15 )))

	.dataa(\xteablock_inst|sum [8]),
	.datab(\xtea_mode~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~15 ),
	.combout(\xteablock_inst|Add5~16_combout ),
	.cout(\xteablock_inst|Add5~17 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~16 .lut_mask = 16'h962B;
defparam \xteablock_inst|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneive_lcell_comb \xteablock_inst|Add5~36 (
// Equation(s):
// \xteablock_inst|Add5~36_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & (\xteablock_inst|Add5~16_combout )) # (!\xteablock_inst|xtea_cstate.change_sum~q  & ((\xtea_mode~q )))

	.dataa(\xteablock_inst|Add5~16_combout ),
	.datab(gnd),
	.datac(\xtea_mode~q ),
	.datad(\xteablock_inst|xtea_cstate.change_sum~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~36_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~36 .lut_mask = 16'hAAF0;
defparam \xteablock_inst|Add5~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneive_lcell_comb \xteablock_inst|sum[8] (
// Equation(s):
// \xteablock_inst|sum [8] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|Add5~36_combout )) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|sum [8])))

	.dataa(\xteablock_inst|Add5~36_combout ),
	.datab(gnd),
	.datac(\xteablock_inst|sum [8]),
	.datad(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|sum [8]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[8] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|sum[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cycloneive_lcell_comb \xteablock_inst|Add5~18 (
// Equation(s):
// \xteablock_inst|Add5~18_combout  = (\xtea_mode~q  & ((\xteablock_inst|sum [9] & (\xteablock_inst|Add5~17  & VCC)) # (!\xteablock_inst|sum [9] & (!\xteablock_inst|Add5~17 )))) # (!\xtea_mode~q  & ((\xteablock_inst|sum [9] & (!\xteablock_inst|Add5~17 )) # 
// (!\xteablock_inst|sum [9] & ((\xteablock_inst|Add5~17 ) # (GND)))))
// \xteablock_inst|Add5~19  = CARRY((\xtea_mode~q  & (!\xteablock_inst|sum [9] & !\xteablock_inst|Add5~17 )) # (!\xtea_mode~q  & ((!\xteablock_inst|Add5~17 ) # (!\xteablock_inst|sum [9]))))

	.dataa(\xtea_mode~q ),
	.datab(\xteablock_inst|sum [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~17 ),
	.combout(\xteablock_inst|Add5~18_combout ),
	.cout(\xteablock_inst|Add5~19 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~18 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb \xteablock_inst|Add5~37 (
// Equation(s):
// \xteablock_inst|Add5~37_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & ((\xteablock_inst|Add5~18_combout ))) # (!\xteablock_inst|xtea_cstate.change_sum~q  & (\xtea_mode~q ))

	.dataa(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datab(gnd),
	.datac(\xtea_mode~q ),
	.datad(\xteablock_inst|Add5~18_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~37_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~37 .lut_mask = 16'hFA50;
defparam \xteablock_inst|Add5~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneive_lcell_comb \xteablock_inst|sum[9] (
// Equation(s):
// \xteablock_inst|sum [9] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|Add5~37_combout )) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|sum [9])))

	.dataa(\xteablock_inst|Add5~37_combout ),
	.datab(\xteablock_inst|sum [9]),
	.datac(gnd),
	.datad(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|sum [9]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[9] .lut_mask = 16'hAACC;
defparam \xteablock_inst|sum[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneive_lcell_comb \xteablock_inst|Add5~20 (
// Equation(s):
// \xteablock_inst|Add5~20_combout  = ((\xteablock_inst|sum [10] $ (\xtea_mode~q  $ (!\xteablock_inst|Add5~19 )))) # (GND)
// \xteablock_inst|Add5~21  = CARRY((\xteablock_inst|sum [10] & ((\xtea_mode~q ) # (!\xteablock_inst|Add5~19 ))) # (!\xteablock_inst|sum [10] & (\xtea_mode~q  & !\xteablock_inst|Add5~19 )))

	.dataa(\xteablock_inst|sum [10]),
	.datab(\xtea_mode~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~19 ),
	.combout(\xteablock_inst|Add5~20_combout ),
	.cout(\xteablock_inst|Add5~21 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~20 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
cycloneive_lcell_comb \xteablock_inst|Add5~38 (
// Equation(s):
// \xteablock_inst|Add5~38_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & ((\xteablock_inst|Add5~20_combout ))) # (!\xteablock_inst|xtea_cstate.change_sum~q  & (\xtea_mode~q ))

	.dataa(gnd),
	.datab(\xtea_mode~q ),
	.datac(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datad(\xteablock_inst|Add5~20_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~38_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~38 .lut_mask = 16'hFC0C;
defparam \xteablock_inst|Add5~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
cycloneive_lcell_comb \xteablock_inst|sum[10] (
// Equation(s):
// \xteablock_inst|sum [10] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|Add5~38_combout ))) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|sum [10]))

	.dataa(\xteablock_inst|sum [10]),
	.datab(gnd),
	.datac(\xteablock_inst|Add5~38_combout ),
	.datad(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|sum [10]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[10] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|sum[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cycloneive_lcell_comb \xteablock_inst|Add5~22 (
// Equation(s):
// \xteablock_inst|Add5~22_combout  = (\xteablock_inst|sum [11] & ((\xtea_mode~q  & (!\xteablock_inst|Add5~21 )) # (!\xtea_mode~q  & (\xteablock_inst|Add5~21  & VCC)))) # (!\xteablock_inst|sum [11] & ((\xtea_mode~q  & ((\xteablock_inst|Add5~21 ) # (GND))) # 
// (!\xtea_mode~q  & (!\xteablock_inst|Add5~21 ))))
// \xteablock_inst|Add5~23  = CARRY((\xteablock_inst|sum [11] & (\xtea_mode~q  & !\xteablock_inst|Add5~21 )) # (!\xteablock_inst|sum [11] & ((\xtea_mode~q ) # (!\xteablock_inst|Add5~21 ))))

	.dataa(\xteablock_inst|sum [11]),
	.datab(\xtea_mode~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~21 ),
	.combout(\xteablock_inst|Add5~22_combout ),
	.cout(\xteablock_inst|Add5~23 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~22 .lut_mask = 16'h694D;
defparam \xteablock_inst|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneive_lcell_comb \xteablock_inst|Add5~24 (
// Equation(s):
// \xteablock_inst|Add5~24_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & \xteablock_inst|Add5~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datad(\xteablock_inst|Add5~22_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~24_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~24 .lut_mask = 16'hF000;
defparam \xteablock_inst|Add5~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N4
cycloneive_lcell_comb \xteablock_inst|sum[11] (
// Equation(s):
// \xteablock_inst|sum [11] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|Add5~24_combout )) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|sum [11])))

	.dataa(gnd),
	.datab(\xteablock_inst|Add5~24_combout ),
	.datac(\xteablock_inst|sum [11]),
	.datad(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|sum [11]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[11] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|sum[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb \xteablock_inst|Add5~25 (
// Equation(s):
// \xteablock_inst|Add5~25_combout  = ((\xteablock_inst|sum [12] $ (\xtea_mode~q  $ (\xteablock_inst|Add5~23 )))) # (GND)
// \xteablock_inst|Add5~26  = CARRY((\xteablock_inst|sum [12] & ((!\xteablock_inst|Add5~23 ) # (!\xtea_mode~q ))) # (!\xteablock_inst|sum [12] & (!\xtea_mode~q  & !\xteablock_inst|Add5~23 )))

	.dataa(\xteablock_inst|sum [12]),
	.datab(\xtea_mode~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~23 ),
	.combout(\xteablock_inst|Add5~25_combout ),
	.cout(\xteablock_inst|Add5~26 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~25 .lut_mask = 16'h962B;
defparam \xteablock_inst|Add5~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N20
cycloneive_lcell_comb \xteablock_inst|Add5~27 (
// Equation(s):
// \xteablock_inst|Add5~27_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & ((\xteablock_inst|Add5~25_combout ))) # (!\xteablock_inst|xtea_cstate.change_sum~q  & (\xtea_mode~q ))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(\xteablock_inst|Add5~25_combout ),
	.datad(\xteablock_inst|xtea_cstate.change_sum~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~27_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~27 .lut_mask = 16'hF0AA;
defparam \xteablock_inst|Add5~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N10
cycloneive_lcell_comb \xteablock_inst|sum[12] (
// Equation(s):
// \xteablock_inst|sum [12] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|Add5~27_combout ))) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|sum [12]))

	.dataa(\xteablock_inst|sum [12]),
	.datab(gnd),
	.datac(\xteablock_inst|Add5~27_combout ),
	.datad(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|sum [12]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[12] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|sum[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb \xteablock_inst|Add5~39 (
// Equation(s):
// \xteablock_inst|Add5~39_combout  = (\xteablock_inst|sum [13] & ((\xtea_mode~q  & (!\xteablock_inst|Add5~26 )) # (!\xtea_mode~q  & (\xteablock_inst|Add5~26  & VCC)))) # (!\xteablock_inst|sum [13] & ((\xtea_mode~q  & ((\xteablock_inst|Add5~26 ) # (GND))) # 
// (!\xtea_mode~q  & (!\xteablock_inst|Add5~26 ))))
// \xteablock_inst|Add5~40  = CARRY((\xteablock_inst|sum [13] & (\xtea_mode~q  & !\xteablock_inst|Add5~26 )) # (!\xteablock_inst|sum [13] & ((\xtea_mode~q ) # (!\xteablock_inst|Add5~26 ))))

	.dataa(\xteablock_inst|sum [13]),
	.datab(\xtea_mode~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~26 ),
	.combout(\xteablock_inst|Add5~39_combout ),
	.cout(\xteablock_inst|Add5~40 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~39 .lut_mask = 16'h694D;
defparam \xteablock_inst|Add5~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N22
cycloneive_lcell_comb \xteablock_inst|Add5~41 (
// Equation(s):
// \xteablock_inst|Add5~41_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & ((\xteablock_inst|Add5~39_combout ))) # (!\xteablock_inst|xtea_cstate.change_sum~q  & (\xtea_mode~q ))

	.dataa(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datab(\xtea_mode~q ),
	.datac(\xteablock_inst|Add5~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~41_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~41 .lut_mask = 16'hE4E4;
defparam \xteablock_inst|Add5~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N0
cycloneive_lcell_comb \xteablock_inst|sum[13] (
// Equation(s):
// \xteablock_inst|sum [13] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|Add5~41_combout ))) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|sum [13]))

	.dataa(gnd),
	.datab(\xteablock_inst|sum [13]),
	.datac(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.datad(\xteablock_inst|Add5~41_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|sum [13]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[13] .lut_mask = 16'hFC0C;
defparam \xteablock_inst|sum[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneive_lcell_comb \xteablock_inst|Add5~42 (
// Equation(s):
// \xteablock_inst|Add5~42_combout  = ((\xteablock_inst|sum [14] $ (\xtea_mode~q  $ (\xteablock_inst|Add5~40 )))) # (GND)
// \xteablock_inst|Add5~43  = CARRY((\xteablock_inst|sum [14] & ((!\xteablock_inst|Add5~40 ) # (!\xtea_mode~q ))) # (!\xteablock_inst|sum [14] & (!\xtea_mode~q  & !\xteablock_inst|Add5~40 )))

	.dataa(\xteablock_inst|sum [14]),
	.datab(\xtea_mode~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~40 ),
	.combout(\xteablock_inst|Add5~42_combout ),
	.cout(\xteablock_inst|Add5~43 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~42 .lut_mask = 16'h962B;
defparam \xteablock_inst|Add5~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
cycloneive_lcell_comb \xteablock_inst|Add5~44 (
// Equation(s):
// \xteablock_inst|Add5~44_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & \xteablock_inst|Add5~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datad(\xteablock_inst|Add5~42_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~44_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~44 .lut_mask = 16'hF000;
defparam \xteablock_inst|Add5~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
cycloneive_lcell_comb \xteablock_inst|sum[14] (
// Equation(s):
// \xteablock_inst|sum [14] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|Add5~44_combout )) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|sum [14])))

	.dataa(gnd),
	.datab(\xteablock_inst|Add5~44_combout ),
	.datac(\xteablock_inst|sum [14]),
	.datad(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|sum [14]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[14] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|sum[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
cycloneive_lcell_comb \xteablock_inst|Add5~45 (
// Equation(s):
// \xteablock_inst|Add5~45_combout  = (\xteablock_inst|sum [15] & ((\xtea_mode~q  & (\xteablock_inst|Add5~43  & VCC)) # (!\xtea_mode~q  & (!\xteablock_inst|Add5~43 )))) # (!\xteablock_inst|sum [15] & ((\xtea_mode~q  & (!\xteablock_inst|Add5~43 )) # 
// (!\xtea_mode~q  & ((\xteablock_inst|Add5~43 ) # (GND)))))
// \xteablock_inst|Add5~46  = CARRY((\xteablock_inst|sum [15] & (!\xtea_mode~q  & !\xteablock_inst|Add5~43 )) # (!\xteablock_inst|sum [15] & ((!\xteablock_inst|Add5~43 ) # (!\xtea_mode~q ))))

	.dataa(\xteablock_inst|sum [15]),
	.datab(\xtea_mode~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~43 ),
	.combout(\xteablock_inst|Add5~45_combout ),
	.cout(\xteablock_inst|Add5~46 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~45 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add5~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
cycloneive_lcell_comb \xteablock_inst|Add5~47 (
// Equation(s):
// \xteablock_inst|Add5~47_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & \xteablock_inst|Add5~45_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datad(\xteablock_inst|Add5~45_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~47_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~47 .lut_mask = 16'hF000;
defparam \xteablock_inst|Add5~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N30
cycloneive_lcell_comb \xteablock_inst|sum[15] (
// Equation(s):
// \xteablock_inst|sum [15] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|Add5~47_combout )) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|sum [15])))

	.dataa(\xteablock_inst|Add5~47_combout ),
	.datab(gnd),
	.datac(\xteablock_inst|sum [15]),
	.datad(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|sum [15]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[15] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|sum[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N0
cycloneive_lcell_comb \xteablock_inst|Add5~48 (
// Equation(s):
// \xteablock_inst|Add5~48_combout  = ((\xtea_mode~q  $ (\xteablock_inst|sum [16] $ (\xteablock_inst|Add5~46 )))) # (GND)
// \xteablock_inst|Add5~49  = CARRY((\xtea_mode~q  & (\xteablock_inst|sum [16] & !\xteablock_inst|Add5~46 )) # (!\xtea_mode~q  & ((\xteablock_inst|sum [16]) # (!\xteablock_inst|Add5~46 ))))

	.dataa(\xtea_mode~q ),
	.datab(\xteablock_inst|sum [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~46 ),
	.combout(\xteablock_inst|Add5~48_combout ),
	.cout(\xteablock_inst|Add5~49 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~48 .lut_mask = 16'h964D;
defparam \xteablock_inst|Add5~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
cycloneive_lcell_comb \xteablock_inst|Add5~50 (
// Equation(s):
// \xteablock_inst|Add5~50_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & ((\xteablock_inst|Add5~48_combout ))) # (!\xteablock_inst|xtea_cstate.change_sum~q  & (\xtea_mode~q ))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datad(\xteablock_inst|Add5~48_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~50_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~50 .lut_mask = 16'hFA0A;
defparam \xteablock_inst|Add5~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N2
cycloneive_lcell_comb \xteablock_inst|sum[16] (
// Equation(s):
// \xteablock_inst|sum [16] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|Add5~50_combout ))) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|sum [16]))

	.dataa(gnd),
	.datab(\xteablock_inst|sum [16]),
	.datac(\xteablock_inst|Add5~50_combout ),
	.datad(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|sum [16]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[16] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|sum[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
cycloneive_lcell_comb \xteablock_inst|Add5~51 (
// Equation(s):
// \xteablock_inst|Add5~51_combout  = (\xteablock_inst|sum [17] & ((\xtea_mode~q  & (!\xteablock_inst|Add5~49 )) # (!\xtea_mode~q  & (\xteablock_inst|Add5~49  & VCC)))) # (!\xteablock_inst|sum [17] & ((\xtea_mode~q  & ((\xteablock_inst|Add5~49 ) # (GND))) # 
// (!\xtea_mode~q  & (!\xteablock_inst|Add5~49 ))))
// \xteablock_inst|Add5~52  = CARRY((\xteablock_inst|sum [17] & (\xtea_mode~q  & !\xteablock_inst|Add5~49 )) # (!\xteablock_inst|sum [17] & ((\xtea_mode~q ) # (!\xteablock_inst|Add5~49 ))))

	.dataa(\xteablock_inst|sum [17]),
	.datab(\xtea_mode~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~49 ),
	.combout(\xteablock_inst|Add5~51_combout ),
	.cout(\xteablock_inst|Add5~52 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~51 .lut_mask = 16'h694D;
defparam \xteablock_inst|Add5~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
cycloneive_lcell_comb \xteablock_inst|Add5~53 (
// Equation(s):
// \xteablock_inst|Add5~53_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & ((\xteablock_inst|Add5~51_combout ))) # (!\xteablock_inst|xtea_cstate.change_sum~q  & (\xtea_mode~q ))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datad(\xteablock_inst|Add5~51_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~53_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~53 .lut_mask = 16'hFA0A;
defparam \xteablock_inst|Add5~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N12
cycloneive_lcell_comb \xteablock_inst|sum[17] (
// Equation(s):
// \xteablock_inst|sum [17] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|Add5~53_combout ))) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|sum [17]))

	.dataa(\xteablock_inst|sum [17]),
	.datab(gnd),
	.datac(\xteablock_inst|Add5~53_combout ),
	.datad(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|sum [17]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[17] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|sum[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cycloneive_lcell_comb \xteablock_inst|Add5~54 (
// Equation(s):
// \xteablock_inst|Add5~54_combout  = ((\xtea_mode~q  $ (\xteablock_inst|sum [18] $ (\xteablock_inst|Add5~52 )))) # (GND)
// \xteablock_inst|Add5~55  = CARRY((\xtea_mode~q  & (\xteablock_inst|sum [18] & !\xteablock_inst|Add5~52 )) # (!\xtea_mode~q  & ((\xteablock_inst|sum [18]) # (!\xteablock_inst|Add5~52 ))))

	.dataa(\xtea_mode~q ),
	.datab(\xteablock_inst|sum [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~52 ),
	.combout(\xteablock_inst|Add5~54_combout ),
	.cout(\xteablock_inst|Add5~55 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~54 .lut_mask = 16'h964D;
defparam \xteablock_inst|Add5~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N26
cycloneive_lcell_comb \xteablock_inst|Add5~56 (
// Equation(s):
// \xteablock_inst|Add5~56_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & ((\xteablock_inst|Add5~54_combout ))) # (!\xteablock_inst|xtea_cstate.change_sum~q  & (\xtea_mode~q ))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datad(\xteablock_inst|Add5~54_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~56_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~56 .lut_mask = 16'hFA0A;
defparam \xteablock_inst|Add5~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
cycloneive_lcell_comb \xteablock_inst|sum[18] (
// Equation(s):
// \xteablock_inst|sum [18] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|Add5~56_combout ))) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|sum [18]))

	.dataa(gnd),
	.datab(\xteablock_inst|sum [18]),
	.datac(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.datad(\xteablock_inst|Add5~56_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|sum [18]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[18] .lut_mask = 16'hFC0C;
defparam \xteablock_inst|sum[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
cycloneive_lcell_comb \xteablock_inst|Add5~57 (
// Equation(s):
// \xteablock_inst|Add5~57_combout  = (\xtea_mode~q  & ((\xteablock_inst|sum [19] & (\xteablock_inst|Add5~55  & VCC)) # (!\xteablock_inst|sum [19] & (!\xteablock_inst|Add5~55 )))) # (!\xtea_mode~q  & ((\xteablock_inst|sum [19] & (!\xteablock_inst|Add5~55 )) 
// # (!\xteablock_inst|sum [19] & ((\xteablock_inst|Add5~55 ) # (GND)))))
// \xteablock_inst|Add5~58  = CARRY((\xtea_mode~q  & (!\xteablock_inst|sum [19] & !\xteablock_inst|Add5~55 )) # (!\xtea_mode~q  & ((!\xteablock_inst|Add5~55 ) # (!\xteablock_inst|sum [19]))))

	.dataa(\xtea_mode~q ),
	.datab(\xteablock_inst|sum [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~55 ),
	.combout(\xteablock_inst|Add5~57_combout ),
	.cout(\xteablock_inst|Add5~58 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~57 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add5~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
cycloneive_lcell_comb \xteablock_inst|Add5~59 (
// Equation(s):
// \xteablock_inst|Add5~59_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & ((\xteablock_inst|Add5~57_combout ))) # (!\xteablock_inst|xtea_cstate.change_sum~q  & (\xtea_mode~q ))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datad(\xteablock_inst|Add5~57_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~59_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~59 .lut_mask = 16'hFA0A;
defparam \xteablock_inst|Add5~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
cycloneive_lcell_comb \xteablock_inst|sum[19] (
// Equation(s):
// \xteablock_inst|sum [19] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|Add5~59_combout ))) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|sum [19]))

	.dataa(gnd),
	.datab(\xteablock_inst|sum [19]),
	.datac(\xteablock_inst|Add5~59_combout ),
	.datad(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|sum [19]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[19] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|sum[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
cycloneive_lcell_comb \xteablock_inst|Add5~60 (
// Equation(s):
// \xteablock_inst|Add5~60_combout  = ((\xtea_mode~q  $ (\xteablock_inst|sum [20] $ (\xteablock_inst|Add5~58 )))) # (GND)
// \xteablock_inst|Add5~61  = CARRY((\xtea_mode~q  & (\xteablock_inst|sum [20] & !\xteablock_inst|Add5~58 )) # (!\xtea_mode~q  & ((\xteablock_inst|sum [20]) # (!\xteablock_inst|Add5~58 ))))

	.dataa(\xtea_mode~q ),
	.datab(\xteablock_inst|sum [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~58 ),
	.combout(\xteablock_inst|Add5~60_combout ),
	.cout(\xteablock_inst|Add5~61 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~60 .lut_mask = 16'h964D;
defparam \xteablock_inst|Add5~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
cycloneive_lcell_comb \xteablock_inst|Add5~62 (
// Equation(s):
// \xteablock_inst|Add5~62_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & \xteablock_inst|Add5~60_combout )

	.dataa(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\xteablock_inst|Add5~60_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~62_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~62 .lut_mask = 16'hAA00;
defparam \xteablock_inst|Add5~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N14
cycloneive_lcell_comb \xteablock_inst|sum[20] (
// Equation(s):
// \xteablock_inst|sum [20] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|Add5~62_combout )) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|sum [20])))

	.dataa(\xteablock_inst|Add5~62_combout ),
	.datab(\xteablock_inst|sum [20]),
	.datac(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|sum [20]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[20] .lut_mask = 16'hACAC;
defparam \xteablock_inst|sum[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
cycloneive_lcell_comb \xteablock_inst|Add5~63 (
// Equation(s):
// \xteablock_inst|Add5~63_combout  = (\xtea_mode~q  & ((\xteablock_inst|sum [21] & (!\xteablock_inst|Add5~61 )) # (!\xteablock_inst|sum [21] & ((\xteablock_inst|Add5~61 ) # (GND))))) # (!\xtea_mode~q  & ((\xteablock_inst|sum [21] & (\xteablock_inst|Add5~61  
// & VCC)) # (!\xteablock_inst|sum [21] & (!\xteablock_inst|Add5~61 ))))
// \xteablock_inst|Add5~64  = CARRY((\xtea_mode~q  & ((!\xteablock_inst|Add5~61 ) # (!\xteablock_inst|sum [21]))) # (!\xtea_mode~q  & (!\xteablock_inst|sum [21] & !\xteablock_inst|Add5~61 )))

	.dataa(\xtea_mode~q ),
	.datab(\xteablock_inst|sum [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~61 ),
	.combout(\xteablock_inst|Add5~63_combout ),
	.cout(\xteablock_inst|Add5~64 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~63 .lut_mask = 16'h692B;
defparam \xteablock_inst|Add5~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
cycloneive_lcell_comb \xteablock_inst|Add5~65 (
// Equation(s):
// \xteablock_inst|Add5~65_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & ((\xteablock_inst|Add5~63_combout ))) # (!\xteablock_inst|xtea_cstate.change_sum~q  & (\xtea_mode~q ))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datad(\xteablock_inst|Add5~63_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~65_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~65 .lut_mask = 16'hFA0A;
defparam \xteablock_inst|Add5~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
cycloneive_lcell_comb \xteablock_inst|sum[21] (
// Equation(s):
// \xteablock_inst|sum [21] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|Add5~65_combout ))) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|sum [21]))

	.dataa(gnd),
	.datab(\xteablock_inst|sum [21]),
	.datac(\xteablock_inst|Add5~65_combout ),
	.datad(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|sum [21]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[21] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|sum[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
cycloneive_lcell_comb \xteablock_inst|Add5~66 (
// Equation(s):
// \xteablock_inst|Add5~66_combout  = ((\xtea_mode~q  $ (\xteablock_inst|sum [22] $ (!\xteablock_inst|Add5~64 )))) # (GND)
// \xteablock_inst|Add5~67  = CARRY((\xtea_mode~q  & ((\xteablock_inst|sum [22]) # (!\xteablock_inst|Add5~64 ))) # (!\xtea_mode~q  & (\xteablock_inst|sum [22] & !\xteablock_inst|Add5~64 )))

	.dataa(\xtea_mode~q ),
	.datab(\xteablock_inst|sum [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~64 ),
	.combout(\xteablock_inst|Add5~66_combout ),
	.cout(\xteablock_inst|Add5~67 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~66 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add5~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N30
cycloneive_lcell_comb \xteablock_inst|Add5~68 (
// Equation(s):
// \xteablock_inst|Add5~68_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & ((\xteablock_inst|Add5~66_combout ))) # (!\xteablock_inst|xtea_cstate.change_sum~q  & (\xtea_mode~q ))

	.dataa(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datab(gnd),
	.datac(\xtea_mode~q ),
	.datad(\xteablock_inst|Add5~66_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~68_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~68 .lut_mask = 16'hFA50;
defparam \xteablock_inst|Add5~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N18
cycloneive_lcell_comb \xteablock_inst|sum[22] (
// Equation(s):
// \xteablock_inst|sum [22] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|Add5~68_combout ))) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|sum [22]))

	.dataa(gnd),
	.datab(\xteablock_inst|sum [22]),
	.datac(\xteablock_inst|Add5~68_combout ),
	.datad(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|sum [22]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[22] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|sum[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N14
cycloneive_lcell_comb \xteablock_inst|Add5~69 (
// Equation(s):
// \xteablock_inst|Add5~69_combout  = (\xtea_mode~q  & ((\xteablock_inst|sum [23] & (\xteablock_inst|Add5~67  & VCC)) # (!\xteablock_inst|sum [23] & (!\xteablock_inst|Add5~67 )))) # (!\xtea_mode~q  & ((\xteablock_inst|sum [23] & (!\xteablock_inst|Add5~67 )) 
// # (!\xteablock_inst|sum [23] & ((\xteablock_inst|Add5~67 ) # (GND)))))
// \xteablock_inst|Add5~70  = CARRY((\xtea_mode~q  & (!\xteablock_inst|sum [23] & !\xteablock_inst|Add5~67 )) # (!\xtea_mode~q  & ((!\xteablock_inst|Add5~67 ) # (!\xteablock_inst|sum [23]))))

	.dataa(\xtea_mode~q ),
	.datab(\xteablock_inst|sum [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~67 ),
	.combout(\xteablock_inst|Add5~69_combout ),
	.cout(\xteablock_inst|Add5~70 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~69 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add5~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
cycloneive_lcell_comb \xteablock_inst|Add5~71 (
// Equation(s):
// \xteablock_inst|Add5~71_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & ((\xteablock_inst|Add5~69_combout ))) # (!\xteablock_inst|xtea_cstate.change_sum~q  & (\xtea_mode~q ))

	.dataa(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datab(gnd),
	.datac(\xtea_mode~q ),
	.datad(\xteablock_inst|Add5~69_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~71_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~71 .lut_mask = 16'hFA50;
defparam \xteablock_inst|Add5~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
cycloneive_lcell_comb \xteablock_inst|sum[23] (
// Equation(s):
// \xteablock_inst|sum [23] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|Add5~71_combout )) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|sum [23])))

	.dataa(\xteablock_inst|Add5~71_combout ),
	.datab(\xteablock_inst|sum [23]),
	.datac(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|sum [23]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[23] .lut_mask = 16'hACAC;
defparam \xteablock_inst|sum[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cycloneive_lcell_comb \xteablock_inst|Add5~72 (
// Equation(s):
// \xteablock_inst|Add5~72_combout  = ((\xteablock_inst|sum [24] $ (\xtea_mode~q  $ (!\xteablock_inst|Add5~70 )))) # (GND)
// \xteablock_inst|Add5~73  = CARRY((\xteablock_inst|sum [24] & ((\xtea_mode~q ) # (!\xteablock_inst|Add5~70 ))) # (!\xteablock_inst|sum [24] & (\xtea_mode~q  & !\xteablock_inst|Add5~70 )))

	.dataa(\xteablock_inst|sum [24]),
	.datab(\xtea_mode~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~70 ),
	.combout(\xteablock_inst|Add5~72_combout ),
	.cout(\xteablock_inst|Add5~73 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~72 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add5~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N22
cycloneive_lcell_comb \xteablock_inst|Add5~74 (
// Equation(s):
// \xteablock_inst|Add5~74_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & \xteablock_inst|Add5~72_combout )

	.dataa(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datab(gnd),
	.datac(\xteablock_inst|Add5~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~74_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~74 .lut_mask = 16'hA0A0;
defparam \xteablock_inst|Add5~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N24
cycloneive_lcell_comb \xteablock_inst|sum[24] (
// Equation(s):
// \xteablock_inst|sum [24] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|Add5~74_combout ))) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|sum [24]))

	.dataa(gnd),
	.datab(\xteablock_inst|sum [24]),
	.datac(\xteablock_inst|Add5~74_combout ),
	.datad(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|sum [24]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[24] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|sum[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
cycloneive_lcell_comb \xteablock_inst|Add5~75 (
// Equation(s):
// \xteablock_inst|Add5~75_combout  = (\xtea_mode~q  & ((\xteablock_inst|sum [25] & (!\xteablock_inst|Add5~73 )) # (!\xteablock_inst|sum [25] & ((\xteablock_inst|Add5~73 ) # (GND))))) # (!\xtea_mode~q  & ((\xteablock_inst|sum [25] & (\xteablock_inst|Add5~73  
// & VCC)) # (!\xteablock_inst|sum [25] & (!\xteablock_inst|Add5~73 ))))
// \xteablock_inst|Add5~76  = CARRY((\xtea_mode~q  & ((!\xteablock_inst|Add5~73 ) # (!\xteablock_inst|sum [25]))) # (!\xtea_mode~q  & (!\xteablock_inst|sum [25] & !\xteablock_inst|Add5~73 )))

	.dataa(\xtea_mode~q ),
	.datab(\xteablock_inst|sum [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~73 ),
	.combout(\xteablock_inst|Add5~75_combout ),
	.cout(\xteablock_inst|Add5~76 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~75 .lut_mask = 16'h692B;
defparam \xteablock_inst|Add5~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N8
cycloneive_lcell_comb \xteablock_inst|Add5~77 (
// Equation(s):
// \xteablock_inst|Add5~77_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & ((\xteablock_inst|Add5~75_combout ))) # (!\xteablock_inst|xtea_cstate.change_sum~q  & (\xtea_mode~q ))

	.dataa(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datab(gnd),
	.datac(\xtea_mode~q ),
	.datad(\xteablock_inst|Add5~75_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~77_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~77 .lut_mask = 16'hFA50;
defparam \xteablock_inst|Add5~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N2
cycloneive_lcell_comb \xteablock_inst|sum[25] (
// Equation(s):
// \xteablock_inst|sum [25] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|Add5~77_combout ))) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|sum [25]))

	.dataa(gnd),
	.datab(\xteablock_inst|sum [25]),
	.datac(\xteablock_inst|Add5~77_combout ),
	.datad(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|sum [25]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[25] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|sum[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
cycloneive_lcell_comb \xteablock_inst|Add5~78 (
// Equation(s):
// \xteablock_inst|Add5~78_combout  = ((\xteablock_inst|sum [26] $ (\xtea_mode~q  $ (\xteablock_inst|Add5~76 )))) # (GND)
// \xteablock_inst|Add5~79  = CARRY((\xteablock_inst|sum [26] & ((!\xteablock_inst|Add5~76 ) # (!\xtea_mode~q ))) # (!\xteablock_inst|sum [26] & (!\xtea_mode~q  & !\xteablock_inst|Add5~76 )))

	.dataa(\xteablock_inst|sum [26]),
	.datab(\xtea_mode~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~76 ),
	.combout(\xteablock_inst|Add5~78_combout ),
	.cout(\xteablock_inst|Add5~79 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~78 .lut_mask = 16'h962B;
defparam \xteablock_inst|Add5~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N14
cycloneive_lcell_comb \xteablock_inst|Add5~80 (
// Equation(s):
// \xteablock_inst|Add5~80_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & ((\xteablock_inst|Add5~78_combout ))) # (!\xteablock_inst|xtea_cstate.change_sum~q  & (\xtea_mode~q ))

	.dataa(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datab(gnd),
	.datac(\xtea_mode~q ),
	.datad(\xteablock_inst|Add5~78_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~80_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~80 .lut_mask = 16'hFA50;
defparam \xteablock_inst|Add5~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N20
cycloneive_lcell_comb \xteablock_inst|sum[26] (
// Equation(s):
// \xteablock_inst|sum [26] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|Add5~80_combout ))) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|sum [26]))

	.dataa(gnd),
	.datab(\xteablock_inst|sum [26]),
	.datac(\xteablock_inst|Add5~80_combout ),
	.datad(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|sum [26]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[26] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|sum[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
cycloneive_lcell_comb \xteablock_inst|Add5~81 (
// Equation(s):
// \xteablock_inst|Add5~81_combout  = (\xteablock_inst|sum [27] & ((\xtea_mode~q  & (!\xteablock_inst|Add5~79 )) # (!\xtea_mode~q  & (\xteablock_inst|Add5~79  & VCC)))) # (!\xteablock_inst|sum [27] & ((\xtea_mode~q  & ((\xteablock_inst|Add5~79 ) # (GND))) # 
// (!\xtea_mode~q  & (!\xteablock_inst|Add5~79 ))))
// \xteablock_inst|Add5~82  = CARRY((\xteablock_inst|sum [27] & (\xtea_mode~q  & !\xteablock_inst|Add5~79 )) # (!\xteablock_inst|sum [27] & ((\xtea_mode~q ) # (!\xteablock_inst|Add5~79 ))))

	.dataa(\xteablock_inst|sum [27]),
	.datab(\xtea_mode~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~79 ),
	.combout(\xteablock_inst|Add5~81_combout ),
	.cout(\xteablock_inst|Add5~82 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~81 .lut_mask = 16'h694D;
defparam \xteablock_inst|Add5~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N4
cycloneive_lcell_comb \xteablock_inst|Add5~83 (
// Equation(s):
// \xteablock_inst|Add5~83_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & \xteablock_inst|Add5~81_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datad(\xteablock_inst|Add5~81_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~83_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~83 .lut_mask = 16'hF000;
defparam \xteablock_inst|Add5~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
cycloneive_lcell_comb \xteablock_inst|sum[27] (
// Equation(s):
// \xteablock_inst|sum [27] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|Add5~83_combout )) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|sum [27])))

	.dataa(gnd),
	.datab(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.datac(\xteablock_inst|Add5~83_combout ),
	.datad(\xteablock_inst|sum [27]),
	.cin(gnd),
	.combout(\xteablock_inst|sum [27]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[27] .lut_mask = 16'hF3C0;
defparam \xteablock_inst|sum[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N13
dffeas \xtea_key[91] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[91]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[91] .is_wysiwyg = "true";
defparam \xtea_key[91] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \xteablock_inst|xtea_cstate.idle~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\xteablock_inst|xtea_cstate.idle~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ));
// synopsys translate_off
defparam \xteablock_inst|xtea_cstate.idle~clkctrl .clock_type = "global clock";
defparam \xteablock_inst|xtea_cstate.idle~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneive_lcell_comb \xteablock_inst|subkey[1][27] (
// Equation(s):
// \xteablock_inst|subkey[1][27]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[1][27]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[91])))

	.dataa(\xteablock_inst|subkey[1][27]~combout ),
	.datab(gnd),
	.datac(xtea_key[91]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][27]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][27] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[1][27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N17
dffeas \xtea_key[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[27]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[27] .is_wysiwyg = "true";
defparam \xtea_key[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneive_lcell_comb \xteablock_inst|subkey[3][27] (
// Equation(s):
// \xteablock_inst|subkey[3][27]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][27]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[27])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[3][27]~combout ),
	.datac(xtea_key[27]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][27]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][27] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[3][27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
cycloneive_lcell_comb \xtea_key~32 (
// Equation(s):
// \xtea_key~32_combout  = \sram_inst|memory_read [59] $ (\Equal2~20_combout )

	.dataa(\sram_inst|memory_read [59]),
	.datab(gnd),
	.datac(\Equal2~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_key~32_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~32 .lut_mask = 16'h5A5A;
defparam \xtea_key~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N27
dffeas \xtea_key[59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[59]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[59] .is_wysiwyg = "true";
defparam \xtea_key[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cycloneive_lcell_comb \xteablock_inst|subkey[2][27] (
// Equation(s):
// \xteablock_inst|subkey[2][27]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][27]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[59])))

	.dataa(\xteablock_inst|subkey[2][27]~combout ),
	.datab(gnd),
	.datac(xtea_key[59]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][27]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][27] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[2][27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneive_lcell_comb \xtea_key[123]~feeder (
// Equation(s):
// \xtea_key[123]~feeder_combout  = \xtea_key~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_key~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_key[123]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key[123]~feeder .lut_mask = 16'hF0F0;
defparam \xtea_key[123]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N13
dffeas \xtea_key[123] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key[123]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[123]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[123] .is_wysiwyg = "true";
defparam \xtea_key[123] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneive_lcell_comb \xteablock_inst|subkey[0][27] (
// Equation(s):
// \xteablock_inst|subkey[0][27]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((\xteablock_inst|subkey[0][27]~combout ))) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (xtea_key[123]))

	.dataa(gnd),
	.datab(xtea_key[123]),
	.datac(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.datad(\xteablock_inst|subkey[0][27]~combout ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][27]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][27] .lut_mask = 16'hFC0C;
defparam \xteablock_inst|subkey[0][27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneive_lcell_comb \xteablock_inst|rand_key~120 (
// Equation(s):
// \xteablock_inst|rand_key~120_combout  = (\xteablock_inst|sum [0] & (((!\xteablock_inst|sum [1])))) # (!\xteablock_inst|sum [0] & ((\xteablock_inst|sum [1] & (\xteablock_inst|subkey[2][27]~combout )) # (!\xteablock_inst|sum [1] & 
// ((\xteablock_inst|subkey[0][27]~combout )))))

	.dataa(\xteablock_inst|subkey[2][27]~combout ),
	.datab(\xteablock_inst|subkey[0][27]~combout ),
	.datac(\xteablock_inst|sum [0]),
	.datad(\xteablock_inst|sum [1]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~120_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~120 .lut_mask = 16'h0AFC;
defparam \xteablock_inst|rand_key~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneive_lcell_comb \xteablock_inst|rand_key~121 (
// Equation(s):
// \xteablock_inst|rand_key~121_combout  = (\xteablock_inst|sum [0] & ((\xteablock_inst|rand_key~120_combout  & (\xteablock_inst|subkey[1][27]~combout )) # (!\xteablock_inst|rand_key~120_combout  & ((\xteablock_inst|subkey[3][27]~combout ))))) # 
// (!\xteablock_inst|sum [0] & (((\xteablock_inst|rand_key~120_combout ))))

	.dataa(\xteablock_inst|subkey[1][27]~combout ),
	.datab(\xteablock_inst|subkey[3][27]~combout ),
	.datac(\xteablock_inst|sum [0]),
	.datad(\xteablock_inst|rand_key~120_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~121_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~121 .lut_mask = 16'hAFC0;
defparam \xteablock_inst|rand_key~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N11
dffeas \xtea_input[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[26]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[26] .is_wysiwyg = "true";
defparam \xtea_input[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \xteablock_inst|xtea_output[33] (
// Equation(s):
// \xteablock_inst|xtea_output [33] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [1]))) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|xtea_output [33]))

	.dataa(\xteablock_inst|xtea_output [33]),
	.datab(\xteablock_inst|subinput0 [1]),
	.datac(gnd),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [33]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[33] .lut_mask = 16'hCCAA;
defparam \xteablock_inst|xtea_output[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[33]~38 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[33]~38_combout  = (\serialblock_inst|serialreader_inst|temp_data [33] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )) # 
// (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )))

	.dataa(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [33]),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[33]~38_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[33]~38 .lut_mask = 16'h4CCC;
defparam \serialblock_inst|serialreader_inst|reader_data_out[33]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N6
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[33] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [33] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[33]~38_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [33]))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out [33]),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[33]~38_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [33]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[33] .lut_mask = 16'hC088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneive_lcell_comb \Selector51~0 (
// Equation(s):
// \Selector51~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [33])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [33])))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_output [33]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [33]),
	.cin(gnd),
	.combout(\Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector51~0 .lut_mask = 16'hF5A0;
defparam \Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N23
dffeas \memory_write[33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[33]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[33] .is_wysiwyg = "true";
defparam \memory_write[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneive_lcell_comb \sram_inst|ram~49 (
// Equation(s):
// \sram_inst|ram~49_combout  = (\nreset~input_o  & memory_write[33])

	.dataa(gnd),
	.datab(gnd),
	.datac(\nreset~input_o ),
	.datad(memory_write[33]),
	.cin(gnd),
	.combout(\sram_inst|ram~49_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~49 .lut_mask = 16'hF000;
defparam \sram_inst|ram~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \sram_inst|ram[15][33]~feeder (
// Equation(s):
// \sram_inst|ram[15][33]~feeder_combout  = \sram_inst|ram~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][33]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N1
dffeas \sram_inst|ram[15][33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][33] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][33] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N15
dffeas \sram_inst|ram[7][33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][33] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneive_lcell_comb \sram_inst|ram[11][33]~feeder (
// Equation(s):
// \sram_inst|ram[11][33]~feeder_combout  = \sram_inst|ram~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[11][33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][33]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[11][33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N23
dffeas \sram_inst|ram[11][33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][33] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][33] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N1
dffeas \sram_inst|ram[3][33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][33] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cycloneive_lcell_comb \sram_inst|Mux30~7 (
// Equation(s):
// \sram_inst|Mux30~7_combout  = (memory_address[3] & ((\sram_inst|ram[11][33]~q ) # ((memory_address[2])))) # (!memory_address[3] & (((\sram_inst|ram[3][33]~q  & !memory_address[2]))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[11][33]~q ),
	.datac(\sram_inst|ram[3][33]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux30~7 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneive_lcell_comb \sram_inst|Mux30~8 (
// Equation(s):
// \sram_inst|Mux30~8_combout  = (memory_address[2] & ((\sram_inst|Mux30~7_combout  & (\sram_inst|ram[15][33]~q )) # (!\sram_inst|Mux30~7_combout  & ((\sram_inst|ram[7][33]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux30~7_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[15][33]~q ),
	.datac(\sram_inst|ram[7][33]~q ),
	.datad(\sram_inst|Mux30~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux30~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N8
cycloneive_lcell_comb \sram_inst|ram[13][33]~feeder (
// Equation(s):
// \sram_inst|ram[13][33]~feeder_combout  = \sram_inst|ram~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~49_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[13][33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][33]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[13][33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N9
dffeas \sram_inst|ram[13][33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][33] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][33] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N25
dffeas \sram_inst|ram[1][33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][33] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N16
cycloneive_lcell_comb \sram_inst|ram[9][33]~feeder (
// Equation(s):
// \sram_inst|ram[9][33]~feeder_combout  = \sram_inst|ram~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~49_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[9][33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][33]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[9][33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N17
dffeas \sram_inst|ram[9][33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][33] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneive_lcell_comb \sram_inst|Mux30~0 (
// Equation(s):
// \sram_inst|Mux30~0_combout  = (memory_address[2] & (memory_address[3])) # (!memory_address[2] & ((memory_address[3] & ((\sram_inst|ram[9][33]~q ))) # (!memory_address[3] & (\sram_inst|ram[1][33]~q ))))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[1][33]~q ),
	.datad(\sram_inst|ram[9][33]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux30~0 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N31
dffeas \sram_inst|ram[5][33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][33] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneive_lcell_comb \sram_inst|Mux30~1 (
// Equation(s):
// \sram_inst|Mux30~1_combout  = (\sram_inst|Mux30~0_combout  & ((\sram_inst|ram[13][33]~q ) # ((!memory_address[2])))) # (!\sram_inst|Mux30~0_combout  & (((\sram_inst|ram[5][33]~q  & memory_address[2]))))

	.dataa(\sram_inst|ram[13][33]~q ),
	.datab(\sram_inst|Mux30~0_combout ),
	.datac(\sram_inst|ram[5][33]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux30~1 .lut_mask = 16'hB8CC;
defparam \sram_inst|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
cycloneive_lcell_comb \sram_inst|ram[8][33]~feeder (
// Equation(s):
// \sram_inst|ram[8][33]~feeder_combout  = \sram_inst|ram~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[8][33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][33]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[8][33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N19
dffeas \sram_inst|ram[8][33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][33] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][33] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N27
dffeas \sram_inst|ram[12][33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][33] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N4
cycloneive_lcell_comb \sram_inst|ram[4][33]~feeder (
// Equation(s):
// \sram_inst|ram[4][33]~feeder_combout  = \sram_inst|ram~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~49_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[4][33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][33]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[4][33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N5
dffeas \sram_inst|ram[4][33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][33] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][33] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N25
dffeas \sram_inst|ram[0][33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][33] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
cycloneive_lcell_comb \sram_inst|Mux30~4 (
// Equation(s):
// \sram_inst|Mux30~4_combout  = (memory_address[2] & ((\sram_inst|ram[4][33]~q ) # ((memory_address[3])))) # (!memory_address[2] & (((\sram_inst|ram[0][33]~q  & !memory_address[3]))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[4][33]~q ),
	.datac(\sram_inst|ram[0][33]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux30~4 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
cycloneive_lcell_comb \sram_inst|Mux30~5 (
// Equation(s):
// \sram_inst|Mux30~5_combout  = (memory_address[3] & ((\sram_inst|Mux30~4_combout  & ((\sram_inst|ram[12][33]~q ))) # (!\sram_inst|Mux30~4_combout  & (\sram_inst|ram[8][33]~q )))) # (!memory_address[3] & (((\sram_inst|Mux30~4_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[8][33]~q ),
	.datac(\sram_inst|ram[12][33]~q ),
	.datad(\sram_inst|Mux30~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux30~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N24
cycloneive_lcell_comb \sram_inst|ram[10][33]~feeder (
// Equation(s):
// \sram_inst|ram[10][33]~feeder_combout  = \sram_inst|ram~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][33]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N25
dffeas \sram_inst|ram[10][33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][33] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][33] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N15
dffeas \sram_inst|ram[14][33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][33] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N8
cycloneive_lcell_comb \sram_inst|ram[6][33]~feeder (
// Equation(s):
// \sram_inst|ram[6][33]~feeder_combout  = \sram_inst|ram~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][33]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N9
dffeas \sram_inst|ram[6][33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][33] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][33] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N23
dffeas \sram_inst|ram[2][33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][33] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N22
cycloneive_lcell_comb \sram_inst|Mux30~2 (
// Equation(s):
// \sram_inst|Mux30~2_combout  = (memory_address[2] & ((\sram_inst|ram[6][33]~q ) # ((memory_address[3])))) # (!memory_address[2] & (((\sram_inst|ram[2][33]~q  & !memory_address[3]))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[6][33]~q ),
	.datac(\sram_inst|ram[2][33]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux30~2 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N14
cycloneive_lcell_comb \sram_inst|Mux30~3 (
// Equation(s):
// \sram_inst|Mux30~3_combout  = (memory_address[3] & ((\sram_inst|Mux30~2_combout  & ((\sram_inst|ram[14][33]~q ))) # (!\sram_inst|Mux30~2_combout  & (\sram_inst|ram[10][33]~q )))) # (!memory_address[3] & (((\sram_inst|Mux30~2_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[10][33]~q ),
	.datac(\sram_inst|ram[14][33]~q ),
	.datad(\sram_inst|Mux30~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux30~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \sram_inst|Mux30~6 (
// Equation(s):
// \sram_inst|Mux30~6_combout  = (memory_address[1] & (((memory_address[0]) # (\sram_inst|Mux30~3_combout )))) # (!memory_address[1] & (\sram_inst|Mux30~5_combout  & (!memory_address[0])))

	.dataa(\sram_inst|Mux30~5_combout ),
	.datab(memory_address[1]),
	.datac(memory_address[0]),
	.datad(\sram_inst|Mux30~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux30~6 .lut_mask = 16'hCEC2;
defparam \sram_inst|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \sram_inst|Mux30~9 (
// Equation(s):
// \sram_inst|Mux30~9_combout  = (memory_address[0] & ((\sram_inst|Mux30~6_combout  & (\sram_inst|Mux30~8_combout )) # (!\sram_inst|Mux30~6_combout  & ((\sram_inst|Mux30~1_combout ))))) # (!memory_address[0] & (((\sram_inst|Mux30~6_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|Mux30~8_combout ),
	.datac(\sram_inst|Mux30~1_combout ),
	.datad(\sram_inst|Mux30~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux30~9 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N11
dffeas \sram_inst|memory_read[33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux30~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [33]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[33] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N13
dffeas \xtea_input[33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[33]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[33] .is_wysiwyg = "true";
defparam \xtea_input[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N26
cycloneive_lcell_comb \xteablock_inst|xtea_output[58] (
// Equation(s):
// \xteablock_inst|xtea_output [58] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [26]))) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|xtea_output [58]))

	.dataa(\xteablock_inst|xtea_output [58]),
	.datab(\xteablock_inst|subinput0 [26]),
	.datac(gnd),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [58]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[58] .lut_mask = 16'hCCAA;
defparam \xteablock_inst|xtea_output[58] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[58]~63 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[58]~63_combout  = (\serialblock_inst|serialreader_inst|temp_data [58] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datab(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datac(\serialblock_inst|serialreader_inst|temp_data [58]),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[58]~63_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[58]~63 .lut_mask = 16'h70F0;
defparam \serialblock_inst|serialreader_inst|reader_data_out[58]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N24
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[58] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [58] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[58]~63_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [58]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [58]),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[58]~63_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [58]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[58] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[58] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N16
cycloneive_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [58])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [58])))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_output [58]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [58]),
	.cin(gnd),
	.combout(\Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~0 .lut_mask = 16'hF5A0;
defparam \Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N17
dffeas \memory_write[58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[58]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[58] .is_wysiwyg = "true";
defparam \memory_write[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N20
cycloneive_lcell_comb \sram_inst|ram~74 (
// Equation(s):
// \sram_inst|ram~74_combout  = (\nreset~input_o  & memory_write[58])

	.dataa(gnd),
	.datab(\nreset~input_o ),
	.datac(memory_write[58]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram~74_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~74 .lut_mask = 16'hC0C0;
defparam \sram_inst|ram~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \sram_inst|ram[11][58]~feeder (
// Equation(s):
// \sram_inst|ram[11][58]~feeder_combout  = \sram_inst|ram~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~74_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[11][58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][58]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[11][58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N3
dffeas \sram_inst|ram[11][58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][58] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][58] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N1
dffeas \sram_inst|ram[9][58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][58] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \sram_inst|ram[10][58]~feeder (
// Equation(s):
// \sram_inst|ram[10][58]~feeder_combout  = \sram_inst|ram~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~74_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[10][58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][58]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[10][58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N9
dffeas \sram_inst|ram[10][58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][58] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][58] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N3
dffeas \sram_inst|ram[8][58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][58] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \sram_inst|Mux5~0 (
// Equation(s):
// \sram_inst|Mux5~0_combout  = (memory_address[0] & (((memory_address[1])))) # (!memory_address[0] & ((memory_address[1] & (\sram_inst|ram[10][58]~q )) # (!memory_address[1] & ((\sram_inst|ram[8][58]~q )))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[10][58]~q ),
	.datac(\sram_inst|ram[8][58]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux5~0 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \sram_inst|Mux5~1 (
// Equation(s):
// \sram_inst|Mux5~1_combout  = (memory_address[0] & ((\sram_inst|Mux5~0_combout  & (\sram_inst|ram[11][58]~q )) # (!\sram_inst|Mux5~0_combout  & ((\sram_inst|ram[9][58]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux5~0_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[11][58]~q ),
	.datac(\sram_inst|ram[9][58]~q ),
	.datad(\sram_inst|Mux5~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux5~1 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N22
cycloneive_lcell_comb \sram_inst|ram[15][58]~feeder (
// Equation(s):
// \sram_inst|ram[15][58]~feeder_combout  = \sram_inst|ram~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~74_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[15][58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][58]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[15][58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N23
dffeas \sram_inst|ram[15][58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][58] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][58] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N9
dffeas \sram_inst|ram[13][58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][58] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N24
cycloneive_lcell_comb \sram_inst|ram[14][58]~feeder (
// Equation(s):
// \sram_inst|ram[14][58]~feeder_combout  = \sram_inst|ram~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~74_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[14][58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][58]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[14][58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N25
dffeas \sram_inst|ram[14][58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][58] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][58] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y19_N17
dffeas \sram_inst|ram[12][58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][58] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N16
cycloneive_lcell_comb \sram_inst|Mux5~7 (
// Equation(s):
// \sram_inst|Mux5~7_combout  = (memory_address[1] & ((\sram_inst|ram[14][58]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[12][58]~q  & !memory_address[0]))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[14][58]~q ),
	.datac(\sram_inst|ram[12][58]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux5~7 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N8
cycloneive_lcell_comb \sram_inst|Mux5~8 (
// Equation(s):
// \sram_inst|Mux5~8_combout  = (memory_address[0] & ((\sram_inst|Mux5~7_combout  & (\sram_inst|ram[15][58]~q )) # (!\sram_inst|Mux5~7_combout  & ((\sram_inst|ram[13][58]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux5~7_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[15][58]~q ),
	.datac(\sram_inst|ram[13][58]~q ),
	.datad(\sram_inst|Mux5~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux5~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N24
cycloneive_lcell_comb \sram_inst|ram[6][58]~feeder (
// Equation(s):
// \sram_inst|ram[6][58]~feeder_combout  = \sram_inst|ram~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~74_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][58]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N25
dffeas \sram_inst|ram[6][58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][58] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N16
cycloneive_lcell_comb \sram_inst|ram[5][58]~feeder (
// Equation(s):
// \sram_inst|ram[5][58]~feeder_combout  = \sram_inst|ram~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~74_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[5][58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][58]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[5][58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N17
dffeas \sram_inst|ram[5][58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][58] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][58] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N31
dffeas \sram_inst|ram[4][58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][58] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N30
cycloneive_lcell_comb \sram_inst|Mux5~2 (
// Equation(s):
// \sram_inst|Mux5~2_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[5][58]~q )) # (!memory_address[0] & ((\sram_inst|ram[4][58]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[5][58]~q ),
	.datac(\sram_inst|ram[4][58]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux5~2 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N12
cycloneive_lcell_comb \sram_inst|ram[7][58]~feeder (
// Equation(s):
// \sram_inst|ram[7][58]~feeder_combout  = \sram_inst|ram~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~74_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[7][58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][58]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[7][58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N13
dffeas \sram_inst|ram[7][58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][58] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N8
cycloneive_lcell_comb \sram_inst|Mux5~3 (
// Equation(s):
// \sram_inst|Mux5~3_combout  = (memory_address[1] & ((\sram_inst|Mux5~2_combout  & ((\sram_inst|ram[7][58]~q ))) # (!\sram_inst|Mux5~2_combout  & (\sram_inst|ram[6][58]~q )))) # (!memory_address[1] & (((\sram_inst|Mux5~2_combout ))))

	.dataa(\sram_inst|ram[6][58]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|Mux5~2_combout ),
	.datad(\sram_inst|ram[7][58]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux5~3 .lut_mask = 16'hF838;
defparam \sram_inst|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N16
cycloneive_lcell_comb \sram_inst|ram[2][58]~feeder (
// Equation(s):
// \sram_inst|ram[2][58]~feeder_combout  = \sram_inst|ram~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~74_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[2][58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][58]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[2][58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N17
dffeas \sram_inst|ram[2][58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][58] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N6
cycloneive_lcell_comb \sram_inst|ram[3][58]~feeder (
// Equation(s):
// \sram_inst|ram[3][58]~feeder_combout  = \sram_inst|ram~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~74_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[3][58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[3][58]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[3][58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N7
dffeas \sram_inst|ram[3][58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[3][58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][58] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cycloneive_lcell_comb \sram_inst|ram[1][58]~feeder (
// Equation(s):
// \sram_inst|ram[1][58]~feeder_combout  = \sram_inst|ram~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~74_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[1][58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][58]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[1][58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N19
dffeas \sram_inst|ram[1][58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][58] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][58] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N13
dffeas \sram_inst|ram[0][58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][58] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneive_lcell_comb \sram_inst|Mux5~4 (
// Equation(s):
// \sram_inst|Mux5~4_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[1][58]~q )) # (!memory_address[0] & ((\sram_inst|ram[0][58]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[1][58]~q ),
	.datac(\sram_inst|ram[0][58]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux5~4 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N10
cycloneive_lcell_comb \sram_inst|Mux5~5 (
// Equation(s):
// \sram_inst|Mux5~5_combout  = (memory_address[1] & ((\sram_inst|Mux5~4_combout  & ((\sram_inst|ram[3][58]~q ))) # (!\sram_inst|Mux5~4_combout  & (\sram_inst|ram[2][58]~q )))) # (!memory_address[1] & (((\sram_inst|Mux5~4_combout ))))

	.dataa(\sram_inst|ram[2][58]~q ),
	.datab(\sram_inst|ram[3][58]~q ),
	.datac(memory_address[1]),
	.datad(\sram_inst|Mux5~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux5~5 .lut_mask = 16'hCFA0;
defparam \sram_inst|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N0
cycloneive_lcell_comb \sram_inst|Mux5~6 (
// Equation(s):
// \sram_inst|Mux5~6_combout  = (memory_address[2] & ((memory_address[3]) # ((\sram_inst|Mux5~3_combout )))) # (!memory_address[2] & (!memory_address[3] & ((\sram_inst|Mux5~5_combout ))))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|Mux5~3_combout ),
	.datad(\sram_inst|Mux5~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux5~6 .lut_mask = 16'hB9A8;
defparam \sram_inst|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneive_lcell_comb \sram_inst|Mux5~9 (
// Equation(s):
// \sram_inst|Mux5~9_combout  = (memory_address[3] & ((\sram_inst|Mux5~6_combout  & ((\sram_inst|Mux5~8_combout ))) # (!\sram_inst|Mux5~6_combout  & (\sram_inst|Mux5~1_combout )))) # (!memory_address[3] & (((\sram_inst|Mux5~6_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|Mux5~1_combout ),
	.datac(\sram_inst|Mux5~8_combout ),
	.datad(\sram_inst|Mux5~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux5~9 .lut_mask = 16'hF588;
defparam \sram_inst|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N9
dffeas \sram_inst|memory_read[58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux5~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [58]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[58] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N21
dffeas \xtea_input[58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[58]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[58] .is_wysiwyg = "true";
defparam \xtea_input[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb \xteablock_inst|xtea_output[42] (
// Equation(s):
// \xteablock_inst|xtea_output [42] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [10])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [42])))

	.dataa(\xteablock_inst|subinput0 [10]),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_output [42]),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [42]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[42] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|xtea_output[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[42]~47 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[42]~47_combout  = (\serialblock_inst|serialreader_inst|temp_data [42] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )) # 
// (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )))

	.dataa(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datac(\serialblock_inst|serialreader_inst|temp_data [42]),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[42]~47_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[42]~47 .lut_mask = 16'h70F0;
defparam \serialblock_inst|serialreader_inst|reader_data_out[42]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[42] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [42] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[42]~47_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [42]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [42]),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[42]~47_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [42]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[42] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneive_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [42])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [42])))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_output [42]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [42]),
	.cin(gnd),
	.combout(\Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector42~0 .lut_mask = 16'hF5A0;
defparam \Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N25
dffeas \memory_write[42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[42]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[42] .is_wysiwyg = "true";
defparam \memory_write[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
cycloneive_lcell_comb \sram_inst|ram~58 (
// Equation(s):
// \sram_inst|ram~58_combout  = (\nreset~input_o  & memory_write[42])

	.dataa(\nreset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(memory_write[42]),
	.cin(gnd),
	.combout(\sram_inst|ram~58_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~58 .lut_mask = 16'hAA00;
defparam \sram_inst|ram~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \sram_inst|ram[6][42]~feeder (
// Equation(s):
// \sram_inst|ram[6][42]~feeder_combout  = \sram_inst|ram~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][42]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N15
dffeas \sram_inst|ram[6][42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][42]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][42] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][42] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N1
dffeas \sram_inst|ram[7][42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][42]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][42] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][42] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N3
dffeas \sram_inst|ram[4][42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][42]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][42] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \sram_inst|ram[5][42]~feeder (
// Equation(s):
// \sram_inst|ram[5][42]~feeder_combout  = \sram_inst|ram~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[5][42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][42]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[5][42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N25
dffeas \sram_inst|ram[5][42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][42]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][42] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \sram_inst|Mux21~2 (
// Equation(s):
// \sram_inst|Mux21~2_combout  = (memory_address[1] & (memory_address[0])) # (!memory_address[1] & ((memory_address[0] & ((\sram_inst|ram[5][42]~q ))) # (!memory_address[0] & (\sram_inst|ram[4][42]~q ))))

	.dataa(memory_address[1]),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[4][42]~q ),
	.datad(\sram_inst|ram[5][42]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux21~2 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \sram_inst|Mux21~3 (
// Equation(s):
// \sram_inst|Mux21~3_combout  = (memory_address[1] & ((\sram_inst|Mux21~2_combout  & ((\sram_inst|ram[7][42]~q ))) # (!\sram_inst|Mux21~2_combout  & (\sram_inst|ram[6][42]~q )))) # (!memory_address[1] & (((\sram_inst|Mux21~2_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[6][42]~q ),
	.datac(\sram_inst|ram[7][42]~q ),
	.datad(\sram_inst|Mux21~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux21~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N14
cycloneive_lcell_comb \sram_inst|ram[2][42]~feeder (
// Equation(s):
// \sram_inst|ram[2][42]~feeder_combout  = \sram_inst|ram~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[2][42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][42]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[2][42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N15
dffeas \sram_inst|ram[2][42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][42]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][42] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][42] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N21
dffeas \sram_inst|ram[3][42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][42]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][42] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N14
cycloneive_lcell_comb \sram_inst|ram[1][42]~feeder (
// Equation(s):
// \sram_inst|ram[1][42]~feeder_combout  = \sram_inst|ram~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[1][42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][42]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[1][42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N15
dffeas \sram_inst|ram[1][42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][42]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][42] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][42] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N1
dffeas \sram_inst|ram[0][42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][42]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][42] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N0
cycloneive_lcell_comb \sram_inst|Mux21~4 (
// Equation(s):
// \sram_inst|Mux21~4_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[1][42]~q )) # (!memory_address[0] & ((\sram_inst|ram[0][42]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[1][42]~q ),
	.datac(\sram_inst|ram[0][42]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux21~4 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \sram_inst|Mux21~5 (
// Equation(s):
// \sram_inst|Mux21~5_combout  = (memory_address[1] & ((\sram_inst|Mux21~4_combout  & ((\sram_inst|ram[3][42]~q ))) # (!\sram_inst|Mux21~4_combout  & (\sram_inst|ram[2][42]~q )))) # (!memory_address[1] & (((\sram_inst|Mux21~4_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[2][42]~q ),
	.datac(\sram_inst|ram[3][42]~q ),
	.datad(\sram_inst|Mux21~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux21~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \sram_inst|Mux21~6 (
// Equation(s):
// \sram_inst|Mux21~6_combout  = (memory_address[3] & (memory_address[2])) # (!memory_address[3] & ((memory_address[2] & (\sram_inst|Mux21~3_combout )) # (!memory_address[2] & ((\sram_inst|Mux21~5_combout )))))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|Mux21~3_combout ),
	.datad(\sram_inst|Mux21~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux21~6 .lut_mask = 16'hD9C8;
defparam \sram_inst|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N20
cycloneive_lcell_comb \sram_inst|ram[10][42]~feeder (
// Equation(s):
// \sram_inst|ram[10][42]~feeder_combout  = \sram_inst|ram~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][42]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N21
dffeas \sram_inst|ram[10][42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][42]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][42] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N4
cycloneive_lcell_comb \sram_inst|ram[8][42]~feeder (
// Equation(s):
// \sram_inst|ram[8][42]~feeder_combout  = \sram_inst|ram~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~58_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[8][42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][42]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[8][42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N5
dffeas \sram_inst|ram[8][42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][42]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][42] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N28
cycloneive_lcell_comb \sram_inst|Mux21~0 (
// Equation(s):
// \sram_inst|Mux21~0_combout  = (memory_address[1] & ((\sram_inst|ram[10][42]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((!memory_address[0] & \sram_inst|ram[8][42]~q ))))

	.dataa(\sram_inst|ram[10][42]~q ),
	.datab(memory_address[1]),
	.datac(memory_address[0]),
	.datad(\sram_inst|ram[8][42]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux21~0 .lut_mask = 16'hCBC8;
defparam \sram_inst|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N3
dffeas \sram_inst|ram[9][42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][42]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][42] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N6
cycloneive_lcell_comb \sram_inst|ram[11][42]~feeder (
// Equation(s):
// \sram_inst|ram[11][42]~feeder_combout  = \sram_inst|ram~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[11][42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][42]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[11][42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N7
dffeas \sram_inst|ram[11][42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][42]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][42] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N2
cycloneive_lcell_comb \sram_inst|Mux21~1 (
// Equation(s):
// \sram_inst|Mux21~1_combout  = (memory_address[0] & ((\sram_inst|Mux21~0_combout  & ((\sram_inst|ram[11][42]~q ))) # (!\sram_inst|Mux21~0_combout  & (\sram_inst|ram[9][42]~q )))) # (!memory_address[0] & (\sram_inst|Mux21~0_combout ))

	.dataa(memory_address[0]),
	.datab(\sram_inst|Mux21~0_combout ),
	.datac(\sram_inst|ram[9][42]~q ),
	.datad(\sram_inst|ram[11][42]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux21~1 .lut_mask = 16'hEC64;
defparam \sram_inst|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
cycloneive_lcell_comb \sram_inst|ram[15][42]~feeder (
// Equation(s):
// \sram_inst|ram[15][42]~feeder_combout  = \sram_inst|ram~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][42]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N7
dffeas \sram_inst|ram[15][42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][42]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][42] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][42] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N29
dffeas \sram_inst|ram[13][42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][42]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][42] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \sram_inst|ram[14][42]~feeder (
// Equation(s):
// \sram_inst|ram[14][42]~feeder_combout  = \sram_inst|ram~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[14][42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][42]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[14][42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N17
dffeas \sram_inst|ram[14][42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][42]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][42] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][42] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N23
dffeas \sram_inst|ram[12][42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][42]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][42] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \sram_inst|Mux21~7 (
// Equation(s):
// \sram_inst|Mux21~7_combout  = (memory_address[1] & ((\sram_inst|ram[14][42]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[12][42]~q  & !memory_address[0]))))

	.dataa(\sram_inst|ram[14][42]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[12][42]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux21~7 .lut_mask = 16'hCCB8;
defparam \sram_inst|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N28
cycloneive_lcell_comb \sram_inst|Mux21~8 (
// Equation(s):
// \sram_inst|Mux21~8_combout  = (memory_address[0] & ((\sram_inst|Mux21~7_combout  & (\sram_inst|ram[15][42]~q )) # (!\sram_inst|Mux21~7_combout  & ((\sram_inst|ram[13][42]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux21~7_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[15][42]~q ),
	.datac(\sram_inst|ram[13][42]~q ),
	.datad(\sram_inst|Mux21~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux21~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \sram_inst|Mux21~9 (
// Equation(s):
// \sram_inst|Mux21~9_combout  = (memory_address[3] & ((\sram_inst|Mux21~6_combout  & ((\sram_inst|Mux21~8_combout ))) # (!\sram_inst|Mux21~6_combout  & (\sram_inst|Mux21~1_combout )))) # (!memory_address[3] & (\sram_inst|Mux21~6_combout ))

	.dataa(memory_address[3]),
	.datab(\sram_inst|Mux21~6_combout ),
	.datac(\sram_inst|Mux21~1_combout ),
	.datad(\sram_inst|Mux21~8_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux21~9 .lut_mask = 16'hEC64;
defparam \sram_inst|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N7
dffeas \sram_inst|memory_read[42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux21~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [42]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[42] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N19
dffeas \xtea_input[42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [42]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[42]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[42] .is_wysiwyg = "true";
defparam \xtea_input[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N24
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[17]~22 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[17]~22_combout  = (\serialblock_inst|serialreader_inst|temp_data [17] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )) # 
// (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [17]),
	.datab(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[17]~22_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[17]~22 .lut_mask = 16'h2AAA;
defparam \serialblock_inst|serialreader_inst|reader_data_out[17]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[17] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [17] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out[17]~22_combout )) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out [17])))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out[17]~22_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [17]),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [17]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[17] .lut_mask = 16'h88C0;
defparam \serialblock_inst|serialreader_inst|reader_data_out[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N2
cycloneive_lcell_comb \xteablock_inst|xtea_output[17] (
// Equation(s):
// \xteablock_inst|xtea_output [17] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [17])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [17])))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput1 [17]),
	.datac(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.datad(\xteablock_inst|xtea_output [17]),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [17]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[17] .lut_mask = 16'hCFC0;
defparam \xteablock_inst|xtea_output[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N10
cycloneive_lcell_comb \Selector67~0 (
// Equation(s):
// \Selector67~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [17]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [17]))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [17]),
	.datad(\xteablock_inst|xtea_output [17]),
	.cin(gnd),
	.combout(\Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector67~0 .lut_mask = 16'hFC30;
defparam \Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N11
dffeas \memory_write[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector67~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[17]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[17] .is_wysiwyg = "true";
defparam \memory_write[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneive_lcell_comb \sram_inst|ram~33 (
// Equation(s):
// \sram_inst|ram~33_combout  = (\nreset~input_o  & memory_write[17])

	.dataa(gnd),
	.datab(\nreset~input_o ),
	.datac(gnd),
	.datad(memory_write[17]),
	.cin(gnd),
	.combout(\sram_inst|ram~33_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~33 .lut_mask = 16'hCC00;
defparam \sram_inst|ram~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \sram_inst|ram[15][17]~feeder (
// Equation(s):
// \sram_inst|ram[15][17]~feeder_combout  = \sram_inst|ram~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][17]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N21
dffeas \sram_inst|ram[15][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][17] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N3
dffeas \sram_inst|ram[7][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][17] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \sram_inst|ram[11][17]~feeder (
// Equation(s):
// \sram_inst|ram[11][17]~feeder_combout  = \sram_inst|ram~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[11][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][17]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[11][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N25
dffeas \sram_inst|ram[11][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][17] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N31
dffeas \sram_inst|ram[3][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][17] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \sram_inst|Mux46~7 (
// Equation(s):
// \sram_inst|Mux46~7_combout  = (memory_address[3] & ((\sram_inst|ram[11][17]~q ) # ((memory_address[2])))) # (!memory_address[3] & (((\sram_inst|ram[3][17]~q  & !memory_address[2]))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[11][17]~q ),
	.datac(\sram_inst|ram[3][17]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux46~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux46~7 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux46~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneive_lcell_comb \sram_inst|Mux46~8 (
// Equation(s):
// \sram_inst|Mux46~8_combout  = (memory_address[2] & ((\sram_inst|Mux46~7_combout  & (\sram_inst|ram[15][17]~q )) # (!\sram_inst|Mux46~7_combout  & ((\sram_inst|ram[7][17]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux46~7_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[15][17]~q ),
	.datac(\sram_inst|ram[7][17]~q ),
	.datad(\sram_inst|Mux46~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux46~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux46~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux46~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N24
cycloneive_lcell_comb \sram_inst|ram[13][17]~feeder (
// Equation(s):
// \sram_inst|ram[13][17]~feeder_combout  = \sram_inst|ram~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[13][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][17]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[13][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N25
dffeas \sram_inst|ram[13][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][17] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y21_N13
dffeas \sram_inst|ram[5][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][17] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N25
dffeas \sram_inst|ram[1][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][17] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N18
cycloneive_lcell_comb \sram_inst|ram[9][17]~feeder (
// Equation(s):
// \sram_inst|ram[9][17]~feeder_combout  = \sram_inst|ram~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][17]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N19
dffeas \sram_inst|ram[9][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][17] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N24
cycloneive_lcell_comb \sram_inst|Mux46~0 (
// Equation(s):
// \sram_inst|Mux46~0_combout  = (memory_address[2] & (memory_address[3])) # (!memory_address[2] & ((memory_address[3] & ((\sram_inst|ram[9][17]~q ))) # (!memory_address[3] & (\sram_inst|ram[1][17]~q ))))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[1][17]~q ),
	.datad(\sram_inst|ram[9][17]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux46~0 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N12
cycloneive_lcell_comb \sram_inst|Mux46~1 (
// Equation(s):
// \sram_inst|Mux46~1_combout  = (memory_address[2] & ((\sram_inst|Mux46~0_combout  & (\sram_inst|ram[13][17]~q )) # (!\sram_inst|Mux46~0_combout  & ((\sram_inst|ram[5][17]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux46~0_combout ))))

	.dataa(\sram_inst|ram[13][17]~q ),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[5][17]~q ),
	.datad(\sram_inst|Mux46~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux46~1 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N16
cycloneive_lcell_comb \sram_inst|ram[8][17]~feeder (
// Equation(s):
// \sram_inst|ram[8][17]~feeder_combout  = \sram_inst|ram~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~33_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[8][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][17]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[8][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N17
dffeas \sram_inst|ram[8][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][17] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N13
dffeas \sram_inst|ram[12][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][17] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N2
cycloneive_lcell_comb \sram_inst|ram[4][17]~feeder (
// Equation(s):
// \sram_inst|ram[4][17]~feeder_combout  = \sram_inst|ram~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[4][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][17]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[4][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N3
dffeas \sram_inst|ram[4][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][17] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N7
dffeas \sram_inst|ram[0][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][17] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N6
cycloneive_lcell_comb \sram_inst|Mux46~4 (
// Equation(s):
// \sram_inst|Mux46~4_combout  = (memory_address[3] & (((memory_address[2])))) # (!memory_address[3] & ((memory_address[2] & (\sram_inst|ram[4][17]~q )) # (!memory_address[2] & ((\sram_inst|ram[0][17]~q )))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[4][17]~q ),
	.datac(\sram_inst|ram[0][17]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux46~4 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N12
cycloneive_lcell_comb \sram_inst|Mux46~5 (
// Equation(s):
// \sram_inst|Mux46~5_combout  = (memory_address[3] & ((\sram_inst|Mux46~4_combout  & ((\sram_inst|ram[12][17]~q ))) # (!\sram_inst|Mux46~4_combout  & (\sram_inst|ram[8][17]~q )))) # (!memory_address[3] & (((\sram_inst|Mux46~4_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[8][17]~q ),
	.datac(\sram_inst|ram[12][17]~q ),
	.datad(\sram_inst|Mux46~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux46~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux46~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux46~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N16
cycloneive_lcell_comb \sram_inst|ram[10][17]~feeder (
// Equation(s):
// \sram_inst|ram[10][17]~feeder_combout  = \sram_inst|ram~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][17]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N17
dffeas \sram_inst|ram[10][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][17] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N23
dffeas \sram_inst|ram[14][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][17] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y20_N7
dffeas \sram_inst|ram[2][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][17] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N12
cycloneive_lcell_comb \sram_inst|ram[6][17]~feeder (
// Equation(s):
// \sram_inst|ram[6][17]~feeder_combout  = \sram_inst|ram~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][17]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y20_N13
dffeas \sram_inst|ram[6][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][17] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N6
cycloneive_lcell_comb \sram_inst|Mux46~2 (
// Equation(s):
// \sram_inst|Mux46~2_combout  = (memory_address[3] & (memory_address[2])) # (!memory_address[3] & ((memory_address[2] & ((\sram_inst|ram[6][17]~q ))) # (!memory_address[2] & (\sram_inst|ram[2][17]~q ))))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[2][17]~q ),
	.datad(\sram_inst|ram[6][17]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux46~2 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N22
cycloneive_lcell_comb \sram_inst|Mux46~3 (
// Equation(s):
// \sram_inst|Mux46~3_combout  = (memory_address[3] & ((\sram_inst|Mux46~2_combout  & ((\sram_inst|ram[14][17]~q ))) # (!\sram_inst|Mux46~2_combout  & (\sram_inst|ram[10][17]~q )))) # (!memory_address[3] & (((\sram_inst|Mux46~2_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[10][17]~q ),
	.datac(\sram_inst|ram[14][17]~q ),
	.datad(\sram_inst|Mux46~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux46~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \sram_inst|Mux46~6 (
// Equation(s):
// \sram_inst|Mux46~6_combout  = (memory_address[0] & (memory_address[1])) # (!memory_address[0] & ((memory_address[1] & ((\sram_inst|Mux46~3_combout ))) # (!memory_address[1] & (\sram_inst|Mux46~5_combout ))))

	.dataa(memory_address[0]),
	.datab(memory_address[1]),
	.datac(\sram_inst|Mux46~5_combout ),
	.datad(\sram_inst|Mux46~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux46~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux46~6 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux46~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb \sram_inst|Mux46~9 (
// Equation(s):
// \sram_inst|Mux46~9_combout  = (memory_address[0] & ((\sram_inst|Mux46~6_combout  & (\sram_inst|Mux46~8_combout )) # (!\sram_inst|Mux46~6_combout  & ((\sram_inst|Mux46~1_combout ))))) # (!memory_address[0] & (((\sram_inst|Mux46~6_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|Mux46~8_combout ),
	.datac(\sram_inst|Mux46~1_combout ),
	.datad(\sram_inst|Mux46~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux46~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux46~9 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux46~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N23
dffeas \sram_inst|memory_read[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux46~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[17] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N9
dffeas \xtea_input[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[17]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[17] .is_wysiwyg = "true";
defparam \xtea_input[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[49]~54 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[49]~54_combout  = (\serialblock_inst|serialreader_inst|temp_data [49] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )) # 
// (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )))

	.dataa(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [49]),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[49]~54_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[49]~54 .lut_mask = 16'h4CCC;
defparam \serialblock_inst|serialreader_inst|reader_data_out[49]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N0
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[49] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [49] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[49]~54_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [49]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [49]),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[49]~54_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [49]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[49] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[49] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N10
cycloneive_lcell_comb \xteablock_inst|xtea_output[49] (
// Equation(s):
// \xteablock_inst|xtea_output [49] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [17]))) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|xtea_output [49]))

	.dataa(\xteablock_inst|xtea_output [49]),
	.datab(\xteablock_inst|subinput0 [17]),
	.datac(gnd),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [49]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[49] .lut_mask = 16'hCCAA;
defparam \xteablock_inst|xtea_output[49] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N22
cycloneive_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [49]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [49]))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [49]),
	.datac(gnd),
	.datad(\xteablock_inst|xtea_output [49]),
	.cin(gnd),
	.combout(\Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector35~0 .lut_mask = 16'hEE44;
defparam \Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N23
dffeas \memory_write[49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[49]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[49] .is_wysiwyg = "true";
defparam \memory_write[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneive_lcell_comb \sram_inst|ram~65 (
// Equation(s):
// \sram_inst|ram~65_combout  = (\nreset~input_o  & memory_write[49])

	.dataa(gnd),
	.datab(gnd),
	.datac(\nreset~input_o ),
	.datad(memory_write[49]),
	.cin(gnd),
	.combout(\sram_inst|ram~65_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~65 .lut_mask = 16'hF000;
defparam \sram_inst|ram~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N27
dffeas \sram_inst|ram[3][49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][49] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneive_lcell_comb \sram_inst|ram[11][49]~feeder (
// Equation(s):
// \sram_inst|ram[11][49]~feeder_combout  = \sram_inst|ram~65_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~65_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[11][49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][49]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[11][49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N13
dffeas \sram_inst|ram[11][49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][49] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneive_lcell_comb \sram_inst|Mux14~7 (
// Equation(s):
// \sram_inst|Mux14~7_combout  = (memory_address[3] & ((memory_address[2]) # ((\sram_inst|ram[11][49]~q )))) # (!memory_address[3] & (!memory_address[2] & (\sram_inst|ram[3][49]~q )))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[3][49]~q ),
	.datad(\sram_inst|ram[11][49]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux14~7 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneive_lcell_comb \sram_inst|ram[15][49]~feeder (
// Equation(s):
// \sram_inst|ram[15][49]~feeder_combout  = \sram_inst|ram~65_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~65_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][49]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N15
dffeas \sram_inst|ram[15][49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][49] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][49] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N9
dffeas \sram_inst|ram[7][49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][49] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneive_lcell_comb \sram_inst|Mux14~8 (
// Equation(s):
// \sram_inst|Mux14~8_combout  = (\sram_inst|Mux14~7_combout  & ((\sram_inst|ram[15][49]~q ) # ((!memory_address[2])))) # (!\sram_inst|Mux14~7_combout  & (((\sram_inst|ram[7][49]~q  & memory_address[2]))))

	.dataa(\sram_inst|Mux14~7_combout ),
	.datab(\sram_inst|ram[15][49]~q ),
	.datac(\sram_inst|ram[7][49]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux14~8 .lut_mask = 16'hD8AA;
defparam \sram_inst|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N22
cycloneive_lcell_comb \sram_inst|ram[9][49]~feeder (
// Equation(s):
// \sram_inst|ram[9][49]~feeder_combout  = \sram_inst|ram~65_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~65_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[9][49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][49]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[9][49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N23
dffeas \sram_inst|ram[9][49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][49] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][49] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N31
dffeas \sram_inst|ram[1][49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][49] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N30
cycloneive_lcell_comb \sram_inst|Mux14~0 (
// Equation(s):
// \sram_inst|Mux14~0_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[9][49]~q )) # (!memory_address[3] & ((\sram_inst|ram[1][49]~q )))))

	.dataa(\sram_inst|ram[9][49]~q ),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[1][49]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux14~0 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N28
cycloneive_lcell_comb \sram_inst|ram[13][49]~feeder (
// Equation(s):
// \sram_inst|ram[13][49]~feeder_combout  = \sram_inst|ram~65_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~65_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[13][49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][49]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[13][49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N29
dffeas \sram_inst|ram[13][49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][49] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][49] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N23
dffeas \sram_inst|ram[5][49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][49] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N22
cycloneive_lcell_comb \sram_inst|Mux14~1 (
// Equation(s):
// \sram_inst|Mux14~1_combout  = (\sram_inst|Mux14~0_combout  & ((\sram_inst|ram[13][49]~q ) # ((!memory_address[2])))) # (!\sram_inst|Mux14~0_combout  & (((\sram_inst|ram[5][49]~q  & memory_address[2]))))

	.dataa(\sram_inst|Mux14~0_combout ),
	.datab(\sram_inst|ram[13][49]~q ),
	.datac(\sram_inst|ram[5][49]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux14~1 .lut_mask = 16'hD8AA;
defparam \sram_inst|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N26
cycloneive_lcell_comb \sram_inst|ram[10][49]~feeder (
// Equation(s):
// \sram_inst|ram[10][49]~feeder_combout  = \sram_inst|ram~65_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~65_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][49]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N27
dffeas \sram_inst|ram[10][49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][49] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][49] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N29
dffeas \sram_inst|ram[14][49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][49] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N28
cycloneive_lcell_comb \sram_inst|ram[6][49]~feeder (
// Equation(s):
// \sram_inst|ram[6][49]~feeder_combout  = \sram_inst|ram~65_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~65_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][49]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N29
dffeas \sram_inst|ram[6][49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][49] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][49] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N3
dffeas \sram_inst|ram[2][49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][49] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N2
cycloneive_lcell_comb \sram_inst|Mux14~2 (
// Equation(s):
// \sram_inst|Mux14~2_combout  = (memory_address[2] & ((\sram_inst|ram[6][49]~q ) # ((memory_address[3])))) # (!memory_address[2] & (((\sram_inst|ram[2][49]~q  & !memory_address[3]))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[6][49]~q ),
	.datac(\sram_inst|ram[2][49]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux14~2 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N28
cycloneive_lcell_comb \sram_inst|Mux14~3 (
// Equation(s):
// \sram_inst|Mux14~3_combout  = (memory_address[3] & ((\sram_inst|Mux14~2_combout  & ((\sram_inst|ram[14][49]~q ))) # (!\sram_inst|Mux14~2_combout  & (\sram_inst|ram[10][49]~q )))) # (!memory_address[3] & (((\sram_inst|Mux14~2_combout ))))

	.dataa(\sram_inst|ram[10][49]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[14][49]~q ),
	.datad(\sram_inst|Mux14~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux14~3 .lut_mask = 16'hF388;
defparam \sram_inst|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N4
cycloneive_lcell_comb \sram_inst|ram[8][49]~feeder (
// Equation(s):
// \sram_inst|ram[8][49]~feeder_combout  = \sram_inst|ram~65_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~65_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[8][49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][49]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[8][49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N5
dffeas \sram_inst|ram[8][49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][49] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][49] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N23
dffeas \sram_inst|ram[12][49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][49] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N14
cycloneive_lcell_comb \sram_inst|ram[4][49]~feeder (
// Equation(s):
// \sram_inst|ram[4][49]~feeder_combout  = \sram_inst|ram~65_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~65_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[4][49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][49]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[4][49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N15
dffeas \sram_inst|ram[4][49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][49] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][49] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N9
dffeas \sram_inst|ram[0][49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][49] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N8
cycloneive_lcell_comb \sram_inst|Mux14~4 (
// Equation(s):
// \sram_inst|Mux14~4_combout  = (memory_address[2] & ((\sram_inst|ram[4][49]~q ) # ((memory_address[3])))) # (!memory_address[2] & (((\sram_inst|ram[0][49]~q  & !memory_address[3]))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[4][49]~q ),
	.datac(\sram_inst|ram[0][49]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux14~4 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N22
cycloneive_lcell_comb \sram_inst|Mux14~5 (
// Equation(s):
// \sram_inst|Mux14~5_combout  = (memory_address[3] & ((\sram_inst|Mux14~4_combout  & ((\sram_inst|ram[12][49]~q ))) # (!\sram_inst|Mux14~4_combout  & (\sram_inst|ram[8][49]~q )))) # (!memory_address[3] & (((\sram_inst|Mux14~4_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[8][49]~q ),
	.datac(\sram_inst|ram[12][49]~q ),
	.datad(\sram_inst|Mux14~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux14~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N20
cycloneive_lcell_comb \sram_inst|Mux14~6 (
// Equation(s):
// \sram_inst|Mux14~6_combout  = (memory_address[0] & (memory_address[1])) # (!memory_address[0] & ((memory_address[1] & (\sram_inst|Mux14~3_combout )) # (!memory_address[1] & ((\sram_inst|Mux14~5_combout )))))

	.dataa(memory_address[0]),
	.datab(memory_address[1]),
	.datac(\sram_inst|Mux14~3_combout ),
	.datad(\sram_inst|Mux14~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux14~6 .lut_mask = 16'hD9C8;
defparam \sram_inst|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N6
cycloneive_lcell_comb \sram_inst|Mux14~9 (
// Equation(s):
// \sram_inst|Mux14~9_combout  = (memory_address[0] & ((\sram_inst|Mux14~6_combout  & (\sram_inst|Mux14~8_combout )) # (!\sram_inst|Mux14~6_combout  & ((\sram_inst|Mux14~1_combout ))))) # (!memory_address[0] & (((\sram_inst|Mux14~6_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|Mux14~8_combout ),
	.datac(\sram_inst|Mux14~1_combout ),
	.datad(\sram_inst|Mux14~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux14~9 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N7
dffeas \sram_inst|memory_read[49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux14~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [49]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[49] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[49] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N19
dffeas \xtea_input[49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [49]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[49]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[49] .is_wysiwyg = "true";
defparam \xtea_input[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N14
cycloneive_lcell_comb \xtea_key~20 (
// Equation(s):
// \xtea_key~20_combout  = \sram_inst|memory_read [17] $ (\Equal2~20_combout )

	.dataa(gnd),
	.datab(\sram_inst|memory_read [17]),
	.datac(\Equal2~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_key~20_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~20 .lut_mask = 16'h3C3C;
defparam \xtea_key~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N21
dffeas \xtea_key[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[17]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[17] .is_wysiwyg = "true";
defparam \xtea_key[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N20
cycloneive_lcell_comb \xteablock_inst|subkey[3][17] (
// Equation(s):
// \xteablock_inst|subkey[3][17]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][17]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[17])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[3][17]~combout ),
	.datac(xtea_key[17]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][17]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][17] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[3][17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N15
dffeas \xtea_key[81] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[81]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[81] .is_wysiwyg = "true";
defparam \xtea_key[81] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N30
cycloneive_lcell_comb \xteablock_inst|subkey[1][17] (
// Equation(s):
// \xteablock_inst|subkey[1][17]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[1][17]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[81])))

	.dataa(\xteablock_inst|subkey[1][17]~combout ),
	.datab(gnd),
	.datac(xtea_key[81]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][17]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][17] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[1][17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N4
cycloneive_lcell_comb \xtea_key~21 (
// Equation(s):
// \xtea_key~21_combout  = \sram_inst|memory_read [49] $ (\Equal2~20_combout )

	.dataa(\sram_inst|memory_read [49]),
	.datab(gnd),
	.datac(\Equal2~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_key~21_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~21 .lut_mask = 16'h5A5A;
defparam \xtea_key~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N7
dffeas \xtea_key[113] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[113]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[113] .is_wysiwyg = "true";
defparam \xtea_key[113] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N6
cycloneive_lcell_comb \xteablock_inst|subkey[0][17] (
// Equation(s):
// \xteablock_inst|subkey[0][17]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[0][17]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[113])))

	.dataa(\xteablock_inst|subkey[0][17]~combout ),
	.datab(gnd),
	.datac(xtea_key[113]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][17]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][17] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[0][17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N5
dffeas \xtea_key[49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[49]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[49] .is_wysiwyg = "true";
defparam \xtea_key[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N8
cycloneive_lcell_comb \xteablock_inst|subkey[2][17] (
// Equation(s):
// \xteablock_inst|subkey[2][17]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][17]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[49])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[2][17]~combout ),
	.datac(xtea_key[49]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][17]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][17] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[2][17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N28
cycloneive_lcell_comb \xteablock_inst|rand_key~100 (
// Equation(s):
// \xteablock_inst|rand_key~100_combout  = (\xteablock_inst|sum [1] & (((\xteablock_inst|subkey[2][17]~combout  & !\xteablock_inst|sum [0])))) # (!\xteablock_inst|sum [1] & ((\xteablock_inst|subkey[0][17]~combout ) # ((\xteablock_inst|sum [0]))))

	.dataa(\xteablock_inst|subkey[0][17]~combout ),
	.datab(\xteablock_inst|sum [1]),
	.datac(\xteablock_inst|subkey[2][17]~combout ),
	.datad(\xteablock_inst|sum [0]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~100_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~100 .lut_mask = 16'h33E2;
defparam \xteablock_inst|rand_key~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N18
cycloneive_lcell_comb \xteablock_inst|rand_key~101 (
// Equation(s):
// \xteablock_inst|rand_key~101_combout  = (\xteablock_inst|sum [0] & ((\xteablock_inst|rand_key~100_combout  & ((\xteablock_inst|subkey[1][17]~combout ))) # (!\xteablock_inst|rand_key~100_combout  & (\xteablock_inst|subkey[3][17]~combout )))) # 
// (!\xteablock_inst|sum [0] & (((\xteablock_inst|rand_key~100_combout ))))

	.dataa(\xteablock_inst|sum [0]),
	.datab(\xteablock_inst|subkey[3][17]~combout ),
	.datac(\xteablock_inst|subkey[1][17]~combout ),
	.datad(\xteablock_inst|rand_key~100_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~101_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~101 .lut_mask = 16'hF588;
defparam \xteablock_inst|rand_key~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N31
dffeas \xtea_input[48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [48]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[48]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[48] .is_wysiwyg = "true";
defparam \xtea_input[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N7
dffeas \xtea_input[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[15]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[15] .is_wysiwyg = "true";
defparam \xtea_input[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[47]~52 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[47]~52_combout  = (\serialblock_inst|serialreader_inst|temp_data [47] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datab(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datac(\serialblock_inst|reader_trigger~q ),
	.datad(\serialblock_inst|serialreader_inst|temp_data [47]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[47]~52_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[47]~52 .lut_mask = 16'h7F00;
defparam \serialblock_inst|serialreader_inst|reader_data_out[47]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N14
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[47] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [47] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[47]~52_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [47]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [47]),
	.datac(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out[47]~52_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [47]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[47] .lut_mask = 16'hA808;
defparam \serialblock_inst|serialreader_inst|reader_data_out[47] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N20
cycloneive_lcell_comb \xteablock_inst|xtea_output[47] (
// Equation(s):
// \xteablock_inst|xtea_output [47] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [15])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [47])))

	.dataa(\xteablock_inst|subinput0 [15]),
	.datab(gnd),
	.datac(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.datad(\xteablock_inst|xtea_output [47]),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [47]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[47] .lut_mask = 16'hAFA0;
defparam \xteablock_inst|xtea_output[47] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N12
cycloneive_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [47]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [47]))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [47]),
	.datad(\xteablock_inst|xtea_output [47]),
	.cin(gnd),
	.combout(\Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector37~0 .lut_mask = 16'hFA50;
defparam \Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N13
dffeas \memory_write[47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[47]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[47] .is_wysiwyg = "true";
defparam \memory_write[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cycloneive_lcell_comb \sram_inst|ram~63 (
// Equation(s):
// \sram_inst|ram~63_combout  = (memory_write[47] & \nreset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(memory_write[47]),
	.datad(\nreset~input_o ),
	.cin(gnd),
	.combout(\sram_inst|ram~63_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~63 .lut_mask = 16'hF000;
defparam \sram_inst|ram~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N12
cycloneive_lcell_comb \sram_inst|ram[14][47]~feeder (
// Equation(s):
// \sram_inst|ram[14][47]~feeder_combout  = \sram_inst|ram~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[14][47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][47]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[14][47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N13
dffeas \sram_inst|ram[14][47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][47]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][47] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N8
cycloneive_lcell_comb \sram_inst|ram[10][47]~feeder (
// Equation(s):
// \sram_inst|ram[10][47]~feeder_combout  = \sram_inst|ram~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~63_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[10][47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][47]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[10][47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N9
dffeas \sram_inst|ram[10][47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][47]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][47] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][47] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N27
dffeas \sram_inst|ram[2][47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][47]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][47] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N26
cycloneive_lcell_comb \sram_inst|Mux16~0 (
// Equation(s):
// \sram_inst|Mux16~0_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[10][47]~q )) # (!memory_address[3] & ((\sram_inst|ram[2][47]~q )))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[10][47]~q ),
	.datac(\sram_inst|ram[2][47]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux16~0 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N31
dffeas \sram_inst|ram[6][47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][47]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][47] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N30
cycloneive_lcell_comb \sram_inst|Mux16~1 (
// Equation(s):
// \sram_inst|Mux16~1_combout  = (\sram_inst|Mux16~0_combout  & ((\sram_inst|ram[14][47]~q ) # ((!memory_address[2])))) # (!\sram_inst|Mux16~0_combout  & (((\sram_inst|ram[6][47]~q  & memory_address[2]))))

	.dataa(\sram_inst|ram[14][47]~q ),
	.datab(\sram_inst|Mux16~0_combout ),
	.datac(\sram_inst|ram[6][47]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux16~1 .lut_mask = 16'hB8CC;
defparam \sram_inst|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cycloneive_lcell_comb \sram_inst|ram[15][47]~feeder (
// Equation(s):
// \sram_inst|ram[15][47]~feeder_combout  = \sram_inst|ram~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~63_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[15][47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][47]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[15][47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N27
dffeas \sram_inst|ram[15][47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][47]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][47] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][47] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N25
dffeas \sram_inst|ram[11][47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][47]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][47] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][47] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N25
dffeas \sram_inst|ram[3][47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][47]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][47] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneive_lcell_comb \sram_inst|ram[7][47]~feeder (
// Equation(s):
// \sram_inst|ram[7][47]~feeder_combout  = \sram_inst|ram~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~63_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[7][47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][47]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[7][47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N11
dffeas \sram_inst|ram[7][47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][47]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][47] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N24
cycloneive_lcell_comb \sram_inst|Mux16~7 (
// Equation(s):
// \sram_inst|Mux16~7_combout  = (memory_address[2] & ((memory_address[3]) # ((\sram_inst|ram[7][47]~q )))) # (!memory_address[2] & (!memory_address[3] & (\sram_inst|ram[3][47]~q )))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[3][47]~q ),
	.datad(\sram_inst|ram[7][47]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux16~7 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
cycloneive_lcell_comb \sram_inst|Mux16~8 (
// Equation(s):
// \sram_inst|Mux16~8_combout  = (memory_address[3] & ((\sram_inst|Mux16~7_combout  & (\sram_inst|ram[15][47]~q )) # (!\sram_inst|Mux16~7_combout  & ((\sram_inst|ram[11][47]~q ))))) # (!memory_address[3] & (((\sram_inst|Mux16~7_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[15][47]~q ),
	.datac(\sram_inst|ram[11][47]~q ),
	.datad(\sram_inst|Mux16~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux16~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cycloneive_lcell_comb \sram_inst|ram[4][47]~feeder (
// Equation(s):
// \sram_inst|ram[4][47]~feeder_combout  = \sram_inst|ram~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[4][47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][47]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[4][47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N17
dffeas \sram_inst|ram[4][47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][47]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][47] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][47] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N27
dffeas \sram_inst|ram[12][47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][47]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][47] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
cycloneive_lcell_comb \sram_inst|ram[8][47]~feeder (
// Equation(s):
// \sram_inst|ram[8][47]~feeder_combout  = \sram_inst|ram~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[8][47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][47]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[8][47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N9
dffeas \sram_inst|ram[8][47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][47]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][47] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][47] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N7
dffeas \sram_inst|ram[0][47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][47]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][47] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N6
cycloneive_lcell_comb \sram_inst|Mux16~4 (
// Equation(s):
// \sram_inst|Mux16~4_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[8][47]~q )) # (!memory_address[3] & ((\sram_inst|ram[0][47]~q )))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[8][47]~q ),
	.datac(\sram_inst|ram[0][47]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux16~4 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cycloneive_lcell_comb \sram_inst|Mux16~5 (
// Equation(s):
// \sram_inst|Mux16~5_combout  = (memory_address[2] & ((\sram_inst|Mux16~4_combout  & ((\sram_inst|ram[12][47]~q ))) # (!\sram_inst|Mux16~4_combout  & (\sram_inst|ram[4][47]~q )))) # (!memory_address[2] & (((\sram_inst|Mux16~4_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[4][47]~q ),
	.datac(\sram_inst|ram[12][47]~q ),
	.datad(\sram_inst|Mux16~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux16~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
cycloneive_lcell_comb \sram_inst|ram[9][47]~feeder (
// Equation(s):
// \sram_inst|ram[9][47]~feeder_combout  = \sram_inst|ram~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][47]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N9
dffeas \sram_inst|ram[9][47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][47]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][47] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][47] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N15
dffeas \sram_inst|ram[13][47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][47]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][47] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N8
cycloneive_lcell_comb \sram_inst|ram[5][47]~feeder (
// Equation(s):
// \sram_inst|ram[5][47]~feeder_combout  = \sram_inst|ram~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~63_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[5][47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][47]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[5][47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N9
dffeas \sram_inst|ram[5][47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][47]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][47] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][47] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N27
dffeas \sram_inst|ram[1][47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][47]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][47] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N26
cycloneive_lcell_comb \sram_inst|Mux16~2 (
// Equation(s):
// \sram_inst|Mux16~2_combout  = (memory_address[3] & (((memory_address[2])))) # (!memory_address[3] & ((memory_address[2] & (\sram_inst|ram[5][47]~q )) # (!memory_address[2] & ((\sram_inst|ram[1][47]~q )))))

	.dataa(\sram_inst|ram[5][47]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[1][47]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux16~2 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N14
cycloneive_lcell_comb \sram_inst|Mux16~3 (
// Equation(s):
// \sram_inst|Mux16~3_combout  = (memory_address[3] & ((\sram_inst|Mux16~2_combout  & ((\sram_inst|ram[13][47]~q ))) # (!\sram_inst|Mux16~2_combout  & (\sram_inst|ram[9][47]~q )))) # (!memory_address[3] & (((\sram_inst|Mux16~2_combout ))))

	.dataa(\sram_inst|ram[9][47]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[13][47]~q ),
	.datad(\sram_inst|Mux16~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux16~3 .lut_mask = 16'hF388;
defparam \sram_inst|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneive_lcell_comb \sram_inst|Mux16~6 (
// Equation(s):
// \sram_inst|Mux16~6_combout  = (memory_address[0] & ((memory_address[1]) # ((\sram_inst|Mux16~3_combout )))) # (!memory_address[0] & (!memory_address[1] & (\sram_inst|Mux16~5_combout )))

	.dataa(memory_address[0]),
	.datab(memory_address[1]),
	.datac(\sram_inst|Mux16~5_combout ),
	.datad(\sram_inst|Mux16~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux16~6 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneive_lcell_comb \sram_inst|Mux16~9 (
// Equation(s):
// \sram_inst|Mux16~9_combout  = (memory_address[1] & ((\sram_inst|Mux16~6_combout  & ((\sram_inst|Mux16~8_combout ))) # (!\sram_inst|Mux16~6_combout  & (\sram_inst|Mux16~1_combout )))) # (!memory_address[1] & (((\sram_inst|Mux16~6_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|Mux16~1_combout ),
	.datac(\sram_inst|Mux16~8_combout ),
	.datad(\sram_inst|Mux16~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux16~9 .lut_mask = 16'hF588;
defparam \sram_inst|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N11
dffeas \sram_inst|memory_read[47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux16~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [47]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[47] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[47] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N9
dffeas \xtea_input[47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [47]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[47]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[47] .is_wysiwyg = "true";
defparam \xtea_input[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[53]~58 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[53]~58_combout  = (\serialblock_inst|serialreader_inst|temp_data [53] & (((!\serialblock_inst|serialreader_inst|error_out[0]~7_combout ) # (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )) # 
// (!\serialblock_inst|reader_trigger~q )))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [53]),
	.datab(\serialblock_inst|reader_trigger~q ),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datad(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[53]~58_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[53]~58 .lut_mask = 16'h2AAA;
defparam \serialblock_inst|serialreader_inst|reader_data_out[53]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[53] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [53] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[53]~58_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [53]))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out [53]),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[53]~58_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [53]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[53] .lut_mask = 16'hC088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[53] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneive_lcell_comb \xteablock_inst|xtea_output[53] (
// Equation(s):
// \xteablock_inst|xtea_output [53] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [21]))) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|xtea_output [53]))

	.dataa(\xteablock_inst|xtea_output [53]),
	.datab(\xteablock_inst|subinput0 [21]),
	.datac(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [53]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[53] .lut_mask = 16'hCACA;
defparam \xteablock_inst|xtea_output[53] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [53]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [53]))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [53]),
	.datad(\xteablock_inst|xtea_output [53]),
	.cin(gnd),
	.combout(\Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~0 .lut_mask = 16'hFC30;
defparam \Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N21
dffeas \memory_write[53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[53]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[53] .is_wysiwyg = "true";
defparam \memory_write[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \sram_inst|ram~69 (
// Equation(s):
// \sram_inst|ram~69_combout  = (\nreset~input_o  & memory_write[53])

	.dataa(gnd),
	.datab(\nreset~input_o ),
	.datac(gnd),
	.datad(memory_write[53]),
	.cin(gnd),
	.combout(\sram_inst|ram~69_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~69 .lut_mask = 16'hCC00;
defparam \sram_inst|ram~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N4
cycloneive_lcell_comb \sram_inst|ram[9][53]~feeder (
// Equation(s):
// \sram_inst|ram[9][53]~feeder_combout  = \sram_inst|ram~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~69_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[9][53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][53]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[9][53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N5
dffeas \sram_inst|ram[9][53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][53]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][53]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][53] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][53] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N11
dffeas \sram_inst|ram[1][53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][53]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][53] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N10
cycloneive_lcell_comb \sram_inst|Mux10~0 (
// Equation(s):
// \sram_inst|Mux10~0_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[9][53]~q )) # (!memory_address[3] & ((\sram_inst|ram[1][53]~q )))))

	.dataa(\sram_inst|ram[9][53]~q ),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[1][53]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux10~0 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N10
cycloneive_lcell_comb \sram_inst|ram[13][53]~feeder (
// Equation(s):
// \sram_inst|ram[13][53]~feeder_combout  = \sram_inst|ram~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~69_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[13][53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][53]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[13][53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N11
dffeas \sram_inst|ram[13][53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][53]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][53]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][53] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][53] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N25
dffeas \sram_inst|ram[5][53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][53]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][53] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N24
cycloneive_lcell_comb \sram_inst|Mux10~1 (
// Equation(s):
// \sram_inst|Mux10~1_combout  = (\sram_inst|Mux10~0_combout  & ((\sram_inst|ram[13][53]~q ) # ((!memory_address[2])))) # (!\sram_inst|Mux10~0_combout  & (((\sram_inst|ram[5][53]~q  & memory_address[2]))))

	.dataa(\sram_inst|Mux10~0_combout ),
	.datab(\sram_inst|ram[13][53]~q ),
	.datac(\sram_inst|ram[5][53]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux10~1 .lut_mask = 16'hD8AA;
defparam \sram_inst|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cycloneive_lcell_comb \sram_inst|ram[15][53]~feeder (
// Equation(s):
// \sram_inst|ram[15][53]~feeder_combout  = \sram_inst|ram~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~69_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][53]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N27
dffeas \sram_inst|ram[15][53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][53]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][53]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][53] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][53] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N1
dffeas \sram_inst|ram[7][53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][53]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][53] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneive_lcell_comb \sram_inst|ram[11][53]~feeder (
// Equation(s):
// \sram_inst|ram[11][53]~feeder_combout  = \sram_inst|ram~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~69_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[11][53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][53]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[11][53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N17
dffeas \sram_inst|ram[11][53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][53]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][53]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][53] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][53] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N7
dffeas \sram_inst|ram[3][53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][53]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][53] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
cycloneive_lcell_comb \sram_inst|Mux10~7 (
// Equation(s):
// \sram_inst|Mux10~7_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[11][53]~q )) # (!memory_address[3] & ((\sram_inst|ram[3][53]~q )))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[11][53]~q ),
	.datac(\sram_inst|ram[3][53]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux10~7 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
cycloneive_lcell_comb \sram_inst|Mux10~8 (
// Equation(s):
// \sram_inst|Mux10~8_combout  = (memory_address[2] & ((\sram_inst|Mux10~7_combout  & (\sram_inst|ram[15][53]~q )) # (!\sram_inst|Mux10~7_combout  & ((\sram_inst|ram[7][53]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux10~7_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[15][53]~q ),
	.datac(\sram_inst|ram[7][53]~q ),
	.datad(\sram_inst|Mux10~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux10~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N0
cycloneive_lcell_comb \sram_inst|ram[8][53]~feeder (
// Equation(s):
// \sram_inst|ram[8][53]~feeder_combout  = \sram_inst|ram~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~69_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[8][53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][53]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[8][53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N1
dffeas \sram_inst|ram[8][53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][53]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][53]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][53] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][53] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y20_N19
dffeas \sram_inst|ram[12][53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][53]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][53] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N24
cycloneive_lcell_comb \sram_inst|ram[4][53]~feeder (
// Equation(s):
// \sram_inst|ram[4][53]~feeder_combout  = \sram_inst|ram~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~69_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[4][53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][53]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[4][53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N25
dffeas \sram_inst|ram[4][53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][53]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][53]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][53] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][53] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N11
dffeas \sram_inst|ram[0][53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][53]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][53] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N10
cycloneive_lcell_comb \sram_inst|Mux10~4 (
// Equation(s):
// \sram_inst|Mux10~4_combout  = (memory_address[2] & ((\sram_inst|ram[4][53]~q ) # ((memory_address[3])))) # (!memory_address[2] & (((\sram_inst|ram[0][53]~q  & !memory_address[3]))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[4][53]~q ),
	.datac(\sram_inst|ram[0][53]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux10~4 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N18
cycloneive_lcell_comb \sram_inst|Mux10~5 (
// Equation(s):
// \sram_inst|Mux10~5_combout  = (memory_address[3] & ((\sram_inst|Mux10~4_combout  & ((\sram_inst|ram[12][53]~q ))) # (!\sram_inst|Mux10~4_combout  & (\sram_inst|ram[8][53]~q )))) # (!memory_address[3] & (((\sram_inst|Mux10~4_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[8][53]~q ),
	.datac(\sram_inst|ram[12][53]~q ),
	.datad(\sram_inst|Mux10~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux10~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N18
cycloneive_lcell_comb \sram_inst|ram[10][53]~feeder (
// Equation(s):
// \sram_inst|ram[10][53]~feeder_combout  = \sram_inst|ram~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~69_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][53]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N19
dffeas \sram_inst|ram[10][53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][53]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][53]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][53] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][53] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N21
dffeas \sram_inst|ram[14][53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][53]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][53] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N4
cycloneive_lcell_comb \sram_inst|ram[6][53]~feeder (
// Equation(s):
// \sram_inst|ram[6][53]~feeder_combout  = \sram_inst|ram~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~69_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][53]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N5
dffeas \sram_inst|ram[6][53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][53]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][53]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][53] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][53] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N27
dffeas \sram_inst|ram[2][53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][53]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][53] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N26
cycloneive_lcell_comb \sram_inst|Mux10~2 (
// Equation(s):
// \sram_inst|Mux10~2_combout  = (memory_address[2] & ((\sram_inst|ram[6][53]~q ) # ((memory_address[3])))) # (!memory_address[2] & (((\sram_inst|ram[2][53]~q  & !memory_address[3]))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[6][53]~q ),
	.datac(\sram_inst|ram[2][53]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux10~2 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N20
cycloneive_lcell_comb \sram_inst|Mux10~3 (
// Equation(s):
// \sram_inst|Mux10~3_combout  = (memory_address[3] & ((\sram_inst|Mux10~2_combout  & ((\sram_inst|ram[14][53]~q ))) # (!\sram_inst|Mux10~2_combout  & (\sram_inst|ram[10][53]~q )))) # (!memory_address[3] & (((\sram_inst|Mux10~2_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[10][53]~q ),
	.datac(\sram_inst|ram[14][53]~q ),
	.datad(\sram_inst|Mux10~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux10~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N6
cycloneive_lcell_comb \sram_inst|Mux10~6 (
// Equation(s):
// \sram_inst|Mux10~6_combout  = (memory_address[0] & (memory_address[1])) # (!memory_address[0] & ((memory_address[1] & ((\sram_inst|Mux10~3_combout ))) # (!memory_address[1] & (\sram_inst|Mux10~5_combout ))))

	.dataa(memory_address[0]),
	.datab(memory_address[1]),
	.datac(\sram_inst|Mux10~5_combout ),
	.datad(\sram_inst|Mux10~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux10~6 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N10
cycloneive_lcell_comb \sram_inst|Mux10~9 (
// Equation(s):
// \sram_inst|Mux10~9_combout  = (memory_address[0] & ((\sram_inst|Mux10~6_combout  & ((\sram_inst|Mux10~8_combout ))) # (!\sram_inst|Mux10~6_combout  & (\sram_inst|Mux10~1_combout )))) # (!memory_address[0] & (((\sram_inst|Mux10~6_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|Mux10~1_combout ),
	.datac(\sram_inst|Mux10~8_combout ),
	.datad(\sram_inst|Mux10~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux10~9 .lut_mask = 16'hF588;
defparam \sram_inst|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N11
dffeas \sram_inst|memory_read[53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux10~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [53]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[53] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[53] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N7
dffeas \xtea_input[53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [53]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[53]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[53] .is_wysiwyg = "true";
defparam \xtea_input[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[6]~11 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[6]~11_combout  = (\serialblock_inst|serialreader_inst|reader_data_out[0]~3_combout  & (\serialblock_inst|serialreader_inst|temp_data [2])) # 
// (!\serialblock_inst|serialreader_inst|reader_data_out[0]~3_combout  & ((\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6])))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [2]),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [6]),
	.datac(gnd),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out[0]~3_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[6]~11 .lut_mask = 16'hAACC;
defparam \serialblock_inst|serialreader_inst|reader_data_out[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[6] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [6] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[6]~11_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [6]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [6]),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[6]~11_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [6]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[6] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N18
cycloneive_lcell_comb \xteablock_inst|xtea_output[6] (
// Equation(s):
// \xteablock_inst|xtea_output [6] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [6])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [6])))

	.dataa(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.datab(\xteablock_inst|subinput1 [6]),
	.datac(\xteablock_inst|xtea_output [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [6]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[6] .lut_mask = 16'hD8D8;
defparam \xteablock_inst|xtea_output[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N24
cycloneive_lcell_comb \Selector78~0 (
// Equation(s):
// \Selector78~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [6]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [6]))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [6]),
	.datad(\xteablock_inst|xtea_output [6]),
	.cin(gnd),
	.combout(\Selector78~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector78~0 .lut_mask = 16'hFC30;
defparam \Selector78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N25
dffeas \memory_write[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector78~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[6] .is_wysiwyg = "true";
defparam \memory_write[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
cycloneive_lcell_comb \sram_inst|ram~22 (
// Equation(s):
// \sram_inst|ram~22_combout  = (\nreset~input_o  & memory_write[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\nreset~input_o ),
	.datad(memory_write[6]),
	.cin(gnd),
	.combout(\sram_inst|ram~22_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~22 .lut_mask = 16'hF000;
defparam \sram_inst|ram~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N9
dffeas \sram_inst|ram[2][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][6] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N1
dffeas \sram_inst|ram[3][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][6] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneive_lcell_comb \sram_inst|ram[1][6]~feeder (
// Equation(s):
// \sram_inst|ram[1][6]~feeder_combout  = \sram_inst|ram~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~22_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][6]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N25
dffeas \sram_inst|ram[1][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][6] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N27
dffeas \sram_inst|ram[0][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][6] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N26
cycloneive_lcell_comb \sram_inst|Mux57~4 (
// Equation(s):
// \sram_inst|Mux57~4_combout  = (memory_address[0] & ((\sram_inst|ram[1][6]~q ) # ((memory_address[1])))) # (!memory_address[0] & (((\sram_inst|ram[0][6]~q  & !memory_address[1]))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[1][6]~q ),
	.datac(\sram_inst|ram[0][6]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux57~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux57~4 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux57~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N0
cycloneive_lcell_comb \sram_inst|Mux57~5 (
// Equation(s):
// \sram_inst|Mux57~5_combout  = (memory_address[1] & ((\sram_inst|Mux57~4_combout  & ((\sram_inst|ram[3][6]~q ))) # (!\sram_inst|Mux57~4_combout  & (\sram_inst|ram[2][6]~q )))) # (!memory_address[1] & (((\sram_inst|Mux57~4_combout ))))

	.dataa(\sram_inst|ram[2][6]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[3][6]~q ),
	.datad(\sram_inst|Mux57~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux57~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux57~5 .lut_mask = 16'hF388;
defparam \sram_inst|Mux57~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
cycloneive_lcell_comb \sram_inst|ram[6][6]~feeder (
// Equation(s):
// \sram_inst|ram[6][6]~feeder_combout  = \sram_inst|ram~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][6]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N9
dffeas \sram_inst|ram[6][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][6] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N27
dffeas \sram_inst|ram[7][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][6] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N5
dffeas \sram_inst|ram[5][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][6] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N15
dffeas \sram_inst|ram[4][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][6] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N14
cycloneive_lcell_comb \sram_inst|Mux57~2 (
// Equation(s):
// \sram_inst|Mux57~2_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[5][6]~q )) # (!memory_address[0] & ((\sram_inst|ram[4][6]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[5][6]~q ),
	.datac(\sram_inst|ram[4][6]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux57~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux57~2 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
cycloneive_lcell_comb \sram_inst|Mux57~3 (
// Equation(s):
// \sram_inst|Mux57~3_combout  = (memory_address[1] & ((\sram_inst|Mux57~2_combout  & ((\sram_inst|ram[7][6]~q ))) # (!\sram_inst|Mux57~2_combout  & (\sram_inst|ram[6][6]~q )))) # (!memory_address[1] & (((\sram_inst|Mux57~2_combout ))))

	.dataa(\sram_inst|ram[6][6]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[7][6]~q ),
	.datad(\sram_inst|Mux57~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux57~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux57~3 .lut_mask = 16'hF388;
defparam \sram_inst|Mux57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N16
cycloneive_lcell_comb \sram_inst|Mux57~6 (
// Equation(s):
// \sram_inst|Mux57~6_combout  = (memory_address[3] & (memory_address[2])) # (!memory_address[3] & ((memory_address[2] & ((\sram_inst|Mux57~3_combout ))) # (!memory_address[2] & (\sram_inst|Mux57~5_combout ))))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|Mux57~5_combout ),
	.datad(\sram_inst|Mux57~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux57~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux57~6 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux57~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N24
cycloneive_lcell_comb \sram_inst|ram[15][6]~feeder (
// Equation(s):
// \sram_inst|ram[15][6]~feeder_combout  = \sram_inst|ram~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~22_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[15][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][6]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[15][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N25
dffeas \sram_inst|ram[15][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][6] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N20
cycloneive_lcell_comb \sram_inst|ram[14][6]~feeder (
// Equation(s):
// \sram_inst|ram[14][6]~feeder_combout  = \sram_inst|ram~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~22_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[14][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][6]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[14][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N21
dffeas \sram_inst|ram[14][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][6] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y20_N25
dffeas \sram_inst|ram[12][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][6] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N24
cycloneive_lcell_comb \sram_inst|Mux57~7 (
// Equation(s):
// \sram_inst|Mux57~7_combout  = (memory_address[1] & ((\sram_inst|ram[14][6]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[12][6]~q  & !memory_address[0]))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[14][6]~q ),
	.datac(\sram_inst|ram[12][6]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux57~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux57~7 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux57~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N27
dffeas \sram_inst|ram[13][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][6] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N26
cycloneive_lcell_comb \sram_inst|Mux57~8 (
// Equation(s):
// \sram_inst|Mux57~8_combout  = (\sram_inst|Mux57~7_combout  & ((\sram_inst|ram[15][6]~q ) # ((!memory_address[0])))) # (!\sram_inst|Mux57~7_combout  & (((\sram_inst|ram[13][6]~q  & memory_address[0]))))

	.dataa(\sram_inst|ram[15][6]~q ),
	.datab(\sram_inst|Mux57~7_combout ),
	.datac(\sram_inst|ram[13][6]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux57~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux57~8 .lut_mask = 16'hB8CC;
defparam \sram_inst|Mux57~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N24
cycloneive_lcell_comb \sram_inst|ram[11][6]~feeder (
// Equation(s):
// \sram_inst|ram[11][6]~feeder_combout  = \sram_inst|ram~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[11][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][6]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[11][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N25
dffeas \sram_inst|ram[11][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][6] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N1
dffeas \sram_inst|ram[9][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][6] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N18
cycloneive_lcell_comb \sram_inst|ram[10][6]~feeder (
// Equation(s):
// \sram_inst|ram[10][6]~feeder_combout  = \sram_inst|ram~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][6]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N19
dffeas \sram_inst|ram[10][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][6] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y20_N27
dffeas \sram_inst|ram[8][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][6] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N26
cycloneive_lcell_comb \sram_inst|Mux57~0 (
// Equation(s):
// \sram_inst|Mux57~0_combout  = (memory_address[1] & ((\sram_inst|ram[10][6]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[8][6]~q  & !memory_address[0]))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[10][6]~q ),
	.datac(\sram_inst|ram[8][6]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux57~0 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N0
cycloneive_lcell_comb \sram_inst|Mux57~1 (
// Equation(s):
// \sram_inst|Mux57~1_combout  = (memory_address[0] & ((\sram_inst|Mux57~0_combout  & (\sram_inst|ram[11][6]~q )) # (!\sram_inst|Mux57~0_combout  & ((\sram_inst|ram[9][6]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux57~0_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[11][6]~q ),
	.datac(\sram_inst|ram[9][6]~q ),
	.datad(\sram_inst|Mux57~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux57~1 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N18
cycloneive_lcell_comb \sram_inst|Mux57~9 (
// Equation(s):
// \sram_inst|Mux57~9_combout  = (memory_address[3] & ((\sram_inst|Mux57~6_combout  & (\sram_inst|Mux57~8_combout )) # (!\sram_inst|Mux57~6_combout  & ((\sram_inst|Mux57~1_combout ))))) # (!memory_address[3] & (\sram_inst|Mux57~6_combout ))

	.dataa(memory_address[3]),
	.datab(\sram_inst|Mux57~6_combout ),
	.datac(\sram_inst|Mux57~8_combout ),
	.datad(\sram_inst|Mux57~1_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux57~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux57~9 .lut_mask = 16'hE6C4;
defparam \sram_inst|Mux57~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N19
dffeas \sram_inst|memory_read[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux57~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[6] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N13
dffeas \xtea_input[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[6]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[6] .is_wysiwyg = "true";
defparam \xtea_input[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N20
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[38]~43 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[38]~43_combout  = (\serialblock_inst|serialreader_inst|temp_data [38] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [38]),
	.datac(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[38]~43_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[38]~43 .lut_mask = 16'h4CCC;
defparam \serialblock_inst|serialreader_inst|reader_data_out[38]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[38] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [38] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[38]~43_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [38]))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out [38]),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out[38]~43_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [38]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[38] .lut_mask = 16'hC808;
defparam \serialblock_inst|serialreader_inst|reader_data_out[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N16
cycloneive_lcell_comb \xteablock_inst|xtea_output[38] (
// Equation(s):
// \xteablock_inst|xtea_output [38] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [6])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [38])))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput0 [6]),
	.datac(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.datad(\xteablock_inst|xtea_output [38]),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [38]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[38] .lut_mask = 16'hCFC0;
defparam \xteablock_inst|xtea_output[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N26
cycloneive_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [38]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [38]))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [38]),
	.datad(\xteablock_inst|xtea_output [38]),
	.cin(gnd),
	.combout(\Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector46~0 .lut_mask = 16'hFA50;
defparam \Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N27
dffeas \memory_write[38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[38]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[38] .is_wysiwyg = "true";
defparam \memory_write[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N18
cycloneive_lcell_comb \sram_inst|ram~54 (
// Equation(s):
// \sram_inst|ram~54_combout  = (memory_write[38] & \nreset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(memory_write[38]),
	.datad(\nreset~input_o ),
	.cin(gnd),
	.combout(\sram_inst|ram~54_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~54 .lut_mask = 16'hF000;
defparam \sram_inst|ram~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N19
dffeas \sram_inst|ram[15][38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][38] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][38] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N25
dffeas \sram_inst|ram[13][38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][38] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N10
cycloneive_lcell_comb \sram_inst|ram[14][38]~feeder (
// Equation(s):
// \sram_inst|ram[14][38]~feeder_combout  = \sram_inst|ram~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[14][38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][38]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[14][38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y18_N11
dffeas \sram_inst|ram[14][38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][38] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][38] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N25
dffeas \sram_inst|ram[12][38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][38] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N24
cycloneive_lcell_comb \sram_inst|Mux25~7 (
// Equation(s):
// \sram_inst|Mux25~7_combout  = (memory_address[0] & (((memory_address[1])))) # (!memory_address[0] & ((memory_address[1] & (\sram_inst|ram[14][38]~q )) # (!memory_address[1] & ((\sram_inst|ram[12][38]~q )))))

	.dataa(\sram_inst|ram[14][38]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[12][38]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux25~7 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
cycloneive_lcell_comb \sram_inst|Mux25~8 (
// Equation(s):
// \sram_inst|Mux25~8_combout  = (memory_address[0] & ((\sram_inst|Mux25~7_combout  & (\sram_inst|ram[15][38]~q )) # (!\sram_inst|Mux25~7_combout  & ((\sram_inst|ram[13][38]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux25~7_combout ))))

	.dataa(\sram_inst|ram[15][38]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[13][38]~q ),
	.datad(\sram_inst|Mux25~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux25~8 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N0
cycloneive_lcell_comb \sram_inst|ram[11][38]~feeder (
// Equation(s):
// \sram_inst|ram[11][38]~feeder_combout  = \sram_inst|ram~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~54_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[11][38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][38]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[11][38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N1
dffeas \sram_inst|ram[11][38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][38] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][38] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N13
dffeas \sram_inst|ram[9][38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][38] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N14
cycloneive_lcell_comb \sram_inst|ram[10][38]~feeder (
// Equation(s):
// \sram_inst|ram[10][38]~feeder_combout  = \sram_inst|ram~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~54_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[10][38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][38]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[10][38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N15
dffeas \sram_inst|ram[10][38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][38] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][38] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y19_N27
dffeas \sram_inst|ram[8][38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][38] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N26
cycloneive_lcell_comb \sram_inst|Mux25~0 (
// Equation(s):
// \sram_inst|Mux25~0_combout  = (memory_address[0] & (((memory_address[1])))) # (!memory_address[0] & ((memory_address[1] & (\sram_inst|ram[10][38]~q )) # (!memory_address[1] & ((\sram_inst|ram[8][38]~q )))))

	.dataa(\sram_inst|ram[10][38]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[8][38]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux25~0 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N12
cycloneive_lcell_comb \sram_inst|Mux25~1 (
// Equation(s):
// \sram_inst|Mux25~1_combout  = (memory_address[0] & ((\sram_inst|Mux25~0_combout  & (\sram_inst|ram[11][38]~q )) # (!\sram_inst|Mux25~0_combout  & ((\sram_inst|ram[9][38]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux25~0_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[11][38]~q ),
	.datac(\sram_inst|ram[9][38]~q ),
	.datad(\sram_inst|Mux25~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux25~1 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N10
cycloneive_lcell_comb \sram_inst|ram[2][38]~feeder (
// Equation(s):
// \sram_inst|ram[2][38]~feeder_combout  = \sram_inst|ram~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~54_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[2][38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][38]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[2][38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N11
dffeas \sram_inst|ram[2][38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][38] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][38] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N11
dffeas \sram_inst|ram[3][38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][38] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N8
cycloneive_lcell_comb \sram_inst|ram[1][38]~feeder (
// Equation(s):
// \sram_inst|ram[1][38]~feeder_combout  = \sram_inst|ram~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[1][38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][38]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[1][38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N9
dffeas \sram_inst|ram[1][38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][38] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][38] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N5
dffeas \sram_inst|ram[0][38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][38] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N4
cycloneive_lcell_comb \sram_inst|Mux25~4 (
// Equation(s):
// \sram_inst|Mux25~4_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[1][38]~q )) # (!memory_address[0] & ((\sram_inst|ram[0][38]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[1][38]~q ),
	.datac(\sram_inst|ram[0][38]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux25~4 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
cycloneive_lcell_comb \sram_inst|Mux25~5 (
// Equation(s):
// \sram_inst|Mux25~5_combout  = (memory_address[1] & ((\sram_inst|Mux25~4_combout  & ((\sram_inst|ram[3][38]~q ))) # (!\sram_inst|Mux25~4_combout  & (\sram_inst|ram[2][38]~q )))) # (!memory_address[1] & (((\sram_inst|Mux25~4_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[2][38]~q ),
	.datac(\sram_inst|ram[3][38]~q ),
	.datad(\sram_inst|Mux25~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux25~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
cycloneive_lcell_comb \sram_inst|ram[6][38]~feeder (
// Equation(s):
// \sram_inst|ram[6][38]~feeder_combout  = \sram_inst|ram~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][38]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N23
dffeas \sram_inst|ram[6][38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][38] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][38] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N21
dffeas \sram_inst|ram[7][38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][38] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][38] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N31
dffeas \sram_inst|ram[4][38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][38] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][38] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N21
dffeas \sram_inst|ram[5][38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][38] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \sram_inst|Mux25~2 (
// Equation(s):
// \sram_inst|Mux25~2_combout  = (memory_address[1] & (memory_address[0])) # (!memory_address[1] & ((memory_address[0] & ((\sram_inst|ram[5][38]~q ))) # (!memory_address[0] & (\sram_inst|ram[4][38]~q ))))

	.dataa(memory_address[1]),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[4][38]~q ),
	.datad(\sram_inst|ram[5][38]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux25~2 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
cycloneive_lcell_comb \sram_inst|Mux25~3 (
// Equation(s):
// \sram_inst|Mux25~3_combout  = (memory_address[1] & ((\sram_inst|Mux25~2_combout  & ((\sram_inst|ram[7][38]~q ))) # (!\sram_inst|Mux25~2_combout  & (\sram_inst|ram[6][38]~q )))) # (!memory_address[1] & (((\sram_inst|Mux25~2_combout ))))

	.dataa(\sram_inst|ram[6][38]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[7][38]~q ),
	.datad(\sram_inst|Mux25~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux25~3 .lut_mask = 16'hF388;
defparam \sram_inst|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N10
cycloneive_lcell_comb \sram_inst|Mux25~6 (
// Equation(s):
// \sram_inst|Mux25~6_combout  = (memory_address[3] & (memory_address[2])) # (!memory_address[3] & ((memory_address[2] & ((\sram_inst|Mux25~3_combout ))) # (!memory_address[2] & (\sram_inst|Mux25~5_combout ))))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|Mux25~5_combout ),
	.datad(\sram_inst|Mux25~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux25~6 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N0
cycloneive_lcell_comb \sram_inst|Mux25~9 (
// Equation(s):
// \sram_inst|Mux25~9_combout  = (memory_address[3] & ((\sram_inst|Mux25~6_combout  & (\sram_inst|Mux25~8_combout )) # (!\sram_inst|Mux25~6_combout  & ((\sram_inst|Mux25~1_combout ))))) # (!memory_address[3] & (((\sram_inst|Mux25~6_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|Mux25~8_combout ),
	.datac(\sram_inst|Mux25~1_combout ),
	.datad(\sram_inst|Mux25~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux25~9 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N1
dffeas \sram_inst|memory_read[38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux25~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [38]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[38] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneive_lcell_comb \xtea_input[38]~feeder (
// Equation(s):
// \xtea_input[38]~feeder_combout  = \sram_inst|memory_read [38]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|memory_read [38]),
	.cin(gnd),
	.combout(\xtea_input[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_input[38]~feeder .lut_mask = 16'hFF00;
defparam \xtea_input[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N25
dffeas \xtea_input[38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_input[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[38]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[38] .is_wysiwyg = "true";
defparam \xtea_input[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N4
cycloneive_lcell_comb \xtea_key~7 (
// Equation(s):
// \xtea_key~7_combout  = \sram_inst|memory_read [38] $ (\Equal2~20_combout )

	.dataa(gnd),
	.datab(\sram_inst|memory_read [38]),
	.datac(gnd),
	.datad(\Equal2~20_combout ),
	.cin(gnd),
	.combout(\xtea_key~7_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~7 .lut_mask = 16'h33CC;
defparam \xtea_key~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N7
dffeas \xtea_key[38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[38]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[38] .is_wysiwyg = "true";
defparam \xtea_key[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N6
cycloneive_lcell_comb \xteablock_inst|subkey[2][6] (
// Equation(s):
// \xteablock_inst|subkey[2][6]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][6]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[38])))

	.dataa(\xteablock_inst|subkey[2][6]~combout ),
	.datab(gnd),
	.datac(xtea_key[38]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][6]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][6] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[2][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N24
cycloneive_lcell_comb \xtea_key~8 (
// Equation(s):
// \xtea_key~8_combout  = \sram_inst|memory_read [6] $ (\Equal2~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|memory_read [6]),
	.datad(\Equal2~20_combout ),
	.cin(gnd),
	.combout(\xtea_key~8_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~8 .lut_mask = 16'h0FF0;
defparam \xtea_key~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N25
dffeas \xtea_key[70] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[70]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[70] .is_wysiwyg = "true";
defparam \xtea_key[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N14
cycloneive_lcell_comb \xteablock_inst|subkey[1][6] (
// Equation(s):
// \xteablock_inst|subkey[1][6]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((\xteablock_inst|subkey[1][6]~combout ))) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (xtea_key[70]))

	.dataa(gnd),
	.datab(xtea_key[70]),
	.datac(\xteablock_inst|subkey[1][6]~combout ),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][6]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][6] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|subkey[1][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N8
cycloneive_lcell_comb \xteablock_inst|rand_key~65 (
// Equation(s):
// \xteablock_inst|rand_key~65_combout  = \xteablock_inst|sum [0] $ (\xteablock_inst|sum [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|sum [0]),
	.datad(\xteablock_inst|sum [1]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~65_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~65 .lut_mask = 16'h0FF0;
defparam \xteablock_inst|rand_key~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N11
dffeas \xtea_key[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[6]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[6] .is_wysiwyg = "true";
defparam \xtea_key[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N10
cycloneive_lcell_comb \xteablock_inst|subkey[3][6] (
// Equation(s):
// \xteablock_inst|subkey[3][6]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][6]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[6])))

	.dataa(\xteablock_inst|subkey[3][6]~combout ),
	.datab(gnd),
	.datac(xtea_key[6]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][6]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][6] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[3][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N5
dffeas \xtea_key[102] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[102]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[102] .is_wysiwyg = "true";
defparam \xtea_key[102] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N0
cycloneive_lcell_comb \xteablock_inst|subkey[0][6] (
// Equation(s):
// \xteablock_inst|subkey[0][6]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((\xteablock_inst|subkey[0][6]~combout ))) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (xtea_key[102]))

	.dataa(xtea_key[102]),
	.datab(\xteablock_inst|subkey[0][6]~combout ),
	.datac(gnd),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][6]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][6] .lut_mask = 16'hCCAA;
defparam \xteablock_inst|subkey[0][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N20
cycloneive_lcell_comb \xteablock_inst|rand_key~78 (
// Equation(s):
// \xteablock_inst|rand_key~78_combout  = (\xteablock_inst|sum [1] & (\xteablock_inst|subkey[3][6]~combout  & ((\xteablock_inst|sum [0])))) # (!\xteablock_inst|sum [1] & (((\xteablock_inst|subkey[0][6]~combout ) # (\xteablock_inst|sum [0]))))

	.dataa(\xteablock_inst|subkey[3][6]~combout ),
	.datab(\xteablock_inst|subkey[0][6]~combout ),
	.datac(\xteablock_inst|sum [1]),
	.datad(\xteablock_inst|sum [0]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~78_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~78 .lut_mask = 16'hAF0C;
defparam \xteablock_inst|rand_key~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N30
cycloneive_lcell_comb \xteablock_inst|rand_key~79 (
// Equation(s):
// \xteablock_inst|rand_key~79_combout  = (\xteablock_inst|rand_key~65_combout  & ((\xteablock_inst|rand_key~78_combout  & ((\xteablock_inst|subkey[1][6]~combout ))) # (!\xteablock_inst|rand_key~78_combout  & (\xteablock_inst|subkey[2][6]~combout )))) # 
// (!\xteablock_inst|rand_key~65_combout  & (((\xteablock_inst|rand_key~78_combout ))))

	.dataa(\xteablock_inst|subkey[2][6]~combout ),
	.datab(\xteablock_inst|subkey[1][6]~combout ),
	.datac(\xteablock_inst|rand_key~65_combout ),
	.datad(\xteablock_inst|rand_key~78_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~79_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~79 .lut_mask = 16'hCFA0;
defparam \xteablock_inst|rand_key~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N17
dffeas \xtea_input[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[5]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[5] .is_wysiwyg = "true";
defparam \xtea_input[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N25
dffeas \xtea_key[69] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[69]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[69] .is_wysiwyg = "true";
defparam \xtea_key[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N24
cycloneive_lcell_comb \xteablock_inst|subkey[1][5] (
// Equation(s):
// \xteablock_inst|subkey[1][5]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[1][5]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[69])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[1][5]~combout ),
	.datac(xtea_key[69]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][5]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][5] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[1][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneive_lcell_comb \xteablock_inst|xtea_output[22] (
// Equation(s):
// \xteablock_inst|xtea_output [22] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [22])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [22])))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput1 [22]),
	.datac(\xteablock_inst|xtea_output [22]),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [22]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[22] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|xtea_output[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[22]~27 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[22]~27_combout  = (\serialblock_inst|serialreader_inst|temp_data [22] & (((!\serialblock_inst|serialreader_inst|error_out[0]~7_combout ) # (!\serialblock_inst|reader_trigger~q )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [22]),
	.datac(\serialblock_inst|reader_trigger~q ),
	.datad(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[22]~27_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[22]~27 .lut_mask = 16'h4CCC;
defparam \serialblock_inst|serialreader_inst|reader_data_out[22]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[22] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [22] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out[22]~27_combout )) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out [22])))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out[22]~27_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [22]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [22]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[22] .lut_mask = 16'h8C80;
defparam \serialblock_inst|serialreader_inst|reader_data_out[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneive_lcell_comb \Selector62~0 (
// Equation(s):
// \Selector62~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [22])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [22])))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\xteablock_inst|xtea_output [22]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [22]),
	.cin(gnd),
	.combout(\Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector62~0 .lut_mask = 16'hF3C0;
defparam \Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N29
dffeas \memory_write[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector62~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[22]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[22] .is_wysiwyg = "true";
defparam \memory_write[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \sram_inst|ram~38 (
// Equation(s):
// \sram_inst|ram~38_combout  = (\nreset~input_o  & memory_write[22])

	.dataa(gnd),
	.datab(\nreset~input_o ),
	.datac(gnd),
	.datad(memory_write[22]),
	.cin(gnd),
	.combout(\sram_inst|ram~38_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~38 .lut_mask = 16'hCC00;
defparam \sram_inst|ram~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cycloneive_lcell_comb \sram_inst|ram[15][22]~feeder (
// Equation(s):
// \sram_inst|ram[15][22]~feeder_combout  = \sram_inst|ram~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~38_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[15][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][22]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[15][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N21
dffeas \sram_inst|ram[15][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][22] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N23
dffeas \sram_inst|ram[13][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][22] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N26
cycloneive_lcell_comb \sram_inst|ram[14][22]~feeder (
// Equation(s):
// \sram_inst|ram[14][22]~feeder_combout  = \sram_inst|ram~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[14][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][22]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[14][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N27
dffeas \sram_inst|ram[14][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][22] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y17_N5
dffeas \sram_inst|ram[12][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][22] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N4
cycloneive_lcell_comb \sram_inst|Mux41~7 (
// Equation(s):
// \sram_inst|Mux41~7_combout  = (memory_address[0] & (((memory_address[1])))) # (!memory_address[0] & ((memory_address[1] & (\sram_inst|ram[14][22]~q )) # (!memory_address[1] & ((\sram_inst|ram[12][22]~q )))))

	.dataa(\sram_inst|ram[14][22]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[12][22]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux41~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux41~7 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux41~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N22
cycloneive_lcell_comb \sram_inst|Mux41~8 (
// Equation(s):
// \sram_inst|Mux41~8_combout  = (memory_address[0] & ((\sram_inst|Mux41~7_combout  & (\sram_inst|ram[15][22]~q )) # (!\sram_inst|Mux41~7_combout  & ((\sram_inst|ram[13][22]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux41~7_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[15][22]~q ),
	.datac(\sram_inst|ram[13][22]~q ),
	.datad(\sram_inst|Mux41~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux41~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux41~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux41~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \sram_inst|ram[6][22]~feeder (
// Equation(s):
// \sram_inst|ram[6][22]~feeder_combout  = \sram_inst|ram~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][22]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N17
dffeas \sram_inst|ram[6][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][22] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N11
dffeas \sram_inst|ram[7][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][22] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N20
cycloneive_lcell_comb \sram_inst|ram[5][22]~feeder (
// Equation(s):
// \sram_inst|ram[5][22]~feeder_combout  = \sram_inst|ram~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[5][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][22]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[5][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N21
dffeas \sram_inst|ram[5][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][22] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N23
dffeas \sram_inst|ram[4][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][22] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N22
cycloneive_lcell_comb \sram_inst|Mux41~2 (
// Equation(s):
// \sram_inst|Mux41~2_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[5][22]~q )) # (!memory_address[0] & ((\sram_inst|ram[4][22]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[5][22]~q ),
	.datac(\sram_inst|ram[4][22]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux41~2 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \sram_inst|Mux41~3 (
// Equation(s):
// \sram_inst|Mux41~3_combout  = (memory_address[1] & ((\sram_inst|Mux41~2_combout  & ((\sram_inst|ram[7][22]~q ))) # (!\sram_inst|Mux41~2_combout  & (\sram_inst|ram[6][22]~q )))) # (!memory_address[1] & (((\sram_inst|Mux41~2_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[6][22]~q ),
	.datac(\sram_inst|ram[7][22]~q ),
	.datad(\sram_inst|Mux41~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux41~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \sram_inst|ram[2][22]~feeder (
// Equation(s):
// \sram_inst|ram[2][22]~feeder_combout  = \sram_inst|ram~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[2][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][22]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[2][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N19
dffeas \sram_inst|ram[2][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][22] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N25
dffeas \sram_inst|ram[3][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][22] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cycloneive_lcell_comb \sram_inst|ram[0][22]~feeder (
// Equation(s):
// \sram_inst|ram[0][22]~feeder_combout  = \sram_inst|ram~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~38_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[0][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[0][22]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[0][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N15
dffeas \sram_inst|ram[0][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[0][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][22] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
cycloneive_lcell_comb \sram_inst|ram[1][22]~feeder (
// Equation(s):
// \sram_inst|ram[1][22]~feeder_combout  = \sram_inst|ram~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~38_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[1][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][22]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[1][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N29
dffeas \sram_inst|ram[1][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][22] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
cycloneive_lcell_comb \sram_inst|Mux41~4 (
// Equation(s):
// \sram_inst|Mux41~4_combout  = (memory_address[0] & (((\sram_inst|ram[1][22]~q ) # (memory_address[1])))) # (!memory_address[0] & (\sram_inst|ram[0][22]~q  & ((!memory_address[1]))))

	.dataa(\sram_inst|ram[0][22]~q ),
	.datab(\sram_inst|ram[1][22]~q ),
	.datac(memory_address[0]),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux41~4 .lut_mask = 16'hF0CA;
defparam \sram_inst|Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneive_lcell_comb \sram_inst|Mux41~5 (
// Equation(s):
// \sram_inst|Mux41~5_combout  = (memory_address[1] & ((\sram_inst|Mux41~4_combout  & ((\sram_inst|ram[3][22]~q ))) # (!\sram_inst|Mux41~4_combout  & (\sram_inst|ram[2][22]~q )))) # (!memory_address[1] & (((\sram_inst|Mux41~4_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[2][22]~q ),
	.datac(\sram_inst|ram[3][22]~q ),
	.datad(\sram_inst|Mux41~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux41~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux41~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux41~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \sram_inst|Mux41~6 (
// Equation(s):
// \sram_inst|Mux41~6_combout  = (memory_address[2] & ((\sram_inst|Mux41~3_combout ) # ((memory_address[3])))) # (!memory_address[2] & (((\sram_inst|Mux41~5_combout  & !memory_address[3]))))

	.dataa(\sram_inst|Mux41~3_combout ),
	.datab(memory_address[2]),
	.datac(\sram_inst|Mux41~5_combout ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux41~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux41~6 .lut_mask = 16'hCCB8;
defparam \sram_inst|Mux41~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N8
cycloneive_lcell_comb \sram_inst|ram[11][22]~feeder (
// Equation(s):
// \sram_inst|ram[11][22]~feeder_combout  = \sram_inst|ram~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~38_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[11][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][22]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[11][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N9
dffeas \sram_inst|ram[11][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][22] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N7
dffeas \sram_inst|ram[9][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][22] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N22
cycloneive_lcell_comb \sram_inst|ram[10][22]~feeder (
// Equation(s):
// \sram_inst|ram[10][22]~feeder_combout  = \sram_inst|ram~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~38_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[10][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][22]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[10][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N23
dffeas \sram_inst|ram[10][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][22] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N23
dffeas \sram_inst|ram[8][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][22] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N22
cycloneive_lcell_comb \sram_inst|Mux41~0 (
// Equation(s):
// \sram_inst|Mux41~0_combout  = (memory_address[1] & ((\sram_inst|ram[10][22]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[8][22]~q  & !memory_address[0]))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[10][22]~q ),
	.datac(\sram_inst|ram[8][22]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux41~0 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N6
cycloneive_lcell_comb \sram_inst|Mux41~1 (
// Equation(s):
// \sram_inst|Mux41~1_combout  = (memory_address[0] & ((\sram_inst|Mux41~0_combout  & (\sram_inst|ram[11][22]~q )) # (!\sram_inst|Mux41~0_combout  & ((\sram_inst|ram[9][22]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux41~0_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[11][22]~q ),
	.datac(\sram_inst|ram[9][22]~q ),
	.datad(\sram_inst|Mux41~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux41~1 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \sram_inst|Mux41~9 (
// Equation(s):
// \sram_inst|Mux41~9_combout  = (memory_address[3] & ((\sram_inst|Mux41~6_combout  & (\sram_inst|Mux41~8_combout )) # (!\sram_inst|Mux41~6_combout  & ((\sram_inst|Mux41~1_combout ))))) # (!memory_address[3] & (((\sram_inst|Mux41~6_combout ))))

	.dataa(\sram_inst|Mux41~8_combout ),
	.datab(memory_address[3]),
	.datac(\sram_inst|Mux41~6_combout ),
	.datad(\sram_inst|Mux41~1_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux41~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux41~9 .lut_mask = 16'hBCB0;
defparam \sram_inst|Mux41~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N25
dffeas \sram_inst|memory_read[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux41~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[22] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N7
dffeas \xtea_input[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[22]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[22] .is_wysiwyg = "true";
defparam \xtea_input[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N22
cycloneive_lcell_comb \xteablock_inst|xtea_output[54] (
// Equation(s):
// \xteablock_inst|xtea_output [54] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [22])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [54])))

	.dataa(\xteablock_inst|subinput0 [22]),
	.datab(gnd),
	.datac(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.datad(\xteablock_inst|xtea_output [54]),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [54]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[54] .lut_mask = 16'hAFA0;
defparam \xteablock_inst|xtea_output[54] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[54]~59 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[54]~59_combout  = (\serialblock_inst|serialreader_inst|temp_data [54] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )) # 
// (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )))

	.dataa(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [54]),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[54]~59_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[54]~59 .lut_mask = 16'h4CCC;
defparam \serialblock_inst|serialreader_inst|reader_data_out[54]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N24
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[54] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [54] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[54]~59_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [54]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [54]),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[54]~59_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [54]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[54] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[54] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N2
cycloneive_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [54])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [54])))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\xteablock_inst|xtea_output [54]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [54]),
	.cin(gnd),
	.combout(\Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector30~0 .lut_mask = 16'hF3C0;
defparam \Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N3
dffeas \memory_write[54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[54]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[54] .is_wysiwyg = "true";
defparam \memory_write[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N10
cycloneive_lcell_comb \sram_inst|ram~70 (
// Equation(s):
// \sram_inst|ram~70_combout  = (\nreset~input_o  & memory_write[54])

	.dataa(gnd),
	.datab(gnd),
	.datac(\nreset~input_o ),
	.datad(memory_write[54]),
	.cin(gnd),
	.combout(\sram_inst|ram~70_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~70 .lut_mask = 16'hF000;
defparam \sram_inst|ram~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N16
cycloneive_lcell_comb \sram_inst|ram[7][54]~feeder (
// Equation(s):
// \sram_inst|ram[7][54]~feeder_combout  = \sram_inst|ram~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[7][54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][54]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[7][54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N17
dffeas \sram_inst|ram[7][54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][54]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][54] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N28
cycloneive_lcell_comb \sram_inst|ram[6][54]~feeder (
// Equation(s):
// \sram_inst|ram[6][54]~feeder_combout  = \sram_inst|ram~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][54]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N29
dffeas \sram_inst|ram[6][54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][54]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][54] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N2
cycloneive_lcell_comb \sram_inst|ram[5][54]~feeder (
// Equation(s):
// \sram_inst|ram[5][54]~feeder_combout  = \sram_inst|ram~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[5][54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][54]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[5][54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N3
dffeas \sram_inst|ram[5][54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][54]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][54] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][54] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N21
dffeas \sram_inst|ram[4][54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][54]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][54] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N20
cycloneive_lcell_comb \sram_inst|Mux9~2 (
// Equation(s):
// \sram_inst|Mux9~2_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[5][54]~q )) # (!memory_address[0] & ((\sram_inst|ram[4][54]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[5][54]~q ),
	.datac(\sram_inst|ram[4][54]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux9~2 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N14
cycloneive_lcell_comb \sram_inst|Mux9~3 (
// Equation(s):
// \sram_inst|Mux9~3_combout  = (memory_address[1] & ((\sram_inst|Mux9~2_combout  & (\sram_inst|ram[7][54]~q )) # (!\sram_inst|Mux9~2_combout  & ((\sram_inst|ram[6][54]~q ))))) # (!memory_address[1] & (((\sram_inst|Mux9~2_combout ))))

	.dataa(\sram_inst|ram[7][54]~q ),
	.datab(\sram_inst|ram[6][54]~q ),
	.datac(memory_address[1]),
	.datad(\sram_inst|Mux9~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux9~3 .lut_mask = 16'hAFC0;
defparam \sram_inst|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N8
cycloneive_lcell_comb \sram_inst|ram[2][54]~feeder (
// Equation(s):
// \sram_inst|ram[2][54]~feeder_combout  = \sram_inst|ram~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~70_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[2][54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][54]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[2][54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N9
dffeas \sram_inst|ram[2][54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][54]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][54] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][54] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N15
dffeas \sram_inst|ram[3][54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][54]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][54] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N10
cycloneive_lcell_comb \sram_inst|ram[1][54]~feeder (
// Equation(s):
// \sram_inst|ram[1][54]~feeder_combout  = \sram_inst|ram~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[1][54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][54]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[1][54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N11
dffeas \sram_inst|ram[1][54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][54]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][54] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N6
cycloneive_lcell_comb \sram_inst|ram[0][54]~feeder (
// Equation(s):
// \sram_inst|ram[0][54]~feeder_combout  = \sram_inst|ram~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~70_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[0][54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[0][54]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[0][54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N7
dffeas \sram_inst|ram[0][54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[0][54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][54]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][54] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N12
cycloneive_lcell_comb \sram_inst|Mux9~4 (
// Equation(s):
// \sram_inst|Mux9~4_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[1][54]~q )) # (!memory_address[0] & ((\sram_inst|ram[0][54]~q )))))

	.dataa(\sram_inst|ram[1][54]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[0][54]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux9~4 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N14
cycloneive_lcell_comb \sram_inst|Mux9~5 (
// Equation(s):
// \sram_inst|Mux9~5_combout  = (memory_address[1] & ((\sram_inst|Mux9~4_combout  & ((\sram_inst|ram[3][54]~q ))) # (!\sram_inst|Mux9~4_combout  & (\sram_inst|ram[2][54]~q )))) # (!memory_address[1] & (((\sram_inst|Mux9~4_combout ))))

	.dataa(\sram_inst|ram[2][54]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[3][54]~q ),
	.datad(\sram_inst|Mux9~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux9~5 .lut_mask = 16'hF388;
defparam \sram_inst|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N0
cycloneive_lcell_comb \sram_inst|Mux9~6 (
// Equation(s):
// \sram_inst|Mux9~6_combout  = (memory_address[3] & (memory_address[2])) # (!memory_address[3] & ((memory_address[2] & (\sram_inst|Mux9~3_combout )) # (!memory_address[2] & ((\sram_inst|Mux9~5_combout )))))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|Mux9~3_combout ),
	.datad(\sram_inst|Mux9~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux9~6 .lut_mask = 16'hD9C8;
defparam \sram_inst|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \sram_inst|ram[10][54]~feeder (
// Equation(s):
// \sram_inst|ram[10][54]~feeder_combout  = \sram_inst|ram~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][54]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N17
dffeas \sram_inst|ram[10][54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][54]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][54] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][54] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N31
dffeas \sram_inst|ram[8][54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][54]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][54] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cycloneive_lcell_comb \sram_inst|Mux9~0 (
// Equation(s):
// \sram_inst|Mux9~0_combout  = (memory_address[1] & ((\sram_inst|ram[10][54]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[8][54]~q  & !memory_address[0]))))

	.dataa(\sram_inst|ram[10][54]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[8][54]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux9~0 .lut_mask = 16'hCCB8;
defparam \sram_inst|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \sram_inst|ram[11][54]~feeder (
// Equation(s):
// \sram_inst|ram[11][54]~feeder_combout  = \sram_inst|ram~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[11][54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][54]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[11][54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N31
dffeas \sram_inst|ram[11][54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][54]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][54] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][54] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N1
dffeas \sram_inst|ram[9][54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][54]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][54] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cycloneive_lcell_comb \sram_inst|Mux9~1 (
// Equation(s):
// \sram_inst|Mux9~1_combout  = (\sram_inst|Mux9~0_combout  & ((\sram_inst|ram[11][54]~q ) # ((!memory_address[0])))) # (!\sram_inst|Mux9~0_combout  & (((\sram_inst|ram[9][54]~q  & memory_address[0]))))

	.dataa(\sram_inst|Mux9~0_combout ),
	.datab(\sram_inst|ram[11][54]~q ),
	.datac(\sram_inst|ram[9][54]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux9~1 .lut_mask = 16'hD8AA;
defparam \sram_inst|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N9
dffeas \sram_inst|ram[15][54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][54]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][54] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][54] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N7
dffeas \sram_inst|ram[13][54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][54]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][54] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][54] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N31
dffeas \sram_inst|ram[12][54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][54]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][54] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N20
cycloneive_lcell_comb \sram_inst|ram[14][54]~feeder (
// Equation(s):
// \sram_inst|ram[14][54]~feeder_combout  = \sram_inst|ram~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[14][54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][54]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[14][54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N21
dffeas \sram_inst|ram[14][54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][54]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][54] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N30
cycloneive_lcell_comb \sram_inst|Mux9~7 (
// Equation(s):
// \sram_inst|Mux9~7_combout  = (memory_address[1] & ((memory_address[0]) # ((\sram_inst|ram[14][54]~q )))) # (!memory_address[1] & (!memory_address[0] & (\sram_inst|ram[12][54]~q )))

	.dataa(memory_address[1]),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[12][54]~q ),
	.datad(\sram_inst|ram[14][54]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux9~7 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N6
cycloneive_lcell_comb \sram_inst|Mux9~8 (
// Equation(s):
// \sram_inst|Mux9~8_combout  = (memory_address[0] & ((\sram_inst|Mux9~7_combout  & (\sram_inst|ram[15][54]~q )) # (!\sram_inst|Mux9~7_combout  & ((\sram_inst|ram[13][54]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux9~7_combout ))))

	.dataa(\sram_inst|ram[15][54]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[13][54]~q ),
	.datad(\sram_inst|Mux9~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux9~8 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N20
cycloneive_lcell_comb \sram_inst|Mux9~9 (
// Equation(s):
// \sram_inst|Mux9~9_combout  = (memory_address[3] & ((\sram_inst|Mux9~6_combout  & ((\sram_inst|Mux9~8_combout ))) # (!\sram_inst|Mux9~6_combout  & (\sram_inst|Mux9~1_combout )))) # (!memory_address[3] & (\sram_inst|Mux9~6_combout ))

	.dataa(memory_address[3]),
	.datab(\sram_inst|Mux9~6_combout ),
	.datac(\sram_inst|Mux9~1_combout ),
	.datad(\sram_inst|Mux9~8_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux9~9 .lut_mask = 16'hEC64;
defparam \sram_inst|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N21
dffeas \sram_inst|memory_read[54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux9~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [54]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[54] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N11
dffeas \xtea_input[54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [54]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[54]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[54] .is_wysiwyg = "true";
defparam \xtea_input[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N20
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[14]~19 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[14]~19_combout  = (\serialblock_inst|serialreader_inst|temp_data [14] & (((!\serialblock_inst|serialreader_inst|error_out[0]~7_combout ) # (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )) # 
// (!\serialblock_inst|reader_trigger~q )))

	.dataa(\serialblock_inst|reader_trigger~q ),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datac(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_data [14]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[14]~19_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[14]~19 .lut_mask = 16'h7F00;
defparam \serialblock_inst|serialreader_inst|reader_data_out[14]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N14
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[14] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [14] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out[14]~19_combout )) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out [14])))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out[14]~19_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [14]),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [14]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[14] .lut_mask = 16'h88C0;
defparam \serialblock_inst|serialreader_inst|reader_data_out[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N24
cycloneive_lcell_comb \xteablock_inst|xtea_output[14] (
// Equation(s):
// \xteablock_inst|xtea_output [14] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|subinput1 [14]))) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|xtea_output [14]))

	.dataa(gnd),
	.datab(\xteablock_inst|xtea_output [14]),
	.datac(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.datad(\xteablock_inst|subinput1 [14]),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [14]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[14] .lut_mask = 16'hFC0C;
defparam \xteablock_inst|xtea_output[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N16
cycloneive_lcell_comb \Selector70~0 (
// Equation(s):
// \Selector70~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [14]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [14]))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [14]),
	.datad(\xteablock_inst|xtea_output [14]),
	.cin(gnd),
	.combout(\Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector70~0 .lut_mask = 16'hFA50;
defparam \Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N17
dffeas \memory_write[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector70~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[14]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[14] .is_wysiwyg = "true";
defparam \memory_write[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \sram_inst|ram~30 (
// Equation(s):
// \sram_inst|ram~30_combout  = (memory_write[14] & \nreset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(memory_write[14]),
	.datad(\nreset~input_o ),
	.cin(gnd),
	.combout(\sram_inst|ram~30_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~30 .lut_mask = 16'hF000;
defparam \sram_inst|ram~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
cycloneive_lcell_comb \sram_inst|ram[15][14]~feeder (
// Equation(s):
// \sram_inst|ram[15][14]~feeder_combout  = \sram_inst|ram~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][14]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N13
dffeas \sram_inst|ram[15][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][14] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N21
dffeas \sram_inst|ram[13][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][14] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N18
cycloneive_lcell_comb \sram_inst|ram[14][14]~feeder (
// Equation(s):
// \sram_inst|ram[14][14]~feeder_combout  = \sram_inst|ram~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~30_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[14][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][14]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[14][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N19
dffeas \sram_inst|ram[14][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][14] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y20_N29
dffeas \sram_inst|ram[12][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][14] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N28
cycloneive_lcell_comb \sram_inst|Mux49~7 (
// Equation(s):
// \sram_inst|Mux49~7_combout  = (memory_address[1] & ((\sram_inst|ram[14][14]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[12][14]~q  & !memory_address[0]))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[14][14]~q ),
	.datac(\sram_inst|ram[12][14]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux49~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux49~7 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux49~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N20
cycloneive_lcell_comb \sram_inst|Mux49~8 (
// Equation(s):
// \sram_inst|Mux49~8_combout  = (memory_address[0] & ((\sram_inst|Mux49~7_combout  & (\sram_inst|ram[15][14]~q )) # (!\sram_inst|Mux49~7_combout  & ((\sram_inst|ram[13][14]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux49~7_combout ))))

	.dataa(\sram_inst|ram[15][14]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[13][14]~q ),
	.datad(\sram_inst|Mux49~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux49~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux49~8 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux49~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N0
cycloneive_lcell_comb \sram_inst|ram[2][14]~feeder (
// Equation(s):
// \sram_inst|ram[2][14]~feeder_combout  = \sram_inst|ram~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[2][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][14]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[2][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N1
dffeas \sram_inst|ram[2][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][14] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N9
dffeas \sram_inst|ram[3][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][14] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N12
cycloneive_lcell_comb \sram_inst|ram[1][14]~feeder (
// Equation(s):
// \sram_inst|ram[1][14]~feeder_combout  = \sram_inst|ram~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][14]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N13
dffeas \sram_inst|ram[1][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][14] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N11
dffeas \sram_inst|ram[0][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][14] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N10
cycloneive_lcell_comb \sram_inst|Mux49~4 (
// Equation(s):
// \sram_inst|Mux49~4_combout  = (memory_address[0] & ((\sram_inst|ram[1][14]~q ) # ((memory_address[1])))) # (!memory_address[0] & (((\sram_inst|ram[0][14]~q  & !memory_address[1]))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[1][14]~q ),
	.datac(\sram_inst|ram[0][14]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux49~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux49~4 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux49~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneive_lcell_comb \sram_inst|Mux49~5 (
// Equation(s):
// \sram_inst|Mux49~5_combout  = (memory_address[1] & ((\sram_inst|Mux49~4_combout  & ((\sram_inst|ram[3][14]~q ))) # (!\sram_inst|Mux49~4_combout  & (\sram_inst|ram[2][14]~q )))) # (!memory_address[1] & (((\sram_inst|Mux49~4_combout ))))

	.dataa(\sram_inst|ram[2][14]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[3][14]~q ),
	.datad(\sram_inst|Mux49~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux49~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux49~5 .lut_mask = 16'hF388;
defparam \sram_inst|Mux49~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \sram_inst|ram[6][14]~feeder (
// Equation(s):
// \sram_inst|ram[6][14]~feeder_combout  = \sram_inst|ram~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][14]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N23
dffeas \sram_inst|ram[6][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][14] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N5
dffeas \sram_inst|ram[7][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][14] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N8
cycloneive_lcell_comb \sram_inst|ram[5][14]~feeder (
// Equation(s):
// \sram_inst|ram[5][14]~feeder_combout  = \sram_inst|ram~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[5][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][14]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[5][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N9
dffeas \sram_inst|ram[5][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][14] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N11
dffeas \sram_inst|ram[4][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][14] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N10
cycloneive_lcell_comb \sram_inst|Mux49~2 (
// Equation(s):
// \sram_inst|Mux49~2_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[5][14]~q )) # (!memory_address[0] & ((\sram_inst|ram[4][14]~q )))))

	.dataa(\sram_inst|ram[5][14]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[4][14]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux49~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux49~2 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \sram_inst|Mux49~3 (
// Equation(s):
// \sram_inst|Mux49~3_combout  = (memory_address[1] & ((\sram_inst|Mux49~2_combout  & ((\sram_inst|ram[7][14]~q ))) # (!\sram_inst|Mux49~2_combout  & (\sram_inst|ram[6][14]~q )))) # (!memory_address[1] & (((\sram_inst|Mux49~2_combout ))))

	.dataa(\sram_inst|ram[6][14]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[7][14]~q ),
	.datad(\sram_inst|Mux49~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux49~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux49~3 .lut_mask = 16'hF388;
defparam \sram_inst|Mux49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \sram_inst|Mux49~6 (
// Equation(s):
// \sram_inst|Mux49~6_combout  = (memory_address[2] & (((\sram_inst|Mux49~3_combout ) # (memory_address[3])))) # (!memory_address[2] & (\sram_inst|Mux49~5_combout  & ((!memory_address[3]))))

	.dataa(\sram_inst|Mux49~5_combout ),
	.datab(memory_address[2]),
	.datac(\sram_inst|Mux49~3_combout ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux49~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux49~6 .lut_mask = 16'hCCE2;
defparam \sram_inst|Mux49~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N10
cycloneive_lcell_comb \sram_inst|ram[11][14]~feeder (
// Equation(s):
// \sram_inst|ram[11][14]~feeder_combout  = \sram_inst|ram~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[11][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][14]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[11][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N11
dffeas \sram_inst|ram[11][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][14] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y21_N13
dffeas \sram_inst|ram[9][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][14] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N28
cycloneive_lcell_comb \sram_inst|ram[10][14]~feeder (
// Equation(s):
// \sram_inst|ram[10][14]~feeder_combout  = \sram_inst|ram~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][14]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y20_N29
dffeas \sram_inst|ram[10][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][14] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y18_N11
dffeas \sram_inst|ram[8][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][14] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N10
cycloneive_lcell_comb \sram_inst|Mux49~0 (
// Equation(s):
// \sram_inst|Mux49~0_combout  = (memory_address[1] & ((\sram_inst|ram[10][14]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[8][14]~q  & !memory_address[0]))))

	.dataa(\sram_inst|ram[10][14]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[8][14]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux49~0 .lut_mask = 16'hCCB8;
defparam \sram_inst|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N12
cycloneive_lcell_comb \sram_inst|Mux49~1 (
// Equation(s):
// \sram_inst|Mux49~1_combout  = (memory_address[0] & ((\sram_inst|Mux49~0_combout  & (\sram_inst|ram[11][14]~q )) # (!\sram_inst|Mux49~0_combout  & ((\sram_inst|ram[9][14]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux49~0_combout ))))

	.dataa(\sram_inst|ram[11][14]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[9][14]~q ),
	.datad(\sram_inst|Mux49~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux49~1 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \sram_inst|Mux49~9 (
// Equation(s):
// \sram_inst|Mux49~9_combout  = (memory_address[3] & ((\sram_inst|Mux49~6_combout  & (\sram_inst|Mux49~8_combout )) # (!\sram_inst|Mux49~6_combout  & ((\sram_inst|Mux49~1_combout ))))) # (!memory_address[3] & (((\sram_inst|Mux49~6_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|Mux49~8_combout ),
	.datac(\sram_inst|Mux49~6_combout ),
	.datad(\sram_inst|Mux49~1_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux49~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux49~9 .lut_mask = 16'hDAD0;
defparam \sram_inst|Mux49~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N17
dffeas \sram_inst|memory_read[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux49~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[14] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N31
dffeas \xtea_input[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[14]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[14] .is_wysiwyg = "true";
defparam \xtea_input[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[13]~18 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[13]~18_combout  = (\serialblock_inst|serialreader_inst|temp_data [13] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [13]),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datac(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[13]~18 .lut_mask = 16'h2AAA;
defparam \serialblock_inst|serialreader_inst|reader_data_out[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[13] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [13] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out[13]~18_combout )) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out [13])))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out[13]~18_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [13]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [13]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[13] .lut_mask = 16'h8C80;
defparam \serialblock_inst|serialreader_inst|reader_data_out[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneive_lcell_comb \xteablock_inst|xtea_output[13] (
// Equation(s):
// \xteablock_inst|xtea_output [13] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [13])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [13])))

	.dataa(\xteablock_inst|subinput1 [13]),
	.datab(\xteablock_inst|xtea_output [13]),
	.datac(gnd),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [13]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[13] .lut_mask = 16'hAACC;
defparam \xteablock_inst|xtea_output[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneive_lcell_comb \Selector71~0 (
// Equation(s):
// \Selector71~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [13]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [13]))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [13]),
	.datad(\xteablock_inst|xtea_output [13]),
	.cin(gnd),
	.combout(\Selector71~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector71~0 .lut_mask = 16'hFC30;
defparam \Selector71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N19
dffeas \memory_write[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector71~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[13]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[13] .is_wysiwyg = "true";
defparam \memory_write[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \sram_inst|ram~29 (
// Equation(s):
// \sram_inst|ram~29_combout  = (\nreset~input_o  & memory_write[13])

	.dataa(gnd),
	.datab(\nreset~input_o ),
	.datac(gnd),
	.datad(memory_write[13]),
	.cin(gnd),
	.combout(\sram_inst|ram~29_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~29 .lut_mask = 16'hCC00;
defparam \sram_inst|ram~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \sram_inst|ram[15][13]~feeder (
// Equation(s):
// \sram_inst|ram[15][13]~feeder_combout  = \sram_inst|ram~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~29_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[15][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][13]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[15][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N7
dffeas \sram_inst|ram[15][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][13] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N31
dffeas \sram_inst|ram[7][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][13] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N13
dffeas \sram_inst|ram[3][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][13] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneive_lcell_comb \sram_inst|ram[11][13]~feeder (
// Equation(s):
// \sram_inst|ram[11][13]~feeder_combout  = \sram_inst|ram~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~29_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[11][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][13]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[11][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N1
dffeas \sram_inst|ram[11][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][13] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneive_lcell_comb \sram_inst|Mux50~7 (
// Equation(s):
// \sram_inst|Mux50~7_combout  = (memory_address[2] & (memory_address[3])) # (!memory_address[2] & ((memory_address[3] & ((\sram_inst|ram[11][13]~q ))) # (!memory_address[3] & (\sram_inst|ram[3][13]~q ))))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[3][13]~q ),
	.datad(\sram_inst|ram[11][13]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux50~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux50~7 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux50~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \sram_inst|Mux50~8 (
// Equation(s):
// \sram_inst|Mux50~8_combout  = (memory_address[2] & ((\sram_inst|Mux50~7_combout  & (\sram_inst|ram[15][13]~q )) # (!\sram_inst|Mux50~7_combout  & ((\sram_inst|ram[7][13]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux50~7_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[15][13]~q ),
	.datac(\sram_inst|ram[7][13]~q ),
	.datad(\sram_inst|Mux50~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux50~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux50~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux50~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N12
cycloneive_lcell_comb \sram_inst|ram[13][13]~feeder (
// Equation(s):
// \sram_inst|ram[13][13]~feeder_combout  = \sram_inst|ram~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~29_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[13][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][13]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[13][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N13
dffeas \sram_inst|ram[13][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][13] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N20
cycloneive_lcell_comb \sram_inst|ram[9][13]~feeder (
// Equation(s):
// \sram_inst|ram[9][13]~feeder_combout  = \sram_inst|ram~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][13]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N21
dffeas \sram_inst|ram[9][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][13] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N3
dffeas \sram_inst|ram[1][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][13] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
cycloneive_lcell_comb \sram_inst|Mux50~0 (
// Equation(s):
// \sram_inst|Mux50~0_combout  = (memory_address[3] & ((\sram_inst|ram[9][13]~q ) # ((memory_address[2])))) # (!memory_address[3] & (((\sram_inst|ram[1][13]~q  & !memory_address[2]))))

	.dataa(\sram_inst|ram[9][13]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[1][13]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux50~0 .lut_mask = 16'hCCB8;
defparam \sram_inst|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N9
dffeas \sram_inst|ram[5][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][13] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneive_lcell_comb \sram_inst|Mux50~1 (
// Equation(s):
// \sram_inst|Mux50~1_combout  = (\sram_inst|Mux50~0_combout  & ((\sram_inst|ram[13][13]~q ) # ((!memory_address[2])))) # (!\sram_inst|Mux50~0_combout  & (((\sram_inst|ram[5][13]~q  & memory_address[2]))))

	.dataa(\sram_inst|ram[13][13]~q ),
	.datab(\sram_inst|Mux50~0_combout ),
	.datac(\sram_inst|ram[5][13]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux50~1 .lut_mask = 16'hB8CC;
defparam \sram_inst|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N0
cycloneive_lcell_comb \sram_inst|ram[10][13]~feeder (
// Equation(s):
// \sram_inst|ram[10][13]~feeder_combout  = \sram_inst|ram~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][13]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N1
dffeas \sram_inst|ram[10][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][13] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N11
dffeas \sram_inst|ram[14][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][13] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N22
cycloneive_lcell_comb \sram_inst|ram[6][13]~feeder (
// Equation(s):
// \sram_inst|ram[6][13]~feeder_combout  = \sram_inst|ram~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][13]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N23
dffeas \sram_inst|ram[6][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][13] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N5
dffeas \sram_inst|ram[2][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][13] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N4
cycloneive_lcell_comb \sram_inst|Mux50~2 (
// Equation(s):
// \sram_inst|Mux50~2_combout  = (memory_address[3] & (((memory_address[2])))) # (!memory_address[3] & ((memory_address[2] & (\sram_inst|ram[6][13]~q )) # (!memory_address[2] & ((\sram_inst|ram[2][13]~q )))))

	.dataa(\sram_inst|ram[6][13]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[2][13]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux50~2 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N10
cycloneive_lcell_comb \sram_inst|Mux50~3 (
// Equation(s):
// \sram_inst|Mux50~3_combout  = (memory_address[3] & ((\sram_inst|Mux50~2_combout  & ((\sram_inst|ram[14][13]~q ))) # (!\sram_inst|Mux50~2_combout  & (\sram_inst|ram[10][13]~q )))) # (!memory_address[3] & (((\sram_inst|Mux50~2_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[10][13]~q ),
	.datac(\sram_inst|ram[14][13]~q ),
	.datad(\sram_inst|Mux50~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux50~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N22
cycloneive_lcell_comb \sram_inst|ram[8][13]~feeder (
// Equation(s):
// \sram_inst|ram[8][13]~feeder_combout  = \sram_inst|ram~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[8][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][13]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[8][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N23
dffeas \sram_inst|ram[8][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][13] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y17_N31
dffeas \sram_inst|ram[12][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][13] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N0
cycloneive_lcell_comb \sram_inst|ram[0][13]~feeder (
// Equation(s):
// \sram_inst|ram[0][13]~feeder_combout  = \sram_inst|ram~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[0][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[0][13]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[0][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y18_N1
dffeas \sram_inst|ram[0][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][13] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N26
cycloneive_lcell_comb \sram_inst|ram[4][13]~feeder (
// Equation(s):
// \sram_inst|ram[4][13]~feeder_combout  = \sram_inst|ram~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[4][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][13]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[4][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N27
dffeas \sram_inst|ram[4][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][13] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N8
cycloneive_lcell_comb \sram_inst|Mux50~4 (
// Equation(s):
// \sram_inst|Mux50~4_combout  = (memory_address[2] & (((\sram_inst|ram[4][13]~q ) # (memory_address[3])))) # (!memory_address[2] & (\sram_inst|ram[0][13]~q  & ((!memory_address[3]))))

	.dataa(\sram_inst|ram[0][13]~q ),
	.datab(\sram_inst|ram[4][13]~q ),
	.datac(memory_address[2]),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux50~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux50~4 .lut_mask = 16'hF0CA;
defparam \sram_inst|Mux50~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N30
cycloneive_lcell_comb \sram_inst|Mux50~5 (
// Equation(s):
// \sram_inst|Mux50~5_combout  = (memory_address[3] & ((\sram_inst|Mux50~4_combout  & ((\sram_inst|ram[12][13]~q ))) # (!\sram_inst|Mux50~4_combout  & (\sram_inst|ram[8][13]~q )))) # (!memory_address[3] & (((\sram_inst|Mux50~4_combout ))))

	.dataa(\sram_inst|ram[8][13]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[12][13]~q ),
	.datad(\sram_inst|Mux50~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux50~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux50~5 .lut_mask = 16'hF388;
defparam \sram_inst|Mux50~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \sram_inst|Mux50~6 (
// Equation(s):
// \sram_inst|Mux50~6_combout  = (memory_address[0] & (memory_address[1])) # (!memory_address[0] & ((memory_address[1] & (\sram_inst|Mux50~3_combout )) # (!memory_address[1] & ((\sram_inst|Mux50~5_combout )))))

	.dataa(memory_address[0]),
	.datab(memory_address[1]),
	.datac(\sram_inst|Mux50~3_combout ),
	.datad(\sram_inst|Mux50~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux50~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux50~6 .lut_mask = 16'hD9C8;
defparam \sram_inst|Mux50~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \sram_inst|Mux50~9 (
// Equation(s):
// \sram_inst|Mux50~9_combout  = (memory_address[0] & ((\sram_inst|Mux50~6_combout  & (\sram_inst|Mux50~8_combout )) # (!\sram_inst|Mux50~6_combout  & ((\sram_inst|Mux50~1_combout ))))) # (!memory_address[0] & (((\sram_inst|Mux50~6_combout ))))

	.dataa(\sram_inst|Mux50~8_combout ),
	.datab(\sram_inst|Mux50~1_combout ),
	.datac(memory_address[0]),
	.datad(\sram_inst|Mux50~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux50~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux50~9 .lut_mask = 16'hAFC0;
defparam \sram_inst|Mux50~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \sram_inst|memory_read[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux50~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[13] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N25
dffeas \xtea_input[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[13]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[13] .is_wysiwyg = "true";
defparam \xtea_input[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N26
cycloneive_lcell_comb \xteablock_inst|xtea_output[45] (
// Equation(s):
// \xteablock_inst|xtea_output [45] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [13])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [45])))

	.dataa(\xteablock_inst|subinput0 [13]),
	.datab(gnd),
	.datac(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.datad(\xteablock_inst|xtea_output [45]),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [45]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[45] .lut_mask = 16'hAFA0;
defparam \xteablock_inst|xtea_output[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N26
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[45]~50 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[45]~50_combout  = (\serialblock_inst|serialreader_inst|temp_data [45] & (((!\serialblock_inst|serialreader_inst|error_out[0]~7_combout ) # (!\serialblock_inst|reader_trigger~q )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [45]),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datac(\serialblock_inst|reader_trigger~q ),
	.datad(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[45]~50_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[45]~50 .lut_mask = 16'h2AAA;
defparam \serialblock_inst|serialreader_inst|reader_data_out[45]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N20
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[45] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [45] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[45]~50_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [45]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [45]),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[45]~50_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [45]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[45] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N0
cycloneive_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [45])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [45])))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\xteablock_inst|xtea_output [45]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [45]),
	.cin(gnd),
	.combout(\Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~0 .lut_mask = 16'hF3C0;
defparam \Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N1
dffeas \memory_write[45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[45]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[45] .is_wysiwyg = "true";
defparam \memory_write[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \sram_inst|ram~61 (
// Equation(s):
// \sram_inst|ram~61_combout  = (\nreset~input_o  & memory_write[45])

	.dataa(gnd),
	.datab(gnd),
	.datac(\nreset~input_o ),
	.datad(memory_write[45]),
	.cin(gnd),
	.combout(\sram_inst|ram~61_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~61 .lut_mask = 16'hF000;
defparam \sram_inst|ram~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneive_lcell_comb \sram_inst|ram[15][45]~feeder (
// Equation(s):
// \sram_inst|ram[15][45]~feeder_combout  = \sram_inst|ram~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][45]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N17
dffeas \sram_inst|ram[15][45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][45]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][45] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][45] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N23
dffeas \sram_inst|ram[7][45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][45]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][45] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \sram_inst|ram[11][45]~feeder (
// Equation(s):
// \sram_inst|ram[11][45]~feeder_combout  = \sram_inst|ram~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~61_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[11][45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][45]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[11][45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N19
dffeas \sram_inst|ram[11][45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][45]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][45] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][45] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N23
dffeas \sram_inst|ram[3][45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][45]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][45] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneive_lcell_comb \sram_inst|Mux18~7 (
// Equation(s):
// \sram_inst|Mux18~7_combout  = (memory_address[3] & ((\sram_inst|ram[11][45]~q ) # ((memory_address[2])))) # (!memory_address[3] & (((\sram_inst|ram[3][45]~q  & !memory_address[2]))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[11][45]~q ),
	.datac(\sram_inst|ram[3][45]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux18~7 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneive_lcell_comb \sram_inst|Mux18~8 (
// Equation(s):
// \sram_inst|Mux18~8_combout  = (memory_address[2] & ((\sram_inst|Mux18~7_combout  & (\sram_inst|ram[15][45]~q )) # (!\sram_inst|Mux18~7_combout  & ((\sram_inst|ram[7][45]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux18~7_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[15][45]~q ),
	.datac(\sram_inst|ram[7][45]~q ),
	.datad(\sram_inst|Mux18~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux18~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N6
cycloneive_lcell_comb \sram_inst|ram[13][45]~feeder (
// Equation(s):
// \sram_inst|ram[13][45]~feeder_combout  = \sram_inst|ram~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~61_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[13][45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][45]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[13][45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N7
dffeas \sram_inst|ram[13][45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][45]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][45] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][45] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N17
dffeas \sram_inst|ram[5][45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][45]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][45] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N24
cycloneive_lcell_comb \sram_inst|ram[9][45]~feeder (
// Equation(s):
// \sram_inst|ram[9][45]~feeder_combout  = \sram_inst|ram~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~61_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[9][45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][45]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[9][45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N25
dffeas \sram_inst|ram[9][45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][45]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][45] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][45] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N19
dffeas \sram_inst|ram[1][45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][45]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][45] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N18
cycloneive_lcell_comb \sram_inst|Mux18~0 (
// Equation(s):
// \sram_inst|Mux18~0_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[9][45]~q )) # (!memory_address[3] & ((\sram_inst|ram[1][45]~q )))))

	.dataa(\sram_inst|ram[9][45]~q ),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[1][45]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux18~0 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N16
cycloneive_lcell_comb \sram_inst|Mux18~1 (
// Equation(s):
// \sram_inst|Mux18~1_combout  = (memory_address[2] & ((\sram_inst|Mux18~0_combout  & (\sram_inst|ram[13][45]~q )) # (!\sram_inst|Mux18~0_combout  & ((\sram_inst|ram[5][45]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux18~0_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[13][45]~q ),
	.datac(\sram_inst|ram[5][45]~q ),
	.datad(\sram_inst|Mux18~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux18~1 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N4
cycloneive_lcell_comb \sram_inst|ram[10][45]~feeder (
// Equation(s):
// \sram_inst|ram[10][45]~feeder_combout  = \sram_inst|ram~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][45]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N5
dffeas \sram_inst|ram[10][45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][45]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][45] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][45] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N31
dffeas \sram_inst|ram[14][45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][45]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][45] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N6
cycloneive_lcell_comb \sram_inst|ram[6][45]~feeder (
// Equation(s):
// \sram_inst|ram[6][45]~feeder_combout  = \sram_inst|ram~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][45]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N7
dffeas \sram_inst|ram[6][45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][45]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][45] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][45] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N17
dffeas \sram_inst|ram[2][45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][45]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][45] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N16
cycloneive_lcell_comb \sram_inst|Mux18~2 (
// Equation(s):
// \sram_inst|Mux18~2_combout  = (memory_address[3] & (((memory_address[2])))) # (!memory_address[3] & ((memory_address[2] & (\sram_inst|ram[6][45]~q )) # (!memory_address[2] & ((\sram_inst|ram[2][45]~q )))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[6][45]~q ),
	.datac(\sram_inst|ram[2][45]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux18~2 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N30
cycloneive_lcell_comb \sram_inst|Mux18~3 (
// Equation(s):
// \sram_inst|Mux18~3_combout  = (memory_address[3] & ((\sram_inst|Mux18~2_combout  & ((\sram_inst|ram[14][45]~q ))) # (!\sram_inst|Mux18~2_combout  & (\sram_inst|ram[10][45]~q )))) # (!memory_address[3] & (((\sram_inst|Mux18~2_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[10][45]~q ),
	.datac(\sram_inst|ram[14][45]~q ),
	.datad(\sram_inst|Mux18~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux18~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N2
cycloneive_lcell_comb \sram_inst|ram[8][45]~feeder (
// Equation(s):
// \sram_inst|ram[8][45]~feeder_combout  = \sram_inst|ram~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[8][45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][45]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[8][45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N3
dffeas \sram_inst|ram[8][45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][45]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][45] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][45] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y20_N21
dffeas \sram_inst|ram[12][45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][45]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][45] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N26
cycloneive_lcell_comb \sram_inst|ram[4][45]~feeder (
// Equation(s):
// \sram_inst|ram[4][45]~feeder_combout  = \sram_inst|ram~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[4][45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][45]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[4][45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N27
dffeas \sram_inst|ram[4][45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][45]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][45] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][45] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N21
dffeas \sram_inst|ram[0][45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][45]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][45] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N20
cycloneive_lcell_comb \sram_inst|Mux18~4 (
// Equation(s):
// \sram_inst|Mux18~4_combout  = (memory_address[3] & (((memory_address[2])))) # (!memory_address[3] & ((memory_address[2] & (\sram_inst|ram[4][45]~q )) # (!memory_address[2] & ((\sram_inst|ram[0][45]~q )))))

	.dataa(\sram_inst|ram[4][45]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[0][45]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux18~4 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N20
cycloneive_lcell_comb \sram_inst|Mux18~5 (
// Equation(s):
// \sram_inst|Mux18~5_combout  = (memory_address[3] & ((\sram_inst|Mux18~4_combout  & ((\sram_inst|ram[12][45]~q ))) # (!\sram_inst|Mux18~4_combout  & (\sram_inst|ram[8][45]~q )))) # (!memory_address[3] & (((\sram_inst|Mux18~4_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[8][45]~q ),
	.datac(\sram_inst|ram[12][45]~q ),
	.datad(\sram_inst|Mux18~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux18~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N30
cycloneive_lcell_comb \sram_inst|Mux18~6 (
// Equation(s):
// \sram_inst|Mux18~6_combout  = (memory_address[0] & (memory_address[1])) # (!memory_address[0] & ((memory_address[1] & (\sram_inst|Mux18~3_combout )) # (!memory_address[1] & ((\sram_inst|Mux18~5_combout )))))

	.dataa(memory_address[0]),
	.datab(memory_address[1]),
	.datac(\sram_inst|Mux18~3_combout ),
	.datad(\sram_inst|Mux18~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux18~6 .lut_mask = 16'hD9C8;
defparam \sram_inst|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \sram_inst|Mux18~9 (
// Equation(s):
// \sram_inst|Mux18~9_combout  = (memory_address[0] & ((\sram_inst|Mux18~6_combout  & (\sram_inst|Mux18~8_combout )) # (!\sram_inst|Mux18~6_combout  & ((\sram_inst|Mux18~1_combout ))))) # (!memory_address[0] & (((\sram_inst|Mux18~6_combout ))))

	.dataa(\sram_inst|Mux18~8_combout ),
	.datab(memory_address[0]),
	.datac(\sram_inst|Mux18~1_combout ),
	.datad(\sram_inst|Mux18~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux18~9 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N15
dffeas \sram_inst|memory_read[45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux18~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [45]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[45] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[45] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N13
dffeas \xtea_input[45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [45]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[45]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[45] .is_wysiwyg = "true";
defparam \xtea_input[45] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N13
dffeas \xtea_key[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[13]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[13] .is_wysiwyg = "true";
defparam \xtea_key[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N12
cycloneive_lcell_comb \xteablock_inst|subkey[3][13] (
// Equation(s):
// \xteablock_inst|subkey[3][13]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][13]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[13])))

	.dataa(\xteablock_inst|subkey[3][13]~combout ),
	.datab(gnd),
	.datac(xtea_key[13]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][13]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][13] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[3][13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N15
dffeas \xtea_key[77] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[77]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[77] .is_wysiwyg = "true";
defparam \xtea_key[77] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N14
cycloneive_lcell_comb \xteablock_inst|subkey[1][13] (
// Equation(s):
// \xteablock_inst|subkey[1][13]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[1][13]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[77])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[1][13]~combout ),
	.datac(xtea_key[77]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][13]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][13] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[1][13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N7
dffeas \xtea_key[109] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [45]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[109]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[109] .is_wysiwyg = "true";
defparam \xtea_key[109] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N6
cycloneive_lcell_comb \xteablock_inst|subkey[0][13] (
// Equation(s):
// \xteablock_inst|subkey[0][13]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[0][13]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[109])))

	.dataa(\xteablock_inst|subkey[0][13]~combout ),
	.datab(gnd),
	.datac(xtea_key[109]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][13]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][13] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[0][13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N17
dffeas \xtea_key[45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [45]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[45]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[45] .is_wysiwyg = "true";
defparam \xtea_key[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N16
cycloneive_lcell_comb \xteablock_inst|subkey[2][13] (
// Equation(s):
// \xteablock_inst|subkey[2][13]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][13]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[45])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[2][13]~combout ),
	.datac(xtea_key[45]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][13]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][13] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[2][13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N28
cycloneive_lcell_comb \xteablock_inst|rand_key~92 (
// Equation(s):
// \xteablock_inst|rand_key~92_combout  = (\xteablock_inst|sum [1] & (((\xteablock_inst|subkey[2][13]~combout  & !\xteablock_inst|sum [0])))) # (!\xteablock_inst|sum [1] & ((\xteablock_inst|subkey[0][13]~combout ) # ((\xteablock_inst|sum [0]))))

	.dataa(\xteablock_inst|subkey[0][13]~combout ),
	.datab(\xteablock_inst|subkey[2][13]~combout ),
	.datac(\xteablock_inst|sum [1]),
	.datad(\xteablock_inst|sum [0]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~92_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~92 .lut_mask = 16'h0FCA;
defparam \xteablock_inst|rand_key~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N18
cycloneive_lcell_comb \xteablock_inst|rand_key~93 (
// Equation(s):
// \xteablock_inst|rand_key~93_combout  = (\xteablock_inst|sum [0] & ((\xteablock_inst|rand_key~92_combout  & ((\xteablock_inst|subkey[1][13]~combout ))) # (!\xteablock_inst|rand_key~92_combout  & (\xteablock_inst|subkey[3][13]~combout )))) # 
// (!\xteablock_inst|sum [0] & (((\xteablock_inst|rand_key~92_combout ))))

	.dataa(\xteablock_inst|subkey[3][13]~combout ),
	.datab(\xteablock_inst|subkey[1][13]~combout ),
	.datac(\xteablock_inst|sum [0]),
	.datad(\xteablock_inst|rand_key~92_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~93_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~93 .lut_mask = 16'hCFA0;
defparam \xteablock_inst|rand_key~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[44]~49 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[44]~49_combout  = (\serialblock_inst|serialreader_inst|temp_data [44] & (((!\serialblock_inst|serialreader_inst|error_out[0]~7_combout ) # (!\serialblock_inst|reader_trigger~q )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [44]),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datac(\serialblock_inst|reader_trigger~q ),
	.datad(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[44]~49_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[44]~49 .lut_mask = 16'h2AAA;
defparam \serialblock_inst|serialreader_inst|reader_data_out[44]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[44] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [44] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out[44]~49_combout )) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out [44])))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out[44]~49_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [44]),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [44]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[44] .lut_mask = 16'h88C0;
defparam \serialblock_inst|serialreader_inst|reader_data_out[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N25
dffeas \xtea_input[44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [44]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[44]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[44] .is_wysiwyg = "true";
defparam \xtea_input[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[25]~30 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[25]~30_combout  = (\serialblock_inst|serialreader_inst|temp_data [25] & (((!\serialblock_inst|serialreader_inst|error_out[0]~7_combout ) # (!\serialblock_inst|reader_trigger~q )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [25]),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datac(\serialblock_inst|reader_trigger~q ),
	.datad(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[25]~30_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[25]~30 .lut_mask = 16'h2AAA;
defparam \serialblock_inst|serialreader_inst|reader_data_out[25]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[25] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [25] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[25]~30_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [25]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [25]),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[25]~30_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [25]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[25] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[34]~39 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[34]~39_combout  = (\serialblock_inst|serialreader_inst|temp_data [34] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [34]),
	.datac(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[34]~39_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[34]~39 .lut_mask = 16'h4CCC;
defparam \serialblock_inst|serialreader_inst|reader_data_out[34]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[34] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [34] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out[34]~39_combout )) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out [34])))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out[34]~39_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [34]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [34]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[34] .lut_mask = 16'h8C80;
defparam \serialblock_inst|serialreader_inst|reader_data_out[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneive_lcell_comb \xteablock_inst|xtea_output[34] (
// Equation(s):
// \xteablock_inst|xtea_output [34] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [2])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [34])))

	.dataa(\xteablock_inst|subinput0 [2]),
	.datab(\xteablock_inst|xtea_output [34]),
	.datac(gnd),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [34]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[34] .lut_mask = 16'hAACC;
defparam \xteablock_inst|xtea_output[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneive_lcell_comb \Selector50~0 (
// Equation(s):
// \Selector50~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [34]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [34]))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [34]),
	.datad(\xteablock_inst|xtea_output [34]),
	.cin(gnd),
	.combout(\Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector50~0 .lut_mask = 16'hFC30;
defparam \Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N17
dffeas \memory_write[34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[34]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[34] .is_wysiwyg = "true";
defparam \memory_write[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneive_lcell_comb \sram_inst|ram~50 (
// Equation(s):
// \sram_inst|ram~50_combout  = (\nreset~input_o  & memory_write[34])

	.dataa(gnd),
	.datab(gnd),
	.datac(\nreset~input_o ),
	.datad(memory_write[34]),
	.cin(gnd),
	.combout(\sram_inst|ram~50_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~50 .lut_mask = 16'hF000;
defparam \sram_inst|ram~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
cycloneive_lcell_comb \sram_inst|ram[11][34]~feeder (
// Equation(s):
// \sram_inst|ram[11][34]~feeder_combout  = \sram_inst|ram~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~50_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[11][34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][34]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[11][34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N15
dffeas \sram_inst|ram[11][34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][34] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cycloneive_lcell_comb \sram_inst|ram[10][34]~feeder (
// Equation(s):
// \sram_inst|ram[10][34]~feeder_combout  = \sram_inst|ram~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~50_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[10][34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][34]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[10][34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N17
dffeas \sram_inst|ram[10][34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][34] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][34] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N19
dffeas \sram_inst|ram[8][34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][34] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cycloneive_lcell_comb \sram_inst|Mux29~0 (
// Equation(s):
// \sram_inst|Mux29~0_combout  = (memory_address[1] & ((\sram_inst|ram[10][34]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[8][34]~q  & !memory_address[0]))))

	.dataa(\sram_inst|ram[10][34]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[8][34]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux29~0 .lut_mask = 16'hCCB8;
defparam \sram_inst|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N9
dffeas \sram_inst|ram[9][34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][34] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
cycloneive_lcell_comb \sram_inst|Mux29~1 (
// Equation(s):
// \sram_inst|Mux29~1_combout  = (\sram_inst|Mux29~0_combout  & ((\sram_inst|ram[11][34]~q ) # ((!memory_address[0])))) # (!\sram_inst|Mux29~0_combout  & (((\sram_inst|ram[9][34]~q  & memory_address[0]))))

	.dataa(\sram_inst|ram[11][34]~q ),
	.datab(\sram_inst|Mux29~0_combout ),
	.datac(\sram_inst|ram[9][34]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux29~1 .lut_mask = 16'hB8CC;
defparam \sram_inst|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \sram_inst|ram[6][34]~feeder (
// Equation(s):
// \sram_inst|ram[6][34]~feeder_combout  = \sram_inst|ram~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~50_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[6][34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][34]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[6][34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N19
dffeas \sram_inst|ram[6][34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][34] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneive_lcell_comb \sram_inst|ram[7][34]~feeder (
// Equation(s):
// \sram_inst|ram[7][34]~feeder_combout  = \sram_inst|ram~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~50_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[7][34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][34]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[7][34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N7
dffeas \sram_inst|ram[7][34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][34] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \sram_inst|ram[5][34]~feeder (
// Equation(s):
// \sram_inst|ram[5][34]~feeder_combout  = \sram_inst|ram~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[5][34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][34]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[5][34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N23
dffeas \sram_inst|ram[5][34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][34] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][34] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N13
dffeas \sram_inst|ram[4][34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][34] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \sram_inst|Mux29~2 (
// Equation(s):
// \sram_inst|Mux29~2_combout  = (memory_address[0] & ((\sram_inst|ram[5][34]~q ) # ((memory_address[1])))) # (!memory_address[0] & (((\sram_inst|ram[4][34]~q  & !memory_address[1]))))

	.dataa(\sram_inst|ram[5][34]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[4][34]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux29~2 .lut_mask = 16'hCCB8;
defparam \sram_inst|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \sram_inst|Mux29~3 (
// Equation(s):
// \sram_inst|Mux29~3_combout  = (memory_address[1] & ((\sram_inst|Mux29~2_combout  & ((\sram_inst|ram[7][34]~q ))) # (!\sram_inst|Mux29~2_combout  & (\sram_inst|ram[6][34]~q )))) # (!memory_address[1] & (((\sram_inst|Mux29~2_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[6][34]~q ),
	.datac(\sram_inst|ram[7][34]~q ),
	.datad(\sram_inst|Mux29~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux29~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cycloneive_lcell_comb \sram_inst|ram[2][34]~feeder (
// Equation(s):
// \sram_inst|ram[2][34]~feeder_combout  = \sram_inst|ram~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~50_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[2][34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][34]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[2][34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N3
dffeas \sram_inst|ram[2][34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][34] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][34] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N11
dffeas \sram_inst|ram[3][34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][34] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N20
cycloneive_lcell_comb \sram_inst|ram[1][34]~feeder (
// Equation(s):
// \sram_inst|ram[1][34]~feeder_combout  = \sram_inst|ram~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[1][34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][34]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[1][34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N21
dffeas \sram_inst|ram[1][34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][34] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][34] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N27
dffeas \sram_inst|ram[0][34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][34] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N26
cycloneive_lcell_comb \sram_inst|Mux29~4 (
// Equation(s):
// \sram_inst|Mux29~4_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[1][34]~q )) # (!memory_address[0] & ((\sram_inst|ram[0][34]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[1][34]~q ),
	.datac(\sram_inst|ram[0][34]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux29~4 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneive_lcell_comb \sram_inst|Mux29~5 (
// Equation(s):
// \sram_inst|Mux29~5_combout  = (memory_address[1] & ((\sram_inst|Mux29~4_combout  & ((\sram_inst|ram[3][34]~q ))) # (!\sram_inst|Mux29~4_combout  & (\sram_inst|ram[2][34]~q )))) # (!memory_address[1] & (((\sram_inst|Mux29~4_combout ))))

	.dataa(\sram_inst|ram[2][34]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[3][34]~q ),
	.datad(\sram_inst|Mux29~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux29~5 .lut_mask = 16'hF388;
defparam \sram_inst|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneive_lcell_comb \sram_inst|Mux29~6 (
// Equation(s):
// \sram_inst|Mux29~6_combout  = (memory_address[2] & ((memory_address[3]) # ((\sram_inst|Mux29~3_combout )))) # (!memory_address[2] & (!memory_address[3] & ((\sram_inst|Mux29~5_combout ))))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|Mux29~3_combout ),
	.datad(\sram_inst|Mux29~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux29~6 .lut_mask = 16'hB9A8;
defparam \sram_inst|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneive_lcell_comb \sram_inst|ram[15][34]~feeder (
// Equation(s):
// \sram_inst|ram[15][34]~feeder_combout  = \sram_inst|ram~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~50_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[15][34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][34]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[15][34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N3
dffeas \sram_inst|ram[15][34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][34] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][34] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y18_N21
dffeas \sram_inst|ram[13][34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][34] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N22
cycloneive_lcell_comb \sram_inst|ram[14][34]~feeder (
// Equation(s):
// \sram_inst|ram[14][34]~feeder_combout  = \sram_inst|ram~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~50_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[14][34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][34]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[14][34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N23
dffeas \sram_inst|ram[14][34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][34] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][34] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y18_N19
dffeas \sram_inst|ram[12][34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][34] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N18
cycloneive_lcell_comb \sram_inst|Mux29~7 (
// Equation(s):
// \sram_inst|Mux29~7_combout  = (memory_address[1] & ((\sram_inst|ram[14][34]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[12][34]~q  & !memory_address[0]))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[14][34]~q ),
	.datac(\sram_inst|ram[12][34]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux29~7 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N20
cycloneive_lcell_comb \sram_inst|Mux29~8 (
// Equation(s):
// \sram_inst|Mux29~8_combout  = (memory_address[0] & ((\sram_inst|Mux29~7_combout  & (\sram_inst|ram[15][34]~q )) # (!\sram_inst|Mux29~7_combout  & ((\sram_inst|ram[13][34]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux29~7_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[15][34]~q ),
	.datac(\sram_inst|ram[13][34]~q ),
	.datad(\sram_inst|Mux29~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux29~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \sram_inst|Mux29~9 (
// Equation(s):
// \sram_inst|Mux29~9_combout  = (memory_address[3] & ((\sram_inst|Mux29~6_combout  & ((\sram_inst|Mux29~8_combout ))) # (!\sram_inst|Mux29~6_combout  & (\sram_inst|Mux29~1_combout )))) # (!memory_address[3] & (((\sram_inst|Mux29~6_combout ))))

	.dataa(\sram_inst|Mux29~1_combout ),
	.datab(memory_address[3]),
	.datac(\sram_inst|Mux29~6_combout ),
	.datad(\sram_inst|Mux29~8_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux29~9 .lut_mask = 16'hF838;
defparam \sram_inst|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N29
dffeas \sram_inst|memory_read[34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux29~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [34]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[34] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N19
dffeas \xtea_input[34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[34]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[34] .is_wysiwyg = "true";
defparam \xtea_input[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N0
cycloneive_lcell_comb \xteablock_inst|Add8~0 (
// Equation(s):
// \xteablock_inst|Add8~0_combout  = (\xteablock_inst|subinput0 [0] & (\xteablock_inst|subinput0 [27] $ (VCC))) # (!\xteablock_inst|subinput0 [0] & (\xteablock_inst|subinput0 [27] & VCC))
// \xteablock_inst|Add8~1  = CARRY((\xteablock_inst|subinput0 [0] & \xteablock_inst|subinput0 [27]))

	.dataa(\xteablock_inst|subinput0 [0]),
	.datab(\xteablock_inst|subinput0 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\xteablock_inst|Add8~0_combout ),
	.cout(\xteablock_inst|Add8~1 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~0 .lut_mask = 16'h6688;
defparam \xteablock_inst|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N2
cycloneive_lcell_comb \xteablock_inst|Add8~2 (
// Equation(s):
// \xteablock_inst|Add8~2_combout  = (\xteablock_inst|subinput0 [26] & ((\xteablock_inst|subinput0 [1] & (\xteablock_inst|Add8~1  & VCC)) # (!\xteablock_inst|subinput0 [1] & (!\xteablock_inst|Add8~1 )))) # (!\xteablock_inst|subinput0 [26] & 
// ((\xteablock_inst|subinput0 [1] & (!\xteablock_inst|Add8~1 )) # (!\xteablock_inst|subinput0 [1] & ((\xteablock_inst|Add8~1 ) # (GND)))))
// \xteablock_inst|Add8~3  = CARRY((\xteablock_inst|subinput0 [26] & (!\xteablock_inst|subinput0 [1] & !\xteablock_inst|Add8~1 )) # (!\xteablock_inst|subinput0 [26] & ((!\xteablock_inst|Add8~1 ) # (!\xteablock_inst|subinput0 [1]))))

	.dataa(\xteablock_inst|subinput0 [26]),
	.datab(\xteablock_inst|subinput0 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~1 ),
	.combout(\xteablock_inst|Add8~2_combout ),
	.cout(\xteablock_inst|Add8~3 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~2 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N4
cycloneive_lcell_comb \xteablock_inst|Add8~4 (
// Equation(s):
// \xteablock_inst|Add8~4_combout  = ((\xteablock_inst|subinput0 [25] $ (\xteablock_inst|subinput0 [2] $ (!\xteablock_inst|Add8~3 )))) # (GND)
// \xteablock_inst|Add8~5  = CARRY((\xteablock_inst|subinput0 [25] & ((\xteablock_inst|subinput0 [2]) # (!\xteablock_inst|Add8~3 ))) # (!\xteablock_inst|subinput0 [25] & (\xteablock_inst|subinput0 [2] & !\xteablock_inst|Add8~3 )))

	.dataa(\xteablock_inst|subinput0 [25]),
	.datab(\xteablock_inst|subinput0 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~3 ),
	.combout(\xteablock_inst|Add8~4_combout ),
	.cout(\xteablock_inst|Add8~5 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~4 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y6_N3
dffeas \xtea_key[34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[34]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[34] .is_wysiwyg = "true";
defparam \xtea_key[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N2
cycloneive_lcell_comb \xteablock_inst|subkey[2][2] (
// Equation(s):
// \xteablock_inst|subkey[2][2]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][2]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[34])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[2][2]~combout ),
	.datac(xtea_key[34]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][2]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][2] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[2][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N26
cycloneive_lcell_comb \xteablock_inst|xtea_output[2] (
// Equation(s):
// \xteablock_inst|xtea_output [2] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [2])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [2])))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput1 [2]),
	.datac(\xteablock_inst|xtea_output [2]),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [2]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[2] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|xtea_output[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N0
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[2]~6 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[2]~6_combout  = (\serialblock_inst|serialreader_inst|reader_data_out[0]~3_combout  & (\serialblock_inst|serialreader_inst|temp_data [2])) # 
// (!\serialblock_inst|serialreader_inst|reader_data_out[0]~3_combout  & ((\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2])))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [2]),
	.datab(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [2]),
	.datac(gnd),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out[0]~3_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[2]~6 .lut_mask = 16'hAACC;
defparam \serialblock_inst|serialreader_inst|reader_data_out[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N28
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[2] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [2] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[2]~6_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [2]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [2]),
	.datac(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out[2]~6_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [2]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[2] .lut_mask = 16'hA808;
defparam \serialblock_inst|serialreader_inst|reader_data_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N12
cycloneive_lcell_comb \Selector82~0 (
// Equation(s):
// \Selector82~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [2])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [2])))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\xteablock_inst|xtea_output [2]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [2]),
	.cin(gnd),
	.combout(\Selector82~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector82~0 .lut_mask = 16'hF3C0;
defparam \Selector82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N13
dffeas \memory_write[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector82~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[2] .is_wysiwyg = "true";
defparam \memory_write[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
cycloneive_lcell_comb \sram_inst|ram~18 (
// Equation(s):
// \sram_inst|ram~18_combout  = (\nreset~input_o  & memory_write[2])

	.dataa(gnd),
	.datab(\nreset~input_o ),
	.datac(gnd),
	.datad(memory_write[2]),
	.cin(gnd),
	.combout(\sram_inst|ram~18_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~18 .lut_mask = 16'hCC00;
defparam \sram_inst|ram~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N16
cycloneive_lcell_comb \sram_inst|ram[15][2]~feeder (
// Equation(s):
// \sram_inst|ram[15][2]~feeder_combout  = \sram_inst|ram~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~18_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[15][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][2]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[15][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N17
dffeas \sram_inst|ram[15][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][2] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y18_N11
dffeas \sram_inst|ram[13][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][2] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N12
cycloneive_lcell_comb \sram_inst|ram[14][2]~feeder (
// Equation(s):
// \sram_inst|ram[14][2]~feeder_combout  = \sram_inst|ram~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[14][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][2]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[14][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y18_N13
dffeas \sram_inst|ram[14][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][2] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N15
dffeas \sram_inst|ram[12][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][2] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N14
cycloneive_lcell_comb \sram_inst|Mux61~7 (
// Equation(s):
// \sram_inst|Mux61~7_combout  = (memory_address[0] & (((memory_address[1])))) # (!memory_address[0] & ((memory_address[1] & (\sram_inst|ram[14][2]~q )) # (!memory_address[1] & ((\sram_inst|ram[12][2]~q )))))

	.dataa(\sram_inst|ram[14][2]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[12][2]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux61~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux61~7 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux61~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N10
cycloneive_lcell_comb \sram_inst|Mux61~8 (
// Equation(s):
// \sram_inst|Mux61~8_combout  = (memory_address[0] & ((\sram_inst|Mux61~7_combout  & (\sram_inst|ram[15][2]~q )) # (!\sram_inst|Mux61~7_combout  & ((\sram_inst|ram[13][2]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux61~7_combout ))))

	.dataa(\sram_inst|ram[15][2]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[13][2]~q ),
	.datad(\sram_inst|Mux61~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux61~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux61~8 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux61~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N12
cycloneive_lcell_comb \sram_inst|ram[11][2]~feeder (
// Equation(s):
// \sram_inst|ram[11][2]~feeder_combout  = \sram_inst|ram~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[11][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][2]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[11][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N13
dffeas \sram_inst|ram[11][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][2] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y18_N13
dffeas \sram_inst|ram[9][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][2] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N8
cycloneive_lcell_comb \sram_inst|ram[10][2]~feeder (
// Equation(s):
// \sram_inst|ram[10][2]~feeder_combout  = \sram_inst|ram~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~18_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[10][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][2]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[10][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N9
dffeas \sram_inst|ram[10][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][2] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y20_N5
dffeas \sram_inst|ram[8][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][2] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N4
cycloneive_lcell_comb \sram_inst|Mux61~0 (
// Equation(s):
// \sram_inst|Mux61~0_combout  = (memory_address[1] & ((\sram_inst|ram[10][2]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[8][2]~q  & !memory_address[0]))))

	.dataa(\sram_inst|ram[10][2]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[8][2]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux61~0 .lut_mask = 16'hCCB8;
defparam \sram_inst|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N12
cycloneive_lcell_comb \sram_inst|Mux61~1 (
// Equation(s):
// \sram_inst|Mux61~1_combout  = (memory_address[0] & ((\sram_inst|Mux61~0_combout  & (\sram_inst|ram[11][2]~q )) # (!\sram_inst|Mux61~0_combout  & ((\sram_inst|ram[9][2]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux61~0_combout ))))

	.dataa(\sram_inst|ram[11][2]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[9][2]~q ),
	.datad(\sram_inst|Mux61~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux61~1 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
cycloneive_lcell_comb \sram_inst|ram[6][2]~feeder (
// Equation(s):
// \sram_inst|ram[6][2]~feeder_combout  = \sram_inst|ram~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][2]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N29
dffeas \sram_inst|ram[6][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][2] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N19
dffeas \sram_inst|ram[7][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][2] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N12
cycloneive_lcell_comb \sram_inst|ram[5][2]~feeder (
// Equation(s):
// \sram_inst|ram[5][2]~feeder_combout  = \sram_inst|ram~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[5][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][2]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[5][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N13
dffeas \sram_inst|ram[5][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][2] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N3
dffeas \sram_inst|ram[4][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][2] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N2
cycloneive_lcell_comb \sram_inst|Mux61~2 (
// Equation(s):
// \sram_inst|Mux61~2_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[5][2]~q )) # (!memory_address[0] & ((\sram_inst|ram[4][2]~q )))))

	.dataa(\sram_inst|ram[5][2]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[4][2]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux61~2 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
cycloneive_lcell_comb \sram_inst|Mux61~3 (
// Equation(s):
// \sram_inst|Mux61~3_combout  = (memory_address[1] & ((\sram_inst|Mux61~2_combout  & ((\sram_inst|ram[7][2]~q ))) # (!\sram_inst|Mux61~2_combout  & (\sram_inst|ram[6][2]~q )))) # (!memory_address[1] & (((\sram_inst|Mux61~2_combout ))))

	.dataa(\sram_inst|ram[6][2]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[7][2]~q ),
	.datad(\sram_inst|Mux61~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux61~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux61~3 .lut_mask = 16'hF388;
defparam \sram_inst|Mux61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
cycloneive_lcell_comb \sram_inst|ram[2][2]~feeder (
// Equation(s):
// \sram_inst|ram[2][2]~feeder_combout  = \sram_inst|ram~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][2]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N17
dffeas \sram_inst|ram[2][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][2] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N27
dffeas \sram_inst|ram[3][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][2] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
cycloneive_lcell_comb \sram_inst|ram[1][2]~feeder (
// Equation(s):
// \sram_inst|ram[1][2]~feeder_combout  = \sram_inst|ram~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][2]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N17
dffeas \sram_inst|ram[1][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][2] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N19
dffeas \sram_inst|ram[0][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][2] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N18
cycloneive_lcell_comb \sram_inst|Mux61~4 (
// Equation(s):
// \sram_inst|Mux61~4_combout  = (memory_address[0] & ((\sram_inst|ram[1][2]~q ) # ((memory_address[1])))) # (!memory_address[0] & (((\sram_inst|ram[0][2]~q  & !memory_address[1]))))

	.dataa(\sram_inst|ram[1][2]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[0][2]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux61~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux61~4 .lut_mask = 16'hCCB8;
defparam \sram_inst|Mux61~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N26
cycloneive_lcell_comb \sram_inst|Mux61~5 (
// Equation(s):
// \sram_inst|Mux61~5_combout  = (memory_address[1] & ((\sram_inst|Mux61~4_combout  & ((\sram_inst|ram[3][2]~q ))) # (!\sram_inst|Mux61~4_combout  & (\sram_inst|ram[2][2]~q )))) # (!memory_address[1] & (((\sram_inst|Mux61~4_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[2][2]~q ),
	.datac(\sram_inst|ram[3][2]~q ),
	.datad(\sram_inst|Mux61~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux61~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux61~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux61~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \sram_inst|Mux61~6 (
// Equation(s):
// \sram_inst|Mux61~6_combout  = (memory_address[3] & (memory_address[2])) # (!memory_address[3] & ((memory_address[2] & (\sram_inst|Mux61~3_combout )) # (!memory_address[2] & ((\sram_inst|Mux61~5_combout )))))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|Mux61~3_combout ),
	.datad(\sram_inst|Mux61~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux61~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux61~6 .lut_mask = 16'hD9C8;
defparam \sram_inst|Mux61~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \sram_inst|Mux61~9 (
// Equation(s):
// \sram_inst|Mux61~9_combout  = (memory_address[3] & ((\sram_inst|Mux61~6_combout  & (\sram_inst|Mux61~8_combout )) # (!\sram_inst|Mux61~6_combout  & ((\sram_inst|Mux61~1_combout ))))) # (!memory_address[3] & (((\sram_inst|Mux61~6_combout ))))

	.dataa(\sram_inst|Mux61~8_combout ),
	.datab(memory_address[3]),
	.datac(\sram_inst|Mux61~1_combout ),
	.datad(\sram_inst|Mux61~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux61~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux61~9 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux61~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N15
dffeas \sram_inst|memory_read[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux61~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[2] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N16
cycloneive_lcell_comb \xtea_key~2 (
// Equation(s):
// \xtea_key~2_combout  = \sram_inst|memory_read [2] $ (\Equal2~20_combout )

	.dataa(gnd),
	.datab(\sram_inst|memory_read [2]),
	.datac(\Equal2~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_key~2_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~2 .lut_mask = 16'h3C3C;
defparam \xtea_key~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N18
cycloneive_lcell_comb \xtea_key[66]~feeder (
// Equation(s):
// \xtea_key[66]~feeder_combout  = \xtea_key~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_key~2_combout ),
	.cin(gnd),
	.combout(\xtea_key[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key[66]~feeder .lut_mask = 16'hFF00;
defparam \xtea_key[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N19
dffeas \xtea_key[66] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[66]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[66] .is_wysiwyg = "true";
defparam \xtea_key[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N30
cycloneive_lcell_comb \xteablock_inst|subkey[1][2] (
// Equation(s):
// \xteablock_inst|subkey[1][2]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((\xteablock_inst|subkey[1][2]~combout ))) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (xtea_key[66]))

	.dataa(gnd),
	.datab(xtea_key[66]),
	.datac(\xteablock_inst|subkey[1][2]~combout ),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][2]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][2] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|subkey[1][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N17
dffeas \xtea_key[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[2]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[2] .is_wysiwyg = "true";
defparam \xtea_key[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N16
cycloneive_lcell_comb \xteablock_inst|subkey[3][2] (
// Equation(s):
// \xteablock_inst|subkey[3][2]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][2]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[2])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[3][2]~combout ),
	.datac(xtea_key[2]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][2]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][2] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[3][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N29
dffeas \xtea_key[98] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[98]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[98] .is_wysiwyg = "true";
defparam \xtea_key[98] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N28
cycloneive_lcell_comb \xteablock_inst|subkey[0][2] (
// Equation(s):
// \xteablock_inst|subkey[0][2]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[0][2]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[98])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[0][2]~combout ),
	.datac(xtea_key[98]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][2]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][2] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[0][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N30
cycloneive_lcell_comb \xteablock_inst|rand_key~5 (
// Equation(s):
// \xteablock_inst|rand_key~5_combout  = (\xteablock_inst|sum [11] & ((\xteablock_inst|subkey[3][2]~combout ) # ((!\xteablock_inst|sum [12])))) # (!\xteablock_inst|sum [11] & (((\xteablock_inst|subkey[0][2]~combout  & !\xteablock_inst|sum [12]))))

	.dataa(\xteablock_inst|subkey[3][2]~combout ),
	.datab(\xteablock_inst|subkey[0][2]~combout ),
	.datac(\xteablock_inst|sum [11]),
	.datad(\xteablock_inst|sum [12]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~5_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~5 .lut_mask = 16'hA0FC;
defparam \xteablock_inst|rand_key~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N0
cycloneive_lcell_comb \xteablock_inst|rand_key~0 (
// Equation(s):
// \xteablock_inst|rand_key~0_combout  = \xteablock_inst|sum [11] $ (\xteablock_inst|sum [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|sum [11]),
	.datad(\xteablock_inst|sum [12]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~0_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~0 .lut_mask = 16'h0FF0;
defparam \xteablock_inst|rand_key~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N28
cycloneive_lcell_comb \xteablock_inst|rand_key~6 (
// Equation(s):
// \xteablock_inst|rand_key~6_combout  = (\xteablock_inst|rand_key~5_combout  & (((\xteablock_inst|subkey[1][2]~combout ) # (!\xteablock_inst|rand_key~0_combout )))) # (!\xteablock_inst|rand_key~5_combout  & (\xteablock_inst|subkey[2][2]~combout  & 
// ((\xteablock_inst|rand_key~0_combout ))))

	.dataa(\xteablock_inst|subkey[2][2]~combout ),
	.datab(\xteablock_inst|subkey[1][2]~combout ),
	.datac(\xteablock_inst|rand_key~5_combout ),
	.datad(\xteablock_inst|rand_key~0_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~6_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~6 .lut_mask = 16'hCAF0;
defparam \xteablock_inst|rand_key~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N2
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[1]~5 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[1]~5_combout  = (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1] & !\serialblock_inst|serialreader_inst|reader_data_out[0]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [1]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out[0]~3_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[1]~5 .lut_mask = 16'h00F0;
defparam \serialblock_inst|serialreader_inst|reader_data_out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[1] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [1] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[1]~5_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [1]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [1]),
	.datac(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out[1]~5_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [1]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[1] .lut_mask = 16'hA808;
defparam \serialblock_inst|serialreader_inst|reader_data_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N18
cycloneive_lcell_comb \xteablock_inst|xtea_output[1] (
// Equation(s):
// \xteablock_inst|xtea_output [1] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [1])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [1])))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput1 [1]),
	.datac(\xteablock_inst|xtea_output [1]),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [1]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[1] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|xtea_output[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N14
cycloneive_lcell_comb \Selector83~0 (
// Equation(s):
// \Selector83~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [1]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [1]))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [1]),
	.datad(\xteablock_inst|xtea_output [1]),
	.cin(gnd),
	.combout(\Selector83~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector83~0 .lut_mask = 16'hFC30;
defparam \Selector83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N15
dffeas \memory_write[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector83~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[1] .is_wysiwyg = "true";
defparam \memory_write[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cycloneive_lcell_comb \sram_inst|ram~17 (
// Equation(s):
// \sram_inst|ram~17_combout  = (\nreset~input_o  & memory_write[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\nreset~input_o ),
	.datad(memory_write[1]),
	.cin(gnd),
	.combout(\sram_inst|ram~17_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~17 .lut_mask = 16'hF000;
defparam \sram_inst|ram~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N18
cycloneive_lcell_comb \sram_inst|ram[13][1]~feeder (
// Equation(s):
// \sram_inst|ram[13][1]~feeder_combout  = \sram_inst|ram~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[13][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][1]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[13][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N19
dffeas \sram_inst|ram[13][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][1] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N21
dffeas \sram_inst|ram[5][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][1] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneive_lcell_comb \sram_inst|ram[9][1]~feeder (
// Equation(s):
// \sram_inst|ram[9][1]~feeder_combout  = \sram_inst|ram~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][1]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N13
dffeas \sram_inst|ram[9][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][1] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N17
dffeas \sram_inst|ram[1][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][1] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N16
cycloneive_lcell_comb \sram_inst|Mux62~0 (
// Equation(s):
// \sram_inst|Mux62~0_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[9][1]~q )) # (!memory_address[3] & ((\sram_inst|ram[1][1]~q )))))

	.dataa(\sram_inst|ram[9][1]~q ),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[1][1]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux62~0 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N20
cycloneive_lcell_comb \sram_inst|Mux62~1 (
// Equation(s):
// \sram_inst|Mux62~1_combout  = (memory_address[2] & ((\sram_inst|Mux62~0_combout  & (\sram_inst|ram[13][1]~q )) # (!\sram_inst|Mux62~0_combout  & ((\sram_inst|ram[5][1]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux62~0_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[13][1]~q ),
	.datac(\sram_inst|ram[5][1]~q ),
	.datad(\sram_inst|Mux62~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux62~1 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneive_lcell_comb \sram_inst|ram[15][1]~feeder (
// Equation(s):
// \sram_inst|ram[15][1]~feeder_combout  = \sram_inst|ram~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][1]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N3
dffeas \sram_inst|ram[15][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][1] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N13
dffeas \sram_inst|ram[7][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][1] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneive_lcell_comb \sram_inst|ram[11][1]~feeder (
// Equation(s):
// \sram_inst|ram[11][1]~feeder_combout  = \sram_inst|ram~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~17_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[11][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][1]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[11][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N3
dffeas \sram_inst|ram[11][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][1] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N9
dffeas \sram_inst|ram[3][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][1] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneive_lcell_comb \sram_inst|Mux62~7 (
// Equation(s):
// \sram_inst|Mux62~7_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[11][1]~q )) # (!memory_address[3] & ((\sram_inst|ram[3][1]~q )))))

	.dataa(\sram_inst|ram[11][1]~q ),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[3][1]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux62~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux62~7 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux62~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \sram_inst|Mux62~8 (
// Equation(s):
// \sram_inst|Mux62~8_combout  = (memory_address[2] & ((\sram_inst|Mux62~7_combout  & (\sram_inst|ram[15][1]~q )) # (!\sram_inst|Mux62~7_combout  & ((\sram_inst|ram[7][1]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux62~7_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[15][1]~q ),
	.datac(\sram_inst|ram[7][1]~q ),
	.datad(\sram_inst|Mux62~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux62~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux62~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux62~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N2
cycloneive_lcell_comb \sram_inst|ram[8][1]~feeder (
// Equation(s):
// \sram_inst|ram[8][1]~feeder_combout  = \sram_inst|ram~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[8][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][1]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[8][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N3
dffeas \sram_inst|ram[8][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][1] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N25
dffeas \sram_inst|ram[12][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][1] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N23
dffeas \sram_inst|ram[0][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][1] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N24
cycloneive_lcell_comb \sram_inst|ram[4][1]~feeder (
// Equation(s):
// \sram_inst|ram[4][1]~feeder_combout  = \sram_inst|ram~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~17_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][1]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N25
dffeas \sram_inst|ram[4][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][1] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneive_lcell_comb \sram_inst|Mux62~4 (
// Equation(s):
// \sram_inst|Mux62~4_combout  = (memory_address[2] & ((memory_address[3]) # ((\sram_inst|ram[4][1]~q )))) # (!memory_address[2] & (!memory_address[3] & (\sram_inst|ram[0][1]~q )))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[0][1]~q ),
	.datad(\sram_inst|ram[4][1]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux62~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux62~4 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N24
cycloneive_lcell_comb \sram_inst|Mux62~5 (
// Equation(s):
// \sram_inst|Mux62~5_combout  = (memory_address[3] & ((\sram_inst|Mux62~4_combout  & ((\sram_inst|ram[12][1]~q ))) # (!\sram_inst|Mux62~4_combout  & (\sram_inst|ram[8][1]~q )))) # (!memory_address[3] & (((\sram_inst|Mux62~4_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[8][1]~q ),
	.datac(\sram_inst|ram[12][1]~q ),
	.datad(\sram_inst|Mux62~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux62~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux62~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux62~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N4
cycloneive_lcell_comb \sram_inst|ram[10][1]~feeder (
// Equation(s):
// \sram_inst|ram[10][1]~feeder_combout  = \sram_inst|ram~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][1]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y20_N5
dffeas \sram_inst|ram[10][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][1] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y20_N15
dffeas \sram_inst|ram[14][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][1] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y17_N25
dffeas \sram_inst|ram[2][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][1] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \sram_inst|ram[6][1]~feeder (
// Equation(s):
// \sram_inst|ram[6][1]~feeder_combout  = \sram_inst|ram~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][1]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N9
dffeas \sram_inst|ram[6][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][1] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N24
cycloneive_lcell_comb \sram_inst|Mux62~2 (
// Equation(s):
// \sram_inst|Mux62~2_combout  = (memory_address[2] & ((memory_address[3]) # ((\sram_inst|ram[6][1]~q )))) # (!memory_address[2] & (!memory_address[3] & (\sram_inst|ram[2][1]~q )))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[2][1]~q ),
	.datad(\sram_inst|ram[6][1]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux62~2 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N14
cycloneive_lcell_comb \sram_inst|Mux62~3 (
// Equation(s):
// \sram_inst|Mux62~3_combout  = (memory_address[3] & ((\sram_inst|Mux62~2_combout  & ((\sram_inst|ram[14][1]~q ))) # (!\sram_inst|Mux62~2_combout  & (\sram_inst|ram[10][1]~q )))) # (!memory_address[3] & (((\sram_inst|Mux62~2_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[10][1]~q ),
	.datac(\sram_inst|ram[14][1]~q ),
	.datad(\sram_inst|Mux62~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux62~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux62~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \sram_inst|Mux62~6 (
// Equation(s):
// \sram_inst|Mux62~6_combout  = (memory_address[0] & (memory_address[1])) # (!memory_address[0] & ((memory_address[1] & ((\sram_inst|Mux62~3_combout ))) # (!memory_address[1] & (\sram_inst|Mux62~5_combout ))))

	.dataa(memory_address[0]),
	.datab(memory_address[1]),
	.datac(\sram_inst|Mux62~5_combout ),
	.datad(\sram_inst|Mux62~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux62~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux62~6 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux62~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \sram_inst|Mux62~9 (
// Equation(s):
// \sram_inst|Mux62~9_combout  = (memory_address[0] & ((\sram_inst|Mux62~6_combout  & ((\sram_inst|Mux62~8_combout ))) # (!\sram_inst|Mux62~6_combout  & (\sram_inst|Mux62~1_combout )))) # (!memory_address[0] & (((\sram_inst|Mux62~6_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|Mux62~1_combout ),
	.datac(\sram_inst|Mux62~8_combout ),
	.datad(\sram_inst|Mux62~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux62~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux62~9 .lut_mask = 16'hF588;
defparam \sram_inst|Mux62~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N5
dffeas \sram_inst|memory_read[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux62~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[1] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N13
dffeas \xtea_key[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[1]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[1] .is_wysiwyg = "true";
defparam \xtea_key[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N12
cycloneive_lcell_comb \xteablock_inst|subkey[3][1] (
// Equation(s):
// \xteablock_inst|subkey[3][1]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][1]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[1])))

	.dataa(\xteablock_inst|subkey[3][1]~combout ),
	.datab(gnd),
	.datac(xtea_key[1]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][1]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][1] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[3][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N25
dffeas \xtea_key[65] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[65]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[65] .is_wysiwyg = "true";
defparam \xtea_key[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N14
cycloneive_lcell_comb \xteablock_inst|subkey[1][1] (
// Equation(s):
// \xteablock_inst|subkey[1][1]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[1][1]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[65])))

	.dataa(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.datab(\xteablock_inst|subkey[1][1]~combout ),
	.datac(gnd),
	.datad(xtea_key[65]),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][1]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][1] .lut_mask = 16'hDD88;
defparam \xteablock_inst|subkey[1][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N0
cycloneive_lcell_comb \xtea_key~1 (
// Equation(s):
// \xtea_key~1_combout  = \sram_inst|memory_read [33] $ (\Equal2~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|memory_read [33]),
	.datad(\Equal2~20_combout ),
	.cin(gnd),
	.combout(\xtea_key~1_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~1 .lut_mask = 16'h0FF0;
defparam \xtea_key~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N7
dffeas \xtea_key[97] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[97]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[97] .is_wysiwyg = "true";
defparam \xtea_key[97] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N6
cycloneive_lcell_comb \xteablock_inst|subkey[0][1] (
// Equation(s):
// \xteablock_inst|subkey[0][1]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[0][1]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[97])))

	.dataa(\xteablock_inst|subkey[0][1]~combout ),
	.datab(gnd),
	.datac(xtea_key[97]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][1]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][1] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[0][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N1
dffeas \xtea_key[33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[33]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[33] .is_wysiwyg = "true";
defparam \xtea_key[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N12
cycloneive_lcell_comb \xteablock_inst|subkey[2][1] (
// Equation(s):
// \xteablock_inst|subkey[2][1]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][1]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[33])))

	.dataa(\xteablock_inst|subkey[2][1]~combout ),
	.datab(gnd),
	.datac(xtea_key[33]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][1]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][1] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[2][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N2
cycloneive_lcell_comb \xteablock_inst|rand_key~3 (
// Equation(s):
// \xteablock_inst|rand_key~3_combout  = (\xteablock_inst|sum [11] & (((!\xteablock_inst|sum [12])))) # (!\xteablock_inst|sum [11] & ((\xteablock_inst|sum [12] & ((\xteablock_inst|subkey[2][1]~combout ))) # (!\xteablock_inst|sum [12] & 
// (\xteablock_inst|subkey[0][1]~combout ))))

	.dataa(\xteablock_inst|subkey[0][1]~combout ),
	.datab(\xteablock_inst|subkey[2][1]~combout ),
	.datac(\xteablock_inst|sum [11]),
	.datad(\xteablock_inst|sum [12]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~3_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~3 .lut_mask = 16'h0CFA;
defparam \xteablock_inst|rand_key~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N20
cycloneive_lcell_comb \xteablock_inst|rand_key~4 (
// Equation(s):
// \xteablock_inst|rand_key~4_combout  = (\xteablock_inst|sum [11] & ((\xteablock_inst|rand_key~3_combout  & ((\xteablock_inst|subkey[1][1]~combout ))) # (!\xteablock_inst|rand_key~3_combout  & (\xteablock_inst|subkey[3][1]~combout )))) # 
// (!\xteablock_inst|sum [11] & (((\xteablock_inst|rand_key~3_combout ))))

	.dataa(\xteablock_inst|subkey[3][1]~combout ),
	.datab(\xteablock_inst|subkey[1][1]~combout ),
	.datac(\xteablock_inst|sum [11]),
	.datad(\xteablock_inst|rand_key~3_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~4_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~4 .lut_mask = 16'hCFA0;
defparam \xteablock_inst|rand_key~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N0
cycloneive_lcell_comb \xteablock_inst|Add9~0 (
// Equation(s):
// \xteablock_inst|Add9~0_combout  = (\xteablock_inst|sum [0] & (\xteablock_inst|rand_key~2_combout  $ (VCC))) # (!\xteablock_inst|sum [0] & (\xteablock_inst|rand_key~2_combout  & VCC))
// \xteablock_inst|Add9~1  = CARRY((\xteablock_inst|sum [0] & \xteablock_inst|rand_key~2_combout ))

	.dataa(\xteablock_inst|sum [0]),
	.datab(\xteablock_inst|rand_key~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\xteablock_inst|Add9~0_combout ),
	.cout(\xteablock_inst|Add9~1 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~0 .lut_mask = 16'h6688;
defparam \xteablock_inst|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N2
cycloneive_lcell_comb \xteablock_inst|Add9~2 (
// Equation(s):
// \xteablock_inst|Add9~2_combout  = (\xteablock_inst|rand_key~4_combout  & ((\xteablock_inst|sum [1] & (\xteablock_inst|Add9~1  & VCC)) # (!\xteablock_inst|sum [1] & (!\xteablock_inst|Add9~1 )))) # (!\xteablock_inst|rand_key~4_combout  & 
// ((\xteablock_inst|sum [1] & (!\xteablock_inst|Add9~1 )) # (!\xteablock_inst|sum [1] & ((\xteablock_inst|Add9~1 ) # (GND)))))
// \xteablock_inst|Add9~3  = CARRY((\xteablock_inst|rand_key~4_combout  & (!\xteablock_inst|sum [1] & !\xteablock_inst|Add9~1 )) # (!\xteablock_inst|rand_key~4_combout  & ((!\xteablock_inst|Add9~1 ) # (!\xteablock_inst|sum [1]))))

	.dataa(\xteablock_inst|rand_key~4_combout ),
	.datab(\xteablock_inst|sum [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~1 ),
	.combout(\xteablock_inst|Add9~2_combout ),
	.cout(\xteablock_inst|Add9~3 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~2 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N4
cycloneive_lcell_comb \xteablock_inst|Add9~4 (
// Equation(s):
// \xteablock_inst|Add9~4_combout  = ((\xteablock_inst|sum [2] $ (\xteablock_inst|rand_key~6_combout  $ (!\xteablock_inst|Add9~3 )))) # (GND)
// \xteablock_inst|Add9~5  = CARRY((\xteablock_inst|sum [2] & ((\xteablock_inst|rand_key~6_combout ) # (!\xteablock_inst|Add9~3 ))) # (!\xteablock_inst|sum [2] & (\xteablock_inst|rand_key~6_combout  & !\xteablock_inst|Add9~3 )))

	.dataa(\xteablock_inst|sum [2]),
	.datab(\xteablock_inst|rand_key~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~3 ),
	.combout(\xteablock_inst|Add9~4_combout ),
	.cout(\xteablock_inst|Add9~5 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~4 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
cycloneive_lcell_comb \xteablock_inst|Add7~10 (
// Equation(s):
// \xteablock_inst|Add7~10_combout  = \xteablock_inst|Add8~4_combout  $ (\xteablock_inst|Add9~4_combout  $ (\xtea_mode~q ))

	.dataa(\xteablock_inst|Add8~4_combout ),
	.datab(gnd),
	.datac(\xteablock_inst|Add9~4_combout ),
	.datad(\xtea_mode~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~10_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~10 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N16
cycloneive_lcell_comb \xteablock_inst|Add7~2 (
// Equation(s):
// \xteablock_inst|Add7~2_cout  = CARRY(\xtea_mode~q )

	.dataa(gnd),
	.datab(\xtea_mode~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\xteablock_inst|Add7~2_cout ));
// synopsys translate_off
defparam \xteablock_inst|Add7~2 .lut_mask = 16'h00CC;
defparam \xteablock_inst|Add7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
cycloneive_lcell_comb \xteablock_inst|Add7~3 (
// Equation(s):
// \xteablock_inst|Add7~3_combout  = (\xteablock_inst|Add7~0_combout  & ((\xteablock_inst|subinput1 [0] & (\xteablock_inst|Add7~2_cout  & VCC)) # (!\xteablock_inst|subinput1 [0] & (!\xteablock_inst|Add7~2_cout )))) # (!\xteablock_inst|Add7~0_combout  & 
// ((\xteablock_inst|subinput1 [0] & (!\xteablock_inst|Add7~2_cout )) # (!\xteablock_inst|subinput1 [0] & ((\xteablock_inst|Add7~2_cout ) # (GND)))))
// \xteablock_inst|Add7~4  = CARRY((\xteablock_inst|Add7~0_combout  & (!\xteablock_inst|subinput1 [0] & !\xteablock_inst|Add7~2_cout )) # (!\xteablock_inst|Add7~0_combout  & ((!\xteablock_inst|Add7~2_cout ) # (!\xteablock_inst|subinput1 [0]))))

	.dataa(\xteablock_inst|Add7~0_combout ),
	.datab(\xteablock_inst|subinput1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~2_cout ),
	.combout(\xteablock_inst|Add7~3_combout ),
	.cout(\xteablock_inst|Add7~4 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~3 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add7~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N20
cycloneive_lcell_comb \xteablock_inst|Add7~7 (
// Equation(s):
// \xteablock_inst|Add7~7_combout  = ((\xteablock_inst|Add7~6_combout  $ (\xteablock_inst|subinput1 [1] $ (!\xteablock_inst|Add7~4 )))) # (GND)
// \xteablock_inst|Add7~8  = CARRY((\xteablock_inst|Add7~6_combout  & ((\xteablock_inst|subinput1 [1]) # (!\xteablock_inst|Add7~4 ))) # (!\xteablock_inst|Add7~6_combout  & (\xteablock_inst|subinput1 [1] & !\xteablock_inst|Add7~4 )))

	.dataa(\xteablock_inst|Add7~6_combout ),
	.datab(\xteablock_inst|subinput1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~4 ),
	.combout(\xteablock_inst|Add7~7_combout ),
	.cout(\xteablock_inst|Add7~8 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~7 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add7~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N22
cycloneive_lcell_comb \xteablock_inst|Add7~11 (
// Equation(s):
// \xteablock_inst|Add7~11_combout  = (\xteablock_inst|subinput1 [2] & ((\xteablock_inst|Add7~10_combout  & (\xteablock_inst|Add7~8  & VCC)) # (!\xteablock_inst|Add7~10_combout  & (!\xteablock_inst|Add7~8 )))) # (!\xteablock_inst|subinput1 [2] & 
// ((\xteablock_inst|Add7~10_combout  & (!\xteablock_inst|Add7~8 )) # (!\xteablock_inst|Add7~10_combout  & ((\xteablock_inst|Add7~8 ) # (GND)))))
// \xteablock_inst|Add7~12  = CARRY((\xteablock_inst|subinput1 [2] & (!\xteablock_inst|Add7~10_combout  & !\xteablock_inst|Add7~8 )) # (!\xteablock_inst|subinput1 [2] & ((!\xteablock_inst|Add7~8 ) # (!\xteablock_inst|Add7~10_combout ))))

	.dataa(\xteablock_inst|subinput1 [2]),
	.datab(\xteablock_inst|Add7~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~8 ),
	.combout(\xteablock_inst|Add7~11_combout ),
	.cout(\xteablock_inst|Add7~12 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~11 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add7~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y10_N25
dffeas \xtea_input[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[2]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[2] .is_wysiwyg = "true";
defparam \xtea_input[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N24
cycloneive_lcell_comb \xteablock_inst|Add7~13 (
// Equation(s):
// \xteablock_inst|Add7~13_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & (\xteablock_inst|Add7~11_combout )) # (!\xteablock_inst|xtea_cstate.change_v1~q  & ((xtea_input[2])))

	.dataa(\xteablock_inst|xtea_cstate.change_v1~q ),
	.datab(\xteablock_inst|Add7~11_combout ),
	.datac(xtea_input[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~13_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~13 .lut_mask = 16'hD8D8;
defparam \xteablock_inst|Add7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N20
cycloneive_lcell_comb \xteablock_inst|subinput1[2] (
// Equation(s):
// \xteablock_inst|subinput1 [2] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|Add7~13_combout )) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|subinput1 [2])))

	.dataa(\xteablock_inst|Add7~13_combout ),
	.datab(gnd),
	.datac(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.datad(\xteablock_inst|subinput1 [2]),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [2]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[2] .lut_mask = 16'hAFA0;
defparam \xteablock_inst|subinput1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneive_lcell_comb \xteablock_inst|Add2~0 (
// Equation(s):
// \xteablock_inst|Add2~0_combout  = (\xteablock_inst|subinput1 [0] & (\xteablock_inst|subinput1 [27] $ (VCC))) # (!\xteablock_inst|subinput1 [0] & (\xteablock_inst|subinput1 [27] & VCC))
// \xteablock_inst|Add2~1  = CARRY((\xteablock_inst|subinput1 [0] & \xteablock_inst|subinput1 [27]))

	.dataa(\xteablock_inst|subinput1 [0]),
	.datab(\xteablock_inst|subinput1 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\xteablock_inst|Add2~0_combout ),
	.cout(\xteablock_inst|Add2~1 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~0 .lut_mask = 16'h6688;
defparam \xteablock_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
cycloneive_lcell_comb \xteablock_inst|Add2~2 (
// Equation(s):
// \xteablock_inst|Add2~2_combout  = (\xteablock_inst|subinput1 [1] & ((\xteablock_inst|subinput1 [26] & (\xteablock_inst|Add2~1  & VCC)) # (!\xteablock_inst|subinput1 [26] & (!\xteablock_inst|Add2~1 )))) # (!\xteablock_inst|subinput1 [1] & 
// ((\xteablock_inst|subinput1 [26] & (!\xteablock_inst|Add2~1 )) # (!\xteablock_inst|subinput1 [26] & ((\xteablock_inst|Add2~1 ) # (GND)))))
// \xteablock_inst|Add2~3  = CARRY((\xteablock_inst|subinput1 [1] & (!\xteablock_inst|subinput1 [26] & !\xteablock_inst|Add2~1 )) # (!\xteablock_inst|subinput1 [1] & ((!\xteablock_inst|Add2~1 ) # (!\xteablock_inst|subinput1 [26]))))

	.dataa(\xteablock_inst|subinput1 [1]),
	.datab(\xteablock_inst|subinput1 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~1 ),
	.combout(\xteablock_inst|Add2~2_combout ),
	.cout(\xteablock_inst|Add2~3 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~2 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cycloneive_lcell_comb \xteablock_inst|Add2~4 (
// Equation(s):
// \xteablock_inst|Add2~4_combout  = ((\xteablock_inst|subinput1 [25] $ (\xteablock_inst|subinput1 [2] $ (!\xteablock_inst|Add2~3 )))) # (GND)
// \xteablock_inst|Add2~5  = CARRY((\xteablock_inst|subinput1 [25] & ((\xteablock_inst|subinput1 [2]) # (!\xteablock_inst|Add2~3 ))) # (!\xteablock_inst|subinput1 [25] & (\xteablock_inst|subinput1 [2] & !\xteablock_inst|Add2~3 )))

	.dataa(\xteablock_inst|subinput1 [25]),
	.datab(\xteablock_inst|subinput1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~3 ),
	.combout(\xteablock_inst|Add2~4_combout ),
	.cout(\xteablock_inst|Add2~5 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~4 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N18
cycloneive_lcell_comb \xteablock_inst|rand_key~70 (
// Equation(s):
// \xteablock_inst|rand_key~70_combout  = (\xteablock_inst|sum [1] & (((\xteablock_inst|sum [0] & \xteablock_inst|subkey[3][2]~combout )))) # (!\xteablock_inst|sum [1] & ((\xteablock_inst|subkey[0][2]~combout ) # ((\xteablock_inst|sum [0]))))

	.dataa(\xteablock_inst|subkey[0][2]~combout ),
	.datab(\xteablock_inst|sum [1]),
	.datac(\xteablock_inst|sum [0]),
	.datad(\xteablock_inst|subkey[3][2]~combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~70_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~70 .lut_mask = 16'hF232;
defparam \xteablock_inst|rand_key~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N28
cycloneive_lcell_comb \xteablock_inst|rand_key~71 (
// Equation(s):
// \xteablock_inst|rand_key~71_combout  = (\xteablock_inst|rand_key~65_combout  & ((\xteablock_inst|rand_key~70_combout  & (\xteablock_inst|subkey[1][2]~combout )) # (!\xteablock_inst|rand_key~70_combout  & ((\xteablock_inst|subkey[2][2]~combout ))))) # 
// (!\xteablock_inst|rand_key~65_combout  & (((\xteablock_inst|rand_key~70_combout ))))

	.dataa(\xteablock_inst|subkey[1][2]~combout ),
	.datab(\xteablock_inst|rand_key~65_combout ),
	.datac(\xteablock_inst|subkey[2][2]~combout ),
	.datad(\xteablock_inst|rand_key~70_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~71_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~71 .lut_mask = 16'hBBC0;
defparam \xteablock_inst|rand_key~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N26
cycloneive_lcell_comb \xteablock_inst|rand_key~68 (
// Equation(s):
// \xteablock_inst|rand_key~68_combout  = (\xteablock_inst|sum [1] & (((!\xteablock_inst|sum [0] & \xteablock_inst|subkey[2][1]~combout )))) # (!\xteablock_inst|sum [1] & ((\xteablock_inst|subkey[0][1]~combout ) # ((\xteablock_inst|sum [0]))))

	.dataa(\xteablock_inst|subkey[0][1]~combout ),
	.datab(\xteablock_inst|sum [1]),
	.datac(\xteablock_inst|sum [0]),
	.datad(\xteablock_inst|subkey[2][1]~combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~68_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~68 .lut_mask = 16'h3E32;
defparam \xteablock_inst|rand_key~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N20
cycloneive_lcell_comb \xteablock_inst|rand_key~69 (
// Equation(s):
// \xteablock_inst|rand_key~69_combout  = (\xteablock_inst|rand_key~68_combout  & (((\xteablock_inst|subkey[1][1]~combout ) # (!\xteablock_inst|sum [0])))) # (!\xteablock_inst|rand_key~68_combout  & (\xteablock_inst|subkey[3][1]~combout  & 
// ((\xteablock_inst|sum [0]))))

	.dataa(\xteablock_inst|subkey[3][1]~combout ),
	.datab(\xteablock_inst|subkey[1][1]~combout ),
	.datac(\xteablock_inst|rand_key~68_combout ),
	.datad(\xteablock_inst|sum [0]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~69_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~69 .lut_mask = 16'hCAF0;
defparam \xteablock_inst|rand_key~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N11
dffeas \xtea_key[64] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[64]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[64] .is_wysiwyg = "true";
defparam \xtea_key[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N10
cycloneive_lcell_comb \xteablock_inst|subkey[1][0] (
// Equation(s):
// \xteablock_inst|subkey[1][0]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[1][0]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[64])))

	.dataa(\xteablock_inst|subkey[1][0]~combout ),
	.datab(gnd),
	.datac(xtea_key[64]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][0]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][0] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[1][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N23
dffeas \xtea_key[96] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[96]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[96] .is_wysiwyg = "true";
defparam \xtea_key[96] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N14
cycloneive_lcell_comb \xteablock_inst|subkey[0][0] (
// Equation(s):
// \xteablock_inst|subkey[0][0]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((\xteablock_inst|subkey[0][0]~combout ))) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (xtea_key[96]))

	.dataa(xtea_key[96]),
	.datab(gnd),
	.datac(\xteablock_inst|subkey[0][0]~combout ),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][0]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][0] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|subkey[0][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N21
dffeas \xtea_key[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[0]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[0] .is_wysiwyg = "true";
defparam \xtea_key[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N20
cycloneive_lcell_comb \xteablock_inst|subkey[3][0] (
// Equation(s):
// \xteablock_inst|subkey[3][0]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][0]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[0])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[3][0]~combout ),
	.datac(xtea_key[0]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][0]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][0] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[3][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N2
cycloneive_lcell_comb \xteablock_inst|rand_key~66 (
// Equation(s):
// \xteablock_inst|rand_key~66_combout  = (\xteablock_inst|sum [0] & (((\xteablock_inst|subkey[3][0]~combout ) # (!\xteablock_inst|sum [1])))) # (!\xteablock_inst|sum [0] & (\xteablock_inst|subkey[0][0]~combout  & ((!\xteablock_inst|sum [1]))))

	.dataa(\xteablock_inst|subkey[0][0]~combout ),
	.datab(\xteablock_inst|subkey[3][0]~combout ),
	.datac(\xteablock_inst|sum [0]),
	.datad(\xteablock_inst|sum [1]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~66_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~66 .lut_mask = 16'hC0FA;
defparam \xteablock_inst|rand_key~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N16
cycloneive_lcell_comb \xteablock_inst|rand_key~67 (
// Equation(s):
// \xteablock_inst|rand_key~67_combout  = (\xteablock_inst|rand_key~65_combout  & ((\xteablock_inst|rand_key~66_combout  & (\xteablock_inst|subkey[1][0]~combout )) # (!\xteablock_inst|rand_key~66_combout  & ((\xteablock_inst|subkey[2][0]~combout ))))) # 
// (!\xteablock_inst|rand_key~65_combout  & (((\xteablock_inst|rand_key~66_combout ))))

	.dataa(\xteablock_inst|subkey[1][0]~combout ),
	.datab(\xteablock_inst|subkey[2][0]~combout ),
	.datac(\xteablock_inst|rand_key~65_combout ),
	.datad(\xteablock_inst|rand_key~66_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~67_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~67 .lut_mask = 16'hAFC0;
defparam \xteablock_inst|rand_key~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
cycloneive_lcell_comb \xteablock_inst|Add3~0 (
// Equation(s):
// \xteablock_inst|Add3~0_combout  = (\xteablock_inst|rand_key~67_combout  & (\xteablock_inst|sum [0] $ (VCC))) # (!\xteablock_inst|rand_key~67_combout  & (\xteablock_inst|sum [0] & VCC))
// \xteablock_inst|Add3~1  = CARRY((\xteablock_inst|rand_key~67_combout  & \xteablock_inst|sum [0]))

	.dataa(\xteablock_inst|rand_key~67_combout ),
	.datab(\xteablock_inst|sum [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\xteablock_inst|Add3~0_combout ),
	.cout(\xteablock_inst|Add3~1 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~0 .lut_mask = 16'h6688;
defparam \xteablock_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N2
cycloneive_lcell_comb \xteablock_inst|Add3~2 (
// Equation(s):
// \xteablock_inst|Add3~2_combout  = (\xteablock_inst|rand_key~69_combout  & ((\xteablock_inst|sum [1] & (\xteablock_inst|Add3~1  & VCC)) # (!\xteablock_inst|sum [1] & (!\xteablock_inst|Add3~1 )))) # (!\xteablock_inst|rand_key~69_combout  & 
// ((\xteablock_inst|sum [1] & (!\xteablock_inst|Add3~1 )) # (!\xteablock_inst|sum [1] & ((\xteablock_inst|Add3~1 ) # (GND)))))
// \xteablock_inst|Add3~3  = CARRY((\xteablock_inst|rand_key~69_combout  & (!\xteablock_inst|sum [1] & !\xteablock_inst|Add3~1 )) # (!\xteablock_inst|rand_key~69_combout  & ((!\xteablock_inst|Add3~1 ) # (!\xteablock_inst|sum [1]))))

	.dataa(\xteablock_inst|rand_key~69_combout ),
	.datab(\xteablock_inst|sum [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~1 ),
	.combout(\xteablock_inst|Add3~2_combout ),
	.cout(\xteablock_inst|Add3~3 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~2 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
cycloneive_lcell_comb \xteablock_inst|Add3~4 (
// Equation(s):
// \xteablock_inst|Add3~4_combout  = ((\xteablock_inst|rand_key~71_combout  $ (\xteablock_inst|sum [2] $ (!\xteablock_inst|Add3~3 )))) # (GND)
// \xteablock_inst|Add3~5  = CARRY((\xteablock_inst|rand_key~71_combout  & ((\xteablock_inst|sum [2]) # (!\xteablock_inst|Add3~3 ))) # (!\xteablock_inst|rand_key~71_combout  & (\xteablock_inst|sum [2] & !\xteablock_inst|Add3~3 )))

	.dataa(\xteablock_inst|rand_key~71_combout ),
	.datab(\xteablock_inst|sum [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~3 ),
	.combout(\xteablock_inst|Add3~4_combout ),
	.cout(\xteablock_inst|Add3~5 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~4 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
cycloneive_lcell_comb \xteablock_inst|Add1~10 (
// Equation(s):
// \xteablock_inst|Add1~10_combout  = \xteablock_inst|Add2~4_combout  $ (\xteablock_inst|Add3~4_combout  $ (\xtea_mode~q ))

	.dataa(\xteablock_inst|Add2~4_combout ),
	.datab(gnd),
	.datac(\xteablock_inst|Add3~4_combout ),
	.datad(\xtea_mode~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~10 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
cycloneive_lcell_comb \xteablock_inst|Add1~2 (
// Equation(s):
// \xteablock_inst|Add1~2_cout  = CARRY(\xtea_mode~q )

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\xteablock_inst|Add1~2_cout ));
// synopsys translate_off
defparam \xteablock_inst|Add1~2 .lut_mask = 16'h00AA;
defparam \xteablock_inst|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
cycloneive_lcell_comb \xteablock_inst|Add1~3 (
// Equation(s):
// \xteablock_inst|Add1~3_combout  = (\xteablock_inst|subinput0 [0] & ((\xteablock_inst|Add1~0_combout  & (\xteablock_inst|Add1~2_cout  & VCC)) # (!\xteablock_inst|Add1~0_combout  & (!\xteablock_inst|Add1~2_cout )))) # (!\xteablock_inst|subinput0 [0] & 
// ((\xteablock_inst|Add1~0_combout  & (!\xteablock_inst|Add1~2_cout )) # (!\xteablock_inst|Add1~0_combout  & ((\xteablock_inst|Add1~2_cout ) # (GND)))))
// \xteablock_inst|Add1~4  = CARRY((\xteablock_inst|subinput0 [0] & (!\xteablock_inst|Add1~0_combout  & !\xteablock_inst|Add1~2_cout )) # (!\xteablock_inst|subinput0 [0] & ((!\xteablock_inst|Add1~2_cout ) # (!\xteablock_inst|Add1~0_combout ))))

	.dataa(\xteablock_inst|subinput0 [0]),
	.datab(\xteablock_inst|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~2_cout ),
	.combout(\xteablock_inst|Add1~3_combout ),
	.cout(\xteablock_inst|Add1~4 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~3 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
cycloneive_lcell_comb \xteablock_inst|Add1~7 (
// Equation(s):
// \xteablock_inst|Add1~7_combout  = ((\xteablock_inst|subinput0 [1] $ (\xteablock_inst|Add1~6_combout  $ (!\xteablock_inst|Add1~4 )))) # (GND)
// \xteablock_inst|Add1~8  = CARRY((\xteablock_inst|subinput0 [1] & ((\xteablock_inst|Add1~6_combout ) # (!\xteablock_inst|Add1~4 ))) # (!\xteablock_inst|subinput0 [1] & (\xteablock_inst|Add1~6_combout  & !\xteablock_inst|Add1~4 )))

	.dataa(\xteablock_inst|subinput0 [1]),
	.datab(\xteablock_inst|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~4 ),
	.combout(\xteablock_inst|Add1~7_combout ),
	.cout(\xteablock_inst|Add1~8 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~7 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
cycloneive_lcell_comb \xteablock_inst|Add1~11 (
// Equation(s):
// \xteablock_inst|Add1~11_combout  = (\xteablock_inst|subinput0 [2] & ((\xteablock_inst|Add1~10_combout  & (\xteablock_inst|Add1~8  & VCC)) # (!\xteablock_inst|Add1~10_combout  & (!\xteablock_inst|Add1~8 )))) # (!\xteablock_inst|subinput0 [2] & 
// ((\xteablock_inst|Add1~10_combout  & (!\xteablock_inst|Add1~8 )) # (!\xteablock_inst|Add1~10_combout  & ((\xteablock_inst|Add1~8 ) # (GND)))))
// \xteablock_inst|Add1~12  = CARRY((\xteablock_inst|subinput0 [2] & (!\xteablock_inst|Add1~10_combout  & !\xteablock_inst|Add1~8 )) # (!\xteablock_inst|subinput0 [2] & ((!\xteablock_inst|Add1~8 ) # (!\xteablock_inst|Add1~10_combout ))))

	.dataa(\xteablock_inst|subinput0 [2]),
	.datab(\xteablock_inst|Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~8 ),
	.combout(\xteablock_inst|Add1~11_combout ),
	.cout(\xteablock_inst|Add1~12 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~11 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \xteablock_inst|Add1~13 (
// Equation(s):
// \xteablock_inst|Add1~13_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & ((\xteablock_inst|Add1~11_combout ))) # (!\xteablock_inst|xtea_cstate.change_v0~q  & (xtea_input[34]))

	.dataa(gnd),
	.datab(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datac(xtea_input[34]),
	.datad(\xteablock_inst|Add1~11_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~13_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~13 .lut_mask = 16'hFC30;
defparam \xteablock_inst|Add1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \xteablock_inst|WideOr0~0 (
// Equation(s):
// \xteablock_inst|WideOr0~0_combout  = (\xteablock_inst|xtea_cstate.change_v0~q ) # (!\xteablock_inst|xtea_cstate.idle~q )

	.dataa(\xteablock_inst|xtea_cstate.idle~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\xteablock_inst|xtea_cstate.change_v0~q ),
	.cin(gnd),
	.combout(\xteablock_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|WideOr0~0 .lut_mask = 16'hFF55;
defparam \xteablock_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \xteablock_inst|WideOr0~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\xteablock_inst|WideOr0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\xteablock_inst|WideOr0~0clkctrl_outclk ));
// synopsys translate_off
defparam \xteablock_inst|WideOr0~0clkctrl .clock_type = "global clock";
defparam \xteablock_inst|WideOr0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneive_lcell_comb \xteablock_inst|subinput0[2] (
// Equation(s):
// \xteablock_inst|subinput0 [2] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|Add1~13_combout )) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [2])))

	.dataa(\xteablock_inst|Add1~13_combout ),
	.datab(\xteablock_inst|subinput0 [2]),
	.datac(gnd),
	.datad(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [2]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[2] .lut_mask = 16'hAACC;
defparam \xteablock_inst|subinput0[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneive_lcell_comb \xteablock_inst|xtea_output[43] (
// Equation(s):
// \xteablock_inst|xtea_output [43] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [11]))) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|xtea_output [43]))

	.dataa(\xteablock_inst|xtea_output [43]),
	.datab(gnd),
	.datac(\xteablock_inst|subinput0 [11]),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [43]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[43] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|xtea_output[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[43]~48 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[43]~48_combout  = (\serialblock_inst|serialreader_inst|temp_data [43] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [43]),
	.datac(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[43]~48_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[43]~48 .lut_mask = 16'h4CCC;
defparam \serialblock_inst|serialreader_inst|reader_data_out[43]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[43] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [43] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out[43]~48_combout )) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out [43])))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out[43]~48_combout ),
	.datac(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [43]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [43]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[43] .lut_mask = 16'h8A80;
defparam \serialblock_inst|serialreader_inst|reader_data_out[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneive_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [43])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [43])))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\xteablock_inst|xtea_output [43]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [43]),
	.cin(gnd),
	.combout(\Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector41~0 .lut_mask = 16'hF3C0;
defparam \Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N7
dffeas \memory_write[43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[43]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[43] .is_wysiwyg = "true";
defparam \memory_write[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneive_lcell_comb \sram_inst|ram~59 (
// Equation(s):
// \sram_inst|ram~59_combout  = (\nreset~input_o  & memory_write[43])

	.dataa(gnd),
	.datab(\nreset~input_o ),
	.datac(gnd),
	.datad(memory_write[43]),
	.cin(gnd),
	.combout(\sram_inst|ram~59_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~59 .lut_mask = 16'hCC00;
defparam \sram_inst|ram~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N16
cycloneive_lcell_comb \sram_inst|ram[14][43]~feeder (
// Equation(s):
// \sram_inst|ram[14][43]~feeder_combout  = \sram_inst|ram~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[14][43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][43]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[14][43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N17
dffeas \sram_inst|ram[14][43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][43]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][43] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][43] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N23
dffeas \sram_inst|ram[6][43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][43]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][43] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N10
cycloneive_lcell_comb \sram_inst|ram[10][43]~feeder (
// Equation(s):
// \sram_inst|ram[10][43]~feeder_combout  = \sram_inst|ram~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][43]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N11
dffeas \sram_inst|ram[10][43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][43]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][43] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][43] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N25
dffeas \sram_inst|ram[2][43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][43]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][43] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N24
cycloneive_lcell_comb \sram_inst|Mux20~0 (
// Equation(s):
// \sram_inst|Mux20~0_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[10][43]~q )) # (!memory_address[3] & ((\sram_inst|ram[2][43]~q )))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[10][43]~q ),
	.datac(\sram_inst|ram[2][43]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux20~0 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N22
cycloneive_lcell_comb \sram_inst|Mux20~1 (
// Equation(s):
// \sram_inst|Mux20~1_combout  = (memory_address[2] & ((\sram_inst|Mux20~0_combout  & (\sram_inst|ram[14][43]~q )) # (!\sram_inst|Mux20~0_combout  & ((\sram_inst|ram[6][43]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux20~0_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[14][43]~q ),
	.datac(\sram_inst|ram[6][43]~q ),
	.datad(\sram_inst|Mux20~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux20~1 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneive_lcell_comb \sram_inst|ram[15][43]~feeder (
// Equation(s):
// \sram_inst|ram[15][43]~feeder_combout  = \sram_inst|ram~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~59_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[15][43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][43]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[15][43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N15
dffeas \sram_inst|ram[15][43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][43]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][43] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][43] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N21
dffeas \sram_inst|ram[11][43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][43]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][43] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][43] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N19
dffeas \sram_inst|ram[3][43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][43]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][43] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \sram_inst|ram[7][43]~feeder (
// Equation(s):
// \sram_inst|ram[7][43]~feeder_combout  = \sram_inst|ram~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[7][43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][43]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[7][43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N25
dffeas \sram_inst|ram[7][43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][43]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][43] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \sram_inst|Mux20~7 (
// Equation(s):
// \sram_inst|Mux20~7_combout  = (memory_address[3] & (memory_address[2])) # (!memory_address[3] & ((memory_address[2] & ((\sram_inst|ram[7][43]~q ))) # (!memory_address[2] & (\sram_inst|ram[3][43]~q ))))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[3][43]~q ),
	.datad(\sram_inst|ram[7][43]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux20~7 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneive_lcell_comb \sram_inst|Mux20~8 (
// Equation(s):
// \sram_inst|Mux20~8_combout  = (memory_address[3] & ((\sram_inst|Mux20~7_combout  & (\sram_inst|ram[15][43]~q )) # (!\sram_inst|Mux20~7_combout  & ((\sram_inst|ram[11][43]~q ))))) # (!memory_address[3] & (((\sram_inst|Mux20~7_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[15][43]~q ),
	.datac(\sram_inst|ram[11][43]~q ),
	.datad(\sram_inst|Mux20~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux20~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneive_lcell_comb \sram_inst|ram[9][43]~feeder (
// Equation(s):
// \sram_inst|ram[9][43]~feeder_combout  = \sram_inst|ram~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][43]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N29
dffeas \sram_inst|ram[9][43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][43]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][43] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][43] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N7
dffeas \sram_inst|ram[13][43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][43]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][43] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N30
cycloneive_lcell_comb \sram_inst|ram[5][43]~feeder (
// Equation(s):
// \sram_inst|ram[5][43]~feeder_combout  = \sram_inst|ram~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[5][43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][43]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[5][43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N31
dffeas \sram_inst|ram[5][43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][43]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][43] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][43] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N17
dffeas \sram_inst|ram[1][43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][43]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][43] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N16
cycloneive_lcell_comb \sram_inst|Mux20~2 (
// Equation(s):
// \sram_inst|Mux20~2_combout  = (memory_address[3] & (((memory_address[2])))) # (!memory_address[3] & ((memory_address[2] & (\sram_inst|ram[5][43]~q )) # (!memory_address[2] & ((\sram_inst|ram[1][43]~q )))))

	.dataa(\sram_inst|ram[5][43]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[1][43]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux20~2 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneive_lcell_comb \sram_inst|Mux20~3 (
// Equation(s):
// \sram_inst|Mux20~3_combout  = (memory_address[3] & ((\sram_inst|Mux20~2_combout  & ((\sram_inst|ram[13][43]~q ))) # (!\sram_inst|Mux20~2_combout  & (\sram_inst|ram[9][43]~q )))) # (!memory_address[3] & (((\sram_inst|Mux20~2_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[9][43]~q ),
	.datac(\sram_inst|ram[13][43]~q ),
	.datad(\sram_inst|Mux20~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux20~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N22
cycloneive_lcell_comb \sram_inst|ram[4][43]~feeder (
// Equation(s):
// \sram_inst|ram[4][43]~feeder_combout  = \sram_inst|ram~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[4][43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][43]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[4][43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N23
dffeas \sram_inst|ram[4][43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][43]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][43] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][43] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N25
dffeas \sram_inst|ram[12][43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][43]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][43] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cycloneive_lcell_comb \sram_inst|ram[8][43]~feeder (
// Equation(s):
// \sram_inst|ram[8][43]~feeder_combout  = \sram_inst|ram~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[8][43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][43]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[8][43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N3
dffeas \sram_inst|ram[8][43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][43]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][43] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][43] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N17
dffeas \sram_inst|ram[0][43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][43]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][43] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N16
cycloneive_lcell_comb \sram_inst|Mux20~4 (
// Equation(s):
// \sram_inst|Mux20~4_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[8][43]~q )) # (!memory_address[3] & ((\sram_inst|ram[0][43]~q )))))

	.dataa(\sram_inst|ram[8][43]~q ),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[0][43]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux20~4 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneive_lcell_comb \sram_inst|Mux20~5 (
// Equation(s):
// \sram_inst|Mux20~5_combout  = (memory_address[2] & ((\sram_inst|Mux20~4_combout  & ((\sram_inst|ram[12][43]~q ))) # (!\sram_inst|Mux20~4_combout  & (\sram_inst|ram[4][43]~q )))) # (!memory_address[2] & (((\sram_inst|Mux20~4_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[4][43]~q ),
	.datac(\sram_inst|ram[12][43]~q ),
	.datad(\sram_inst|Mux20~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux20~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneive_lcell_comb \sram_inst|Mux20~6 (
// Equation(s):
// \sram_inst|Mux20~6_combout  = (memory_address[0] & ((memory_address[1]) # ((\sram_inst|Mux20~3_combout )))) # (!memory_address[0] & (!memory_address[1] & ((\sram_inst|Mux20~5_combout ))))

	.dataa(memory_address[0]),
	.datab(memory_address[1]),
	.datac(\sram_inst|Mux20~3_combout ),
	.datad(\sram_inst|Mux20~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux20~6 .lut_mask = 16'hB9A8;
defparam \sram_inst|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \sram_inst|Mux20~9 (
// Equation(s):
// \sram_inst|Mux20~9_combout  = (memory_address[1] & ((\sram_inst|Mux20~6_combout  & ((\sram_inst|Mux20~8_combout ))) # (!\sram_inst|Mux20~6_combout  & (\sram_inst|Mux20~1_combout )))) # (!memory_address[1] & (((\sram_inst|Mux20~6_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|Mux20~1_combout ),
	.datac(\sram_inst|Mux20~8_combout ),
	.datad(\sram_inst|Mux20~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux20~9 .lut_mask = 16'hF588;
defparam \sram_inst|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N9
dffeas \sram_inst|memory_read[43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux20~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [43]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[43] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N21
dffeas \xtea_input[43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [43]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[43]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[43] .is_wysiwyg = "true";
defparam \xtea_input[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cycloneive_lcell_comb \xteablock_inst|xtea_output[16] (
// Equation(s):
// \xteablock_inst|xtea_output [16] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [16])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [16])))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput1 [16]),
	.datac(\xteablock_inst|xtea_output [16]),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [16]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[16] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|xtea_output[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[16]~21 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[16]~21_combout  = (\serialblock_inst|serialreader_inst|temp_data [16] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )) # 
// (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )))

	.dataa(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [16]),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[16]~21_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[16]~21 .lut_mask = 16'h4CCC;
defparam \serialblock_inst|serialreader_inst|reader_data_out[16]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[16] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [16] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[16]~21_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [16]))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out [16]),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out[16]~21_combout ),
	.datac(\nreset~input_o ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [16]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[16] .lut_mask = 16'hC0A0;
defparam \serialblock_inst|serialreader_inst|reader_data_out[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N22
cycloneive_lcell_comb \Selector68~0 (
// Equation(s):
// \Selector68~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [16])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [16])))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_output [16]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [16]),
	.cin(gnd),
	.combout(\Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector68~0 .lut_mask = 16'hF5A0;
defparam \Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N23
dffeas \memory_write[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector68~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[16]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[16] .is_wysiwyg = "true";
defparam \memory_write[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \sram_inst|ram~32 (
// Equation(s):
// \sram_inst|ram~32_combout  = (\nreset~input_o  & memory_write[16])

	.dataa(gnd),
	.datab(\nreset~input_o ),
	.datac(gnd),
	.datad(memory_write[16]),
	.cin(gnd),
	.combout(\sram_inst|ram~32_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~32 .lut_mask = 16'hCC00;
defparam \sram_inst|ram~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N7
dffeas \sram_inst|ram[4][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][16] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N4
cycloneive_lcell_comb \sram_inst|ram[6][16]~feeder (
// Equation(s):
// \sram_inst|ram[6][16]~feeder_combout  = \sram_inst|ram~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][16]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N5
dffeas \sram_inst|ram[6][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][16] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N6
cycloneive_lcell_comb \sram_inst|Mux47~0 (
// Equation(s):
// \sram_inst|Mux47~0_combout  = (memory_address[1] & ((memory_address[0]) # ((\sram_inst|ram[6][16]~q )))) # (!memory_address[1] & (!memory_address[0] & (\sram_inst|ram[4][16]~q )))

	.dataa(memory_address[1]),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[4][16]~q ),
	.datad(\sram_inst|ram[6][16]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux47~0 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
cycloneive_lcell_comb \sram_inst|ram[7][16]~feeder (
// Equation(s):
// \sram_inst|ram[7][16]~feeder_combout  = \sram_inst|ram~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~32_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[7][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][16]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[7][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N29
dffeas \sram_inst|ram[7][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][16] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N9
dffeas \sram_inst|ram[5][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][16] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N8
cycloneive_lcell_comb \sram_inst|Mux47~1 (
// Equation(s):
// \sram_inst|Mux47~1_combout  = (\sram_inst|Mux47~0_combout  & ((\sram_inst|ram[7][16]~q ) # ((!memory_address[0])))) # (!\sram_inst|Mux47~0_combout  & (((\sram_inst|ram[5][16]~q  & memory_address[0]))))

	.dataa(\sram_inst|Mux47~0_combout ),
	.datab(\sram_inst|ram[7][16]~q ),
	.datac(\sram_inst|ram[5][16]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux47~1 .lut_mask = 16'hD8AA;
defparam \sram_inst|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N22
cycloneive_lcell_comb \sram_inst|ram[10][16]~feeder (
// Equation(s):
// \sram_inst|ram[10][16]~feeder_combout  = \sram_inst|ram~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][16]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N23
dffeas \sram_inst|ram[10][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][16] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N17
dffeas \sram_inst|ram[11][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][16] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \sram_inst|ram[9][16]~feeder (
// Equation(s):
// \sram_inst|ram[9][16]~feeder_combout  = \sram_inst|ram~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][16]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N7
dffeas \sram_inst|ram[9][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][16] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N21
dffeas \sram_inst|ram[8][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][16] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \sram_inst|Mux47~2 (
// Equation(s):
// \sram_inst|Mux47~2_combout  = (memory_address[0] & ((\sram_inst|ram[9][16]~q ) # ((memory_address[1])))) # (!memory_address[0] & (((\sram_inst|ram[8][16]~q  & !memory_address[1]))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[9][16]~q ),
	.datac(\sram_inst|ram[8][16]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux47~2 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N16
cycloneive_lcell_comb \sram_inst|Mux47~3 (
// Equation(s):
// \sram_inst|Mux47~3_combout  = (memory_address[1] & ((\sram_inst|Mux47~2_combout  & ((\sram_inst|ram[11][16]~q ))) # (!\sram_inst|Mux47~2_combout  & (\sram_inst|ram[10][16]~q )))) # (!memory_address[1] & (((\sram_inst|Mux47~2_combout ))))

	.dataa(\sram_inst|ram[10][16]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[11][16]~q ),
	.datad(\sram_inst|Mux47~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux47~3 .lut_mask = 16'hF388;
defparam \sram_inst|Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneive_lcell_comb \sram_inst|ram[1][16]~feeder (
// Equation(s):
// \sram_inst|ram[1][16]~feeder_combout  = \sram_inst|ram~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[1][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][16]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[1][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N29
dffeas \sram_inst|ram[1][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][16] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N13
dffeas \sram_inst|ram[3][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][16] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N31
dffeas \sram_inst|ram[0][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][16] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N12
cycloneive_lcell_comb \sram_inst|ram[2][16]~feeder (
// Equation(s):
// \sram_inst|ram[2][16]~feeder_combout  = \sram_inst|ram~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[2][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][16]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[2][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N13
dffeas \sram_inst|ram[2][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][16] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N30
cycloneive_lcell_comb \sram_inst|Mux47~4 (
// Equation(s):
// \sram_inst|Mux47~4_combout  = (memory_address[0] & (memory_address[1])) # (!memory_address[0] & ((memory_address[1] & ((\sram_inst|ram[2][16]~q ))) # (!memory_address[1] & (\sram_inst|ram[0][16]~q ))))

	.dataa(memory_address[0]),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[0][16]~q ),
	.datad(\sram_inst|ram[2][16]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux47~4 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \sram_inst|Mux47~5 (
// Equation(s):
// \sram_inst|Mux47~5_combout  = (memory_address[0] & ((\sram_inst|Mux47~4_combout  & ((\sram_inst|ram[3][16]~q ))) # (!\sram_inst|Mux47~4_combout  & (\sram_inst|ram[1][16]~q )))) # (!memory_address[0] & (((\sram_inst|Mux47~4_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[1][16]~q ),
	.datac(\sram_inst|ram[3][16]~q ),
	.datad(\sram_inst|Mux47~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux47~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux47~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux47~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cycloneive_lcell_comb \sram_inst|Mux47~6 (
// Equation(s):
// \sram_inst|Mux47~6_combout  = (memory_address[2] & (memory_address[3])) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|Mux47~3_combout )) # (!memory_address[3] & ((\sram_inst|Mux47~5_combout )))))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|Mux47~3_combout ),
	.datad(\sram_inst|Mux47~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux47~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux47~6 .lut_mask = 16'hD9C8;
defparam \sram_inst|Mux47~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N16
cycloneive_lcell_comb \sram_inst|ram[15][16]~feeder (
// Equation(s):
// \sram_inst|ram[15][16]~feeder_combout  = \sram_inst|ram~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][16]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N17
dffeas \sram_inst|ram[15][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][16] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N31
dffeas \sram_inst|ram[14][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][16] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N11
dffeas \sram_inst|ram[12][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][16] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N18
cycloneive_lcell_comb \sram_inst|ram[13][16]~feeder (
// Equation(s):
// \sram_inst|ram[13][16]~feeder_combout  = \sram_inst|ram~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~32_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[13][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][16]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[13][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N19
dffeas \sram_inst|ram[13][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][16] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N10
cycloneive_lcell_comb \sram_inst|Mux47~7 (
// Equation(s):
// \sram_inst|Mux47~7_combout  = (memory_address[1] & (memory_address[0])) # (!memory_address[1] & ((memory_address[0] & ((\sram_inst|ram[13][16]~q ))) # (!memory_address[0] & (\sram_inst|ram[12][16]~q ))))

	.dataa(memory_address[1]),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[12][16]~q ),
	.datad(\sram_inst|ram[13][16]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux47~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux47~7 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux47~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N30
cycloneive_lcell_comb \sram_inst|Mux47~8 (
// Equation(s):
// \sram_inst|Mux47~8_combout  = (memory_address[1] & ((\sram_inst|Mux47~7_combout  & (\sram_inst|ram[15][16]~q )) # (!\sram_inst|Mux47~7_combout  & ((\sram_inst|ram[14][16]~q ))))) # (!memory_address[1] & (((\sram_inst|Mux47~7_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[15][16]~q ),
	.datac(\sram_inst|ram[14][16]~q ),
	.datad(\sram_inst|Mux47~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux47~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux47~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux47~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneive_lcell_comb \sram_inst|Mux47~9 (
// Equation(s):
// \sram_inst|Mux47~9_combout  = (memory_address[2] & ((\sram_inst|Mux47~6_combout  & ((\sram_inst|Mux47~8_combout ))) # (!\sram_inst|Mux47~6_combout  & (\sram_inst|Mux47~1_combout )))) # (!memory_address[2] & (((\sram_inst|Mux47~6_combout ))))

	.dataa(\sram_inst|Mux47~1_combout ),
	.datab(memory_address[2]),
	.datac(\sram_inst|Mux47~6_combout ),
	.datad(\sram_inst|Mux47~8_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux47~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux47~9 .lut_mask = 16'hF838;
defparam \sram_inst|Mux47~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N25
dffeas \sram_inst|memory_read[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux47~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[16] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N13
dffeas \xtea_input[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[16]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[16] .is_wysiwyg = "true";
defparam \xtea_input[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N1
dffeas \xtea_key[80] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[80]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[80] .is_wysiwyg = "true";
defparam \xtea_key[80] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N0
cycloneive_lcell_comb \xteablock_inst|subkey[1][16] (
// Equation(s):
// \xteablock_inst|subkey[1][16]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[1][16]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[80])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[1][16]~combout ),
	.datac(xtea_key[80]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][16]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][16] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[1][16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N1
dffeas \xtea_key[48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[48]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[48] .is_wysiwyg = "true";
defparam \xtea_key[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N0
cycloneive_lcell_comb \xteablock_inst|subkey[2][16] (
// Equation(s):
// \xteablock_inst|subkey[2][16]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][16]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[48])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[2][16]~combout ),
	.datac(xtea_key[48]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][16]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][16] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[2][16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N19
dffeas \xtea_key[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[16]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[16] .is_wysiwyg = "true";
defparam \xtea_key[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N18
cycloneive_lcell_comb \xteablock_inst|subkey[3][16] (
// Equation(s):
// \xteablock_inst|subkey[3][16]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][16]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[16])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[3][16]~combout ),
	.datac(xtea_key[16]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][16]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][16] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[3][16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N20
cycloneive_lcell_comb \xteablock_inst|rand_key~33 (
// Equation(s):
// \xteablock_inst|rand_key~33_combout  = (\xteablock_inst|sum [12] & (((\xteablock_inst|sum [11] & \xteablock_inst|subkey[3][16]~combout )))) # (!\xteablock_inst|sum [12] & ((\xteablock_inst|subkey[0][16]~combout ) # ((\xteablock_inst|sum [11]))))

	.dataa(\xteablock_inst|subkey[0][16]~combout ),
	.datab(\xteablock_inst|sum [12]),
	.datac(\xteablock_inst|sum [11]),
	.datad(\xteablock_inst|subkey[3][16]~combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~33_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~33 .lut_mask = 16'hF232;
defparam \xteablock_inst|rand_key~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N26
cycloneive_lcell_comb \xteablock_inst|rand_key~34 (
// Equation(s):
// \xteablock_inst|rand_key~34_combout  = (\xteablock_inst|rand_key~0_combout  & ((\xteablock_inst|rand_key~33_combout  & (\xteablock_inst|subkey[1][16]~combout )) # (!\xteablock_inst|rand_key~33_combout  & ((\xteablock_inst|subkey[2][16]~combout ))))) # 
// (!\xteablock_inst|rand_key~0_combout  & (((\xteablock_inst|rand_key~33_combout ))))

	.dataa(\xteablock_inst|subkey[1][16]~combout ),
	.datab(\xteablock_inst|subkey[2][16]~combout ),
	.datac(\xteablock_inst|rand_key~0_combout ),
	.datad(\xteablock_inst|rand_key~33_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~34_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~34 .lut_mask = 16'hAFC0;
defparam \xteablock_inst|rand_key~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N17
dffeas \xtea_key[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[15]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[15] .is_wysiwyg = "true";
defparam \xtea_key[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N16
cycloneive_lcell_comb \xteablock_inst|subkey[3][15] (
// Equation(s):
// \xteablock_inst|subkey[3][15]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][15]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[15])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[3][15]~combout ),
	.datac(xtea_key[15]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][15]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][15] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[3][15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N8
cycloneive_lcell_comb \xtea_key~18 (
// Equation(s):
// \xtea_key~18_combout  = \sram_inst|memory_read [47] $ (\Equal2~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|memory_read [47]),
	.datad(\Equal2~20_combout ),
	.cin(gnd),
	.combout(\xtea_key~18_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~18 .lut_mask = 16'h0FF0;
defparam \xtea_key~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N31
dffeas \xtea_key[111] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[111]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[111] .is_wysiwyg = "true";
defparam \xtea_key[111] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N30
cycloneive_lcell_comb \xteablock_inst|subkey[0][15] (
// Equation(s):
// \xteablock_inst|subkey[0][15]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[0][15]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[111])))

	.dataa(\xteablock_inst|subkey[0][15]~combout ),
	.datab(gnd),
	.datac(xtea_key[111]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][15]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][15] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[0][15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N9
dffeas \xtea_key[47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[47]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[47] .is_wysiwyg = "true";
defparam \xtea_key[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N4
cycloneive_lcell_comb \xteablock_inst|subkey[2][15] (
// Equation(s):
// \xteablock_inst|subkey[2][15]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((\xteablock_inst|subkey[2][15]~combout ))) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (xtea_key[47]))

	.dataa(xtea_key[47]),
	.datab(gnd),
	.datac(\xteablock_inst|subkey[2][15]~combout ),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][15]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][15] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|subkey[2][15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N20
cycloneive_lcell_comb \xteablock_inst|rand_key~31 (
// Equation(s):
// \xteablock_inst|rand_key~31_combout  = (\xteablock_inst|sum [11] & (((!\xteablock_inst|sum [12])))) # (!\xteablock_inst|sum [11] & ((\xteablock_inst|sum [12] & ((\xteablock_inst|subkey[2][15]~combout ))) # (!\xteablock_inst|sum [12] & 
// (\xteablock_inst|subkey[0][15]~combout ))))

	.dataa(\xteablock_inst|subkey[0][15]~combout ),
	.datab(\xteablock_inst|subkey[2][15]~combout ),
	.datac(\xteablock_inst|sum [11]),
	.datad(\xteablock_inst|sum [12]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~31_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~31 .lut_mask = 16'h0CFA;
defparam \xteablock_inst|rand_key~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N2
cycloneive_lcell_comb \xteablock_inst|rand_key~32 (
// Equation(s):
// \xteablock_inst|rand_key~32_combout  = (\xteablock_inst|sum [11] & ((\xteablock_inst|rand_key~31_combout  & (\xteablock_inst|subkey[1][15]~combout )) # (!\xteablock_inst|rand_key~31_combout  & ((\xteablock_inst|subkey[3][15]~combout ))))) # 
// (!\xteablock_inst|sum [11] & (((\xteablock_inst|rand_key~31_combout ))))

	.dataa(\xteablock_inst|subkey[1][15]~combout ),
	.datab(\xteablock_inst|subkey[3][15]~combout ),
	.datac(\xteablock_inst|sum [11]),
	.datad(\xteablock_inst|rand_key~31_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~32_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~32 .lut_mask = 16'hAFC0;
defparam \xteablock_inst|rand_key~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[46]~51 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[46]~51_combout  = (\serialblock_inst|serialreader_inst|temp_data [46] & (((!\serialblock_inst|serialreader_inst|error_out[0]~7_combout ) # (!\serialblock_inst|reader_trigger~q )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [46]),
	.datac(\serialblock_inst|reader_trigger~q ),
	.datad(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[46]~51_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[46]~51 .lut_mask = 16'h4CCC;
defparam \serialblock_inst|serialreader_inst|reader_data_out[46]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[46] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [46] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[46]~51_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [46]))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out [46]),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out[46]~51_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [46]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[46] .lut_mask = 16'hC808;
defparam \serialblock_inst|serialreader_inst|reader_data_out[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneive_lcell_comb \xteablock_inst|xtea_output[46] (
// Equation(s):
// \xteablock_inst|xtea_output [46] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [14]))) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|xtea_output [46]))

	.dataa(\xteablock_inst|xtea_output [46]),
	.datab(\xteablock_inst|subinput0 [14]),
	.datac(gnd),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [46]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[46] .lut_mask = 16'hCCAA;
defparam \xteablock_inst|xtea_output[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneive_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [46]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [46]))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [46]),
	.datad(\xteablock_inst|xtea_output [46]),
	.cin(gnd),
	.combout(\Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector38~0 .lut_mask = 16'hFA50;
defparam \Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N1
dffeas \memory_write[46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[46]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[46] .is_wysiwyg = "true";
defparam \memory_write[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneive_lcell_comb \sram_inst|ram~62 (
// Equation(s):
// \sram_inst|ram~62_combout  = (\nreset~input_o  & memory_write[46])

	.dataa(gnd),
	.datab(gnd),
	.datac(\nreset~input_o ),
	.datad(memory_write[46]),
	.cin(gnd),
	.combout(\sram_inst|ram~62_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~62 .lut_mask = 16'hF000;
defparam \sram_inst|ram~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \sram_inst|ram[10][46]~feeder (
// Equation(s):
// \sram_inst|ram[10][46]~feeder_combout  = \sram_inst|ram~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][46]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N1
dffeas \sram_inst|ram[10][46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][46]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][46] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][46] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N11
dffeas \sram_inst|ram[8][46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][46]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][46] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
cycloneive_lcell_comb \sram_inst|Mux17~0 (
// Equation(s):
// \sram_inst|Mux17~0_combout  = (memory_address[1] & ((\sram_inst|ram[10][46]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[8][46]~q  & !memory_address[0]))))

	.dataa(\sram_inst|ram[10][46]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[8][46]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux17~0 .lut_mask = 16'hCCB8;
defparam \sram_inst|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \sram_inst|ram[11][46]~feeder (
// Equation(s):
// \sram_inst|ram[11][46]~feeder_combout  = \sram_inst|ram~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[11][46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][46]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[11][46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N7
dffeas \sram_inst|ram[11][46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][46]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][46] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][46] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N5
dffeas \sram_inst|ram[9][46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][46]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][46] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
cycloneive_lcell_comb \sram_inst|Mux17~1 (
// Equation(s):
// \sram_inst|Mux17~1_combout  = (\sram_inst|Mux17~0_combout  & ((\sram_inst|ram[11][46]~q ) # ((!memory_address[0])))) # (!\sram_inst|Mux17~0_combout  & (((\sram_inst|ram[9][46]~q  & memory_address[0]))))

	.dataa(\sram_inst|Mux17~0_combout ),
	.datab(\sram_inst|ram[11][46]~q ),
	.datac(\sram_inst|ram[9][46]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux17~1 .lut_mask = 16'hD8AA;
defparam \sram_inst|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \sram_inst|ram[14][46]~feeder (
// Equation(s):
// \sram_inst|ram[14][46]~feeder_combout  = \sram_inst|ram~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[14][46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][46]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[14][46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N13
dffeas \sram_inst|ram[14][46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][46]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][46] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][46] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N15
dffeas \sram_inst|ram[12][46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][46]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][46] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneive_lcell_comb \sram_inst|Mux17~7 (
// Equation(s):
// \sram_inst|Mux17~7_combout  = (memory_address[1] & ((\sram_inst|ram[14][46]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[12][46]~q  & !memory_address[0]))))

	.dataa(\sram_inst|ram[14][46]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[12][46]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux17~7 .lut_mask = 16'hCCB8;
defparam \sram_inst|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \sram_inst|ram[15][46]~feeder (
// Equation(s):
// \sram_inst|ram[15][46]~feeder_combout  = \sram_inst|ram~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][46]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N19
dffeas \sram_inst|ram[15][46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][46]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][46] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][46] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N29
dffeas \sram_inst|ram[13][46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][46]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][46] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \sram_inst|Mux17~8 (
// Equation(s):
// \sram_inst|Mux17~8_combout  = (\sram_inst|Mux17~7_combout  & ((\sram_inst|ram[15][46]~q ) # ((!memory_address[0])))) # (!\sram_inst|Mux17~7_combout  & (((\sram_inst|ram[13][46]~q  & memory_address[0]))))

	.dataa(\sram_inst|Mux17~7_combout ),
	.datab(\sram_inst|ram[15][46]~q ),
	.datac(\sram_inst|ram[13][46]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux17~8 .lut_mask = 16'hD8AA;
defparam \sram_inst|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
cycloneive_lcell_comb \sram_inst|ram[6][46]~feeder (
// Equation(s):
// \sram_inst|ram[6][46]~feeder_combout  = \sram_inst|ram~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][46]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N7
dffeas \sram_inst|ram[6][46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][46]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][46] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][46] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N1
dffeas \sram_inst|ram[7][46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][46]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][46] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N20
cycloneive_lcell_comb \sram_inst|ram[5][46]~feeder (
// Equation(s):
// \sram_inst|ram[5][46]~feeder_combout  = \sram_inst|ram~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[5][46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][46]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[5][46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N21
dffeas \sram_inst|ram[5][46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][46]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][46] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][46] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N27
dffeas \sram_inst|ram[4][46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][46]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][46] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
cycloneive_lcell_comb \sram_inst|Mux17~2 (
// Equation(s):
// \sram_inst|Mux17~2_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[5][46]~q )) # (!memory_address[0] & ((\sram_inst|ram[4][46]~q )))))

	.dataa(\sram_inst|ram[5][46]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[4][46]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux17~2 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cycloneive_lcell_comb \sram_inst|Mux17~3 (
// Equation(s):
// \sram_inst|Mux17~3_combout  = (memory_address[1] & ((\sram_inst|Mux17~2_combout  & ((\sram_inst|ram[7][46]~q ))) # (!\sram_inst|Mux17~2_combout  & (\sram_inst|ram[6][46]~q )))) # (!memory_address[1] & (((\sram_inst|Mux17~2_combout ))))

	.dataa(\sram_inst|ram[6][46]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[7][46]~q ),
	.datad(\sram_inst|Mux17~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux17~3 .lut_mask = 16'hF388;
defparam \sram_inst|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \sram_inst|ram[2][46]~feeder (
// Equation(s):
// \sram_inst|ram[2][46]~feeder_combout  = \sram_inst|ram~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[2][46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][46]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[2][46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N9
dffeas \sram_inst|ram[2][46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][46]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][46] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][46] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N31
dffeas \sram_inst|ram[3][46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][46]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][46] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N16
cycloneive_lcell_comb \sram_inst|ram[1][46]~feeder (
// Equation(s):
// \sram_inst|ram[1][46]~feeder_combout  = \sram_inst|ram~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[1][46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][46]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[1][46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N17
dffeas \sram_inst|ram[1][46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][46]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][46] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][46] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N11
dffeas \sram_inst|ram[0][46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][46]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][46] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N10
cycloneive_lcell_comb \sram_inst|Mux17~4 (
// Equation(s):
// \sram_inst|Mux17~4_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[1][46]~q )) # (!memory_address[0] & ((\sram_inst|ram[0][46]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[1][46]~q ),
	.datac(\sram_inst|ram[0][46]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux17~4 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneive_lcell_comb \sram_inst|Mux17~5 (
// Equation(s):
// \sram_inst|Mux17~5_combout  = (memory_address[1] & ((\sram_inst|Mux17~4_combout  & ((\sram_inst|ram[3][46]~q ))) # (!\sram_inst|Mux17~4_combout  & (\sram_inst|ram[2][46]~q )))) # (!memory_address[1] & (((\sram_inst|Mux17~4_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[2][46]~q ),
	.datac(\sram_inst|ram[3][46]~q ),
	.datad(\sram_inst|Mux17~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux17~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \sram_inst|Mux17~6 (
// Equation(s):
// \sram_inst|Mux17~6_combout  = (memory_address[3] & (memory_address[2])) # (!memory_address[3] & ((memory_address[2] & (\sram_inst|Mux17~3_combout )) # (!memory_address[2] & ((\sram_inst|Mux17~5_combout )))))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|Mux17~3_combout ),
	.datad(\sram_inst|Mux17~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux17~6 .lut_mask = 16'hD9C8;
defparam \sram_inst|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \sram_inst|Mux17~9 (
// Equation(s):
// \sram_inst|Mux17~9_combout  = (memory_address[3] & ((\sram_inst|Mux17~6_combout  & ((\sram_inst|Mux17~8_combout ))) # (!\sram_inst|Mux17~6_combout  & (\sram_inst|Mux17~1_combout )))) # (!memory_address[3] & (((\sram_inst|Mux17~6_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|Mux17~1_combout ),
	.datac(\sram_inst|Mux17~8_combout ),
	.datad(\sram_inst|Mux17~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux17~9 .lut_mask = 16'hF588;
defparam \sram_inst|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N5
dffeas \sram_inst|memory_read[46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux17~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [46]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[46] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N30
cycloneive_lcell_comb \xtea_key~16 (
// Equation(s):
// \xtea_key~16_combout  = \sram_inst|memory_read [46] $ (\Equal2~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|memory_read [46]),
	.datad(\Equal2~20_combout ),
	.cin(gnd),
	.combout(\xtea_key~16_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~16 .lut_mask = 16'h0FF0;
defparam \xtea_key~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N11
dffeas \xtea_key[46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[46]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[46] .is_wysiwyg = "true";
defparam \xtea_key[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N10
cycloneive_lcell_comb \xteablock_inst|subkey[2][14] (
// Equation(s):
// \xteablock_inst|subkey[2][14]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][14]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[46])))

	.dataa(\xteablock_inst|subkey[2][14]~combout ),
	.datab(gnd),
	.datac(xtea_key[46]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][14]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][14] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[2][14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N17
dffeas \xtea_key[78] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[78]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[78] .is_wysiwyg = "true";
defparam \xtea_key[78] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneive_lcell_comb \xteablock_inst|subkey[1][14] (
// Equation(s):
// \xteablock_inst|subkey[1][14]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[1][14]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[78])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[1][14]~combout ),
	.datac(xtea_key[78]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][14]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][14] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[1][14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneive_lcell_comb \xtea_key[110]~feeder (
// Equation(s):
// \xtea_key[110]~feeder_combout  = \xtea_key~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_key~16_combout ),
	.cin(gnd),
	.combout(\xtea_key[110]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key[110]~feeder .lut_mask = 16'hFF00;
defparam \xtea_key[110]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N1
dffeas \xtea_key[110] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key[110]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[110]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[110] .is_wysiwyg = "true";
defparam \xtea_key[110] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N14
cycloneive_lcell_comb \xteablock_inst|subkey[0][14] (
// Equation(s):
// \xteablock_inst|subkey[0][14]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[0][14]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[110])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[0][14]~combout ),
	.datac(xtea_key[110]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][14]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][14] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[0][14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N9
dffeas \xtea_key[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[14]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[14] .is_wysiwyg = "true";
defparam \xtea_key[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N8
cycloneive_lcell_comb \xteablock_inst|subkey[3][14] (
// Equation(s):
// \xteablock_inst|subkey[3][14]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][14]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[14])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[3][14]~combout ),
	.datac(xtea_key[14]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][14]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][14] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[3][14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N26
cycloneive_lcell_comb \xteablock_inst|rand_key~29 (
// Equation(s):
// \xteablock_inst|rand_key~29_combout  = (\xteablock_inst|sum [11] & (((\xteablock_inst|subkey[3][14]~combout ) # (!\xteablock_inst|sum [12])))) # (!\xteablock_inst|sum [11] & (\xteablock_inst|subkey[0][14]~combout  & ((!\xteablock_inst|sum [12]))))

	.dataa(\xteablock_inst|subkey[0][14]~combout ),
	.datab(\xteablock_inst|subkey[3][14]~combout ),
	.datac(\xteablock_inst|sum [11]),
	.datad(\xteablock_inst|sum [12]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~29_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~29 .lut_mask = 16'hC0FA;
defparam \xteablock_inst|rand_key~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N4
cycloneive_lcell_comb \xteablock_inst|rand_key~30 (
// Equation(s):
// \xteablock_inst|rand_key~30_combout  = (\xteablock_inst|rand_key~29_combout  & (((\xteablock_inst|subkey[1][14]~combout ) # (!\xteablock_inst|rand_key~0_combout )))) # (!\xteablock_inst|rand_key~29_combout  & (\xteablock_inst|subkey[2][14]~combout  & 
// ((\xteablock_inst|rand_key~0_combout ))))

	.dataa(\xteablock_inst|subkey[2][14]~combout ),
	.datab(\xteablock_inst|subkey[1][14]~combout ),
	.datac(\xteablock_inst|rand_key~29_combout ),
	.datad(\xteablock_inst|rand_key~0_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~30_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~30 .lut_mask = 16'hCAF0;
defparam \xteablock_inst|rand_key~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N8
cycloneive_lcell_comb \xteablock_inst|rand_key~27 (
// Equation(s):
// \xteablock_inst|rand_key~27_combout  = (\xteablock_inst|sum [12] & (((\xteablock_inst|subkey[2][13]~combout  & !\xteablock_inst|sum [11])))) # (!\xteablock_inst|sum [12] & ((\xteablock_inst|subkey[0][13]~combout ) # ((\xteablock_inst|sum [11]))))

	.dataa(\xteablock_inst|subkey[0][13]~combout ),
	.datab(\xteablock_inst|subkey[2][13]~combout ),
	.datac(\xteablock_inst|sum [12]),
	.datad(\xteablock_inst|sum [11]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~27_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~27 .lut_mask = 16'h0FCA;
defparam \xteablock_inst|rand_key~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N30
cycloneive_lcell_comb \xteablock_inst|rand_key~28 (
// Equation(s):
// \xteablock_inst|rand_key~28_combout  = (\xteablock_inst|rand_key~27_combout  & (((\xteablock_inst|subkey[1][13]~combout ) # (!\xteablock_inst|sum [11])))) # (!\xteablock_inst|rand_key~27_combout  & (\xteablock_inst|subkey[3][13]~combout  & 
// ((\xteablock_inst|sum [11]))))

	.dataa(\xteablock_inst|subkey[3][13]~combout ),
	.datab(\xteablock_inst|subkey[1][13]~combout ),
	.datac(\xteablock_inst|rand_key~27_combout ),
	.datad(\xteablock_inst|sum [11]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~28_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~28 .lut_mask = 16'hCAF0;
defparam \xteablock_inst|rand_key~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N9
dffeas \xtea_input[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[12]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[12] .is_wysiwyg = "true";
defparam \xtea_input[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N24
cycloneive_lcell_comb \xteablock_inst|res_v~7 (
// Equation(s):
// \xteablock_inst|res_v~7_combout  = \xteablock_inst|subinput0 [15] $ (\xteablock_inst|subinput0 [24])

	.dataa(\xteablock_inst|subinput0 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\xteablock_inst|subinput0 [24]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~7_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~7 .lut_mask = 16'h55AA;
defparam \xteablock_inst|res_v~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N14
cycloneive_lcell_comb \xteablock_inst|res_v~5 (
// Equation(s):
// \xteablock_inst|res_v~5_combout  = \xteablock_inst|subinput0 [17] $ (\xteablock_inst|subinput0 [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|subinput0 [17]),
	.datad(\xteablock_inst|subinput0 [26]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~5_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~5 .lut_mask = 16'h0FF0;
defparam \xteablock_inst|res_v~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[40]~45 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[40]~45_combout  = (\serialblock_inst|serialreader_inst|temp_data [40] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datab(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datac(\serialblock_inst|serialreader_inst|temp_data [40]),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[40]~45_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[40]~45 .lut_mask = 16'h70F0;
defparam \serialblock_inst|serialreader_inst|reader_data_out[40]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[40] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [40] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[40]~45_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [40]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [40]),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[40]~45_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [40]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[40] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N2
cycloneive_lcell_comb \xteablock_inst|xtea_output[40] (
// Equation(s):
// \xteablock_inst|xtea_output [40] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [8])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [40])))

	.dataa(\xteablock_inst|subinput0 [8]),
	.datab(\xteablock_inst|xtea_output [40]),
	.datac(gnd),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [40]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[40] .lut_mask = 16'hAACC;
defparam \xteablock_inst|xtea_output[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N12
cycloneive_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [40]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [40]))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [40]),
	.datad(\xteablock_inst|xtea_output [40]),
	.cin(gnd),
	.combout(\Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector44~0 .lut_mask = 16'hFA50;
defparam \Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N13
dffeas \memory_write[40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[40]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[40] .is_wysiwyg = "true";
defparam \memory_write[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_lcell_comb \sram_inst|ram~56 (
// Equation(s):
// \sram_inst|ram~56_combout  = (\nreset~input_o  & memory_write[40])

	.dataa(gnd),
	.datab(gnd),
	.datac(\nreset~input_o ),
	.datad(memory_write[40]),
	.cin(gnd),
	.combout(\sram_inst|ram~56_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~56 .lut_mask = 16'hF000;
defparam \sram_inst|ram~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_lcell_comb \sram_inst|ram[15][40]~feeder (
// Equation(s):
// \sram_inst|ram[15][40]~feeder_combout  = \sram_inst|ram~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~56_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[15][40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][40]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[15][40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N9
dffeas \sram_inst|ram[15][40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][40] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][40] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N29
dffeas \sram_inst|ram[14][40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][40] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][40] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N7
dffeas \sram_inst|ram[12][40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][40] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][40] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N7
dffeas \sram_inst|ram[13][40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][40] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneive_lcell_comb \sram_inst|Mux23~7 (
// Equation(s):
// \sram_inst|Mux23~7_combout  = (memory_address[0] & ((memory_address[1]) # ((\sram_inst|ram[13][40]~q )))) # (!memory_address[0] & (!memory_address[1] & (\sram_inst|ram[12][40]~q )))

	.dataa(memory_address[0]),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[12][40]~q ),
	.datad(\sram_inst|ram[13][40]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux23~7 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneive_lcell_comb \sram_inst|Mux23~8 (
// Equation(s):
// \sram_inst|Mux23~8_combout  = (memory_address[1] & ((\sram_inst|Mux23~7_combout  & (\sram_inst|ram[15][40]~q )) # (!\sram_inst|Mux23~7_combout  & ((\sram_inst|ram[14][40]~q ))))) # (!memory_address[1] & (((\sram_inst|Mux23~7_combout ))))

	.dataa(\sram_inst|ram[15][40]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[14][40]~q ),
	.datad(\sram_inst|Mux23~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux23~8 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneive_lcell_comb \sram_inst|ram[7][40]~feeder (
// Equation(s):
// \sram_inst|ram[7][40]~feeder_combout  = \sram_inst|ram~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~56_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[7][40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][40]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[7][40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N15
dffeas \sram_inst|ram[7][40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][40] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][40] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N29
dffeas \sram_inst|ram[5][40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][40] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \sram_inst|ram[6][40]~feeder (
// Equation(s):
// \sram_inst|ram[6][40]~feeder_combout  = \sram_inst|ram~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~56_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][40]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N13
dffeas \sram_inst|ram[6][40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][40] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][40] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \sram_inst|ram[4][40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][40] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \sram_inst|Mux23~0 (
// Equation(s):
// \sram_inst|Mux23~0_combout  = (memory_address[0] & (((memory_address[1])))) # (!memory_address[0] & ((memory_address[1] & (\sram_inst|ram[6][40]~q )) # (!memory_address[1] & ((\sram_inst|ram[4][40]~q )))))

	.dataa(\sram_inst|ram[6][40]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[4][40]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux23~0 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \sram_inst|Mux23~1 (
// Equation(s):
// \sram_inst|Mux23~1_combout  = (memory_address[0] & ((\sram_inst|Mux23~0_combout  & (\sram_inst|ram[7][40]~q )) # (!\sram_inst|Mux23~0_combout  & ((\sram_inst|ram[5][40]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux23~0_combout ))))

	.dataa(\sram_inst|ram[7][40]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[5][40]~q ),
	.datad(\sram_inst|Mux23~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux23~1 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N28
cycloneive_lcell_comb \sram_inst|ram[10][40]~feeder (
// Equation(s):
// \sram_inst|ram[10][40]~feeder_combout  = \sram_inst|ram~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~56_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][40]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N29
dffeas \sram_inst|ram[10][40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][40] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][40] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N15
dffeas \sram_inst|ram[11][40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][40] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N4
cycloneive_lcell_comb \sram_inst|ram[9][40]~feeder (
// Equation(s):
// \sram_inst|ram[9][40]~feeder_combout  = \sram_inst|ram~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~56_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][40]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N5
dffeas \sram_inst|ram[9][40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][40] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][40] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y18_N29
dffeas \sram_inst|ram[8][40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][40] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N28
cycloneive_lcell_comb \sram_inst|Mux23~2 (
// Equation(s):
// \sram_inst|Mux23~2_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[9][40]~q )) # (!memory_address[0] & ((\sram_inst|ram[8][40]~q )))))

	.dataa(\sram_inst|ram[9][40]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[8][40]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux23~2 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N14
cycloneive_lcell_comb \sram_inst|Mux23~3 (
// Equation(s):
// \sram_inst|Mux23~3_combout  = (memory_address[1] & ((\sram_inst|Mux23~2_combout  & ((\sram_inst|ram[11][40]~q ))) # (!\sram_inst|Mux23~2_combout  & (\sram_inst|ram[10][40]~q )))) # (!memory_address[1] & (((\sram_inst|Mux23~2_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[10][40]~q ),
	.datac(\sram_inst|ram[11][40]~q ),
	.datad(\sram_inst|Mux23~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux23~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N28
cycloneive_lcell_comb \sram_inst|ram[1][40]~feeder (
// Equation(s):
// \sram_inst|ram[1][40]~feeder_combout  = \sram_inst|ram~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~56_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[1][40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][40]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[1][40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y11_N29
dffeas \sram_inst|ram[1][40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][40] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][40] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y11_N11
dffeas \sram_inst|ram[3][40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][40] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N16
cycloneive_lcell_comb \sram_inst|ram[2][40]~feeder (
// Equation(s):
// \sram_inst|ram[2][40]~feeder_combout  = \sram_inst|ram~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~56_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[2][40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][40]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[2][40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y18_N17
dffeas \sram_inst|ram[2][40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][40] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][40] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y18_N31
dffeas \sram_inst|ram[0][40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][40] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N30
cycloneive_lcell_comb \sram_inst|Mux23~4 (
// Equation(s):
// \sram_inst|Mux23~4_combout  = (memory_address[1] & ((\sram_inst|ram[2][40]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[0][40]~q  & !memory_address[0]))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[2][40]~q ),
	.datac(\sram_inst|ram[0][40]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux23~4 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N10
cycloneive_lcell_comb \sram_inst|Mux23~5 (
// Equation(s):
// \sram_inst|Mux23~5_combout  = (memory_address[0] & ((\sram_inst|Mux23~4_combout  & ((\sram_inst|ram[3][40]~q ))) # (!\sram_inst|Mux23~4_combout  & (\sram_inst|ram[1][40]~q )))) # (!memory_address[0] & (((\sram_inst|Mux23~4_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[1][40]~q ),
	.datac(\sram_inst|ram[3][40]~q ),
	.datad(\sram_inst|Mux23~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux23~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \sram_inst|Mux23~6 (
// Equation(s):
// \sram_inst|Mux23~6_combout  = (memory_address[3] & ((memory_address[2]) # ((\sram_inst|Mux23~3_combout )))) # (!memory_address[3] & (!memory_address[2] & ((\sram_inst|Mux23~5_combout ))))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|Mux23~3_combout ),
	.datad(\sram_inst|Mux23~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux23~6 .lut_mask = 16'hB9A8;
defparam \sram_inst|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \sram_inst|Mux23~9 (
// Equation(s):
// \sram_inst|Mux23~9_combout  = (memory_address[2] & ((\sram_inst|Mux23~6_combout  & (\sram_inst|Mux23~8_combout )) # (!\sram_inst|Mux23~6_combout  & ((\sram_inst|Mux23~1_combout ))))) # (!memory_address[2] & (((\sram_inst|Mux23~6_combout ))))

	.dataa(\sram_inst|Mux23~8_combout ),
	.datab(memory_address[2]),
	.datac(\sram_inst|Mux23~1_combout ),
	.datad(\sram_inst|Mux23~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux23~9 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N25
dffeas \sram_inst|memory_read[40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux23~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [40]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[40] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N29
dffeas \xtea_input[40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [40]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[40]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[40] .is_wysiwyg = "true";
defparam \xtea_input[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[8]~13 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[8]~13_combout  = (\serialblock_inst|serialreader_inst|temp_data [8] & (((!\serialblock_inst|serialreader_inst|c_state.read_mode~q ) # (!\serialblock_inst|reader_trigger~q )) # 
// (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [8]),
	.datab(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datac(\serialblock_inst|reader_trigger~q ),
	.datad(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[8]~13 .lut_mask = 16'h2AAA;
defparam \serialblock_inst|serialreader_inst|reader_data_out[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N16
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[8] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [8] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[8]~13_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [8]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [8]),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[8]~13_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [8]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[8] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N7
dffeas \xtea_input[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[8]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[8] .is_wysiwyg = "true";
defparam \xtea_input[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N21
dffeas \xtea_key[40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [40]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[40]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[40] .is_wysiwyg = "true";
defparam \xtea_key[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N20
cycloneive_lcell_comb \xteablock_inst|subkey[2][8] (
// Equation(s):
// \xteablock_inst|subkey[2][8]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][8]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[40])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[2][8]~combout ),
	.datac(xtea_key[40]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][8]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][8] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[2][8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N9
dffeas \xtea_key[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[8]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[8] .is_wysiwyg = "true";
defparam \xtea_key[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N8
cycloneive_lcell_comb \xteablock_inst|subkey[3][8] (
// Equation(s):
// \xteablock_inst|subkey[3][8]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][8]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[8])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[3][8]~combout ),
	.datac(xtea_key[8]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][8]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][8] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[3][8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N19
dffeas \xtea_key[104] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [40]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[104]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[104] .is_wysiwyg = "true";
defparam \xtea_key[104] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N18
cycloneive_lcell_comb \xteablock_inst|subkey[0][8] (
// Equation(s):
// \xteablock_inst|subkey[0][8]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[0][8]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[104])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[0][8]~combout ),
	.datac(xtea_key[104]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][8]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][8] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[0][8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N12
cycloneive_lcell_comb \xteablock_inst|rand_key~17 (
// Equation(s):
// \xteablock_inst|rand_key~17_combout  = (\xteablock_inst|sum [12] & (\xteablock_inst|subkey[3][8]~combout  & ((\xteablock_inst|sum [11])))) # (!\xteablock_inst|sum [12] & (((\xteablock_inst|subkey[0][8]~combout ) # (\xteablock_inst|sum [11]))))

	.dataa(\xteablock_inst|subkey[3][8]~combout ),
	.datab(\xteablock_inst|subkey[0][8]~combout ),
	.datac(\xteablock_inst|sum [12]),
	.datad(\xteablock_inst|sum [11]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~17_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~17 .lut_mask = 16'hAF0C;
defparam \xteablock_inst|rand_key~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N22
cycloneive_lcell_comb \xteablock_inst|rand_key~18 (
// Equation(s):
// \xteablock_inst|rand_key~18_combout  = (\xteablock_inst|rand_key~0_combout  & ((\xteablock_inst|rand_key~17_combout  & (\xteablock_inst|subkey[1][8]~combout )) # (!\xteablock_inst|rand_key~17_combout  & ((\xteablock_inst|subkey[2][8]~combout ))))) # 
// (!\xteablock_inst|rand_key~0_combout  & (((\xteablock_inst|rand_key~17_combout ))))

	.dataa(\xteablock_inst|subkey[1][8]~combout ),
	.datab(\xteablock_inst|subkey[2][8]~combout ),
	.datac(\xteablock_inst|rand_key~0_combout ),
	.datad(\xteablock_inst|rand_key~17_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~18_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~18 .lut_mask = 16'hAFC0;
defparam \xteablock_inst|rand_key~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[7]~12 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[7]~12_combout  = (\serialblock_inst|serialreader_inst|reader_data_out[0]~3_combout  & ((\serialblock_inst|serialreader_inst|temp_data [0]))) # 
// (!\serialblock_inst|serialreader_inst|reader_data_out[0]~3_combout  & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [7]))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [7]),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|temp_data [0]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out[0]~3_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[7]~12 .lut_mask = 16'hF0AA;
defparam \serialblock_inst|serialreader_inst|reader_data_out[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[7] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [7] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out[7]~12_combout )) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out [7])))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out[7]~12_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [7]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [7]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[7] .lut_mask = 16'h8C80;
defparam \serialblock_inst|serialreader_inst|reader_data_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N27
dffeas \xtea_input[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[7]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[7] .is_wysiwyg = "true";
defparam \xtea_input[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \xteablock_inst|xtea_output[61] (
// Equation(s):
// \xteablock_inst|xtea_output [61] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [29])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [61])))

	.dataa(\xteablock_inst|subinput0 [29]),
	.datab(\xteablock_inst|xtea_output [61]),
	.datac(gnd),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [61]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[61] .lut_mask = 16'hAACC;
defparam \xteablock_inst|xtea_output[61] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[61]~66 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[61]~66_combout  = (\serialblock_inst|serialreader_inst|temp_data [61] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )) # 
// (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )))

	.dataa(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datac(\serialblock_inst|reader_trigger~q ),
	.datad(\serialblock_inst|serialreader_inst|temp_data [61]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[61]~66_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[61]~66 .lut_mask = 16'h7F00;
defparam \serialblock_inst|serialreader_inst|reader_data_out[61]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[61] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [61] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[61]~66_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [61]))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out [61]),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[61]~66_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [61]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[61] .lut_mask = 16'hC088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[61] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [61])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [61])))

	.dataa(gnd),
	.datab(\xteablock_inst|xtea_output [61]),
	.datac(\controller_cstate.storing_xtea~q ),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [61]),
	.cin(gnd),
	.combout(\Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~0 .lut_mask = 16'hCFC0;
defparam \Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N7
dffeas \memory_write[61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[61]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[61] .is_wysiwyg = "true";
defparam \memory_write[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneive_lcell_comb \sram_inst|ram~77 (
// Equation(s):
// \sram_inst|ram~77_combout  = (\nreset~input_o  & memory_write[61])

	.dataa(gnd),
	.datab(\nreset~input_o ),
	.datac(memory_write[61]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram~77_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~77 .lut_mask = 16'hC0C0;
defparam \sram_inst|ram~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N16
cycloneive_lcell_comb \sram_inst|ram[13][61]~feeder (
// Equation(s):
// \sram_inst|ram[13][61]~feeder_combout  = \sram_inst|ram~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~77_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[13][61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][61]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[13][61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y18_N17
dffeas \sram_inst|ram[13][61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][61]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][61]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][61] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][61] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N27
dffeas \sram_inst|ram[5][61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][61]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][61] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N24
cycloneive_lcell_comb \sram_inst|ram[9][61]~feeder (
// Equation(s):
// \sram_inst|ram[9][61]~feeder_combout  = \sram_inst|ram~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~77_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[9][61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][61]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[9][61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N25
dffeas \sram_inst|ram[9][61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][61]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][61]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][61] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][61] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N25
dffeas \sram_inst|ram[1][61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][61]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][61] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N24
cycloneive_lcell_comb \sram_inst|Mux2~0 (
// Equation(s):
// \sram_inst|Mux2~0_combout  = (memory_address[3] & ((\sram_inst|ram[9][61]~q ) # ((memory_address[2])))) # (!memory_address[3] & (((\sram_inst|ram[1][61]~q  & !memory_address[2]))))

	.dataa(\sram_inst|ram[9][61]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[1][61]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux2~0 .lut_mask = 16'hCCB8;
defparam \sram_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cycloneive_lcell_comb \sram_inst|Mux2~1 (
// Equation(s):
// \sram_inst|Mux2~1_combout  = (memory_address[2] & ((\sram_inst|Mux2~0_combout  & (\sram_inst|ram[13][61]~q )) # (!\sram_inst|Mux2~0_combout  & ((\sram_inst|ram[5][61]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux2~0_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[13][61]~q ),
	.datac(\sram_inst|ram[5][61]~q ),
	.datad(\sram_inst|Mux2~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux2~1 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
cycloneive_lcell_comb \sram_inst|ram[15][61]~feeder (
// Equation(s):
// \sram_inst|ram[15][61]~feeder_combout  = \sram_inst|ram~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~77_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][61]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N19
dffeas \sram_inst|ram[15][61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][61]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][61]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][61] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][61] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N1
dffeas \sram_inst|ram[7][61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][61]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][61] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N22
cycloneive_lcell_comb \sram_inst|ram[11][61]~feeder (
// Equation(s):
// \sram_inst|ram[11][61]~feeder_combout  = \sram_inst|ram~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~77_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[11][61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][61]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[11][61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N23
dffeas \sram_inst|ram[11][61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][61]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][61]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][61] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][61] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N15
dffeas \sram_inst|ram[3][61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][61]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][61] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N14
cycloneive_lcell_comb \sram_inst|Mux2~7 (
// Equation(s):
// \sram_inst|Mux2~7_combout  = (memory_address[3] & ((\sram_inst|ram[11][61]~q ) # ((memory_address[2])))) # (!memory_address[3] & (((\sram_inst|ram[3][61]~q  & !memory_address[2]))))

	.dataa(\sram_inst|ram[11][61]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[3][61]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux2~7 .lut_mask = 16'hCCB8;
defparam \sram_inst|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneive_lcell_comb \sram_inst|Mux2~8 (
// Equation(s):
// \sram_inst|Mux2~8_combout  = (memory_address[2] & ((\sram_inst|Mux2~7_combout  & (\sram_inst|ram[15][61]~q )) # (!\sram_inst|Mux2~7_combout  & ((\sram_inst|ram[7][61]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux2~7_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[15][61]~q ),
	.datac(\sram_inst|ram[7][61]~q ),
	.datad(\sram_inst|Mux2~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux2~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N18
cycloneive_lcell_comb \sram_inst|ram[8][61]~feeder (
// Equation(s):
// \sram_inst|ram[8][61]~feeder_combout  = \sram_inst|ram~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~77_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[8][61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][61]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[8][61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y18_N19
dffeas \sram_inst|ram[8][61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][61]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][61]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][61] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][61] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N19
dffeas \sram_inst|ram[12][61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][61]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][61] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N24
cycloneive_lcell_comb \sram_inst|ram[4][61]~feeder (
// Equation(s):
// \sram_inst|ram[4][61]~feeder_combout  = \sram_inst|ram~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~77_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[4][61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][61]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[4][61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N25
dffeas \sram_inst|ram[4][61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][61]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][61]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][61] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][61] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y18_N25
dffeas \sram_inst|ram[0][61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][61]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][61] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N24
cycloneive_lcell_comb \sram_inst|Mux2~4 (
// Equation(s):
// \sram_inst|Mux2~4_combout  = (memory_address[3] & (((memory_address[2])))) # (!memory_address[3] & ((memory_address[2] & (\sram_inst|ram[4][61]~q )) # (!memory_address[2] & ((\sram_inst|ram[0][61]~q )))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[4][61]~q ),
	.datac(\sram_inst|ram[0][61]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux2~4 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N18
cycloneive_lcell_comb \sram_inst|Mux2~5 (
// Equation(s):
// \sram_inst|Mux2~5_combout  = (memory_address[3] & ((\sram_inst|Mux2~4_combout  & ((\sram_inst|ram[12][61]~q ))) # (!\sram_inst|Mux2~4_combout  & (\sram_inst|ram[8][61]~q )))) # (!memory_address[3] & (((\sram_inst|Mux2~4_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[8][61]~q ),
	.datac(\sram_inst|ram[12][61]~q ),
	.datad(\sram_inst|Mux2~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux2~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N20
cycloneive_lcell_comb \sram_inst|ram[10][61]~feeder (
// Equation(s):
// \sram_inst|ram[10][61]~feeder_combout  = \sram_inst|ram~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~77_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[10][61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][61]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[10][61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N21
dffeas \sram_inst|ram[10][61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][61]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][61]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][61] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][61] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N1
dffeas \sram_inst|ram[14][61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][61]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][61] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N20
cycloneive_lcell_comb \sram_inst|ram[6][61]~feeder (
// Equation(s):
// \sram_inst|ram[6][61]~feeder_combout  = \sram_inst|ram~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~77_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][61]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N21
dffeas \sram_inst|ram[6][61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][61]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][61]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][61] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][61] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N7
dffeas \sram_inst|ram[2][61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][61]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][61] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N6
cycloneive_lcell_comb \sram_inst|Mux2~2 (
// Equation(s):
// \sram_inst|Mux2~2_combout  = (memory_address[2] & ((\sram_inst|ram[6][61]~q ) # ((memory_address[3])))) # (!memory_address[2] & (((\sram_inst|ram[2][61]~q  & !memory_address[3]))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[6][61]~q ),
	.datac(\sram_inst|ram[2][61]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux2~2 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N0
cycloneive_lcell_comb \sram_inst|Mux2~3 (
// Equation(s):
// \sram_inst|Mux2~3_combout  = (memory_address[3] & ((\sram_inst|Mux2~2_combout  & ((\sram_inst|ram[14][61]~q ))) # (!\sram_inst|Mux2~2_combout  & (\sram_inst|ram[10][61]~q )))) # (!memory_address[3] & (((\sram_inst|Mux2~2_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[10][61]~q ),
	.datac(\sram_inst|ram[14][61]~q ),
	.datad(\sram_inst|Mux2~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux2~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N0
cycloneive_lcell_comb \sram_inst|Mux2~6 (
// Equation(s):
// \sram_inst|Mux2~6_combout  = (memory_address[0] & (((memory_address[1])))) # (!memory_address[0] & ((memory_address[1] & ((\sram_inst|Mux2~3_combout ))) # (!memory_address[1] & (\sram_inst|Mux2~5_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|Mux2~5_combout ),
	.datac(memory_address[1]),
	.datad(\sram_inst|Mux2~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux2~6 .lut_mask = 16'hF4A4;
defparam \sram_inst|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
cycloneive_lcell_comb \sram_inst|Mux2~9 (
// Equation(s):
// \sram_inst|Mux2~9_combout  = (memory_address[0] & ((\sram_inst|Mux2~6_combout  & ((\sram_inst|Mux2~8_combout ))) # (!\sram_inst|Mux2~6_combout  & (\sram_inst|Mux2~1_combout )))) # (!memory_address[0] & (((\sram_inst|Mux2~6_combout ))))

	.dataa(\sram_inst|Mux2~1_combout ),
	.datab(memory_address[0]),
	.datac(\sram_inst|Mux2~8_combout ),
	.datad(\sram_inst|Mux2~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux2~9 .lut_mask = 16'hF388;
defparam \sram_inst|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N17
dffeas \sram_inst|memory_read[61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux2~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [61]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[61] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[61] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N23
dffeas \xtea_input[61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[61]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[61] .is_wysiwyg = "true";
defparam \xtea_input[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneive_lcell_comb \xteablock_inst|xtea_output[29] (
// Equation(s):
// \xteablock_inst|xtea_output [29] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [29])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [29])))

	.dataa(\xteablock_inst|subinput1 [29]),
	.datab(\xteablock_inst|xtea_output [29]),
	.datac(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [29]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[29] .lut_mask = 16'hACAC;
defparam \xteablock_inst|xtea_output[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[29]~34 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[29]~34_combout  = (\serialblock_inst|serialreader_inst|temp_data [29] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )) # 
// (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )))

	.dataa(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [29]),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[29]~34_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[29]~34 .lut_mask = 16'h4CCC;
defparam \serialblock_inst|serialreader_inst|reader_data_out[29]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[29] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [29] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[29]~34_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [29]))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out [29]),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[29]~34_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [29]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[29] .lut_mask = 16'hC088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneive_lcell_comb \Selector55~0 (
// Equation(s):
// \Selector55~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [29])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [29])))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\xteablock_inst|xtea_output [29]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [29]),
	.cin(gnd),
	.combout(\Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector55~0 .lut_mask = 16'hF3C0;
defparam \Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N29
dffeas \memory_write[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[29]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[29] .is_wysiwyg = "true";
defparam \memory_write[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneive_lcell_comb \sram_inst|ram~45 (
// Equation(s):
// \sram_inst|ram~45_combout  = (\nreset~input_o  & memory_write[29])

	.dataa(gnd),
	.datab(gnd),
	.datac(\nreset~input_o ),
	.datad(memory_write[29]),
	.cin(gnd),
	.combout(\sram_inst|ram~45_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~45 .lut_mask = 16'hF000;
defparam \sram_inst|ram~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \sram_inst|ram[15][29]~feeder (
// Equation(s):
// \sram_inst|ram[15][29]~feeder_combout  = \sram_inst|ram~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~45_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[15][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][29]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[15][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N17
dffeas \sram_inst|ram[15][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][29] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N5
dffeas \sram_inst|ram[7][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][29] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N30
cycloneive_lcell_comb \sram_inst|ram[11][29]~feeder (
// Equation(s):
// \sram_inst|ram[11][29]~feeder_combout  = \sram_inst|ram~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[11][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][29]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[11][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N31
dffeas \sram_inst|ram[11][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][29] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N7
dffeas \sram_inst|ram[3][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][29] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \sram_inst|Mux34~7 (
// Equation(s):
// \sram_inst|Mux34~7_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[11][29]~q )) # (!memory_address[3] & ((\sram_inst|ram[3][29]~q )))))

	.dataa(\sram_inst|ram[11][29]~q ),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[3][29]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux34~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux34~7 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux34~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_lcell_comb \sram_inst|Mux34~8 (
// Equation(s):
// \sram_inst|Mux34~8_combout  = (memory_address[2] & ((\sram_inst|Mux34~7_combout  & (\sram_inst|ram[15][29]~q )) # (!\sram_inst|Mux34~7_combout  & ((\sram_inst|ram[7][29]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux34~7_combout ))))

	.dataa(\sram_inst|ram[15][29]~q ),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[7][29]~q ),
	.datad(\sram_inst|Mux34~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux34~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux34~8 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux34~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N6
cycloneive_lcell_comb \sram_inst|ram[13][29]~feeder (
// Equation(s):
// \sram_inst|ram[13][29]~feeder_combout  = \sram_inst|ram~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[13][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][29]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[13][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N7
dffeas \sram_inst|ram[13][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][29] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N5
dffeas \sram_inst|ram[5][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][29] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N21
dffeas \sram_inst|ram[1][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][29] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N16
cycloneive_lcell_comb \sram_inst|ram[9][29]~feeder (
// Equation(s):
// \sram_inst|ram[9][29]~feeder_combout  = \sram_inst|ram~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][29]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N17
dffeas \sram_inst|ram[9][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][29] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N20
cycloneive_lcell_comb \sram_inst|Mux34~0 (
// Equation(s):
// \sram_inst|Mux34~0_combout  = (memory_address[3] & ((memory_address[2]) # ((\sram_inst|ram[9][29]~q )))) # (!memory_address[3] & (!memory_address[2] & (\sram_inst|ram[1][29]~q )))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[1][29]~q ),
	.datad(\sram_inst|ram[9][29]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux34~0 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
cycloneive_lcell_comb \sram_inst|Mux34~1 (
// Equation(s):
// \sram_inst|Mux34~1_combout  = (memory_address[2] & ((\sram_inst|Mux34~0_combout  & (\sram_inst|ram[13][29]~q )) # (!\sram_inst|Mux34~0_combout  & ((\sram_inst|ram[5][29]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux34~0_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[13][29]~q ),
	.datac(\sram_inst|ram[5][29]~q ),
	.datad(\sram_inst|Mux34~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux34~1 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N14
cycloneive_lcell_comb \sram_inst|ram[10][29]~feeder (
// Equation(s):
// \sram_inst|ram[10][29]~feeder_combout  = \sram_inst|ram~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][29]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N15
dffeas \sram_inst|ram[10][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][29] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N9
dffeas \sram_inst|ram[14][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][29] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N24
cycloneive_lcell_comb \sram_inst|ram[6][29]~feeder (
// Equation(s):
// \sram_inst|ram[6][29]~feeder_combout  = \sram_inst|ram~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][29]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N25
dffeas \sram_inst|ram[6][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][29] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N3
dffeas \sram_inst|ram[2][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][29] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N2
cycloneive_lcell_comb \sram_inst|Mux34~2 (
// Equation(s):
// \sram_inst|Mux34~2_combout  = (memory_address[2] & ((\sram_inst|ram[6][29]~q ) # ((memory_address[3])))) # (!memory_address[2] & (((\sram_inst|ram[2][29]~q  & !memory_address[3]))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[6][29]~q ),
	.datac(\sram_inst|ram[2][29]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux34~2 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N8
cycloneive_lcell_comb \sram_inst|Mux34~3 (
// Equation(s):
// \sram_inst|Mux34~3_combout  = (memory_address[3] & ((\sram_inst|Mux34~2_combout  & ((\sram_inst|ram[14][29]~q ))) # (!\sram_inst|Mux34~2_combout  & (\sram_inst|ram[10][29]~q )))) # (!memory_address[3] & (((\sram_inst|Mux34~2_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[10][29]~q ),
	.datac(\sram_inst|ram[14][29]~q ),
	.datad(\sram_inst|Mux34~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux34~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N6
cycloneive_lcell_comb \sram_inst|ram[8][29]~feeder (
// Equation(s):
// \sram_inst|ram[8][29]~feeder_combout  = \sram_inst|ram~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[8][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][29]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[8][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N7
dffeas \sram_inst|ram[8][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][29] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y20_N9
dffeas \sram_inst|ram[12][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][29] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneive_lcell_comb \sram_inst|ram[4][29]~feeder (
// Equation(s):
// \sram_inst|ram[4][29]~feeder_combout  = \sram_inst|ram~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[4][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][29]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[4][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N17
dffeas \sram_inst|ram[4][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][29] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N13
dffeas \sram_inst|ram[0][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][29] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N12
cycloneive_lcell_comb \sram_inst|Mux34~4 (
// Equation(s):
// \sram_inst|Mux34~4_combout  = (memory_address[3] & (((memory_address[2])))) # (!memory_address[3] & ((memory_address[2] & (\sram_inst|ram[4][29]~q )) # (!memory_address[2] & ((\sram_inst|ram[0][29]~q )))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[4][29]~q ),
	.datac(\sram_inst|ram[0][29]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux34~4 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N8
cycloneive_lcell_comb \sram_inst|Mux34~5 (
// Equation(s):
// \sram_inst|Mux34~5_combout  = (memory_address[3] & ((\sram_inst|Mux34~4_combout  & ((\sram_inst|ram[12][29]~q ))) # (!\sram_inst|Mux34~4_combout  & (\sram_inst|ram[8][29]~q )))) # (!memory_address[3] & (((\sram_inst|Mux34~4_combout ))))

	.dataa(\sram_inst|ram[8][29]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[12][29]~q ),
	.datad(\sram_inst|Mux34~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux34~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux34~5 .lut_mask = 16'hF388;
defparam \sram_inst|Mux34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N26
cycloneive_lcell_comb \sram_inst|Mux34~6 (
// Equation(s):
// \sram_inst|Mux34~6_combout  = (memory_address[0] & (memory_address[1])) # (!memory_address[0] & ((memory_address[1] & (\sram_inst|Mux34~3_combout )) # (!memory_address[1] & ((\sram_inst|Mux34~5_combout )))))

	.dataa(memory_address[0]),
	.datab(memory_address[1]),
	.datac(\sram_inst|Mux34~3_combout ),
	.datad(\sram_inst|Mux34~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux34~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux34~6 .lut_mask = 16'hD9C8;
defparam \sram_inst|Mux34~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N2
cycloneive_lcell_comb \sram_inst|Mux34~9 (
// Equation(s):
// \sram_inst|Mux34~9_combout  = (memory_address[0] & ((\sram_inst|Mux34~6_combout  & (\sram_inst|Mux34~8_combout )) # (!\sram_inst|Mux34~6_combout  & ((\sram_inst|Mux34~1_combout ))))) # (!memory_address[0] & (((\sram_inst|Mux34~6_combout ))))

	.dataa(\sram_inst|Mux34~8_combout ),
	.datab(memory_address[0]),
	.datac(\sram_inst|Mux34~1_combout ),
	.datad(\sram_inst|Mux34~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux34~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux34~9 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux34~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N3
dffeas \sram_inst|memory_read[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux34~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[29] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N5
dffeas \xtea_input[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[29]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[29] .is_wysiwyg = "true";
defparam \xtea_input[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N4
cycloneive_lcell_comb \xteablock_inst|xtea_output[39] (
// Equation(s):
// \xteablock_inst|xtea_output [39] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [7]))) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|xtea_output [39]))

	.dataa(gnd),
	.datab(\xteablock_inst|xtea_output [39]),
	.datac(\xteablock_inst|subinput0 [7]),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [39]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[39] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|xtea_output[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N14
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[39]~44 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[39]~44_combout  = (\serialblock_inst|serialreader_inst|temp_data [39] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [39]),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datac(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[39]~44_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[39]~44 .lut_mask = 16'h2AAA;
defparam \serialblock_inst|serialreader_inst|reader_data_out[39]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N2
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[39] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [39] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[39]~44_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [39]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [39]),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[39]~44_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [39]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[39] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N0
cycloneive_lcell_comb \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [39])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [39])))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\xteablock_inst|xtea_output [39]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [39]),
	.cin(gnd),
	.combout(\Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector45~0 .lut_mask = 16'hF3C0;
defparam \Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N1
dffeas \memory_write[39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[39]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[39] .is_wysiwyg = "true";
defparam \memory_write[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N4
cycloneive_lcell_comb \sram_inst|ram~55 (
// Equation(s):
// \sram_inst|ram~55_combout  = (\nreset~input_o  & memory_write[39])

	.dataa(gnd),
	.datab(gnd),
	.datac(\nreset~input_o ),
	.datad(memory_write[39]),
	.cin(gnd),
	.combout(\sram_inst|ram~55_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~55 .lut_mask = 16'hF000;
defparam \sram_inst|ram~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneive_lcell_comb \sram_inst|ram[15][39]~feeder (
// Equation(s):
// \sram_inst|ram[15][39]~feeder_combout  = \sram_inst|ram~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][39]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N23
dffeas \sram_inst|ram[15][39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][39] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][39] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N5
dffeas \sram_inst|ram[11][39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][39] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneive_lcell_comb \sram_inst|ram[7][39]~feeder (
// Equation(s):
// \sram_inst|ram[7][39]~feeder_combout  = \sram_inst|ram~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[7][39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][39]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[7][39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N27
dffeas \sram_inst|ram[7][39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][39] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][39] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N29
dffeas \sram_inst|ram[3][39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][39] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneive_lcell_comb \sram_inst|Mux24~7 (
// Equation(s):
// \sram_inst|Mux24~7_combout  = (memory_address[3] & (((memory_address[2])))) # (!memory_address[3] & ((memory_address[2] & (\sram_inst|ram[7][39]~q )) # (!memory_address[2] & ((\sram_inst|ram[3][39]~q )))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[7][39]~q ),
	.datac(\sram_inst|ram[3][39]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux24~7 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N4
cycloneive_lcell_comb \sram_inst|Mux24~8 (
// Equation(s):
// \sram_inst|Mux24~8_combout  = (memory_address[3] & ((\sram_inst|Mux24~7_combout  & (\sram_inst|ram[15][39]~q )) # (!\sram_inst|Mux24~7_combout  & ((\sram_inst|ram[11][39]~q ))))) # (!memory_address[3] & (((\sram_inst|Mux24~7_combout ))))

	.dataa(\sram_inst|ram[15][39]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[11][39]~q ),
	.datad(\sram_inst|Mux24~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux24~8 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N28
cycloneive_lcell_comb \sram_inst|ram[14][39]~feeder (
// Equation(s):
// \sram_inst|ram[14][39]~feeder_combout  = \sram_inst|ram~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~55_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[14][39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][39]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[14][39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N29
dffeas \sram_inst|ram[14][39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][39] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][39] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N13
dffeas \sram_inst|ram[6][39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][39] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N22
cycloneive_lcell_comb \sram_inst|ram[10][39]~feeder (
// Equation(s):
// \sram_inst|ram[10][39]~feeder_combout  = \sram_inst|ram~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~55_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[10][39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][39]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[10][39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N23
dffeas \sram_inst|ram[10][39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][39] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][39] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N29
dffeas \sram_inst|ram[2][39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][39] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N28
cycloneive_lcell_comb \sram_inst|Mux24~0 (
// Equation(s):
// \sram_inst|Mux24~0_combout  = (memory_address[3] & ((\sram_inst|ram[10][39]~q ) # ((memory_address[2])))) # (!memory_address[3] & (((\sram_inst|ram[2][39]~q  & !memory_address[2]))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[10][39]~q ),
	.datac(\sram_inst|ram[2][39]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux24~0 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N12
cycloneive_lcell_comb \sram_inst|Mux24~1 (
// Equation(s):
// \sram_inst|Mux24~1_combout  = (memory_address[2] & ((\sram_inst|Mux24~0_combout  & (\sram_inst|ram[14][39]~q )) # (!\sram_inst|Mux24~0_combout  & ((\sram_inst|ram[6][39]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux24~0_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[14][39]~q ),
	.datac(\sram_inst|ram[6][39]~q ),
	.datad(\sram_inst|Mux24~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux24~1 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N6
cycloneive_lcell_comb \sram_inst|ram[4][39]~feeder (
// Equation(s):
// \sram_inst|ram[4][39]~feeder_combout  = \sram_inst|ram~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~55_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[4][39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][39]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[4][39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N7
dffeas \sram_inst|ram[4][39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][39] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][39] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N21
dffeas \sram_inst|ram[12][39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][39] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
cycloneive_lcell_comb \sram_inst|ram[8][39]~feeder (
// Equation(s):
// \sram_inst|ram[8][39]~feeder_combout  = \sram_inst|ram~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[8][39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][39]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[8][39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N27
dffeas \sram_inst|ram[8][39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][39] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][39] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N5
dffeas \sram_inst|ram[0][39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][39] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
cycloneive_lcell_comb \sram_inst|Mux24~4 (
// Equation(s):
// \sram_inst|Mux24~4_combout  = (memory_address[3] & ((\sram_inst|ram[8][39]~q ) # ((memory_address[2])))) # (!memory_address[3] & (((\sram_inst|ram[0][39]~q  & !memory_address[2]))))

	.dataa(\sram_inst|ram[8][39]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[0][39]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux24~4 .lut_mask = 16'hCCB8;
defparam \sram_inst|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
cycloneive_lcell_comb \sram_inst|Mux24~5 (
// Equation(s):
// \sram_inst|Mux24~5_combout  = (memory_address[2] & ((\sram_inst|Mux24~4_combout  & ((\sram_inst|ram[12][39]~q ))) # (!\sram_inst|Mux24~4_combout  & (\sram_inst|ram[4][39]~q )))) # (!memory_address[2] & (((\sram_inst|Mux24~4_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[4][39]~q ),
	.datac(\sram_inst|ram[12][39]~q ),
	.datad(\sram_inst|Mux24~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux24~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneive_lcell_comb \sram_inst|ram[9][39]~feeder (
// Equation(s):
// \sram_inst|ram[9][39]~feeder_combout  = \sram_inst|ram~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][39]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N15
dffeas \sram_inst|ram[9][39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][39] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][39] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N17
dffeas \sram_inst|ram[13][39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][39] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][39] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N19
dffeas \sram_inst|ram[1][39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][39] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N16
cycloneive_lcell_comb \sram_inst|ram[5][39]~feeder (
// Equation(s):
// \sram_inst|ram[5][39]~feeder_combout  = \sram_inst|ram~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~55_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[5][39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][39]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[5][39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N17
dffeas \sram_inst|ram[5][39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][39] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneive_lcell_comb \sram_inst|Mux24~2 (
// Equation(s):
// \sram_inst|Mux24~2_combout  = (memory_address[2] & ((memory_address[3]) # ((\sram_inst|ram[5][39]~q )))) # (!memory_address[2] & (!memory_address[3] & (\sram_inst|ram[1][39]~q )))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[1][39]~q ),
	.datad(\sram_inst|ram[5][39]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux24~2 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneive_lcell_comb \sram_inst|Mux24~3 (
// Equation(s):
// \sram_inst|Mux24~3_combout  = (memory_address[3] & ((\sram_inst|Mux24~2_combout  & ((\sram_inst|ram[13][39]~q ))) # (!\sram_inst|Mux24~2_combout  & (\sram_inst|ram[9][39]~q )))) # (!memory_address[3] & (((\sram_inst|Mux24~2_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[9][39]~q ),
	.datac(\sram_inst|ram[13][39]~q ),
	.datad(\sram_inst|Mux24~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux24~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneive_lcell_comb \sram_inst|Mux24~6 (
// Equation(s):
// \sram_inst|Mux24~6_combout  = (memory_address[1] & (memory_address[0])) # (!memory_address[1] & ((memory_address[0] & ((\sram_inst|Mux24~3_combout ))) # (!memory_address[0] & (\sram_inst|Mux24~5_combout ))))

	.dataa(memory_address[1]),
	.datab(memory_address[0]),
	.datac(\sram_inst|Mux24~5_combout ),
	.datad(\sram_inst|Mux24~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux24~6 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
cycloneive_lcell_comb \sram_inst|Mux24~9 (
// Equation(s):
// \sram_inst|Mux24~9_combout  = (memory_address[1] & ((\sram_inst|Mux24~6_combout  & (\sram_inst|Mux24~8_combout )) # (!\sram_inst|Mux24~6_combout  & ((\sram_inst|Mux24~1_combout ))))) # (!memory_address[1] & (((\sram_inst|Mux24~6_combout ))))

	.dataa(\sram_inst|Mux24~8_combout ),
	.datab(\sram_inst|Mux24~1_combout ),
	.datac(memory_address[1]),
	.datad(\sram_inst|Mux24~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux24~9 .lut_mask = 16'hAFC0;
defparam \sram_inst|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N9
dffeas \sram_inst|memory_read[39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux24~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [39]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[39] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N7
dffeas \xtea_input[39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [39]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[39]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[39] .is_wysiwyg = "true";
defparam \xtea_input[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N23
dffeas \xtea_key[71] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[71]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[71] .is_wysiwyg = "true";
defparam \xtea_key[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cycloneive_lcell_comb \xteablock_inst|subkey[1][7] (
// Equation(s):
// \xteablock_inst|subkey[1][7]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[1][7]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[71])))

	.dataa(\xteablock_inst|subkey[1][7]~combout ),
	.datab(gnd),
	.datac(xtea_key[71]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][7]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][7] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[1][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N11
dffeas \xtea_key[103] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [39]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[103]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[103] .is_wysiwyg = "true";
defparam \xtea_key[103] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cycloneive_lcell_comb \xteablock_inst|subkey[0][7] (
// Equation(s):
// \xteablock_inst|subkey[0][7]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[0][7]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[103])))

	.dataa(\xteablock_inst|subkey[0][7]~combout ),
	.datab(gnd),
	.datac(xtea_key[103]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][7]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][7] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[0][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N9
dffeas \xtea_key[39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [39]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[39]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[39] .is_wysiwyg = "true";
defparam \xtea_key[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneive_lcell_comb \xteablock_inst|subkey[2][7] (
// Equation(s):
// \xteablock_inst|subkey[2][7]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][7]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[39])))

	.dataa(\xteablock_inst|subkey[2][7]~combout ),
	.datab(gnd),
	.datac(xtea_key[39]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][7]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][7] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[2][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneive_lcell_comb \xteablock_inst|rand_key~80 (
// Equation(s):
// \xteablock_inst|rand_key~80_combout  = (\xteablock_inst|sum [1] & (((\xteablock_inst|subkey[2][7]~combout  & !\xteablock_inst|sum [0])))) # (!\xteablock_inst|sum [1] & ((\xteablock_inst|subkey[0][7]~combout ) # ((\xteablock_inst|sum [0]))))

	.dataa(\xteablock_inst|subkey[0][7]~combout ),
	.datab(\xteablock_inst|sum [1]),
	.datac(\xteablock_inst|subkey[2][7]~combout ),
	.datad(\xteablock_inst|sum [0]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~80_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~80 .lut_mask = 16'h33E2;
defparam \xteablock_inst|rand_key~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
cycloneive_lcell_comb \xteablock_inst|rand_key~81 (
// Equation(s):
// \xteablock_inst|rand_key~81_combout  = (\xteablock_inst|sum [0] & ((\xteablock_inst|rand_key~80_combout  & (\xteablock_inst|subkey[1][7]~combout )) # (!\xteablock_inst|rand_key~80_combout  & ((\xteablock_inst|subkey[3][7]~combout ))))) # 
// (!\xteablock_inst|sum [0] & (((\xteablock_inst|rand_key~80_combout ))))

	.dataa(\xteablock_inst|subkey[1][7]~combout ),
	.datab(\xteablock_inst|sum [0]),
	.datac(\xteablock_inst|subkey[3][7]~combout ),
	.datad(\xteablock_inst|rand_key~80_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~81_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~81 .lut_mask = 16'hBBC0;
defparam \xteablock_inst|rand_key~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cycloneive_lcell_comb \xteablock_inst|Add3~12 (
// Equation(s):
// \xteablock_inst|Add3~12_combout  = ((\xteablock_inst|rand_key~79_combout  $ (\xteablock_inst|sum [6] $ (!\xteablock_inst|Add3~11 )))) # (GND)
// \xteablock_inst|Add3~13  = CARRY((\xteablock_inst|rand_key~79_combout  & ((\xteablock_inst|sum [6]) # (!\xteablock_inst|Add3~11 ))) # (!\xteablock_inst|rand_key~79_combout  & (\xteablock_inst|sum [6] & !\xteablock_inst|Add3~11 )))

	.dataa(\xteablock_inst|rand_key~79_combout ),
	.datab(\xteablock_inst|sum [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~11 ),
	.combout(\xteablock_inst|Add3~12_combout ),
	.cout(\xteablock_inst|Add3~13 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~12 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N14
cycloneive_lcell_comb \xteablock_inst|Add3~14 (
// Equation(s):
// \xteablock_inst|Add3~14_combout  = (\xteablock_inst|sum [7] & ((\xteablock_inst|rand_key~81_combout  & (\xteablock_inst|Add3~13  & VCC)) # (!\xteablock_inst|rand_key~81_combout  & (!\xteablock_inst|Add3~13 )))) # (!\xteablock_inst|sum [7] & 
// ((\xteablock_inst|rand_key~81_combout  & (!\xteablock_inst|Add3~13 )) # (!\xteablock_inst|rand_key~81_combout  & ((\xteablock_inst|Add3~13 ) # (GND)))))
// \xteablock_inst|Add3~15  = CARRY((\xteablock_inst|sum [7] & (!\xteablock_inst|rand_key~81_combout  & !\xteablock_inst|Add3~13 )) # (!\xteablock_inst|sum [7] & ((!\xteablock_inst|Add3~13 ) # (!\xteablock_inst|rand_key~81_combout ))))

	.dataa(\xteablock_inst|sum [7]),
	.datab(\xteablock_inst|rand_key~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~13 ),
	.combout(\xteablock_inst|Add3~14_combout ),
	.cout(\xteablock_inst|Add3~15 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~14 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[20]~25 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[20]~25_combout  = (\serialblock_inst|serialreader_inst|temp_data [20] & (((!\serialblock_inst|serialreader_inst|error_out[0]~7_combout ) # (!\serialblock_inst|reader_trigger~q )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [20]),
	.datac(\serialblock_inst|reader_trigger~q ),
	.datad(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[20]~25_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[20]~25 .lut_mask = 16'h4CCC;
defparam \serialblock_inst|serialreader_inst|reader_data_out[20]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[20] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [20] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out[20]~25_combout )) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out [20])))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out[20]~25_combout ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [20]),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [20]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[20] .lut_mask = 16'h88A0;
defparam \serialblock_inst|serialreader_inst|reader_data_out[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneive_lcell_comb \xteablock_inst|xtea_output[20] (
// Equation(s):
// \xteablock_inst|xtea_output [20] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [20])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [20])))

	.dataa(\xteablock_inst|subinput1 [20]),
	.datab(gnd),
	.datac(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.datad(\xteablock_inst|xtea_output [20]),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [20]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[20] .lut_mask = 16'hAFA0;
defparam \xteablock_inst|xtea_output[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneive_lcell_comb \Selector64~0 (
// Equation(s):
// \Selector64~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [20]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [20]))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [20]),
	.datad(\xteablock_inst|xtea_output [20]),
	.cin(gnd),
	.combout(\Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector64~0 .lut_mask = 16'hFC30;
defparam \Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N15
dffeas \memory_write[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector64~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[20]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[20] .is_wysiwyg = "true";
defparam \memory_write[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cycloneive_lcell_comb \sram_inst|ram~36 (
// Equation(s):
// \sram_inst|ram~36_combout  = (\nreset~input_o  & memory_write[20])

	.dataa(gnd),
	.datab(\nreset~input_o ),
	.datac(gnd),
	.datad(memory_write[20]),
	.cin(gnd),
	.combout(\sram_inst|ram~36_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~36 .lut_mask = 16'hCC00;
defparam \sram_inst|ram~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N27
dffeas \sram_inst|ram[4][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][20] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N26
cycloneive_lcell_comb \sram_inst|ram[6][20]~feeder (
// Equation(s):
// \sram_inst|ram[6][20]~feeder_combout  = \sram_inst|ram~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~36_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[6][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][20]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[6][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N27
dffeas \sram_inst|ram[6][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][20] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N26
cycloneive_lcell_comb \sram_inst|Mux43~0 (
// Equation(s):
// \sram_inst|Mux43~0_combout  = (memory_address[1] & ((memory_address[0]) # ((\sram_inst|ram[6][20]~q )))) # (!memory_address[1] & (!memory_address[0] & (\sram_inst|ram[4][20]~q )))

	.dataa(memory_address[1]),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[4][20]~q ),
	.datad(\sram_inst|ram[6][20]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux43~0 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N17
dffeas \sram_inst|ram[5][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][20] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cycloneive_lcell_comb \sram_inst|ram[7][20]~feeder (
// Equation(s):
// \sram_inst|ram[7][20]~feeder_combout  = \sram_inst|ram~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~36_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[7][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][20]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[7][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N25
dffeas \sram_inst|ram[7][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][20] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N16
cycloneive_lcell_comb \sram_inst|Mux43~1 (
// Equation(s):
// \sram_inst|Mux43~1_combout  = (\sram_inst|Mux43~0_combout  & (((\sram_inst|ram[7][20]~q )) # (!memory_address[0]))) # (!\sram_inst|Mux43~0_combout  & (memory_address[0] & (\sram_inst|ram[5][20]~q )))

	.dataa(\sram_inst|Mux43~0_combout ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[5][20]~q ),
	.datad(\sram_inst|ram[7][20]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux43~1 .lut_mask = 16'hEA62;
defparam \sram_inst|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \sram_inst|ram[15][20]~feeder (
// Equation(s):
// \sram_inst|ram[15][20]~feeder_combout  = \sram_inst|ram~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~36_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[15][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][20]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[15][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N11
dffeas \sram_inst|ram[15][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][20] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N27
dffeas \sram_inst|ram[14][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][20] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N31
dffeas \sram_inst|ram[12][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][20] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N16
cycloneive_lcell_comb \sram_inst|ram[13][20]~feeder (
// Equation(s):
// \sram_inst|ram[13][20]~feeder_combout  = \sram_inst|ram~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~36_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[13][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][20]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[13][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N17
dffeas \sram_inst|ram[13][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][20] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N30
cycloneive_lcell_comb \sram_inst|Mux43~7 (
// Equation(s):
// \sram_inst|Mux43~7_combout  = (memory_address[0] & ((memory_address[1]) # ((\sram_inst|ram[13][20]~q )))) # (!memory_address[0] & (!memory_address[1] & (\sram_inst|ram[12][20]~q )))

	.dataa(memory_address[0]),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[12][20]~q ),
	.datad(\sram_inst|ram[13][20]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux43~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux43~7 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux43~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \sram_inst|Mux43~8 (
// Equation(s):
// \sram_inst|Mux43~8_combout  = (memory_address[1] & ((\sram_inst|Mux43~7_combout  & (\sram_inst|ram[15][20]~q )) # (!\sram_inst|Mux43~7_combout  & ((\sram_inst|ram[14][20]~q ))))) # (!memory_address[1] & (((\sram_inst|Mux43~7_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[15][20]~q ),
	.datac(\sram_inst|ram[14][20]~q ),
	.datad(\sram_inst|Mux43~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux43~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux43~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux43~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N28
cycloneive_lcell_comb \sram_inst|ram[11][20]~feeder (
// Equation(s):
// \sram_inst|ram[11][20]~feeder_combout  = \sram_inst|ram~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~36_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[11][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][20]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[11][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N29
dffeas \sram_inst|ram[11][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][20] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N30
cycloneive_lcell_comb \sram_inst|ram[10][20]~feeder (
// Equation(s):
// \sram_inst|ram[10][20]~feeder_combout  = \sram_inst|ram~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~36_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[10][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][20]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[10][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N31
dffeas \sram_inst|ram[10][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][20] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N19
dffeas \sram_inst|ram[9][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][20] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N29
dffeas \sram_inst|ram[8][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][20] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \sram_inst|Mux43~2 (
// Equation(s):
// \sram_inst|Mux43~2_combout  = (memory_address[0] & ((\sram_inst|ram[9][20]~q ) # ((memory_address[1])))) # (!memory_address[0] & (((\sram_inst|ram[8][20]~q  & !memory_address[1]))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[9][20]~q ),
	.datac(\sram_inst|ram[8][20]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux43~2 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \sram_inst|Mux43~3 (
// Equation(s):
// \sram_inst|Mux43~3_combout  = (memory_address[1] & ((\sram_inst|Mux43~2_combout  & (\sram_inst|ram[11][20]~q )) # (!\sram_inst|Mux43~2_combout  & ((\sram_inst|ram[10][20]~q ))))) # (!memory_address[1] & (((\sram_inst|Mux43~2_combout ))))

	.dataa(\sram_inst|ram[11][20]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[10][20]~q ),
	.datad(\sram_inst|Mux43~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux43~3 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cycloneive_lcell_comb \sram_inst|ram[1][20]~feeder (
// Equation(s):
// \sram_inst|ram[1][20]~feeder_combout  = \sram_inst|ram~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~36_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[1][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][20]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[1][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N13
dffeas \sram_inst|ram[1][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][20] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N21
dffeas \sram_inst|ram[3][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][20] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
cycloneive_lcell_comb \sram_inst|ram[2][20]~feeder (
// Equation(s):
// \sram_inst|ram[2][20]~feeder_combout  = \sram_inst|ram~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[2][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][20]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[2][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N9
dffeas \sram_inst|ram[2][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][20] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N15
dffeas \sram_inst|ram[0][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][20] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N14
cycloneive_lcell_comb \sram_inst|Mux43~4 (
// Equation(s):
// \sram_inst|Mux43~4_combout  = (memory_address[1] & ((\sram_inst|ram[2][20]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[0][20]~q  & !memory_address[0]))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[2][20]~q ),
	.datac(\sram_inst|ram[0][20]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux43~4 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \sram_inst|Mux43~5 (
// Equation(s):
// \sram_inst|Mux43~5_combout  = (memory_address[0] & ((\sram_inst|Mux43~4_combout  & ((\sram_inst|ram[3][20]~q ))) # (!\sram_inst|Mux43~4_combout  & (\sram_inst|ram[1][20]~q )))) # (!memory_address[0] & (((\sram_inst|Mux43~4_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[1][20]~q ),
	.datac(\sram_inst|ram[3][20]~q ),
	.datad(\sram_inst|Mux43~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux43~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux43~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux43~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneive_lcell_comb \sram_inst|Mux43~6 (
// Equation(s):
// \sram_inst|Mux43~6_combout  = (memory_address[3] & ((memory_address[2]) # ((\sram_inst|Mux43~3_combout )))) # (!memory_address[3] & (!memory_address[2] & ((\sram_inst|Mux43~5_combout ))))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|Mux43~3_combout ),
	.datad(\sram_inst|Mux43~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux43~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux43~6 .lut_mask = 16'hB9A8;
defparam \sram_inst|Mux43~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \sram_inst|Mux43~9 (
// Equation(s):
// \sram_inst|Mux43~9_combout  = (memory_address[2] & ((\sram_inst|Mux43~6_combout  & ((\sram_inst|Mux43~8_combout ))) # (!\sram_inst|Mux43~6_combout  & (\sram_inst|Mux43~1_combout )))) # (!memory_address[2] & (((\sram_inst|Mux43~6_combout ))))

	.dataa(\sram_inst|Mux43~1_combout ),
	.datab(memory_address[2]),
	.datac(\sram_inst|Mux43~8_combout ),
	.datad(\sram_inst|Mux43~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux43~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux43~9 .lut_mask = 16'hF388;
defparam \sram_inst|Mux43~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N23
dffeas \sram_inst|memory_read[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux43~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[20] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N1
dffeas \xtea_input[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[20]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[20] .is_wysiwyg = "true";
defparam \xtea_input[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[52]~57 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[52]~57_combout  = (\serialblock_inst|serialreader_inst|temp_data [52] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )) # 
// (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )))

	.dataa(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datac(\serialblock_inst|serialreader_inst|temp_data [52]),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[52]~57_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[52]~57 .lut_mask = 16'h70F0;
defparam \serialblock_inst|serialreader_inst|reader_data_out[52]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[52] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [52] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[52]~57_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [52]))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out [52]),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[52]~57_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [52]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[52] .lut_mask = 16'hC088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[52] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneive_lcell_comb \xteablock_inst|xtea_output[52] (
// Equation(s):
// \xteablock_inst|xtea_output [52] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [20])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [52])))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput0 [20]),
	.datac(\xteablock_inst|xtea_output [52]),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [52]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[52] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|xtea_output[52] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [52]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [52]))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [52]),
	.datad(\xteablock_inst|xtea_output [52]),
	.cin(gnd),
	.combout(\Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector32~0 .lut_mask = 16'hFC30;
defparam \Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N13
dffeas \memory_write[52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[52]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[52] .is_wysiwyg = "true";
defparam \memory_write[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N26
cycloneive_lcell_comb \sram_inst|ram~68 (
// Equation(s):
// \sram_inst|ram~68_combout  = (\nreset~input_o  & memory_write[52])

	.dataa(gnd),
	.datab(\nreset~input_o ),
	.datac(memory_write[52]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram~68_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~68 .lut_mask = 16'hC0C0;
defparam \sram_inst|ram~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cycloneive_lcell_comb \sram_inst|ram[7][52]~feeder (
// Equation(s):
// \sram_inst|ram[7][52]~feeder_combout  = \sram_inst|ram~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~68_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[7][52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][52]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[7][52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N27
dffeas \sram_inst|ram[7][52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][52] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][52] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N1
dffeas \sram_inst|ram[5][52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][52] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][52] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N7
dffeas \sram_inst|ram[4][52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][52] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N8
cycloneive_lcell_comb \sram_inst|ram[6][52]~feeder (
// Equation(s):
// \sram_inst|ram[6][52]~feeder_combout  = \sram_inst|ram~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~68_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[6][52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][52]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[6][52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N9
dffeas \sram_inst|ram[6][52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][52] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N6
cycloneive_lcell_comb \sram_inst|Mux11~0 (
// Equation(s):
// \sram_inst|Mux11~0_combout  = (memory_address[0] & (memory_address[1])) # (!memory_address[0] & ((memory_address[1] & ((\sram_inst|ram[6][52]~q ))) # (!memory_address[1] & (\sram_inst|ram[4][52]~q ))))

	.dataa(memory_address[0]),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[4][52]~q ),
	.datad(\sram_inst|ram[6][52]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux11~0 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N0
cycloneive_lcell_comb \sram_inst|Mux11~1 (
// Equation(s):
// \sram_inst|Mux11~1_combout  = (memory_address[0] & ((\sram_inst|Mux11~0_combout  & (\sram_inst|ram[7][52]~q )) # (!\sram_inst|Mux11~0_combout  & ((\sram_inst|ram[5][52]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux11~0_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[7][52]~q ),
	.datac(\sram_inst|ram[5][52]~q ),
	.datad(\sram_inst|Mux11~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux11~1 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cycloneive_lcell_comb \sram_inst|ram[10][52]~feeder (
// Equation(s):
// \sram_inst|ram[10][52]~feeder_combout  = \sram_inst|ram~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~68_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][52]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N1
dffeas \sram_inst|ram[10][52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][52] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][52] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N23
dffeas \sram_inst|ram[11][52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][52] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
cycloneive_lcell_comb \sram_inst|ram[9][52]~feeder (
// Equation(s):
// \sram_inst|ram[9][52]~feeder_combout  = \sram_inst|ram~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~68_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][52]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N21
dffeas \sram_inst|ram[9][52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][52] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][52] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N23
dffeas \sram_inst|ram[8][52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][52] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cycloneive_lcell_comb \sram_inst|Mux11~2 (
// Equation(s):
// \sram_inst|Mux11~2_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[9][52]~q )) # (!memory_address[0] & ((\sram_inst|ram[8][52]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[9][52]~q ),
	.datac(\sram_inst|ram[8][52]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux11~2 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cycloneive_lcell_comb \sram_inst|Mux11~3 (
// Equation(s):
// \sram_inst|Mux11~3_combout  = (memory_address[1] & ((\sram_inst|Mux11~2_combout  & ((\sram_inst|ram[11][52]~q ))) # (!\sram_inst|Mux11~2_combout  & (\sram_inst|ram[10][52]~q )))) # (!memory_address[1] & (((\sram_inst|Mux11~2_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[10][52]~q ),
	.datac(\sram_inst|ram[11][52]~q ),
	.datad(\sram_inst|Mux11~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux11~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N10
cycloneive_lcell_comb \sram_inst|ram[1][52]~feeder (
// Equation(s):
// \sram_inst|ram[1][52]~feeder_combout  = \sram_inst|ram~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~68_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[1][52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][52]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[1][52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N11
dffeas \sram_inst|ram[1][52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][52] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][52] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N1
dffeas \sram_inst|ram[3][52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][52] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N12
cycloneive_lcell_comb \sram_inst|ram[2][52]~feeder (
// Equation(s):
// \sram_inst|ram[2][52]~feeder_combout  = \sram_inst|ram~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~68_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[2][52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][52]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[2][52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N13
dffeas \sram_inst|ram[2][52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][52] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][52] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N11
dffeas \sram_inst|ram[0][52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][52] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N10
cycloneive_lcell_comb \sram_inst|Mux11~4 (
// Equation(s):
// \sram_inst|Mux11~4_combout  = (memory_address[1] & ((\sram_inst|ram[2][52]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[0][52]~q  & !memory_address[0]))))

	.dataa(\sram_inst|ram[2][52]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[0][52]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux11~4 .lut_mask = 16'hCCB8;
defparam \sram_inst|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N0
cycloneive_lcell_comb \sram_inst|Mux11~5 (
// Equation(s):
// \sram_inst|Mux11~5_combout  = (memory_address[0] & ((\sram_inst|Mux11~4_combout  & ((\sram_inst|ram[3][52]~q ))) # (!\sram_inst|Mux11~4_combout  & (\sram_inst|ram[1][52]~q )))) # (!memory_address[0] & (((\sram_inst|Mux11~4_combout ))))

	.dataa(\sram_inst|ram[1][52]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[3][52]~q ),
	.datad(\sram_inst|Mux11~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux11~5 .lut_mask = 16'hF388;
defparam \sram_inst|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N8
cycloneive_lcell_comb \sram_inst|Mux11~6 (
// Equation(s):
// \sram_inst|Mux11~6_combout  = (memory_address[3] & ((memory_address[2]) # ((\sram_inst|Mux11~3_combout )))) # (!memory_address[3] & (!memory_address[2] & ((\sram_inst|Mux11~5_combout ))))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|Mux11~3_combout ),
	.datad(\sram_inst|Mux11~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux11~6 .lut_mask = 16'hB9A8;
defparam \sram_inst|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N18
cycloneive_lcell_comb \sram_inst|ram[15][52]~feeder (
// Equation(s):
// \sram_inst|ram[15][52]~feeder_combout  = \sram_inst|ram~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~68_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][52]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N19
dffeas \sram_inst|ram[15][52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][52] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][52] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N13
dffeas \sram_inst|ram[14][52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][52] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][52] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N1
dffeas \sram_inst|ram[12][52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][52] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N4
cycloneive_lcell_comb \sram_inst|ram[13][52]~feeder (
// Equation(s):
// \sram_inst|ram[13][52]~feeder_combout  = \sram_inst|ram~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~68_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[13][52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][52]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[13][52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N5
dffeas \sram_inst|ram[13][52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][52] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
cycloneive_lcell_comb \sram_inst|Mux11~7 (
// Equation(s):
// \sram_inst|Mux11~7_combout  = (memory_address[0] & ((memory_address[1]) # ((\sram_inst|ram[13][52]~q )))) # (!memory_address[0] & (!memory_address[1] & (\sram_inst|ram[12][52]~q )))

	.dataa(memory_address[0]),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[12][52]~q ),
	.datad(\sram_inst|ram[13][52]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux11~7 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N12
cycloneive_lcell_comb \sram_inst|Mux11~8 (
// Equation(s):
// \sram_inst|Mux11~8_combout  = (memory_address[1] & ((\sram_inst|Mux11~7_combout  & (\sram_inst|ram[15][52]~q )) # (!\sram_inst|Mux11~7_combout  & ((\sram_inst|ram[14][52]~q ))))) # (!memory_address[1] & (((\sram_inst|Mux11~7_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[15][52]~q ),
	.datac(\sram_inst|ram[14][52]~q ),
	.datad(\sram_inst|Mux11~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux11~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N4
cycloneive_lcell_comb \sram_inst|Mux11~9 (
// Equation(s):
// \sram_inst|Mux11~9_combout  = (\sram_inst|Mux11~6_combout  & (((\sram_inst|Mux11~8_combout ) # (!memory_address[2])))) # (!\sram_inst|Mux11~6_combout  & (\sram_inst|Mux11~1_combout  & (memory_address[2])))

	.dataa(\sram_inst|Mux11~1_combout ),
	.datab(\sram_inst|Mux11~6_combout ),
	.datac(memory_address[2]),
	.datad(\sram_inst|Mux11~8_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux11~9 .lut_mask = 16'hEC2C;
defparam \sram_inst|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N5
dffeas \sram_inst|memory_read[52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux11~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [52]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[52] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N23
dffeas \xtea_input[52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [52]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[52]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[52] .is_wysiwyg = "true";
defparam \xtea_input[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \xteablock_inst|res_v~38 (
// Equation(s):
// \xteablock_inst|res_v~38_combout  = \xteablock_inst|subinput1 [16] $ (\xteablock_inst|subinput1 [7])

	.dataa(\xteablock_inst|subinput1 [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(\xteablock_inst|subinput1 [7]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~38_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~38 .lut_mask = 16'h55AA;
defparam \xteablock_inst|res_v~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N6
cycloneive_lcell_comb \xteablock_inst|res_v~37 (
// Equation(s):
// \xteablock_inst|res_v~37_combout  = \xteablock_inst|subinput1 [8] $ (\xteablock_inst|subinput1 [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|subinput1 [8]),
	.datad(\xteablock_inst|subinput1 [17]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~37_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~37 .lut_mask = 16'h0FF0;
defparam \xteablock_inst|res_v~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \xteablock_inst|xtea_output[19] (
// Equation(s):
// \xteablock_inst|xtea_output [19] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [19])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [19])))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput1 [19]),
	.datac(\xteablock_inst|xtea_output [19]),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [19]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[19] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|xtea_output[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[19]~24 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[19]~24_combout  = (\serialblock_inst|serialreader_inst|temp_data [19] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )) # 
// (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )))

	.dataa(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [19]),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[19]~24_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[19]~24 .lut_mask = 16'h4CCC;
defparam \serialblock_inst|serialreader_inst|reader_data_out[19]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[19] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [19] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[19]~24_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [19]))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out [19]),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[19]~24_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [19]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[19] .lut_mask = 16'hC088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneive_lcell_comb \Selector65~0 (
// Equation(s):
// \Selector65~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [19])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [19])))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_output [19]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [19]),
	.cin(gnd),
	.combout(\Selector65~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector65~0 .lut_mask = 16'hF5A0;
defparam \Selector65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N21
dffeas \memory_write[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector65~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[19]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[19] .is_wysiwyg = "true";
defparam \memory_write[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \sram_inst|ram~35 (
// Equation(s):
// \sram_inst|ram~35_combout  = (\nreset~input_o  & memory_write[19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\nreset~input_o ),
	.datad(memory_write[19]),
	.cin(gnd),
	.combout(\sram_inst|ram~35_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~35 .lut_mask = 16'hF000;
defparam \sram_inst|ram~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \sram_inst|ram[14][19]~feeder (
// Equation(s):
// \sram_inst|ram[14][19]~feeder_combout  = \sram_inst|ram~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~35_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[14][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][19]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[14][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N19
dffeas \sram_inst|ram[14][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][19] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N17
dffeas \sram_inst|ram[6][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][19] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N0
cycloneive_lcell_comb \sram_inst|ram[10][19]~feeder (
// Equation(s):
// \sram_inst|ram[10][19]~feeder_combout  = \sram_inst|ram~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][19]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N1
dffeas \sram_inst|ram[10][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][19] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N13
dffeas \sram_inst|ram[2][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][19] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N12
cycloneive_lcell_comb \sram_inst|Mux44~0 (
// Equation(s):
// \sram_inst|Mux44~0_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[10][19]~q )) # (!memory_address[3] & ((\sram_inst|ram[2][19]~q )))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[10][19]~q ),
	.datac(\sram_inst|ram[2][19]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux44~0 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \sram_inst|Mux44~1 (
// Equation(s):
// \sram_inst|Mux44~1_combout  = (memory_address[2] & ((\sram_inst|Mux44~0_combout  & (\sram_inst|ram[14][19]~q )) # (!\sram_inst|Mux44~0_combout  & ((\sram_inst|ram[6][19]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux44~0_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[14][19]~q ),
	.datac(\sram_inst|ram[6][19]~q ),
	.datad(\sram_inst|Mux44~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux44~1 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \sram_inst|ram[15][19]~feeder (
// Equation(s):
// \sram_inst|ram[15][19]~feeder_combout  = \sram_inst|ram~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~35_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[15][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][19]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[15][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N25
dffeas \sram_inst|ram[15][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][19] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N31
dffeas \sram_inst|ram[11][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][19] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneive_lcell_comb \sram_inst|ram[7][19]~feeder (
// Equation(s):
// \sram_inst|ram[7][19]~feeder_combout  = \sram_inst|ram~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[7][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][19]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[7][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N19
dffeas \sram_inst|ram[7][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][19] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N13
dffeas \sram_inst|ram[3][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][19] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneive_lcell_comb \sram_inst|Mux44~7 (
// Equation(s):
// \sram_inst|Mux44~7_combout  = (memory_address[2] & ((\sram_inst|ram[7][19]~q ) # ((memory_address[3])))) # (!memory_address[2] & (((\sram_inst|ram[3][19]~q  & !memory_address[3]))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[7][19]~q ),
	.datac(\sram_inst|ram[3][19]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux44~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux44~7 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux44~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cycloneive_lcell_comb \sram_inst|Mux44~8 (
// Equation(s):
// \sram_inst|Mux44~8_combout  = (memory_address[3] & ((\sram_inst|Mux44~7_combout  & (\sram_inst|ram[15][19]~q )) # (!\sram_inst|Mux44~7_combout  & ((\sram_inst|ram[11][19]~q ))))) # (!memory_address[3] & (((\sram_inst|Mux44~7_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[15][19]~q ),
	.datac(\sram_inst|ram[11][19]~q ),
	.datad(\sram_inst|Mux44~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux44~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux44~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux44~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneive_lcell_comb \sram_inst|ram[9][19]~feeder (
// Equation(s):
// \sram_inst|ram[9][19]~feeder_combout  = \sram_inst|ram~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][19]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N11
dffeas \sram_inst|ram[9][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][19] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N9
dffeas \sram_inst|ram[13][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][19] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cycloneive_lcell_comb \sram_inst|ram[5][19]~feeder (
// Equation(s):
// \sram_inst|ram[5][19]~feeder_combout  = \sram_inst|ram~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[5][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][19]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[5][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N17
dffeas \sram_inst|ram[5][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][19] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N19
dffeas \sram_inst|ram[1][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][19] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneive_lcell_comb \sram_inst|Mux44~2 (
// Equation(s):
// \sram_inst|Mux44~2_combout  = (memory_address[2] & ((\sram_inst|ram[5][19]~q ) # ((memory_address[3])))) # (!memory_address[2] & (((\sram_inst|ram[1][19]~q  & !memory_address[3]))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[5][19]~q ),
	.datac(\sram_inst|ram[1][19]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux44~2 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneive_lcell_comb \sram_inst|Mux44~3 (
// Equation(s):
// \sram_inst|Mux44~3_combout  = (memory_address[3] & ((\sram_inst|Mux44~2_combout  & ((\sram_inst|ram[13][19]~q ))) # (!\sram_inst|Mux44~2_combout  & (\sram_inst|ram[9][19]~q )))) # (!memory_address[3] & (((\sram_inst|Mux44~2_combout ))))

	.dataa(\sram_inst|ram[9][19]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[13][19]~q ),
	.datad(\sram_inst|Mux44~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux44~3 .lut_mask = 16'hF388;
defparam \sram_inst|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cycloneive_lcell_comb \sram_inst|ram[12][19]~feeder (
// Equation(s):
// \sram_inst|ram[12][19]~feeder_combout  = \sram_inst|ram~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[12][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[12][19]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[12][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N17
dffeas \sram_inst|ram[12][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[12][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][19] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N27
dffeas \sram_inst|ram[4][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][19] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N31
dffeas \sram_inst|ram[0][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][19] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneive_lcell_comb \sram_inst|ram[8][19]~feeder (
// Equation(s):
// \sram_inst|ram[8][19]~feeder_combout  = \sram_inst|ram~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~35_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[8][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][19]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[8][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N19
dffeas \sram_inst|ram[8][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][19] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneive_lcell_comb \sram_inst|Mux44~4 (
// Equation(s):
// \sram_inst|Mux44~4_combout  = (memory_address[2] & (memory_address[3])) # (!memory_address[2] & ((memory_address[3] & ((\sram_inst|ram[8][19]~q ))) # (!memory_address[3] & (\sram_inst|ram[0][19]~q ))))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[0][19]~q ),
	.datad(\sram_inst|ram[8][19]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux44~4 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
cycloneive_lcell_comb \sram_inst|Mux44~5 (
// Equation(s):
// \sram_inst|Mux44~5_combout  = (memory_address[2] & ((\sram_inst|Mux44~4_combout  & (\sram_inst|ram[12][19]~q )) # (!\sram_inst|Mux44~4_combout  & ((\sram_inst|ram[4][19]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux44~4_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[12][19]~q ),
	.datac(\sram_inst|ram[4][19]~q ),
	.datad(\sram_inst|Mux44~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux44~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux44~5 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux44~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \sram_inst|Mux44~6 (
// Equation(s):
// \sram_inst|Mux44~6_combout  = (memory_address[0] & ((memory_address[1]) # ((\sram_inst|Mux44~3_combout )))) # (!memory_address[0] & (!memory_address[1] & ((\sram_inst|Mux44~5_combout ))))

	.dataa(memory_address[0]),
	.datab(memory_address[1]),
	.datac(\sram_inst|Mux44~3_combout ),
	.datad(\sram_inst|Mux44~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux44~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux44~6 .lut_mask = 16'hB9A8;
defparam \sram_inst|Mux44~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \sram_inst|Mux44~9 (
// Equation(s):
// \sram_inst|Mux44~9_combout  = (memory_address[1] & ((\sram_inst|Mux44~6_combout  & ((\sram_inst|Mux44~8_combout ))) # (!\sram_inst|Mux44~6_combout  & (\sram_inst|Mux44~1_combout )))) # (!memory_address[1] & (((\sram_inst|Mux44~6_combout ))))

	.dataa(\sram_inst|Mux44~1_combout ),
	.datab(memory_address[1]),
	.datac(\sram_inst|Mux44~8_combout ),
	.datad(\sram_inst|Mux44~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux44~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux44~9 .lut_mask = 16'hF388;
defparam \sram_inst|Mux44~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N5
dffeas \sram_inst|memory_read[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux44~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[19] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N25
dffeas \xtea_input[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[19]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[19] .is_wysiwyg = "true";
defparam \xtea_input[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N20
cycloneive_lcell_comb \xteablock_inst|res_v~14 (
// Equation(s):
// \xteablock_inst|res_v~14_combout  = \xteablock_inst|subinput0 [17] $ (\xteablock_inst|subinput0 [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|subinput0 [17]),
	.datad(\xteablock_inst|subinput0 [8]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~14_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~14 .lut_mask = 16'h0FF0;
defparam \xteablock_inst|res_v~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[51]~56 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[51]~56_combout  = (\serialblock_inst|serialreader_inst|temp_data [51] & (((!\serialblock_inst|serialreader_inst|error_out[0]~7_combout ) # (!\serialblock_inst|reader_trigger~q )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [51]),
	.datac(\serialblock_inst|reader_trigger~q ),
	.datad(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[51]~56_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[51]~56 .lut_mask = 16'h4CCC;
defparam \serialblock_inst|serialreader_inst|reader_data_out[51]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[51] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [51] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[51]~56_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [51]))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out [51]),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[51]~56_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [51]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[51] .lut_mask = 16'hC088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[51] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneive_lcell_comb \xteablock_inst|xtea_output[51] (
// Equation(s):
// \xteablock_inst|xtea_output [51] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [19]))) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|xtea_output [51]))

	.dataa(\xteablock_inst|xtea_output [51]),
	.datab(\xteablock_inst|subinput0 [19]),
	.datac(gnd),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [51]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[51] .lut_mask = 16'hCCAA;
defparam \xteablock_inst|xtea_output[51] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [51]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [51]))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [51]),
	.datad(\xteablock_inst|xtea_output [51]),
	.cin(gnd),
	.combout(\Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~0 .lut_mask = 16'hFA50;
defparam \Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N29
dffeas \memory_write[51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[51]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[51] .is_wysiwyg = "true";
defparam \memory_write[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \sram_inst|ram~67 (
// Equation(s):
// \sram_inst|ram~67_combout  = (\nreset~input_o  & memory_write[51])

	.dataa(gnd),
	.datab(gnd),
	.datac(\nreset~input_o ),
	.datad(memory_write[51]),
	.cin(gnd),
	.combout(\sram_inst|ram~67_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~67 .lut_mask = 16'hF000;
defparam \sram_inst|ram~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \sram_inst|ram[15][51]~feeder (
// Equation(s):
// \sram_inst|ram[15][51]~feeder_combout  = \sram_inst|ram~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~67_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[15][51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][51]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[15][51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N11
dffeas \sram_inst|ram[15][51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][51]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][51]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][51] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][51] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N27
dffeas \sram_inst|ram[11][51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][51]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][51] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N2
cycloneive_lcell_comb \sram_inst|ram[7][51]~feeder (
// Equation(s):
// \sram_inst|ram[7][51]~feeder_combout  = \sram_inst|ram~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~67_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[7][51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][51]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[7][51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N3
dffeas \sram_inst|ram[7][51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][51]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][51]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][51] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][51] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N13
dffeas \sram_inst|ram[3][51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][51]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][51] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
cycloneive_lcell_comb \sram_inst|Mux12~7 (
// Equation(s):
// \sram_inst|Mux12~7_combout  = (memory_address[2] & ((\sram_inst|ram[7][51]~q ) # ((memory_address[3])))) # (!memory_address[2] & (((\sram_inst|ram[3][51]~q  & !memory_address[3]))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[7][51]~q ),
	.datac(\sram_inst|ram[3][51]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux12~7 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneive_lcell_comb \sram_inst|Mux12~8 (
// Equation(s):
// \sram_inst|Mux12~8_combout  = (memory_address[3] & ((\sram_inst|Mux12~7_combout  & (\sram_inst|ram[15][51]~q )) # (!\sram_inst|Mux12~7_combout  & ((\sram_inst|ram[11][51]~q ))))) # (!memory_address[3] & (((\sram_inst|Mux12~7_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[15][51]~q ),
	.datac(\sram_inst|ram[11][51]~q ),
	.datad(\sram_inst|Mux12~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux12~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneive_lcell_comb \sram_inst|ram[4][51]~feeder (
// Equation(s):
// \sram_inst|ram[4][51]~feeder_combout  = \sram_inst|ram~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~67_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[4][51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][51]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[4][51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N29
dffeas \sram_inst|ram[4][51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][51]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][51]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][51] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][51] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N1
dffeas \sram_inst|ram[12][51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][51]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][51] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N18
cycloneive_lcell_comb \sram_inst|ram[8][51]~feeder (
// Equation(s):
// \sram_inst|ram[8][51]~feeder_combout  = \sram_inst|ram~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~67_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[8][51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][51]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[8][51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N19
dffeas \sram_inst|ram[8][51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][51]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][51]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][51] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][51] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N3
dffeas \sram_inst|ram[0][51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][51]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][51] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N2
cycloneive_lcell_comb \sram_inst|Mux12~4 (
// Equation(s):
// \sram_inst|Mux12~4_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[8][51]~q )) # (!memory_address[3] & ((\sram_inst|ram[0][51]~q )))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[8][51]~q ),
	.datac(\sram_inst|ram[0][51]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux12~4 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N0
cycloneive_lcell_comb \sram_inst|Mux12~5 (
// Equation(s):
// \sram_inst|Mux12~5_combout  = (memory_address[2] & ((\sram_inst|Mux12~4_combout  & ((\sram_inst|ram[12][51]~q ))) # (!\sram_inst|Mux12~4_combout  & (\sram_inst|ram[4][51]~q )))) # (!memory_address[2] & (((\sram_inst|Mux12~4_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[4][51]~q ),
	.datac(\sram_inst|ram[12][51]~q ),
	.datad(\sram_inst|Mux12~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux12~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N12
cycloneive_lcell_comb \sram_inst|ram[5][51]~feeder (
// Equation(s):
// \sram_inst|ram[5][51]~feeder_combout  = \sram_inst|ram~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~67_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[5][51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][51]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[5][51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N13
dffeas \sram_inst|ram[5][51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][51]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][51]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][51] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][51] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N3
dffeas \sram_inst|ram[1][51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][51]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][51] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N2
cycloneive_lcell_comb \sram_inst|Mux12~2 (
// Equation(s):
// \sram_inst|Mux12~2_combout  = (memory_address[2] & ((\sram_inst|ram[5][51]~q ) # ((memory_address[3])))) # (!memory_address[2] & (((\sram_inst|ram[1][51]~q  & !memory_address[3]))))

	.dataa(\sram_inst|ram[5][51]~q ),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[1][51]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux12~2 .lut_mask = 16'hCCB8;
defparam \sram_inst|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneive_lcell_comb \sram_inst|ram[9][51]~feeder (
// Equation(s):
// \sram_inst|ram[9][51]~feeder_combout  = \sram_inst|ram~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~67_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][51]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N5
dffeas \sram_inst|ram[9][51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][51]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][51]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][51] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][51] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N15
dffeas \sram_inst|ram[13][51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][51]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][51] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N14
cycloneive_lcell_comb \sram_inst|Mux12~3 (
// Equation(s):
// \sram_inst|Mux12~3_combout  = (\sram_inst|Mux12~2_combout  & (((\sram_inst|ram[13][51]~q ) # (!memory_address[3])))) # (!\sram_inst|Mux12~2_combout  & (\sram_inst|ram[9][51]~q  & ((memory_address[3]))))

	.dataa(\sram_inst|Mux12~2_combout ),
	.datab(\sram_inst|ram[9][51]~q ),
	.datac(\sram_inst|ram[13][51]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux12~3 .lut_mask = 16'hE4AA;
defparam \sram_inst|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N26
cycloneive_lcell_comb \sram_inst|Mux12~6 (
// Equation(s):
// \sram_inst|Mux12~6_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & ((\sram_inst|Mux12~3_combout ))) # (!memory_address[0] & (\sram_inst|Mux12~5_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|Mux12~5_combout ),
	.datac(\sram_inst|Mux12~3_combout ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux12~6 .lut_mask = 16'hFA44;
defparam \sram_inst|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N24
cycloneive_lcell_comb \sram_inst|ram[14][51]~feeder (
// Equation(s):
// \sram_inst|ram[14][51]~feeder_combout  = \sram_inst|ram~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~67_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[14][51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][51]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[14][51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N25
dffeas \sram_inst|ram[14][51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][51]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][51]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][51] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][51] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N27
dffeas \sram_inst|ram[6][51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][51]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][51] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N10
cycloneive_lcell_comb \sram_inst|ram[10][51]~feeder (
// Equation(s):
// \sram_inst|ram[10][51]~feeder_combout  = \sram_inst|ram~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~67_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[10][51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][51]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[10][51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N11
dffeas \sram_inst|ram[10][51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][51]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][51]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][51] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][51] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N21
dffeas \sram_inst|ram[2][51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][51]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][51] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N20
cycloneive_lcell_comb \sram_inst|Mux12~0 (
// Equation(s):
// \sram_inst|Mux12~0_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[10][51]~q )) # (!memory_address[3] & ((\sram_inst|ram[2][51]~q )))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[10][51]~q ),
	.datac(\sram_inst|ram[2][51]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux12~0 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N26
cycloneive_lcell_comb \sram_inst|Mux12~1 (
// Equation(s):
// \sram_inst|Mux12~1_combout  = (memory_address[2] & ((\sram_inst|Mux12~0_combout  & (\sram_inst|ram[14][51]~q )) # (!\sram_inst|Mux12~0_combout  & ((\sram_inst|ram[6][51]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux12~0_combout ))))

	.dataa(\sram_inst|ram[14][51]~q ),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[6][51]~q ),
	.datad(\sram_inst|Mux12~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux12~1 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N18
cycloneive_lcell_comb \sram_inst|Mux12~9 (
// Equation(s):
// \sram_inst|Mux12~9_combout  = (memory_address[1] & ((\sram_inst|Mux12~6_combout  & (\sram_inst|Mux12~8_combout )) # (!\sram_inst|Mux12~6_combout  & ((\sram_inst|Mux12~1_combout ))))) # (!memory_address[1] & (((\sram_inst|Mux12~6_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|Mux12~8_combout ),
	.datac(\sram_inst|Mux12~6_combout ),
	.datad(\sram_inst|Mux12~1_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux12~9 .lut_mask = 16'hDAD0;
defparam \sram_inst|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N19
dffeas \sram_inst|memory_read[51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux12~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [51]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[51] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[51] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N21
dffeas \xtea_input[51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [51]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[51]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[51] .is_wysiwyg = "true";
defparam \xtea_input[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N28
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[18]~23 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[18]~23_combout  = (\serialblock_inst|serialreader_inst|temp_data [18] & (((!\serialblock_inst|serialreader_inst|error_out[0]~7_combout ) # (!\serialblock_inst|reader_trigger~q )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [18]),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datac(\serialblock_inst|reader_trigger~q ),
	.datad(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[18]~23_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[18]~23 .lut_mask = 16'h2AAA;
defparam \serialblock_inst|serialreader_inst|reader_data_out[18]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[18] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [18] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[18]~23_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [18]))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out [18]),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[18]~23_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [18]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[18] .lut_mask = 16'hC088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \xteablock_inst|xtea_output[18] (
// Equation(s):
// \xteablock_inst|xtea_output [18] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [18])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [18])))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput1 [18]),
	.datac(\xteablock_inst|xtea_output [18]),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [18]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[18] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|xtea_output[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \Selector66~0 (
// Equation(s):
// \Selector66~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [18]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [18]))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [18]),
	.datad(\xteablock_inst|xtea_output [18]),
	.cin(gnd),
	.combout(\Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector66~0 .lut_mask = 16'hFC30;
defparam \Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N19
dffeas \memory_write[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector66~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[18]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[18] .is_wysiwyg = "true";
defparam \memory_write[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneive_lcell_comb \sram_inst|ram~34 (
// Equation(s):
// \sram_inst|ram~34_combout  = (\nreset~input_o  & memory_write[18])

	.dataa(gnd),
	.datab(\nreset~input_o ),
	.datac(gnd),
	.datad(memory_write[18]),
	.cin(gnd),
	.combout(\sram_inst|ram~34_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~34 .lut_mask = 16'hCC00;
defparam \sram_inst|ram~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N6
cycloneive_lcell_comb \sram_inst|ram[11][18]~feeder (
// Equation(s):
// \sram_inst|ram[11][18]~feeder_combout  = \sram_inst|ram~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[11][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][18]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[11][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N7
dffeas \sram_inst|ram[11][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][18] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
cycloneive_lcell_comb \sram_inst|ram[10][18]~feeder (
// Equation(s):
// \sram_inst|ram[10][18]~feeder_combout  = \sram_inst|ram~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][18]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N29
dffeas \sram_inst|ram[10][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][18] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N23
dffeas \sram_inst|ram[8][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][18] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N22
cycloneive_lcell_comb \sram_inst|Mux45~0 (
// Equation(s):
// \sram_inst|Mux45~0_combout  = (memory_address[1] & ((\sram_inst|ram[10][18]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[8][18]~q  & !memory_address[0]))))

	.dataa(\sram_inst|ram[10][18]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[8][18]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux45~0 .lut_mask = 16'hCCB8;
defparam \sram_inst|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N0
cycloneive_lcell_comb \sram_inst|ram[9][18]~feeder (
// Equation(s):
// \sram_inst|ram[9][18]~feeder_combout  = \sram_inst|ram~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][18]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N1
dffeas \sram_inst|ram[9][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][18] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N18
cycloneive_lcell_comb \sram_inst|Mux45~1 (
// Equation(s):
// \sram_inst|Mux45~1_combout  = (memory_address[0] & ((\sram_inst|Mux45~0_combout  & (\sram_inst|ram[11][18]~q )) # (!\sram_inst|Mux45~0_combout  & ((\sram_inst|ram[9][18]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux45~0_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[11][18]~q ),
	.datac(\sram_inst|Mux45~0_combout ),
	.datad(\sram_inst|ram[9][18]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux45~1 .lut_mask = 16'hDAD0;
defparam \sram_inst|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cycloneive_lcell_comb \sram_inst|ram[6][18]~feeder (
// Equation(s):
// \sram_inst|ram[6][18]~feeder_combout  = \sram_inst|ram~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][18]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N13
dffeas \sram_inst|ram[6][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][18] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N3
dffeas \sram_inst|ram[7][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][18] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N28
cycloneive_lcell_comb \sram_inst|ram[5][18]~feeder (
// Equation(s):
// \sram_inst|ram[5][18]~feeder_combout  = \sram_inst|ram~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[5][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][18]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[5][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N29
dffeas \sram_inst|ram[5][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][18] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N19
dffeas \sram_inst|ram[4][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][18] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N18
cycloneive_lcell_comb \sram_inst|Mux45~2 (
// Equation(s):
// \sram_inst|Mux45~2_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[5][18]~q )) # (!memory_address[0] & ((\sram_inst|ram[4][18]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[5][18]~q ),
	.datac(\sram_inst|ram[4][18]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux45~2 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cycloneive_lcell_comb \sram_inst|Mux45~3 (
// Equation(s):
// \sram_inst|Mux45~3_combout  = (memory_address[1] & ((\sram_inst|Mux45~2_combout  & ((\sram_inst|ram[7][18]~q ))) # (!\sram_inst|Mux45~2_combout  & (\sram_inst|ram[6][18]~q )))) # (!memory_address[1] & (((\sram_inst|Mux45~2_combout ))))

	.dataa(\sram_inst|ram[6][18]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[7][18]~q ),
	.datad(\sram_inst|Mux45~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux45~3 .lut_mask = 16'hF388;
defparam \sram_inst|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \sram_inst|ram[2][18]~feeder (
// Equation(s):
// \sram_inst|ram[2][18]~feeder_combout  = \sram_inst|ram~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~34_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[2][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][18]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[2][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N17
dffeas \sram_inst|ram[2][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][18] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N25
dffeas \sram_inst|ram[3][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][18] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N30
cycloneive_lcell_comb \sram_inst|ram[1][18]~feeder (
// Equation(s):
// \sram_inst|ram[1][18]~feeder_combout  = \sram_inst|ram~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[1][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][18]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[1][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N31
dffeas \sram_inst|ram[1][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][18] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N25
dffeas \sram_inst|ram[0][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][18] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N24
cycloneive_lcell_comb \sram_inst|Mux45~4 (
// Equation(s):
// \sram_inst|Mux45~4_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[1][18]~q )) # (!memory_address[0] & ((\sram_inst|ram[0][18]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[1][18]~q ),
	.datac(\sram_inst|ram[0][18]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux45~4 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \sram_inst|Mux45~5 (
// Equation(s):
// \sram_inst|Mux45~5_combout  = (memory_address[1] & ((\sram_inst|Mux45~4_combout  & ((\sram_inst|ram[3][18]~q ))) # (!\sram_inst|Mux45~4_combout  & (\sram_inst|ram[2][18]~q )))) # (!memory_address[1] & (((\sram_inst|Mux45~4_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[2][18]~q ),
	.datac(\sram_inst|ram[3][18]~q ),
	.datad(\sram_inst|Mux45~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux45~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux45~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux45~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneive_lcell_comb \sram_inst|Mux45~6 (
// Equation(s):
// \sram_inst|Mux45~6_combout  = (memory_address[3] & (memory_address[2])) # (!memory_address[3] & ((memory_address[2] & (\sram_inst|Mux45~3_combout )) # (!memory_address[2] & ((\sram_inst|Mux45~5_combout )))))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|Mux45~3_combout ),
	.datad(\sram_inst|Mux45~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux45~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux45~6 .lut_mask = 16'hD9C8;
defparam \sram_inst|Mux45~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N28
cycloneive_lcell_comb \sram_inst|ram[15][18]~feeder (
// Equation(s):
// \sram_inst|ram[15][18]~feeder_combout  = \sram_inst|ram~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][18]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N29
dffeas \sram_inst|ram[15][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][18] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N31
dffeas \sram_inst|ram[13][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][18] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N10
cycloneive_lcell_comb \sram_inst|ram[14][18]~feeder (
// Equation(s):
// \sram_inst|ram[14][18]~feeder_combout  = \sram_inst|ram~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[14][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][18]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[14][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N11
dffeas \sram_inst|ram[14][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][18] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y17_N17
dffeas \sram_inst|ram[12][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][18] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N16
cycloneive_lcell_comb \sram_inst|Mux45~7 (
// Equation(s):
// \sram_inst|Mux45~7_combout  = (memory_address[0] & (((memory_address[1])))) # (!memory_address[0] & ((memory_address[1] & (\sram_inst|ram[14][18]~q )) # (!memory_address[1] & ((\sram_inst|ram[12][18]~q )))))

	.dataa(\sram_inst|ram[14][18]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[12][18]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux45~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux45~7 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux45~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N30
cycloneive_lcell_comb \sram_inst|Mux45~8 (
// Equation(s):
// \sram_inst|Mux45~8_combout  = (memory_address[0] & ((\sram_inst|Mux45~7_combout  & (\sram_inst|ram[15][18]~q )) # (!\sram_inst|Mux45~7_combout  & ((\sram_inst|ram[13][18]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux45~7_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[15][18]~q ),
	.datac(\sram_inst|ram[13][18]~q ),
	.datad(\sram_inst|Mux45~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux45~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux45~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux45~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \sram_inst|Mux45~9 (
// Equation(s):
// \sram_inst|Mux45~9_combout  = (memory_address[3] & ((\sram_inst|Mux45~6_combout  & ((\sram_inst|Mux45~8_combout ))) # (!\sram_inst|Mux45~6_combout  & (\sram_inst|Mux45~1_combout )))) # (!memory_address[3] & (((\sram_inst|Mux45~6_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|Mux45~1_combout ),
	.datac(\sram_inst|Mux45~6_combout ),
	.datad(\sram_inst|Mux45~8_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux45~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux45~9 .lut_mask = 16'hF858;
defparam \sram_inst|Mux45~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N17
dffeas \sram_inst|memory_read[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux45~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[18] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N9
dffeas \xtea_input[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[18]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[18] .is_wysiwyg = "true";
defparam \xtea_input[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N8
cycloneive_lcell_comb \xtea_key~22 (
// Equation(s):
// \xtea_key~22_combout  = \sram_inst|memory_read [18] $ (\Equal2~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|memory_read [18]),
	.datad(\Equal2~20_combout ),
	.cin(gnd),
	.combout(\xtea_key~22_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~22 .lut_mask = 16'h0FF0;
defparam \xtea_key~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N9
dffeas \xtea_key[82] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[82]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[82] .is_wysiwyg = "true";
defparam \xtea_key[82] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N30
cycloneive_lcell_comb \xteablock_inst|subkey[1][18] (
// Equation(s):
// \xteablock_inst|subkey[1][18]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((\xteablock_inst|subkey[1][18]~combout ))) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (xtea_key[82]))

	.dataa(gnd),
	.datab(xtea_key[82]),
	.datac(\xteablock_inst|subkey[1][18]~combout ),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][18]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][18] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|subkey[1][18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N24
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[50]~55 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[50]~55_combout  = (\serialblock_inst|serialreader_inst|temp_data [50] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )) # 
// (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )))

	.dataa(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datac(\serialblock_inst|reader_trigger~q ),
	.datad(\serialblock_inst|serialreader_inst|temp_data [50]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[50]~55_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[50]~55 .lut_mask = 16'h7F00;
defparam \serialblock_inst|serialreader_inst|reader_data_out[50]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N14
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[50] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [50] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out[50]~55_combout )) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out [50])))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out[50]~55_combout ),
	.datac(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [50]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [50]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[50] .lut_mask = 16'h8A80;
defparam \serialblock_inst|serialreader_inst|reader_data_out[50] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cycloneive_lcell_comb \xteablock_inst|xtea_output[50] (
// Equation(s):
// \xteablock_inst|xtea_output [50] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [18]))) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|xtea_output [50]))

	.dataa(gnd),
	.datab(\xteablock_inst|xtea_output [50]),
	.datac(\xteablock_inst|subinput0 [18]),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [50]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[50] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|xtea_output[50] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneive_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [50]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [50]))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [50]),
	.datad(\xteablock_inst|xtea_output [50]),
	.cin(gnd),
	.combout(\Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector34~0 .lut_mask = 16'hFA50;
defparam \Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N27
dffeas \memory_write[50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[50]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[50] .is_wysiwyg = "true";
defparam \memory_write[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cycloneive_lcell_comb \sram_inst|ram~66 (
// Equation(s):
// \sram_inst|ram~66_combout  = (memory_write[50] & \nreset~input_o )

	.dataa(memory_write[50]),
	.datab(gnd),
	.datac(\nreset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram~66_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~66 .lut_mask = 16'hA0A0;
defparam \sram_inst|ram~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N15
dffeas \sram_inst|ram[15][50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][50]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][50] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][50] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y18_N9
dffeas \sram_inst|ram[13][50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][50]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][50] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N6
cycloneive_lcell_comb \sram_inst|ram[14][50]~feeder (
// Equation(s):
// \sram_inst|ram[14][50]~feeder_combout  = \sram_inst|ram~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~66_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[14][50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][50]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[14][50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y18_N7
dffeas \sram_inst|ram[14][50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][50]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][50] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][50] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y18_N3
dffeas \sram_inst|ram[12][50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][50]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][50] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N2
cycloneive_lcell_comb \sram_inst|Mux13~7 (
// Equation(s):
// \sram_inst|Mux13~7_combout  = (memory_address[1] & ((\sram_inst|ram[14][50]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[12][50]~q  & !memory_address[0]))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[14][50]~q ),
	.datac(\sram_inst|ram[12][50]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux13~7 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N8
cycloneive_lcell_comb \sram_inst|Mux13~8 (
// Equation(s):
// \sram_inst|Mux13~8_combout  = (memory_address[0] & ((\sram_inst|Mux13~7_combout  & (\sram_inst|ram[15][50]~q )) # (!\sram_inst|Mux13~7_combout  & ((\sram_inst|ram[13][50]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux13~7_combout ))))

	.dataa(\sram_inst|ram[15][50]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[13][50]~q ),
	.datad(\sram_inst|Mux13~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux13~8 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \sram_inst|ram[10][50]~feeder (
// Equation(s):
// \sram_inst|ram[10][50]~feeder_combout  = \sram_inst|ram~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~66_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][50]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N29
dffeas \sram_inst|ram[10][50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][50]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][50] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][50] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N15
dffeas \sram_inst|ram[8][50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][50]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][50] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
cycloneive_lcell_comb \sram_inst|Mux13~0 (
// Equation(s):
// \sram_inst|Mux13~0_combout  = (memory_address[1] & ((\sram_inst|ram[10][50]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[8][50]~q  & !memory_address[0]))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[10][50]~q ),
	.datac(\sram_inst|ram[8][50]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux13~0 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N13
dffeas \sram_inst|ram[9][50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][50]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][50] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \sram_inst|ram[11][50]~feeder (
// Equation(s):
// \sram_inst|ram[11][50]~feeder_combout  = \sram_inst|ram~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~66_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[11][50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][50]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[11][50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N23
dffeas \sram_inst|ram[11][50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][50]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][50] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \sram_inst|Mux13~1 (
// Equation(s):
// \sram_inst|Mux13~1_combout  = (memory_address[0] & ((\sram_inst|Mux13~0_combout  & ((\sram_inst|ram[11][50]~q ))) # (!\sram_inst|Mux13~0_combout  & (\sram_inst|ram[9][50]~q )))) # (!memory_address[0] & (\sram_inst|Mux13~0_combout ))

	.dataa(memory_address[0]),
	.datab(\sram_inst|Mux13~0_combout ),
	.datac(\sram_inst|ram[9][50]~q ),
	.datad(\sram_inst|ram[11][50]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux13~1 .lut_mask = 16'hEC64;
defparam \sram_inst|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N4
cycloneive_lcell_comb \sram_inst|ram[6][50]~feeder (
// Equation(s):
// \sram_inst|ram[6][50]~feeder_combout  = \sram_inst|ram~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~66_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][50]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N5
dffeas \sram_inst|ram[6][50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][50]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][50] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][50] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N23
dffeas \sram_inst|ram[7][50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][50]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][50] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N18
cycloneive_lcell_comb \sram_inst|ram[5][50]~feeder (
// Equation(s):
// \sram_inst|ram[5][50]~feeder_combout  = \sram_inst|ram~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~66_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[5][50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][50]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[5][50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N19
dffeas \sram_inst|ram[5][50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][50]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][50] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][50] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N29
dffeas \sram_inst|ram[4][50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][50]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][50] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N28
cycloneive_lcell_comb \sram_inst|Mux13~2 (
// Equation(s):
// \sram_inst|Mux13~2_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[5][50]~q )) # (!memory_address[0] & ((\sram_inst|ram[4][50]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[5][50]~q ),
	.datac(\sram_inst|ram[4][50]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux13~2 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N22
cycloneive_lcell_comb \sram_inst|Mux13~3 (
// Equation(s):
// \sram_inst|Mux13~3_combout  = (memory_address[1] & ((\sram_inst|Mux13~2_combout  & ((\sram_inst|ram[7][50]~q ))) # (!\sram_inst|Mux13~2_combout  & (\sram_inst|ram[6][50]~q )))) # (!memory_address[1] & (((\sram_inst|Mux13~2_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[6][50]~q ),
	.datac(\sram_inst|ram[7][50]~q ),
	.datad(\sram_inst|Mux13~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux13~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
cycloneive_lcell_comb \sram_inst|ram[3][50]~feeder (
// Equation(s):
// \sram_inst|ram[3][50]~feeder_combout  = \sram_inst|ram~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~66_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[3][50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[3][50]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[3][50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N21
dffeas \sram_inst|ram[3][50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[3][50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][50]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][50] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneive_lcell_comb \sram_inst|ram[1][50]~feeder (
// Equation(s):
// \sram_inst|ram[1][50]~feeder_combout  = \sram_inst|ram~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~66_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[1][50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][50]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[1][50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N3
dffeas \sram_inst|ram[1][50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][50]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][50] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][50] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N5
dffeas \sram_inst|ram[0][50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][50]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][50] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
cycloneive_lcell_comb \sram_inst|Mux13~4 (
// Equation(s):
// \sram_inst|Mux13~4_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[1][50]~q )) # (!memory_address[0] & ((\sram_inst|ram[0][50]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[1][50]~q ),
	.datac(\sram_inst|ram[0][50]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux13~4 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N6
cycloneive_lcell_comb \sram_inst|ram[2][50]~feeder (
// Equation(s):
// \sram_inst|ram[2][50]~feeder_combout  = \sram_inst|ram~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~66_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[2][50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][50]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[2][50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N7
dffeas \sram_inst|ram[2][50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][50]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][50] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N10
cycloneive_lcell_comb \sram_inst|Mux13~5 (
// Equation(s):
// \sram_inst|Mux13~5_combout  = (memory_address[1] & ((\sram_inst|Mux13~4_combout  & (\sram_inst|ram[3][50]~q )) # (!\sram_inst|Mux13~4_combout  & ((\sram_inst|ram[2][50]~q ))))) # (!memory_address[1] & (((\sram_inst|Mux13~4_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[3][50]~q ),
	.datac(\sram_inst|Mux13~4_combout ),
	.datad(\sram_inst|ram[2][50]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux13~5 .lut_mask = 16'hDAD0;
defparam \sram_inst|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N12
cycloneive_lcell_comb \sram_inst|Mux13~6 (
// Equation(s):
// \sram_inst|Mux13~6_combout  = (memory_address[2] & ((memory_address[3]) # ((\sram_inst|Mux13~3_combout )))) # (!memory_address[2] & (!memory_address[3] & ((\sram_inst|Mux13~5_combout ))))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|Mux13~3_combout ),
	.datad(\sram_inst|Mux13~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux13~6 .lut_mask = 16'hB9A8;
defparam \sram_inst|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N8
cycloneive_lcell_comb \sram_inst|Mux13~9 (
// Equation(s):
// \sram_inst|Mux13~9_combout  = (memory_address[3] & ((\sram_inst|Mux13~6_combout  & (\sram_inst|Mux13~8_combout )) # (!\sram_inst|Mux13~6_combout  & ((\sram_inst|Mux13~1_combout ))))) # (!memory_address[3] & (((\sram_inst|Mux13~6_combout ))))

	.dataa(\sram_inst|Mux13~8_combout ),
	.datab(memory_address[3]),
	.datac(\sram_inst|Mux13~1_combout ),
	.datad(\sram_inst|Mux13~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux13~9 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N9
dffeas \sram_inst|memory_read[50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux13~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [50]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[50] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N3
dffeas \xtea_key[50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [50]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[50]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[50] .is_wysiwyg = "true";
defparam \xtea_key[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N2
cycloneive_lcell_comb \xteablock_inst|subkey[2][18] (
// Equation(s):
// \xteablock_inst|subkey[2][18]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][18]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[50])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[2][18]~combout ),
	.datac(xtea_key[50]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][18]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][18] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[2][18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N11
dffeas \xtea_key[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[18]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[18] .is_wysiwyg = "true";
defparam \xtea_key[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N10
cycloneive_lcell_comb \xteablock_inst|subkey[3][18] (
// Equation(s):
// \xteablock_inst|subkey[3][18]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][18]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[18])))

	.dataa(\xteablock_inst|subkey[3][18]~combout ),
	.datab(gnd),
	.datac(xtea_key[18]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][18]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][18] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[3][18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N17
dffeas \xtea_key[114] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [50]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[114]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[114] .is_wysiwyg = "true";
defparam \xtea_key[114] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N16
cycloneive_lcell_comb \xteablock_inst|subkey[0][18] (
// Equation(s):
// \xteablock_inst|subkey[0][18]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[0][18]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[114])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[0][18]~combout ),
	.datac(xtea_key[114]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][18]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][18] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[0][18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
cycloneive_lcell_comb \xteablock_inst|rand_key~102 (
// Equation(s):
// \xteablock_inst|rand_key~102_combout  = (\xteablock_inst|sum [0] & ((\xteablock_inst|subkey[3][18]~combout ) # ((!\xteablock_inst|sum [1])))) # (!\xteablock_inst|sum [0] & (((\xteablock_inst|subkey[0][18]~combout  & !\xteablock_inst|sum [1]))))

	.dataa(\xteablock_inst|subkey[3][18]~combout ),
	.datab(\xteablock_inst|subkey[0][18]~combout ),
	.datac(\xteablock_inst|sum [0]),
	.datad(\xteablock_inst|sum [1]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~102_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~102 .lut_mask = 16'hA0FC;
defparam \xteablock_inst|rand_key~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N22
cycloneive_lcell_comb \xteablock_inst|rand_key~103 (
// Equation(s):
// \xteablock_inst|rand_key~103_combout  = (\xteablock_inst|rand_key~65_combout  & ((\xteablock_inst|rand_key~102_combout  & (\xteablock_inst|subkey[1][18]~combout )) # (!\xteablock_inst|rand_key~102_combout  & ((\xteablock_inst|subkey[2][18]~combout ))))) # 
// (!\xteablock_inst|rand_key~65_combout  & (((\xteablock_inst|rand_key~102_combout ))))

	.dataa(\xteablock_inst|subkey[1][18]~combout ),
	.datab(\xteablock_inst|subkey[2][18]~combout ),
	.datac(\xteablock_inst|rand_key~65_combout ),
	.datad(\xteablock_inst|rand_key~102_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~103_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~103 .lut_mask = 16'hAFC0;
defparam \xteablock_inst|rand_key~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N2
cycloneive_lcell_comb \xteablock_inst|Add3~34 (
// Equation(s):
// \xteablock_inst|Add3~34_combout  = (\xteablock_inst|sum [17] & ((\xteablock_inst|rand_key~101_combout  & (\xteablock_inst|Add3~33  & VCC)) # (!\xteablock_inst|rand_key~101_combout  & (!\xteablock_inst|Add3~33 )))) # (!\xteablock_inst|sum [17] & 
// ((\xteablock_inst|rand_key~101_combout  & (!\xteablock_inst|Add3~33 )) # (!\xteablock_inst|rand_key~101_combout  & ((\xteablock_inst|Add3~33 ) # (GND)))))
// \xteablock_inst|Add3~35  = CARRY((\xteablock_inst|sum [17] & (!\xteablock_inst|rand_key~101_combout  & !\xteablock_inst|Add3~33 )) # (!\xteablock_inst|sum [17] & ((!\xteablock_inst|Add3~33 ) # (!\xteablock_inst|rand_key~101_combout ))))

	.dataa(\xteablock_inst|sum [17]),
	.datab(\xteablock_inst|rand_key~101_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~33 ),
	.combout(\xteablock_inst|Add3~34_combout ),
	.cout(\xteablock_inst|Add3~35 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~34 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N4
cycloneive_lcell_comb \xteablock_inst|Add3~36 (
// Equation(s):
// \xteablock_inst|Add3~36_combout  = ((\xteablock_inst|sum [18] $ (\xteablock_inst|rand_key~103_combout  $ (!\xteablock_inst|Add3~35 )))) # (GND)
// \xteablock_inst|Add3~37  = CARRY((\xteablock_inst|sum [18] & ((\xteablock_inst|rand_key~103_combout ) # (!\xteablock_inst|Add3~35 ))) # (!\xteablock_inst|sum [18] & (\xteablock_inst|rand_key~103_combout  & !\xteablock_inst|Add3~35 )))

	.dataa(\xteablock_inst|sum [18]),
	.datab(\xteablock_inst|rand_key~103_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~35 ),
	.combout(\xteablock_inst|Add3~36_combout ),
	.cout(\xteablock_inst|Add3~37 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~36 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb \xteablock_inst|res_v~36 (
// Equation(s):
// \xteablock_inst|res_v~36_combout  = \xteablock_inst|subinput1 [9] $ (\xteablock_inst|subinput1 [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|subinput1 [9]),
	.datad(\xteablock_inst|subinput1 [18]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~36_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~36 .lut_mask = 16'h0FF0;
defparam \xteablock_inst|res_v~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N30
cycloneive_lcell_comb \xteablock_inst|res_v~35 (
// Equation(s):
// \xteablock_inst|res_v~35_combout  = \xteablock_inst|subinput1 [10] $ (\xteablock_inst|subinput1 [19])

	.dataa(gnd),
	.datab(\xteablock_inst|subinput1 [10]),
	.datac(\xteablock_inst|subinput1 [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~35_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~35 .lut_mask = 16'h3C3C;
defparam \xteablock_inst|res_v~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneive_lcell_comb \xteablock_inst|res_v~34 (
// Equation(s):
// \xteablock_inst|res_v~34_combout  = \xteablock_inst|subinput1 [11] $ (\xteablock_inst|subinput1 [20])

	.dataa(\xteablock_inst|subinput1 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\xteablock_inst|subinput1 [20]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~34_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~34 .lut_mask = 16'h55AA;
defparam \xteablock_inst|res_v~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[23]~28 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[23]~28_combout  = (\serialblock_inst|serialreader_inst|temp_data [23] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [23]),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datac(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[23]~28_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[23]~28 .lut_mask = 16'h2AAA;
defparam \serialblock_inst|serialreader_inst|reader_data_out[23]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[23] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [23] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out[23]~28_combout )) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out [23])))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out[23]~28_combout ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [23]),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [23]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[23] .lut_mask = 16'h88A0;
defparam \serialblock_inst|serialreader_inst|reader_data_out[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \xteablock_inst|xtea_output[23] (
// Equation(s):
// \xteablock_inst|xtea_output [23] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [23])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [23])))

	.dataa(\xteablock_inst|subinput1 [23]),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_output [23]),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [23]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[23] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|xtea_output[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \Selector61~0 (
// Equation(s):
// \Selector61~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [23]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [23]))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [23]),
	.datad(\xteablock_inst|xtea_output [23]),
	.cin(gnd),
	.combout(\Selector61~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector61~0 .lut_mask = 16'hFA50;
defparam \Selector61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N3
dffeas \memory_write[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector61~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[23]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[23] .is_wysiwyg = "true";
defparam \memory_write[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \sram_inst|ram~39 (
// Equation(s):
// \sram_inst|ram~39_combout  = (memory_write[23] & \nreset~input_o )

	.dataa(gnd),
	.datab(memory_write[23]),
	.datac(gnd),
	.datad(\nreset~input_o ),
	.cin(gnd),
	.combout(\sram_inst|ram~39_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~39 .lut_mask = 16'hCC00;
defparam \sram_inst|ram~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \sram_inst|ram[15][23]~feeder (
// Equation(s):
// \sram_inst|ram[15][23]~feeder_combout  = \sram_inst|ram~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~39_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[15][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][23]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[15][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N9
dffeas \sram_inst|ram[15][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][23] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N7
dffeas \sram_inst|ram[11][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][23] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N15
dffeas \sram_inst|ram[3][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][23] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneive_lcell_comb \sram_inst|ram[7][23]~feeder (
// Equation(s):
// \sram_inst|ram[7][23]~feeder_combout  = \sram_inst|ram~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[7][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][23]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[7][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N17
dffeas \sram_inst|ram[7][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][23] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneive_lcell_comb \sram_inst|Mux40~7 (
// Equation(s):
// \sram_inst|Mux40~7_combout  = (memory_address[3] & (memory_address[2])) # (!memory_address[3] & ((memory_address[2] & ((\sram_inst|ram[7][23]~q ))) # (!memory_address[2] & (\sram_inst|ram[3][23]~q ))))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[3][23]~q ),
	.datad(\sram_inst|ram[7][23]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux40~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux40~7 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux40~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \sram_inst|Mux40~8 (
// Equation(s):
// \sram_inst|Mux40~8_combout  = (memory_address[3] & ((\sram_inst|Mux40~7_combout  & (\sram_inst|ram[15][23]~q )) # (!\sram_inst|Mux40~7_combout  & ((\sram_inst|ram[11][23]~q ))))) # (!memory_address[3] & (((\sram_inst|Mux40~7_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[15][23]~q ),
	.datac(\sram_inst|ram[11][23]~q ),
	.datad(\sram_inst|Mux40~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux40~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux40~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux40~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneive_lcell_comb \sram_inst|ram[9][23]~feeder (
// Equation(s):
// \sram_inst|ram[9][23]~feeder_combout  = \sram_inst|ram~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][23]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N23
dffeas \sram_inst|ram[9][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][23] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N1
dffeas \sram_inst|ram[13][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][23] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cycloneive_lcell_comb \sram_inst|ram[5][23]~feeder (
// Equation(s):
// \sram_inst|ram[5][23]~feeder_combout  = \sram_inst|ram~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~39_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[5][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][23]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[5][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N5
dffeas \sram_inst|ram[5][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][23] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N13
dffeas \sram_inst|ram[1][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][23] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneive_lcell_comb \sram_inst|Mux40~2 (
// Equation(s):
// \sram_inst|Mux40~2_combout  = (memory_address[2] & ((\sram_inst|ram[5][23]~q ) # ((memory_address[3])))) # (!memory_address[2] & (((\sram_inst|ram[1][23]~q  & !memory_address[3]))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[5][23]~q ),
	.datac(\sram_inst|ram[1][23]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux40~2 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneive_lcell_comb \sram_inst|Mux40~3 (
// Equation(s):
// \sram_inst|Mux40~3_combout  = (memory_address[3] & ((\sram_inst|Mux40~2_combout  & ((\sram_inst|ram[13][23]~q ))) # (!\sram_inst|Mux40~2_combout  & (\sram_inst|ram[9][23]~q )))) # (!memory_address[3] & (((\sram_inst|Mux40~2_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[9][23]~q ),
	.datac(\sram_inst|ram[13][23]~q ),
	.datad(\sram_inst|Mux40~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux40~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
cycloneive_lcell_comb \sram_inst|ram[4][23]~feeder (
// Equation(s):
// \sram_inst|ram[4][23]~feeder_combout  = \sram_inst|ram~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~39_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[4][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][23]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[4][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N7
dffeas \sram_inst|ram[4][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][23] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N29
dffeas \sram_inst|ram[12][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][23] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N17
dffeas \sram_inst|ram[0][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][23] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N26
cycloneive_lcell_comb \sram_inst|ram[8][23]~feeder (
// Equation(s):
// \sram_inst|ram[8][23]~feeder_combout  = \sram_inst|ram~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~39_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[8][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][23]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[8][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N27
dffeas \sram_inst|ram[8][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][23] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneive_lcell_comb \sram_inst|Mux40~4 (
// Equation(s):
// \sram_inst|Mux40~4_combout  = (memory_address[2] & (memory_address[3])) # (!memory_address[2] & ((memory_address[3] & ((\sram_inst|ram[8][23]~q ))) # (!memory_address[3] & (\sram_inst|ram[0][23]~q ))))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[0][23]~q ),
	.datad(\sram_inst|ram[8][23]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux40~4 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneive_lcell_comb \sram_inst|Mux40~5 (
// Equation(s):
// \sram_inst|Mux40~5_combout  = (memory_address[2] & ((\sram_inst|Mux40~4_combout  & ((\sram_inst|ram[12][23]~q ))) # (!\sram_inst|Mux40~4_combout  & (\sram_inst|ram[4][23]~q )))) # (!memory_address[2] & (((\sram_inst|Mux40~4_combout ))))

	.dataa(\sram_inst|ram[4][23]~q ),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[12][23]~q ),
	.datad(\sram_inst|Mux40~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux40~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux40~5 .lut_mask = 16'hF388;
defparam \sram_inst|Mux40~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneive_lcell_comb \sram_inst|Mux40~6 (
// Equation(s):
// \sram_inst|Mux40~6_combout  = (memory_address[0] & ((memory_address[1]) # ((\sram_inst|Mux40~3_combout )))) # (!memory_address[0] & (!memory_address[1] & ((\sram_inst|Mux40~5_combout ))))

	.dataa(memory_address[0]),
	.datab(memory_address[1]),
	.datac(\sram_inst|Mux40~3_combout ),
	.datad(\sram_inst|Mux40~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux40~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux40~6 .lut_mask = 16'hB9A8;
defparam \sram_inst|Mux40~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N14
cycloneive_lcell_comb \sram_inst|ram[14][23]~feeder (
// Equation(s):
// \sram_inst|ram[14][23]~feeder_combout  = \sram_inst|ram~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~39_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[14][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][23]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[14][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N15
dffeas \sram_inst|ram[14][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][23] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N20
cycloneive_lcell_comb \sram_inst|ram[10][23]~feeder (
// Equation(s):
// \sram_inst|ram[10][23]~feeder_combout  = \sram_inst|ram~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~39_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[10][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][23]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[10][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N21
dffeas \sram_inst|ram[10][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][23] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N1
dffeas \sram_inst|ram[2][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][23] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N0
cycloneive_lcell_comb \sram_inst|Mux40~0 (
// Equation(s):
// \sram_inst|Mux40~0_combout  = (memory_address[3] & ((\sram_inst|ram[10][23]~q ) # ((memory_address[2])))) # (!memory_address[3] & (((\sram_inst|ram[2][23]~q  & !memory_address[2]))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[10][23]~q ),
	.datac(\sram_inst|ram[2][23]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux40~0 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N15
dffeas \sram_inst|ram[6][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][23] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N14
cycloneive_lcell_comb \sram_inst|Mux40~1 (
// Equation(s):
// \sram_inst|Mux40~1_combout  = (\sram_inst|Mux40~0_combout  & ((\sram_inst|ram[14][23]~q ) # ((!memory_address[2])))) # (!\sram_inst|Mux40~0_combout  & (((\sram_inst|ram[6][23]~q  & memory_address[2]))))

	.dataa(\sram_inst|ram[14][23]~q ),
	.datab(\sram_inst|Mux40~0_combout ),
	.datac(\sram_inst|ram[6][23]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux40~1 .lut_mask = 16'hB8CC;
defparam \sram_inst|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \sram_inst|Mux40~9 (
// Equation(s):
// \sram_inst|Mux40~9_combout  = (memory_address[1] & ((\sram_inst|Mux40~6_combout  & (\sram_inst|Mux40~8_combout )) # (!\sram_inst|Mux40~6_combout  & ((\sram_inst|Mux40~1_combout ))))) # (!memory_address[1] & (((\sram_inst|Mux40~6_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|Mux40~8_combout ),
	.datac(\sram_inst|Mux40~6_combout ),
	.datad(\sram_inst|Mux40~1_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux40~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux40~9 .lut_mask = 16'hDAD0;
defparam \sram_inst|Mux40~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N3
dffeas \sram_inst|memory_read[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux40~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[23] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N11
dffeas \xtea_input[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[23]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[23] .is_wysiwyg = "true";
defparam \xtea_input[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N28
cycloneive_lcell_comb \xteablock_inst|xtea_output[36] (
// Equation(s):
// \xteablock_inst|xtea_output [36] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [4])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [36])))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput0 [4]),
	.datac(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.datad(\xteablock_inst|xtea_output [36]),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [36]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[36] .lut_mask = 16'hCFC0;
defparam \xteablock_inst|xtea_output[36] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[36]~41 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[36]~41_combout  = (\serialblock_inst|serialreader_inst|temp_data [36] & (((!\serialblock_inst|serialreader_inst|error_out[0]~7_combout ) # (!\serialblock_inst|reader_trigger~q )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [36]),
	.datac(\serialblock_inst|reader_trigger~q ),
	.datad(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[36]~41_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[36]~41 .lut_mask = 16'h4CCC;
defparam \serialblock_inst|serialreader_inst|reader_data_out[36]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N2
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[36] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [36] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[36]~41_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [36]))))

	.dataa(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [36]),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[36]~41_combout ),
	.datad(\nreset~input_o ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [36]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[36] .lut_mask = 16'hE400;
defparam \serialblock_inst|serialreader_inst|reader_data_out[36] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N8
cycloneive_lcell_comb \Selector48~0 (
// Equation(s):
// \Selector48~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [36])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [36])))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_output [36]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [36]),
	.cin(gnd),
	.combout(\Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector48~0 .lut_mask = 16'hF5A0;
defparam \Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N9
dffeas \memory_write[36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[36]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[36] .is_wysiwyg = "true";
defparam \memory_write[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N0
cycloneive_lcell_comb \sram_inst|ram~52 (
// Equation(s):
// \sram_inst|ram~52_combout  = (memory_write[36] & \nreset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(memory_write[36]),
	.datad(\nreset~input_o ),
	.cin(gnd),
	.combout(\sram_inst|ram~52_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~52 .lut_mask = 16'hF000;
defparam \sram_inst|ram~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \sram_inst|ram[7][36]~feeder (
// Equation(s):
// \sram_inst|ram[7][36]~feeder_combout  = \sram_inst|ram~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[7][36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][36]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[7][36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N31
dffeas \sram_inst|ram[7][36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][36] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][36] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N15
dffeas \sram_inst|ram[5][36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][36] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N16
cycloneive_lcell_comb \sram_inst|ram[6][36]~feeder (
// Equation(s):
// \sram_inst|ram[6][36]~feeder_combout  = \sram_inst|ram~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][36]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N17
dffeas \sram_inst|ram[6][36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][36] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][36] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N9
dffeas \sram_inst|ram[4][36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][36] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N8
cycloneive_lcell_comb \sram_inst|Mux27~0 (
// Equation(s):
// \sram_inst|Mux27~0_combout  = (memory_address[1] & ((\sram_inst|ram[6][36]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[4][36]~q  & !memory_address[0]))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[6][36]~q ),
	.datac(\sram_inst|ram[4][36]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux27~0 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
cycloneive_lcell_comb \sram_inst|Mux27~1 (
// Equation(s):
// \sram_inst|Mux27~1_combout  = (memory_address[0] & ((\sram_inst|Mux27~0_combout  & (\sram_inst|ram[7][36]~q )) # (!\sram_inst|Mux27~0_combout  & ((\sram_inst|ram[5][36]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux27~0_combout ))))

	.dataa(\sram_inst|ram[7][36]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[5][36]~q ),
	.datad(\sram_inst|Mux27~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux27~1 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N1
dffeas \sram_inst|ram[15][36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][36] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][36] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N23
dffeas \sram_inst|ram[14][36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][36] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N28
cycloneive_lcell_comb \sram_inst|ram[13][36]~feeder (
// Equation(s):
// \sram_inst|ram[13][36]~feeder_combout  = \sram_inst|ram~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[13][36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][36]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[13][36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y18_N29
dffeas \sram_inst|ram[13][36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][36] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][36] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y18_N11
dffeas \sram_inst|ram[12][36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][36] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N10
cycloneive_lcell_comb \sram_inst|Mux27~7 (
// Equation(s):
// \sram_inst|Mux27~7_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[13][36]~q )) # (!memory_address[0] & ((\sram_inst|ram[12][36]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[13][36]~q ),
	.datac(\sram_inst|ram[12][36]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux27~7 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N22
cycloneive_lcell_comb \sram_inst|Mux27~8 (
// Equation(s):
// \sram_inst|Mux27~8_combout  = (memory_address[1] & ((\sram_inst|Mux27~7_combout  & (\sram_inst|ram[15][36]~q )) # (!\sram_inst|Mux27~7_combout  & ((\sram_inst|ram[14][36]~q ))))) # (!memory_address[1] & (((\sram_inst|Mux27~7_combout ))))

	.dataa(\sram_inst|ram[15][36]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[14][36]~q ),
	.datad(\sram_inst|Mux27~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux27~8 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N16
cycloneive_lcell_comb \sram_inst|ram[9][36]~feeder (
// Equation(s):
// \sram_inst|ram[9][36]~feeder_combout  = \sram_inst|ram~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~52_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[9][36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][36]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[9][36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N17
dffeas \sram_inst|ram[9][36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][36] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][36] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N3
dffeas \sram_inst|ram[8][36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][36] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cycloneive_lcell_comb \sram_inst|Mux27~2 (
// Equation(s):
// \sram_inst|Mux27~2_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[9][36]~q )) # (!memory_address[0] & ((\sram_inst|ram[8][36]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[9][36]~q ),
	.datac(\sram_inst|ram[8][36]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux27~2 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N20
cycloneive_lcell_comb \sram_inst|ram[10][36]~feeder (
// Equation(s):
// \sram_inst|ram[10][36]~feeder_combout  = \sram_inst|ram~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][36]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N21
dffeas \sram_inst|ram[10][36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][36] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][36] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N7
dffeas \sram_inst|ram[11][36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][36] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
cycloneive_lcell_comb \sram_inst|Mux27~3 (
// Equation(s):
// \sram_inst|Mux27~3_combout  = (\sram_inst|Mux27~2_combout  & (((\sram_inst|ram[11][36]~q ) # (!memory_address[1])))) # (!\sram_inst|Mux27~2_combout  & (\sram_inst|ram[10][36]~q  & ((memory_address[1]))))

	.dataa(\sram_inst|Mux27~2_combout ),
	.datab(\sram_inst|ram[10][36]~q ),
	.datac(\sram_inst|ram[11][36]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux27~3 .lut_mask = 16'hE4AA;
defparam \sram_inst|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneive_lcell_comb \sram_inst|ram[1][36]~feeder (
// Equation(s):
// \sram_inst|ram[1][36]~feeder_combout  = \sram_inst|ram~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~52_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[1][36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][36]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[1][36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N17
dffeas \sram_inst|ram[1][36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][36] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][36] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N29
dffeas \sram_inst|ram[3][36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][36] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N4
cycloneive_lcell_comb \sram_inst|ram[2][36]~feeder (
// Equation(s):
// \sram_inst|ram[2][36]~feeder_combout  = \sram_inst|ram~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[2][36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][36]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[2][36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y18_N5
dffeas \sram_inst|ram[2][36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][36] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][36] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y18_N7
dffeas \sram_inst|ram[0][36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][36] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N6
cycloneive_lcell_comb \sram_inst|Mux27~4 (
// Equation(s):
// \sram_inst|Mux27~4_combout  = (memory_address[1] & ((\sram_inst|ram[2][36]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[0][36]~q  & !memory_address[0]))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[2][36]~q ),
	.datac(\sram_inst|ram[0][36]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux27~4 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \sram_inst|Mux27~5 (
// Equation(s):
// \sram_inst|Mux27~5_combout  = (memory_address[0] & ((\sram_inst|Mux27~4_combout  & ((\sram_inst|ram[3][36]~q ))) # (!\sram_inst|Mux27~4_combout  & (\sram_inst|ram[1][36]~q )))) # (!memory_address[0] & (((\sram_inst|Mux27~4_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[1][36]~q ),
	.datac(\sram_inst|ram[3][36]~q ),
	.datad(\sram_inst|Mux27~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux27~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \sram_inst|Mux27~6 (
// Equation(s):
// \sram_inst|Mux27~6_combout  = (memory_address[2] & (memory_address[3])) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|Mux27~3_combout )) # (!memory_address[3] & ((\sram_inst|Mux27~5_combout )))))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|Mux27~3_combout ),
	.datad(\sram_inst|Mux27~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux27~6 .lut_mask = 16'hD9C8;
defparam \sram_inst|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
cycloneive_lcell_comb \sram_inst|Mux27~9 (
// Equation(s):
// \sram_inst|Mux27~9_combout  = (memory_address[2] & ((\sram_inst|Mux27~6_combout  & ((\sram_inst|Mux27~8_combout ))) # (!\sram_inst|Mux27~6_combout  & (\sram_inst|Mux27~1_combout )))) # (!memory_address[2] & (((\sram_inst|Mux27~6_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|Mux27~1_combout ),
	.datac(\sram_inst|Mux27~8_combout ),
	.datad(\sram_inst|Mux27~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux27~9 .lut_mask = 16'hF588;
defparam \sram_inst|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N21
dffeas \sram_inst|memory_read[36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux27~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [36]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[36] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N7
dffeas \xtea_input[36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [36]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[36]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[36] .is_wysiwyg = "true";
defparam \xtea_input[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N2
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[55]~60 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[55]~60_combout  = (\serialblock_inst|serialreader_inst|temp_data [55] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )) # 
// (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )))

	.dataa(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datac(\serialblock_inst|serialreader_inst|temp_data [55]),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[55]~60_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[55]~60 .lut_mask = 16'h70F0;
defparam \serialblock_inst|serialreader_inst|reader_data_out[55]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N14
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[55] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [55] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[55]~60_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [55]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [55]),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[55]~60_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [55]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[55] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[55] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N20
cycloneive_lcell_comb \xteablock_inst|xtea_output[55] (
// Equation(s):
// \xteablock_inst|xtea_output [55] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [23])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [55])))

	.dataa(\xteablock_inst|subinput0 [23]),
	.datab(gnd),
	.datac(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.datad(\xteablock_inst|xtea_output [55]),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [55]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[55] .lut_mask = 16'hAFA0;
defparam \xteablock_inst|xtea_output[55] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N28
cycloneive_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [55]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [55]))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [55]),
	.datad(\xteablock_inst|xtea_output [55]),
	.cin(gnd),
	.combout(\Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~0 .lut_mask = 16'hFC30;
defparam \Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N29
dffeas \memory_write[55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[55]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[55] .is_wysiwyg = "true";
defparam \memory_write[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
cycloneive_lcell_comb \sram_inst|ram~71 (
// Equation(s):
// \sram_inst|ram~71_combout  = (memory_write[55] & \nreset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(memory_write[55]),
	.datad(\nreset~input_o ),
	.cin(gnd),
	.combout(\sram_inst|ram~71_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~71 .lut_mask = 16'hF000;
defparam \sram_inst|ram~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N12
cycloneive_lcell_comb \sram_inst|ram[10][55]~feeder (
// Equation(s):
// \sram_inst|ram[10][55]~feeder_combout  = \sram_inst|ram~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~71_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[10][55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][55]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[10][55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N13
dffeas \sram_inst|ram[10][55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][55] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][55] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y11_N13
dffeas \sram_inst|ram[2][55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][55] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N12
cycloneive_lcell_comb \sram_inst|Mux8~0 (
// Equation(s):
// \sram_inst|Mux8~0_combout  = (memory_address[3] & ((\sram_inst|ram[10][55]~q ) # ((memory_address[2])))) # (!memory_address[3] & (((\sram_inst|ram[2][55]~q  & !memory_address[2]))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[10][55]~q ),
	.datac(\sram_inst|ram[2][55]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux8~0 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N6
cycloneive_lcell_comb \sram_inst|ram[14][55]~feeder (
// Equation(s):
// \sram_inst|ram[14][55]~feeder_combout  = \sram_inst|ram~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~71_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[14][55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][55]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[14][55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N7
dffeas \sram_inst|ram[14][55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][55] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][55] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y11_N31
dffeas \sram_inst|ram[6][55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][55] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N30
cycloneive_lcell_comb \sram_inst|Mux8~1 (
// Equation(s):
// \sram_inst|Mux8~1_combout  = (\sram_inst|Mux8~0_combout  & ((\sram_inst|ram[14][55]~q ) # ((!memory_address[2])))) # (!\sram_inst|Mux8~0_combout  & (((\sram_inst|ram[6][55]~q  & memory_address[2]))))

	.dataa(\sram_inst|Mux8~0_combout ),
	.datab(\sram_inst|ram[14][55]~q ),
	.datac(\sram_inst|ram[6][55]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux8~1 .lut_mask = 16'hD8AA;
defparam \sram_inst|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N24
cycloneive_lcell_comb \sram_inst|ram[8][55]~feeder (
// Equation(s):
// \sram_inst|ram[8][55]~feeder_combout  = \sram_inst|ram~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~71_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[8][55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][55]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[8][55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N25
dffeas \sram_inst|ram[8][55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][55] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][55] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N19
dffeas \sram_inst|ram[0][55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][55] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N18
cycloneive_lcell_comb \sram_inst|Mux8~4 (
// Equation(s):
// \sram_inst|Mux8~4_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[8][55]~q )) # (!memory_address[3] & ((\sram_inst|ram[0][55]~q )))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[8][55]~q ),
	.datac(\sram_inst|ram[0][55]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux8~4 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N15
dffeas \sram_inst|ram[12][55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][55] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N12
cycloneive_lcell_comb \sram_inst|ram[4][55]~feeder (
// Equation(s):
// \sram_inst|ram[4][55]~feeder_combout  = \sram_inst|ram~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~71_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[4][55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][55]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[4][55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N13
dffeas \sram_inst|ram[4][55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][55] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
cycloneive_lcell_comb \sram_inst|Mux8~5 (
// Equation(s):
// \sram_inst|Mux8~5_combout  = (\sram_inst|Mux8~4_combout  & (((\sram_inst|ram[12][55]~q )) # (!memory_address[2]))) # (!\sram_inst|Mux8~4_combout  & (memory_address[2] & ((\sram_inst|ram[4][55]~q ))))

	.dataa(\sram_inst|Mux8~4_combout ),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[12][55]~q ),
	.datad(\sram_inst|ram[4][55]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux8~5 .lut_mask = 16'hE6A2;
defparam \sram_inst|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
cycloneive_lcell_comb \sram_inst|ram[9][55]~feeder (
// Equation(s):
// \sram_inst|ram[9][55]~feeder_combout  = \sram_inst|ram~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~71_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[9][55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][55]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[9][55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N17
dffeas \sram_inst|ram[9][55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][55] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N2
cycloneive_lcell_comb \sram_inst|ram[13][55]~feeder (
// Equation(s):
// \sram_inst|ram[13][55]~feeder_combout  = \sram_inst|ram~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~71_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[13][55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][55]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[13][55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N3
dffeas \sram_inst|ram[13][55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][55] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][55] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N19
dffeas \sram_inst|ram[1][55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][55] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N22
cycloneive_lcell_comb \sram_inst|ram[5][55]~feeder (
// Equation(s):
// \sram_inst|ram[5][55]~feeder_combout  = \sram_inst|ram~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~71_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[5][55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][55]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[5][55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N23
dffeas \sram_inst|ram[5][55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][55] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N18
cycloneive_lcell_comb \sram_inst|Mux8~2 (
// Equation(s):
// \sram_inst|Mux8~2_combout  = (memory_address[2] & ((memory_address[3]) # ((\sram_inst|ram[5][55]~q )))) # (!memory_address[2] & (!memory_address[3] & (\sram_inst|ram[1][55]~q )))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[1][55]~q ),
	.datad(\sram_inst|ram[5][55]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux8~2 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N28
cycloneive_lcell_comb \sram_inst|Mux8~3 (
// Equation(s):
// \sram_inst|Mux8~3_combout  = (memory_address[3] & ((\sram_inst|Mux8~2_combout  & ((\sram_inst|ram[13][55]~q ))) # (!\sram_inst|Mux8~2_combout  & (\sram_inst|ram[9][55]~q )))) # (!memory_address[3] & (((\sram_inst|Mux8~2_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[9][55]~q ),
	.datac(\sram_inst|ram[13][55]~q ),
	.datad(\sram_inst|Mux8~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux8~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N30
cycloneive_lcell_comb \sram_inst|Mux8~6 (
// Equation(s):
// \sram_inst|Mux8~6_combout  = (memory_address[0] & ((memory_address[1]) # ((\sram_inst|Mux8~3_combout )))) # (!memory_address[0] & (!memory_address[1] & (\sram_inst|Mux8~5_combout )))

	.dataa(memory_address[0]),
	.datab(memory_address[1]),
	.datac(\sram_inst|Mux8~5_combout ),
	.datad(\sram_inst|Mux8~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux8~6 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N22
cycloneive_lcell_comb \sram_inst|ram[15][55]~feeder (
// Equation(s):
// \sram_inst|ram[15][55]~feeder_combout  = \sram_inst|ram~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~71_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][55]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N23
dffeas \sram_inst|ram[15][55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][55] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][55] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N21
dffeas \sram_inst|ram[11][55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][55] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
cycloneive_lcell_comb \sram_inst|ram[7][55]~feeder (
// Equation(s):
// \sram_inst|ram[7][55]~feeder_combout  = \sram_inst|ram~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~71_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[7][55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][55]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[7][55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N29
dffeas \sram_inst|ram[7][55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][55] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][55] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N19
dffeas \sram_inst|ram[3][55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][55] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
cycloneive_lcell_comb \sram_inst|Mux8~7 (
// Equation(s):
// \sram_inst|Mux8~7_combout  = (memory_address[2] & ((\sram_inst|ram[7][55]~q ) # ((memory_address[3])))) # (!memory_address[2] & (((\sram_inst|ram[3][55]~q  & !memory_address[3]))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[7][55]~q ),
	.datac(\sram_inst|ram[3][55]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux8~7 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
cycloneive_lcell_comb \sram_inst|Mux8~8 (
// Equation(s):
// \sram_inst|Mux8~8_combout  = (memory_address[3] & ((\sram_inst|Mux8~7_combout  & (\sram_inst|ram[15][55]~q )) # (!\sram_inst|Mux8~7_combout  & ((\sram_inst|ram[11][55]~q ))))) # (!memory_address[3] & (((\sram_inst|Mux8~7_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[15][55]~q ),
	.datac(\sram_inst|ram[11][55]~q ),
	.datad(\sram_inst|Mux8~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux8~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N14
cycloneive_lcell_comb \sram_inst|Mux8~9 (
// Equation(s):
// \sram_inst|Mux8~9_combout  = (memory_address[1] & ((\sram_inst|Mux8~6_combout  & ((\sram_inst|Mux8~8_combout ))) # (!\sram_inst|Mux8~6_combout  & (\sram_inst|Mux8~1_combout )))) # (!memory_address[1] & (((\sram_inst|Mux8~6_combout ))))

	.dataa(\sram_inst|Mux8~1_combout ),
	.datab(memory_address[1]),
	.datac(\sram_inst|Mux8~6_combout ),
	.datad(\sram_inst|Mux8~8_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux8~9 .lut_mask = 16'hF838;
defparam \sram_inst|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N15
dffeas \sram_inst|memory_read[55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux8~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [55]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[55] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[55] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N27
dffeas \xtea_input[55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [55]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[55]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[55] .is_wysiwyg = "true";
defparam \xtea_input[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneive_lcell_comb \xteablock_inst|res_v~41 (
// Equation(s):
// \xteablock_inst|res_v~41_combout  = \xteablock_inst|subinput1 [4] $ (\xteablock_inst|subinput1 [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|subinput1 [4]),
	.datad(\xteablock_inst|subinput1 [13]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~41_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~41 .lut_mask = 16'h0FF0;
defparam \xteablock_inst|res_v~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
cycloneive_lcell_comb \xteablock_inst|Add2~40 (
// Equation(s):
// \xteablock_inst|Add2~40_combout  = ((\xteablock_inst|subinput1 [20] $ (\xteablock_inst|res_v~38_combout  $ (!\xteablock_inst|Add2~39 )))) # (GND)
// \xteablock_inst|Add2~41  = CARRY((\xteablock_inst|subinput1 [20] & ((\xteablock_inst|res_v~38_combout ) # (!\xteablock_inst|Add2~39 ))) # (!\xteablock_inst|subinput1 [20] & (\xteablock_inst|res_v~38_combout  & !\xteablock_inst|Add2~39 )))

	.dataa(\xteablock_inst|subinput1 [20]),
	.datab(\xteablock_inst|res_v~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~39 ),
	.combout(\xteablock_inst|Add2~40_combout ),
	.cout(\xteablock_inst|Add2~41 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~40 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneive_lcell_comb \xteablock_inst|Add2~42 (
// Equation(s):
// \xteablock_inst|Add2~42_combout  = (\xteablock_inst|subinput1 [21] & ((\xteablock_inst|res_v~39_combout  & (\xteablock_inst|Add2~41  & VCC)) # (!\xteablock_inst|res_v~39_combout  & (!\xteablock_inst|Add2~41 )))) # (!\xteablock_inst|subinput1 [21] & 
// ((\xteablock_inst|res_v~39_combout  & (!\xteablock_inst|Add2~41 )) # (!\xteablock_inst|res_v~39_combout  & ((\xteablock_inst|Add2~41 ) # (GND)))))
// \xteablock_inst|Add2~43  = CARRY((\xteablock_inst|subinput1 [21] & (!\xteablock_inst|res_v~39_combout  & !\xteablock_inst|Add2~41 )) # (!\xteablock_inst|subinput1 [21] & ((!\xteablock_inst|Add2~41 ) # (!\xteablock_inst|res_v~39_combout ))))

	.dataa(\xteablock_inst|subinput1 [21]),
	.datab(\xteablock_inst|res_v~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~41 ),
	.combout(\xteablock_inst|Add2~42_combout ),
	.cout(\xteablock_inst|Add2~43 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~42 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cycloneive_lcell_comb \xteablock_inst|Add2~44 (
// Equation(s):
// \xteablock_inst|Add2~44_combout  = ((\xteablock_inst|subinput1 [22] $ (\xteablock_inst|res_v~40_combout  $ (!\xteablock_inst|Add2~43 )))) # (GND)
// \xteablock_inst|Add2~45  = CARRY((\xteablock_inst|subinput1 [22] & ((\xteablock_inst|res_v~40_combout ) # (!\xteablock_inst|Add2~43 ))) # (!\xteablock_inst|subinput1 [22] & (\xteablock_inst|res_v~40_combout  & !\xteablock_inst|Add2~43 )))

	.dataa(\xteablock_inst|subinput1 [22]),
	.datab(\xteablock_inst|res_v~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~43 ),
	.combout(\xteablock_inst|Add2~44_combout ),
	.cout(\xteablock_inst|Add2~45 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~44 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cycloneive_lcell_comb \xteablock_inst|Add2~46 (
// Equation(s):
// \xteablock_inst|Add2~46_combout  = (\xteablock_inst|res_v~41_combout  & ((\xteablock_inst|subinput1 [23] & (\xteablock_inst|Add2~45  & VCC)) # (!\xteablock_inst|subinput1 [23] & (!\xteablock_inst|Add2~45 )))) # (!\xteablock_inst|res_v~41_combout  & 
// ((\xteablock_inst|subinput1 [23] & (!\xteablock_inst|Add2~45 )) # (!\xteablock_inst|subinput1 [23] & ((\xteablock_inst|Add2~45 ) # (GND)))))
// \xteablock_inst|Add2~47  = CARRY((\xteablock_inst|res_v~41_combout  & (!\xteablock_inst|subinput1 [23] & !\xteablock_inst|Add2~45 )) # (!\xteablock_inst|res_v~41_combout  & ((!\xteablock_inst|Add2~45 ) # (!\xteablock_inst|subinput1 [23]))))

	.dataa(\xteablock_inst|res_v~41_combout ),
	.datab(\xteablock_inst|subinput1 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~45 ),
	.combout(\xteablock_inst|Add2~46_combout ),
	.cout(\xteablock_inst|Add2~47 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~46 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y5_N19
dffeas \xtea_key[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[23]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[23] .is_wysiwyg = "true";
defparam \xtea_key[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N18
cycloneive_lcell_comb \xteablock_inst|subkey[3][23] (
// Equation(s):
// \xteablock_inst|subkey[3][23]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][23]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[23])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[3][23]~combout ),
	.datac(xtea_key[23]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][23]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][23] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[3][23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N29
dffeas \xtea_key[87] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[87]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[87] .is_wysiwyg = "true";
defparam \xtea_key[87] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N28
cycloneive_lcell_comb \xteablock_inst|subkey[1][23] (
// Equation(s):
// \xteablock_inst|subkey[1][23]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[1][23]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[87])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[1][23]~combout ),
	.datac(xtea_key[87]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][23]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][23] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[1][23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N13
dffeas \xtea_key[119] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [55]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[119]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[119] .is_wysiwyg = "true";
defparam \xtea_key[119] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N12
cycloneive_lcell_comb \xteablock_inst|subkey[0][23] (
// Equation(s):
// \xteablock_inst|subkey[0][23]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[0][23]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[119])))

	.dataa(\xteablock_inst|subkey[0][23]~combout ),
	.datab(gnd),
	.datac(xtea_key[119]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][23]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][23] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[0][23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N3
dffeas \xtea_key[55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [55]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[55]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[55] .is_wysiwyg = "true";
defparam \xtea_key[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N2
cycloneive_lcell_comb \xteablock_inst|subkey[2][23] (
// Equation(s):
// \xteablock_inst|subkey[2][23]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][23]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[55])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[2][23]~combout ),
	.datac(xtea_key[55]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][23]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][23] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[2][23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N20
cycloneive_lcell_comb \xteablock_inst|rand_key~112 (
// Equation(s):
// \xteablock_inst|rand_key~112_combout  = (\xteablock_inst|sum [1] & (((\xteablock_inst|subkey[2][23]~combout  & !\xteablock_inst|sum [0])))) # (!\xteablock_inst|sum [1] & ((\xteablock_inst|subkey[0][23]~combout ) # ((\xteablock_inst|sum [0]))))

	.dataa(\xteablock_inst|subkey[0][23]~combout ),
	.datab(\xteablock_inst|subkey[2][23]~combout ),
	.datac(\xteablock_inst|sum [1]),
	.datad(\xteablock_inst|sum [0]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~112_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~112 .lut_mask = 16'h0FCA;
defparam \xteablock_inst|rand_key~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N10
cycloneive_lcell_comb \xteablock_inst|rand_key~113 (
// Equation(s):
// \xteablock_inst|rand_key~113_combout  = (\xteablock_inst|sum [0] & ((\xteablock_inst|rand_key~112_combout  & ((\xteablock_inst|subkey[1][23]~combout ))) # (!\xteablock_inst|rand_key~112_combout  & (\xteablock_inst|subkey[3][23]~combout )))) # 
// (!\xteablock_inst|sum [0] & (((\xteablock_inst|rand_key~112_combout ))))

	.dataa(\xteablock_inst|subkey[3][23]~combout ),
	.datab(\xteablock_inst|subkey[1][23]~combout ),
	.datac(\xteablock_inst|sum [0]),
	.datad(\xteablock_inst|rand_key~112_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~113_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~113 .lut_mask = 16'hCFA0;
defparam \xteablock_inst|rand_key~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N26
cycloneive_lcell_comb \xtea_key~29 (
// Equation(s):
// \xtea_key~29_combout  = \sram_inst|memory_read [22] $ (\Equal2~20_combout )

	.dataa(gnd),
	.datab(\sram_inst|memory_read [22]),
	.datac(gnd),
	.datad(\Equal2~20_combout ),
	.cin(gnd),
	.combout(\xtea_key~29_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~29 .lut_mask = 16'h33CC;
defparam \xtea_key~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N27
dffeas \xtea_key[86] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[86]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[86] .is_wysiwyg = "true";
defparam \xtea_key[86] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N2
cycloneive_lcell_comb \xteablock_inst|subkey[1][22] (
// Equation(s):
// \xteablock_inst|subkey[1][22]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((\xteablock_inst|subkey[1][22]~combout ))) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (xtea_key[86]))

	.dataa(gnd),
	.datab(xtea_key[86]),
	.datac(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.datad(\xteablock_inst|subkey[1][22]~combout ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][22]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][22] .lut_mask = 16'hFC0C;
defparam \xteablock_inst|subkey[1][22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cycloneive_lcell_comb \xtea_key~28 (
// Equation(s):
// \xtea_key~28_combout  = \Equal2~20_combout  $ (\sram_inst|memory_read [54])

	.dataa(\Equal2~20_combout ),
	.datab(gnd),
	.datac(\sram_inst|memory_read [54]),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_key~28_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~28 .lut_mask = 16'h5A5A;
defparam \xtea_key~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N11
dffeas \xtea_key[54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[54]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[54] .is_wysiwyg = "true";
defparam \xtea_key[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneive_lcell_comb \xteablock_inst|subkey[2][22] (
// Equation(s):
// \xteablock_inst|subkey[2][22]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][22]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[54])))

	.dataa(\xteablock_inst|subkey[2][22]~combout ),
	.datab(gnd),
	.datac(xtea_key[54]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][22]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][22] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[2][22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneive_lcell_comb \xtea_key[118]~feeder (
// Equation(s):
// \xtea_key[118]~feeder_combout  = \xtea_key~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_key~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_key[118]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key[118]~feeder .lut_mask = 16'hF0F0;
defparam \xtea_key[118]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N21
dffeas \xtea_key[118] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key[118]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[118]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[118] .is_wysiwyg = "true";
defparam \xtea_key[118] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneive_lcell_comb \xteablock_inst|subkey[0][22] (
// Equation(s):
// \xteablock_inst|subkey[0][22]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((\xteablock_inst|subkey[0][22]~combout ))) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (xtea_key[118]))

	.dataa(xtea_key[118]),
	.datab(\xteablock_inst|subkey[0][22]~combout ),
	.datac(gnd),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][22]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][22] .lut_mask = 16'hCCAA;
defparam \xteablock_inst|subkey[0][22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N1
dffeas \xtea_key[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[22]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[22] .is_wysiwyg = "true";
defparam \xtea_key[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N0
cycloneive_lcell_comb \xteablock_inst|subkey[3][22] (
// Equation(s):
// \xteablock_inst|subkey[3][22]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][22]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[22])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[3][22]~combout ),
	.datac(xtea_key[22]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][22]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][22] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[3][22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N28
cycloneive_lcell_comb \xteablock_inst|rand_key~110 (
// Equation(s):
// \xteablock_inst|rand_key~110_combout  = (\xteablock_inst|sum [1] & (((\xteablock_inst|subkey[3][22]~combout  & \xteablock_inst|sum [0])))) # (!\xteablock_inst|sum [1] & ((\xteablock_inst|subkey[0][22]~combout ) # ((\xteablock_inst|sum [0]))))

	.dataa(\xteablock_inst|subkey[0][22]~combout ),
	.datab(\xteablock_inst|subkey[3][22]~combout ),
	.datac(\xteablock_inst|sum [1]),
	.datad(\xteablock_inst|sum [0]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~110_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~110 .lut_mask = 16'hCF0A;
defparam \xteablock_inst|rand_key~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N18
cycloneive_lcell_comb \xteablock_inst|rand_key~111 (
// Equation(s):
// \xteablock_inst|rand_key~111_combout  = (\xteablock_inst|rand_key~65_combout  & ((\xteablock_inst|rand_key~110_combout  & (\xteablock_inst|subkey[1][22]~combout )) # (!\xteablock_inst|rand_key~110_combout  & ((\xteablock_inst|subkey[2][22]~combout ))))) # 
// (!\xteablock_inst|rand_key~65_combout  & (((\xteablock_inst|rand_key~110_combout ))))

	.dataa(\xteablock_inst|rand_key~65_combout ),
	.datab(\xteablock_inst|subkey[1][22]~combout ),
	.datac(\xteablock_inst|subkey[2][22]~combout ),
	.datad(\xteablock_inst|rand_key~110_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~111_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~111 .lut_mask = 16'hDDA0;
defparam \xteablock_inst|rand_key~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N24
cycloneive_lcell_comb \xteablock_inst|xtea_output[21] (
// Equation(s):
// \xteablock_inst|xtea_output [21] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [21])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [21])))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput1 [21]),
	.datac(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.datad(\xteablock_inst|xtea_output [21]),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [21]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[21] .lut_mask = 16'hCFC0;
defparam \xteablock_inst|xtea_output[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[21]~26 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[21]~26_combout  = (\serialblock_inst|serialreader_inst|temp_data [21] & (((!\serialblock_inst|serialreader_inst|c_state.read_mode~q ) # (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )) # 
// (!\serialblock_inst|reader_trigger~q )))

	.dataa(\serialblock_inst|reader_trigger~q ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [21]),
	.datac(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datad(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[21]~26_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[21]~26 .lut_mask = 16'h4CCC;
defparam \serialblock_inst|serialreader_inst|reader_data_out[21]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N10
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[21] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [21] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[21]~26_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [21]))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out [21]),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out[21]~26_combout ),
	.datac(\nreset~input_o ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [21]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[21] .lut_mask = 16'hC0A0;
defparam \serialblock_inst|serialreader_inst|reader_data_out[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N2
cycloneive_lcell_comb \Selector63~0 (
// Equation(s):
// \Selector63~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [21])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [21])))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\xteablock_inst|xtea_output [21]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [21]),
	.cin(gnd),
	.combout(\Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector63~0 .lut_mask = 16'hF3C0;
defparam \Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N3
dffeas \memory_write[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector63~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[21]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[21] .is_wysiwyg = "true";
defparam \memory_write[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N0
cycloneive_lcell_comb \sram_inst|ram~37 (
// Equation(s):
// \sram_inst|ram~37_combout  = (\nreset~input_o  & memory_write[21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\nreset~input_o ),
	.datad(memory_write[21]),
	.cin(gnd),
	.combout(\sram_inst|ram~37_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~37 .lut_mask = 16'hF000;
defparam \sram_inst|ram~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \sram_inst|ram[15][21]~feeder (
// Equation(s):
// \sram_inst|ram[15][21]~feeder_combout  = \sram_inst|ram~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][21]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N23
dffeas \sram_inst|ram[15][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][21] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N25
dffeas \sram_inst|ram[7][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][21] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \sram_inst|ram[11][21]~feeder (
// Equation(s):
// \sram_inst|ram[11][21]~feeder_combout  = \sram_inst|ram~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~37_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[11][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][21]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[11][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N25
dffeas \sram_inst|ram[11][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][21] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N13
dffeas \sram_inst|ram[3][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][21] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb \sram_inst|Mux42~7 (
// Equation(s):
// \sram_inst|Mux42~7_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[11][21]~q )) # (!memory_address[3] & ((\sram_inst|ram[3][21]~q )))))

	.dataa(\sram_inst|ram[11][21]~q ),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[3][21]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux42~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux42~7 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux42~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \sram_inst|Mux42~8 (
// Equation(s):
// \sram_inst|Mux42~8_combout  = (memory_address[2] & ((\sram_inst|Mux42~7_combout  & (\sram_inst|ram[15][21]~q )) # (!\sram_inst|Mux42~7_combout  & ((\sram_inst|ram[7][21]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux42~7_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[15][21]~q ),
	.datac(\sram_inst|ram[7][21]~q ),
	.datad(\sram_inst|Mux42~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux42~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux42~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux42~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N28
cycloneive_lcell_comb \sram_inst|ram[13][21]~feeder (
// Equation(s):
// \sram_inst|ram[13][21]~feeder_combout  = \sram_inst|ram~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[13][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][21]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[13][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N29
dffeas \sram_inst|ram[13][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][21] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N5
dffeas \sram_inst|ram[5][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][21] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N2
cycloneive_lcell_comb \sram_inst|ram[9][21]~feeder (
// Equation(s):
// \sram_inst|ram[9][21]~feeder_combout  = \sram_inst|ram~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~37_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[9][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][21]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[9][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N3
dffeas \sram_inst|ram[9][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][21] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N19
dffeas \sram_inst|ram[1][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][21] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N18
cycloneive_lcell_comb \sram_inst|Mux42~0 (
// Equation(s):
// \sram_inst|Mux42~0_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[9][21]~q )) # (!memory_address[3] & ((\sram_inst|ram[1][21]~q )))))

	.dataa(\sram_inst|ram[9][21]~q ),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[1][21]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux42~0 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N4
cycloneive_lcell_comb \sram_inst|Mux42~1 (
// Equation(s):
// \sram_inst|Mux42~1_combout  = (memory_address[2] & ((\sram_inst|Mux42~0_combout  & (\sram_inst|ram[13][21]~q )) # (!\sram_inst|Mux42~0_combout  & ((\sram_inst|ram[5][21]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux42~0_combout ))))

	.dataa(\sram_inst|ram[13][21]~q ),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[5][21]~q ),
	.datad(\sram_inst|Mux42~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux42~1 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N6
cycloneive_lcell_comb \sram_inst|ram[10][21]~feeder (
// Equation(s):
// \sram_inst|ram[10][21]~feeder_combout  = \sram_inst|ram~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][21]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N7
dffeas \sram_inst|ram[10][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][21] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N5
dffeas \sram_inst|ram[14][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][21] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \sram_inst|ram[6][21]~feeder (
// Equation(s):
// \sram_inst|ram[6][21]~feeder_combout  = \sram_inst|ram~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~37_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[6][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][21]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[6][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N27
dffeas \sram_inst|ram[6][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][21] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N23
dffeas \sram_inst|ram[2][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][21] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb \sram_inst|Mux42~2 (
// Equation(s):
// \sram_inst|Mux42~2_combout  = (memory_address[2] & ((\sram_inst|ram[6][21]~q ) # ((memory_address[3])))) # (!memory_address[2] & (((\sram_inst|ram[2][21]~q  & !memory_address[3]))))

	.dataa(\sram_inst|ram[6][21]~q ),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[2][21]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux42~2 .lut_mask = 16'hCCB8;
defparam \sram_inst|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N4
cycloneive_lcell_comb \sram_inst|Mux42~3 (
// Equation(s):
// \sram_inst|Mux42~3_combout  = (memory_address[3] & ((\sram_inst|Mux42~2_combout  & ((\sram_inst|ram[14][21]~q ))) # (!\sram_inst|Mux42~2_combout  & (\sram_inst|ram[10][21]~q )))) # (!memory_address[3] & (((\sram_inst|Mux42~2_combout ))))

	.dataa(\sram_inst|ram[10][21]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[14][21]~q ),
	.datad(\sram_inst|Mux42~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux42~3 .lut_mask = 16'hF388;
defparam \sram_inst|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N4
cycloneive_lcell_comb \sram_inst|ram[8][21]~feeder (
// Equation(s):
// \sram_inst|ram[8][21]~feeder_combout  = \sram_inst|ram~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[8][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][21]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[8][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N5
dffeas \sram_inst|ram[8][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][21] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N19
dffeas \sram_inst|ram[12][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][21] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N27
dffeas \sram_inst|ram[0][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][21] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N28
cycloneive_lcell_comb \sram_inst|ram[4][21]~feeder (
// Equation(s):
// \sram_inst|ram[4][21]~feeder_combout  = \sram_inst|ram~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~37_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[4][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][21]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[4][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N29
dffeas \sram_inst|ram[4][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][21] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N26
cycloneive_lcell_comb \sram_inst|Mux42~4 (
// Equation(s):
// \sram_inst|Mux42~4_combout  = (memory_address[3] & (memory_address[2])) # (!memory_address[3] & ((memory_address[2] & ((\sram_inst|ram[4][21]~q ))) # (!memory_address[2] & (\sram_inst|ram[0][21]~q ))))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[0][21]~q ),
	.datad(\sram_inst|ram[4][21]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux42~4 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
cycloneive_lcell_comb \sram_inst|Mux42~5 (
// Equation(s):
// \sram_inst|Mux42~5_combout  = (memory_address[3] & ((\sram_inst|Mux42~4_combout  & ((\sram_inst|ram[12][21]~q ))) # (!\sram_inst|Mux42~4_combout  & (\sram_inst|ram[8][21]~q )))) # (!memory_address[3] & (((\sram_inst|Mux42~4_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[8][21]~q ),
	.datac(\sram_inst|ram[12][21]~q ),
	.datad(\sram_inst|Mux42~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux42~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux42~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux42~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
cycloneive_lcell_comb \sram_inst|Mux42~6 (
// Equation(s):
// \sram_inst|Mux42~6_combout  = (memory_address[1] & ((\sram_inst|Mux42~3_combout ) # ((memory_address[0])))) # (!memory_address[1] & (((!memory_address[0] & \sram_inst|Mux42~5_combout ))))

	.dataa(\sram_inst|Mux42~3_combout ),
	.datab(memory_address[1]),
	.datac(memory_address[0]),
	.datad(\sram_inst|Mux42~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux42~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux42~6 .lut_mask = 16'hCBC8;
defparam \sram_inst|Mux42~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneive_lcell_comb \sram_inst|Mux42~9 (
// Equation(s):
// \sram_inst|Mux42~9_combout  = (memory_address[0] & ((\sram_inst|Mux42~6_combout  & (\sram_inst|Mux42~8_combout )) # (!\sram_inst|Mux42~6_combout  & ((\sram_inst|Mux42~1_combout ))))) # (!memory_address[0] & (((\sram_inst|Mux42~6_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|Mux42~8_combout ),
	.datac(\sram_inst|Mux42~1_combout ),
	.datad(\sram_inst|Mux42~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux42~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux42~9 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux42~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N29
dffeas \sram_inst|memory_read[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux42~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[21] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N31
dffeas \xtea_key[85] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[85]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[85] .is_wysiwyg = "true";
defparam \xtea_key[85] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N30
cycloneive_lcell_comb \xteablock_inst|subkey[1][21] (
// Equation(s):
// \xteablock_inst|subkey[1][21]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[1][21]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[85])))

	.dataa(\xteablock_inst|subkey[1][21]~combout ),
	.datab(gnd),
	.datac(xtea_key[85]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][21]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][21] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[1][21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N5
dffeas \xtea_key[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[21]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[21] .is_wysiwyg = "true";
defparam \xtea_key[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N4
cycloneive_lcell_comb \xteablock_inst|subkey[3][21] (
// Equation(s):
// \xteablock_inst|subkey[3][21]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][21]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[21])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[3][21]~combout ),
	.datac(xtea_key[21]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][21]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][21] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[3][21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N0
cycloneive_lcell_comb \xtea_key~27 (
// Equation(s):
// \xtea_key~27_combout  = \sram_inst|memory_read [53] $ (\Equal2~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|memory_read [53]),
	.datad(\Equal2~20_combout ),
	.cin(gnd),
	.combout(\xtea_key~27_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~27 .lut_mask = 16'h0FF0;
defparam \xtea_key~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N23
dffeas \xtea_key[117] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[117]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[117] .is_wysiwyg = "true";
defparam \xtea_key[117] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N22
cycloneive_lcell_comb \xteablock_inst|subkey[0][21] (
// Equation(s):
// \xteablock_inst|subkey[0][21]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[0][21]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[117])))

	.dataa(\xteablock_inst|subkey[0][21]~combout ),
	.datab(gnd),
	.datac(xtea_key[117]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][21]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][21] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[0][21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N1
dffeas \xtea_key[53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[53]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[53] .is_wysiwyg = "true";
defparam \xtea_key[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N30
cycloneive_lcell_comb \xteablock_inst|subkey[2][21] (
// Equation(s):
// \xteablock_inst|subkey[2][21]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][21]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[53])))

	.dataa(\xteablock_inst|subkey[2][21]~combout ),
	.datab(gnd),
	.datac(xtea_key[53]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][21]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][21] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[2][21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N24
cycloneive_lcell_comb \xteablock_inst|rand_key~108 (
// Equation(s):
// \xteablock_inst|rand_key~108_combout  = (\xteablock_inst|sum [1] & (((\xteablock_inst|subkey[2][21]~combout  & !\xteablock_inst|sum [0])))) # (!\xteablock_inst|sum [1] & ((\xteablock_inst|subkey[0][21]~combout ) # ((\xteablock_inst|sum [0]))))

	.dataa(\xteablock_inst|subkey[0][21]~combout ),
	.datab(\xteablock_inst|sum [1]),
	.datac(\xteablock_inst|subkey[2][21]~combout ),
	.datad(\xteablock_inst|sum [0]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~108_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~108 .lut_mask = 16'h33E2;
defparam \xteablock_inst|rand_key~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N14
cycloneive_lcell_comb \xteablock_inst|rand_key~109 (
// Equation(s):
// \xteablock_inst|rand_key~109_combout  = (\xteablock_inst|sum [0] & ((\xteablock_inst|rand_key~108_combout  & (\xteablock_inst|subkey[1][21]~combout )) # (!\xteablock_inst|rand_key~108_combout  & ((\xteablock_inst|subkey[3][21]~combout ))))) # 
// (!\xteablock_inst|sum [0] & (((\xteablock_inst|rand_key~108_combout ))))

	.dataa(\xteablock_inst|subkey[1][21]~combout ),
	.datab(\xteablock_inst|subkey[3][21]~combout ),
	.datac(\xteablock_inst|sum [0]),
	.datad(\xteablock_inst|rand_key~108_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~109_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~109 .lut_mask = 16'hAFC0;
defparam \xteablock_inst|rand_key~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N22
cycloneive_lcell_comb \xtea_key~25 (
// Equation(s):
// \xtea_key~25_combout  = \sram_inst|memory_read [52] $ (\Equal2~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|memory_read [52]),
	.datad(\Equal2~20_combout ),
	.cin(gnd),
	.combout(\xtea_key~25_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~25 .lut_mask = 16'h0FF0;
defparam \xtea_key~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N5
dffeas \xtea_key[52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[52]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[52] .is_wysiwyg = "true";
defparam \xtea_key[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N4
cycloneive_lcell_comb \xteablock_inst|subkey[2][20] (
// Equation(s):
// \xteablock_inst|subkey[2][20]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][20]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[52])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[2][20]~combout ),
	.datac(xtea_key[52]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][20]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][20] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[2][20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
cycloneive_lcell_comb \xtea_key~26 (
// Equation(s):
// \xtea_key~26_combout  = \sram_inst|memory_read [20] $ (\Equal2~20_combout )

	.dataa(\sram_inst|memory_read [20]),
	.datab(gnd),
	.datac(\Equal2~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_key~26_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~26 .lut_mask = 16'h5A5A;
defparam \xtea_key~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneive_lcell_comb \xtea_key[84]~feeder (
// Equation(s):
// \xtea_key[84]~feeder_combout  = \xtea_key~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_key~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_key[84]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key[84]~feeder .lut_mask = 16'hF0F0;
defparam \xtea_key[84]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N9
dffeas \xtea_key[84] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[84]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[84] .is_wysiwyg = "true";
defparam \xtea_key[84] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneive_lcell_comb \xteablock_inst|subkey[1][20] (
// Equation(s):
// \xteablock_inst|subkey[1][20]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((\xteablock_inst|subkey[1][20]~combout ))) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (xtea_key[84]))

	.dataa(xtea_key[84]),
	.datab(gnd),
	.datac(\xteablock_inst|subkey[1][20]~combout ),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][20]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][20] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|subkey[1][20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N31
dffeas \xtea_key[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[20]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[20] .is_wysiwyg = "true";
defparam \xtea_key[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneive_lcell_comb \xteablock_inst|subkey[3][20] (
// Equation(s):
// \xteablock_inst|subkey[3][20]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][20]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[20])))

	.dataa(\xteablock_inst|subkey[3][20]~combout ),
	.datab(gnd),
	.datac(xtea_key[20]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][20]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][20] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[3][20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N23
dffeas \xtea_key[116] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[116]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[116] .is_wysiwyg = "true";
defparam \xtea_key[116] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N20
cycloneive_lcell_comb \xteablock_inst|subkey[0][20] (
// Equation(s):
// \xteablock_inst|subkey[0][20]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((\xteablock_inst|subkey[0][20]~combout ))) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (xtea_key[116]))

	.dataa(gnd),
	.datab(xtea_key[116]),
	.datac(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.datad(\xteablock_inst|subkey[0][20]~combout ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][20]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][20] .lut_mask = 16'hFC0C;
defparam \xteablock_inst|subkey[0][20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N30
cycloneive_lcell_comb \xteablock_inst|rand_key~106 (
// Equation(s):
// \xteablock_inst|rand_key~106_combout  = (\xteablock_inst|sum [1] & (\xteablock_inst|subkey[3][20]~combout  & ((\xteablock_inst|sum [0])))) # (!\xteablock_inst|sum [1] & (((\xteablock_inst|subkey[0][20]~combout ) # (\xteablock_inst|sum [0]))))

	.dataa(\xteablock_inst|subkey[3][20]~combout ),
	.datab(\xteablock_inst|subkey[0][20]~combout ),
	.datac(\xteablock_inst|sum [1]),
	.datad(\xteablock_inst|sum [0]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~106_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~106 .lut_mask = 16'hAF0C;
defparam \xteablock_inst|rand_key~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N4
cycloneive_lcell_comb \xteablock_inst|rand_key~107 (
// Equation(s):
// \xteablock_inst|rand_key~107_combout  = (\xteablock_inst|rand_key~65_combout  & ((\xteablock_inst|rand_key~106_combout  & ((\xteablock_inst|subkey[1][20]~combout ))) # (!\xteablock_inst|rand_key~106_combout  & (\xteablock_inst|subkey[2][20]~combout )))) # 
// (!\xteablock_inst|rand_key~65_combout  & (((\xteablock_inst|rand_key~106_combout ))))

	.dataa(\xteablock_inst|subkey[2][20]~combout ),
	.datab(\xteablock_inst|subkey[1][20]~combout ),
	.datac(\xteablock_inst|rand_key~65_combout ),
	.datad(\xteablock_inst|rand_key~106_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~107_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~107 .lut_mask = 16'hCFA0;
defparam \xteablock_inst|rand_key~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N30
cycloneive_lcell_comb \xtea_key~23 (
// Equation(s):
// \xtea_key~23_combout  = \sram_inst|memory_read [19] $ (\Equal2~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|memory_read [19]),
	.datad(\Equal2~20_combout ),
	.cin(gnd),
	.combout(\xtea_key~23_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~23 .lut_mask = 16'h0FF0;
defparam \xtea_key~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N1
dffeas \xtea_key[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[19]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[19] .is_wysiwyg = "true";
defparam \xtea_key[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N0
cycloneive_lcell_comb \xteablock_inst|subkey[3][19] (
// Equation(s):
// \xteablock_inst|subkey[3][19]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][19]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[19])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[3][19]~combout ),
	.datac(xtea_key[19]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][19]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][19] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[3][19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N31
dffeas \xtea_key[83] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[83]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[83] .is_wysiwyg = "true";
defparam \xtea_key[83] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N26
cycloneive_lcell_comb \xteablock_inst|subkey[1][19] (
// Equation(s):
// \xteablock_inst|subkey[1][19]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[1][19]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[83])))

	.dataa(\xteablock_inst|subkey[1][19]~combout ),
	.datab(gnd),
	.datac(xtea_key[83]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][19]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][19] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[1][19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N8
cycloneive_lcell_comb \xtea_key~24 (
// Equation(s):
// \xtea_key~24_combout  = \sram_inst|memory_read [51] $ (\Equal2~20_combout )

	.dataa(gnd),
	.datab(\sram_inst|memory_read [51]),
	.datac(gnd),
	.datad(\Equal2~20_combout ),
	.cin(gnd),
	.combout(\xtea_key~24_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~24 .lut_mask = 16'h33CC;
defparam \xtea_key~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N3
dffeas \xtea_key[115] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[115]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[115] .is_wysiwyg = "true";
defparam \xtea_key[115] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N2
cycloneive_lcell_comb \xteablock_inst|subkey[0][19] (
// Equation(s):
// \xteablock_inst|subkey[0][19]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[0][19]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[115])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[0][19]~combout ),
	.datac(xtea_key[115]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][19]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][19] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[0][19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N9
dffeas \xtea_key[51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[51]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[51] .is_wysiwyg = "true";
defparam \xtea_key[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N18
cycloneive_lcell_comb \xteablock_inst|subkey[2][19] (
// Equation(s):
// \xteablock_inst|subkey[2][19]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][19]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[51])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[2][19]~combout ),
	.datac(xtea_key[51]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][19]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][19] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[2][19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N24
cycloneive_lcell_comb \xteablock_inst|rand_key~104 (
// Equation(s):
// \xteablock_inst|rand_key~104_combout  = (\xteablock_inst|sum [1] & (((\xteablock_inst|subkey[2][19]~combout  & !\xteablock_inst|sum [0])))) # (!\xteablock_inst|sum [1] & ((\xteablock_inst|subkey[0][19]~combout ) # ((\xteablock_inst|sum [0]))))

	.dataa(\xteablock_inst|subkey[0][19]~combout ),
	.datab(\xteablock_inst|subkey[2][19]~combout ),
	.datac(\xteablock_inst|sum [1]),
	.datad(\xteablock_inst|sum [0]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~104_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~104 .lut_mask = 16'h0FCA;
defparam \xteablock_inst|rand_key~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N14
cycloneive_lcell_comb \xteablock_inst|rand_key~105 (
// Equation(s):
// \xteablock_inst|rand_key~105_combout  = (\xteablock_inst|sum [0] & ((\xteablock_inst|rand_key~104_combout  & ((\xteablock_inst|subkey[1][19]~combout ))) # (!\xteablock_inst|rand_key~104_combout  & (\xteablock_inst|subkey[3][19]~combout )))) # 
// (!\xteablock_inst|sum [0] & (((\xteablock_inst|rand_key~104_combout ))))

	.dataa(\xteablock_inst|sum [0]),
	.datab(\xteablock_inst|subkey[3][19]~combout ),
	.datac(\xteablock_inst|subkey[1][19]~combout ),
	.datad(\xteablock_inst|rand_key~104_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~105_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~105 .lut_mask = 16'hF588;
defparam \xteablock_inst|rand_key~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N6
cycloneive_lcell_comb \xteablock_inst|Add3~38 (
// Equation(s):
// \xteablock_inst|Add3~38_combout  = (\xteablock_inst|sum [19] & ((\xteablock_inst|rand_key~105_combout  & (\xteablock_inst|Add3~37  & VCC)) # (!\xteablock_inst|rand_key~105_combout  & (!\xteablock_inst|Add3~37 )))) # (!\xteablock_inst|sum [19] & 
// ((\xteablock_inst|rand_key~105_combout  & (!\xteablock_inst|Add3~37 )) # (!\xteablock_inst|rand_key~105_combout  & ((\xteablock_inst|Add3~37 ) # (GND)))))
// \xteablock_inst|Add3~39  = CARRY((\xteablock_inst|sum [19] & (!\xteablock_inst|rand_key~105_combout  & !\xteablock_inst|Add3~37 )) # (!\xteablock_inst|sum [19] & ((!\xteablock_inst|Add3~37 ) # (!\xteablock_inst|rand_key~105_combout ))))

	.dataa(\xteablock_inst|sum [19]),
	.datab(\xteablock_inst|rand_key~105_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~37 ),
	.combout(\xteablock_inst|Add3~38_combout ),
	.cout(\xteablock_inst|Add3~39 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~38 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N8
cycloneive_lcell_comb \xteablock_inst|Add3~40 (
// Equation(s):
// \xteablock_inst|Add3~40_combout  = ((\xteablock_inst|sum [20] $ (\xteablock_inst|rand_key~107_combout  $ (!\xteablock_inst|Add3~39 )))) # (GND)
// \xteablock_inst|Add3~41  = CARRY((\xteablock_inst|sum [20] & ((\xteablock_inst|rand_key~107_combout ) # (!\xteablock_inst|Add3~39 ))) # (!\xteablock_inst|sum [20] & (\xteablock_inst|rand_key~107_combout  & !\xteablock_inst|Add3~39 )))

	.dataa(\xteablock_inst|sum [20]),
	.datab(\xteablock_inst|rand_key~107_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~39 ),
	.combout(\xteablock_inst|Add3~40_combout ),
	.cout(\xteablock_inst|Add3~41 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~40 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add3~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N10
cycloneive_lcell_comb \xteablock_inst|Add3~42 (
// Equation(s):
// \xteablock_inst|Add3~42_combout  = (\xteablock_inst|sum [21] & ((\xteablock_inst|rand_key~109_combout  & (\xteablock_inst|Add3~41  & VCC)) # (!\xteablock_inst|rand_key~109_combout  & (!\xteablock_inst|Add3~41 )))) # (!\xteablock_inst|sum [21] & 
// ((\xteablock_inst|rand_key~109_combout  & (!\xteablock_inst|Add3~41 )) # (!\xteablock_inst|rand_key~109_combout  & ((\xteablock_inst|Add3~41 ) # (GND)))))
// \xteablock_inst|Add3~43  = CARRY((\xteablock_inst|sum [21] & (!\xteablock_inst|rand_key~109_combout  & !\xteablock_inst|Add3~41 )) # (!\xteablock_inst|sum [21] & ((!\xteablock_inst|Add3~41 ) # (!\xteablock_inst|rand_key~109_combout ))))

	.dataa(\xteablock_inst|sum [21]),
	.datab(\xteablock_inst|rand_key~109_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~41 ),
	.combout(\xteablock_inst|Add3~42_combout ),
	.cout(\xteablock_inst|Add3~43 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~42 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add3~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N12
cycloneive_lcell_comb \xteablock_inst|Add3~44 (
// Equation(s):
// \xteablock_inst|Add3~44_combout  = ((\xteablock_inst|sum [22] $ (\xteablock_inst|rand_key~111_combout  $ (!\xteablock_inst|Add3~43 )))) # (GND)
// \xteablock_inst|Add3~45  = CARRY((\xteablock_inst|sum [22] & ((\xteablock_inst|rand_key~111_combout ) # (!\xteablock_inst|Add3~43 ))) # (!\xteablock_inst|sum [22] & (\xteablock_inst|rand_key~111_combout  & !\xteablock_inst|Add3~43 )))

	.dataa(\xteablock_inst|sum [22]),
	.datab(\xteablock_inst|rand_key~111_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~43 ),
	.combout(\xteablock_inst|Add3~44_combout ),
	.cout(\xteablock_inst|Add3~45 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~44 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add3~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N14
cycloneive_lcell_comb \xteablock_inst|Add3~46 (
// Equation(s):
// \xteablock_inst|Add3~46_combout  = (\xteablock_inst|rand_key~113_combout  & ((\xteablock_inst|sum [23] & (\xteablock_inst|Add3~45  & VCC)) # (!\xteablock_inst|sum [23] & (!\xteablock_inst|Add3~45 )))) # (!\xteablock_inst|rand_key~113_combout  & 
// ((\xteablock_inst|sum [23] & (!\xteablock_inst|Add3~45 )) # (!\xteablock_inst|sum [23] & ((\xteablock_inst|Add3~45 ) # (GND)))))
// \xteablock_inst|Add3~47  = CARRY((\xteablock_inst|rand_key~113_combout  & (!\xteablock_inst|sum [23] & !\xteablock_inst|Add3~45 )) # (!\xteablock_inst|rand_key~113_combout  & ((!\xteablock_inst|Add3~45 ) # (!\xteablock_inst|sum [23]))))

	.dataa(\xteablock_inst|rand_key~113_combout ),
	.datab(\xteablock_inst|sum [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~45 ),
	.combout(\xteablock_inst|Add3~46_combout ),
	.cout(\xteablock_inst|Add3~47 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~46 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add3~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneive_lcell_comb \xteablock_inst|Add1~94 (
// Equation(s):
// \xteablock_inst|Add1~94_combout  = \xtea_mode~q  $ (\xteablock_inst|Add2~46_combout  $ (\xteablock_inst|Add3~46_combout ))

	.dataa(gnd),
	.datab(\xtea_mode~q ),
	.datac(\xteablock_inst|Add2~46_combout ),
	.datad(\xteablock_inst|Add3~46_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~94_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~94 .lut_mask = 16'hC33C;
defparam \xteablock_inst|Add1~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
cycloneive_lcell_comb \xteablock_inst|Add1~15 (
// Equation(s):
// \xteablock_inst|Add1~15_combout  = ((\xteablock_inst|Add1~14_combout  $ (\xteablock_inst|subinput0 [3] $ (!\xteablock_inst|Add1~12 )))) # (GND)
// \xteablock_inst|Add1~16  = CARRY((\xteablock_inst|Add1~14_combout  & ((\xteablock_inst|subinput0 [3]) # (!\xteablock_inst|Add1~12 ))) # (!\xteablock_inst|Add1~14_combout  & (\xteablock_inst|subinput0 [3] & !\xteablock_inst|Add1~12 )))

	.dataa(\xteablock_inst|Add1~14_combout ),
	.datab(\xteablock_inst|subinput0 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~12 ),
	.combout(\xteablock_inst|Add1~15_combout ),
	.cout(\xteablock_inst|Add1~16 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~15 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
cycloneive_lcell_comb \xteablock_inst|Add1~19 (
// Equation(s):
// \xteablock_inst|Add1~19_combout  = (\xteablock_inst|subinput0 [4] & ((\xteablock_inst|Add1~18_combout  & (\xteablock_inst|Add1~16  & VCC)) # (!\xteablock_inst|Add1~18_combout  & (!\xteablock_inst|Add1~16 )))) # (!\xteablock_inst|subinput0 [4] & 
// ((\xteablock_inst|Add1~18_combout  & (!\xteablock_inst|Add1~16 )) # (!\xteablock_inst|Add1~18_combout  & ((\xteablock_inst|Add1~16 ) # (GND)))))
// \xteablock_inst|Add1~20  = CARRY((\xteablock_inst|subinput0 [4] & (!\xteablock_inst|Add1~18_combout  & !\xteablock_inst|Add1~16 )) # (!\xteablock_inst|subinput0 [4] & ((!\xteablock_inst|Add1~16 ) # (!\xteablock_inst|Add1~18_combout ))))

	.dataa(\xteablock_inst|subinput0 [4]),
	.datab(\xteablock_inst|Add1~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~16 ),
	.combout(\xteablock_inst|Add1~19_combout ),
	.cout(\xteablock_inst|Add1~20 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~19 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
cycloneive_lcell_comb \xteablock_inst|Add1~23 (
// Equation(s):
// \xteablock_inst|Add1~23_combout  = ((\xteablock_inst|Add1~22_combout  $ (\xteablock_inst|subinput0 [5] $ (!\xteablock_inst|Add1~20 )))) # (GND)
// \xteablock_inst|Add1~24  = CARRY((\xteablock_inst|Add1~22_combout  & ((\xteablock_inst|subinput0 [5]) # (!\xteablock_inst|Add1~20 ))) # (!\xteablock_inst|Add1~22_combout  & (\xteablock_inst|subinput0 [5] & !\xteablock_inst|Add1~20 )))

	.dataa(\xteablock_inst|Add1~22_combout ),
	.datab(\xteablock_inst|subinput0 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~20 ),
	.combout(\xteablock_inst|Add1~23_combout ),
	.cout(\xteablock_inst|Add1~24 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~23 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
cycloneive_lcell_comb \xteablock_inst|Add1~27 (
// Equation(s):
// \xteablock_inst|Add1~27_combout  = (\xteablock_inst|Add1~26_combout  & ((\xteablock_inst|subinput0 [6] & (\xteablock_inst|Add1~24  & VCC)) # (!\xteablock_inst|subinput0 [6] & (!\xteablock_inst|Add1~24 )))) # (!\xteablock_inst|Add1~26_combout  & 
// ((\xteablock_inst|subinput0 [6] & (!\xteablock_inst|Add1~24 )) # (!\xteablock_inst|subinput0 [6] & ((\xteablock_inst|Add1~24 ) # (GND)))))
// \xteablock_inst|Add1~28  = CARRY((\xteablock_inst|Add1~26_combout  & (!\xteablock_inst|subinput0 [6] & !\xteablock_inst|Add1~24 )) # (!\xteablock_inst|Add1~26_combout  & ((!\xteablock_inst|Add1~24 ) # (!\xteablock_inst|subinput0 [6]))))

	.dataa(\xteablock_inst|Add1~26_combout ),
	.datab(\xteablock_inst|subinput0 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~24 ),
	.combout(\xteablock_inst|Add1~27_combout ),
	.cout(\xteablock_inst|Add1~28 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~27 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N0
cycloneive_lcell_comb \xteablock_inst|Add1~31 (
// Equation(s):
// \xteablock_inst|Add1~31_combout  = ((\xteablock_inst|subinput0 [7] $ (\xteablock_inst|Add1~30_combout  $ (!\xteablock_inst|Add1~28 )))) # (GND)
// \xteablock_inst|Add1~32  = CARRY((\xteablock_inst|subinput0 [7] & ((\xteablock_inst|Add1~30_combout ) # (!\xteablock_inst|Add1~28 ))) # (!\xteablock_inst|subinput0 [7] & (\xteablock_inst|Add1~30_combout  & !\xteablock_inst|Add1~28 )))

	.dataa(\xteablock_inst|subinput0 [7]),
	.datab(\xteablock_inst|Add1~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~28 ),
	.combout(\xteablock_inst|Add1~31_combout ),
	.cout(\xteablock_inst|Add1~32 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~31 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N2
cycloneive_lcell_comb \xteablock_inst|Add1~35 (
// Equation(s):
// \xteablock_inst|Add1~35_combout  = (\xteablock_inst|Add1~34_combout  & ((\xteablock_inst|subinput0 [8] & (\xteablock_inst|Add1~32  & VCC)) # (!\xteablock_inst|subinput0 [8] & (!\xteablock_inst|Add1~32 )))) # (!\xteablock_inst|Add1~34_combout  & 
// ((\xteablock_inst|subinput0 [8] & (!\xteablock_inst|Add1~32 )) # (!\xteablock_inst|subinput0 [8] & ((\xteablock_inst|Add1~32 ) # (GND)))))
// \xteablock_inst|Add1~36  = CARRY((\xteablock_inst|Add1~34_combout  & (!\xteablock_inst|subinput0 [8] & !\xteablock_inst|Add1~32 )) # (!\xteablock_inst|Add1~34_combout  & ((!\xteablock_inst|Add1~32 ) # (!\xteablock_inst|subinput0 [8]))))

	.dataa(\xteablock_inst|Add1~34_combout ),
	.datab(\xteablock_inst|subinput0 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~32 ),
	.combout(\xteablock_inst|Add1~35_combout ),
	.cout(\xteablock_inst|Add1~36 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~35 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N4
cycloneive_lcell_comb \xteablock_inst|Add1~39 (
// Equation(s):
// \xteablock_inst|Add1~39_combout  = ((\xteablock_inst|Add1~38_combout  $ (\xteablock_inst|subinput0 [9] $ (!\xteablock_inst|Add1~36 )))) # (GND)
// \xteablock_inst|Add1~40  = CARRY((\xteablock_inst|Add1~38_combout  & ((\xteablock_inst|subinput0 [9]) # (!\xteablock_inst|Add1~36 ))) # (!\xteablock_inst|Add1~38_combout  & (\xteablock_inst|subinput0 [9] & !\xteablock_inst|Add1~36 )))

	.dataa(\xteablock_inst|Add1~38_combout ),
	.datab(\xteablock_inst|subinput0 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~36 ),
	.combout(\xteablock_inst|Add1~39_combout ),
	.cout(\xteablock_inst|Add1~40 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~39 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N6
cycloneive_lcell_comb \xteablock_inst|Add1~43 (
// Equation(s):
// \xteablock_inst|Add1~43_combout  = (\xteablock_inst|Add1~42_combout  & ((\xteablock_inst|subinput0 [10] & (\xteablock_inst|Add1~40  & VCC)) # (!\xteablock_inst|subinput0 [10] & (!\xteablock_inst|Add1~40 )))) # (!\xteablock_inst|Add1~42_combout  & 
// ((\xteablock_inst|subinput0 [10] & (!\xteablock_inst|Add1~40 )) # (!\xteablock_inst|subinput0 [10] & ((\xteablock_inst|Add1~40 ) # (GND)))))
// \xteablock_inst|Add1~44  = CARRY((\xteablock_inst|Add1~42_combout  & (!\xteablock_inst|subinput0 [10] & !\xteablock_inst|Add1~40 )) # (!\xteablock_inst|Add1~42_combout  & ((!\xteablock_inst|Add1~40 ) # (!\xteablock_inst|subinput0 [10]))))

	.dataa(\xteablock_inst|Add1~42_combout ),
	.datab(\xteablock_inst|subinput0 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~40 ),
	.combout(\xteablock_inst|Add1~43_combout ),
	.cout(\xteablock_inst|Add1~44 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~43 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add1~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N8
cycloneive_lcell_comb \xteablock_inst|Add1~47 (
// Equation(s):
// \xteablock_inst|Add1~47_combout  = ((\xteablock_inst|Add1~46_combout  $ (\xteablock_inst|subinput0 [11] $ (!\xteablock_inst|Add1~44 )))) # (GND)
// \xteablock_inst|Add1~48  = CARRY((\xteablock_inst|Add1~46_combout  & ((\xteablock_inst|subinput0 [11]) # (!\xteablock_inst|Add1~44 ))) # (!\xteablock_inst|Add1~46_combout  & (\xteablock_inst|subinput0 [11] & !\xteablock_inst|Add1~44 )))

	.dataa(\xteablock_inst|Add1~46_combout ),
	.datab(\xteablock_inst|subinput0 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~44 ),
	.combout(\xteablock_inst|Add1~47_combout ),
	.cout(\xteablock_inst|Add1~48 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~47 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N10
cycloneive_lcell_comb \xteablock_inst|Add1~51 (
// Equation(s):
// \xteablock_inst|Add1~51_combout  = (\xteablock_inst|subinput0 [12] & ((\xteablock_inst|Add1~50_combout  & (\xteablock_inst|Add1~48  & VCC)) # (!\xteablock_inst|Add1~50_combout  & (!\xteablock_inst|Add1~48 )))) # (!\xteablock_inst|subinput0 [12] & 
// ((\xteablock_inst|Add1~50_combout  & (!\xteablock_inst|Add1~48 )) # (!\xteablock_inst|Add1~50_combout  & ((\xteablock_inst|Add1~48 ) # (GND)))))
// \xteablock_inst|Add1~52  = CARRY((\xteablock_inst|subinput0 [12] & (!\xteablock_inst|Add1~50_combout  & !\xteablock_inst|Add1~48 )) # (!\xteablock_inst|subinput0 [12] & ((!\xteablock_inst|Add1~48 ) # (!\xteablock_inst|Add1~50_combout ))))

	.dataa(\xteablock_inst|subinput0 [12]),
	.datab(\xteablock_inst|Add1~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~48 ),
	.combout(\xteablock_inst|Add1~51_combout ),
	.cout(\xteablock_inst|Add1~52 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~51 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add1~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N12
cycloneive_lcell_comb \xteablock_inst|Add1~55 (
// Equation(s):
// \xteablock_inst|Add1~55_combout  = ((\xteablock_inst|subinput0 [13] $ (\xteablock_inst|Add1~54_combout  $ (!\xteablock_inst|Add1~52 )))) # (GND)
// \xteablock_inst|Add1~56  = CARRY((\xteablock_inst|subinput0 [13] & ((\xteablock_inst|Add1~54_combout ) # (!\xteablock_inst|Add1~52 ))) # (!\xteablock_inst|subinput0 [13] & (\xteablock_inst|Add1~54_combout  & !\xteablock_inst|Add1~52 )))

	.dataa(\xteablock_inst|subinput0 [13]),
	.datab(\xteablock_inst|Add1~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~52 ),
	.combout(\xteablock_inst|Add1~55_combout ),
	.cout(\xteablock_inst|Add1~56 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~55 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add1~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N14
cycloneive_lcell_comb \xteablock_inst|Add1~59 (
// Equation(s):
// \xteablock_inst|Add1~59_combout  = (\xteablock_inst|subinput0 [14] & ((\xteablock_inst|Add1~58_combout  & (\xteablock_inst|Add1~56  & VCC)) # (!\xteablock_inst|Add1~58_combout  & (!\xteablock_inst|Add1~56 )))) # (!\xteablock_inst|subinput0 [14] & 
// ((\xteablock_inst|Add1~58_combout  & (!\xteablock_inst|Add1~56 )) # (!\xteablock_inst|Add1~58_combout  & ((\xteablock_inst|Add1~56 ) # (GND)))))
// \xteablock_inst|Add1~60  = CARRY((\xteablock_inst|subinput0 [14] & (!\xteablock_inst|Add1~58_combout  & !\xteablock_inst|Add1~56 )) # (!\xteablock_inst|subinput0 [14] & ((!\xteablock_inst|Add1~56 ) # (!\xteablock_inst|Add1~58_combout ))))

	.dataa(\xteablock_inst|subinput0 [14]),
	.datab(\xteablock_inst|Add1~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~56 ),
	.combout(\xteablock_inst|Add1~59_combout ),
	.cout(\xteablock_inst|Add1~60 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~59 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add1~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N16
cycloneive_lcell_comb \xteablock_inst|Add1~63 (
// Equation(s):
// \xteablock_inst|Add1~63_combout  = ((\xteablock_inst|Add1~62_combout  $ (\xteablock_inst|subinput0 [15] $ (!\xteablock_inst|Add1~60 )))) # (GND)
// \xteablock_inst|Add1~64  = CARRY((\xteablock_inst|Add1~62_combout  & ((\xteablock_inst|subinput0 [15]) # (!\xteablock_inst|Add1~60 ))) # (!\xteablock_inst|Add1~62_combout  & (\xteablock_inst|subinput0 [15] & !\xteablock_inst|Add1~60 )))

	.dataa(\xteablock_inst|Add1~62_combout ),
	.datab(\xteablock_inst|subinput0 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~60 ),
	.combout(\xteablock_inst|Add1~63_combout ),
	.cout(\xteablock_inst|Add1~64 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~63 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add1~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N18
cycloneive_lcell_comb \xteablock_inst|Add1~67 (
// Equation(s):
// \xteablock_inst|Add1~67_combout  = (\xteablock_inst|subinput0 [16] & ((\xteablock_inst|Add1~66_combout  & (\xteablock_inst|Add1~64  & VCC)) # (!\xteablock_inst|Add1~66_combout  & (!\xteablock_inst|Add1~64 )))) # (!\xteablock_inst|subinput0 [16] & 
// ((\xteablock_inst|Add1~66_combout  & (!\xteablock_inst|Add1~64 )) # (!\xteablock_inst|Add1~66_combout  & ((\xteablock_inst|Add1~64 ) # (GND)))))
// \xteablock_inst|Add1~68  = CARRY((\xteablock_inst|subinput0 [16] & (!\xteablock_inst|Add1~66_combout  & !\xteablock_inst|Add1~64 )) # (!\xteablock_inst|subinput0 [16] & ((!\xteablock_inst|Add1~64 ) # (!\xteablock_inst|Add1~66_combout ))))

	.dataa(\xteablock_inst|subinput0 [16]),
	.datab(\xteablock_inst|Add1~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~64 ),
	.combout(\xteablock_inst|Add1~67_combout ),
	.cout(\xteablock_inst|Add1~68 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~67 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add1~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N20
cycloneive_lcell_comb \xteablock_inst|Add1~71 (
// Equation(s):
// \xteablock_inst|Add1~71_combout  = ((\xteablock_inst|subinput0 [17] $ (\xteablock_inst|Add1~70_combout  $ (!\xteablock_inst|Add1~68 )))) # (GND)
// \xteablock_inst|Add1~72  = CARRY((\xteablock_inst|subinput0 [17] & ((\xteablock_inst|Add1~70_combout ) # (!\xteablock_inst|Add1~68 ))) # (!\xteablock_inst|subinput0 [17] & (\xteablock_inst|Add1~70_combout  & !\xteablock_inst|Add1~68 )))

	.dataa(\xteablock_inst|subinput0 [17]),
	.datab(\xteablock_inst|Add1~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~68 ),
	.combout(\xteablock_inst|Add1~71_combout ),
	.cout(\xteablock_inst|Add1~72 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~71 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add1~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N22
cycloneive_lcell_comb \xteablock_inst|Add1~75 (
// Equation(s):
// \xteablock_inst|Add1~75_combout  = (\xteablock_inst|subinput0 [18] & ((\xteablock_inst|Add1~74_combout  & (\xteablock_inst|Add1~72  & VCC)) # (!\xteablock_inst|Add1~74_combout  & (!\xteablock_inst|Add1~72 )))) # (!\xteablock_inst|subinput0 [18] & 
// ((\xteablock_inst|Add1~74_combout  & (!\xteablock_inst|Add1~72 )) # (!\xteablock_inst|Add1~74_combout  & ((\xteablock_inst|Add1~72 ) # (GND)))))
// \xteablock_inst|Add1~76  = CARRY((\xteablock_inst|subinput0 [18] & (!\xteablock_inst|Add1~74_combout  & !\xteablock_inst|Add1~72 )) # (!\xteablock_inst|subinput0 [18] & ((!\xteablock_inst|Add1~72 ) # (!\xteablock_inst|Add1~74_combout ))))

	.dataa(\xteablock_inst|subinput0 [18]),
	.datab(\xteablock_inst|Add1~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~72 ),
	.combout(\xteablock_inst|Add1~75_combout ),
	.cout(\xteablock_inst|Add1~76 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~75 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add1~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N24
cycloneive_lcell_comb \xteablock_inst|Add1~79 (
// Equation(s):
// \xteablock_inst|Add1~79_combout  = ((\xteablock_inst|Add1~78_combout  $ (\xteablock_inst|subinput0 [19] $ (!\xteablock_inst|Add1~76 )))) # (GND)
// \xteablock_inst|Add1~80  = CARRY((\xteablock_inst|Add1~78_combout  & ((\xteablock_inst|subinput0 [19]) # (!\xteablock_inst|Add1~76 ))) # (!\xteablock_inst|Add1~78_combout  & (\xteablock_inst|subinput0 [19] & !\xteablock_inst|Add1~76 )))

	.dataa(\xteablock_inst|Add1~78_combout ),
	.datab(\xteablock_inst|subinput0 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~76 ),
	.combout(\xteablock_inst|Add1~79_combout ),
	.cout(\xteablock_inst|Add1~80 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~79 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add1~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N26
cycloneive_lcell_comb \xteablock_inst|Add1~83 (
// Equation(s):
// \xteablock_inst|Add1~83_combout  = (\xteablock_inst|Add1~82_combout  & ((\xteablock_inst|subinput0 [20] & (\xteablock_inst|Add1~80  & VCC)) # (!\xteablock_inst|subinput0 [20] & (!\xteablock_inst|Add1~80 )))) # (!\xteablock_inst|Add1~82_combout  & 
// ((\xteablock_inst|subinput0 [20] & (!\xteablock_inst|Add1~80 )) # (!\xteablock_inst|subinput0 [20] & ((\xteablock_inst|Add1~80 ) # (GND)))))
// \xteablock_inst|Add1~84  = CARRY((\xteablock_inst|Add1~82_combout  & (!\xteablock_inst|subinput0 [20] & !\xteablock_inst|Add1~80 )) # (!\xteablock_inst|Add1~82_combout  & ((!\xteablock_inst|Add1~80 ) # (!\xteablock_inst|subinput0 [20]))))

	.dataa(\xteablock_inst|Add1~82_combout ),
	.datab(\xteablock_inst|subinput0 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~80 ),
	.combout(\xteablock_inst|Add1~83_combout ),
	.cout(\xteablock_inst|Add1~84 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~83 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add1~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N28
cycloneive_lcell_comb \xteablock_inst|Add1~87 (
// Equation(s):
// \xteablock_inst|Add1~87_combout  = ((\xteablock_inst|subinput0 [21] $ (\xteablock_inst|Add1~86_combout  $ (!\xteablock_inst|Add1~84 )))) # (GND)
// \xteablock_inst|Add1~88  = CARRY((\xteablock_inst|subinput0 [21] & ((\xteablock_inst|Add1~86_combout ) # (!\xteablock_inst|Add1~84 ))) # (!\xteablock_inst|subinput0 [21] & (\xteablock_inst|Add1~86_combout  & !\xteablock_inst|Add1~84 )))

	.dataa(\xteablock_inst|subinput0 [21]),
	.datab(\xteablock_inst|Add1~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~84 ),
	.combout(\xteablock_inst|Add1~87_combout ),
	.cout(\xteablock_inst|Add1~88 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~87 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add1~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N30
cycloneive_lcell_comb \xteablock_inst|Add1~91 (
// Equation(s):
// \xteablock_inst|Add1~91_combout  = (\xteablock_inst|subinput0 [22] & ((\xteablock_inst|Add1~90_combout  & (\xteablock_inst|Add1~88  & VCC)) # (!\xteablock_inst|Add1~90_combout  & (!\xteablock_inst|Add1~88 )))) # (!\xteablock_inst|subinput0 [22] & 
// ((\xteablock_inst|Add1~90_combout  & (!\xteablock_inst|Add1~88 )) # (!\xteablock_inst|Add1~90_combout  & ((\xteablock_inst|Add1~88 ) # (GND)))))
// \xteablock_inst|Add1~92  = CARRY((\xteablock_inst|subinput0 [22] & (!\xteablock_inst|Add1~90_combout  & !\xteablock_inst|Add1~88 )) # (!\xteablock_inst|subinput0 [22] & ((!\xteablock_inst|Add1~88 ) # (!\xteablock_inst|Add1~90_combout ))))

	.dataa(\xteablock_inst|subinput0 [22]),
	.datab(\xteablock_inst|Add1~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~88 ),
	.combout(\xteablock_inst|Add1~91_combout ),
	.cout(\xteablock_inst|Add1~92 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~91 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add1~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
cycloneive_lcell_comb \xteablock_inst|Add1~95 (
// Equation(s):
// \xteablock_inst|Add1~95_combout  = ((\xteablock_inst|subinput0 [23] $ (\xteablock_inst|Add1~94_combout  $ (!\xteablock_inst|Add1~92 )))) # (GND)
// \xteablock_inst|Add1~96  = CARRY((\xteablock_inst|subinput0 [23] & ((\xteablock_inst|Add1~94_combout ) # (!\xteablock_inst|Add1~92 ))) # (!\xteablock_inst|subinput0 [23] & (\xteablock_inst|Add1~94_combout  & !\xteablock_inst|Add1~92 )))

	.dataa(\xteablock_inst|subinput0 [23]),
	.datab(\xteablock_inst|Add1~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~92 ),
	.combout(\xteablock_inst|Add1~95_combout ),
	.cout(\xteablock_inst|Add1~96 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~95 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add1~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N26
cycloneive_lcell_comb \xteablock_inst|Add1~97 (
// Equation(s):
// \xteablock_inst|Add1~97_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & ((\xteablock_inst|Add1~95_combout ))) # (!\xteablock_inst|xtea_cstate.change_v0~q  & (xtea_input[55]))

	.dataa(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datab(gnd),
	.datac(xtea_input[55]),
	.datad(\xteablock_inst|Add1~95_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~97_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~97 .lut_mask = 16'hFA50;
defparam \xteablock_inst|Add1~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
cycloneive_lcell_comb \xteablock_inst|subinput0[23] (
// Equation(s):
// \xteablock_inst|subinput0 [23] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|Add1~97_combout )) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [23])))

	.dataa(\xteablock_inst|Add1~97_combout ),
	.datab(gnd),
	.datac(\xteablock_inst|subinput0 [23]),
	.datad(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [23]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[23] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subinput0[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N6
cycloneive_lcell_comb \xteablock_inst|Add8~6 (
// Equation(s):
// \xteablock_inst|Add8~6_combout  = (\xteablock_inst|subinput0 [3] & ((\xteablock_inst|subinput0 [24] & (\xteablock_inst|Add8~5  & VCC)) # (!\xteablock_inst|subinput0 [24] & (!\xteablock_inst|Add8~5 )))) # (!\xteablock_inst|subinput0 [3] & 
// ((\xteablock_inst|subinput0 [24] & (!\xteablock_inst|Add8~5 )) # (!\xteablock_inst|subinput0 [24] & ((\xteablock_inst|Add8~5 ) # (GND)))))
// \xteablock_inst|Add8~7  = CARRY((\xteablock_inst|subinput0 [3] & (!\xteablock_inst|subinput0 [24] & !\xteablock_inst|Add8~5 )) # (!\xteablock_inst|subinput0 [3] & ((!\xteablock_inst|Add8~5 ) # (!\xteablock_inst|subinput0 [24]))))

	.dataa(\xteablock_inst|subinput0 [3]),
	.datab(\xteablock_inst|subinput0 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~5 ),
	.combout(\xteablock_inst|Add8~6_combout ),
	.cout(\xteablock_inst|Add8~7 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~6 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N8
cycloneive_lcell_comb \xteablock_inst|Add8~8 (
// Equation(s):
// \xteablock_inst|Add8~8_combout  = ((\xteablock_inst|subinput0 [23] $ (\xteablock_inst|subinput0 [4] $ (!\xteablock_inst|Add8~7 )))) # (GND)
// \xteablock_inst|Add8~9  = CARRY((\xteablock_inst|subinput0 [23] & ((\xteablock_inst|subinput0 [4]) # (!\xteablock_inst|Add8~7 ))) # (!\xteablock_inst|subinput0 [23] & (\xteablock_inst|subinput0 [4] & !\xteablock_inst|Add8~7 )))

	.dataa(\xteablock_inst|subinput0 [23]),
	.datab(\xteablock_inst|subinput0 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~7 ),
	.combout(\xteablock_inst|Add8~8_combout ),
	.cout(\xteablock_inst|Add8~9 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~8 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cycloneive_lcell_comb \xtea_key~4 (
// Equation(s):
// \xtea_key~4_combout  = \Equal2~20_combout  $ (\sram_inst|memory_read [36])

	.dataa(\Equal2~20_combout ),
	.datab(gnd),
	.datac(\sram_inst|memory_read [36]),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_key~4_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~4 .lut_mask = 16'h5A5A;
defparam \xtea_key~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N5
dffeas \xtea_key[36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[36]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[36] .is_wysiwyg = "true";
defparam \xtea_key[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cycloneive_lcell_comb \xteablock_inst|subkey[2][4] (
// Equation(s):
// \xteablock_inst|subkey[2][4]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][4]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[36])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[2][4]~combout ),
	.datac(xtea_key[36]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][4]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][4] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[2][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N2
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[4]~8 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[4]~8_combout  = (\serialblock_inst|serialreader_inst|reader_data_out[0]~3_combout  & ((\serialblock_inst|serialreader_inst|temp_data [4]))) # 
// (!\serialblock_inst|serialreader_inst|reader_data_out[0]~3_combout  & (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [4]))

	.dataa(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [4]),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|temp_data [4]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out[0]~3_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[4]~8 .lut_mask = 16'hF0AA;
defparam \serialblock_inst|serialreader_inst|reader_data_out[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[4] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [4] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out[4]~8_combout )) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out [4])))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out[4]~8_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [4]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [4]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[4] .lut_mask = 16'h8C80;
defparam \serialblock_inst|serialreader_inst|reader_data_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \xteablock_inst|xtea_output[4] (
// Equation(s):
// \xteablock_inst|xtea_output [4] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [4])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [4])))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput1 [4]),
	.datac(\xteablock_inst|xtea_output [4]),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [4]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[4] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|xtea_output[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneive_lcell_comb \Selector80~0 (
// Equation(s):
// \Selector80~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [4]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [4]))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [4]),
	.datad(\xteablock_inst|xtea_output [4]),
	.cin(gnd),
	.combout(\Selector80~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector80~0 .lut_mask = 16'hFC30;
defparam \Selector80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N1
dffeas \memory_write[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector80~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[4] .is_wysiwyg = "true";
defparam \memory_write[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N8
cycloneive_lcell_comb \sram_inst|ram~20 (
// Equation(s):
// \sram_inst|ram~20_combout  = (\nreset~input_o  & memory_write[4])

	.dataa(gnd),
	.datab(\nreset~input_o ),
	.datac(gnd),
	.datad(memory_write[4]),
	.cin(gnd),
	.combout(\sram_inst|ram~20_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~20 .lut_mask = 16'hCC00;
defparam \sram_inst|ram~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N12
cycloneive_lcell_comb \sram_inst|ram[15][4]~feeder (
// Equation(s):
// \sram_inst|ram[15][4]~feeder_combout  = \sram_inst|ram~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][4]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N13
dffeas \sram_inst|ram[15][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][4] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y19_N11
dffeas \sram_inst|ram[14][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][4] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N2
cycloneive_lcell_comb \sram_inst|ram[13][4]~feeder (
// Equation(s):
// \sram_inst|ram[13][4]~feeder_combout  = \sram_inst|ram~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~20_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[13][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][4]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[13][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N3
dffeas \sram_inst|ram[13][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][4] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y19_N29
dffeas \sram_inst|ram[12][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][4] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N28
cycloneive_lcell_comb \sram_inst|Mux59~7 (
// Equation(s):
// \sram_inst|Mux59~7_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[13][4]~q )) # (!memory_address[0] & ((\sram_inst|ram[12][4]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[13][4]~q ),
	.datac(\sram_inst|ram[12][4]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux59~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux59~7 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux59~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N10
cycloneive_lcell_comb \sram_inst|Mux59~8 (
// Equation(s):
// \sram_inst|Mux59~8_combout  = (memory_address[1] & ((\sram_inst|Mux59~7_combout  & (\sram_inst|ram[15][4]~q )) # (!\sram_inst|Mux59~7_combout  & ((\sram_inst|ram[14][4]~q ))))) # (!memory_address[1] & (((\sram_inst|Mux59~7_combout ))))

	.dataa(\sram_inst|ram[15][4]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[14][4]~q ),
	.datad(\sram_inst|Mux59~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux59~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux59~8 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux59~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N24
cycloneive_lcell_comb \sram_inst|ram[7][4]~feeder (
// Equation(s):
// \sram_inst|ram[7][4]~feeder_combout  = \sram_inst|ram~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[7][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][4]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[7][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N25
dffeas \sram_inst|ram[7][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][4] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N29
dffeas \sram_inst|ram[5][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][4] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N20
cycloneive_lcell_comb \sram_inst|ram[6][4]~feeder (
// Equation(s):
// \sram_inst|ram[6][4]~feeder_combout  = \sram_inst|ram~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~20_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][4]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N21
dffeas \sram_inst|ram[6][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][4] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N7
dffeas \sram_inst|ram[4][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][4] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
cycloneive_lcell_comb \sram_inst|Mux59~0 (
// Equation(s):
// \sram_inst|Mux59~0_combout  = (memory_address[1] & ((\sram_inst|ram[6][4]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[4][4]~q  & !memory_address[0]))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[6][4]~q ),
	.datac(\sram_inst|ram[4][4]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux59~0 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
cycloneive_lcell_comb \sram_inst|Mux59~1 (
// Equation(s):
// \sram_inst|Mux59~1_combout  = (memory_address[0] & ((\sram_inst|Mux59~0_combout  & (\sram_inst|ram[7][4]~q )) # (!\sram_inst|Mux59~0_combout  & ((\sram_inst|ram[5][4]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux59~0_combout ))))

	.dataa(\sram_inst|ram[7][4]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[5][4]~q ),
	.datad(\sram_inst|Mux59~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux59~1 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N1
dffeas \sram_inst|ram[8][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][4] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N8
cycloneive_lcell_comb \sram_inst|ram[9][4]~feeder (
// Equation(s):
// \sram_inst|ram[9][4]~feeder_combout  = \sram_inst|ram~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~20_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[9][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][4]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[9][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N9
dffeas \sram_inst|ram[9][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][4] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N0
cycloneive_lcell_comb \sram_inst|Mux59~2 (
// Equation(s):
// \sram_inst|Mux59~2_combout  = (memory_address[1] & (memory_address[0])) # (!memory_address[1] & ((memory_address[0] & ((\sram_inst|ram[9][4]~q ))) # (!memory_address[0] & (\sram_inst|ram[8][4]~q ))))

	.dataa(memory_address[1]),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[8][4]~q ),
	.datad(\sram_inst|ram[9][4]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux59~2 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N4
cycloneive_lcell_comb \sram_inst|ram[10][4]~feeder (
// Equation(s):
// \sram_inst|ram[10][4]~feeder_combout  = \sram_inst|ram~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][4]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N5
dffeas \sram_inst|ram[10][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][4] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N27
dffeas \sram_inst|ram[11][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][4] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N26
cycloneive_lcell_comb \sram_inst|Mux59~3 (
// Equation(s):
// \sram_inst|Mux59~3_combout  = (\sram_inst|Mux59~2_combout  & (((\sram_inst|ram[11][4]~q ) # (!memory_address[1])))) # (!\sram_inst|Mux59~2_combout  & (\sram_inst|ram[10][4]~q  & ((memory_address[1]))))

	.dataa(\sram_inst|Mux59~2_combout ),
	.datab(\sram_inst|ram[10][4]~q ),
	.datac(\sram_inst|ram[11][4]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux59~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux59~3 .lut_mask = 16'hE4AA;
defparam \sram_inst|Mux59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N4
cycloneive_lcell_comb \sram_inst|ram[1][4]~feeder (
// Equation(s):
// \sram_inst|ram[1][4]~feeder_combout  = \sram_inst|ram~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][4]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N5
dffeas \sram_inst|ram[1][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][4] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N3
dffeas \sram_inst|ram[3][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][4] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N28
cycloneive_lcell_comb \sram_inst|ram[2][4]~feeder (
// Equation(s):
// \sram_inst|ram[2][4]~feeder_combout  = \sram_inst|ram~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][4]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N29
dffeas \sram_inst|ram[2][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][4] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N23
dffeas \sram_inst|ram[0][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][4] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N22
cycloneive_lcell_comb \sram_inst|Mux59~4 (
// Equation(s):
// \sram_inst|Mux59~4_combout  = (memory_address[0] & (((memory_address[1])))) # (!memory_address[0] & ((memory_address[1] & (\sram_inst|ram[2][4]~q )) # (!memory_address[1] & ((\sram_inst|ram[0][4]~q )))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[2][4]~q ),
	.datac(\sram_inst|ram[0][4]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux59~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux59~4 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux59~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N2
cycloneive_lcell_comb \sram_inst|Mux59~5 (
// Equation(s):
// \sram_inst|Mux59~5_combout  = (memory_address[0] & ((\sram_inst|Mux59~4_combout  & ((\sram_inst|ram[3][4]~q ))) # (!\sram_inst|Mux59~4_combout  & (\sram_inst|ram[1][4]~q )))) # (!memory_address[0] & (((\sram_inst|Mux59~4_combout ))))

	.dataa(\sram_inst|ram[1][4]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[3][4]~q ),
	.datad(\sram_inst|Mux59~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux59~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux59~5 .lut_mask = 16'hF388;
defparam \sram_inst|Mux59~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N2
cycloneive_lcell_comb \sram_inst|Mux59~6 (
// Equation(s):
// \sram_inst|Mux59~6_combout  = (memory_address[3] & ((memory_address[2]) # ((\sram_inst|Mux59~3_combout )))) # (!memory_address[3] & (!memory_address[2] & ((\sram_inst|Mux59~5_combout ))))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|Mux59~3_combout ),
	.datad(\sram_inst|Mux59~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux59~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux59~6 .lut_mask = 16'hB9A8;
defparam \sram_inst|Mux59~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N28
cycloneive_lcell_comb \sram_inst|Mux59~9 (
// Equation(s):
// \sram_inst|Mux59~9_combout  = (memory_address[2] & ((\sram_inst|Mux59~6_combout  & (\sram_inst|Mux59~8_combout )) # (!\sram_inst|Mux59~6_combout  & ((\sram_inst|Mux59~1_combout ))))) # (!memory_address[2] & (((\sram_inst|Mux59~6_combout ))))

	.dataa(\sram_inst|Mux59~8_combout ),
	.datab(memory_address[2]),
	.datac(\sram_inst|Mux59~1_combout ),
	.datad(\sram_inst|Mux59~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux59~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux59~9 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux59~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N29
dffeas \sram_inst|memory_read[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux59~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[4] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N6
cycloneive_lcell_comb \xtea_key~5 (
// Equation(s):
// \xtea_key~5_combout  = \Equal2~20_combout  $ (\sram_inst|memory_read [4])

	.dataa(\Equal2~20_combout ),
	.datab(gnd),
	.datac(\sram_inst|memory_read [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_key~5_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~5 .lut_mask = 16'h5A5A;
defparam \xtea_key~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N7
dffeas \xtea_key[68] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[68]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[68] .is_wysiwyg = "true";
defparam \xtea_key[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneive_lcell_comb \xteablock_inst|subkey[1][4] (
// Equation(s):
// \xteablock_inst|subkey[1][4]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[1][4]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[68])))

	.dataa(\xteablock_inst|subkey[1][4]~combout ),
	.datab(gnd),
	.datac(xtea_key[68]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][4]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][4] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[1][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N13
dffeas \xtea_key[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[4]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[4] .is_wysiwyg = "true";
defparam \xtea_key[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneive_lcell_comb \xteablock_inst|subkey[3][4] (
// Equation(s):
// \xteablock_inst|subkey[3][4]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][4]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[4])))

	.dataa(\xteablock_inst|subkey[3][4]~combout ),
	.datab(gnd),
	.datac(xtea_key[4]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][4]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][4] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[3][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N19
dffeas \xtea_key[100] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[100]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[100] .is_wysiwyg = "true";
defparam \xtea_key[100] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneive_lcell_comb \xteablock_inst|subkey[0][4] (
// Equation(s):
// \xteablock_inst|subkey[0][4]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[0][4]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[100])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[0][4]~combout ),
	.datac(xtea_key[100]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][4]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][4] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[0][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N14
cycloneive_lcell_comb \xteablock_inst|rand_key~9 (
// Equation(s):
// \xteablock_inst|rand_key~9_combout  = (\xteablock_inst|sum [12] & (\xteablock_inst|subkey[3][4]~combout  & (\xteablock_inst|sum [11]))) # (!\xteablock_inst|sum [12] & (((\xteablock_inst|sum [11]) # (\xteablock_inst|subkey[0][4]~combout ))))

	.dataa(\xteablock_inst|sum [12]),
	.datab(\xteablock_inst|subkey[3][4]~combout ),
	.datac(\xteablock_inst|sum [11]),
	.datad(\xteablock_inst|subkey[0][4]~combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~9_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~9 .lut_mask = 16'hD5D0;
defparam \xteablock_inst|rand_key~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N12
cycloneive_lcell_comb \xteablock_inst|rand_key~10 (
// Equation(s):
// \xteablock_inst|rand_key~10_combout  = (\xteablock_inst|rand_key~9_combout  & (((\xteablock_inst|subkey[1][4]~combout ) # (!\xteablock_inst|rand_key~0_combout )))) # (!\xteablock_inst|rand_key~9_combout  & (\xteablock_inst|subkey[2][4]~combout  & 
// ((\xteablock_inst|rand_key~0_combout ))))

	.dataa(\xteablock_inst|subkey[2][4]~combout ),
	.datab(\xteablock_inst|subkey[1][4]~combout ),
	.datac(\xteablock_inst|rand_key~9_combout ),
	.datad(\xteablock_inst|rand_key~0_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~10_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~10 .lut_mask = 16'hCAF0;
defparam \xteablock_inst|rand_key~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N4
cycloneive_lcell_comb \xtea_key~3 (
// Equation(s):
// \xtea_key~3_combout  = \sram_inst|memory_read [3] $ (\Equal2~20_combout )

	.dataa(\sram_inst|memory_read [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Equal2~20_combout ),
	.cin(gnd),
	.combout(\xtea_key~3_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~3 .lut_mask = 16'h55AA;
defparam \xtea_key~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N7
dffeas \xtea_key[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[3]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[3] .is_wysiwyg = "true";
defparam \xtea_key[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N6
cycloneive_lcell_comb \xteablock_inst|subkey[3][3] (
// Equation(s):
// \xteablock_inst|subkey[3][3]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][3]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[3])))

	.dataa(\xteablock_inst|subkey[3][3]~combout ),
	.datab(gnd),
	.datac(xtea_key[3]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][3]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][3] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[3][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N15
dffeas \xtea_key[67] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[67]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[67] .is_wysiwyg = "true";
defparam \xtea_key[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N10
cycloneive_lcell_comb \xteablock_inst|subkey[1][3] (
// Equation(s):
// \xteablock_inst|subkey[1][3]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[1][3]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[67])))

	.dataa(\xteablock_inst|subkey[1][3]~combout ),
	.datab(gnd),
	.datac(xtea_key[67]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][3]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][3] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[1][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N23
dffeas \xtea_key[35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[35]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[35] .is_wysiwyg = "true";
defparam \xtea_key[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N22
cycloneive_lcell_comb \xteablock_inst|subkey[2][3] (
// Equation(s):
// \xteablock_inst|subkey[2][3]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][3]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[35])))

	.dataa(\xteablock_inst|subkey[2][3]~combout ),
	.datab(gnd),
	.datac(xtea_key[35]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][3]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][3] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[2][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N17
dffeas \xtea_key[99] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[99]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[99] .is_wysiwyg = "true";
defparam \xtea_key[99] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N16
cycloneive_lcell_comb \xteablock_inst|subkey[0][3] (
// Equation(s):
// \xteablock_inst|subkey[0][3]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[0][3]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[99])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[0][3]~combout ),
	.datac(xtea_key[99]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][3]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][3] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[0][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N18
cycloneive_lcell_comb \xteablock_inst|rand_key~7 (
// Equation(s):
// \xteablock_inst|rand_key~7_combout  = (\xteablock_inst|sum [11] & (((!\xteablock_inst|sum [12])))) # (!\xteablock_inst|sum [11] & ((\xteablock_inst|sum [12] & (\xteablock_inst|subkey[2][3]~combout )) # (!\xteablock_inst|sum [12] & 
// ((\xteablock_inst|subkey[0][3]~combout )))))

	.dataa(\xteablock_inst|subkey[2][3]~combout ),
	.datab(\xteablock_inst|subkey[0][3]~combout ),
	.datac(\xteablock_inst|sum [11]),
	.datad(\xteablock_inst|sum [12]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~7_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~7 .lut_mask = 16'h0AFC;
defparam \xteablock_inst|rand_key~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N24
cycloneive_lcell_comb \xteablock_inst|rand_key~8 (
// Equation(s):
// \xteablock_inst|rand_key~8_combout  = (\xteablock_inst|sum [11] & ((\xteablock_inst|rand_key~7_combout  & ((\xteablock_inst|subkey[1][3]~combout ))) # (!\xteablock_inst|rand_key~7_combout  & (\xteablock_inst|subkey[3][3]~combout )))) # 
// (!\xteablock_inst|sum [11] & (((\xteablock_inst|rand_key~7_combout ))))

	.dataa(\xteablock_inst|subkey[3][3]~combout ),
	.datab(\xteablock_inst|subkey[1][3]~combout ),
	.datac(\xteablock_inst|sum [11]),
	.datad(\xteablock_inst|rand_key~7_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~8_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~8 .lut_mask = 16'hCFA0;
defparam \xteablock_inst|rand_key~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N6
cycloneive_lcell_comb \xteablock_inst|Add9~6 (
// Equation(s):
// \xteablock_inst|Add9~6_combout  = (\xteablock_inst|sum [3] & ((\xteablock_inst|rand_key~8_combout  & (\xteablock_inst|Add9~5  & VCC)) # (!\xteablock_inst|rand_key~8_combout  & (!\xteablock_inst|Add9~5 )))) # (!\xteablock_inst|sum [3] & 
// ((\xteablock_inst|rand_key~8_combout  & (!\xteablock_inst|Add9~5 )) # (!\xteablock_inst|rand_key~8_combout  & ((\xteablock_inst|Add9~5 ) # (GND)))))
// \xteablock_inst|Add9~7  = CARRY((\xteablock_inst|sum [3] & (!\xteablock_inst|rand_key~8_combout  & !\xteablock_inst|Add9~5 )) # (!\xteablock_inst|sum [3] & ((!\xteablock_inst|Add9~5 ) # (!\xteablock_inst|rand_key~8_combout ))))

	.dataa(\xteablock_inst|sum [3]),
	.datab(\xteablock_inst|rand_key~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~5 ),
	.combout(\xteablock_inst|Add9~6_combout ),
	.cout(\xteablock_inst|Add9~7 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~6 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N8
cycloneive_lcell_comb \xteablock_inst|Add9~8 (
// Equation(s):
// \xteablock_inst|Add9~8_combout  = ((\xteablock_inst|rand_key~10_combout  $ (\xteablock_inst|sum [4] $ (!\xteablock_inst|Add9~7 )))) # (GND)
// \xteablock_inst|Add9~9  = CARRY((\xteablock_inst|rand_key~10_combout  & ((\xteablock_inst|sum [4]) # (!\xteablock_inst|Add9~7 ))) # (!\xteablock_inst|rand_key~10_combout  & (\xteablock_inst|sum [4] & !\xteablock_inst|Add9~7 )))

	.dataa(\xteablock_inst|rand_key~10_combout ),
	.datab(\xteablock_inst|sum [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~7 ),
	.combout(\xteablock_inst|Add9~8_combout ),
	.cout(\xteablock_inst|Add9~9 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~8 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
cycloneive_lcell_comb \xteablock_inst|Add7~18 (
// Equation(s):
// \xteablock_inst|Add7~18_combout  = \xteablock_inst|Add8~8_combout  $ (\xteablock_inst|Add9~8_combout  $ (\xtea_mode~q ))

	.dataa(\xteablock_inst|Add8~8_combout ),
	.datab(gnd),
	.datac(\xteablock_inst|Add9~8_combout ),
	.datad(\xtea_mode~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~18_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~18 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
cycloneive_lcell_comb \xteablock_inst|Add7~15 (
// Equation(s):
// \xteablock_inst|Add7~15_combout  = ((\xteablock_inst|Add7~14_combout  $ (\xteablock_inst|subinput1 [3] $ (!\xteablock_inst|Add7~12 )))) # (GND)
// \xteablock_inst|Add7~16  = CARRY((\xteablock_inst|Add7~14_combout  & ((\xteablock_inst|subinput1 [3]) # (!\xteablock_inst|Add7~12 ))) # (!\xteablock_inst|Add7~14_combout  & (\xteablock_inst|subinput1 [3] & !\xteablock_inst|Add7~12 )))

	.dataa(\xteablock_inst|Add7~14_combout ),
	.datab(\xteablock_inst|subinput1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~12 ),
	.combout(\xteablock_inst|Add7~15_combout ),
	.cout(\xteablock_inst|Add7~16 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~15 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add7~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
cycloneive_lcell_comb \xteablock_inst|Add7~19 (
// Equation(s):
// \xteablock_inst|Add7~19_combout  = (\xteablock_inst|subinput1 [4] & ((\xteablock_inst|Add7~18_combout  & (\xteablock_inst|Add7~16  & VCC)) # (!\xteablock_inst|Add7~18_combout  & (!\xteablock_inst|Add7~16 )))) # (!\xteablock_inst|subinput1 [4] & 
// ((\xteablock_inst|Add7~18_combout  & (!\xteablock_inst|Add7~16 )) # (!\xteablock_inst|Add7~18_combout  & ((\xteablock_inst|Add7~16 ) # (GND)))))
// \xteablock_inst|Add7~20  = CARRY((\xteablock_inst|subinput1 [4] & (!\xteablock_inst|Add7~18_combout  & !\xteablock_inst|Add7~16 )) # (!\xteablock_inst|subinput1 [4] & ((!\xteablock_inst|Add7~16 ) # (!\xteablock_inst|Add7~18_combout ))))

	.dataa(\xteablock_inst|subinput1 [4]),
	.datab(\xteablock_inst|Add7~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~16 ),
	.combout(\xteablock_inst|Add7~19_combout ),
	.cout(\xteablock_inst|Add7~20 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~19 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add7~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y13_N15
dffeas \xtea_input[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[4]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[4] .is_wysiwyg = "true";
defparam \xtea_input[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cycloneive_lcell_comb \xteablock_inst|Add7~21 (
// Equation(s):
// \xteablock_inst|Add7~21_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & (\xteablock_inst|Add7~19_combout )) # (!\xteablock_inst|xtea_cstate.change_v1~q  & ((xtea_input[4])))

	.dataa(gnd),
	.datab(\xteablock_inst|Add7~19_combout ),
	.datac(xtea_input[4]),
	.datad(\xteablock_inst|xtea_cstate.change_v1~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~21_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~21 .lut_mask = 16'hCCF0;
defparam \xteablock_inst|Add7~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N30
cycloneive_lcell_comb \xteablock_inst|subinput1[4] (
// Equation(s):
// \xteablock_inst|subinput1 [4] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|Add7~21_combout ))) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [4]))

	.dataa(\xteablock_inst|subinput1 [4]),
	.datab(gnd),
	.datac(\xteablock_inst|Add7~21_combout ),
	.datad(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [4]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[4] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|subinput1[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N16
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[24]~29 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[24]~29_combout  = (\serialblock_inst|serialreader_inst|temp_data [24] & (((!\serialblock_inst|serialreader_inst|error_out[0]~7_combout ) # (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )) # 
// (!\serialblock_inst|reader_trigger~q )))

	.dataa(\serialblock_inst|reader_trigger~q ),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datac(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datad(\serialblock_inst|serialreader_inst|temp_data [24]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[24]~29_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[24]~29 .lut_mask = 16'h7F00;
defparam \serialblock_inst|serialreader_inst|reader_data_out[24]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[24] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [24] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[24]~29_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [24]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [24]),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[24]~29_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [24]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[24] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \xteablock_inst|xtea_output[24] (
// Equation(s):
// \xteablock_inst|xtea_output [24] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|subinput1 [24]))) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|xtea_output [24]))

	.dataa(\xteablock_inst|xtea_output [24]),
	.datab(\xteablock_inst|subinput1 [24]),
	.datac(gnd),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [24]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[24] .lut_mask = 16'hCCAA;
defparam \xteablock_inst|xtea_output[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \Selector60~0 (
// Equation(s):
// \Selector60~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [24]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [24]))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [24]),
	.datad(\xteablock_inst|xtea_output [24]),
	.cin(gnd),
	.combout(\Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector60~0 .lut_mask = 16'hFA50;
defparam \Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N17
dffeas \memory_write[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector60~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[24]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[24] .is_wysiwyg = "true";
defparam \memory_write[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \sram_inst|ram~40 (
// Equation(s):
// \sram_inst|ram~40_combout  = (memory_write[24] & \nreset~input_o )

	.dataa(gnd),
	.datab(memory_write[24]),
	.datac(gnd),
	.datad(\nreset~input_o ),
	.cin(gnd),
	.combout(\sram_inst|ram~40_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~40 .lut_mask = 16'hCC00;
defparam \sram_inst|ram~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N11
dffeas \sram_inst|ram[4][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][24] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N0
cycloneive_lcell_comb \sram_inst|ram[6][24]~feeder (
// Equation(s):
// \sram_inst|ram[6][24]~feeder_combout  = \sram_inst|ram~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~40_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[6][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][24]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[6][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N1
dffeas \sram_inst|ram[6][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][24] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N10
cycloneive_lcell_comb \sram_inst|Mux39~0 (
// Equation(s):
// \sram_inst|Mux39~0_combout  = (memory_address[1] & ((memory_address[0]) # ((\sram_inst|ram[6][24]~q )))) # (!memory_address[1] & (!memory_address[0] & (\sram_inst|ram[4][24]~q )))

	.dataa(memory_address[1]),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[4][24]~q ),
	.datad(\sram_inst|ram[6][24]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux39~0 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
cycloneive_lcell_comb \sram_inst|ram[7][24]~feeder (
// Equation(s):
// \sram_inst|ram[7][24]~feeder_combout  = \sram_inst|ram~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~40_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[7][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][24]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[7][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N31
dffeas \sram_inst|ram[7][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][24] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N5
dffeas \sram_inst|ram[5][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][24] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N4
cycloneive_lcell_comb \sram_inst|Mux39~1 (
// Equation(s):
// \sram_inst|Mux39~1_combout  = (\sram_inst|Mux39~0_combout  & ((\sram_inst|ram[7][24]~q ) # ((!memory_address[0])))) # (!\sram_inst|Mux39~0_combout  & (((\sram_inst|ram[5][24]~q  & memory_address[0]))))

	.dataa(\sram_inst|Mux39~0_combout ),
	.datab(\sram_inst|ram[7][24]~q ),
	.datac(\sram_inst|ram[5][24]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux39~1 .lut_mask = 16'hD8AA;
defparam \sram_inst|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneive_lcell_comb \sram_inst|ram[15][24]~feeder (
// Equation(s):
// \sram_inst|ram[15][24]~feeder_combout  = \sram_inst|ram~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~40_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[15][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][24]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[15][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N21
dffeas \sram_inst|ram[15][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][24] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N25
dffeas \sram_inst|ram[14][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][24] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N31
dffeas \sram_inst|ram[12][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][24] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N12
cycloneive_lcell_comb \sram_inst|ram[13][24]~feeder (
// Equation(s):
// \sram_inst|ram[13][24]~feeder_combout  = \sram_inst|ram~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~40_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[13][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][24]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[13][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N13
dffeas \sram_inst|ram[13][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][24] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
cycloneive_lcell_comb \sram_inst|Mux39~7 (
// Equation(s):
// \sram_inst|Mux39~7_combout  = (memory_address[1] & (memory_address[0])) # (!memory_address[1] & ((memory_address[0] & ((\sram_inst|ram[13][24]~q ))) # (!memory_address[0] & (\sram_inst|ram[12][24]~q ))))

	.dataa(memory_address[1]),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[12][24]~q ),
	.datad(\sram_inst|ram[13][24]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux39~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux39~7 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux39~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N24
cycloneive_lcell_comb \sram_inst|Mux39~8 (
// Equation(s):
// \sram_inst|Mux39~8_combout  = (memory_address[1] & ((\sram_inst|Mux39~7_combout  & (\sram_inst|ram[15][24]~q )) # (!\sram_inst|Mux39~7_combout  & ((\sram_inst|ram[14][24]~q ))))) # (!memory_address[1] & (((\sram_inst|Mux39~7_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[15][24]~q ),
	.datac(\sram_inst|ram[14][24]~q ),
	.datad(\sram_inst|Mux39~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux39~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux39~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux39~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N12
cycloneive_lcell_comb \sram_inst|ram[1][24]~feeder (
// Equation(s):
// \sram_inst|ram[1][24]~feeder_combout  = \sram_inst|ram~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[1][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][24]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[1][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N13
dffeas \sram_inst|ram[1][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][24] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N27
dffeas \sram_inst|ram[3][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][24] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
cycloneive_lcell_comb \sram_inst|ram[2][24]~feeder (
// Equation(s):
// \sram_inst|ram[2][24]~feeder_combout  = \sram_inst|ram~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[2][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][24]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[2][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N25
dffeas \sram_inst|ram[2][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][24] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N27
dffeas \sram_inst|ram[0][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][24] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N26
cycloneive_lcell_comb \sram_inst|Mux39~4 (
// Equation(s):
// \sram_inst|Mux39~4_combout  = (memory_address[1] & ((\sram_inst|ram[2][24]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[0][24]~q  & !memory_address[0]))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[2][24]~q ),
	.datac(\sram_inst|ram[0][24]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux39~4 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N26
cycloneive_lcell_comb \sram_inst|Mux39~5 (
// Equation(s):
// \sram_inst|Mux39~5_combout  = (memory_address[0] & ((\sram_inst|Mux39~4_combout  & ((\sram_inst|ram[3][24]~q ))) # (!\sram_inst|Mux39~4_combout  & (\sram_inst|ram[1][24]~q )))) # (!memory_address[0] & (((\sram_inst|Mux39~4_combout ))))

	.dataa(\sram_inst|ram[1][24]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[3][24]~q ),
	.datad(\sram_inst|Mux39~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux39~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux39~5 .lut_mask = 16'hF388;
defparam \sram_inst|Mux39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N10
cycloneive_lcell_comb \sram_inst|ram[10][24]~feeder (
// Equation(s):
// \sram_inst|ram[10][24]~feeder_combout  = \sram_inst|ram~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][24]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N11
dffeas \sram_inst|ram[10][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][24] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N9
dffeas \sram_inst|ram[11][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][24] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N18
cycloneive_lcell_comb \sram_inst|ram[9][24]~feeder (
// Equation(s):
// \sram_inst|ram[9][24]~feeder_combout  = \sram_inst|ram~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~40_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[9][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][24]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[9][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N19
dffeas \sram_inst|ram[9][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][24] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N29
dffeas \sram_inst|ram[8][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][24] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N28
cycloneive_lcell_comb \sram_inst|Mux39~2 (
// Equation(s):
// \sram_inst|Mux39~2_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[9][24]~q )) # (!memory_address[0] & ((\sram_inst|ram[8][24]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[9][24]~q ),
	.datac(\sram_inst|ram[8][24]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux39~2 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N8
cycloneive_lcell_comb \sram_inst|Mux39~3 (
// Equation(s):
// \sram_inst|Mux39~3_combout  = (memory_address[1] & ((\sram_inst|Mux39~2_combout  & ((\sram_inst|ram[11][24]~q ))) # (!\sram_inst|Mux39~2_combout  & (\sram_inst|ram[10][24]~q )))) # (!memory_address[1] & (((\sram_inst|Mux39~2_combout ))))

	.dataa(\sram_inst|ram[10][24]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[11][24]~q ),
	.datad(\sram_inst|Mux39~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux39~3 .lut_mask = 16'hF388;
defparam \sram_inst|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N16
cycloneive_lcell_comb \sram_inst|Mux39~6 (
// Equation(s):
// \sram_inst|Mux39~6_combout  = (memory_address[2] & (memory_address[3])) # (!memory_address[2] & ((memory_address[3] & ((\sram_inst|Mux39~3_combout ))) # (!memory_address[3] & (\sram_inst|Mux39~5_combout ))))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|Mux39~5_combout ),
	.datad(\sram_inst|Mux39~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux39~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux39~6 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux39~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \sram_inst|Mux39~9 (
// Equation(s):
// \sram_inst|Mux39~9_combout  = (memory_address[2] & ((\sram_inst|Mux39~6_combout  & ((\sram_inst|Mux39~8_combout ))) # (!\sram_inst|Mux39~6_combout  & (\sram_inst|Mux39~1_combout )))) # (!memory_address[2] & (((\sram_inst|Mux39~6_combout ))))

	.dataa(\sram_inst|Mux39~1_combout ),
	.datab(memory_address[2]),
	.datac(\sram_inst|Mux39~8_combout ),
	.datad(\sram_inst|Mux39~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux39~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux39~9 .lut_mask = 16'hF388;
defparam \sram_inst|Mux39~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N23
dffeas \sram_inst|memory_read[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux39~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[24] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N1
dffeas \xtea_input[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[24]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[24] .is_wysiwyg = "true";
defparam \xtea_input[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N23
dffeas \xtea_key[88] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[88]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[88] .is_wysiwyg = "true";
defparam \xtea_key[88] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N22
cycloneive_lcell_comb \xteablock_inst|subkey[1][24] (
// Equation(s):
// \xteablock_inst|subkey[1][24]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[1][24]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[88])))

	.dataa(\xteablock_inst|subkey[1][24]~combout ),
	.datab(gnd),
	.datac(xtea_key[88]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][24]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][24] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[1][24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N9
dffeas \xtea_key[56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[56]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[56] .is_wysiwyg = "true";
defparam \xtea_key[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N8
cycloneive_lcell_comb \xteablock_inst|subkey[2][24] (
// Equation(s):
// \xteablock_inst|subkey[2][24]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][24]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[56])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[2][24]~combout ),
	.datac(xtea_key[56]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][24]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][24] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[2][24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N3
dffeas \xtea_key[120] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[120]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[120] .is_wysiwyg = "true";
defparam \xtea_key[120] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N2
cycloneive_lcell_comb \xteablock_inst|subkey[0][24] (
// Equation(s):
// \xteablock_inst|subkey[0][24]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[0][24]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[120])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[0][24]~combout ),
	.datac(xtea_key[120]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][24]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][24] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[0][24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N25
dffeas \xtea_key[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[24]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[24] .is_wysiwyg = "true";
defparam \xtea_key[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N24
cycloneive_lcell_comb \xteablock_inst|subkey[3][24] (
// Equation(s):
// \xteablock_inst|subkey[3][24]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][24]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[24])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[3][24]~combout ),
	.datac(xtea_key[24]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][24]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][24] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[3][24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N20
cycloneive_lcell_comb \xteablock_inst|rand_key~49 (
// Equation(s):
// \xteablock_inst|rand_key~49_combout  = (\xteablock_inst|sum [12] & (((\xteablock_inst|subkey[3][24]~combout  & \xteablock_inst|sum [11])))) # (!\xteablock_inst|sum [12] & ((\xteablock_inst|subkey[0][24]~combout ) # ((\xteablock_inst|sum [11]))))

	.dataa(\xteablock_inst|subkey[0][24]~combout ),
	.datab(\xteablock_inst|sum [12]),
	.datac(\xteablock_inst|subkey[3][24]~combout ),
	.datad(\xteablock_inst|sum [11]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~49_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~49 .lut_mask = 16'hF322;
defparam \xteablock_inst|rand_key~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N30
cycloneive_lcell_comb \xteablock_inst|rand_key~50 (
// Equation(s):
// \xteablock_inst|rand_key~50_combout  = (\xteablock_inst|rand_key~0_combout  & ((\xteablock_inst|rand_key~49_combout  & (\xteablock_inst|subkey[1][24]~combout )) # (!\xteablock_inst|rand_key~49_combout  & ((\xteablock_inst|subkey[2][24]~combout ))))) # 
// (!\xteablock_inst|rand_key~0_combout  & (((\xteablock_inst|rand_key~49_combout ))))

	.dataa(\xteablock_inst|subkey[1][24]~combout ),
	.datab(\xteablock_inst|subkey[2][24]~combout ),
	.datac(\xteablock_inst|rand_key~0_combout ),
	.datad(\xteablock_inst|rand_key~49_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~50_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~50 .lut_mask = 16'hAFC0;
defparam \xteablock_inst|rand_key~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N16
cycloneive_lcell_comb \xteablock_inst|rand_key~47 (
// Equation(s):
// \xteablock_inst|rand_key~47_combout  = (\xteablock_inst|sum [11] & (((!\xteablock_inst|sum [12])))) # (!\xteablock_inst|sum [11] & ((\xteablock_inst|sum [12] & ((\xteablock_inst|subkey[2][23]~combout ))) # (!\xteablock_inst|sum [12] & 
// (\xteablock_inst|subkey[0][23]~combout ))))

	.dataa(\xteablock_inst|subkey[0][23]~combout ),
	.datab(\xteablock_inst|subkey[2][23]~combout ),
	.datac(\xteablock_inst|sum [11]),
	.datad(\xteablock_inst|sum [12]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~47_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~47 .lut_mask = 16'h0CFA;
defparam \xteablock_inst|rand_key~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N6
cycloneive_lcell_comb \xteablock_inst|rand_key~48 (
// Equation(s):
// \xteablock_inst|rand_key~48_combout  = (\xteablock_inst|sum [11] & ((\xteablock_inst|rand_key~47_combout  & ((\xteablock_inst|subkey[1][23]~combout ))) # (!\xteablock_inst|rand_key~47_combout  & (\xteablock_inst|subkey[3][23]~combout )))) # 
// (!\xteablock_inst|sum [11] & (((\xteablock_inst|rand_key~47_combout ))))

	.dataa(\xteablock_inst|subkey[3][23]~combout ),
	.datab(\xteablock_inst|subkey[1][23]~combout ),
	.datac(\xteablock_inst|sum [11]),
	.datad(\xteablock_inst|rand_key~47_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~48_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~48 .lut_mask = 16'hCFA0;
defparam \xteablock_inst|rand_key~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N16
cycloneive_lcell_comb \xteablock_inst|rand_key~45 (
// Equation(s):
// \xteablock_inst|rand_key~45_combout  = (\xteablock_inst|sum [12] & (((\xteablock_inst|subkey[3][22]~combout  & \xteablock_inst|sum [11])))) # (!\xteablock_inst|sum [12] & ((\xteablock_inst|subkey[0][22]~combout ) # ((\xteablock_inst|sum [11]))))

	.dataa(\xteablock_inst|subkey[0][22]~combout ),
	.datab(\xteablock_inst|subkey[3][22]~combout ),
	.datac(\xteablock_inst|sum [12]),
	.datad(\xteablock_inst|sum [11]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~45_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~45 .lut_mask = 16'hCF0A;
defparam \xteablock_inst|rand_key~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N14
cycloneive_lcell_comb \xteablock_inst|rand_key~46 (
// Equation(s):
// \xteablock_inst|rand_key~46_combout  = (\xteablock_inst|rand_key~0_combout  & ((\xteablock_inst|rand_key~45_combout  & (\xteablock_inst|subkey[1][22]~combout )) # (!\xteablock_inst|rand_key~45_combout  & ((\xteablock_inst|subkey[2][22]~combout ))))) # 
// (!\xteablock_inst|rand_key~0_combout  & (((\xteablock_inst|rand_key~45_combout ))))

	.dataa(\xteablock_inst|rand_key~0_combout ),
	.datab(\xteablock_inst|subkey[1][22]~combout ),
	.datac(\xteablock_inst|subkey[2][22]~combout ),
	.datad(\xteablock_inst|rand_key~45_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~46_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~46 .lut_mask = 16'hDDA0;
defparam \xteablock_inst|rand_key~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N8
cycloneive_lcell_comb \xteablock_inst|rand_key~43 (
// Equation(s):
// \xteablock_inst|rand_key~43_combout  = (\xteablock_inst|sum [11] & (((!\xteablock_inst|sum [12])))) # (!\xteablock_inst|sum [11] & ((\xteablock_inst|sum [12] & ((\xteablock_inst|subkey[2][21]~combout ))) # (!\xteablock_inst|sum [12] & 
// (\xteablock_inst|subkey[0][21]~combout ))))

	.dataa(\xteablock_inst|subkey[0][21]~combout ),
	.datab(\xteablock_inst|sum [11]),
	.datac(\xteablock_inst|subkey[2][21]~combout ),
	.datad(\xteablock_inst|sum [12]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~43_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~43 .lut_mask = 16'h30EE;
defparam \xteablock_inst|rand_key~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N26
cycloneive_lcell_comb \xteablock_inst|rand_key~44 (
// Equation(s):
// \xteablock_inst|rand_key~44_combout  = (\xteablock_inst|rand_key~43_combout  & ((\xteablock_inst|subkey[1][21]~combout ) # ((!\xteablock_inst|sum [11])))) # (!\xteablock_inst|rand_key~43_combout  & (((\xteablock_inst|subkey[3][21]~combout  & 
// \xteablock_inst|sum [11]))))

	.dataa(\xteablock_inst|subkey[1][21]~combout ),
	.datab(\xteablock_inst|subkey[3][21]~combout ),
	.datac(\xteablock_inst|rand_key~43_combout ),
	.datad(\xteablock_inst|sum [11]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~44_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~44 .lut_mask = 16'hACF0;
defparam \xteablock_inst|rand_key~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N8
cycloneive_lcell_comb \xteablock_inst|rand_key~41 (
// Equation(s):
// \xteablock_inst|rand_key~41_combout  = (\xteablock_inst|sum [12] & (\xteablock_inst|subkey[3][20]~combout  & ((\xteablock_inst|sum [11])))) # (!\xteablock_inst|sum [12] & (((\xteablock_inst|subkey[0][20]~combout ) # (\xteablock_inst|sum [11]))))

	.dataa(\xteablock_inst|subkey[3][20]~combout ),
	.datab(\xteablock_inst|subkey[0][20]~combout ),
	.datac(\xteablock_inst|sum [12]),
	.datad(\xteablock_inst|sum [11]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~41_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~41 .lut_mask = 16'hAF0C;
defparam \xteablock_inst|rand_key~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N6
cycloneive_lcell_comb \xteablock_inst|rand_key~42 (
// Equation(s):
// \xteablock_inst|rand_key~42_combout  = (\xteablock_inst|rand_key~0_combout  & ((\xteablock_inst|rand_key~41_combout  & ((\xteablock_inst|subkey[1][20]~combout ))) # (!\xteablock_inst|rand_key~41_combout  & (\xteablock_inst|subkey[2][20]~combout )))) # 
// (!\xteablock_inst|rand_key~0_combout  & (((\xteablock_inst|rand_key~41_combout ))))

	.dataa(\xteablock_inst|rand_key~0_combout ),
	.datab(\xteablock_inst|subkey[2][20]~combout ),
	.datac(\xteablock_inst|rand_key~41_combout ),
	.datad(\xteablock_inst|subkey[1][20]~combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~42_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~42 .lut_mask = 16'hF858;
defparam \xteablock_inst|rand_key~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N4
cycloneive_lcell_comb \xteablock_inst|rand_key~39 (
// Equation(s):
// \xteablock_inst|rand_key~39_combout  = (\xteablock_inst|sum [12] & (\xteablock_inst|subkey[2][19]~combout  & ((!\xteablock_inst|sum [11])))) # (!\xteablock_inst|sum [12] & (((\xteablock_inst|subkey[0][19]~combout ) # (\xteablock_inst|sum [11]))))

	.dataa(\xteablock_inst|sum [12]),
	.datab(\xteablock_inst|subkey[2][19]~combout ),
	.datac(\xteablock_inst|subkey[0][19]~combout ),
	.datad(\xteablock_inst|sum [11]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~39_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~39 .lut_mask = 16'h55D8;
defparam \xteablock_inst|rand_key~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N6
cycloneive_lcell_comb \xteablock_inst|rand_key~40 (
// Equation(s):
// \xteablock_inst|rand_key~40_combout  = (\xteablock_inst|rand_key~39_combout  & ((\xteablock_inst|subkey[1][19]~combout ) # ((!\xteablock_inst|sum [11])))) # (!\xteablock_inst|rand_key~39_combout  & (((\xteablock_inst|subkey[3][19]~combout  & 
// \xteablock_inst|sum [11]))))

	.dataa(\xteablock_inst|subkey[1][19]~combout ),
	.datab(\xteablock_inst|subkey[3][19]~combout ),
	.datac(\xteablock_inst|rand_key~39_combout ),
	.datad(\xteablock_inst|sum [11]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~40_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~40 .lut_mask = 16'hACF0;
defparam \xteablock_inst|rand_key~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
cycloneive_lcell_comb \xteablock_inst|rand_key~37 (
// Equation(s):
// \xteablock_inst|rand_key~37_combout  = (\xteablock_inst|sum [12] & (\xteablock_inst|subkey[3][18]~combout  & (\xteablock_inst|sum [11]))) # (!\xteablock_inst|sum [12] & (((\xteablock_inst|sum [11]) # (\xteablock_inst|subkey[0][18]~combout ))))

	.dataa(\xteablock_inst|subkey[3][18]~combout ),
	.datab(\xteablock_inst|sum [12]),
	.datac(\xteablock_inst|sum [11]),
	.datad(\xteablock_inst|subkey[0][18]~combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~37_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~37 .lut_mask = 16'hB3B0;
defparam \xteablock_inst|rand_key~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N6
cycloneive_lcell_comb \xteablock_inst|rand_key~38 (
// Equation(s):
// \xteablock_inst|rand_key~38_combout  = (\xteablock_inst|rand_key~0_combout  & ((\xteablock_inst|rand_key~37_combout  & (\xteablock_inst|subkey[1][18]~combout )) # (!\xteablock_inst|rand_key~37_combout  & ((\xteablock_inst|subkey[2][18]~combout ))))) # 
// (!\xteablock_inst|rand_key~0_combout  & (((\xteablock_inst|rand_key~37_combout ))))

	.dataa(\xteablock_inst|subkey[1][18]~combout ),
	.datab(\xteablock_inst|subkey[2][18]~combout ),
	.datac(\xteablock_inst|rand_key~0_combout ),
	.datad(\xteablock_inst|rand_key~37_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~38_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~38 .lut_mask = 16'hAFC0;
defparam \xteablock_inst|rand_key~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N24
cycloneive_lcell_comb \xteablock_inst|rand_key~35 (
// Equation(s):
// \xteablock_inst|rand_key~35_combout  = (\xteablock_inst|sum [12] & (((\xteablock_inst|subkey[2][17]~combout  & !\xteablock_inst|sum [11])))) # (!\xteablock_inst|sum [12] & ((\xteablock_inst|subkey[0][17]~combout ) # ((\xteablock_inst|sum [11]))))

	.dataa(\xteablock_inst|sum [12]),
	.datab(\xteablock_inst|subkey[0][17]~combout ),
	.datac(\xteablock_inst|subkey[2][17]~combout ),
	.datad(\xteablock_inst|sum [11]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~35_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~35 .lut_mask = 16'h55E4;
defparam \xteablock_inst|rand_key~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N2
cycloneive_lcell_comb \xteablock_inst|rand_key~36 (
// Equation(s):
// \xteablock_inst|rand_key~36_combout  = (\xteablock_inst|sum [11] & ((\xteablock_inst|rand_key~35_combout  & ((\xteablock_inst|subkey[1][17]~combout ))) # (!\xteablock_inst|rand_key~35_combout  & (\xteablock_inst|subkey[3][17]~combout )))) # 
// (!\xteablock_inst|sum [11] & (((\xteablock_inst|rand_key~35_combout ))))

	.dataa(\xteablock_inst|subkey[3][17]~combout ),
	.datab(\xteablock_inst|sum [11]),
	.datac(\xteablock_inst|subkey[1][17]~combout ),
	.datad(\xteablock_inst|rand_key~35_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~36_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~36 .lut_mask = 16'hF388;
defparam \xteablock_inst|rand_key~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N0
cycloneive_lcell_comb \xteablock_inst|Add9~32 (
// Equation(s):
// \xteablock_inst|Add9~32_combout  = ((\xteablock_inst|sum [16] $ (\xteablock_inst|rand_key~34_combout  $ (!\xteablock_inst|Add9~31 )))) # (GND)
// \xteablock_inst|Add9~33  = CARRY((\xteablock_inst|sum [16] & ((\xteablock_inst|rand_key~34_combout ) # (!\xteablock_inst|Add9~31 ))) # (!\xteablock_inst|sum [16] & (\xteablock_inst|rand_key~34_combout  & !\xteablock_inst|Add9~31 )))

	.dataa(\xteablock_inst|sum [16]),
	.datab(\xteablock_inst|rand_key~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~31 ),
	.combout(\xteablock_inst|Add9~32_combout ),
	.cout(\xteablock_inst|Add9~33 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~32 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add9~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N2
cycloneive_lcell_comb \xteablock_inst|Add9~34 (
// Equation(s):
// \xteablock_inst|Add9~34_combout  = (\xteablock_inst|rand_key~36_combout  & ((\xteablock_inst|sum [17] & (\xteablock_inst|Add9~33  & VCC)) # (!\xteablock_inst|sum [17] & (!\xteablock_inst|Add9~33 )))) # (!\xteablock_inst|rand_key~36_combout  & 
// ((\xteablock_inst|sum [17] & (!\xteablock_inst|Add9~33 )) # (!\xteablock_inst|sum [17] & ((\xteablock_inst|Add9~33 ) # (GND)))))
// \xteablock_inst|Add9~35  = CARRY((\xteablock_inst|rand_key~36_combout  & (!\xteablock_inst|sum [17] & !\xteablock_inst|Add9~33 )) # (!\xteablock_inst|rand_key~36_combout  & ((!\xteablock_inst|Add9~33 ) # (!\xteablock_inst|sum [17]))))

	.dataa(\xteablock_inst|rand_key~36_combout ),
	.datab(\xteablock_inst|sum [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~33 ),
	.combout(\xteablock_inst|Add9~34_combout ),
	.cout(\xteablock_inst|Add9~35 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~34 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add9~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N4
cycloneive_lcell_comb \xteablock_inst|Add9~36 (
// Equation(s):
// \xteablock_inst|Add9~36_combout  = ((\xteablock_inst|rand_key~38_combout  $ (\xteablock_inst|sum [18] $ (!\xteablock_inst|Add9~35 )))) # (GND)
// \xteablock_inst|Add9~37  = CARRY((\xteablock_inst|rand_key~38_combout  & ((\xteablock_inst|sum [18]) # (!\xteablock_inst|Add9~35 ))) # (!\xteablock_inst|rand_key~38_combout  & (\xteablock_inst|sum [18] & !\xteablock_inst|Add9~35 )))

	.dataa(\xteablock_inst|rand_key~38_combout ),
	.datab(\xteablock_inst|sum [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~35 ),
	.combout(\xteablock_inst|Add9~36_combout ),
	.cout(\xteablock_inst|Add9~37 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~36 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add9~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N6
cycloneive_lcell_comb \xteablock_inst|Add9~38 (
// Equation(s):
// \xteablock_inst|Add9~38_combout  = (\xteablock_inst|rand_key~40_combout  & ((\xteablock_inst|sum [19] & (\xteablock_inst|Add9~37  & VCC)) # (!\xteablock_inst|sum [19] & (!\xteablock_inst|Add9~37 )))) # (!\xteablock_inst|rand_key~40_combout  & 
// ((\xteablock_inst|sum [19] & (!\xteablock_inst|Add9~37 )) # (!\xteablock_inst|sum [19] & ((\xteablock_inst|Add9~37 ) # (GND)))))
// \xteablock_inst|Add9~39  = CARRY((\xteablock_inst|rand_key~40_combout  & (!\xteablock_inst|sum [19] & !\xteablock_inst|Add9~37 )) # (!\xteablock_inst|rand_key~40_combout  & ((!\xteablock_inst|Add9~37 ) # (!\xteablock_inst|sum [19]))))

	.dataa(\xteablock_inst|rand_key~40_combout ),
	.datab(\xteablock_inst|sum [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~37 ),
	.combout(\xteablock_inst|Add9~38_combout ),
	.cout(\xteablock_inst|Add9~39 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~38 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add9~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N8
cycloneive_lcell_comb \xteablock_inst|Add9~40 (
// Equation(s):
// \xteablock_inst|Add9~40_combout  = ((\xteablock_inst|rand_key~42_combout  $ (\xteablock_inst|sum [20] $ (!\xteablock_inst|Add9~39 )))) # (GND)
// \xteablock_inst|Add9~41  = CARRY((\xteablock_inst|rand_key~42_combout  & ((\xteablock_inst|sum [20]) # (!\xteablock_inst|Add9~39 ))) # (!\xteablock_inst|rand_key~42_combout  & (\xteablock_inst|sum [20] & !\xteablock_inst|Add9~39 )))

	.dataa(\xteablock_inst|rand_key~42_combout ),
	.datab(\xteablock_inst|sum [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~39 ),
	.combout(\xteablock_inst|Add9~40_combout ),
	.cout(\xteablock_inst|Add9~41 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~40 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add9~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N10
cycloneive_lcell_comb \xteablock_inst|Add9~42 (
// Equation(s):
// \xteablock_inst|Add9~42_combout  = (\xteablock_inst|rand_key~44_combout  & ((\xteablock_inst|sum [21] & (\xteablock_inst|Add9~41  & VCC)) # (!\xteablock_inst|sum [21] & (!\xteablock_inst|Add9~41 )))) # (!\xteablock_inst|rand_key~44_combout  & 
// ((\xteablock_inst|sum [21] & (!\xteablock_inst|Add9~41 )) # (!\xteablock_inst|sum [21] & ((\xteablock_inst|Add9~41 ) # (GND)))))
// \xteablock_inst|Add9~43  = CARRY((\xteablock_inst|rand_key~44_combout  & (!\xteablock_inst|sum [21] & !\xteablock_inst|Add9~41 )) # (!\xteablock_inst|rand_key~44_combout  & ((!\xteablock_inst|Add9~41 ) # (!\xteablock_inst|sum [21]))))

	.dataa(\xteablock_inst|rand_key~44_combout ),
	.datab(\xteablock_inst|sum [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~41 ),
	.combout(\xteablock_inst|Add9~42_combout ),
	.cout(\xteablock_inst|Add9~43 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~42 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add9~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N12
cycloneive_lcell_comb \xteablock_inst|Add9~44 (
// Equation(s):
// \xteablock_inst|Add9~44_combout  = ((\xteablock_inst|rand_key~46_combout  $ (\xteablock_inst|sum [22] $ (!\xteablock_inst|Add9~43 )))) # (GND)
// \xteablock_inst|Add9~45  = CARRY((\xteablock_inst|rand_key~46_combout  & ((\xteablock_inst|sum [22]) # (!\xteablock_inst|Add9~43 ))) # (!\xteablock_inst|rand_key~46_combout  & (\xteablock_inst|sum [22] & !\xteablock_inst|Add9~43 )))

	.dataa(\xteablock_inst|rand_key~46_combout ),
	.datab(\xteablock_inst|sum [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~43 ),
	.combout(\xteablock_inst|Add9~44_combout ),
	.cout(\xteablock_inst|Add9~45 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~44 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add9~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N14
cycloneive_lcell_comb \xteablock_inst|Add9~46 (
// Equation(s):
// \xteablock_inst|Add9~46_combout  = (\xteablock_inst|sum [23] & ((\xteablock_inst|rand_key~48_combout  & (\xteablock_inst|Add9~45  & VCC)) # (!\xteablock_inst|rand_key~48_combout  & (!\xteablock_inst|Add9~45 )))) # (!\xteablock_inst|sum [23] & 
// ((\xteablock_inst|rand_key~48_combout  & (!\xteablock_inst|Add9~45 )) # (!\xteablock_inst|rand_key~48_combout  & ((\xteablock_inst|Add9~45 ) # (GND)))))
// \xteablock_inst|Add9~47  = CARRY((\xteablock_inst|sum [23] & (!\xteablock_inst|rand_key~48_combout  & !\xteablock_inst|Add9~45 )) # (!\xteablock_inst|sum [23] & ((!\xteablock_inst|Add9~45 ) # (!\xteablock_inst|rand_key~48_combout ))))

	.dataa(\xteablock_inst|sum [23]),
	.datab(\xteablock_inst|rand_key~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~45 ),
	.combout(\xteablock_inst|Add9~46_combout ),
	.cout(\xteablock_inst|Add9~47 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~46 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add9~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N16
cycloneive_lcell_comb \xteablock_inst|Add9~48 (
// Equation(s):
// \xteablock_inst|Add9~48_combout  = ((\xteablock_inst|rand_key~50_combout  $ (\xteablock_inst|sum [24] $ (!\xteablock_inst|Add9~47 )))) # (GND)
// \xteablock_inst|Add9~49  = CARRY((\xteablock_inst|rand_key~50_combout  & ((\xteablock_inst|sum [24]) # (!\xteablock_inst|Add9~47 ))) # (!\xteablock_inst|rand_key~50_combout  & (\xteablock_inst|sum [24] & !\xteablock_inst|Add9~47 )))

	.dataa(\xteablock_inst|rand_key~50_combout ),
	.datab(\xteablock_inst|sum [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~47 ),
	.combout(\xteablock_inst|Add9~48_combout ),
	.cout(\xteablock_inst|Add9~49 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~48 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add9~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \xteablock_inst|res_v~19 (
// Equation(s):
// \xteablock_inst|res_v~19_combout  = \xteablock_inst|subinput0 [12] $ (\xteablock_inst|subinput0 [3])

	.dataa(gnd),
	.datab(\xteablock_inst|subinput0 [12]),
	.datac(\xteablock_inst|subinput0 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~19_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~19 .lut_mask = 16'h3C3C;
defparam \xteablock_inst|res_v~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cycloneive_lcell_comb \xteablock_inst|res_v~17 (
// Equation(s):
// \xteablock_inst|res_v~17_combout  = \xteablock_inst|subinput0 [14] $ (\xteablock_inst|subinput0 [5])

	.dataa(\xteablock_inst|subinput0 [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\xteablock_inst|subinput0 [5]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~17_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~17 .lut_mask = 16'h55AA;
defparam \xteablock_inst|res_v~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N10
cycloneive_lcell_comb \xteablock_inst|res_v~16 (
// Equation(s):
// \xteablock_inst|res_v~16_combout  = \xteablock_inst|subinput0 [15] $ (\xteablock_inst|subinput0 [6])

	.dataa(\xteablock_inst|subinput0 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\xteablock_inst|subinput0 [6]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~16_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~16 .lut_mask = 16'h55AA;
defparam \xteablock_inst|res_v~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N22
cycloneive_lcell_comb \xteablock_inst|res_v~15 (
// Equation(s):
// \xteablock_inst|res_v~15_combout  = \xteablock_inst|subinput0 [16] $ (\xteablock_inst|subinput0 [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|subinput0 [16]),
	.datad(\xteablock_inst|subinput0 [7]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~15_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~15 .lut_mask = 16'h0FF0;
defparam \xteablock_inst|res_v~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \xteablock_inst|res_v~12 (
// Equation(s):
// \xteablock_inst|res_v~12_combout  = \xteablock_inst|subinput0 [19] $ (\xteablock_inst|subinput0 [10])

	.dataa(gnd),
	.datab(\xteablock_inst|subinput0 [19]),
	.datac(gnd),
	.datad(\xteablock_inst|subinput0 [10]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~12_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~12 .lut_mask = 16'h33CC;
defparam \xteablock_inst|res_v~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneive_lcell_comb \xteablock_inst|res_v~11 (
// Equation(s):
// \xteablock_inst|res_v~11_combout  = \xteablock_inst|subinput0 [11] $ (\xteablock_inst|subinput0 [20])

	.dataa(gnd),
	.datab(\xteablock_inst|subinput0 [11]),
	.datac(gnd),
	.datad(\xteablock_inst|subinput0 [20]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~11_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~11 .lut_mask = 16'h33CC;
defparam \xteablock_inst|res_v~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \xteablock_inst|res_v~10 (
// Equation(s):
// \xteablock_inst|res_v~10_combout  = \xteablock_inst|subinput0 [12] $ (\xteablock_inst|subinput0 [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|subinput0 [12]),
	.datad(\xteablock_inst|subinput0 [21]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~10_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~10 .lut_mask = 16'h0FF0;
defparam \xteablock_inst|res_v~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N18
cycloneive_lcell_comb \xteablock_inst|res_v~9 (
// Equation(s):
// \xteablock_inst|res_v~9_combout  = \xteablock_inst|subinput0 [22] $ (\xteablock_inst|subinput0 [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|subinput0 [22]),
	.datad(\xteablock_inst|subinput0 [13]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~9_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~9 .lut_mask = 16'h0FF0;
defparam \xteablock_inst|res_v~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneive_lcell_comb \xteablock_inst|res_v~8 (
// Equation(s):
// \xteablock_inst|res_v~8_combout  = \xteablock_inst|subinput0 [14] $ (\xteablock_inst|subinput0 [23])

	.dataa(\xteablock_inst|subinput0 [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\xteablock_inst|subinput0 [23]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~8_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~8 .lut_mask = 16'h55AA;
defparam \xteablock_inst|res_v~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N24
cycloneive_lcell_comb \xteablock_inst|Add8~24 (
// Equation(s):
// \xteablock_inst|Add8~24_combout  = ((\xteablock_inst|res_v~7_combout  $ (\xteablock_inst|subinput0 [12] $ (!\xteablock_inst|Add8~23 )))) # (GND)
// \xteablock_inst|Add8~25  = CARRY((\xteablock_inst|res_v~7_combout  & ((\xteablock_inst|subinput0 [12]) # (!\xteablock_inst|Add8~23 ))) # (!\xteablock_inst|res_v~7_combout  & (\xteablock_inst|subinput0 [12] & !\xteablock_inst|Add8~23 )))

	.dataa(\xteablock_inst|res_v~7_combout ),
	.datab(\xteablock_inst|subinput0 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~23 ),
	.combout(\xteablock_inst|Add8~24_combout ),
	.cout(\xteablock_inst|Add8~25 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~24 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add8~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N26
cycloneive_lcell_comb \xteablock_inst|Add8~26 (
// Equation(s):
// \xteablock_inst|Add8~26_combout  = (\xteablock_inst|subinput0 [13] & ((\xteablock_inst|res_v~8_combout  & (\xteablock_inst|Add8~25  & VCC)) # (!\xteablock_inst|res_v~8_combout  & (!\xteablock_inst|Add8~25 )))) # (!\xteablock_inst|subinput0 [13] & 
// ((\xteablock_inst|res_v~8_combout  & (!\xteablock_inst|Add8~25 )) # (!\xteablock_inst|res_v~8_combout  & ((\xteablock_inst|Add8~25 ) # (GND)))))
// \xteablock_inst|Add8~27  = CARRY((\xteablock_inst|subinput0 [13] & (!\xteablock_inst|res_v~8_combout  & !\xteablock_inst|Add8~25 )) # (!\xteablock_inst|subinput0 [13] & ((!\xteablock_inst|Add8~25 ) # (!\xteablock_inst|res_v~8_combout ))))

	.dataa(\xteablock_inst|subinput0 [13]),
	.datab(\xteablock_inst|res_v~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~25 ),
	.combout(\xteablock_inst|Add8~26_combout ),
	.cout(\xteablock_inst|Add8~27 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~26 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add8~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N28
cycloneive_lcell_comb \xteablock_inst|Add8~28 (
// Equation(s):
// \xteablock_inst|Add8~28_combout  = ((\xteablock_inst|subinput0 [14] $ (\xteablock_inst|res_v~9_combout  $ (!\xteablock_inst|Add8~27 )))) # (GND)
// \xteablock_inst|Add8~29  = CARRY((\xteablock_inst|subinput0 [14] & ((\xteablock_inst|res_v~9_combout ) # (!\xteablock_inst|Add8~27 ))) # (!\xteablock_inst|subinput0 [14] & (\xteablock_inst|res_v~9_combout  & !\xteablock_inst|Add8~27 )))

	.dataa(\xteablock_inst|subinput0 [14]),
	.datab(\xteablock_inst|res_v~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~27 ),
	.combout(\xteablock_inst|Add8~28_combout ),
	.cout(\xteablock_inst|Add8~29 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~28 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add8~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N30
cycloneive_lcell_comb \xteablock_inst|Add8~30 (
// Equation(s):
// \xteablock_inst|Add8~30_combout  = (\xteablock_inst|subinput0 [15] & ((\xteablock_inst|res_v~10_combout  & (\xteablock_inst|Add8~29  & VCC)) # (!\xteablock_inst|res_v~10_combout  & (!\xteablock_inst|Add8~29 )))) # (!\xteablock_inst|subinput0 [15] & 
// ((\xteablock_inst|res_v~10_combout  & (!\xteablock_inst|Add8~29 )) # (!\xteablock_inst|res_v~10_combout  & ((\xteablock_inst|Add8~29 ) # (GND)))))
// \xteablock_inst|Add8~31  = CARRY((\xteablock_inst|subinput0 [15] & (!\xteablock_inst|res_v~10_combout  & !\xteablock_inst|Add8~29 )) # (!\xteablock_inst|subinput0 [15] & ((!\xteablock_inst|Add8~29 ) # (!\xteablock_inst|res_v~10_combout ))))

	.dataa(\xteablock_inst|subinput0 [15]),
	.datab(\xteablock_inst|res_v~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~29 ),
	.combout(\xteablock_inst|Add8~30_combout ),
	.cout(\xteablock_inst|Add8~31 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~30 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add8~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N0
cycloneive_lcell_comb \xteablock_inst|Add8~32 (
// Equation(s):
// \xteablock_inst|Add8~32_combout  = ((\xteablock_inst|res_v~11_combout  $ (\xteablock_inst|subinput0 [16] $ (!\xteablock_inst|Add8~31 )))) # (GND)
// \xteablock_inst|Add8~33  = CARRY((\xteablock_inst|res_v~11_combout  & ((\xteablock_inst|subinput0 [16]) # (!\xteablock_inst|Add8~31 ))) # (!\xteablock_inst|res_v~11_combout  & (\xteablock_inst|subinput0 [16] & !\xteablock_inst|Add8~31 )))

	.dataa(\xteablock_inst|res_v~11_combout ),
	.datab(\xteablock_inst|subinput0 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~31 ),
	.combout(\xteablock_inst|Add8~32_combout ),
	.cout(\xteablock_inst|Add8~33 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~32 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add8~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N2
cycloneive_lcell_comb \xteablock_inst|Add8~34 (
// Equation(s):
// \xteablock_inst|Add8~34_combout  = (\xteablock_inst|subinput0 [17] & ((\xteablock_inst|res_v~12_combout  & (\xteablock_inst|Add8~33  & VCC)) # (!\xteablock_inst|res_v~12_combout  & (!\xteablock_inst|Add8~33 )))) # (!\xteablock_inst|subinput0 [17] & 
// ((\xteablock_inst|res_v~12_combout  & (!\xteablock_inst|Add8~33 )) # (!\xteablock_inst|res_v~12_combout  & ((\xteablock_inst|Add8~33 ) # (GND)))))
// \xteablock_inst|Add8~35  = CARRY((\xteablock_inst|subinput0 [17] & (!\xteablock_inst|res_v~12_combout  & !\xteablock_inst|Add8~33 )) # (!\xteablock_inst|subinput0 [17] & ((!\xteablock_inst|Add8~33 ) # (!\xteablock_inst|res_v~12_combout ))))

	.dataa(\xteablock_inst|subinput0 [17]),
	.datab(\xteablock_inst|res_v~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~33 ),
	.combout(\xteablock_inst|Add8~34_combout ),
	.cout(\xteablock_inst|Add8~35 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~34 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add8~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N4
cycloneive_lcell_comb \xteablock_inst|Add8~36 (
// Equation(s):
// \xteablock_inst|Add8~36_combout  = ((\xteablock_inst|res_v~13_combout  $ (\xteablock_inst|subinput0 [18] $ (!\xteablock_inst|Add8~35 )))) # (GND)
// \xteablock_inst|Add8~37  = CARRY((\xteablock_inst|res_v~13_combout  & ((\xteablock_inst|subinput0 [18]) # (!\xteablock_inst|Add8~35 ))) # (!\xteablock_inst|res_v~13_combout  & (\xteablock_inst|subinput0 [18] & !\xteablock_inst|Add8~35 )))

	.dataa(\xteablock_inst|res_v~13_combout ),
	.datab(\xteablock_inst|subinput0 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~35 ),
	.combout(\xteablock_inst|Add8~36_combout ),
	.cout(\xteablock_inst|Add8~37 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~36 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add8~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N6
cycloneive_lcell_comb \xteablock_inst|Add8~38 (
// Equation(s):
// \xteablock_inst|Add8~38_combout  = (\xteablock_inst|res_v~14_combout  & ((\xteablock_inst|subinput0 [19] & (\xteablock_inst|Add8~37  & VCC)) # (!\xteablock_inst|subinput0 [19] & (!\xteablock_inst|Add8~37 )))) # (!\xteablock_inst|res_v~14_combout  & 
// ((\xteablock_inst|subinput0 [19] & (!\xteablock_inst|Add8~37 )) # (!\xteablock_inst|subinput0 [19] & ((\xteablock_inst|Add8~37 ) # (GND)))))
// \xteablock_inst|Add8~39  = CARRY((\xteablock_inst|res_v~14_combout  & (!\xteablock_inst|subinput0 [19] & !\xteablock_inst|Add8~37 )) # (!\xteablock_inst|res_v~14_combout  & ((!\xteablock_inst|Add8~37 ) # (!\xteablock_inst|subinput0 [19]))))

	.dataa(\xteablock_inst|res_v~14_combout ),
	.datab(\xteablock_inst|subinput0 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~37 ),
	.combout(\xteablock_inst|Add8~38_combout ),
	.cout(\xteablock_inst|Add8~39 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~38 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add8~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N8
cycloneive_lcell_comb \xteablock_inst|Add8~40 (
// Equation(s):
// \xteablock_inst|Add8~40_combout  = ((\xteablock_inst|subinput0 [20] $ (\xteablock_inst|res_v~15_combout  $ (!\xteablock_inst|Add8~39 )))) # (GND)
// \xteablock_inst|Add8~41  = CARRY((\xteablock_inst|subinput0 [20] & ((\xteablock_inst|res_v~15_combout ) # (!\xteablock_inst|Add8~39 ))) # (!\xteablock_inst|subinput0 [20] & (\xteablock_inst|res_v~15_combout  & !\xteablock_inst|Add8~39 )))

	.dataa(\xteablock_inst|subinput0 [20]),
	.datab(\xteablock_inst|res_v~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~39 ),
	.combout(\xteablock_inst|Add8~40_combout ),
	.cout(\xteablock_inst|Add8~41 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~40 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add8~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N10
cycloneive_lcell_comb \xteablock_inst|Add8~42 (
// Equation(s):
// \xteablock_inst|Add8~42_combout  = (\xteablock_inst|subinput0 [21] & ((\xteablock_inst|res_v~16_combout  & (\xteablock_inst|Add8~41  & VCC)) # (!\xteablock_inst|res_v~16_combout  & (!\xteablock_inst|Add8~41 )))) # (!\xteablock_inst|subinput0 [21] & 
// ((\xteablock_inst|res_v~16_combout  & (!\xteablock_inst|Add8~41 )) # (!\xteablock_inst|res_v~16_combout  & ((\xteablock_inst|Add8~41 ) # (GND)))))
// \xteablock_inst|Add8~43  = CARRY((\xteablock_inst|subinput0 [21] & (!\xteablock_inst|res_v~16_combout  & !\xteablock_inst|Add8~41 )) # (!\xteablock_inst|subinput0 [21] & ((!\xteablock_inst|Add8~41 ) # (!\xteablock_inst|res_v~16_combout ))))

	.dataa(\xteablock_inst|subinput0 [21]),
	.datab(\xteablock_inst|res_v~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~41 ),
	.combout(\xteablock_inst|Add8~42_combout ),
	.cout(\xteablock_inst|Add8~43 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~42 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add8~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N12
cycloneive_lcell_comb \xteablock_inst|Add8~44 (
// Equation(s):
// \xteablock_inst|Add8~44_combout  = ((\xteablock_inst|subinput0 [22] $ (\xteablock_inst|res_v~17_combout  $ (!\xteablock_inst|Add8~43 )))) # (GND)
// \xteablock_inst|Add8~45  = CARRY((\xteablock_inst|subinput0 [22] & ((\xteablock_inst|res_v~17_combout ) # (!\xteablock_inst|Add8~43 ))) # (!\xteablock_inst|subinput0 [22] & (\xteablock_inst|res_v~17_combout  & !\xteablock_inst|Add8~43 )))

	.dataa(\xteablock_inst|subinput0 [22]),
	.datab(\xteablock_inst|res_v~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~43 ),
	.combout(\xteablock_inst|Add8~44_combout ),
	.cout(\xteablock_inst|Add8~45 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~44 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add8~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N14
cycloneive_lcell_comb \xteablock_inst|Add8~46 (
// Equation(s):
// \xteablock_inst|Add8~46_combout  = (\xteablock_inst|res_v~18_combout  & ((\xteablock_inst|subinput0 [23] & (\xteablock_inst|Add8~45  & VCC)) # (!\xteablock_inst|subinput0 [23] & (!\xteablock_inst|Add8~45 )))) # (!\xteablock_inst|res_v~18_combout  & 
// ((\xteablock_inst|subinput0 [23] & (!\xteablock_inst|Add8~45 )) # (!\xteablock_inst|subinput0 [23] & ((\xteablock_inst|Add8~45 ) # (GND)))))
// \xteablock_inst|Add8~47  = CARRY((\xteablock_inst|res_v~18_combout  & (!\xteablock_inst|subinput0 [23] & !\xteablock_inst|Add8~45 )) # (!\xteablock_inst|res_v~18_combout  & ((!\xteablock_inst|Add8~45 ) # (!\xteablock_inst|subinput0 [23]))))

	.dataa(\xteablock_inst|res_v~18_combout ),
	.datab(\xteablock_inst|subinput0 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~45 ),
	.combout(\xteablock_inst|Add8~46_combout ),
	.cout(\xteablock_inst|Add8~47 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~46 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add8~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N16
cycloneive_lcell_comb \xteablock_inst|Add8~48 (
// Equation(s):
// \xteablock_inst|Add8~48_combout  = ((\xteablock_inst|res_v~19_combout  $ (\xteablock_inst|subinput0 [24] $ (!\xteablock_inst|Add8~47 )))) # (GND)
// \xteablock_inst|Add8~49  = CARRY((\xteablock_inst|res_v~19_combout  & ((\xteablock_inst|subinput0 [24]) # (!\xteablock_inst|Add8~47 ))) # (!\xteablock_inst|res_v~19_combout  & (\xteablock_inst|subinput0 [24] & !\xteablock_inst|Add8~47 )))

	.dataa(\xteablock_inst|res_v~19_combout ),
	.datab(\xteablock_inst|subinput0 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~47 ),
	.combout(\xteablock_inst|Add8~48_combout ),
	.cout(\xteablock_inst|Add8~49 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~48 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add8~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N20
cycloneive_lcell_comb \xteablock_inst|Add7~98 (
// Equation(s):
// \xteablock_inst|Add7~98_combout  = \xtea_mode~q  $ (\xteablock_inst|Add9~48_combout  $ (\xteablock_inst|Add8~48_combout ))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(\xteablock_inst|Add9~48_combout ),
	.datad(\xteablock_inst|Add8~48_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~98_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~98 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add7~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
cycloneive_lcell_comb \xteablock_inst|Add7~23 (
// Equation(s):
// \xteablock_inst|Add7~23_combout  = ((\xteablock_inst|subinput1 [5] $ (\xteablock_inst|Add7~22_combout  $ (!\xteablock_inst|Add7~20 )))) # (GND)
// \xteablock_inst|Add7~24  = CARRY((\xteablock_inst|subinput1 [5] & ((\xteablock_inst|Add7~22_combout ) # (!\xteablock_inst|Add7~20 ))) # (!\xteablock_inst|subinput1 [5] & (\xteablock_inst|Add7~22_combout  & !\xteablock_inst|Add7~20 )))

	.dataa(\xteablock_inst|subinput1 [5]),
	.datab(\xteablock_inst|Add7~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~20 ),
	.combout(\xteablock_inst|Add7~23_combout ),
	.cout(\xteablock_inst|Add7~24 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~23 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add7~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N30
cycloneive_lcell_comb \xteablock_inst|Add7~27 (
// Equation(s):
// \xteablock_inst|Add7~27_combout  = (\xteablock_inst|Add7~26_combout  & ((\xteablock_inst|subinput1 [6] & (\xteablock_inst|Add7~24  & VCC)) # (!\xteablock_inst|subinput1 [6] & (!\xteablock_inst|Add7~24 )))) # (!\xteablock_inst|Add7~26_combout  & 
// ((\xteablock_inst|subinput1 [6] & (!\xteablock_inst|Add7~24 )) # (!\xteablock_inst|subinput1 [6] & ((\xteablock_inst|Add7~24 ) # (GND)))))
// \xteablock_inst|Add7~28  = CARRY((\xteablock_inst|Add7~26_combout  & (!\xteablock_inst|subinput1 [6] & !\xteablock_inst|Add7~24 )) # (!\xteablock_inst|Add7~26_combout  & ((!\xteablock_inst|Add7~24 ) # (!\xteablock_inst|subinput1 [6]))))

	.dataa(\xteablock_inst|Add7~26_combout ),
	.datab(\xteablock_inst|subinput1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~24 ),
	.combout(\xteablock_inst|Add7~27_combout ),
	.cout(\xteablock_inst|Add7~28 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~27 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add7~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N0
cycloneive_lcell_comb \xteablock_inst|Add7~31 (
// Equation(s):
// \xteablock_inst|Add7~31_combout  = ((\xteablock_inst|Add7~30_combout  $ (\xteablock_inst|subinput1 [7] $ (!\xteablock_inst|Add7~28 )))) # (GND)
// \xteablock_inst|Add7~32  = CARRY((\xteablock_inst|Add7~30_combout  & ((\xteablock_inst|subinput1 [7]) # (!\xteablock_inst|Add7~28 ))) # (!\xteablock_inst|Add7~30_combout  & (\xteablock_inst|subinput1 [7] & !\xteablock_inst|Add7~28 )))

	.dataa(\xteablock_inst|Add7~30_combout ),
	.datab(\xteablock_inst|subinput1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~28 ),
	.combout(\xteablock_inst|Add7~31_combout ),
	.cout(\xteablock_inst|Add7~32 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~31 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add7~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N2
cycloneive_lcell_comb \xteablock_inst|Add7~35 (
// Equation(s):
// \xteablock_inst|Add7~35_combout  = (\xteablock_inst|Add7~34_combout  & ((\xteablock_inst|subinput1 [8] & (\xteablock_inst|Add7~32  & VCC)) # (!\xteablock_inst|subinput1 [8] & (!\xteablock_inst|Add7~32 )))) # (!\xteablock_inst|Add7~34_combout  & 
// ((\xteablock_inst|subinput1 [8] & (!\xteablock_inst|Add7~32 )) # (!\xteablock_inst|subinput1 [8] & ((\xteablock_inst|Add7~32 ) # (GND)))))
// \xteablock_inst|Add7~36  = CARRY((\xteablock_inst|Add7~34_combout  & (!\xteablock_inst|subinput1 [8] & !\xteablock_inst|Add7~32 )) # (!\xteablock_inst|Add7~34_combout  & ((!\xteablock_inst|Add7~32 ) # (!\xteablock_inst|subinput1 [8]))))

	.dataa(\xteablock_inst|Add7~34_combout ),
	.datab(\xteablock_inst|subinput1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~32 ),
	.combout(\xteablock_inst|Add7~35_combout ),
	.cout(\xteablock_inst|Add7~36 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~35 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add7~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N4
cycloneive_lcell_comb \xteablock_inst|Add7~39 (
// Equation(s):
// \xteablock_inst|Add7~39_combout  = ((\xteablock_inst|Add7~38_combout  $ (\xteablock_inst|subinput1 [9] $ (!\xteablock_inst|Add7~36 )))) # (GND)
// \xteablock_inst|Add7~40  = CARRY((\xteablock_inst|Add7~38_combout  & ((\xteablock_inst|subinput1 [9]) # (!\xteablock_inst|Add7~36 ))) # (!\xteablock_inst|Add7~38_combout  & (\xteablock_inst|subinput1 [9] & !\xteablock_inst|Add7~36 )))

	.dataa(\xteablock_inst|Add7~38_combout ),
	.datab(\xteablock_inst|subinput1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~36 ),
	.combout(\xteablock_inst|Add7~39_combout ),
	.cout(\xteablock_inst|Add7~40 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~39 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add7~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N6
cycloneive_lcell_comb \xteablock_inst|Add7~43 (
// Equation(s):
// \xteablock_inst|Add7~43_combout  = (\xteablock_inst|subinput1 [10] & ((\xteablock_inst|Add7~42_combout  & (\xteablock_inst|Add7~40  & VCC)) # (!\xteablock_inst|Add7~42_combout  & (!\xteablock_inst|Add7~40 )))) # (!\xteablock_inst|subinput1 [10] & 
// ((\xteablock_inst|Add7~42_combout  & (!\xteablock_inst|Add7~40 )) # (!\xteablock_inst|Add7~42_combout  & ((\xteablock_inst|Add7~40 ) # (GND)))))
// \xteablock_inst|Add7~44  = CARRY((\xteablock_inst|subinput1 [10] & (!\xteablock_inst|Add7~42_combout  & !\xteablock_inst|Add7~40 )) # (!\xteablock_inst|subinput1 [10] & ((!\xteablock_inst|Add7~40 ) # (!\xteablock_inst|Add7~42_combout ))))

	.dataa(\xteablock_inst|subinput1 [10]),
	.datab(\xteablock_inst|Add7~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~40 ),
	.combout(\xteablock_inst|Add7~43_combout ),
	.cout(\xteablock_inst|Add7~44 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~43 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add7~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N8
cycloneive_lcell_comb \xteablock_inst|Add7~47 (
// Equation(s):
// \xteablock_inst|Add7~47_combout  = ((\xteablock_inst|Add7~46_combout  $ (\xteablock_inst|subinput1 [11] $ (!\xteablock_inst|Add7~44 )))) # (GND)
// \xteablock_inst|Add7~48  = CARRY((\xteablock_inst|Add7~46_combout  & ((\xteablock_inst|subinput1 [11]) # (!\xteablock_inst|Add7~44 ))) # (!\xteablock_inst|Add7~46_combout  & (\xteablock_inst|subinput1 [11] & !\xteablock_inst|Add7~44 )))

	.dataa(\xteablock_inst|Add7~46_combout ),
	.datab(\xteablock_inst|subinput1 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~44 ),
	.combout(\xteablock_inst|Add7~47_combout ),
	.cout(\xteablock_inst|Add7~48 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~47 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add7~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
cycloneive_lcell_comb \xteablock_inst|Add7~51 (
// Equation(s):
// \xteablock_inst|Add7~51_combout  = (\xteablock_inst|subinput1 [12] & ((\xteablock_inst|Add7~50_combout  & (\xteablock_inst|Add7~48  & VCC)) # (!\xteablock_inst|Add7~50_combout  & (!\xteablock_inst|Add7~48 )))) # (!\xteablock_inst|subinput1 [12] & 
// ((\xteablock_inst|Add7~50_combout  & (!\xteablock_inst|Add7~48 )) # (!\xteablock_inst|Add7~50_combout  & ((\xteablock_inst|Add7~48 ) # (GND)))))
// \xteablock_inst|Add7~52  = CARRY((\xteablock_inst|subinput1 [12] & (!\xteablock_inst|Add7~50_combout  & !\xteablock_inst|Add7~48 )) # (!\xteablock_inst|subinput1 [12] & ((!\xteablock_inst|Add7~48 ) # (!\xteablock_inst|Add7~50_combout ))))

	.dataa(\xteablock_inst|subinput1 [12]),
	.datab(\xteablock_inst|Add7~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~48 ),
	.combout(\xteablock_inst|Add7~51_combout ),
	.cout(\xteablock_inst|Add7~52 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~51 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add7~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
cycloneive_lcell_comb \xteablock_inst|Add7~55 (
// Equation(s):
// \xteablock_inst|Add7~55_combout  = ((\xteablock_inst|Add7~54_combout  $ (\xteablock_inst|subinput1 [13] $ (!\xteablock_inst|Add7~52 )))) # (GND)
// \xteablock_inst|Add7~56  = CARRY((\xteablock_inst|Add7~54_combout  & ((\xteablock_inst|subinput1 [13]) # (!\xteablock_inst|Add7~52 ))) # (!\xteablock_inst|Add7~54_combout  & (\xteablock_inst|subinput1 [13] & !\xteablock_inst|Add7~52 )))

	.dataa(\xteablock_inst|Add7~54_combout ),
	.datab(\xteablock_inst|subinput1 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~52 ),
	.combout(\xteablock_inst|Add7~55_combout ),
	.cout(\xteablock_inst|Add7~56 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~55 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add7~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N14
cycloneive_lcell_comb \xteablock_inst|Add7~59 (
// Equation(s):
// \xteablock_inst|Add7~59_combout  = (\xteablock_inst|subinput1 [14] & ((\xteablock_inst|Add7~58_combout  & (\xteablock_inst|Add7~56  & VCC)) # (!\xteablock_inst|Add7~58_combout  & (!\xteablock_inst|Add7~56 )))) # (!\xteablock_inst|subinput1 [14] & 
// ((\xteablock_inst|Add7~58_combout  & (!\xteablock_inst|Add7~56 )) # (!\xteablock_inst|Add7~58_combout  & ((\xteablock_inst|Add7~56 ) # (GND)))))
// \xteablock_inst|Add7~60  = CARRY((\xteablock_inst|subinput1 [14] & (!\xteablock_inst|Add7~58_combout  & !\xteablock_inst|Add7~56 )) # (!\xteablock_inst|subinput1 [14] & ((!\xteablock_inst|Add7~56 ) # (!\xteablock_inst|Add7~58_combout ))))

	.dataa(\xteablock_inst|subinput1 [14]),
	.datab(\xteablock_inst|Add7~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~56 ),
	.combout(\xteablock_inst|Add7~59_combout ),
	.cout(\xteablock_inst|Add7~60 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~59 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add7~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N16
cycloneive_lcell_comb \xteablock_inst|Add7~63 (
// Equation(s):
// \xteablock_inst|Add7~63_combout  = ((\xteablock_inst|subinput1 [15] $ (\xteablock_inst|Add7~62_combout  $ (!\xteablock_inst|Add7~60 )))) # (GND)
// \xteablock_inst|Add7~64  = CARRY((\xteablock_inst|subinput1 [15] & ((\xteablock_inst|Add7~62_combout ) # (!\xteablock_inst|Add7~60 ))) # (!\xteablock_inst|subinput1 [15] & (\xteablock_inst|Add7~62_combout  & !\xteablock_inst|Add7~60 )))

	.dataa(\xteablock_inst|subinput1 [15]),
	.datab(\xteablock_inst|Add7~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~60 ),
	.combout(\xteablock_inst|Add7~63_combout ),
	.cout(\xteablock_inst|Add7~64 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~63 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add7~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
cycloneive_lcell_comb \xteablock_inst|Add7~67 (
// Equation(s):
// \xteablock_inst|Add7~67_combout  = (\xteablock_inst|Add7~66_combout  & ((\xteablock_inst|subinput1 [16] & (\xteablock_inst|Add7~64  & VCC)) # (!\xteablock_inst|subinput1 [16] & (!\xteablock_inst|Add7~64 )))) # (!\xteablock_inst|Add7~66_combout  & 
// ((\xteablock_inst|subinput1 [16] & (!\xteablock_inst|Add7~64 )) # (!\xteablock_inst|subinput1 [16] & ((\xteablock_inst|Add7~64 ) # (GND)))))
// \xteablock_inst|Add7~68  = CARRY((\xteablock_inst|Add7~66_combout  & (!\xteablock_inst|subinput1 [16] & !\xteablock_inst|Add7~64 )) # (!\xteablock_inst|Add7~66_combout  & ((!\xteablock_inst|Add7~64 ) # (!\xteablock_inst|subinput1 [16]))))

	.dataa(\xteablock_inst|Add7~66_combout ),
	.datab(\xteablock_inst|subinput1 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~64 ),
	.combout(\xteablock_inst|Add7~67_combout ),
	.cout(\xteablock_inst|Add7~68 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~67 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add7~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N20
cycloneive_lcell_comb \xteablock_inst|Add7~71 (
// Equation(s):
// \xteablock_inst|Add7~71_combout  = ((\xteablock_inst|subinput1 [17] $ (\xteablock_inst|Add7~70_combout  $ (!\xteablock_inst|Add7~68 )))) # (GND)
// \xteablock_inst|Add7~72  = CARRY((\xteablock_inst|subinput1 [17] & ((\xteablock_inst|Add7~70_combout ) # (!\xteablock_inst|Add7~68 ))) # (!\xteablock_inst|subinput1 [17] & (\xteablock_inst|Add7~70_combout  & !\xteablock_inst|Add7~68 )))

	.dataa(\xteablock_inst|subinput1 [17]),
	.datab(\xteablock_inst|Add7~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~68 ),
	.combout(\xteablock_inst|Add7~71_combout ),
	.cout(\xteablock_inst|Add7~72 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~71 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add7~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N22
cycloneive_lcell_comb \xteablock_inst|Add7~75 (
// Equation(s):
// \xteablock_inst|Add7~75_combout  = (\xteablock_inst|subinput1 [18] & ((\xteablock_inst|Add7~74_combout  & (\xteablock_inst|Add7~72  & VCC)) # (!\xteablock_inst|Add7~74_combout  & (!\xteablock_inst|Add7~72 )))) # (!\xteablock_inst|subinput1 [18] & 
// ((\xteablock_inst|Add7~74_combout  & (!\xteablock_inst|Add7~72 )) # (!\xteablock_inst|Add7~74_combout  & ((\xteablock_inst|Add7~72 ) # (GND)))))
// \xteablock_inst|Add7~76  = CARRY((\xteablock_inst|subinput1 [18] & (!\xteablock_inst|Add7~74_combout  & !\xteablock_inst|Add7~72 )) # (!\xteablock_inst|subinput1 [18] & ((!\xteablock_inst|Add7~72 ) # (!\xteablock_inst|Add7~74_combout ))))

	.dataa(\xteablock_inst|subinput1 [18]),
	.datab(\xteablock_inst|Add7~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~72 ),
	.combout(\xteablock_inst|Add7~75_combout ),
	.cout(\xteablock_inst|Add7~76 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~75 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add7~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N24
cycloneive_lcell_comb \xteablock_inst|Add7~79 (
// Equation(s):
// \xteablock_inst|Add7~79_combout  = ((\xteablock_inst|subinput1 [19] $ (\xteablock_inst|Add7~78_combout  $ (!\xteablock_inst|Add7~76 )))) # (GND)
// \xteablock_inst|Add7~80  = CARRY((\xteablock_inst|subinput1 [19] & ((\xteablock_inst|Add7~78_combout ) # (!\xteablock_inst|Add7~76 ))) # (!\xteablock_inst|subinput1 [19] & (\xteablock_inst|Add7~78_combout  & !\xteablock_inst|Add7~76 )))

	.dataa(\xteablock_inst|subinput1 [19]),
	.datab(\xteablock_inst|Add7~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~76 ),
	.combout(\xteablock_inst|Add7~79_combout ),
	.cout(\xteablock_inst|Add7~80 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~79 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add7~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N26
cycloneive_lcell_comb \xteablock_inst|Add7~83 (
// Equation(s):
// \xteablock_inst|Add7~83_combout  = (\xteablock_inst|Add7~82_combout  & ((\xteablock_inst|subinput1 [20] & (\xteablock_inst|Add7~80  & VCC)) # (!\xteablock_inst|subinput1 [20] & (!\xteablock_inst|Add7~80 )))) # (!\xteablock_inst|Add7~82_combout  & 
// ((\xteablock_inst|subinput1 [20] & (!\xteablock_inst|Add7~80 )) # (!\xteablock_inst|subinput1 [20] & ((\xteablock_inst|Add7~80 ) # (GND)))))
// \xteablock_inst|Add7~84  = CARRY((\xteablock_inst|Add7~82_combout  & (!\xteablock_inst|subinput1 [20] & !\xteablock_inst|Add7~80 )) # (!\xteablock_inst|Add7~82_combout  & ((!\xteablock_inst|Add7~80 ) # (!\xteablock_inst|subinput1 [20]))))

	.dataa(\xteablock_inst|Add7~82_combout ),
	.datab(\xteablock_inst|subinput1 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~80 ),
	.combout(\xteablock_inst|Add7~83_combout ),
	.cout(\xteablock_inst|Add7~84 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~83 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add7~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N28
cycloneive_lcell_comb \xteablock_inst|Add7~87 (
// Equation(s):
// \xteablock_inst|Add7~87_combout  = ((\xteablock_inst|Add7~86_combout  $ (\xteablock_inst|subinput1 [21] $ (!\xteablock_inst|Add7~84 )))) # (GND)
// \xteablock_inst|Add7~88  = CARRY((\xteablock_inst|Add7~86_combout  & ((\xteablock_inst|subinput1 [21]) # (!\xteablock_inst|Add7~84 ))) # (!\xteablock_inst|Add7~86_combout  & (\xteablock_inst|subinput1 [21] & !\xteablock_inst|Add7~84 )))

	.dataa(\xteablock_inst|Add7~86_combout ),
	.datab(\xteablock_inst|subinput1 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~84 ),
	.combout(\xteablock_inst|Add7~87_combout ),
	.cout(\xteablock_inst|Add7~88 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~87 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add7~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N30
cycloneive_lcell_comb \xteablock_inst|Add7~91 (
// Equation(s):
// \xteablock_inst|Add7~91_combout  = (\xteablock_inst|subinput1 [22] & ((\xteablock_inst|Add7~90_combout  & (\xteablock_inst|Add7~88  & VCC)) # (!\xteablock_inst|Add7~90_combout  & (!\xteablock_inst|Add7~88 )))) # (!\xteablock_inst|subinput1 [22] & 
// ((\xteablock_inst|Add7~90_combout  & (!\xteablock_inst|Add7~88 )) # (!\xteablock_inst|Add7~90_combout  & ((\xteablock_inst|Add7~88 ) # (GND)))))
// \xteablock_inst|Add7~92  = CARRY((\xteablock_inst|subinput1 [22] & (!\xteablock_inst|Add7~90_combout  & !\xteablock_inst|Add7~88 )) # (!\xteablock_inst|subinput1 [22] & ((!\xteablock_inst|Add7~88 ) # (!\xteablock_inst|Add7~90_combout ))))

	.dataa(\xteablock_inst|subinput1 [22]),
	.datab(\xteablock_inst|Add7~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~88 ),
	.combout(\xteablock_inst|Add7~91_combout ),
	.cout(\xteablock_inst|Add7~92 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~91 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add7~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N0
cycloneive_lcell_comb \xteablock_inst|Add7~95 (
// Equation(s):
// \xteablock_inst|Add7~95_combout  = ((\xteablock_inst|Add7~94_combout  $ (\xteablock_inst|subinput1 [23] $ (!\xteablock_inst|Add7~92 )))) # (GND)
// \xteablock_inst|Add7~96  = CARRY((\xteablock_inst|Add7~94_combout  & ((\xteablock_inst|subinput1 [23]) # (!\xteablock_inst|Add7~92 ))) # (!\xteablock_inst|Add7~94_combout  & (\xteablock_inst|subinput1 [23] & !\xteablock_inst|Add7~92 )))

	.dataa(\xteablock_inst|Add7~94_combout ),
	.datab(\xteablock_inst|subinput1 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~92 ),
	.combout(\xteablock_inst|Add7~95_combout ),
	.cout(\xteablock_inst|Add7~96 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~95 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add7~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N2
cycloneive_lcell_comb \xteablock_inst|Add7~99 (
// Equation(s):
// \xteablock_inst|Add7~99_combout  = (\xteablock_inst|subinput1 [24] & ((\xteablock_inst|Add7~98_combout  & (\xteablock_inst|Add7~96  & VCC)) # (!\xteablock_inst|Add7~98_combout  & (!\xteablock_inst|Add7~96 )))) # (!\xteablock_inst|subinput1 [24] & 
// ((\xteablock_inst|Add7~98_combout  & (!\xteablock_inst|Add7~96 )) # (!\xteablock_inst|Add7~98_combout  & ((\xteablock_inst|Add7~96 ) # (GND)))))
// \xteablock_inst|Add7~100  = CARRY((\xteablock_inst|subinput1 [24] & (!\xteablock_inst|Add7~98_combout  & !\xteablock_inst|Add7~96 )) # (!\xteablock_inst|subinput1 [24] & ((!\xteablock_inst|Add7~96 ) # (!\xteablock_inst|Add7~98_combout ))))

	.dataa(\xteablock_inst|subinput1 [24]),
	.datab(\xteablock_inst|Add7~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~96 ),
	.combout(\xteablock_inst|Add7~99_combout ),
	.cout(\xteablock_inst|Add7~100 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~99 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add7~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
cycloneive_lcell_comb \xteablock_inst|Add7~101 (
// Equation(s):
// \xteablock_inst|Add7~101_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & ((\xteablock_inst|Add7~99_combout ))) # (!\xteablock_inst|xtea_cstate.change_v1~q  & (xtea_input[24]))

	.dataa(xtea_input[24]),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_cstate.change_v1~q ),
	.datad(\xteablock_inst|Add7~99_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~101_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~101 .lut_mask = 16'hFA0A;
defparam \xteablock_inst|Add7~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneive_lcell_comb \xteablock_inst|subinput1[24] (
// Equation(s):
// \xteablock_inst|subinput1 [24] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|Add7~101_combout ))) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [24]))

	.dataa(\xteablock_inst|subinput1 [24]),
	.datab(\xteablock_inst|Add7~101_combout ),
	.datac(gnd),
	.datad(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [24]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[24] .lut_mask = 16'hCCAA;
defparam \xteablock_inst|subinput1[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
cycloneive_lcell_comb \xteablock_inst|Add2~6 (
// Equation(s):
// \xteablock_inst|Add2~6_combout  = (\xteablock_inst|subinput1 [3] & ((\xteablock_inst|subinput1 [24] & (\xteablock_inst|Add2~5  & VCC)) # (!\xteablock_inst|subinput1 [24] & (!\xteablock_inst|Add2~5 )))) # (!\xteablock_inst|subinput1 [3] & 
// ((\xteablock_inst|subinput1 [24] & (!\xteablock_inst|Add2~5 )) # (!\xteablock_inst|subinput1 [24] & ((\xteablock_inst|Add2~5 ) # (GND)))))
// \xteablock_inst|Add2~7  = CARRY((\xteablock_inst|subinput1 [3] & (!\xteablock_inst|subinput1 [24] & !\xteablock_inst|Add2~5 )) # (!\xteablock_inst|subinput1 [3] & ((!\xteablock_inst|Add2~5 ) # (!\xteablock_inst|subinput1 [24]))))

	.dataa(\xteablock_inst|subinput1 [3]),
	.datab(\xteablock_inst|subinput1 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~5 ),
	.combout(\xteablock_inst|Add2~6_combout ),
	.cout(\xteablock_inst|Add2~7 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~6 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneive_lcell_comb \xteablock_inst|Add2~8 (
// Equation(s):
// \xteablock_inst|Add2~8_combout  = ((\xteablock_inst|subinput1 [23] $ (\xteablock_inst|subinput1 [4] $ (!\xteablock_inst|Add2~7 )))) # (GND)
// \xteablock_inst|Add2~9  = CARRY((\xteablock_inst|subinput1 [23] & ((\xteablock_inst|subinput1 [4]) # (!\xteablock_inst|Add2~7 ))) # (!\xteablock_inst|subinput1 [23] & (\xteablock_inst|subinput1 [4] & !\xteablock_inst|Add2~7 )))

	.dataa(\xteablock_inst|subinput1 [23]),
	.datab(\xteablock_inst|subinput1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~7 ),
	.combout(\xteablock_inst|Add2~8_combout ),
	.cout(\xteablock_inst|Add2~9 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~8 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
cycloneive_lcell_comb \xteablock_inst|rand_key~74 (
// Equation(s):
// \xteablock_inst|rand_key~74_combout  = (\xteablock_inst|sum [1] & (\xteablock_inst|subkey[3][4]~combout  & (\xteablock_inst|sum [0]))) # (!\xteablock_inst|sum [1] & (((\xteablock_inst|sum [0]) # (\xteablock_inst|subkey[0][4]~combout ))))

	.dataa(\xteablock_inst|subkey[3][4]~combout ),
	.datab(\xteablock_inst|sum [1]),
	.datac(\xteablock_inst|sum [0]),
	.datad(\xteablock_inst|subkey[0][4]~combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~74_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~74 .lut_mask = 16'hB3B0;
defparam \xteablock_inst|rand_key~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneive_lcell_comb \xteablock_inst|rand_key~75 (
// Equation(s):
// \xteablock_inst|rand_key~75_combout  = (\xteablock_inst|rand_key~65_combout  & ((\xteablock_inst|rand_key~74_combout  & ((\xteablock_inst|subkey[1][4]~combout ))) # (!\xteablock_inst|rand_key~74_combout  & (\xteablock_inst|subkey[2][4]~combout )))) # 
// (!\xteablock_inst|rand_key~65_combout  & (((\xteablock_inst|rand_key~74_combout ))))

	.dataa(\xteablock_inst|rand_key~65_combout ),
	.datab(\xteablock_inst|subkey[2][4]~combout ),
	.datac(\xteablock_inst|subkey[1][4]~combout ),
	.datad(\xteablock_inst|rand_key~74_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~75_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~75 .lut_mask = 16'hF588;
defparam \xteablock_inst|rand_key~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N22
cycloneive_lcell_comb \xteablock_inst|rand_key~72 (
// Equation(s):
// \xteablock_inst|rand_key~72_combout  = (\xteablock_inst|sum [1] & (\xteablock_inst|subkey[2][3]~combout  & (!\xteablock_inst|sum [0]))) # (!\xteablock_inst|sum [1] & (((\xteablock_inst|sum [0]) # (\xteablock_inst|subkey[0][3]~combout ))))

	.dataa(\xteablock_inst|subkey[2][3]~combout ),
	.datab(\xteablock_inst|sum [1]),
	.datac(\xteablock_inst|sum [0]),
	.datad(\xteablock_inst|subkey[0][3]~combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~72_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~72 .lut_mask = 16'h3B38;
defparam \xteablock_inst|rand_key~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N12
cycloneive_lcell_comb \xteablock_inst|rand_key~73 (
// Equation(s):
// \xteablock_inst|rand_key~73_combout  = (\xteablock_inst|sum [0] & ((\xteablock_inst|rand_key~72_combout  & (\xteablock_inst|subkey[1][3]~combout )) # (!\xteablock_inst|rand_key~72_combout  & ((\xteablock_inst|subkey[3][3]~combout ))))) # 
// (!\xteablock_inst|sum [0] & (((\xteablock_inst|rand_key~72_combout ))))

	.dataa(\xteablock_inst|subkey[1][3]~combout ),
	.datab(\xteablock_inst|sum [0]),
	.datac(\xteablock_inst|rand_key~72_combout ),
	.datad(\xteablock_inst|subkey[3][3]~combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~73_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~73 .lut_mask = 16'hBCB0;
defparam \xteablock_inst|rand_key~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cycloneive_lcell_comb \xteablock_inst|Add3~6 (
// Equation(s):
// \xteablock_inst|Add3~6_combout  = (\xteablock_inst|sum [3] & ((\xteablock_inst|rand_key~73_combout  & (\xteablock_inst|Add3~5  & VCC)) # (!\xteablock_inst|rand_key~73_combout  & (!\xteablock_inst|Add3~5 )))) # (!\xteablock_inst|sum [3] & 
// ((\xteablock_inst|rand_key~73_combout  & (!\xteablock_inst|Add3~5 )) # (!\xteablock_inst|rand_key~73_combout  & ((\xteablock_inst|Add3~5 ) # (GND)))))
// \xteablock_inst|Add3~7  = CARRY((\xteablock_inst|sum [3] & (!\xteablock_inst|rand_key~73_combout  & !\xteablock_inst|Add3~5 )) # (!\xteablock_inst|sum [3] & ((!\xteablock_inst|Add3~5 ) # (!\xteablock_inst|rand_key~73_combout ))))

	.dataa(\xteablock_inst|sum [3]),
	.datab(\xteablock_inst|rand_key~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~5 ),
	.combout(\xteablock_inst|Add3~6_combout ),
	.cout(\xteablock_inst|Add3~7 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~6 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneive_lcell_comb \xteablock_inst|Add3~8 (
// Equation(s):
// \xteablock_inst|Add3~8_combout  = ((\xteablock_inst|rand_key~75_combout  $ (\xteablock_inst|sum [4] $ (!\xteablock_inst|Add3~7 )))) # (GND)
// \xteablock_inst|Add3~9  = CARRY((\xteablock_inst|rand_key~75_combout  & ((\xteablock_inst|sum [4]) # (!\xteablock_inst|Add3~7 ))) # (!\xteablock_inst|rand_key~75_combout  & (\xteablock_inst|sum [4] & !\xteablock_inst|Add3~7 )))

	.dataa(\xteablock_inst|rand_key~75_combout ),
	.datab(\xteablock_inst|sum [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~7 ),
	.combout(\xteablock_inst|Add3~8_combout ),
	.cout(\xteablock_inst|Add3~9 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~8 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
cycloneive_lcell_comb \xteablock_inst|Add1~18 (
// Equation(s):
// \xteablock_inst|Add1~18_combout  = \xteablock_inst|Add2~8_combout  $ (\xteablock_inst|Add3~8_combout  $ (\xtea_mode~q ))

	.dataa(\xteablock_inst|Add2~8_combout ),
	.datab(gnd),
	.datac(\xteablock_inst|Add3~8_combout ),
	.datad(\xtea_mode~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~18 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N6
cycloneive_lcell_comb \xteablock_inst|Add1~21 (
// Equation(s):
// \xteablock_inst|Add1~21_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & ((\xteablock_inst|Add1~19_combout ))) # (!\xteablock_inst|xtea_cstate.change_v0~q  & (xtea_input[36]))

	.dataa(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datab(gnd),
	.datac(xtea_input[36]),
	.datad(\xteablock_inst|Add1~19_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~21_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~21 .lut_mask = 16'hFA50;
defparam \xteablock_inst|Add1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N30
cycloneive_lcell_comb \xteablock_inst|subinput0[4] (
// Equation(s):
// \xteablock_inst|subinput0 [4] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|Add1~21_combout )) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [4])))

	.dataa(\xteablock_inst|Add1~21_combout ),
	.datab(gnd),
	.datac(\xteablock_inst|subinput0 [4]),
	.datad(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [4]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[4] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subinput0[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N4
cycloneive_lcell_comb \xteablock_inst|res_v~18 (
// Equation(s):
// \xteablock_inst|res_v~18_combout  = \xteablock_inst|subinput0 [4] $ (\xteablock_inst|subinput0 [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|subinput0 [4]),
	.datad(\xteablock_inst|subinput0 [13]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~18_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~18 .lut_mask = 16'h0FF0;
defparam \xteablock_inst|res_v~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N22
cycloneive_lcell_comb \xteablock_inst|Add7~94 (
// Equation(s):
// \xteablock_inst|Add7~94_combout  = \xteablock_inst|Add8~46_combout  $ (\xtea_mode~q  $ (\xteablock_inst|Add9~46_combout ))

	.dataa(\xteablock_inst|Add8~46_combout ),
	.datab(gnd),
	.datac(\xtea_mode~q ),
	.datad(\xteablock_inst|Add9~46_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~94_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~94 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add7~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
cycloneive_lcell_comb \xteablock_inst|Add7~97 (
// Equation(s):
// \xteablock_inst|Add7~97_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & ((\xteablock_inst|Add7~95_combout ))) # (!\xteablock_inst|xtea_cstate.change_v1~q  & (xtea_input[23]))

	.dataa(xtea_input[23]),
	.datab(gnd),
	.datac(\xteablock_inst|Add7~95_combout ),
	.datad(\xteablock_inst|xtea_cstate.change_v1~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~97_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~97 .lut_mask = 16'hF0AA;
defparam \xteablock_inst|Add7~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
cycloneive_lcell_comb \xteablock_inst|subinput1[23] (
// Equation(s):
// \xteablock_inst|subinput1 [23] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|Add7~97_combout )) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|subinput1 [23])))

	.dataa(\xteablock_inst|Add7~97_combout ),
	.datab(\xteablock_inst|subinput1 [23]),
	.datac(gnd),
	.datad(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [23]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[23] .lut_mask = 16'hAACC;
defparam \xteablock_inst|subinput1[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N28
cycloneive_lcell_comb \xteablock_inst|res_v~31 (
// Equation(s):
// \xteablock_inst|res_v~31_combout  = \xteablock_inst|subinput1 [14] $ (\xteablock_inst|subinput1 [23])

	.dataa(gnd),
	.datab(\xteablock_inst|subinput1 [14]),
	.datac(gnd),
	.datad(\xteablock_inst|subinput1 [23]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~31_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~31 .lut_mask = 16'h33CC;
defparam \xteablock_inst|res_v~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
cycloneive_lcell_comb \xteablock_inst|res_v~30 (
// Equation(s):
// \xteablock_inst|res_v~30_combout  = \xteablock_inst|subinput1 [24] $ (\xteablock_inst|subinput1 [15])

	.dataa(\xteablock_inst|subinput1 [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(\xteablock_inst|subinput1 [15]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~30_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~30 .lut_mask = 16'h55AA;
defparam \xteablock_inst|res_v~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneive_lcell_comb \xteablock_inst|res_v~27 (
// Equation(s):
// \xteablock_inst|res_v~27_combout  = \xteablock_inst|subinput1 [27] $ (\xteablock_inst|subinput1 [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|subinput1 [27]),
	.datad(\xteablock_inst|subinput1 [18]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~27_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~27 .lut_mask = 16'h0FF0;
defparam \xteablock_inst|res_v~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[60]~65 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[60]~65_combout  = (\serialblock_inst|serialreader_inst|temp_data [60] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )) # 
// (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )))

	.dataa(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datac(\serialblock_inst|reader_trigger~q ),
	.datad(\serialblock_inst|serialreader_inst|temp_data [60]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[60]~65_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[60]~65 .lut_mask = 16'h7F00;
defparam \serialblock_inst|serialreader_inst|reader_data_out[60]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[60] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [60] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[60]~65_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [60]))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out [60]),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[60]~65_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [60]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[60] .lut_mask = 16'hC088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[60] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \xteablock_inst|xtea_output[60] (
// Equation(s):
// \xteablock_inst|xtea_output [60] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [28])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [60])))

	.dataa(\xteablock_inst|subinput0 [28]),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_output [60]),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [60]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[60] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|xtea_output[60] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [60]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [60]))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [60]),
	.datad(\xteablock_inst|xtea_output [60]),
	.cin(gnd),
	.combout(\Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~0 .lut_mask = 16'hFC30;
defparam \Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N25
dffeas \memory_write[60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[60]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[60] .is_wysiwyg = "true";
defparam \memory_write[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N10
cycloneive_lcell_comb \sram_inst|ram~76 (
// Equation(s):
// \sram_inst|ram~76_combout  = (memory_write[60] & \nreset~input_o )

	.dataa(memory_write[60]),
	.datab(gnd),
	.datac(\nreset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram~76_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~76 .lut_mask = 16'hA0A0;
defparam \sram_inst|ram~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N11
dffeas \sram_inst|ram[15][60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][60]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][60] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N4
cycloneive_lcell_comb \sram_inst|ram[14][60]~feeder (
// Equation(s):
// \sram_inst|ram[14][60]~feeder_combout  = \sram_inst|ram~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~76_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[14][60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][60]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[14][60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N5
dffeas \sram_inst|ram[14][60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][60]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][60] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N22
cycloneive_lcell_comb \sram_inst|ram[13][60]~feeder (
// Equation(s):
// \sram_inst|ram[13][60]~feeder_combout  = \sram_inst|ram~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~76_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[13][60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][60]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[13][60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N23
dffeas \sram_inst|ram[13][60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][60]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][60] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][60] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N29
dffeas \sram_inst|ram[12][60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][60]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][60] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N28
cycloneive_lcell_comb \sram_inst|Mux3~7 (
// Equation(s):
// \sram_inst|Mux3~7_combout  = (memory_address[0] & ((\sram_inst|ram[13][60]~q ) # ((memory_address[1])))) # (!memory_address[0] & (((\sram_inst|ram[12][60]~q  & !memory_address[1]))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[13][60]~q ),
	.datac(\sram_inst|ram[12][60]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux3~7 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N22
cycloneive_lcell_comb \sram_inst|Mux3~8 (
// Equation(s):
// \sram_inst|Mux3~8_combout  = (memory_address[1] & ((\sram_inst|Mux3~7_combout  & (\sram_inst|ram[15][60]~q )) # (!\sram_inst|Mux3~7_combout  & ((\sram_inst|ram[14][60]~q ))))) # (!memory_address[1] & (((\sram_inst|Mux3~7_combout ))))

	.dataa(\sram_inst|ram[15][60]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[14][60]~q ),
	.datad(\sram_inst|Mux3~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux3~8 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N0
cycloneive_lcell_comb \sram_inst|ram[10][60]~feeder (
// Equation(s):
// \sram_inst|ram[10][60]~feeder_combout  = \sram_inst|ram~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~76_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][60]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N1
dffeas \sram_inst|ram[10][60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][60]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][60] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][60] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N7
dffeas \sram_inst|ram[11][60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][60]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][60] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \sram_inst|ram[9][60]~feeder (
// Equation(s):
// \sram_inst|ram[9][60]~feeder_combout  = \sram_inst|ram~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~76_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[9][60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][60]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[9][60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N17
dffeas \sram_inst|ram[9][60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][60]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][60] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][60] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N23
dffeas \sram_inst|ram[8][60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][60]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][60] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \sram_inst|Mux3~2 (
// Equation(s):
// \sram_inst|Mux3~2_combout  = (memory_address[0] & ((\sram_inst|ram[9][60]~q ) # ((memory_address[1])))) # (!memory_address[0] & (((\sram_inst|ram[8][60]~q  & !memory_address[1]))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[9][60]~q ),
	.datac(\sram_inst|ram[8][60]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux3~2 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N6
cycloneive_lcell_comb \sram_inst|Mux3~3 (
// Equation(s):
// \sram_inst|Mux3~3_combout  = (memory_address[1] & ((\sram_inst|Mux3~2_combout  & ((\sram_inst|ram[11][60]~q ))) # (!\sram_inst|Mux3~2_combout  & (\sram_inst|ram[10][60]~q )))) # (!memory_address[1] & (((\sram_inst|Mux3~2_combout ))))

	.dataa(\sram_inst|ram[10][60]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[11][60]~q ),
	.datad(\sram_inst|Mux3~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux3~3 .lut_mask = 16'hF388;
defparam \sram_inst|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N22
cycloneive_lcell_comb \sram_inst|ram[1][60]~feeder (
// Equation(s):
// \sram_inst|ram[1][60]~feeder_combout  = \sram_inst|ram~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~76_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[1][60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][60]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[1][60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N23
dffeas \sram_inst|ram[1][60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][60]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][60] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][60] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N21
dffeas \sram_inst|ram[3][60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][60]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][60] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N30
cycloneive_lcell_comb \sram_inst|ram[2][60]~feeder (
// Equation(s):
// \sram_inst|ram[2][60]~feeder_combout  = \sram_inst|ram~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~76_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[2][60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][60]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[2][60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N31
dffeas \sram_inst|ram[2][60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][60]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][60] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][60] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N5
dffeas \sram_inst|ram[0][60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][60]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][60] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N4
cycloneive_lcell_comb \sram_inst|Mux3~4 (
// Equation(s):
// \sram_inst|Mux3~4_combout  = (memory_address[1] & ((\sram_inst|ram[2][60]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[0][60]~q  & !memory_address[0]))))

	.dataa(\sram_inst|ram[2][60]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[0][60]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux3~4 .lut_mask = 16'hCCB8;
defparam \sram_inst|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N20
cycloneive_lcell_comb \sram_inst|Mux3~5 (
// Equation(s):
// \sram_inst|Mux3~5_combout  = (memory_address[0] & ((\sram_inst|Mux3~4_combout  & ((\sram_inst|ram[3][60]~q ))) # (!\sram_inst|Mux3~4_combout  & (\sram_inst|ram[1][60]~q )))) # (!memory_address[0] & (((\sram_inst|Mux3~4_combout ))))

	.dataa(\sram_inst|ram[1][60]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[3][60]~q ),
	.datad(\sram_inst|Mux3~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux3~5 .lut_mask = 16'hF388;
defparam \sram_inst|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N6
cycloneive_lcell_comb \sram_inst|Mux3~6 (
// Equation(s):
// \sram_inst|Mux3~6_combout  = (memory_address[2] & (memory_address[3])) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|Mux3~3_combout )) # (!memory_address[3] & ((\sram_inst|Mux3~5_combout )))))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|Mux3~3_combout ),
	.datad(\sram_inst|Mux3~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux3~6 .lut_mask = 16'hD9C8;
defparam \sram_inst|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N15
dffeas \sram_inst|ram[4][60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][60]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][60] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cycloneive_lcell_comb \sram_inst|ram[6][60]~feeder (
// Equation(s):
// \sram_inst|ram[6][60]~feeder_combout  = \sram_inst|ram~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~76_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[6][60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][60]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[6][60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N13
dffeas \sram_inst|ram[6][60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][60]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][60] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N14
cycloneive_lcell_comb \sram_inst|Mux3~0 (
// Equation(s):
// \sram_inst|Mux3~0_combout  = (memory_address[0] & (memory_address[1])) # (!memory_address[0] & ((memory_address[1] & ((\sram_inst|ram[6][60]~q ))) # (!memory_address[1] & (\sram_inst|ram[4][60]~q ))))

	.dataa(memory_address[0]),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[4][60]~q ),
	.datad(\sram_inst|ram[6][60]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux3~0 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N7
dffeas \sram_inst|ram[5][60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][60]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][60] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
cycloneive_lcell_comb \sram_inst|ram[7][60]~feeder (
// Equation(s):
// \sram_inst|ram[7][60]~feeder_combout  = \sram_inst|ram~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~76_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[7][60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][60]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[7][60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N19
dffeas \sram_inst|ram[7][60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][60]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][60] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
cycloneive_lcell_comb \sram_inst|Mux3~1 (
// Equation(s):
// \sram_inst|Mux3~1_combout  = (\sram_inst|Mux3~0_combout  & (((\sram_inst|ram[7][60]~q )) # (!memory_address[0]))) # (!\sram_inst|Mux3~0_combout  & (memory_address[0] & (\sram_inst|ram[5][60]~q )))

	.dataa(\sram_inst|Mux3~0_combout ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[5][60]~q ),
	.datad(\sram_inst|ram[7][60]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux3~1 .lut_mask = 16'hEA62;
defparam \sram_inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \sram_inst|Mux3~9 (
// Equation(s):
// \sram_inst|Mux3~9_combout  = (memory_address[2] & ((\sram_inst|Mux3~6_combout  & (\sram_inst|Mux3~8_combout )) # (!\sram_inst|Mux3~6_combout  & ((\sram_inst|Mux3~1_combout ))))) # (!memory_address[2] & (((\sram_inst|Mux3~6_combout ))))

	.dataa(\sram_inst|Mux3~8_combout ),
	.datab(memory_address[2]),
	.datac(\sram_inst|Mux3~6_combout ),
	.datad(\sram_inst|Mux3~1_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux3~9 .lut_mask = 16'hBCB0;
defparam \sram_inst|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N27
dffeas \sram_inst|memory_read[60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux3~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [60]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[60] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N5
dffeas \xtea_input[60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[60]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[60] .is_wysiwyg = "true";
defparam \xtea_input[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
cycloneive_lcell_comb \xteablock_inst|Add5~84 (
// Equation(s):
// \xteablock_inst|Add5~84_combout  = ((\xteablock_inst|sum [28] $ (\xtea_mode~q  $ (\xteablock_inst|Add5~82 )))) # (GND)
// \xteablock_inst|Add5~85  = CARRY((\xteablock_inst|sum [28] & ((!\xteablock_inst|Add5~82 ) # (!\xtea_mode~q ))) # (!\xteablock_inst|sum [28] & (!\xtea_mode~q  & !\xteablock_inst|Add5~82 )))

	.dataa(\xteablock_inst|sum [28]),
	.datab(\xtea_mode~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~82 ),
	.combout(\xteablock_inst|Add5~84_combout ),
	.cout(\xteablock_inst|Add5~85 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~84 .lut_mask = 16'h962B;
defparam \xteablock_inst|Add5~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneive_lcell_comb \xteablock_inst|Add5~86 (
// Equation(s):
// \xteablock_inst|Add5~86_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & \xteablock_inst|Add5~84_combout )

	.dataa(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\xteablock_inst|Add5~84_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~86_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~86 .lut_mask = 16'hAA00;
defparam \xteablock_inst|Add5~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneive_lcell_comb \xteablock_inst|sum[28] (
// Equation(s):
// \xteablock_inst|sum [28] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|Add5~86_combout ))) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|sum [28]))

	.dataa(gnd),
	.datab(\xteablock_inst|sum [28]),
	.datac(\xteablock_inst|Add5~86_combout ),
	.datad(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|sum [28]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[28] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|sum[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[28]~33 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[28]~33_combout  = (\serialblock_inst|serialreader_inst|temp_data [28] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [28]),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datac(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[28]~33_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[28]~33 .lut_mask = 16'h2AAA;
defparam \serialblock_inst|serialreader_inst|reader_data_out[28]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[28] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [28] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out[28]~33_combout )) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out [28])))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out[28]~33_combout ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [28]),
	.datac(\nreset~input_o ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [28]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[28] .lut_mask = 16'hA0C0;
defparam \serialblock_inst|serialreader_inst|reader_data_out[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \xteablock_inst|xtea_output[28] (
// Equation(s):
// \xteablock_inst|xtea_output [28] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|subinput1 [28]))) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|xtea_output [28]))

	.dataa(\xteablock_inst|xtea_output [28]),
	.datab(gnd),
	.datac(\xteablock_inst|subinput1 [28]),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [28]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[28] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|xtea_output[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \Selector56~0 (
// Equation(s):
// \Selector56~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [28]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [28]))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [28]),
	.datad(\xteablock_inst|xtea_output [28]),
	.cin(gnd),
	.combout(\Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector56~0 .lut_mask = 16'hFA50;
defparam \Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N27
dffeas \memory_write[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector56~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[28]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[28] .is_wysiwyg = "true";
defparam \memory_write[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \sram_inst|ram~44 (
// Equation(s):
// \sram_inst|ram~44_combout  = (\nreset~input_o  & memory_write[28])

	.dataa(gnd),
	.datab(\nreset~input_o ),
	.datac(gnd),
	.datad(memory_write[28]),
	.cin(gnd),
	.combout(\sram_inst|ram~44_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~44 .lut_mask = 16'hCC00;
defparam \sram_inst|ram~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
cycloneive_lcell_comb \sram_inst|ram[15][28]~feeder (
// Equation(s):
// \sram_inst|ram[15][28]~feeder_combout  = \sram_inst|ram~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][28]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N29
dffeas \sram_inst|ram[15][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][28] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N3
dffeas \sram_inst|ram[14][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][28] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N17
dffeas \sram_inst|ram[12][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][28] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N10
cycloneive_lcell_comb \sram_inst|ram[13][28]~feeder (
// Equation(s):
// \sram_inst|ram[13][28]~feeder_combout  = \sram_inst|ram~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~44_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[13][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][28]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[13][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N11
dffeas \sram_inst|ram[13][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][28] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N16
cycloneive_lcell_comb \sram_inst|Mux35~7 (
// Equation(s):
// \sram_inst|Mux35~7_combout  = (memory_address[1] & (memory_address[0])) # (!memory_address[1] & ((memory_address[0] & ((\sram_inst|ram[13][28]~q ))) # (!memory_address[0] & (\sram_inst|ram[12][28]~q ))))

	.dataa(memory_address[1]),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[12][28]~q ),
	.datad(\sram_inst|ram[13][28]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux35~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux35~7 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux35~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N2
cycloneive_lcell_comb \sram_inst|Mux35~8 (
// Equation(s):
// \sram_inst|Mux35~8_combout  = (memory_address[1] & ((\sram_inst|Mux35~7_combout  & (\sram_inst|ram[15][28]~q )) # (!\sram_inst|Mux35~7_combout  & ((\sram_inst|ram[14][28]~q ))))) # (!memory_address[1] & (((\sram_inst|Mux35~7_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[15][28]~q ),
	.datac(\sram_inst|ram[14][28]~q ),
	.datad(\sram_inst|Mux35~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux35~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux35~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux35~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N19
dffeas \sram_inst|ram[4][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][28] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \sram_inst|ram[6][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][28] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \sram_inst|Mux35~0 (
// Equation(s):
// \sram_inst|Mux35~0_combout  = (memory_address[1] & ((memory_address[0]) # ((\sram_inst|ram[6][28]~q )))) # (!memory_address[1] & (!memory_address[0] & (\sram_inst|ram[4][28]~q )))

	.dataa(memory_address[1]),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[4][28]~q ),
	.datad(\sram_inst|ram[6][28]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux35~0 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N8
cycloneive_lcell_comb \sram_inst|ram[7][28]~feeder (
// Equation(s):
// \sram_inst|ram[7][28]~feeder_combout  = \sram_inst|ram~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[7][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][28]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[7][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N9
dffeas \sram_inst|ram[7][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][28] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N27
dffeas \sram_inst|ram[5][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][28] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N26
cycloneive_lcell_comb \sram_inst|Mux35~1 (
// Equation(s):
// \sram_inst|Mux35~1_combout  = (\sram_inst|Mux35~0_combout  & ((\sram_inst|ram[7][28]~q ) # ((!memory_address[0])))) # (!\sram_inst|Mux35~0_combout  & (((\sram_inst|ram[5][28]~q  & memory_address[0]))))

	.dataa(\sram_inst|Mux35~0_combout ),
	.datab(\sram_inst|ram[7][28]~q ),
	.datac(\sram_inst|ram[5][28]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux35~1 .lut_mask = 16'hD8AA;
defparam \sram_inst|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
cycloneive_lcell_comb \sram_inst|ram[2][28]~feeder (
// Equation(s):
// \sram_inst|ram[2][28]~feeder_combout  = \sram_inst|ram~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[2][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][28]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[2][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N13
dffeas \sram_inst|ram[2][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][28] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N19
dffeas \sram_inst|ram[0][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][28] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
cycloneive_lcell_comb \sram_inst|Mux35~4 (
// Equation(s):
// \sram_inst|Mux35~4_combout  = (memory_address[1] & ((\sram_inst|ram[2][28]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[0][28]~q  & !memory_address[0]))))

	.dataa(\sram_inst|ram[2][28]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[0][28]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux35~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux35~4 .lut_mask = 16'hCCB8;
defparam \sram_inst|Mux35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N9
dffeas \sram_inst|ram[3][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][28] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N18
cycloneive_lcell_comb \sram_inst|ram[1][28]~feeder (
// Equation(s):
// \sram_inst|ram[1][28]~feeder_combout  = \sram_inst|ram~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[1][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][28]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[1][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N19
dffeas \sram_inst|ram[1][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][28] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N8
cycloneive_lcell_comb \sram_inst|Mux35~5 (
// Equation(s):
// \sram_inst|Mux35~5_combout  = (\sram_inst|Mux35~4_combout  & (((\sram_inst|ram[3][28]~q )) # (!memory_address[0]))) # (!\sram_inst|Mux35~4_combout  & (memory_address[0] & ((\sram_inst|ram[1][28]~q ))))

	.dataa(\sram_inst|Mux35~4_combout ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[3][28]~q ),
	.datad(\sram_inst|ram[1][28]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux35~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux35~5 .lut_mask = 16'hE6A2;
defparam \sram_inst|Mux35~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cycloneive_lcell_comb \sram_inst|ram[10][28]~feeder (
// Equation(s):
// \sram_inst|ram[10][28]~feeder_combout  = \sram_inst|ram~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][28]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N11
dffeas \sram_inst|ram[10][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][28] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N5
dffeas \sram_inst|ram[11][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][28] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N20
cycloneive_lcell_comb \sram_inst|ram[9][28]~feeder (
// Equation(s):
// \sram_inst|ram[9][28]~feeder_combout  = \sram_inst|ram~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~44_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[9][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][28]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[9][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N21
dffeas \sram_inst|ram[9][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][28] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N31
dffeas \sram_inst|ram[8][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][28] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N30
cycloneive_lcell_comb \sram_inst|Mux35~2 (
// Equation(s):
// \sram_inst|Mux35~2_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[9][28]~q )) # (!memory_address[0] & ((\sram_inst|ram[8][28]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[9][28]~q ),
	.datac(\sram_inst|ram[8][28]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux35~2 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cycloneive_lcell_comb \sram_inst|Mux35~3 (
// Equation(s):
// \sram_inst|Mux35~3_combout  = (memory_address[1] & ((\sram_inst|Mux35~2_combout  & ((\sram_inst|ram[11][28]~q ))) # (!\sram_inst|Mux35~2_combout  & (\sram_inst|ram[10][28]~q )))) # (!memory_address[1] & (((\sram_inst|Mux35~2_combout ))))

	.dataa(\sram_inst|ram[10][28]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[11][28]~q ),
	.datad(\sram_inst|Mux35~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux35~3 .lut_mask = 16'hF388;
defparam \sram_inst|Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N30
cycloneive_lcell_comb \sram_inst|Mux35~6 (
// Equation(s):
// \sram_inst|Mux35~6_combout  = (memory_address[2] & (memory_address[3])) # (!memory_address[2] & ((memory_address[3] & ((\sram_inst|Mux35~3_combout ))) # (!memory_address[3] & (\sram_inst|Mux35~5_combout ))))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|Mux35~5_combout ),
	.datad(\sram_inst|Mux35~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux35~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux35~6 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux35~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
cycloneive_lcell_comb \sram_inst|Mux35~9 (
// Equation(s):
// \sram_inst|Mux35~9_combout  = (memory_address[2] & ((\sram_inst|Mux35~6_combout  & (\sram_inst|Mux35~8_combout )) # (!\sram_inst|Mux35~6_combout  & ((\sram_inst|Mux35~1_combout ))))) # (!memory_address[2] & (((\sram_inst|Mux35~6_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|Mux35~8_combout ),
	.datac(\sram_inst|Mux35~1_combout ),
	.datad(\sram_inst|Mux35~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux35~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux35~9 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux35~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N25
dffeas \sram_inst|memory_read[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux35~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[28] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N13
dffeas \xtea_key[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[28]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[28] .is_wysiwyg = "true";
defparam \xtea_key[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N12
cycloneive_lcell_comb \xteablock_inst|subkey[3][28] (
// Equation(s):
// \xteablock_inst|subkey[3][28]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][28]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[28])))

	.dataa(\xteablock_inst|subkey[3][28]~combout ),
	.datab(gnd),
	.datac(xtea_key[28]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][28]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][28] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[3][28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N15
dffeas \xtea_key[124] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[124]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[124] .is_wysiwyg = "true";
defparam \xtea_key[124] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N14
cycloneive_lcell_comb \xteablock_inst|subkey[0][28] (
// Equation(s):
// \xteablock_inst|subkey[0][28]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[0][28]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[124])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[0][28]~combout ),
	.datac(xtea_key[124]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][28]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][28] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[0][28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N8
cycloneive_lcell_comb \xteablock_inst|rand_key~122 (
// Equation(s):
// \xteablock_inst|rand_key~122_combout  = (\xteablock_inst|sum [0] & ((\xteablock_inst|subkey[3][28]~combout ) # ((!\xteablock_inst|sum [1])))) # (!\xteablock_inst|sum [0] & (((\xteablock_inst|subkey[0][28]~combout  & !\xteablock_inst|sum [1]))))

	.dataa(\xteablock_inst|subkey[3][28]~combout ),
	.datab(\xteablock_inst|subkey[0][28]~combout ),
	.datac(\xteablock_inst|sum [0]),
	.datad(\xteablock_inst|sum [1]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~122_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~122 .lut_mask = 16'hA0FC;
defparam \xteablock_inst|rand_key~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N3
dffeas \xtea_key[92] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[92]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[92] .is_wysiwyg = "true";
defparam \xtea_key[92] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N2
cycloneive_lcell_comb \xteablock_inst|subkey[1][28] (
// Equation(s):
// \xteablock_inst|subkey[1][28]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[1][28]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[92])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[1][28]~combout ),
	.datac(xtea_key[92]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][28]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][28] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[1][28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N1
dffeas \xtea_key[60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[60]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[60] .is_wysiwyg = "true";
defparam \xtea_key[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N0
cycloneive_lcell_comb \xteablock_inst|subkey[2][28] (
// Equation(s):
// \xteablock_inst|subkey[2][28]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][28]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[60])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[2][28]~combout ),
	.datac(xtea_key[60]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][28]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][28] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[2][28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N10
cycloneive_lcell_comb \xteablock_inst|rand_key~123 (
// Equation(s):
// \xteablock_inst|rand_key~123_combout  = (\xteablock_inst|rand_key~122_combout  & ((\xteablock_inst|subkey[1][28]~combout ) # ((!\xteablock_inst|rand_key~65_combout )))) # (!\xteablock_inst|rand_key~122_combout  & (((\xteablock_inst|rand_key~65_combout  & 
// \xteablock_inst|subkey[2][28]~combout ))))

	.dataa(\xteablock_inst|rand_key~122_combout ),
	.datab(\xteablock_inst|subkey[1][28]~combout ),
	.datac(\xteablock_inst|rand_key~65_combout ),
	.datad(\xteablock_inst|subkey[2][28]~combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~123_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~123 .lut_mask = 16'hDA8A;
defparam \xteablock_inst|rand_key~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N22
cycloneive_lcell_comb \xteablock_inst|Add3~54 (
// Equation(s):
// \xteablock_inst|Add3~54_combout  = (\xteablock_inst|sum [27] & ((\xteablock_inst|rand_key~121_combout  & (\xteablock_inst|Add3~53  & VCC)) # (!\xteablock_inst|rand_key~121_combout  & (!\xteablock_inst|Add3~53 )))) # (!\xteablock_inst|sum [27] & 
// ((\xteablock_inst|rand_key~121_combout  & (!\xteablock_inst|Add3~53 )) # (!\xteablock_inst|rand_key~121_combout  & ((\xteablock_inst|Add3~53 ) # (GND)))))
// \xteablock_inst|Add3~55  = CARRY((\xteablock_inst|sum [27] & (!\xteablock_inst|rand_key~121_combout  & !\xteablock_inst|Add3~53 )) # (!\xteablock_inst|sum [27] & ((!\xteablock_inst|Add3~53 ) # (!\xteablock_inst|rand_key~121_combout ))))

	.dataa(\xteablock_inst|sum [27]),
	.datab(\xteablock_inst|rand_key~121_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~53 ),
	.combout(\xteablock_inst|Add3~54_combout ),
	.cout(\xteablock_inst|Add3~55 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~54 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add3~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N24
cycloneive_lcell_comb \xteablock_inst|Add3~56 (
// Equation(s):
// \xteablock_inst|Add3~56_combout  = ((\xteablock_inst|sum [28] $ (\xteablock_inst|rand_key~123_combout  $ (!\xteablock_inst|Add3~55 )))) # (GND)
// \xteablock_inst|Add3~57  = CARRY((\xteablock_inst|sum [28] & ((\xteablock_inst|rand_key~123_combout ) # (!\xteablock_inst|Add3~55 ))) # (!\xteablock_inst|sum [28] & (\xteablock_inst|rand_key~123_combout  & !\xteablock_inst|Add3~55 )))

	.dataa(\xteablock_inst|sum [28]),
	.datab(\xteablock_inst|rand_key~123_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~55 ),
	.combout(\xteablock_inst|Add3~56_combout ),
	.cout(\xteablock_inst|Add3~57 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~56 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add3~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N8
cycloneive_lcell_comb \xteablock_inst|res_v~45 (
// Equation(s):
// \xteablock_inst|res_v~45_combout  = \xteablock_inst|subinput1 [0] $ (\xteablock_inst|subinput1 [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|subinput1 [0]),
	.datad(\xteablock_inst|subinput1 [9]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~45_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~45 .lut_mask = 16'h0FF0;
defparam \xteablock_inst|res_v~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N22
cycloneive_lcell_comb \xteablock_inst|res_v~43 (
// Equation(s):
// \xteablock_inst|res_v~43_combout  = \xteablock_inst|subinput1 [11] $ (\xteablock_inst|subinput1 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|subinput1 [11]),
	.datad(\xteablock_inst|subinput1 [2]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~43_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~43 .lut_mask = 16'h0FF0;
defparam \xteablock_inst|res_v~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N10
cycloneive_lcell_comb \xteablock_inst|res_v~42 (
// Equation(s):
// \xteablock_inst|res_v~42_combout  = \xteablock_inst|subinput1 [12] $ (\xteablock_inst|subinput1 [3])

	.dataa(gnd),
	.datab(\xteablock_inst|subinput1 [12]),
	.datac(\xteablock_inst|subinput1 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~42_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~42 .lut_mask = 16'h3C3C;
defparam \xteablock_inst|res_v~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
cycloneive_lcell_comb \xteablock_inst|Add2~48 (
// Equation(s):
// \xteablock_inst|Add2~48_combout  = ((\xteablock_inst|subinput1 [24] $ (\xteablock_inst|res_v~42_combout  $ (!\xteablock_inst|Add2~47 )))) # (GND)
// \xteablock_inst|Add2~49  = CARRY((\xteablock_inst|subinput1 [24] & ((\xteablock_inst|res_v~42_combout ) # (!\xteablock_inst|Add2~47 ))) # (!\xteablock_inst|subinput1 [24] & (\xteablock_inst|res_v~42_combout  & !\xteablock_inst|Add2~47 )))

	.dataa(\xteablock_inst|subinput1 [24]),
	.datab(\xteablock_inst|res_v~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~47 ),
	.combout(\xteablock_inst|Add2~48_combout ),
	.cout(\xteablock_inst|Add2~49 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~48 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cycloneive_lcell_comb \xteablock_inst|Add2~50 (
// Equation(s):
// \xteablock_inst|Add2~50_combout  = (\xteablock_inst|res_v~43_combout  & ((\xteablock_inst|subinput1 [25] & (\xteablock_inst|Add2~49  & VCC)) # (!\xteablock_inst|subinput1 [25] & (!\xteablock_inst|Add2~49 )))) # (!\xteablock_inst|res_v~43_combout  & 
// ((\xteablock_inst|subinput1 [25] & (!\xteablock_inst|Add2~49 )) # (!\xteablock_inst|subinput1 [25] & ((\xteablock_inst|Add2~49 ) # (GND)))))
// \xteablock_inst|Add2~51  = CARRY((\xteablock_inst|res_v~43_combout  & (!\xteablock_inst|subinput1 [25] & !\xteablock_inst|Add2~49 )) # (!\xteablock_inst|res_v~43_combout  & ((!\xteablock_inst|Add2~49 ) # (!\xteablock_inst|subinput1 [25]))))

	.dataa(\xteablock_inst|res_v~43_combout ),
	.datab(\xteablock_inst|subinput1 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~49 ),
	.combout(\xteablock_inst|Add2~50_combout ),
	.cout(\xteablock_inst|Add2~51 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~50 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cycloneive_lcell_comb \xteablock_inst|Add2~52 (
// Equation(s):
// \xteablock_inst|Add2~52_combout  = ((\xteablock_inst|subinput1 [26] $ (\xteablock_inst|res_v~44_combout  $ (!\xteablock_inst|Add2~51 )))) # (GND)
// \xteablock_inst|Add2~53  = CARRY((\xteablock_inst|subinput1 [26] & ((\xteablock_inst|res_v~44_combout ) # (!\xteablock_inst|Add2~51 ))) # (!\xteablock_inst|subinput1 [26] & (\xteablock_inst|res_v~44_combout  & !\xteablock_inst|Add2~51 )))

	.dataa(\xteablock_inst|subinput1 [26]),
	.datab(\xteablock_inst|res_v~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~51 ),
	.combout(\xteablock_inst|Add2~52_combout ),
	.cout(\xteablock_inst|Add2~53 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~52 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
cycloneive_lcell_comb \xteablock_inst|Add2~54 (
// Equation(s):
// \xteablock_inst|Add2~54_combout  = (\xteablock_inst|subinput1 [27] & ((\xteablock_inst|res_v~45_combout  & (\xteablock_inst|Add2~53  & VCC)) # (!\xteablock_inst|res_v~45_combout  & (!\xteablock_inst|Add2~53 )))) # (!\xteablock_inst|subinput1 [27] & 
// ((\xteablock_inst|res_v~45_combout  & (!\xteablock_inst|Add2~53 )) # (!\xteablock_inst|res_v~45_combout  & ((\xteablock_inst|Add2~53 ) # (GND)))))
// \xteablock_inst|Add2~55  = CARRY((\xteablock_inst|subinput1 [27] & (!\xteablock_inst|res_v~45_combout  & !\xteablock_inst|Add2~53 )) # (!\xteablock_inst|subinput1 [27] & ((!\xteablock_inst|Add2~53 ) # (!\xteablock_inst|res_v~45_combout ))))

	.dataa(\xteablock_inst|subinput1 [27]),
	.datab(\xteablock_inst|res_v~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~53 ),
	.combout(\xteablock_inst|Add2~54_combout ),
	.cout(\xteablock_inst|Add2~55 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~54 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cycloneive_lcell_comb \xteablock_inst|Add2~56 (
// Equation(s):
// \xteablock_inst|Add2~56_combout  = ((\xteablock_inst|subinput1 [28] $ (\xteablock_inst|subinput1 [8] $ (!\xteablock_inst|Add2~55 )))) # (GND)
// \xteablock_inst|Add2~57  = CARRY((\xteablock_inst|subinput1 [28] & ((\xteablock_inst|subinput1 [8]) # (!\xteablock_inst|Add2~55 ))) # (!\xteablock_inst|subinput1 [28] & (\xteablock_inst|subinput1 [8] & !\xteablock_inst|Add2~55 )))

	.dataa(\xteablock_inst|subinput1 [28]),
	.datab(\xteablock_inst|subinput1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~55 ),
	.combout(\xteablock_inst|Add2~56_combout ),
	.cout(\xteablock_inst|Add2~57 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~56 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N6
cycloneive_lcell_comb \xteablock_inst|Add1~114 (
// Equation(s):
// \xteablock_inst|Add1~114_combout  = \xtea_mode~q  $ (\xteablock_inst|Add3~56_combout  $ (\xteablock_inst|Add2~56_combout ))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(\xteablock_inst|Add3~56_combout ),
	.datad(\xteablock_inst|Add2~56_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~114_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~114 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add1~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N2
cycloneive_lcell_comb \xteablock_inst|Add1~99 (
// Equation(s):
// \xteablock_inst|Add1~99_combout  = (\xteablock_inst|Add1~98_combout  & ((\xteablock_inst|subinput0 [24] & (\xteablock_inst|Add1~96  & VCC)) # (!\xteablock_inst|subinput0 [24] & (!\xteablock_inst|Add1~96 )))) # (!\xteablock_inst|Add1~98_combout  & 
// ((\xteablock_inst|subinput0 [24] & (!\xteablock_inst|Add1~96 )) # (!\xteablock_inst|subinput0 [24] & ((\xteablock_inst|Add1~96 ) # (GND)))))
// \xteablock_inst|Add1~100  = CARRY((\xteablock_inst|Add1~98_combout  & (!\xteablock_inst|subinput0 [24] & !\xteablock_inst|Add1~96 )) # (!\xteablock_inst|Add1~98_combout  & ((!\xteablock_inst|Add1~96 ) # (!\xteablock_inst|subinput0 [24]))))

	.dataa(\xteablock_inst|Add1~98_combout ),
	.datab(\xteablock_inst|subinput0 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~96 ),
	.combout(\xteablock_inst|Add1~99_combout ),
	.cout(\xteablock_inst|Add1~100 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~99 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add1~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N4
cycloneive_lcell_comb \xteablock_inst|Add1~103 (
// Equation(s):
// \xteablock_inst|Add1~103_combout  = ((\xteablock_inst|subinput0 [25] $ (\xteablock_inst|Add1~102_combout  $ (!\xteablock_inst|Add1~100 )))) # (GND)
// \xteablock_inst|Add1~104  = CARRY((\xteablock_inst|subinput0 [25] & ((\xteablock_inst|Add1~102_combout ) # (!\xteablock_inst|Add1~100 ))) # (!\xteablock_inst|subinput0 [25] & (\xteablock_inst|Add1~102_combout  & !\xteablock_inst|Add1~100 )))

	.dataa(\xteablock_inst|subinput0 [25]),
	.datab(\xteablock_inst|Add1~102_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~100 ),
	.combout(\xteablock_inst|Add1~103_combout ),
	.cout(\xteablock_inst|Add1~104 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~103 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add1~103 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N6
cycloneive_lcell_comb \xteablock_inst|Add1~107 (
// Equation(s):
// \xteablock_inst|Add1~107_combout  = (\xteablock_inst|Add1~106_combout  & ((\xteablock_inst|subinput0 [26] & (\xteablock_inst|Add1~104  & VCC)) # (!\xteablock_inst|subinput0 [26] & (!\xteablock_inst|Add1~104 )))) # (!\xteablock_inst|Add1~106_combout  & 
// ((\xteablock_inst|subinput0 [26] & (!\xteablock_inst|Add1~104 )) # (!\xteablock_inst|subinput0 [26] & ((\xteablock_inst|Add1~104 ) # (GND)))))
// \xteablock_inst|Add1~108  = CARRY((\xteablock_inst|Add1~106_combout  & (!\xteablock_inst|subinput0 [26] & !\xteablock_inst|Add1~104 )) # (!\xteablock_inst|Add1~106_combout  & ((!\xteablock_inst|Add1~104 ) # (!\xteablock_inst|subinput0 [26]))))

	.dataa(\xteablock_inst|Add1~106_combout ),
	.datab(\xteablock_inst|subinput0 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~104 ),
	.combout(\xteablock_inst|Add1~107_combout ),
	.cout(\xteablock_inst|Add1~108 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~107 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add1~107 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
cycloneive_lcell_comb \xteablock_inst|Add1~111 (
// Equation(s):
// \xteablock_inst|Add1~111_combout  = ((\xteablock_inst|Add1~110_combout  $ (\xteablock_inst|subinput0 [27] $ (!\xteablock_inst|Add1~108 )))) # (GND)
// \xteablock_inst|Add1~112  = CARRY((\xteablock_inst|Add1~110_combout  & ((\xteablock_inst|subinput0 [27]) # (!\xteablock_inst|Add1~108 ))) # (!\xteablock_inst|Add1~110_combout  & (\xteablock_inst|subinput0 [27] & !\xteablock_inst|Add1~108 )))

	.dataa(\xteablock_inst|Add1~110_combout ),
	.datab(\xteablock_inst|subinput0 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~108 ),
	.combout(\xteablock_inst|Add1~111_combout ),
	.cout(\xteablock_inst|Add1~112 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~111 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add1~111 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cycloneive_lcell_comb \xteablock_inst|Add1~115 (
// Equation(s):
// \xteablock_inst|Add1~115_combout  = (\xteablock_inst|Add1~114_combout  & ((\xteablock_inst|subinput0 [28] & (\xteablock_inst|Add1~112  & VCC)) # (!\xteablock_inst|subinput0 [28] & (!\xteablock_inst|Add1~112 )))) # (!\xteablock_inst|Add1~114_combout  & 
// ((\xteablock_inst|subinput0 [28] & (!\xteablock_inst|Add1~112 )) # (!\xteablock_inst|subinput0 [28] & ((\xteablock_inst|Add1~112 ) # (GND)))))
// \xteablock_inst|Add1~116  = CARRY((\xteablock_inst|Add1~114_combout  & (!\xteablock_inst|subinput0 [28] & !\xteablock_inst|Add1~112 )) # (!\xteablock_inst|Add1~114_combout  & ((!\xteablock_inst|Add1~112 ) # (!\xteablock_inst|subinput0 [28]))))

	.dataa(\xteablock_inst|Add1~114_combout ),
	.datab(\xteablock_inst|subinput0 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~112 ),
	.combout(\xteablock_inst|Add1~115_combout ),
	.cout(\xteablock_inst|Add1~116 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~115 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add1~115 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneive_lcell_comb \xteablock_inst|Add1~117 (
// Equation(s):
// \xteablock_inst|Add1~117_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & ((\xteablock_inst|Add1~115_combout ))) # (!\xteablock_inst|xtea_cstate.change_v0~q  & (xtea_input[60]))

	.dataa(gnd),
	.datab(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datac(xtea_input[60]),
	.datad(\xteablock_inst|Add1~115_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~117_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~117 .lut_mask = 16'hFC30;
defparam \xteablock_inst|Add1~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \xteablock_inst|subinput0[28] (
// Equation(s):
// \xteablock_inst|subinput0 [28] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|Add1~117_combout )) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [28])))

	.dataa(gnd),
	.datab(\xteablock_inst|Add1~117_combout ),
	.datac(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.datad(\xteablock_inst|subinput0 [28]),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [28]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[28] .lut_mask = 16'hCFC0;
defparam \xteablock_inst|subinput0[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N18
cycloneive_lcell_comb \xteablock_inst|Add8~50 (
// Equation(s):
// \xteablock_inst|Add8~50_combout  = (\xteablock_inst|res_v~20_combout  & ((\xteablock_inst|subinput0 [25] & (\xteablock_inst|Add8~49  & VCC)) # (!\xteablock_inst|subinput0 [25] & (!\xteablock_inst|Add8~49 )))) # (!\xteablock_inst|res_v~20_combout  & 
// ((\xteablock_inst|subinput0 [25] & (!\xteablock_inst|Add8~49 )) # (!\xteablock_inst|subinput0 [25] & ((\xteablock_inst|Add8~49 ) # (GND)))))
// \xteablock_inst|Add8~51  = CARRY((\xteablock_inst|res_v~20_combout  & (!\xteablock_inst|subinput0 [25] & !\xteablock_inst|Add8~49 )) # (!\xteablock_inst|res_v~20_combout  & ((!\xteablock_inst|Add8~49 ) # (!\xteablock_inst|subinput0 [25]))))

	.dataa(\xteablock_inst|res_v~20_combout ),
	.datab(\xteablock_inst|subinput0 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~49 ),
	.combout(\xteablock_inst|Add8~50_combout ),
	.cout(\xteablock_inst|Add8~51 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~50 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add8~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N20
cycloneive_lcell_comb \xteablock_inst|Add8~52 (
// Equation(s):
// \xteablock_inst|Add8~52_combout  = ((\xteablock_inst|res_v~21_combout  $ (\xteablock_inst|subinput0 [26] $ (!\xteablock_inst|Add8~51 )))) # (GND)
// \xteablock_inst|Add8~53  = CARRY((\xteablock_inst|res_v~21_combout  & ((\xteablock_inst|subinput0 [26]) # (!\xteablock_inst|Add8~51 ))) # (!\xteablock_inst|res_v~21_combout  & (\xteablock_inst|subinput0 [26] & !\xteablock_inst|Add8~51 )))

	.dataa(\xteablock_inst|res_v~21_combout ),
	.datab(\xteablock_inst|subinput0 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~51 ),
	.combout(\xteablock_inst|Add8~52_combout ),
	.cout(\xteablock_inst|Add8~53 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~52 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add8~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N22
cycloneive_lcell_comb \xteablock_inst|Add8~54 (
// Equation(s):
// \xteablock_inst|Add8~54_combout  = (\xteablock_inst|res_v~22_combout  & ((\xteablock_inst|subinput0 [27] & (\xteablock_inst|Add8~53  & VCC)) # (!\xteablock_inst|subinput0 [27] & (!\xteablock_inst|Add8~53 )))) # (!\xteablock_inst|res_v~22_combout  & 
// ((\xteablock_inst|subinput0 [27] & (!\xteablock_inst|Add8~53 )) # (!\xteablock_inst|subinput0 [27] & ((\xteablock_inst|Add8~53 ) # (GND)))))
// \xteablock_inst|Add8~55  = CARRY((\xteablock_inst|res_v~22_combout  & (!\xteablock_inst|subinput0 [27] & !\xteablock_inst|Add8~53 )) # (!\xteablock_inst|res_v~22_combout  & ((!\xteablock_inst|Add8~53 ) # (!\xteablock_inst|subinput0 [27]))))

	.dataa(\xteablock_inst|res_v~22_combout ),
	.datab(\xteablock_inst|subinput0 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~53 ),
	.combout(\xteablock_inst|Add8~54_combout ),
	.cout(\xteablock_inst|Add8~55 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~54 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add8~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N24
cycloneive_lcell_comb \xteablock_inst|Add8~56 (
// Equation(s):
// \xteablock_inst|Add8~56_combout  = ((\xteablock_inst|subinput0 [8] $ (\xteablock_inst|subinput0 [28] $ (!\xteablock_inst|Add8~55 )))) # (GND)
// \xteablock_inst|Add8~57  = CARRY((\xteablock_inst|subinput0 [8] & ((\xteablock_inst|subinput0 [28]) # (!\xteablock_inst|Add8~55 ))) # (!\xteablock_inst|subinput0 [8] & (\xteablock_inst|subinput0 [28] & !\xteablock_inst|Add8~55 )))

	.dataa(\xteablock_inst|subinput0 [8]),
	.datab(\xteablock_inst|subinput0 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~55 ),
	.combout(\xteablock_inst|Add8~56_combout ),
	.cout(\xteablock_inst|Add8~57 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~56 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add8~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N4
cycloneive_lcell_comb \xteablock_inst|rand_key~57 (
// Equation(s):
// \xteablock_inst|rand_key~57_combout  = (\xteablock_inst|sum [12] & (\xteablock_inst|subkey[3][28]~combout  & ((\xteablock_inst|sum [11])))) # (!\xteablock_inst|sum [12] & (((\xteablock_inst|subkey[0][28]~combout ) # (\xteablock_inst|sum [11]))))

	.dataa(\xteablock_inst|subkey[3][28]~combout ),
	.datab(\xteablock_inst|sum [12]),
	.datac(\xteablock_inst|subkey[0][28]~combout ),
	.datad(\xteablock_inst|sum [11]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~57_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~57 .lut_mask = 16'hBB30;
defparam \xteablock_inst|rand_key~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N6
cycloneive_lcell_comb \xteablock_inst|rand_key~58 (
// Equation(s):
// \xteablock_inst|rand_key~58_combout  = (\xteablock_inst|rand_key~0_combout  & ((\xteablock_inst|rand_key~57_combout  & (\xteablock_inst|subkey[1][28]~combout )) # (!\xteablock_inst|rand_key~57_combout  & ((\xteablock_inst|subkey[2][28]~combout ))))) # 
// (!\xteablock_inst|rand_key~0_combout  & (((\xteablock_inst|rand_key~57_combout ))))

	.dataa(\xteablock_inst|rand_key~0_combout ),
	.datab(\xteablock_inst|subkey[1][28]~combout ),
	.datac(\xteablock_inst|rand_key~57_combout ),
	.datad(\xteablock_inst|subkey[2][28]~combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~58_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~58 .lut_mask = 16'hDAD0;
defparam \xteablock_inst|rand_key~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneive_lcell_comb \xteablock_inst|rand_key~55 (
// Equation(s):
// \xteablock_inst|rand_key~55_combout  = (\xteablock_inst|sum [12] & (\xteablock_inst|subkey[2][27]~combout  & ((!\xteablock_inst|sum [11])))) # (!\xteablock_inst|sum [12] & (((\xteablock_inst|subkey[0][27]~combout ) # (\xteablock_inst|sum [11]))))

	.dataa(\xteablock_inst|subkey[2][27]~combout ),
	.datab(\xteablock_inst|sum [12]),
	.datac(\xteablock_inst|subkey[0][27]~combout ),
	.datad(\xteablock_inst|sum [11]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~55_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~55 .lut_mask = 16'h33B8;
defparam \xteablock_inst|rand_key~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
cycloneive_lcell_comb \xteablock_inst|rand_key~56 (
// Equation(s):
// \xteablock_inst|rand_key~56_combout  = (\xteablock_inst|rand_key~55_combout  & ((\xteablock_inst|subkey[1][27]~combout ) # ((!\xteablock_inst|sum [11])))) # (!\xteablock_inst|rand_key~55_combout  & (((\xteablock_inst|subkey[3][27]~combout  & 
// \xteablock_inst|sum [11]))))

	.dataa(\xteablock_inst|subkey[1][27]~combout ),
	.datab(\xteablock_inst|subkey[3][27]~combout ),
	.datac(\xteablock_inst|rand_key~55_combout ),
	.datad(\xteablock_inst|sum [11]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~56_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~56 .lut_mask = 16'hACF0;
defparam \xteablock_inst|rand_key~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N26
cycloneive_lcell_comb \xtea_key~30 (
// Equation(s):
// \xtea_key~30_combout  = \Equal2~20_combout  $ (\sram_inst|memory_read [58])

	.dataa(\Equal2~20_combout ),
	.datab(gnd),
	.datac(\sram_inst|memory_read [58]),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_key~30_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~30 .lut_mask = 16'h5A5A;
defparam \xtea_key~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N29
dffeas \xtea_key[58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[58]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[58] .is_wysiwyg = "true";
defparam \xtea_key[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N28
cycloneive_lcell_comb \xteablock_inst|subkey[2][26] (
// Equation(s):
// \xteablock_inst|subkey[2][26]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][26]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[58])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[2][26]~combout ),
	.datac(xtea_key[58]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][26]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][26] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[2][26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N13
dffeas \xtea_key[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[26]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[26] .is_wysiwyg = "true";
defparam \xtea_key[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N12
cycloneive_lcell_comb \xteablock_inst|subkey[3][26] (
// Equation(s):
// \xteablock_inst|subkey[3][26]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][26]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[26])))

	.dataa(\xteablock_inst|subkey[3][26]~combout ),
	.datab(gnd),
	.datac(xtea_key[26]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][26]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][26] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[3][26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N14
cycloneive_lcell_comb \xtea_key[122]~feeder (
// Equation(s):
// \xtea_key[122]~feeder_combout  = \xtea_key~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_key~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_key[122]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key[122]~feeder .lut_mask = 16'hF0F0;
defparam \xtea_key[122]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N15
dffeas \xtea_key[122] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key[122]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[122]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[122] .is_wysiwyg = "true";
defparam \xtea_key[122] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N20
cycloneive_lcell_comb \xteablock_inst|subkey[0][26] (
// Equation(s):
// \xteablock_inst|subkey[0][26]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((\xteablock_inst|subkey[0][26]~combout ))) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (xtea_key[122]))

	.dataa(gnd),
	.datab(xtea_key[122]),
	.datac(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.datad(\xteablock_inst|subkey[0][26]~combout ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][26]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][26] .lut_mask = 16'hFC0C;
defparam \xteablock_inst|subkey[0][26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N4
cycloneive_lcell_comb \xteablock_inst|rand_key~53 (
// Equation(s):
// \xteablock_inst|rand_key~53_combout  = (\xteablock_inst|sum [12] & (\xteablock_inst|subkey[3][26]~combout  & ((\xteablock_inst|sum [11])))) # (!\xteablock_inst|sum [12] & (((\xteablock_inst|subkey[0][26]~combout ) # (\xteablock_inst|sum [11]))))

	.dataa(\xteablock_inst|subkey[3][26]~combout ),
	.datab(\xteablock_inst|subkey[0][26]~combout ),
	.datac(\xteablock_inst|sum [12]),
	.datad(\xteablock_inst|sum [11]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~53_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~53 .lut_mask = 16'hAF0C;
defparam \xteablock_inst|rand_key~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N24
cycloneive_lcell_comb \xteablock_inst|rand_key~54 (
// Equation(s):
// \xteablock_inst|rand_key~54_combout  = (\xteablock_inst|rand_key~0_combout  & ((\xteablock_inst|rand_key~53_combout  & ((\xteablock_inst|subkey[1][26]~combout ))) # (!\xteablock_inst|rand_key~53_combout  & (\xteablock_inst|subkey[2][26]~combout )))) # 
// (!\xteablock_inst|rand_key~0_combout  & (((\xteablock_inst|rand_key~53_combout ))))

	.dataa(\xteablock_inst|rand_key~0_combout ),
	.datab(\xteablock_inst|subkey[2][26]~combout ),
	.datac(\xteablock_inst|rand_key~53_combout ),
	.datad(\xteablock_inst|subkey[1][26]~combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~54_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~54 .lut_mask = 16'hF858;
defparam \xteablock_inst|rand_key~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N13
dffeas \xtea_key[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[25]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[25] .is_wysiwyg = "true";
defparam \xtea_key[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N12
cycloneive_lcell_comb \xteablock_inst|subkey[3][25] (
// Equation(s):
// \xteablock_inst|subkey[3][25]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][25]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[25])))

	.dataa(\xteablock_inst|subkey[3][25]~combout ),
	.datab(gnd),
	.datac(xtea_key[25]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][25]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][25] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[3][25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N26
cycloneive_lcell_comb \xteablock_inst|xtea_output[57] (
// Equation(s):
// \xteablock_inst|xtea_output [57] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [25]))) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|xtea_output [57]))

	.dataa(\xteablock_inst|xtea_output [57]),
	.datab(gnd),
	.datac(\xteablock_inst|subinput0 [25]),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [57]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[57] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|xtea_output[57] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N16
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[57]~62 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[57]~62_combout  = (\serialblock_inst|serialreader_inst|temp_data [57] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )) # 
// (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )))

	.dataa(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [57]),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[57]~62_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[57]~62 .lut_mask = 16'h4CCC;
defparam \serialblock_inst|serialreader_inst|reader_data_out[57]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N12
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[57] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [57] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[57]~62_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [57]))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out [57]),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[57]~62_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [57]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[57] .lut_mask = 16'hC088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[57] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N24
cycloneive_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [57])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [57])))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\xteablock_inst|xtea_output [57]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [57]),
	.cin(gnd),
	.combout(\Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~0 .lut_mask = 16'hF3C0;
defparam \Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N25
dffeas \memory_write[57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[57]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[57] .is_wysiwyg = "true";
defparam \memory_write[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneive_lcell_comb \sram_inst|ram~73 (
// Equation(s):
// \sram_inst|ram~73_combout  = (\nreset~input_o  & memory_write[57])

	.dataa(\nreset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(memory_write[57]),
	.cin(gnd),
	.combout(\sram_inst|ram~73_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~73 .lut_mask = 16'hAA00;
defparam \sram_inst|ram~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N23
dffeas \sram_inst|ram[1][57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][57] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N16
cycloneive_lcell_comb \sram_inst|ram[9][57]~feeder (
// Equation(s):
// \sram_inst|ram[9][57]~feeder_combout  = \sram_inst|ram~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~73_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[9][57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][57]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[9][57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N17
dffeas \sram_inst|ram[9][57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][57] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N22
cycloneive_lcell_comb \sram_inst|Mux6~0 (
// Equation(s):
// \sram_inst|Mux6~0_combout  = (memory_address[3] & ((memory_address[2]) # ((\sram_inst|ram[9][57]~q )))) # (!memory_address[3] & (!memory_address[2] & (\sram_inst|ram[1][57]~q )))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[1][57]~q ),
	.datad(\sram_inst|ram[9][57]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux6~0 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N26
cycloneive_lcell_comb \sram_inst|ram[13][57]~feeder (
// Equation(s):
// \sram_inst|ram[13][57]~feeder_combout  = \sram_inst|ram~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~73_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[13][57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][57]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[13][57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N27
dffeas \sram_inst|ram[13][57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][57] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][57] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N17
dffeas \sram_inst|ram[5][57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][57] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N16
cycloneive_lcell_comb \sram_inst|Mux6~1 (
// Equation(s):
// \sram_inst|Mux6~1_combout  = (\sram_inst|Mux6~0_combout  & ((\sram_inst|ram[13][57]~q ) # ((!memory_address[2])))) # (!\sram_inst|Mux6~0_combout  & (((\sram_inst|ram[5][57]~q  & memory_address[2]))))

	.dataa(\sram_inst|Mux6~0_combout ),
	.datab(\sram_inst|ram[13][57]~q ),
	.datac(\sram_inst|ram[5][57]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux6~1 .lut_mask = 16'hD8AA;
defparam \sram_inst|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \sram_inst|ram[15][57]~feeder (
// Equation(s):
// \sram_inst|ram[15][57]~feeder_combout  = \sram_inst|ram~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~73_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][57]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N9
dffeas \sram_inst|ram[15][57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][57] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][57] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N17
dffeas \sram_inst|ram[7][57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][57] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneive_lcell_comb \sram_inst|ram[11][57]~feeder (
// Equation(s):
// \sram_inst|ram[11][57]~feeder_combout  = \sram_inst|ram~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~73_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[11][57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][57]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[11][57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N23
dffeas \sram_inst|ram[11][57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][57] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][57] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N23
dffeas \sram_inst|ram[3][57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][57] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N22
cycloneive_lcell_comb \sram_inst|Mux6~7 (
// Equation(s):
// \sram_inst|Mux6~7_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[11][57]~q )) # (!memory_address[3] & ((\sram_inst|ram[3][57]~q )))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[11][57]~q ),
	.datac(\sram_inst|ram[3][57]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux6~7 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
cycloneive_lcell_comb \sram_inst|Mux6~8 (
// Equation(s):
// \sram_inst|Mux6~8_combout  = (memory_address[2] & ((\sram_inst|Mux6~7_combout  & (\sram_inst|ram[15][57]~q )) # (!\sram_inst|Mux6~7_combout  & ((\sram_inst|ram[7][57]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux6~7_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[15][57]~q ),
	.datac(\sram_inst|ram[7][57]~q ),
	.datad(\sram_inst|Mux6~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux6~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N28
cycloneive_lcell_comb \sram_inst|ram[10][57]~feeder (
// Equation(s):
// \sram_inst|ram[10][57]~feeder_combout  = \sram_inst|ram~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~73_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][57]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N29
dffeas \sram_inst|ram[10][57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][57] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][57] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N31
dffeas \sram_inst|ram[14][57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][57] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N0
cycloneive_lcell_comb \sram_inst|ram[6][57]~feeder (
// Equation(s):
// \sram_inst|ram[6][57]~feeder_combout  = \sram_inst|ram~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~73_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][57]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N1
dffeas \sram_inst|ram[6][57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][57] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][57] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N7
dffeas \sram_inst|ram[2][57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][57] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N6
cycloneive_lcell_comb \sram_inst|Mux6~2 (
// Equation(s):
// \sram_inst|Mux6~2_combout  = (memory_address[2] & ((\sram_inst|ram[6][57]~q ) # ((memory_address[3])))) # (!memory_address[2] & (((\sram_inst|ram[2][57]~q  & !memory_address[3]))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[6][57]~q ),
	.datac(\sram_inst|ram[2][57]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux6~2 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N30
cycloneive_lcell_comb \sram_inst|Mux6~3 (
// Equation(s):
// \sram_inst|Mux6~3_combout  = (memory_address[3] & ((\sram_inst|Mux6~2_combout  & ((\sram_inst|ram[14][57]~q ))) # (!\sram_inst|Mux6~2_combout  & (\sram_inst|ram[10][57]~q )))) # (!memory_address[3] & (((\sram_inst|Mux6~2_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[10][57]~q ),
	.datac(\sram_inst|ram[14][57]~q ),
	.datad(\sram_inst|Mux6~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux6~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cycloneive_lcell_comb \sram_inst|ram[8][57]~feeder (
// Equation(s):
// \sram_inst|ram[8][57]~feeder_combout  = \sram_inst|ram~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~73_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[8][57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][57]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[8][57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N13
dffeas \sram_inst|ram[8][57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][57] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cycloneive_lcell_comb \sram_inst|ram[12][57]~feeder (
// Equation(s):
// \sram_inst|ram[12][57]~feeder_combout  = \sram_inst|ram~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~73_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[12][57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[12][57]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[12][57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N11
dffeas \sram_inst|ram[12][57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[12][57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][57] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N28
cycloneive_lcell_comb \sram_inst|ram[4][57]~feeder (
// Equation(s):
// \sram_inst|ram[4][57]~feeder_combout  = \sram_inst|ram~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~73_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[4][57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][57]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[4][57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N29
dffeas \sram_inst|ram[4][57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][57] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][57] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N31
dffeas \sram_inst|ram[0][57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][57] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N30
cycloneive_lcell_comb \sram_inst|Mux6~4 (
// Equation(s):
// \sram_inst|Mux6~4_combout  = (memory_address[2] & ((\sram_inst|ram[4][57]~q ) # ((memory_address[3])))) # (!memory_address[2] & (((\sram_inst|ram[0][57]~q  & !memory_address[3]))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[4][57]~q ),
	.datac(\sram_inst|ram[0][57]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux6~4 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N6
cycloneive_lcell_comb \sram_inst|Mux6~5 (
// Equation(s):
// \sram_inst|Mux6~5_combout  = (memory_address[3] & ((\sram_inst|Mux6~4_combout  & ((\sram_inst|ram[12][57]~q ))) # (!\sram_inst|Mux6~4_combout  & (\sram_inst|ram[8][57]~q )))) # (!memory_address[3] & (((\sram_inst|Mux6~4_combout ))))

	.dataa(\sram_inst|ram[8][57]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[12][57]~q ),
	.datad(\sram_inst|Mux6~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux6~5 .lut_mask = 16'hF388;
defparam \sram_inst|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneive_lcell_comb \sram_inst|Mux6~6 (
// Equation(s):
// \sram_inst|Mux6~6_combout  = (memory_address[1] & ((memory_address[0]) # ((\sram_inst|Mux6~3_combout )))) # (!memory_address[1] & (!memory_address[0] & ((\sram_inst|Mux6~5_combout ))))

	.dataa(memory_address[1]),
	.datab(memory_address[0]),
	.datac(\sram_inst|Mux6~3_combout ),
	.datad(\sram_inst|Mux6~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux6~6 .lut_mask = 16'hB9A8;
defparam \sram_inst|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneive_lcell_comb \sram_inst|Mux6~9 (
// Equation(s):
// \sram_inst|Mux6~9_combout  = (memory_address[0] & ((\sram_inst|Mux6~6_combout  & ((\sram_inst|Mux6~8_combout ))) # (!\sram_inst|Mux6~6_combout  & (\sram_inst|Mux6~1_combout )))) # (!memory_address[0] & (((\sram_inst|Mux6~6_combout ))))

	.dataa(\sram_inst|Mux6~1_combout ),
	.datab(memory_address[0]),
	.datac(\sram_inst|Mux6~8_combout ),
	.datad(\sram_inst|Mux6~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux6~9 .lut_mask = 16'hF388;
defparam \sram_inst|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N7
dffeas \sram_inst|memory_read[57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux6~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [57]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[57] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[57] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N13
dffeas \xtea_key[121] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[121]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[121] .is_wysiwyg = "true";
defparam \xtea_key[121] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N12
cycloneive_lcell_comb \xteablock_inst|subkey[0][25] (
// Equation(s):
// \xteablock_inst|subkey[0][25]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[0][25]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[121])))

	.dataa(\xteablock_inst|subkey[0][25]~combout ),
	.datab(gnd),
	.datac(xtea_key[121]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][25]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][25] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[0][25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N7
dffeas \xtea_key[57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[57]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[57] .is_wysiwyg = "true";
defparam \xtea_key[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N6
cycloneive_lcell_comb \xteablock_inst|subkey[2][25] (
// Equation(s):
// \xteablock_inst|subkey[2][25]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][25]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[57])))

	.dataa(\xteablock_inst|subkey[2][25]~combout ),
	.datab(gnd),
	.datac(xtea_key[57]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][25]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][25] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[2][25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N0
cycloneive_lcell_comb \xteablock_inst|rand_key~51 (
// Equation(s):
// \xteablock_inst|rand_key~51_combout  = (\xteablock_inst|sum [12] & (((!\xteablock_inst|sum [11] & \xteablock_inst|subkey[2][25]~combout )))) # (!\xteablock_inst|sum [12] & ((\xteablock_inst|subkey[0][25]~combout ) # ((\xteablock_inst|sum [11]))))

	.dataa(\xteablock_inst|subkey[0][25]~combout ),
	.datab(\xteablock_inst|sum [12]),
	.datac(\xteablock_inst|sum [11]),
	.datad(\xteablock_inst|subkey[2][25]~combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~51_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~51 .lut_mask = 16'h3E32;
defparam \xteablock_inst|rand_key~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N14
cycloneive_lcell_comb \xteablock_inst|rand_key~52 (
// Equation(s):
// \xteablock_inst|rand_key~52_combout  = (\xteablock_inst|sum [11] & ((\xteablock_inst|rand_key~51_combout  & (\xteablock_inst|subkey[1][25]~combout )) # (!\xteablock_inst|rand_key~51_combout  & ((\xteablock_inst|subkey[3][25]~combout ))))) # 
// (!\xteablock_inst|sum [11] & (((\xteablock_inst|rand_key~51_combout ))))

	.dataa(\xteablock_inst|subkey[1][25]~combout ),
	.datab(\xteablock_inst|subkey[3][25]~combout ),
	.datac(\xteablock_inst|sum [11]),
	.datad(\xteablock_inst|rand_key~51_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~52_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~52 .lut_mask = 16'hAFC0;
defparam \xteablock_inst|rand_key~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N18
cycloneive_lcell_comb \xteablock_inst|Add9~50 (
// Equation(s):
// \xteablock_inst|Add9~50_combout  = (\xteablock_inst|sum [25] & ((\xteablock_inst|rand_key~52_combout  & (\xteablock_inst|Add9~49  & VCC)) # (!\xteablock_inst|rand_key~52_combout  & (!\xteablock_inst|Add9~49 )))) # (!\xteablock_inst|sum [25] & 
// ((\xteablock_inst|rand_key~52_combout  & (!\xteablock_inst|Add9~49 )) # (!\xteablock_inst|rand_key~52_combout  & ((\xteablock_inst|Add9~49 ) # (GND)))))
// \xteablock_inst|Add9~51  = CARRY((\xteablock_inst|sum [25] & (!\xteablock_inst|rand_key~52_combout  & !\xteablock_inst|Add9~49 )) # (!\xteablock_inst|sum [25] & ((!\xteablock_inst|Add9~49 ) # (!\xteablock_inst|rand_key~52_combout ))))

	.dataa(\xteablock_inst|sum [25]),
	.datab(\xteablock_inst|rand_key~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~49 ),
	.combout(\xteablock_inst|Add9~50_combout ),
	.cout(\xteablock_inst|Add9~51 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~50 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add9~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N20
cycloneive_lcell_comb \xteablock_inst|Add9~52 (
// Equation(s):
// \xteablock_inst|Add9~52_combout  = ((\xteablock_inst|sum [26] $ (\xteablock_inst|rand_key~54_combout  $ (!\xteablock_inst|Add9~51 )))) # (GND)
// \xteablock_inst|Add9~53  = CARRY((\xteablock_inst|sum [26] & ((\xteablock_inst|rand_key~54_combout ) # (!\xteablock_inst|Add9~51 ))) # (!\xteablock_inst|sum [26] & (\xteablock_inst|rand_key~54_combout  & !\xteablock_inst|Add9~51 )))

	.dataa(\xteablock_inst|sum [26]),
	.datab(\xteablock_inst|rand_key~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~51 ),
	.combout(\xteablock_inst|Add9~52_combout ),
	.cout(\xteablock_inst|Add9~53 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~52 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add9~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N22
cycloneive_lcell_comb \xteablock_inst|Add9~54 (
// Equation(s):
// \xteablock_inst|Add9~54_combout  = (\xteablock_inst|rand_key~56_combout  & ((\xteablock_inst|sum [27] & (\xteablock_inst|Add9~53  & VCC)) # (!\xteablock_inst|sum [27] & (!\xteablock_inst|Add9~53 )))) # (!\xteablock_inst|rand_key~56_combout  & 
// ((\xteablock_inst|sum [27] & (!\xteablock_inst|Add9~53 )) # (!\xteablock_inst|sum [27] & ((\xteablock_inst|Add9~53 ) # (GND)))))
// \xteablock_inst|Add9~55  = CARRY((\xteablock_inst|rand_key~56_combout  & (!\xteablock_inst|sum [27] & !\xteablock_inst|Add9~53 )) # (!\xteablock_inst|rand_key~56_combout  & ((!\xteablock_inst|Add9~53 ) # (!\xteablock_inst|sum [27]))))

	.dataa(\xteablock_inst|rand_key~56_combout ),
	.datab(\xteablock_inst|sum [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~53 ),
	.combout(\xteablock_inst|Add9~54_combout ),
	.cout(\xteablock_inst|Add9~55 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~54 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add9~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N24
cycloneive_lcell_comb \xteablock_inst|Add9~56 (
// Equation(s):
// \xteablock_inst|Add9~56_combout  = ((\xteablock_inst|sum [28] $ (\xteablock_inst|rand_key~58_combout  $ (!\xteablock_inst|Add9~55 )))) # (GND)
// \xteablock_inst|Add9~57  = CARRY((\xteablock_inst|sum [28] & ((\xteablock_inst|rand_key~58_combout ) # (!\xteablock_inst|Add9~55 ))) # (!\xteablock_inst|sum [28] & (\xteablock_inst|rand_key~58_combout  & !\xteablock_inst|Add9~55 )))

	.dataa(\xteablock_inst|sum [28]),
	.datab(\xteablock_inst|rand_key~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~55 ),
	.combout(\xteablock_inst|Add9~56_combout ),
	.cout(\xteablock_inst|Add9~57 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~56 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add9~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N16
cycloneive_lcell_comb \xteablock_inst|Add7~114 (
// Equation(s):
// \xteablock_inst|Add7~114_combout  = \xtea_mode~q  $ (\xteablock_inst|Add8~56_combout  $ (\xteablock_inst|Add9~56_combout ))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(\xteablock_inst|Add8~56_combout ),
	.datad(\xteablock_inst|Add9~56_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~114_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~114 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add7~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N4
cycloneive_lcell_comb \xteablock_inst|Add7~103 (
// Equation(s):
// \xteablock_inst|Add7~103_combout  = ((\xteablock_inst|Add7~102_combout  $ (\xteablock_inst|subinput1 [25] $ (!\xteablock_inst|Add7~100 )))) # (GND)
// \xteablock_inst|Add7~104  = CARRY((\xteablock_inst|Add7~102_combout  & ((\xteablock_inst|subinput1 [25]) # (!\xteablock_inst|Add7~100 ))) # (!\xteablock_inst|Add7~102_combout  & (\xteablock_inst|subinput1 [25] & !\xteablock_inst|Add7~100 )))

	.dataa(\xteablock_inst|Add7~102_combout ),
	.datab(\xteablock_inst|subinput1 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~100 ),
	.combout(\xteablock_inst|Add7~103_combout ),
	.cout(\xteablock_inst|Add7~104 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~103 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add7~103 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N6
cycloneive_lcell_comb \xteablock_inst|Add7~107 (
// Equation(s):
// \xteablock_inst|Add7~107_combout  = (\xteablock_inst|Add7~106_combout  & ((\xteablock_inst|subinput1 [26] & (\xteablock_inst|Add7~104  & VCC)) # (!\xteablock_inst|subinput1 [26] & (!\xteablock_inst|Add7~104 )))) # (!\xteablock_inst|Add7~106_combout  & 
// ((\xteablock_inst|subinput1 [26] & (!\xteablock_inst|Add7~104 )) # (!\xteablock_inst|subinput1 [26] & ((\xteablock_inst|Add7~104 ) # (GND)))))
// \xteablock_inst|Add7~108  = CARRY((\xteablock_inst|Add7~106_combout  & (!\xteablock_inst|subinput1 [26] & !\xteablock_inst|Add7~104 )) # (!\xteablock_inst|Add7~106_combout  & ((!\xteablock_inst|Add7~104 ) # (!\xteablock_inst|subinput1 [26]))))

	.dataa(\xteablock_inst|Add7~106_combout ),
	.datab(\xteablock_inst|subinput1 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~104 ),
	.combout(\xteablock_inst|Add7~107_combout ),
	.cout(\xteablock_inst|Add7~108 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~107 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add7~107 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N8
cycloneive_lcell_comb \xteablock_inst|Add7~111 (
// Equation(s):
// \xteablock_inst|Add7~111_combout  = ((\xteablock_inst|Add7~110_combout  $ (\xteablock_inst|subinput1 [27] $ (!\xteablock_inst|Add7~108 )))) # (GND)
// \xteablock_inst|Add7~112  = CARRY((\xteablock_inst|Add7~110_combout  & ((\xteablock_inst|subinput1 [27]) # (!\xteablock_inst|Add7~108 ))) # (!\xteablock_inst|Add7~110_combout  & (\xteablock_inst|subinput1 [27] & !\xteablock_inst|Add7~108 )))

	.dataa(\xteablock_inst|Add7~110_combout ),
	.datab(\xteablock_inst|subinput1 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~108 ),
	.combout(\xteablock_inst|Add7~111_combout ),
	.cout(\xteablock_inst|Add7~112 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~111 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add7~111 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N10
cycloneive_lcell_comb \xteablock_inst|Add7~115 (
// Equation(s):
// \xteablock_inst|Add7~115_combout  = (\xteablock_inst|Add7~114_combout  & ((\xteablock_inst|subinput1 [28] & (\xteablock_inst|Add7~112  & VCC)) # (!\xteablock_inst|subinput1 [28] & (!\xteablock_inst|Add7~112 )))) # (!\xteablock_inst|Add7~114_combout  & 
// ((\xteablock_inst|subinput1 [28] & (!\xteablock_inst|Add7~112 )) # (!\xteablock_inst|subinput1 [28] & ((\xteablock_inst|Add7~112 ) # (GND)))))
// \xteablock_inst|Add7~116  = CARRY((\xteablock_inst|Add7~114_combout  & (!\xteablock_inst|subinput1 [28] & !\xteablock_inst|Add7~112 )) # (!\xteablock_inst|Add7~114_combout  & ((!\xteablock_inst|Add7~112 ) # (!\xteablock_inst|subinput1 [28]))))

	.dataa(\xteablock_inst|Add7~114_combout ),
	.datab(\xteablock_inst|subinput1 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~112 ),
	.combout(\xteablock_inst|Add7~115_combout ),
	.cout(\xteablock_inst|Add7~116 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~115 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add7~115 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y7_N27
dffeas \xtea_input[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[28]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[28] .is_wysiwyg = "true";
defparam \xtea_input[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N26
cycloneive_lcell_comb \xteablock_inst|Add7~117 (
// Equation(s):
// \xteablock_inst|Add7~117_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & (\xteablock_inst|Add7~115_combout )) # (!\xteablock_inst|xtea_cstate.change_v1~q  & ((xtea_input[28])))

	.dataa(\xteablock_inst|Add7~115_combout ),
	.datab(gnd),
	.datac(xtea_input[28]),
	.datad(\xteablock_inst|xtea_cstate.change_v1~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~117_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~117 .lut_mask = 16'hAAF0;
defparam \xteablock_inst|Add7~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N4
cycloneive_lcell_comb \xteablock_inst|subinput1[28] (
// Equation(s):
// \xteablock_inst|subinput1 [28] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|Add7~117_combout ))) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [28]))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput1 [28]),
	.datac(\xteablock_inst|Add7~117_combout ),
	.datad(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [28]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[28] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|subinput1[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N12
cycloneive_lcell_comb \xteablock_inst|res_v~26 (
// Equation(s):
// \xteablock_inst|res_v~26_combout  = \xteablock_inst|subinput1 [28] $ (\xteablock_inst|subinput1 [19])

	.dataa(gnd),
	.datab(\xteablock_inst|subinput1 [28]),
	.datac(\xteablock_inst|subinput1 [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~26_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~26 .lut_mask = 16'h3C3C;
defparam \xteablock_inst|res_v~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N30
cycloneive_lcell_comb \xteablock_inst|xtea_output[30] (
// Equation(s):
// \xteablock_inst|xtea_output [30] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [30])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [30])))

	.dataa(\xteablock_inst|subinput1 [30]),
	.datab(gnd),
	.datac(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.datad(\xteablock_inst|xtea_output [30]),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [30]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[30] .lut_mask = 16'hAFA0;
defparam \xteablock_inst|xtea_output[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N16
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[30]~35 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[30]~35_combout  = (\serialblock_inst|serialreader_inst|temp_data [30] & (((!\serialblock_inst|serialreader_inst|c_state.read_mode~q ) # (!\serialblock_inst|reader_trigger~q )) # 
// (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [30]),
	.datab(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datac(\serialblock_inst|reader_trigger~q ),
	.datad(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[30]~35_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[30]~35 .lut_mask = 16'h2AAA;
defparam \serialblock_inst|serialreader_inst|reader_data_out[30]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N24
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[30] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [30] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out[30]~35_combout )) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out [30])))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out[30]~35_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [30]),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [30]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[30] .lut_mask = 16'h88C0;
defparam \serialblock_inst|serialreader_inst|reader_data_out[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N20
cycloneive_lcell_comb \Selector54~0 (
// Equation(s):
// \Selector54~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [30])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [30])))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\xteablock_inst|xtea_output [30]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [30]),
	.cin(gnd),
	.combout(\Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector54~0 .lut_mask = 16'hF3C0;
defparam \Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N21
dffeas \memory_write[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[30]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[30] .is_wysiwyg = "true";
defparam \memory_write[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N0
cycloneive_lcell_comb \sram_inst|ram~46 (
// Equation(s):
// \sram_inst|ram~46_combout  = (\nreset~input_o  & memory_write[30])

	.dataa(gnd),
	.datab(\nreset~input_o ),
	.datac(gnd),
	.datad(memory_write[30]),
	.cin(gnd),
	.combout(\sram_inst|ram~46_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~46 .lut_mask = 16'hCC00;
defparam \sram_inst|ram~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N8
cycloneive_lcell_comb \sram_inst|ram[15][30]~feeder (
// Equation(s):
// \sram_inst|ram[15][30]~feeder_combout  = \sram_inst|ram~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~46_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[15][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][30]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[15][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N9
dffeas \sram_inst|ram[15][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][30] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N29
dffeas \sram_inst|ram[13][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][30] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \sram_inst|ram[14][30]~feeder (
// Equation(s):
// \sram_inst|ram[14][30]~feeder_combout  = \sram_inst|ram~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[14][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][30]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[14][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N25
dffeas \sram_inst|ram[14][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][30] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N3
dffeas \sram_inst|ram[12][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][30] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \sram_inst|Mux33~7 (
// Equation(s):
// \sram_inst|Mux33~7_combout  = (memory_address[0] & (((memory_address[1])))) # (!memory_address[0] & ((memory_address[1] & (\sram_inst|ram[14][30]~q )) # (!memory_address[1] & ((\sram_inst|ram[12][30]~q )))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[14][30]~q ),
	.datac(\sram_inst|ram[12][30]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux33~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux33~7 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux33~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N28
cycloneive_lcell_comb \sram_inst|Mux33~8 (
// Equation(s):
// \sram_inst|Mux33~8_combout  = (memory_address[0] & ((\sram_inst|Mux33~7_combout  & (\sram_inst|ram[15][30]~q )) # (!\sram_inst|Mux33~7_combout  & ((\sram_inst|ram[13][30]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux33~7_combout ))))

	.dataa(\sram_inst|ram[15][30]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[13][30]~q ),
	.datad(\sram_inst|Mux33~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux33~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux33~8 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux33~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N4
cycloneive_lcell_comb \sram_inst|ram[9][30]~feeder (
// Equation(s):
// \sram_inst|ram[9][30]~feeder_combout  = \sram_inst|ram~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~46_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[9][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][30]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[9][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N5
dffeas \sram_inst|ram[9][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][30] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N18
cycloneive_lcell_comb \sram_inst|ram[11][30]~feeder (
// Equation(s):
// \sram_inst|ram[11][30]~feeder_combout  = \sram_inst|ram~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~46_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[11][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][30]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[11][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N19
dffeas \sram_inst|ram[11][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][30] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
cycloneive_lcell_comb \sram_inst|ram[10][30]~feeder (
// Equation(s):
// \sram_inst|ram[10][30]~feeder_combout  = \sram_inst|ram~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][30]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N13
dffeas \sram_inst|ram[10][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][30] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N3
dffeas \sram_inst|ram[8][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][30] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N2
cycloneive_lcell_comb \sram_inst|Mux33~0 (
// Equation(s):
// \sram_inst|Mux33~0_combout  = (memory_address[1] & ((\sram_inst|ram[10][30]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[8][30]~q  & !memory_address[0]))))

	.dataa(\sram_inst|ram[10][30]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[8][30]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux33~0 .lut_mask = 16'hCCB8;
defparam \sram_inst|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N8
cycloneive_lcell_comb \sram_inst|Mux33~1 (
// Equation(s):
// \sram_inst|Mux33~1_combout  = (memory_address[0] & ((\sram_inst|Mux33~0_combout  & ((\sram_inst|ram[11][30]~q ))) # (!\sram_inst|Mux33~0_combout  & (\sram_inst|ram[9][30]~q )))) # (!memory_address[0] & (((\sram_inst|Mux33~0_combout ))))

	.dataa(\sram_inst|ram[9][30]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[11][30]~q ),
	.datad(\sram_inst|Mux33~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux33~1 .lut_mask = 16'hF388;
defparam \sram_inst|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N18
cycloneive_lcell_comb \sram_inst|ram[2][30]~feeder (
// Equation(s):
// \sram_inst|ram[2][30]~feeder_combout  = \sram_inst|ram~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~46_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[2][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][30]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[2][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y17_N19
dffeas \sram_inst|ram[2][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][30] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N31
dffeas \sram_inst|ram[3][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][30] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N2
cycloneive_lcell_comb \sram_inst|ram[1][30]~feeder (
// Equation(s):
// \sram_inst|ram[1][30]~feeder_combout  = \sram_inst|ram~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[1][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][30]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[1][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N3
dffeas \sram_inst|ram[1][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][30] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N5
dffeas \sram_inst|ram[0][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][30] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N4
cycloneive_lcell_comb \sram_inst|Mux33~4 (
// Equation(s):
// \sram_inst|Mux33~4_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[1][30]~q )) # (!memory_address[0] & ((\sram_inst|ram[0][30]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[1][30]~q ),
	.datac(\sram_inst|ram[0][30]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux33~4 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N30
cycloneive_lcell_comb \sram_inst|Mux33~5 (
// Equation(s):
// \sram_inst|Mux33~5_combout  = (memory_address[1] & ((\sram_inst|Mux33~4_combout  & ((\sram_inst|ram[3][30]~q ))) # (!\sram_inst|Mux33~4_combout  & (\sram_inst|ram[2][30]~q )))) # (!memory_address[1] & (((\sram_inst|Mux33~4_combout ))))

	.dataa(\sram_inst|ram[2][30]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[3][30]~q ),
	.datad(\sram_inst|Mux33~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux33~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux33~5 .lut_mask = 16'hF388;
defparam \sram_inst|Mux33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N24
cycloneive_lcell_comb \sram_inst|ram[6][30]~feeder (
// Equation(s):
// \sram_inst|ram[6][30]~feeder_combout  = \sram_inst|ram~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~46_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[6][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][30]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[6][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N25
dffeas \sram_inst|ram[6][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][30] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N13
dffeas \sram_inst|ram[7][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][30] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N0
cycloneive_lcell_comb \sram_inst|ram[5][30]~feeder (
// Equation(s):
// \sram_inst|ram[5][30]~feeder_combout  = \sram_inst|ram~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[5][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][30]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[5][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N1
dffeas \sram_inst|ram[5][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][30] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N23
dffeas \sram_inst|ram[4][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][30] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N22
cycloneive_lcell_comb \sram_inst|Mux33~2 (
// Equation(s):
// \sram_inst|Mux33~2_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[5][30]~q )) # (!memory_address[0] & ((\sram_inst|ram[4][30]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[5][30]~q ),
	.datac(\sram_inst|ram[4][30]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux33~2 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N12
cycloneive_lcell_comb \sram_inst|Mux33~3 (
// Equation(s):
// \sram_inst|Mux33~3_combout  = (memory_address[1] & ((\sram_inst|Mux33~2_combout  & ((\sram_inst|ram[7][30]~q ))) # (!\sram_inst|Mux33~2_combout  & (\sram_inst|ram[6][30]~q )))) # (!memory_address[1] & (((\sram_inst|Mux33~2_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[6][30]~q ),
	.datac(\sram_inst|ram[7][30]~q ),
	.datad(\sram_inst|Mux33~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux33~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N12
cycloneive_lcell_comb \sram_inst|Mux33~6 (
// Equation(s):
// \sram_inst|Mux33~6_combout  = (memory_address[2] & ((memory_address[3]) # ((\sram_inst|Mux33~3_combout )))) # (!memory_address[2] & (!memory_address[3] & (\sram_inst|Mux33~5_combout )))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|Mux33~5_combout ),
	.datad(\sram_inst|Mux33~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux33~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux33~6 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux33~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneive_lcell_comb \sram_inst|Mux33~9 (
// Equation(s):
// \sram_inst|Mux33~9_combout  = (memory_address[3] & ((\sram_inst|Mux33~6_combout  & (\sram_inst|Mux33~8_combout )) # (!\sram_inst|Mux33~6_combout  & ((\sram_inst|Mux33~1_combout ))))) # (!memory_address[3] & (((\sram_inst|Mux33~6_combout ))))

	.dataa(\sram_inst|Mux33~8_combout ),
	.datab(memory_address[3]),
	.datac(\sram_inst|Mux33~1_combout ),
	.datad(\sram_inst|Mux33~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux33~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux33~9 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux33~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N15
dffeas \sram_inst|memory_read[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux33~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[30] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
cycloneive_lcell_comb \xtea_input[30]~feeder (
// Equation(s):
// \xtea_input[30]~feeder_combout  = \sram_inst|memory_read [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|memory_read [30]),
	.cin(gnd),
	.combout(\xtea_input[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_input[30]~feeder .lut_mask = 16'hFF00;
defparam \xtea_input[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N19
dffeas \xtea_input[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_input[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[30]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[30] .is_wysiwyg = "true";
defparam \xtea_input[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[62]~67 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[62]~67_combout  = (\serialblock_inst|serialreader_inst|temp_data [62] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )) # 
// (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )))

	.dataa(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datac(\serialblock_inst|reader_trigger~q ),
	.datad(\serialblock_inst|serialreader_inst|temp_data [62]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[62]~67_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[62]~67 .lut_mask = 16'h7F00;
defparam \serialblock_inst|serialreader_inst|reader_data_out[62]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[62] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [62] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out[62]~67_combout )) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out [62])))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out[62]~67_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [62]),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [62]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[62] .lut_mask = 16'h88C0;
defparam \serialblock_inst|serialreader_inst|reader_data_out[62] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \xteablock_inst|xtea_output[62] (
// Equation(s):
// \xteablock_inst|xtea_output [62] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [30])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [62])))

	.dataa(\xteablock_inst|subinput0 [30]),
	.datab(\xteablock_inst|xtea_output [62]),
	.datac(gnd),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [62]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[62] .lut_mask = 16'hAACC;
defparam \xteablock_inst|xtea_output[62] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [62]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [62]))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [62]),
	.datad(\xteablock_inst|xtea_output [62]),
	.cin(gnd),
	.combout(\Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~0 .lut_mask = 16'hFC30;
defparam \Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N17
dffeas \memory_write[62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[62]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[62] .is_wysiwyg = "true";
defparam \memory_write[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneive_lcell_comb \sram_inst|ram~78 (
// Equation(s):
// \sram_inst|ram~78_combout  = (\nreset~input_o  & memory_write[62])

	.dataa(gnd),
	.datab(gnd),
	.datac(\nreset~input_o ),
	.datad(memory_write[62]),
	.cin(gnd),
	.combout(\sram_inst|ram~78_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~78 .lut_mask = 16'hF000;
defparam \sram_inst|ram~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \sram_inst|ram[11][62]~feeder (
// Equation(s):
// \sram_inst|ram[11][62]~feeder_combout  = \sram_inst|ram~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[11][62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][62]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[11][62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N27
dffeas \sram_inst|ram[11][62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][62] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][62] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N13
dffeas \sram_inst|ram[9][62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][62] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \sram_inst|ram[10][62]~feeder (
// Equation(s):
// \sram_inst|ram[10][62]~feeder_combout  = \sram_inst|ram~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][62]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N13
dffeas \sram_inst|ram[10][62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][62] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][62] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N11
dffeas \sram_inst|ram[8][62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][62] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \sram_inst|Mux1~0 (
// Equation(s):
// \sram_inst|Mux1~0_combout  = (memory_address[0] & (((memory_address[1])))) # (!memory_address[0] & ((memory_address[1] & (\sram_inst|ram[10][62]~q )) # (!memory_address[1] & ((\sram_inst|ram[8][62]~q )))))

	.dataa(\sram_inst|ram[10][62]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[8][62]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux1~0 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \sram_inst|Mux1~1 (
// Equation(s):
// \sram_inst|Mux1~1_combout  = (memory_address[0] & ((\sram_inst|Mux1~0_combout  & (\sram_inst|ram[11][62]~q )) # (!\sram_inst|Mux1~0_combout  & ((\sram_inst|ram[9][62]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux1~0_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[11][62]~q ),
	.datac(\sram_inst|ram[9][62]~q ),
	.datad(\sram_inst|Mux1~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux1~1 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N14
cycloneive_lcell_comb \sram_inst|ram[2][62]~feeder (
// Equation(s):
// \sram_inst|ram[2][62]~feeder_combout  = \sram_inst|ram~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[2][62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][62]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[2][62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N15
dffeas \sram_inst|ram[2][62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][62] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][62] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N23
dffeas \sram_inst|ram[3][62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][62] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N20
cycloneive_lcell_comb \sram_inst|ram[1][62]~feeder (
// Equation(s):
// \sram_inst|ram[1][62]~feeder_combout  = \sram_inst|ram~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[1][62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][62]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[1][62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N21
dffeas \sram_inst|ram[1][62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][62] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][62] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N25
dffeas \sram_inst|ram[0][62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][62] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N24
cycloneive_lcell_comb \sram_inst|Mux1~4 (
// Equation(s):
// \sram_inst|Mux1~4_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[1][62]~q )) # (!memory_address[0] & ((\sram_inst|ram[0][62]~q )))))

	.dataa(\sram_inst|ram[1][62]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[0][62]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux1~4 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N22
cycloneive_lcell_comb \sram_inst|Mux1~5 (
// Equation(s):
// \sram_inst|Mux1~5_combout  = (memory_address[1] & ((\sram_inst|Mux1~4_combout  & ((\sram_inst|ram[3][62]~q ))) # (!\sram_inst|Mux1~4_combout  & (\sram_inst|ram[2][62]~q )))) # (!memory_address[1] & (((\sram_inst|Mux1~4_combout ))))

	.dataa(\sram_inst|ram[2][62]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[3][62]~q ),
	.datad(\sram_inst|Mux1~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux1~5 .lut_mask = 16'hF388;
defparam \sram_inst|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
cycloneive_lcell_comb \sram_inst|ram[6][62]~feeder (
// Equation(s):
// \sram_inst|ram[6][62]~feeder_combout  = \sram_inst|ram~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][62]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N31
dffeas \sram_inst|ram[6][62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][62] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][62] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N17
dffeas \sram_inst|ram[7][62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][62] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][62] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N31
dffeas \sram_inst|ram[4][62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][62] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N12
cycloneive_lcell_comb \sram_inst|ram[5][62]~feeder (
// Equation(s):
// \sram_inst|ram[5][62]~feeder_combout  = \sram_inst|ram~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[5][62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][62]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[5][62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N13
dffeas \sram_inst|ram[5][62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][62] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N30
cycloneive_lcell_comb \sram_inst|Mux1~2 (
// Equation(s):
// \sram_inst|Mux1~2_combout  = (memory_address[1] & (memory_address[0])) # (!memory_address[1] & ((memory_address[0] & ((\sram_inst|ram[5][62]~q ))) # (!memory_address[0] & (\sram_inst|ram[4][62]~q ))))

	.dataa(memory_address[1]),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[4][62]~q ),
	.datad(\sram_inst|ram[5][62]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux1~2 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
cycloneive_lcell_comb \sram_inst|Mux1~3 (
// Equation(s):
// \sram_inst|Mux1~3_combout  = (memory_address[1] & ((\sram_inst|Mux1~2_combout  & ((\sram_inst|ram[7][62]~q ))) # (!\sram_inst|Mux1~2_combout  & (\sram_inst|ram[6][62]~q )))) # (!memory_address[1] & (((\sram_inst|Mux1~2_combout ))))

	.dataa(\sram_inst|ram[6][62]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[7][62]~q ),
	.datad(\sram_inst|Mux1~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux1~3 .lut_mask = 16'hF388;
defparam \sram_inst|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \sram_inst|Mux1~6 (
// Equation(s):
// \sram_inst|Mux1~6_combout  = (memory_address[3] & (((memory_address[2])))) # (!memory_address[3] & ((memory_address[2] & ((\sram_inst|Mux1~3_combout ))) # (!memory_address[2] & (\sram_inst|Mux1~5_combout ))))

	.dataa(\sram_inst|Mux1~5_combout ),
	.datab(memory_address[3]),
	.datac(memory_address[2]),
	.datad(\sram_inst|Mux1~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux1~6 .lut_mask = 16'hF2C2;
defparam \sram_inst|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cycloneive_lcell_comb \sram_inst|ram[15][62]~feeder (
// Equation(s):
// \sram_inst|ram[15][62]~feeder_combout  = \sram_inst|ram~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][62]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N19
dffeas \sram_inst|ram[15][62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][62] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][62] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N25
dffeas \sram_inst|ram[13][62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][62] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N28
cycloneive_lcell_comb \sram_inst|ram[14][62]~feeder (
// Equation(s):
// \sram_inst|ram[14][62]~feeder_combout  = \sram_inst|ram~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[14][62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][62]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[14][62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y18_N29
dffeas \sram_inst|ram[14][62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][62] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][62] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N27
dffeas \sram_inst|ram[12][62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][62] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N26
cycloneive_lcell_comb \sram_inst|Mux1~7 (
// Equation(s):
// \sram_inst|Mux1~7_combout  = (memory_address[1] & ((\sram_inst|ram[14][62]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[12][62]~q  & !memory_address[0]))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[14][62]~q ),
	.datac(\sram_inst|ram[12][62]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux1~7 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
cycloneive_lcell_comb \sram_inst|Mux1~8 (
// Equation(s):
// \sram_inst|Mux1~8_combout  = (memory_address[0] & ((\sram_inst|Mux1~7_combout  & (\sram_inst|ram[15][62]~q )) # (!\sram_inst|Mux1~7_combout  & ((\sram_inst|ram[13][62]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux1~7_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[15][62]~q ),
	.datac(\sram_inst|ram[13][62]~q ),
	.datad(\sram_inst|Mux1~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux1~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \sram_inst|Mux1~9 (
// Equation(s):
// \sram_inst|Mux1~9_combout  = (memory_address[3] & ((\sram_inst|Mux1~6_combout  & ((\sram_inst|Mux1~8_combout ))) # (!\sram_inst|Mux1~6_combout  & (\sram_inst|Mux1~1_combout )))) # (!memory_address[3] & (((\sram_inst|Mux1~6_combout ))))

	.dataa(\sram_inst|Mux1~1_combout ),
	.datab(memory_address[3]),
	.datac(\sram_inst|Mux1~6_combout ),
	.datad(\sram_inst|Mux1~8_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux1~9 .lut_mask = 16'hF838;
defparam \sram_inst|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N9
dffeas \sram_inst|memory_read[62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [62]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[62] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N23
dffeas \xtea_input[62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[62]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[62] .is_wysiwyg = "true";
defparam \xtea_input[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
cycloneive_lcell_comb \xteablock_inst|Add2~58 (
// Equation(s):
// \xteablock_inst|Add2~58_combout  = (\xteablock_inst|subinput1 [29] & ((\xteablock_inst|subinput1 [7] & (\xteablock_inst|Add2~57  & VCC)) # (!\xteablock_inst|subinput1 [7] & (!\xteablock_inst|Add2~57 )))) # (!\xteablock_inst|subinput1 [29] & 
// ((\xteablock_inst|subinput1 [7] & (!\xteablock_inst|Add2~57 )) # (!\xteablock_inst|subinput1 [7] & ((\xteablock_inst|Add2~57 ) # (GND)))))
// \xteablock_inst|Add2~59  = CARRY((\xteablock_inst|subinput1 [29] & (!\xteablock_inst|subinput1 [7] & !\xteablock_inst|Add2~57 )) # (!\xteablock_inst|subinput1 [29] & ((!\xteablock_inst|Add2~57 ) # (!\xteablock_inst|subinput1 [7]))))

	.dataa(\xteablock_inst|subinput1 [29]),
	.datab(\xteablock_inst|subinput1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~57 ),
	.combout(\xteablock_inst|Add2~58_combout ),
	.cout(\xteablock_inst|Add2~59 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~58 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cycloneive_lcell_comb \xteablock_inst|Add2~60 (
// Equation(s):
// \xteablock_inst|Add2~60_combout  = ((\xteablock_inst|subinput1 [30] $ (\xteablock_inst|subinput1 [6] $ (!\xteablock_inst|Add2~59 )))) # (GND)
// \xteablock_inst|Add2~61  = CARRY((\xteablock_inst|subinput1 [30] & ((\xteablock_inst|subinput1 [6]) # (!\xteablock_inst|Add2~59 ))) # (!\xteablock_inst|subinput1 [30] & (\xteablock_inst|subinput1 [6] & !\xteablock_inst|Add2~59 )))

	.dataa(\xteablock_inst|subinput1 [30]),
	.datab(\xteablock_inst|subinput1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~59 ),
	.combout(\xteablock_inst|Add2~60_combout ),
	.cout(\xteablock_inst|Add2~61 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~60 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N26
cycloneive_lcell_comb \xteablock_inst|Add5~87 (
// Equation(s):
// \xteablock_inst|Add5~87_combout  = (\xteablock_inst|sum [29] & ((\xtea_mode~q  & (\xteablock_inst|Add5~85  & VCC)) # (!\xtea_mode~q  & (!\xteablock_inst|Add5~85 )))) # (!\xteablock_inst|sum [29] & ((\xtea_mode~q  & (!\xteablock_inst|Add5~85 )) # 
// (!\xtea_mode~q  & ((\xteablock_inst|Add5~85 ) # (GND)))))
// \xteablock_inst|Add5~88  = CARRY((\xteablock_inst|sum [29] & (!\xtea_mode~q  & !\xteablock_inst|Add5~85 )) # (!\xteablock_inst|sum [29] & ((!\xteablock_inst|Add5~85 ) # (!\xtea_mode~q ))))

	.dataa(\xteablock_inst|sum [29]),
	.datab(\xtea_mode~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~85 ),
	.combout(\xteablock_inst|Add5~87_combout ),
	.cout(\xteablock_inst|Add5~88 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~87 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add5~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N4
cycloneive_lcell_comb \xteablock_inst|Add5~89 (
// Equation(s):
// \xteablock_inst|Add5~89_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & \xteablock_inst|Add5~87_combout )

	.dataa(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datab(gnd),
	.datac(\xteablock_inst|Add5~87_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~89_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~89 .lut_mask = 16'hA0A0;
defparam \xteablock_inst|Add5~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N10
cycloneive_lcell_comb \xteablock_inst|sum[29] (
// Equation(s):
// \xteablock_inst|sum [29] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|Add5~89_combout ))) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|sum [29]))

	.dataa(\xteablock_inst|sum [29]),
	.datab(gnd),
	.datac(\xteablock_inst|Add5~89_combout ),
	.datad(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|sum [29]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[29] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|sum[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
cycloneive_lcell_comb \xteablock_inst|Add5~90 (
// Equation(s):
// \xteablock_inst|Add5~90_combout  = ((\xteablock_inst|sum [30] $ (\xtea_mode~q  $ (!\xteablock_inst|Add5~88 )))) # (GND)
// \xteablock_inst|Add5~91  = CARRY((\xteablock_inst|sum [30] & ((\xtea_mode~q ) # (!\xteablock_inst|Add5~88 ))) # (!\xteablock_inst|sum [30] & (\xtea_mode~q  & !\xteablock_inst|Add5~88 )))

	.dataa(\xteablock_inst|sum [30]),
	.datab(\xtea_mode~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add5~88 ),
	.combout(\xteablock_inst|Add5~90_combout ),
	.cout(\xteablock_inst|Add5~91 ));
// synopsys translate_off
defparam \xteablock_inst|Add5~90 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add5~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N26
cycloneive_lcell_comb \xteablock_inst|Add5~92 (
// Equation(s):
// \xteablock_inst|Add5~92_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & ((\xteablock_inst|Add5~90_combout ))) # (!\xteablock_inst|xtea_cstate.change_sum~q  & (\xtea_mode~q ))

	.dataa(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datab(gnd),
	.datac(\xtea_mode~q ),
	.datad(\xteablock_inst|Add5~90_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~92_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~92 .lut_mask = 16'hFA50;
defparam \xteablock_inst|Add5~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N12
cycloneive_lcell_comb \xteablock_inst|sum[30] (
// Equation(s):
// \xteablock_inst|sum [30] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|Add5~92_combout ))) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|sum [30]))

	.dataa(\xteablock_inst|sum [30]),
	.datab(gnd),
	.datac(\xteablock_inst|Add5~92_combout ),
	.datad(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|sum [30]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[30] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|sum[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N11
dffeas \xtea_key[94] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[94]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[94] .is_wysiwyg = "true";
defparam \xtea_key[94] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N10
cycloneive_lcell_comb \xteablock_inst|subkey[1][30] (
// Equation(s):
// \xteablock_inst|subkey[1][30]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[1][30]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[94])))

	.dataa(\xteablock_inst|subkey[1][30]~combout ),
	.datab(gnd),
	.datac(xtea_key[94]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][30]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][30] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[1][30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N14
cycloneive_lcell_comb \xtea_key~34 (
// Equation(s):
// \xtea_key~34_combout  = \sram_inst|memory_read [62] $ (\Equal2~20_combout )

	.dataa(\sram_inst|memory_read [62]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Equal2~20_combout ),
	.cin(gnd),
	.combout(\xtea_key~34_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~34 .lut_mask = 16'h55AA;
defparam \xtea_key~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N1
dffeas \xtea_key[62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[62]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[62] .is_wysiwyg = "true";
defparam \xtea_key[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N0
cycloneive_lcell_comb \xteablock_inst|subkey[2][30] (
// Equation(s):
// \xteablock_inst|subkey[2][30]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][30]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[62])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[2][30]~combout ),
	.datac(xtea_key[62]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][30]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][30] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[2][30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N15
dffeas \xtea_key[126] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[126]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[126] .is_wysiwyg = "true";
defparam \xtea_key[126] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N10
cycloneive_lcell_comb \xteablock_inst|subkey[0][30] (
// Equation(s):
// \xteablock_inst|subkey[0][30]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[0][30]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[126])))

	.dataa(\xteablock_inst|subkey[0][30]~combout ),
	.datab(gnd),
	.datac(xtea_key[126]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][30]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][30] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[0][30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N25
dffeas \xtea_key[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[30]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[30] .is_wysiwyg = "true";
defparam \xtea_key[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N24
cycloneive_lcell_comb \xteablock_inst|subkey[3][30] (
// Equation(s):
// \xteablock_inst|subkey[3][30]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][30]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[30])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[3][30]~combout ),
	.datac(xtea_key[30]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][30]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][30] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[3][30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N24
cycloneive_lcell_comb \xteablock_inst|rand_key~126 (
// Equation(s):
// \xteablock_inst|rand_key~126_combout  = (\xteablock_inst|sum [0] & (((\xteablock_inst|subkey[3][30]~combout ) # (!\xteablock_inst|sum [1])))) # (!\xteablock_inst|sum [0] & (\xteablock_inst|subkey[0][30]~combout  & ((!\xteablock_inst|sum [1]))))

	.dataa(\xteablock_inst|subkey[0][30]~combout ),
	.datab(\xteablock_inst|sum [0]),
	.datac(\xteablock_inst|subkey[3][30]~combout ),
	.datad(\xteablock_inst|sum [1]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~126_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~126 .lut_mask = 16'hC0EE;
defparam \xteablock_inst|rand_key~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N26
cycloneive_lcell_comb \xteablock_inst|rand_key~127 (
// Equation(s):
// \xteablock_inst|rand_key~127_combout  = (\xteablock_inst|rand_key~65_combout  & ((\xteablock_inst|rand_key~126_combout  & (\xteablock_inst|subkey[1][30]~combout )) # (!\xteablock_inst|rand_key~126_combout  & ((\xteablock_inst|subkey[2][30]~combout ))))) # 
// (!\xteablock_inst|rand_key~65_combout  & (((\xteablock_inst|rand_key~126_combout ))))

	.dataa(\xteablock_inst|subkey[1][30]~combout ),
	.datab(\xteablock_inst|subkey[2][30]~combout ),
	.datac(\xteablock_inst|rand_key~65_combout ),
	.datad(\xteablock_inst|rand_key~126_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~127_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~127 .lut_mask = 16'hAFC0;
defparam \xteablock_inst|rand_key~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N17
dffeas \xtea_key[93] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[93]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[93] .is_wysiwyg = "true";
defparam \xtea_key[93] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N16
cycloneive_lcell_comb \xteablock_inst|subkey[1][29] (
// Equation(s):
// \xteablock_inst|subkey[1][29]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[1][29]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[93])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[1][29]~combout ),
	.datac(xtea_key[93]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][29]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][29] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[1][29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N10
cycloneive_lcell_comb \xtea_key~33 (
// Equation(s):
// \xtea_key~33_combout  = \sram_inst|memory_read [61] $ (\Equal2~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|memory_read [61]),
	.datad(\Equal2~20_combout ),
	.cin(gnd),
	.combout(\xtea_key~33_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~33 .lut_mask = 16'h0FF0;
defparam \xtea_key~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N29
dffeas \xtea_key[61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[61]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[61] .is_wysiwyg = "true";
defparam \xtea_key[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N28
cycloneive_lcell_comb \xteablock_inst|subkey[2][29] (
// Equation(s):
// \xteablock_inst|subkey[2][29]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][29]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[61])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[2][29]~combout ),
	.datac(xtea_key[61]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][29]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][29] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[2][29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N13
dffeas \xtea_key[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[29]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[29] .is_wysiwyg = "true";
defparam \xtea_key[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N12
cycloneive_lcell_comb \xteablock_inst|subkey[3][29] (
// Equation(s):
// \xteablock_inst|subkey[3][29]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][29]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[29])))

	.dataa(\xteablock_inst|subkey[3][29]~combout ),
	.datab(gnd),
	.datac(xtea_key[29]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][29]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][29] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[3][29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N11
dffeas \xtea_key[125] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[125]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[125] .is_wysiwyg = "true";
defparam \xtea_key[125] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N14
cycloneive_lcell_comb \xteablock_inst|subkey[0][29] (
// Equation(s):
// \xteablock_inst|subkey[0][29]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[0][29]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[125])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[0][29]~combout ),
	.datac(xtea_key[125]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][29]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][29] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[0][29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N16
cycloneive_lcell_comb \xteablock_inst|rand_key~124 (
// Equation(s):
// \xteablock_inst|rand_key~124_combout  = (\xteablock_inst|sum [0] & ((\xteablock_inst|subkey[3][29]~combout ) # ((!\xteablock_inst|sum [1])))) # (!\xteablock_inst|sum [0] & (((\xteablock_inst|subkey[0][29]~combout  & !\xteablock_inst|sum [1]))))

	.dataa(\xteablock_inst|subkey[3][29]~combout ),
	.datab(\xteablock_inst|subkey[0][29]~combout ),
	.datac(\xteablock_inst|sum [0]),
	.datad(\xteablock_inst|sum [1]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~124_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~124 .lut_mask = 16'hA0FC;
defparam \xteablock_inst|rand_key~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N6
cycloneive_lcell_comb \xteablock_inst|rand_key~125 (
// Equation(s):
// \xteablock_inst|rand_key~125_combout  = (\xteablock_inst|rand_key~65_combout  & ((\xteablock_inst|rand_key~124_combout  & (\xteablock_inst|subkey[1][29]~combout )) # (!\xteablock_inst|rand_key~124_combout  & ((\xteablock_inst|subkey[2][29]~combout ))))) # 
// (!\xteablock_inst|rand_key~65_combout  & (((\xteablock_inst|rand_key~124_combout ))))

	.dataa(\xteablock_inst|subkey[1][29]~combout ),
	.datab(\xteablock_inst|subkey[2][29]~combout ),
	.datac(\xteablock_inst|rand_key~65_combout ),
	.datad(\xteablock_inst|rand_key~124_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~125_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~125 .lut_mask = 16'hAFC0;
defparam \xteablock_inst|rand_key~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N26
cycloneive_lcell_comb \xteablock_inst|Add3~58 (
// Equation(s):
// \xteablock_inst|Add3~58_combout  = (\xteablock_inst|rand_key~125_combout  & ((\xteablock_inst|sum [29] & (\xteablock_inst|Add3~57  & VCC)) # (!\xteablock_inst|sum [29] & (!\xteablock_inst|Add3~57 )))) # (!\xteablock_inst|rand_key~125_combout  & 
// ((\xteablock_inst|sum [29] & (!\xteablock_inst|Add3~57 )) # (!\xteablock_inst|sum [29] & ((\xteablock_inst|Add3~57 ) # (GND)))))
// \xteablock_inst|Add3~59  = CARRY((\xteablock_inst|rand_key~125_combout  & (!\xteablock_inst|sum [29] & !\xteablock_inst|Add3~57 )) # (!\xteablock_inst|rand_key~125_combout  & ((!\xteablock_inst|Add3~57 ) # (!\xteablock_inst|sum [29]))))

	.dataa(\xteablock_inst|rand_key~125_combout ),
	.datab(\xteablock_inst|sum [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~57 ),
	.combout(\xteablock_inst|Add3~58_combout ),
	.cout(\xteablock_inst|Add3~59 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~58 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add3~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N28
cycloneive_lcell_comb \xteablock_inst|Add3~60 (
// Equation(s):
// \xteablock_inst|Add3~60_combout  = ((\xteablock_inst|sum [30] $ (\xteablock_inst|rand_key~127_combout  $ (!\xteablock_inst|Add3~59 )))) # (GND)
// \xteablock_inst|Add3~61  = CARRY((\xteablock_inst|sum [30] & ((\xteablock_inst|rand_key~127_combout ) # (!\xteablock_inst|Add3~59 ))) # (!\xteablock_inst|sum [30] & (\xteablock_inst|rand_key~127_combout  & !\xteablock_inst|Add3~59 )))

	.dataa(\xteablock_inst|sum [30]),
	.datab(\xteablock_inst|rand_key~127_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~59 ),
	.combout(\xteablock_inst|Add3~60_combout ),
	.cout(\xteablock_inst|Add3~61 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~60 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add3~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N22
cycloneive_lcell_comb \xteablock_inst|Add1~122 (
// Equation(s):
// \xteablock_inst|Add1~122_combout  = \xtea_mode~q  $ (\xteablock_inst|Add2~60_combout  $ (\xteablock_inst|Add3~60_combout ))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(\xteablock_inst|Add2~60_combout ),
	.datad(\xteablock_inst|Add3~60_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~122_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~122 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add1~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
cycloneive_lcell_comb \xteablock_inst|Add1~119 (
// Equation(s):
// \xteablock_inst|Add1~119_combout  = ((\xteablock_inst|Add1~118_combout  $ (\xteablock_inst|subinput0 [29] $ (!\xteablock_inst|Add1~116 )))) # (GND)
// \xteablock_inst|Add1~120  = CARRY((\xteablock_inst|Add1~118_combout  & ((\xteablock_inst|subinput0 [29]) # (!\xteablock_inst|Add1~116 ))) # (!\xteablock_inst|Add1~118_combout  & (\xteablock_inst|subinput0 [29] & !\xteablock_inst|Add1~116 )))

	.dataa(\xteablock_inst|Add1~118_combout ),
	.datab(\xteablock_inst|subinput0 [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~116 ),
	.combout(\xteablock_inst|Add1~119_combout ),
	.cout(\xteablock_inst|Add1~120 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~119 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add1~119 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N14
cycloneive_lcell_comb \xteablock_inst|Add1~123 (
// Equation(s):
// \xteablock_inst|Add1~123_combout  = (\xteablock_inst|subinput0 [30] & ((\xteablock_inst|Add1~122_combout  & (\xteablock_inst|Add1~120  & VCC)) # (!\xteablock_inst|Add1~122_combout  & (!\xteablock_inst|Add1~120 )))) # (!\xteablock_inst|subinput0 [30] & 
// ((\xteablock_inst|Add1~122_combout  & (!\xteablock_inst|Add1~120 )) # (!\xteablock_inst|Add1~122_combout  & ((\xteablock_inst|Add1~120 ) # (GND)))))
// \xteablock_inst|Add1~124  = CARRY((\xteablock_inst|subinput0 [30] & (!\xteablock_inst|Add1~122_combout  & !\xteablock_inst|Add1~120 )) # (!\xteablock_inst|subinput0 [30] & ((!\xteablock_inst|Add1~120 ) # (!\xteablock_inst|Add1~122_combout ))))

	.dataa(\xteablock_inst|subinput0 [30]),
	.datab(\xteablock_inst|Add1~122_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add1~120 ),
	.combout(\xteablock_inst|Add1~123_combout ),
	.cout(\xteablock_inst|Add1~124 ));
// synopsys translate_off
defparam \xteablock_inst|Add1~123 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add1~123 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \xteablock_inst|Add1~125 (
// Equation(s):
// \xteablock_inst|Add1~125_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & ((\xteablock_inst|Add1~123_combout ))) # (!\xteablock_inst|xtea_cstate.change_v0~q  & (xtea_input[62]))

	.dataa(gnd),
	.datab(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datac(xtea_input[62]),
	.datad(\xteablock_inst|Add1~123_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~125_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~125 .lut_mask = 16'hFC30;
defparam \xteablock_inst|Add1~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \xteablock_inst|subinput0[30] (
// Equation(s):
// \xteablock_inst|subinput0 [30] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|Add1~125_combout ))) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [30]))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput0 [30]),
	.datac(\xteablock_inst|Add1~125_combout ),
	.datad(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [30]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[30] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|subinput0[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N26
cycloneive_lcell_comb \xteablock_inst|Add8~58 (
// Equation(s):
// \xteablock_inst|Add8~58_combout  = (\xteablock_inst|subinput0 [29] & ((\xteablock_inst|subinput0 [7] & (\xteablock_inst|Add8~57  & VCC)) # (!\xteablock_inst|subinput0 [7] & (!\xteablock_inst|Add8~57 )))) # (!\xteablock_inst|subinput0 [29] & 
// ((\xteablock_inst|subinput0 [7] & (!\xteablock_inst|Add8~57 )) # (!\xteablock_inst|subinput0 [7] & ((\xteablock_inst|Add8~57 ) # (GND)))))
// \xteablock_inst|Add8~59  = CARRY((\xteablock_inst|subinput0 [29] & (!\xteablock_inst|subinput0 [7] & !\xteablock_inst|Add8~57 )) # (!\xteablock_inst|subinput0 [29] & ((!\xteablock_inst|Add8~57 ) # (!\xteablock_inst|subinput0 [7]))))

	.dataa(\xteablock_inst|subinput0 [29]),
	.datab(\xteablock_inst|subinput0 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~57 ),
	.combout(\xteablock_inst|Add8~58_combout ),
	.cout(\xteablock_inst|Add8~59 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~58 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add8~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N28
cycloneive_lcell_comb \xteablock_inst|Add8~60 (
// Equation(s):
// \xteablock_inst|Add8~60_combout  = ((\xteablock_inst|subinput0 [6] $ (\xteablock_inst|subinput0 [30] $ (!\xteablock_inst|Add8~59 )))) # (GND)
// \xteablock_inst|Add8~61  = CARRY((\xteablock_inst|subinput0 [6] & ((\xteablock_inst|subinput0 [30]) # (!\xteablock_inst|Add8~59 ))) # (!\xteablock_inst|subinput0 [6] & (\xteablock_inst|subinput0 [30] & !\xteablock_inst|Add8~59 )))

	.dataa(\xteablock_inst|subinput0 [6]),
	.datab(\xteablock_inst|subinput0 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~59 ),
	.combout(\xteablock_inst|Add8~60_combout ),
	.cout(\xteablock_inst|Add8~61 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~60 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add8~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N16
cycloneive_lcell_comb \xteablock_inst|rand_key~61 (
// Equation(s):
// \xteablock_inst|rand_key~61_combout  = (\xteablock_inst|sum [12] & (\xteablock_inst|subkey[3][30]~combout  & ((\xteablock_inst|sum [11])))) # (!\xteablock_inst|sum [12] & (((\xteablock_inst|subkey[0][30]~combout ) # (\xteablock_inst|sum [11]))))

	.dataa(\xteablock_inst|subkey[3][30]~combout ),
	.datab(\xteablock_inst|sum [12]),
	.datac(\xteablock_inst|subkey[0][30]~combout ),
	.datad(\xteablock_inst|sum [11]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~61_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~61 .lut_mask = 16'hBB30;
defparam \xteablock_inst|rand_key~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N6
cycloneive_lcell_comb \xteablock_inst|rand_key~62 (
// Equation(s):
// \xteablock_inst|rand_key~62_combout  = (\xteablock_inst|rand_key~0_combout  & ((\xteablock_inst|rand_key~61_combout  & ((\xteablock_inst|subkey[1][30]~combout ))) # (!\xteablock_inst|rand_key~61_combout  & (\xteablock_inst|subkey[2][30]~combout )))) # 
// (!\xteablock_inst|rand_key~0_combout  & (((\xteablock_inst|rand_key~61_combout ))))

	.dataa(\xteablock_inst|subkey[2][30]~combout ),
	.datab(\xteablock_inst|rand_key~0_combout ),
	.datac(\xteablock_inst|subkey[1][30]~combout ),
	.datad(\xteablock_inst|rand_key~61_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~62_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~62 .lut_mask = 16'hF388;
defparam \xteablock_inst|rand_key~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N0
cycloneive_lcell_comb \xteablock_inst|rand_key~59 (
// Equation(s):
// \xteablock_inst|rand_key~59_combout  = (\xteablock_inst|sum [12] & (\xteablock_inst|subkey[3][29]~combout  & ((\xteablock_inst|sum [11])))) # (!\xteablock_inst|sum [12] & (((\xteablock_inst|subkey[0][29]~combout ) # (\xteablock_inst|sum [11]))))

	.dataa(\xteablock_inst|subkey[3][29]~combout ),
	.datab(\xteablock_inst|sum [12]),
	.datac(\xteablock_inst|subkey[0][29]~combout ),
	.datad(\xteablock_inst|sum [11]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~59_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~59 .lut_mask = 16'hBB30;
defparam \xteablock_inst|rand_key~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N26
cycloneive_lcell_comb \xteablock_inst|rand_key~60 (
// Equation(s):
// \xteablock_inst|rand_key~60_combout  = (\xteablock_inst|rand_key~0_combout  & ((\xteablock_inst|rand_key~59_combout  & ((\xteablock_inst|subkey[1][29]~combout ))) # (!\xteablock_inst|rand_key~59_combout  & (\xteablock_inst|subkey[2][29]~combout )))) # 
// (!\xteablock_inst|rand_key~0_combout  & (((\xteablock_inst|rand_key~59_combout ))))

	.dataa(\xteablock_inst|rand_key~0_combout ),
	.datab(\xteablock_inst|subkey[2][29]~combout ),
	.datac(\xteablock_inst|subkey[1][29]~combout ),
	.datad(\xteablock_inst|rand_key~59_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~60_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~60 .lut_mask = 16'hF588;
defparam \xteablock_inst|rand_key~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N26
cycloneive_lcell_comb \xteablock_inst|Add9~58 (
// Equation(s):
// \xteablock_inst|Add9~58_combout  = (\xteablock_inst|sum [29] & ((\xteablock_inst|rand_key~60_combout  & (\xteablock_inst|Add9~57  & VCC)) # (!\xteablock_inst|rand_key~60_combout  & (!\xteablock_inst|Add9~57 )))) # (!\xteablock_inst|sum [29] & 
// ((\xteablock_inst|rand_key~60_combout  & (!\xteablock_inst|Add9~57 )) # (!\xteablock_inst|rand_key~60_combout  & ((\xteablock_inst|Add9~57 ) # (GND)))))
// \xteablock_inst|Add9~59  = CARRY((\xteablock_inst|sum [29] & (!\xteablock_inst|rand_key~60_combout  & !\xteablock_inst|Add9~57 )) # (!\xteablock_inst|sum [29] & ((!\xteablock_inst|Add9~57 ) # (!\xteablock_inst|rand_key~60_combout ))))

	.dataa(\xteablock_inst|sum [29]),
	.datab(\xteablock_inst|rand_key~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~57 ),
	.combout(\xteablock_inst|Add9~58_combout ),
	.cout(\xteablock_inst|Add9~59 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~58 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add9~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N28
cycloneive_lcell_comb \xteablock_inst|Add9~60 (
// Equation(s):
// \xteablock_inst|Add9~60_combout  = ((\xteablock_inst|sum [30] $ (\xteablock_inst|rand_key~62_combout  $ (!\xteablock_inst|Add9~59 )))) # (GND)
// \xteablock_inst|Add9~61  = CARRY((\xteablock_inst|sum [30] & ((\xteablock_inst|rand_key~62_combout ) # (!\xteablock_inst|Add9~59 ))) # (!\xteablock_inst|sum [30] & (\xteablock_inst|rand_key~62_combout  & !\xteablock_inst|Add9~59 )))

	.dataa(\xteablock_inst|sum [30]),
	.datab(\xteablock_inst|rand_key~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~59 ),
	.combout(\xteablock_inst|Add9~60_combout ),
	.cout(\xteablock_inst|Add9~61 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~60 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add9~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N0
cycloneive_lcell_comb \xteablock_inst|Add7~122 (
// Equation(s):
// \xteablock_inst|Add7~122_combout  = \xtea_mode~q  $ (\xteablock_inst|Add8~60_combout  $ (\xteablock_inst|Add9~60_combout ))

	.dataa(gnd),
	.datab(\xtea_mode~q ),
	.datac(\xteablock_inst|Add8~60_combout ),
	.datad(\xteablock_inst|Add9~60_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~122_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~122 .lut_mask = 16'hC33C;
defparam \xteablock_inst|Add7~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N12
cycloneive_lcell_comb \xteablock_inst|Add7~119 (
// Equation(s):
// \xteablock_inst|Add7~119_combout  = ((\xteablock_inst|subinput1 [29] $ (\xteablock_inst|Add7~118_combout  $ (!\xteablock_inst|Add7~116 )))) # (GND)
// \xteablock_inst|Add7~120  = CARRY((\xteablock_inst|subinput1 [29] & ((\xteablock_inst|Add7~118_combout ) # (!\xteablock_inst|Add7~116 ))) # (!\xteablock_inst|subinput1 [29] & (\xteablock_inst|Add7~118_combout  & !\xteablock_inst|Add7~116 )))

	.dataa(\xteablock_inst|subinput1 [29]),
	.datab(\xteablock_inst|Add7~118_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~116 ),
	.combout(\xteablock_inst|Add7~119_combout ),
	.cout(\xteablock_inst|Add7~120 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~119 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add7~119 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N14
cycloneive_lcell_comb \xteablock_inst|Add7~123 (
// Equation(s):
// \xteablock_inst|Add7~123_combout  = (\xteablock_inst|subinput1 [30] & ((\xteablock_inst|Add7~122_combout  & (\xteablock_inst|Add7~120  & VCC)) # (!\xteablock_inst|Add7~122_combout  & (!\xteablock_inst|Add7~120 )))) # (!\xteablock_inst|subinput1 [30] & 
// ((\xteablock_inst|Add7~122_combout  & (!\xteablock_inst|Add7~120 )) # (!\xteablock_inst|Add7~122_combout  & ((\xteablock_inst|Add7~120 ) # (GND)))))
// \xteablock_inst|Add7~124  = CARRY((\xteablock_inst|subinput1 [30] & (!\xteablock_inst|Add7~122_combout  & !\xteablock_inst|Add7~120 )) # (!\xteablock_inst|subinput1 [30] & ((!\xteablock_inst|Add7~120 ) # (!\xteablock_inst|Add7~122_combout ))))

	.dataa(\xteablock_inst|subinput1 [30]),
	.datab(\xteablock_inst|Add7~122_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add7~120 ),
	.combout(\xteablock_inst|Add7~123_combout ),
	.cout(\xteablock_inst|Add7~124 ));
// synopsys translate_off
defparam \xteablock_inst|Add7~123 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add7~123 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N28
cycloneive_lcell_comb \xteablock_inst|Add7~125 (
// Equation(s):
// \xteablock_inst|Add7~125_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & ((\xteablock_inst|Add7~123_combout ))) # (!\xteablock_inst|xtea_cstate.change_v1~q  & (xtea_input[30]))

	.dataa(xtea_input[30]),
	.datab(\xteablock_inst|xtea_cstate.change_v1~q ),
	.datac(gnd),
	.datad(\xteablock_inst|Add7~123_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~125_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~125 .lut_mask = 16'hEE22;
defparam \xteablock_inst|Add7~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N10
cycloneive_lcell_comb \xteablock_inst|subinput1[30] (
// Equation(s):
// \xteablock_inst|subinput1 [30] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|Add7~125_combout ))) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [30]))

	.dataa(\xteablock_inst|subinput1 [30]),
	.datab(\xteablock_inst|Add7~125_combout ),
	.datac(gnd),
	.datad(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [30]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[30] .lut_mask = 16'hCCAA;
defparam \xteablock_inst|subinput1[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N26
cycloneive_lcell_comb \xteablock_inst|res_v~24 (
// Equation(s):
// \xteablock_inst|res_v~24_combout  = \xteablock_inst|subinput1 [30] $ (\xteablock_inst|subinput1 [21])

	.dataa(\xteablock_inst|subinput1 [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(\xteablock_inst|subinput1 [21]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~24_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~24 .lut_mask = 16'h55AA;
defparam \xteablock_inst|res_v~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneive_lcell_comb \xteablock_inst|Add2~10 (
// Equation(s):
// \xteablock_inst|Add2~10_combout  = (\xteablock_inst|res_v~23_combout  & ((\xteablock_inst|subinput1 [5] & (\xteablock_inst|Add2~9  & VCC)) # (!\xteablock_inst|subinput1 [5] & (!\xteablock_inst|Add2~9 )))) # (!\xteablock_inst|res_v~23_combout  & 
// ((\xteablock_inst|subinput1 [5] & (!\xteablock_inst|Add2~9 )) # (!\xteablock_inst|subinput1 [5] & ((\xteablock_inst|Add2~9 ) # (GND)))))
// \xteablock_inst|Add2~11  = CARRY((\xteablock_inst|res_v~23_combout  & (!\xteablock_inst|subinput1 [5] & !\xteablock_inst|Add2~9 )) # (!\xteablock_inst|res_v~23_combout  & ((!\xteablock_inst|Add2~9 ) # (!\xteablock_inst|subinput1 [5]))))

	.dataa(\xteablock_inst|res_v~23_combout ),
	.datab(\xteablock_inst|subinput1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~9 ),
	.combout(\xteablock_inst|Add2~10_combout ),
	.cout(\xteablock_inst|Add2~11 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~10 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cycloneive_lcell_comb \xteablock_inst|Add2~12 (
// Equation(s):
// \xteablock_inst|Add2~12_combout  = ((\xteablock_inst|res_v~24_combout  $ (\xteablock_inst|subinput1 [6] $ (!\xteablock_inst|Add2~11 )))) # (GND)
// \xteablock_inst|Add2~13  = CARRY((\xteablock_inst|res_v~24_combout  & ((\xteablock_inst|subinput1 [6]) # (!\xteablock_inst|Add2~11 ))) # (!\xteablock_inst|res_v~24_combout  & (\xteablock_inst|subinput1 [6] & !\xteablock_inst|Add2~11 )))

	.dataa(\xteablock_inst|res_v~24_combout ),
	.datab(\xteablock_inst|subinput1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~11 ),
	.combout(\xteablock_inst|Add2~12_combout ),
	.cout(\xteablock_inst|Add2~13 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~12 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cycloneive_lcell_comb \xteablock_inst|Add2~14 (
// Equation(s):
// \xteablock_inst|Add2~14_combout  = (\xteablock_inst|res_v~25_combout  & ((\xteablock_inst|subinput1 [7] & (\xteablock_inst|Add2~13  & VCC)) # (!\xteablock_inst|subinput1 [7] & (!\xteablock_inst|Add2~13 )))) # (!\xteablock_inst|res_v~25_combout  & 
// ((\xteablock_inst|subinput1 [7] & (!\xteablock_inst|Add2~13 )) # (!\xteablock_inst|subinput1 [7] & ((\xteablock_inst|Add2~13 ) # (GND)))))
// \xteablock_inst|Add2~15  = CARRY((\xteablock_inst|res_v~25_combout  & (!\xteablock_inst|subinput1 [7] & !\xteablock_inst|Add2~13 )) # (!\xteablock_inst|res_v~25_combout  & ((!\xteablock_inst|Add2~13 ) # (!\xteablock_inst|subinput1 [7]))))

	.dataa(\xteablock_inst|res_v~25_combout ),
	.datab(\xteablock_inst|subinput1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~13 ),
	.combout(\xteablock_inst|Add2~14_combout ),
	.cout(\xteablock_inst|Add2~15 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~14 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneive_lcell_comb \xteablock_inst|Add2~16 (
// Equation(s):
// \xteablock_inst|Add2~16_combout  = ((\xteablock_inst|res_v~26_combout  $ (\xteablock_inst|subinput1 [8] $ (!\xteablock_inst|Add2~15 )))) # (GND)
// \xteablock_inst|Add2~17  = CARRY((\xteablock_inst|res_v~26_combout  & ((\xteablock_inst|subinput1 [8]) # (!\xteablock_inst|Add2~15 ))) # (!\xteablock_inst|res_v~26_combout  & (\xteablock_inst|subinput1 [8] & !\xteablock_inst|Add2~15 )))

	.dataa(\xteablock_inst|res_v~26_combout ),
	.datab(\xteablock_inst|subinput1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~15 ),
	.combout(\xteablock_inst|Add2~16_combout ),
	.cout(\xteablock_inst|Add2~17 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~16 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cycloneive_lcell_comb \xteablock_inst|Add2~18 (
// Equation(s):
// \xteablock_inst|Add2~18_combout  = (\xteablock_inst|subinput1 [9] & ((\xteablock_inst|res_v~27_combout  & (\xteablock_inst|Add2~17  & VCC)) # (!\xteablock_inst|res_v~27_combout  & (!\xteablock_inst|Add2~17 )))) # (!\xteablock_inst|subinput1 [9] & 
// ((\xteablock_inst|res_v~27_combout  & (!\xteablock_inst|Add2~17 )) # (!\xteablock_inst|res_v~27_combout  & ((\xteablock_inst|Add2~17 ) # (GND)))))
// \xteablock_inst|Add2~19  = CARRY((\xteablock_inst|subinput1 [9] & (!\xteablock_inst|res_v~27_combout  & !\xteablock_inst|Add2~17 )) # (!\xteablock_inst|subinput1 [9] & ((!\xteablock_inst|Add2~17 ) # (!\xteablock_inst|res_v~27_combout ))))

	.dataa(\xteablock_inst|subinput1 [9]),
	.datab(\xteablock_inst|res_v~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~17 ),
	.combout(\xteablock_inst|Add2~18_combout ),
	.cout(\xteablock_inst|Add2~19 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~18 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneive_lcell_comb \xteablock_inst|Add2~20 (
// Equation(s):
// \xteablock_inst|Add2~20_combout  = ((\xteablock_inst|res_v~28_combout  $ (\xteablock_inst|subinput1 [10] $ (!\xteablock_inst|Add2~19 )))) # (GND)
// \xteablock_inst|Add2~21  = CARRY((\xteablock_inst|res_v~28_combout  & ((\xteablock_inst|subinput1 [10]) # (!\xteablock_inst|Add2~19 ))) # (!\xteablock_inst|res_v~28_combout  & (\xteablock_inst|subinput1 [10] & !\xteablock_inst|Add2~19 )))

	.dataa(\xteablock_inst|res_v~28_combout ),
	.datab(\xteablock_inst|subinput1 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~19 ),
	.combout(\xteablock_inst|Add2~20_combout ),
	.cout(\xteablock_inst|Add2~21 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~20 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneive_lcell_comb \xteablock_inst|Add2~22 (
// Equation(s):
// \xteablock_inst|Add2~22_combout  = (\xteablock_inst|res_v~29_combout  & ((\xteablock_inst|subinput1 [11] & (\xteablock_inst|Add2~21  & VCC)) # (!\xteablock_inst|subinput1 [11] & (!\xteablock_inst|Add2~21 )))) # (!\xteablock_inst|res_v~29_combout  & 
// ((\xteablock_inst|subinput1 [11] & (!\xteablock_inst|Add2~21 )) # (!\xteablock_inst|subinput1 [11] & ((\xteablock_inst|Add2~21 ) # (GND)))))
// \xteablock_inst|Add2~23  = CARRY((\xteablock_inst|res_v~29_combout  & (!\xteablock_inst|subinput1 [11] & !\xteablock_inst|Add2~21 )) # (!\xteablock_inst|res_v~29_combout  & ((!\xteablock_inst|Add2~21 ) # (!\xteablock_inst|subinput1 [11]))))

	.dataa(\xteablock_inst|res_v~29_combout ),
	.datab(\xteablock_inst|subinput1 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~21 ),
	.combout(\xteablock_inst|Add2~22_combout ),
	.cout(\xteablock_inst|Add2~23 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~22 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneive_lcell_comb \xteablock_inst|Add2~24 (
// Equation(s):
// \xteablock_inst|Add2~24_combout  = ((\xteablock_inst|subinput1 [12] $ (\xteablock_inst|res_v~30_combout  $ (!\xteablock_inst|Add2~23 )))) # (GND)
// \xteablock_inst|Add2~25  = CARRY((\xteablock_inst|subinput1 [12] & ((\xteablock_inst|res_v~30_combout ) # (!\xteablock_inst|Add2~23 ))) # (!\xteablock_inst|subinput1 [12] & (\xteablock_inst|res_v~30_combout  & !\xteablock_inst|Add2~23 )))

	.dataa(\xteablock_inst|subinput1 [12]),
	.datab(\xteablock_inst|res_v~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~23 ),
	.combout(\xteablock_inst|Add2~24_combout ),
	.cout(\xteablock_inst|Add2~25 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~24 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneive_lcell_comb \xteablock_inst|Add2~26 (
// Equation(s):
// \xteablock_inst|Add2~26_combout  = (\xteablock_inst|subinput1 [13] & ((\xteablock_inst|res_v~31_combout  & (\xteablock_inst|Add2~25  & VCC)) # (!\xteablock_inst|res_v~31_combout  & (!\xteablock_inst|Add2~25 )))) # (!\xteablock_inst|subinput1 [13] & 
// ((\xteablock_inst|res_v~31_combout  & (!\xteablock_inst|Add2~25 )) # (!\xteablock_inst|res_v~31_combout  & ((\xteablock_inst|Add2~25 ) # (GND)))))
// \xteablock_inst|Add2~27  = CARRY((\xteablock_inst|subinput1 [13] & (!\xteablock_inst|res_v~31_combout  & !\xteablock_inst|Add2~25 )) # (!\xteablock_inst|subinput1 [13] & ((!\xteablock_inst|Add2~25 ) # (!\xteablock_inst|res_v~31_combout ))))

	.dataa(\xteablock_inst|subinput1 [13]),
	.datab(\xteablock_inst|res_v~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~25 ),
	.combout(\xteablock_inst|Add2~26_combout ),
	.cout(\xteablock_inst|Add2~27 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~26 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneive_lcell_comb \xteablock_inst|Add2~28 (
// Equation(s):
// \xteablock_inst|Add2~28_combout  = ((\xteablock_inst|subinput1 [14] $ (\xteablock_inst|res_v~32_combout  $ (!\xteablock_inst|Add2~27 )))) # (GND)
// \xteablock_inst|Add2~29  = CARRY((\xteablock_inst|subinput1 [14] & ((\xteablock_inst|res_v~32_combout ) # (!\xteablock_inst|Add2~27 ))) # (!\xteablock_inst|subinput1 [14] & (\xteablock_inst|res_v~32_combout  & !\xteablock_inst|Add2~27 )))

	.dataa(\xteablock_inst|subinput1 [14]),
	.datab(\xteablock_inst|res_v~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~27 ),
	.combout(\xteablock_inst|Add2~28_combout ),
	.cout(\xteablock_inst|Add2~29 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~28 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cycloneive_lcell_comb \xteablock_inst|Add2~30 (
// Equation(s):
// \xteablock_inst|Add2~30_combout  = (\xteablock_inst|res_v~33_combout  & ((\xteablock_inst|subinput1 [15] & (\xteablock_inst|Add2~29  & VCC)) # (!\xteablock_inst|subinput1 [15] & (!\xteablock_inst|Add2~29 )))) # (!\xteablock_inst|res_v~33_combout  & 
// ((\xteablock_inst|subinput1 [15] & (!\xteablock_inst|Add2~29 )) # (!\xteablock_inst|subinput1 [15] & ((\xteablock_inst|Add2~29 ) # (GND)))))
// \xteablock_inst|Add2~31  = CARRY((\xteablock_inst|res_v~33_combout  & (!\xteablock_inst|subinput1 [15] & !\xteablock_inst|Add2~29 )) # (!\xteablock_inst|res_v~33_combout  & ((!\xteablock_inst|Add2~29 ) # (!\xteablock_inst|subinput1 [15]))))

	.dataa(\xteablock_inst|res_v~33_combout ),
	.datab(\xteablock_inst|subinput1 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~29 ),
	.combout(\xteablock_inst|Add2~30_combout ),
	.cout(\xteablock_inst|Add2~31 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~30 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
cycloneive_lcell_comb \xteablock_inst|Add2~32 (
// Equation(s):
// \xteablock_inst|Add2~32_combout  = ((\xteablock_inst|res_v~34_combout  $ (\xteablock_inst|subinput1 [16] $ (!\xteablock_inst|Add2~31 )))) # (GND)
// \xteablock_inst|Add2~33  = CARRY((\xteablock_inst|res_v~34_combout  & ((\xteablock_inst|subinput1 [16]) # (!\xteablock_inst|Add2~31 ))) # (!\xteablock_inst|res_v~34_combout  & (\xteablock_inst|subinput1 [16] & !\xteablock_inst|Add2~31 )))

	.dataa(\xteablock_inst|res_v~34_combout ),
	.datab(\xteablock_inst|subinput1 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~31 ),
	.combout(\xteablock_inst|Add2~32_combout ),
	.cout(\xteablock_inst|Add2~33 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~32 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
cycloneive_lcell_comb \xteablock_inst|Add2~34 (
// Equation(s):
// \xteablock_inst|Add2~34_combout  = (\xteablock_inst|subinput1 [17] & ((\xteablock_inst|res_v~35_combout  & (\xteablock_inst|Add2~33  & VCC)) # (!\xteablock_inst|res_v~35_combout  & (!\xteablock_inst|Add2~33 )))) # (!\xteablock_inst|subinput1 [17] & 
// ((\xteablock_inst|res_v~35_combout  & (!\xteablock_inst|Add2~33 )) # (!\xteablock_inst|res_v~35_combout  & ((\xteablock_inst|Add2~33 ) # (GND)))))
// \xteablock_inst|Add2~35  = CARRY((\xteablock_inst|subinput1 [17] & (!\xteablock_inst|res_v~35_combout  & !\xteablock_inst|Add2~33 )) # (!\xteablock_inst|subinput1 [17] & ((!\xteablock_inst|Add2~33 ) # (!\xteablock_inst|res_v~35_combout ))))

	.dataa(\xteablock_inst|subinput1 [17]),
	.datab(\xteablock_inst|res_v~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~33 ),
	.combout(\xteablock_inst|Add2~34_combout ),
	.cout(\xteablock_inst|Add2~35 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~34 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
cycloneive_lcell_comb \xteablock_inst|Add2~36 (
// Equation(s):
// \xteablock_inst|Add2~36_combout  = ((\xteablock_inst|subinput1 [18] $ (\xteablock_inst|res_v~36_combout  $ (!\xteablock_inst|Add2~35 )))) # (GND)
// \xteablock_inst|Add2~37  = CARRY((\xteablock_inst|subinput1 [18] & ((\xteablock_inst|res_v~36_combout ) # (!\xteablock_inst|Add2~35 ))) # (!\xteablock_inst|subinput1 [18] & (\xteablock_inst|res_v~36_combout  & !\xteablock_inst|Add2~35 )))

	.dataa(\xteablock_inst|subinput1 [18]),
	.datab(\xteablock_inst|res_v~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~35 ),
	.combout(\xteablock_inst|Add2~36_combout ),
	.cout(\xteablock_inst|Add2~37 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~36 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N0
cycloneive_lcell_comb \xteablock_inst|Add1~74 (
// Equation(s):
// \xteablock_inst|Add1~74_combout  = \xtea_mode~q  $ (\xteablock_inst|Add3~36_combout  $ (\xteablock_inst|Add2~36_combout ))

	.dataa(gnd),
	.datab(\xtea_mode~q ),
	.datac(\xteablock_inst|Add3~36_combout ),
	.datad(\xteablock_inst|Add2~36_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~74_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~74 .lut_mask = 16'hC33C;
defparam \xteablock_inst|Add1~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N31
dffeas \xtea_input[50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [50]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[50]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[50] .is_wysiwyg = "true";
defparam \xtea_input[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneive_lcell_comb \xteablock_inst|Add1~77 (
// Equation(s):
// \xteablock_inst|Add1~77_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & (\xteablock_inst|Add1~75_combout )) # (!\xteablock_inst|xtea_cstate.change_v0~q  & ((xtea_input[50])))

	.dataa(gnd),
	.datab(\xteablock_inst|Add1~75_combout ),
	.datac(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datad(xtea_input[50]),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~77_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~77 .lut_mask = 16'hCFC0;
defparam \xteablock_inst|Add1~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cycloneive_lcell_comb \xteablock_inst|subinput0[18] (
// Equation(s):
// \xteablock_inst|subinput0 [18] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|Add1~77_combout ))) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [18]))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput0 [18]),
	.datac(\xteablock_inst|Add1~77_combout ),
	.datad(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [18]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[18] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|subinput0[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneive_lcell_comb \xteablock_inst|res_v~13 (
// Equation(s):
// \xteablock_inst|res_v~13_combout  = \xteablock_inst|subinput0 [18] $ (\xteablock_inst|subinput0 [9])

	.dataa(gnd),
	.datab(\xteablock_inst|subinput0 [18]),
	.datac(\xteablock_inst|subinput0 [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~13_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~13 .lut_mask = 16'h3C3C;
defparam \xteablock_inst|res_v~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N16
cycloneive_lcell_comb \xteablock_inst|Add7~74 (
// Equation(s):
// \xteablock_inst|Add7~74_combout  = \xteablock_inst|Add8~36_combout  $ (\xtea_mode~q  $ (\xteablock_inst|Add9~36_combout ))

	.dataa(\xteablock_inst|Add8~36_combout ),
	.datab(gnd),
	.datac(\xtea_mode~q ),
	.datad(\xteablock_inst|Add9~36_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~74_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~74 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add7~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneive_lcell_comb \xteablock_inst|Add7~77 (
// Equation(s):
// \xteablock_inst|Add7~77_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & ((\xteablock_inst|Add7~75_combout ))) # (!\xteablock_inst|xtea_cstate.change_v1~q  & (xtea_input[18]))

	.dataa(gnd),
	.datab(\xteablock_inst|xtea_cstate.change_v1~q ),
	.datac(xtea_input[18]),
	.datad(\xteablock_inst|Add7~75_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~77_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~77 .lut_mask = 16'hFC30;
defparam \xteablock_inst|Add7~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \xteablock_inst|subinput1[18] (
// Equation(s):
// \xteablock_inst|subinput1 [18] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|Add7~77_combout )) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|subinput1 [18])))

	.dataa(gnd),
	.datab(\xteablock_inst|Add7~77_combout ),
	.datac(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.datad(\xteablock_inst|subinput1 [18]),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [18]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[18] .lut_mask = 16'hCFC0;
defparam \xteablock_inst|subinput1[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cycloneive_lcell_comb \xteablock_inst|Add2~38 (
// Equation(s):
// \xteablock_inst|Add2~38_combout  = (\xteablock_inst|res_v~37_combout  & ((\xteablock_inst|subinput1 [19] & (\xteablock_inst|Add2~37  & VCC)) # (!\xteablock_inst|subinput1 [19] & (!\xteablock_inst|Add2~37 )))) # (!\xteablock_inst|res_v~37_combout  & 
// ((\xteablock_inst|subinput1 [19] & (!\xteablock_inst|Add2~37 )) # (!\xteablock_inst|subinput1 [19] & ((\xteablock_inst|Add2~37 ) # (GND)))))
// \xteablock_inst|Add2~39  = CARRY((\xteablock_inst|res_v~37_combout  & (!\xteablock_inst|subinput1 [19] & !\xteablock_inst|Add2~37 )) # (!\xteablock_inst|res_v~37_combout  & ((!\xteablock_inst|Add2~37 ) # (!\xteablock_inst|subinput1 [19]))))

	.dataa(\xteablock_inst|res_v~37_combout ),
	.datab(\xteablock_inst|subinput1 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add2~37 ),
	.combout(\xteablock_inst|Add2~38_combout ),
	.cout(\xteablock_inst|Add2~39 ));
// synopsys translate_off
defparam \xteablock_inst|Add2~38 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneive_lcell_comb \xteablock_inst|Add1~78 (
// Equation(s):
// \xteablock_inst|Add1~78_combout  = \xtea_mode~q  $ (\xteablock_inst|Add2~38_combout  $ (\xteablock_inst|Add3~38_combout ))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(\xteablock_inst|Add2~38_combout ),
	.datad(\xteablock_inst|Add3~38_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~78_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~78 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add1~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \xteablock_inst|Add1~81 (
// Equation(s):
// \xteablock_inst|Add1~81_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & ((\xteablock_inst|Add1~79_combout ))) # (!\xteablock_inst|xtea_cstate.change_v0~q  & (xtea_input[51]))

	.dataa(gnd),
	.datab(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datac(xtea_input[51]),
	.datad(\xteablock_inst|Add1~79_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~81_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~81 .lut_mask = 16'hFC30;
defparam \xteablock_inst|Add1~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \xteablock_inst|subinput0[19] (
// Equation(s):
// \xteablock_inst|subinput0 [19] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|Add1~81_combout )) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [19])))

	.dataa(\xteablock_inst|Add1~81_combout ),
	.datab(gnd),
	.datac(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.datad(\xteablock_inst|subinput0 [19]),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [19]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[19] .lut_mask = 16'hAFA0;
defparam \xteablock_inst|subinput0[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N18
cycloneive_lcell_comb \xteablock_inst|Add7~78 (
// Equation(s):
// \xteablock_inst|Add7~78_combout  = \xtea_mode~q  $ (\xteablock_inst|Add8~38_combout  $ (\xteablock_inst|Add9~38_combout ))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(\xteablock_inst|Add8~38_combout ),
	.datad(\xteablock_inst|Add9~38_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~78_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~78 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add7~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N24
cycloneive_lcell_comb \xteablock_inst|Add7~81 (
// Equation(s):
// \xteablock_inst|Add7~81_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & ((\xteablock_inst|Add7~79_combout ))) # (!\xteablock_inst|xtea_cstate.change_v1~q  & (xtea_input[19]))

	.dataa(\xteablock_inst|xtea_cstate.change_v1~q ),
	.datab(gnd),
	.datac(xtea_input[19]),
	.datad(\xteablock_inst|Add7~79_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~81_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~81 .lut_mask = 16'hFA50;
defparam \xteablock_inst|Add7~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N22
cycloneive_lcell_comb \xteablock_inst|subinput1[19] (
// Equation(s):
// \xteablock_inst|subinput1 [19] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|Add7~81_combout ))) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [19]))

	.dataa(\xteablock_inst|subinput1 [19]),
	.datab(gnd),
	.datac(\xteablock_inst|Add7~81_combout ),
	.datad(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [19]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[19] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|subinput1[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N12
cycloneive_lcell_comb \xteablock_inst|Add1~82 (
// Equation(s):
// \xteablock_inst|Add1~82_combout  = \xtea_mode~q  $ (\xteablock_inst|Add2~40_combout  $ (\xteablock_inst|Add3~40_combout ))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(\xteablock_inst|Add2~40_combout ),
	.datad(\xteablock_inst|Add3~40_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~82_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~82 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add1~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneive_lcell_comb \xteablock_inst|Add1~85 (
// Equation(s):
// \xteablock_inst|Add1~85_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & ((\xteablock_inst|Add1~83_combout ))) # (!\xteablock_inst|xtea_cstate.change_v0~q  & (xtea_input[52]))

	.dataa(gnd),
	.datab(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datac(xtea_input[52]),
	.datad(\xteablock_inst|Add1~83_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~85_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~85 .lut_mask = 16'hFC30;
defparam \xteablock_inst|Add1~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneive_lcell_comb \xteablock_inst|subinput0[20] (
// Equation(s):
// \xteablock_inst|subinput0 [20] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|Add1~85_combout ))) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [20]))

	.dataa(\xteablock_inst|subinput0 [20]),
	.datab(gnd),
	.datac(\xteablock_inst|Add1~85_combout ),
	.datad(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [20]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[20] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|subinput0[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N4
cycloneive_lcell_comb \xteablock_inst|Add7~82 (
// Equation(s):
// \xteablock_inst|Add7~82_combout  = \xtea_mode~q  $ (\xteablock_inst|Add8~40_combout  $ (\xteablock_inst|Add9~40_combout ))

	.dataa(\xtea_mode~q ),
	.datab(\xteablock_inst|Add8~40_combout ),
	.datac(\xteablock_inst|Add9~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~82_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~82 .lut_mask = 16'h9696;
defparam \xteablock_inst|Add7~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneive_lcell_comb \xteablock_inst|Add7~85 (
// Equation(s):
// \xteablock_inst|Add7~85_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & ((\xteablock_inst|Add7~83_combout ))) # (!\xteablock_inst|xtea_cstate.change_v1~q  & (xtea_input[20]))

	.dataa(\xteablock_inst|xtea_cstate.change_v1~q ),
	.datab(gnd),
	.datac(xtea_input[20]),
	.datad(\xteablock_inst|Add7~83_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~85_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~85 .lut_mask = 16'hFA50;
defparam \xteablock_inst|Add7~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \xteablock_inst|subinput1[20] (
// Equation(s):
// \xteablock_inst|subinput1 [20] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|Add7~85_combout ))) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [20]))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput1 [20]),
	.datac(\xteablock_inst|Add7~85_combout ),
	.datad(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [20]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[20] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|subinput1[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneive_lcell_comb \xteablock_inst|res_v~25 (
// Equation(s):
// \xteablock_inst|res_v~25_combout  = \xteablock_inst|subinput1 [29] $ (\xteablock_inst|subinput1 [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|subinput1 [29]),
	.datad(\xteablock_inst|subinput1 [20]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~25_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~25 .lut_mask = 16'h0FF0;
defparam \xteablock_inst|res_v~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
cycloneive_lcell_comb \xteablock_inst|Add1~30 (
// Equation(s):
// \xteablock_inst|Add1~30_combout  = \xtea_mode~q  $ (\xteablock_inst|Add3~14_combout  $ (\xteablock_inst|Add2~14_combout ))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(\xteablock_inst|Add3~14_combout ),
	.datad(\xteablock_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~30 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N6
cycloneive_lcell_comb \xteablock_inst|Add1~33 (
// Equation(s):
// \xteablock_inst|Add1~33_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & ((\xteablock_inst|Add1~31_combout ))) # (!\xteablock_inst|xtea_cstate.change_v0~q  & (xtea_input[39]))

	.dataa(gnd),
	.datab(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datac(xtea_input[39]),
	.datad(\xteablock_inst|Add1~31_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~33_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~33 .lut_mask = 16'hFC30;
defparam \xteablock_inst|Add1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N18
cycloneive_lcell_comb \xteablock_inst|subinput0[7] (
// Equation(s):
// \xteablock_inst|subinput0 [7] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|Add1~33_combout )) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [7])))

	.dataa(\xteablock_inst|Add1~33_combout ),
	.datab(\xteablock_inst|subinput0 [7]),
	.datac(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [7]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[7] .lut_mask = 16'hACAC;
defparam \xteablock_inst|subinput0[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N24
cycloneive_lcell_comb \xteablock_inst|Add7~118 (
// Equation(s):
// \xteablock_inst|Add7~118_combout  = \xteablock_inst|Add8~58_combout  $ (\xtea_mode~q  $ (\xteablock_inst|Add9~58_combout ))

	.dataa(\xteablock_inst|Add8~58_combout ),
	.datab(gnd),
	.datac(\xtea_mode~q ),
	.datad(\xteablock_inst|Add9~58_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~118_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~118 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add7~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneive_lcell_comb \xteablock_inst|Add7~121 (
// Equation(s):
// \xteablock_inst|Add7~121_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & ((\xteablock_inst|Add7~119_combout ))) # (!\xteablock_inst|xtea_cstate.change_v1~q  & (xtea_input[29]))

	.dataa(gnd),
	.datab(xtea_input[29]),
	.datac(\xteablock_inst|xtea_cstate.change_v1~q ),
	.datad(\xteablock_inst|Add7~119_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~121_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~121 .lut_mask = 16'hFC0C;
defparam \xteablock_inst|Add7~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \xteablock_inst|subinput1[29] (
// Equation(s):
// \xteablock_inst|subinput1 [29] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|Add7~121_combout )) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|subinput1 [29])))

	.dataa(gnd),
	.datab(\xteablock_inst|Add7~121_combout ),
	.datac(\xteablock_inst|subinput1 [29]),
	.datad(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [29]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[29] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subinput1[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N20
cycloneive_lcell_comb \xteablock_inst|Add1~118 (
// Equation(s):
// \xteablock_inst|Add1~118_combout  = \xtea_mode~q  $ (\xteablock_inst|Add2~58_combout  $ (\xteablock_inst|Add3~58_combout ))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(\xteablock_inst|Add2~58_combout ),
	.datad(\xteablock_inst|Add3~58_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~118_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~118 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add1~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \xteablock_inst|Add1~121 (
// Equation(s):
// \xteablock_inst|Add1~121_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & ((\xteablock_inst|Add1~119_combout ))) # (!\xteablock_inst|xtea_cstate.change_v0~q  & (xtea_input[61]))

	.dataa(xtea_input[61]),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datad(\xteablock_inst|Add1~119_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~121_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~121 .lut_mask = 16'hFA0A;
defparam \xteablock_inst|Add1~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneive_lcell_comb \xteablock_inst|subinput0[29] (
// Equation(s):
// \xteablock_inst|subinput0 [29] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|Add1~121_combout ))) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [29]))

	.dataa(\xteablock_inst|subinput0 [29]),
	.datab(gnd),
	.datac(\xteablock_inst|Add1~121_combout ),
	.datad(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [29]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[29] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|subinput0[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneive_lcell_comb \xteablock_inst|res_v~2 (
// Equation(s):
// \xteablock_inst|res_v~2_combout  = \xteablock_inst|subinput0 [29] $ (\xteablock_inst|subinput0 [20])

	.dataa(\xteablock_inst|subinput0 [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(\xteablock_inst|subinput0 [20]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~2_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~2 .lut_mask = 16'h55AA;
defparam \xteablock_inst|res_v~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \xteablock_inst|res_v~1 (
// Equation(s):
// \xteablock_inst|res_v~1_combout  = \xteablock_inst|subinput0 [21] $ (\xteablock_inst|subinput0 [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|subinput0 [21]),
	.datad(\xteablock_inst|subinput0 [30]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~1_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~1 .lut_mask = 16'h0FF0;
defparam \xteablock_inst|res_v~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \xteablock_inst|xtea_output[63] (
// Equation(s):
// \xteablock_inst|xtea_output [63] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [31])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [63])))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput0 [31]),
	.datac(\xteablock_inst|xtea_output [63]),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [63]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[63] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|xtea_output[63] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[63]~68 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[63]~68_combout  = (\serialblock_inst|serialreader_inst|temp_data [63] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )) # 
// (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )))

	.dataa(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datac(\serialblock_inst|reader_trigger~q ),
	.datad(\serialblock_inst|serialreader_inst|temp_data [63]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[63]~68_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[63]~68 .lut_mask = 16'h7F00;
defparam \serialblock_inst|serialreader_inst|reader_data_out[63]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[63] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [63] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out[63]~68_combout )) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out [63])))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out[63]~68_combout ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [63]),
	.datac(\nreset~input_o ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [63]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[63] .lut_mask = 16'hA0C0;
defparam \serialblock_inst|serialreader_inst|reader_data_out[63] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [63])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [63])))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\xteablock_inst|xtea_output [63]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [63]),
	.cin(gnd),
	.combout(\Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~0 .lut_mask = 16'hF3C0;
defparam \Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N3
dffeas \memory_write[63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[63]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[63] .is_wysiwyg = "true";
defparam \memory_write[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneive_lcell_comb \sram_inst|ram~79 (
// Equation(s):
// \sram_inst|ram~79_combout  = (\nreset~input_o  & memory_write[63])

	.dataa(gnd),
	.datab(gnd),
	.datac(\nreset~input_o ),
	.datad(memory_write[63]),
	.cin(gnd),
	.combout(\sram_inst|ram~79_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~79 .lut_mask = 16'hF000;
defparam \sram_inst|ram~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N10
cycloneive_lcell_comb \sram_inst|ram[14][63]~feeder (
// Equation(s):
// \sram_inst|ram[14][63]~feeder_combout  = \sram_inst|ram~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~79_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[14][63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][63]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[14][63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y17_N11
dffeas \sram_inst|ram[14][63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][63]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][63]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][63] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][63] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y17_N13
dffeas \sram_inst|ram[6][63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][63]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][63] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][63] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y17_N27
dffeas \sram_inst|ram[2][63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][63]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][63] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N12
cycloneive_lcell_comb \sram_inst|ram[10][63]~feeder (
// Equation(s):
// \sram_inst|ram[10][63]~feeder_combout  = \sram_inst|ram~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~79_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][63]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y17_N13
dffeas \sram_inst|ram[10][63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][63]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][63]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][63] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N26
cycloneive_lcell_comb \sram_inst|Mux0~0 (
// Equation(s):
// \sram_inst|Mux0~0_combout  = (memory_address[2] & (memory_address[3])) # (!memory_address[2] & ((memory_address[3] & ((\sram_inst|ram[10][63]~q ))) # (!memory_address[3] & (\sram_inst|ram[2][63]~q ))))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[2][63]~q ),
	.datad(\sram_inst|ram[10][63]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux0~0 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y17_N12
cycloneive_lcell_comb \sram_inst|Mux0~1 (
// Equation(s):
// \sram_inst|Mux0~1_combout  = (memory_address[2] & ((\sram_inst|Mux0~0_combout  & (\sram_inst|ram[14][63]~q )) # (!\sram_inst|Mux0~0_combout  & ((\sram_inst|ram[6][63]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux0~0_combout ))))

	.dataa(\sram_inst|ram[14][63]~q ),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[6][63]~q ),
	.datad(\sram_inst|Mux0~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux0~1 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneive_lcell_comb \sram_inst|ram[15][63]~feeder (
// Equation(s):
// \sram_inst|ram[15][63]~feeder_combout  = \sram_inst|ram~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~79_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][63]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N19
dffeas \sram_inst|ram[15][63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][63]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][63]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][63] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][63] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N5
dffeas \sram_inst|ram[11][63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][63]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][63] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][63] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N31
dffeas \sram_inst|ram[3][63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][63]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][63] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
cycloneive_lcell_comb \sram_inst|ram[7][63]~feeder (
// Equation(s):
// \sram_inst|ram[7][63]~feeder_combout  = \sram_inst|ram~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~79_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[7][63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][63]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[7][63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N5
dffeas \sram_inst|ram[7][63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][63]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][63]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][63] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneive_lcell_comb \sram_inst|Mux0~7 (
// Equation(s):
// \sram_inst|Mux0~7_combout  = (memory_address[2] & ((memory_address[3]) # ((\sram_inst|ram[7][63]~q )))) # (!memory_address[2] & (!memory_address[3] & (\sram_inst|ram[3][63]~q )))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[3][63]~q ),
	.datad(\sram_inst|ram[7][63]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux0~7 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \sram_inst|Mux0~8 (
// Equation(s):
// \sram_inst|Mux0~8_combout  = (memory_address[3] & ((\sram_inst|Mux0~7_combout  & (\sram_inst|ram[15][63]~q )) # (!\sram_inst|Mux0~7_combout  & ((\sram_inst|ram[11][63]~q ))))) # (!memory_address[3] & (((\sram_inst|Mux0~7_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[15][63]~q ),
	.datac(\sram_inst|ram[11][63]~q ),
	.datad(\sram_inst|Mux0~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux0~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N25
dffeas \sram_inst|ram[1][63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][63]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][63] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \sram_inst|ram[5][63]~feeder (
// Equation(s):
// \sram_inst|ram[5][63]~feeder_combout  = \sram_inst|ram~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~79_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[5][63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][63]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[5][63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N11
dffeas \sram_inst|ram[5][63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][63]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][63]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][63] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneive_lcell_comb \sram_inst|Mux0~2 (
// Equation(s):
// \sram_inst|Mux0~2_combout  = (memory_address[2] & ((memory_address[3]) # ((\sram_inst|ram[5][63]~q )))) # (!memory_address[2] & (!memory_address[3] & (\sram_inst|ram[1][63]~q )))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[1][63]~q ),
	.datad(\sram_inst|ram[5][63]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux0~2 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N31
dffeas \sram_inst|ram[13][63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][63]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][63] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N20
cycloneive_lcell_comb \sram_inst|ram[9][63]~feeder (
// Equation(s):
// \sram_inst|ram[9][63]~feeder_combout  = \sram_inst|ram~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~79_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][63]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N21
dffeas \sram_inst|ram[9][63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][63]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][63]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][63] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N30
cycloneive_lcell_comb \sram_inst|Mux0~3 (
// Equation(s):
// \sram_inst|Mux0~3_combout  = (\sram_inst|Mux0~2_combout  & (((\sram_inst|ram[13][63]~q )) # (!memory_address[3]))) # (!\sram_inst|Mux0~2_combout  & (memory_address[3] & ((\sram_inst|ram[9][63]~q ))))

	.dataa(\sram_inst|Mux0~2_combout ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[13][63]~q ),
	.datad(\sram_inst|ram[9][63]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux0~3 .lut_mask = 16'hE6A2;
defparam \sram_inst|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneive_lcell_comb \sram_inst|ram[4][63]~feeder (
// Equation(s):
// \sram_inst|ram[4][63]~feeder_combout  = \sram_inst|ram~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~79_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[4][63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][63]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[4][63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N23
dffeas \sram_inst|ram[4][63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][63]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][63]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][63] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][63] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N13
dffeas \sram_inst|ram[12][63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][63]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][63] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N26
cycloneive_lcell_comb \sram_inst|ram[8][63]~feeder (
// Equation(s):
// \sram_inst|ram[8][63]~feeder_combout  = \sram_inst|ram~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~79_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[8][63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][63]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[8][63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y18_N27
dffeas \sram_inst|ram[8][63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][63]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][63]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][63] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][63] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y18_N5
dffeas \sram_inst|ram[0][63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][63]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][63] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N4
cycloneive_lcell_comb \sram_inst|Mux0~4 (
// Equation(s):
// \sram_inst|Mux0~4_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[8][63]~q )) # (!memory_address[3] & ((\sram_inst|ram[0][63]~q )))))

	.dataa(\sram_inst|ram[8][63]~q ),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[0][63]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux0~4 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneive_lcell_comb \sram_inst|Mux0~5 (
// Equation(s):
// \sram_inst|Mux0~5_combout  = (memory_address[2] & ((\sram_inst|Mux0~4_combout  & ((\sram_inst|ram[12][63]~q ))) # (!\sram_inst|Mux0~4_combout  & (\sram_inst|ram[4][63]~q )))) # (!memory_address[2] & (((\sram_inst|Mux0~4_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[4][63]~q ),
	.datac(\sram_inst|ram[12][63]~q ),
	.datad(\sram_inst|Mux0~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux0~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneive_lcell_comb \sram_inst|Mux0~6 (
// Equation(s):
// \sram_inst|Mux0~6_combout  = (memory_address[0] & ((memory_address[1]) # ((\sram_inst|Mux0~3_combout )))) # (!memory_address[0] & (!memory_address[1] & ((\sram_inst|Mux0~5_combout ))))

	.dataa(memory_address[0]),
	.datab(memory_address[1]),
	.datac(\sram_inst|Mux0~3_combout ),
	.datad(\sram_inst|Mux0~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux0~6 .lut_mask = 16'hB9A8;
defparam \sram_inst|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \sram_inst|Mux0~9 (
// Equation(s):
// \sram_inst|Mux0~9_combout  = (memory_address[1] & ((\sram_inst|Mux0~6_combout  & ((\sram_inst|Mux0~8_combout ))) # (!\sram_inst|Mux0~6_combout  & (\sram_inst|Mux0~1_combout )))) # (!memory_address[1] & (((\sram_inst|Mux0~6_combout ))))

	.dataa(\sram_inst|Mux0~1_combout ),
	.datab(memory_address[1]),
	.datac(\sram_inst|Mux0~8_combout ),
	.datad(\sram_inst|Mux0~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux0~9 .lut_mask = 16'hF388;
defparam \sram_inst|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N17
dffeas \sram_inst|memory_read[63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [63]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[63] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[63] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N29
dffeas \xtea_input[63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[63]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[63] .is_wysiwyg = "true";
defparam \xtea_input[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \xteablock_inst|xtea_output[31] (
// Equation(s):
// \xteablock_inst|xtea_output [31] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [31])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [31])))

	.dataa(\xteablock_inst|subinput1 [31]),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_output [31]),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [31]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[31] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|xtea_output[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[31]~36 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[31]~36_combout  = (\serialblock_inst|serialreader_inst|temp_data [31] & (((!\serialblock_inst|serialreader_inst|error_out[0]~7_combout ) # (!\serialblock_inst|reader_trigger~q )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [31]),
	.datac(\serialblock_inst|reader_trigger~q ),
	.datad(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[31]~36_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[31]~36 .lut_mask = 16'h4CCC;
defparam \serialblock_inst|serialreader_inst|reader_data_out[31]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[31] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [31] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[31]~36_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [31]))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out [31]),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[31]~36_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [31]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[31] .lut_mask = 16'hC088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \Selector53~0 (
// Equation(s):
// \Selector53~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [31])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [31])))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\xteablock_inst|xtea_output [31]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [31]),
	.cin(gnd),
	.combout(\Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector53~0 .lut_mask = 16'hF3C0;
defparam \Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N29
dffeas \memory_write[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[31]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[31] .is_wysiwyg = "true";
defparam \memory_write[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \sram_inst|ram~47 (
// Equation(s):
// \sram_inst|ram~47_combout  = (\nreset~input_o  & memory_write[31])

	.dataa(gnd),
	.datab(\nreset~input_o ),
	.datac(gnd),
	.datad(memory_write[31]),
	.cin(gnd),
	.combout(\sram_inst|ram~47_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~47 .lut_mask = 16'hCC00;
defparam \sram_inst|ram~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N12
cycloneive_lcell_comb \sram_inst|ram[14][31]~feeder (
// Equation(s):
// \sram_inst|ram[14][31]~feeder_combout  = \sram_inst|ram~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~47_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[14][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][31]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[14][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N13
dffeas \sram_inst|ram[14][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][31] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N9
dffeas \sram_inst|ram[6][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][31] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N6
cycloneive_lcell_comb \sram_inst|ram[10][31]~feeder (
// Equation(s):
// \sram_inst|ram[10][31]~feeder_combout  = \sram_inst|ram~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~47_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[10][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][31]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[10][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N7
dffeas \sram_inst|ram[10][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][31] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N19
dffeas \sram_inst|ram[2][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][31] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N18
cycloneive_lcell_comb \sram_inst|Mux32~0 (
// Equation(s):
// \sram_inst|Mux32~0_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[10][31]~q )) # (!memory_address[3] & ((\sram_inst|ram[2][31]~q )))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[10][31]~q ),
	.datac(\sram_inst|ram[2][31]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux32~0 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N8
cycloneive_lcell_comb \sram_inst|Mux32~1 (
// Equation(s):
// \sram_inst|Mux32~1_combout  = (memory_address[2] & ((\sram_inst|Mux32~0_combout  & (\sram_inst|ram[14][31]~q )) # (!\sram_inst|Mux32~0_combout  & ((\sram_inst|ram[6][31]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux32~0_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[14][31]~q ),
	.datac(\sram_inst|ram[6][31]~q ),
	.datad(\sram_inst|Mux32~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux32~1 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneive_lcell_comb \sram_inst|ram[15][31]~feeder (
// Equation(s):
// \sram_inst|ram[15][31]~feeder_combout  = \sram_inst|ram~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][31]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N3
dffeas \sram_inst|ram[15][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][31] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N5
dffeas \sram_inst|ram[11][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][31] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N5
dffeas \sram_inst|ram[3][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][31] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneive_lcell_comb \sram_inst|ram[7][31]~feeder (
// Equation(s):
// \sram_inst|ram[7][31]~feeder_combout  = \sram_inst|ram~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[7][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][31]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[7][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N1
dffeas \sram_inst|ram[7][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][31] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneive_lcell_comb \sram_inst|Mux32~7 (
// Equation(s):
// \sram_inst|Mux32~7_combout  = (memory_address[2] & ((memory_address[3]) # ((\sram_inst|ram[7][31]~q )))) # (!memory_address[2] & (!memory_address[3] & (\sram_inst|ram[3][31]~q )))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[3][31]~q ),
	.datad(\sram_inst|ram[7][31]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux32~7 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \sram_inst|Mux32~8 (
// Equation(s):
// \sram_inst|Mux32~8_combout  = (memory_address[3] & ((\sram_inst|Mux32~7_combout  & (\sram_inst|ram[15][31]~q )) # (!\sram_inst|Mux32~7_combout  & ((\sram_inst|ram[11][31]~q ))))) # (!memory_address[3] & (((\sram_inst|Mux32~7_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[15][31]~q ),
	.datac(\sram_inst|ram[11][31]~q ),
	.datad(\sram_inst|Mux32~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux32~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux32~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux32~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneive_lcell_comb \sram_inst|ram[4][31]~feeder (
// Equation(s):
// \sram_inst|ram[4][31]~feeder_combout  = \sram_inst|ram~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[4][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][31]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[4][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N29
dffeas \sram_inst|ram[4][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][31] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N5
dffeas \sram_inst|ram[12][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][31] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N2
cycloneive_lcell_comb \sram_inst|ram[8][31]~feeder (
// Equation(s):
// \sram_inst|ram[8][31]~feeder_combout  = \sram_inst|ram~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[8][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][31]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[8][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N3
dffeas \sram_inst|ram[8][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][31] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N21
dffeas \sram_inst|ram[0][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][31] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
cycloneive_lcell_comb \sram_inst|Mux32~4 (
// Equation(s):
// \sram_inst|Mux32~4_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[8][31]~q )) # (!memory_address[3] & ((\sram_inst|ram[0][31]~q )))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[8][31]~q ),
	.datac(\sram_inst|ram[0][31]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux32~4 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneive_lcell_comb \sram_inst|Mux32~5 (
// Equation(s):
// \sram_inst|Mux32~5_combout  = (memory_address[2] & ((\sram_inst|Mux32~4_combout  & ((\sram_inst|ram[12][31]~q ))) # (!\sram_inst|Mux32~4_combout  & (\sram_inst|ram[4][31]~q )))) # (!memory_address[2] & (((\sram_inst|Mux32~4_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[4][31]~q ),
	.datac(\sram_inst|ram[12][31]~q ),
	.datad(\sram_inst|Mux32~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux32~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N12
cycloneive_lcell_comb \sram_inst|ram[9][31]~feeder (
// Equation(s):
// \sram_inst|ram[9][31]~feeder_combout  = \sram_inst|ram~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][31]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N13
dffeas \sram_inst|ram[9][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][31] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N7
dffeas \sram_inst|ram[13][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][31] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N7
dffeas \sram_inst|ram[1][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][31] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneive_lcell_comb \sram_inst|ram[5][31]~feeder (
// Equation(s):
// \sram_inst|ram[5][31]~feeder_combout  = \sram_inst|ram~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[5][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][31]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[5][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N11
dffeas \sram_inst|ram[5][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][31] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N6
cycloneive_lcell_comb \sram_inst|Mux32~2 (
// Equation(s):
// \sram_inst|Mux32~2_combout  = (memory_address[2] & ((memory_address[3]) # ((\sram_inst|ram[5][31]~q )))) # (!memory_address[2] & (!memory_address[3] & (\sram_inst|ram[1][31]~q )))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[1][31]~q ),
	.datad(\sram_inst|ram[5][31]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux32~2 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N6
cycloneive_lcell_comb \sram_inst|Mux32~3 (
// Equation(s):
// \sram_inst|Mux32~3_combout  = (memory_address[3] & ((\sram_inst|Mux32~2_combout  & ((\sram_inst|ram[13][31]~q ))) # (!\sram_inst|Mux32~2_combout  & (\sram_inst|ram[9][31]~q )))) # (!memory_address[3] & (((\sram_inst|Mux32~2_combout ))))

	.dataa(\sram_inst|ram[9][31]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[13][31]~q ),
	.datad(\sram_inst|Mux32~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux32~3 .lut_mask = 16'hF388;
defparam \sram_inst|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \sram_inst|Mux32~6 (
// Equation(s):
// \sram_inst|Mux32~6_combout  = (memory_address[1] & (memory_address[0])) # (!memory_address[1] & ((memory_address[0] & ((\sram_inst|Mux32~3_combout ))) # (!memory_address[0] & (\sram_inst|Mux32~5_combout ))))

	.dataa(memory_address[1]),
	.datab(memory_address[0]),
	.datac(\sram_inst|Mux32~5_combout ),
	.datad(\sram_inst|Mux32~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux32~6 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \sram_inst|Mux32~9 (
// Equation(s):
// \sram_inst|Mux32~9_combout  = (memory_address[1] & ((\sram_inst|Mux32~6_combout  & ((\sram_inst|Mux32~8_combout ))) # (!\sram_inst|Mux32~6_combout  & (\sram_inst|Mux32~1_combout )))) # (!memory_address[1] & (((\sram_inst|Mux32~6_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|Mux32~1_combout ),
	.datac(\sram_inst|Mux32~8_combout ),
	.datad(\sram_inst|Mux32~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux32~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux32~9 .lut_mask = 16'hF588;
defparam \sram_inst|Mux32~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N17
dffeas \sram_inst|memory_read[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux32~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[31] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N31
dffeas \xtea_input[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[31]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[31] .is_wysiwyg = "true";
defparam \xtea_input[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N30
cycloneive_lcell_comb \xteablock_inst|Add8~62 (
// Equation(s):
// \xteablock_inst|Add8~62_combout  = \xteablock_inst|subinput0 [31] $ (\xteablock_inst|Add8~61  $ (\xteablock_inst|subinput0 [5]))

	.dataa(\xteablock_inst|subinput0 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\xteablock_inst|subinput0 [5]),
	.cin(\xteablock_inst|Add8~61 ),
	.combout(\xteablock_inst|Add8~62_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add8~62 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add8~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N30
cycloneive_lcell_comb \xteablock_inst|Add5~93 (
// Equation(s):
// \xteablock_inst|Add5~93_combout  = \xtea_mode~q  $ (\xteablock_inst|Add5~91  $ (!\xteablock_inst|sum [31]))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\xteablock_inst|sum [31]),
	.cin(\xteablock_inst|Add5~91 ),
	.combout(\xteablock_inst|Add5~93_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~93 .lut_mask = 16'h5AA5;
defparam \xteablock_inst|Add5~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N28
cycloneive_lcell_comb \xteablock_inst|Add5~95 (
// Equation(s):
// \xteablock_inst|Add5~95_combout  = (\xteablock_inst|xtea_cstate.change_sum~q  & ((\xteablock_inst|Add5~93_combout ))) # (!\xteablock_inst|xtea_cstate.change_sum~q  & (\xtea_mode~q ))

	.dataa(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datab(gnd),
	.datac(\xtea_mode~q ),
	.datad(\xteablock_inst|Add5~93_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add5~95_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add5~95 .lut_mask = 16'hFA50;
defparam \xteablock_inst|Add5~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N6
cycloneive_lcell_comb \xteablock_inst|sum[31] (
// Equation(s):
// \xteablock_inst|sum [31] = (GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & ((\xteablock_inst|Add5~95_combout ))) # (!GLOBAL(\xteablock_inst|WideOr3~0clkctrl_outclk ) & (\xteablock_inst|sum [31]))

	.dataa(\xteablock_inst|sum [31]),
	.datab(gnd),
	.datac(\xteablock_inst|WideOr3~0clkctrl_outclk ),
	.datad(\xteablock_inst|Add5~95_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|sum [31]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|sum[31] .lut_mask = 16'hFA0A;
defparam \xteablock_inst|sum[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N29
dffeas \xtea_key[95] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[95]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[95] .is_wysiwyg = "true";
defparam \xtea_key[95] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N28
cycloneive_lcell_comb \xteablock_inst|subkey[1][31] (
// Equation(s):
// \xteablock_inst|subkey[1][31]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[1][31]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[95])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[1][31]~combout ),
	.datac(xtea_key[95]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][31]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][31] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[1][31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N25
dffeas \xtea_key[63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[63]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[63] .is_wysiwyg = "true";
defparam \xtea_key[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N24
cycloneive_lcell_comb \xteablock_inst|subkey[2][31] (
// Equation(s):
// \xteablock_inst|subkey[2][31]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][31]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[63])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[2][31]~combout ),
	.datac(xtea_key[63]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][31]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][31] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[2][31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N19
dffeas \xtea_key[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[31]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[31] .is_wysiwyg = "true";
defparam \xtea_key[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N18
cycloneive_lcell_comb \xteablock_inst|subkey[3][31] (
// Equation(s):
// \xteablock_inst|subkey[3][31]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][31]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[31])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[3][31]~combout ),
	.datac(xtea_key[31]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][31]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][31] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[3][31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N11
dffeas \xtea_key[127] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[127]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[127] .is_wysiwyg = "true";
defparam \xtea_key[127] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N10
cycloneive_lcell_comb \xteablock_inst|subkey[0][31] (
// Equation(s):
// \xteablock_inst|subkey[0][31]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[0][31]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[127])))

	.dataa(\xteablock_inst|subkey[0][31]~combout ),
	.datab(gnd),
	.datac(xtea_key[127]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][31]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][31] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[0][31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N20
cycloneive_lcell_comb \xteablock_inst|rand_key~63 (
// Equation(s):
// \xteablock_inst|rand_key~63_combout  = (\xteablock_inst|sum [12] & (\xteablock_inst|subkey[3][31]~combout  & ((\xteablock_inst|sum [11])))) # (!\xteablock_inst|sum [12] & (((\xteablock_inst|subkey[0][31]~combout ) # (\xteablock_inst|sum [11]))))

	.dataa(\xteablock_inst|subkey[3][31]~combout ),
	.datab(\xteablock_inst|subkey[0][31]~combout ),
	.datac(\xteablock_inst|sum [12]),
	.datad(\xteablock_inst|sum [11]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~63_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~63 .lut_mask = 16'hAF0C;
defparam \xteablock_inst|rand_key~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N26
cycloneive_lcell_comb \xteablock_inst|rand_key~64 (
// Equation(s):
// \xteablock_inst|rand_key~64_combout  = (\xteablock_inst|rand_key~0_combout  & ((\xteablock_inst|rand_key~63_combout  & (\xteablock_inst|subkey[1][31]~combout )) # (!\xteablock_inst|rand_key~63_combout  & ((\xteablock_inst|subkey[2][31]~combout ))))) # 
// (!\xteablock_inst|rand_key~0_combout  & (((\xteablock_inst|rand_key~63_combout ))))

	.dataa(\xteablock_inst|rand_key~0_combout ),
	.datab(\xteablock_inst|subkey[1][31]~combout ),
	.datac(\xteablock_inst|subkey[2][31]~combout ),
	.datad(\xteablock_inst|rand_key~63_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~64_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~64 .lut_mask = 16'hDDA0;
defparam \xteablock_inst|rand_key~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N30
cycloneive_lcell_comb \xteablock_inst|Add9~62 (
// Equation(s):
// \xteablock_inst|Add9~62_combout  = \xteablock_inst|sum [31] $ (\xteablock_inst|Add9~61  $ (\xteablock_inst|rand_key~64_combout ))

	.dataa(gnd),
	.datab(\xteablock_inst|sum [31]),
	.datac(gnd),
	.datad(\xteablock_inst|rand_key~64_combout ),
	.cin(\xteablock_inst|Add9~61 ),
	.combout(\xteablock_inst|Add9~62_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add9~62 .lut_mask = 16'hC33C;
defparam \xteablock_inst|Add9~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N8
cycloneive_lcell_comb \xteablock_inst|Add7~126 (
// Equation(s):
// \xteablock_inst|Add7~126_combout  = \xteablock_inst|Add8~62_combout  $ (\xtea_mode~q  $ (\xteablock_inst|Add9~62_combout ))

	.dataa(\xteablock_inst|Add8~62_combout ),
	.datab(gnd),
	.datac(\xtea_mode~q ),
	.datad(\xteablock_inst|Add9~62_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~126_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~126 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add7~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N16
cycloneive_lcell_comb \xteablock_inst|Add7~127 (
// Equation(s):
// \xteablock_inst|Add7~127_combout  = \xteablock_inst|subinput1 [31] $ (\xteablock_inst|Add7~124  $ (!\xteablock_inst|Add7~126_combout ))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput1 [31]),
	.datac(gnd),
	.datad(\xteablock_inst|Add7~126_combout ),
	.cin(\xteablock_inst|Add7~124 ),
	.combout(\xteablock_inst|Add7~127_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~127 .lut_mask = 16'h3CC3;
defparam \xteablock_inst|Add7~127 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneive_lcell_comb \xteablock_inst|Add7~129 (
// Equation(s):
// \xteablock_inst|Add7~129_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & ((\xteablock_inst|Add7~127_combout ))) # (!\xteablock_inst|xtea_cstate.change_v1~q  & (xtea_input[31]))

	.dataa(gnd),
	.datab(\xteablock_inst|xtea_cstate.change_v1~q ),
	.datac(xtea_input[31]),
	.datad(\xteablock_inst|Add7~127_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~129_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~129 .lut_mask = 16'hFC30;
defparam \xteablock_inst|Add7~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneive_lcell_comb \xteablock_inst|subinput1[31] (
// Equation(s):
// \xteablock_inst|subinput1 [31] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|Add7~129_combout )) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|subinput1 [31])))

	.dataa(\xteablock_inst|Add7~129_combout ),
	.datab(gnd),
	.datac(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.datad(\xteablock_inst|subinput1 [31]),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [31]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[31] .lut_mask = 16'hAFA0;
defparam \xteablock_inst|subinput1[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
cycloneive_lcell_comb \xteablock_inst|Add2~62 (
// Equation(s):
// \xteablock_inst|Add2~62_combout  = \xteablock_inst|subinput1 [5] $ (\xteablock_inst|subinput1 [31] $ (\xteablock_inst|Add2~61 ))

	.dataa(\xteablock_inst|subinput1 [5]),
	.datab(\xteablock_inst|subinput1 [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\xteablock_inst|Add2~61 ),
	.combout(\xteablock_inst|Add2~62_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add2~62 .lut_mask = 16'h9696;
defparam \xteablock_inst|Add2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N24
cycloneive_lcell_comb \xteablock_inst|rand_key~128 (
// Equation(s):
// \xteablock_inst|rand_key~128_combout  = (\xteablock_inst|sum [0] & (((\xteablock_inst|subkey[3][31]~combout )) # (!\xteablock_inst|sum [1]))) # (!\xteablock_inst|sum [0] & (!\xteablock_inst|sum [1] & (\xteablock_inst|subkey[0][31]~combout )))

	.dataa(\xteablock_inst|sum [0]),
	.datab(\xteablock_inst|sum [1]),
	.datac(\xteablock_inst|subkey[0][31]~combout ),
	.datad(\xteablock_inst|subkey[3][31]~combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~128_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~128 .lut_mask = 16'hBA32;
defparam \xteablock_inst|rand_key~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N22
cycloneive_lcell_comb \xteablock_inst|rand_key~129 (
// Equation(s):
// \xteablock_inst|rand_key~129_combout  = (\xteablock_inst|rand_key~65_combout  & ((\xteablock_inst|rand_key~128_combout  & ((\xteablock_inst|subkey[1][31]~combout ))) # (!\xteablock_inst|rand_key~128_combout  & (\xteablock_inst|subkey[2][31]~combout )))) # 
// (!\xteablock_inst|rand_key~65_combout  & (((\xteablock_inst|rand_key~128_combout ))))

	.dataa(\xteablock_inst|subkey[2][31]~combout ),
	.datab(\xteablock_inst|subkey[1][31]~combout ),
	.datac(\xteablock_inst|rand_key~65_combout ),
	.datad(\xteablock_inst|rand_key~128_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~129_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~129 .lut_mask = 16'hCFA0;
defparam \xteablock_inst|rand_key~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N30
cycloneive_lcell_comb \xteablock_inst|Add3~62 (
// Equation(s):
// \xteablock_inst|Add3~62_combout  = \xteablock_inst|rand_key~129_combout  $ (\xteablock_inst|Add3~61  $ (\xteablock_inst|sum [31]))

	.dataa(gnd),
	.datab(\xteablock_inst|rand_key~129_combout ),
	.datac(gnd),
	.datad(\xteablock_inst|sum [31]),
	.cin(\xteablock_inst|Add3~61 ),
	.combout(\xteablock_inst|Add3~62_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add3~62 .lut_mask = 16'hC33C;
defparam \xteablock_inst|Add3~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
cycloneive_lcell_comb \xteablock_inst|Add1~126 (
// Equation(s):
// \xteablock_inst|Add1~126_combout  = \xtea_mode~q  $ (\xteablock_inst|Add2~62_combout  $ (\xteablock_inst|Add3~62_combout ))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(\xteablock_inst|Add2~62_combout ),
	.datad(\xteablock_inst|Add3~62_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~126_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~126 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add1~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
cycloneive_lcell_comb \xteablock_inst|Add1~127 (
// Equation(s):
// \xteablock_inst|Add1~127_combout  = \xteablock_inst|subinput0 [31] $ (\xteablock_inst|Add1~124  $ (!\xteablock_inst|Add1~126_combout ))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput0 [31]),
	.datac(gnd),
	.datad(\xteablock_inst|Add1~126_combout ),
	.cin(\xteablock_inst|Add1~124 ),
	.combout(\xteablock_inst|Add1~127_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~127 .lut_mask = 16'h3CC3;
defparam \xteablock_inst|Add1~127 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
cycloneive_lcell_comb \xteablock_inst|Add1~129 (
// Equation(s):
// \xteablock_inst|Add1~129_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & ((\xteablock_inst|Add1~127_combout ))) # (!\xteablock_inst|xtea_cstate.change_v0~q  & (xtea_input[63]))

	.dataa(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datab(gnd),
	.datac(xtea_input[63]),
	.datad(\xteablock_inst|Add1~127_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~129_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~129 .lut_mask = 16'hFA50;
defparam \xteablock_inst|Add1~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N10
cycloneive_lcell_comb \xteablock_inst|subinput0[31] (
// Equation(s):
// \xteablock_inst|subinput0 [31] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|Add1~129_combout ))) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [31]))

	.dataa(\xteablock_inst|subinput0 [31]),
	.datab(\xteablock_inst|Add1~129_combout ),
	.datac(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [31]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[31] .lut_mask = 16'hCACA;
defparam \xteablock_inst|subinput0[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N16
cycloneive_lcell_comb \xteablock_inst|res_v~0 (
// Equation(s):
// \xteablock_inst|res_v~0_combout  = \xteablock_inst|subinput0 [22] $ (\xteablock_inst|subinput0 [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|subinput0 [22]),
	.datad(\xteablock_inst|subinput0 [31]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~0_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~0 .lut_mask = 16'h0FF0;
defparam \xteablock_inst|res_v~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N10
cycloneive_lcell_comb \xteablock_inst|Add8~10 (
// Equation(s):
// \xteablock_inst|Add8~10_combout  = (\xteablock_inst|res_v~0_combout  & ((\xteablock_inst|subinput0 [5] & (\xteablock_inst|Add8~9  & VCC)) # (!\xteablock_inst|subinput0 [5] & (!\xteablock_inst|Add8~9 )))) # (!\xteablock_inst|res_v~0_combout  & 
// ((\xteablock_inst|subinput0 [5] & (!\xteablock_inst|Add8~9 )) # (!\xteablock_inst|subinput0 [5] & ((\xteablock_inst|Add8~9 ) # (GND)))))
// \xteablock_inst|Add8~11  = CARRY((\xteablock_inst|res_v~0_combout  & (!\xteablock_inst|subinput0 [5] & !\xteablock_inst|Add8~9 )) # (!\xteablock_inst|res_v~0_combout  & ((!\xteablock_inst|Add8~9 ) # (!\xteablock_inst|subinput0 [5]))))

	.dataa(\xteablock_inst|res_v~0_combout ),
	.datab(\xteablock_inst|subinput0 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~9 ),
	.combout(\xteablock_inst|Add8~10_combout ),
	.cout(\xteablock_inst|Add8~11 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~10 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N12
cycloneive_lcell_comb \xteablock_inst|Add8~12 (
// Equation(s):
// \xteablock_inst|Add8~12_combout  = ((\xteablock_inst|subinput0 [6] $ (\xteablock_inst|res_v~1_combout  $ (!\xteablock_inst|Add8~11 )))) # (GND)
// \xteablock_inst|Add8~13  = CARRY((\xteablock_inst|subinput0 [6] & ((\xteablock_inst|res_v~1_combout ) # (!\xteablock_inst|Add8~11 ))) # (!\xteablock_inst|subinput0 [6] & (\xteablock_inst|res_v~1_combout  & !\xteablock_inst|Add8~11 )))

	.dataa(\xteablock_inst|subinput0 [6]),
	.datab(\xteablock_inst|res_v~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~11 ),
	.combout(\xteablock_inst|Add8~12_combout ),
	.cout(\xteablock_inst|Add8~13 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~12 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N14
cycloneive_lcell_comb \xteablock_inst|Add8~14 (
// Equation(s):
// \xteablock_inst|Add8~14_combout  = (\xteablock_inst|res_v~2_combout  & ((\xteablock_inst|subinput0 [7] & (\xteablock_inst|Add8~13  & VCC)) # (!\xteablock_inst|subinput0 [7] & (!\xteablock_inst|Add8~13 )))) # (!\xteablock_inst|res_v~2_combout  & 
// ((\xteablock_inst|subinput0 [7] & (!\xteablock_inst|Add8~13 )) # (!\xteablock_inst|subinput0 [7] & ((\xteablock_inst|Add8~13 ) # (GND)))))
// \xteablock_inst|Add8~15  = CARRY((\xteablock_inst|res_v~2_combout  & (!\xteablock_inst|subinput0 [7] & !\xteablock_inst|Add8~13 )) # (!\xteablock_inst|res_v~2_combout  & ((!\xteablock_inst|Add8~13 ) # (!\xteablock_inst|subinput0 [7]))))

	.dataa(\xteablock_inst|res_v~2_combout ),
	.datab(\xteablock_inst|subinput0 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~13 ),
	.combout(\xteablock_inst|Add8~14_combout ),
	.cout(\xteablock_inst|Add8~15 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~14 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N16
cycloneive_lcell_comb \xteablock_inst|rand_key~13 (
// Equation(s):
// \xteablock_inst|rand_key~13_combout  = (\xteablock_inst|sum [12] & (\xteablock_inst|subkey[3][6]~combout  & ((\xteablock_inst|sum [11])))) # (!\xteablock_inst|sum [12] & (((\xteablock_inst|subkey[0][6]~combout ) # (\xteablock_inst|sum [11]))))

	.dataa(\xteablock_inst|subkey[3][6]~combout ),
	.datab(\xteablock_inst|subkey[0][6]~combout ),
	.datac(\xteablock_inst|sum [12]),
	.datad(\xteablock_inst|sum [11]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~13_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~13 .lut_mask = 16'hAF0C;
defparam \xteablock_inst|rand_key~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N18
cycloneive_lcell_comb \xteablock_inst|rand_key~14 (
// Equation(s):
// \xteablock_inst|rand_key~14_combout  = (\xteablock_inst|rand_key~0_combout  & ((\xteablock_inst|rand_key~13_combout  & ((\xteablock_inst|subkey[1][6]~combout ))) # (!\xteablock_inst|rand_key~13_combout  & (\xteablock_inst|subkey[2][6]~combout )))) # 
// (!\xteablock_inst|rand_key~0_combout  & (((\xteablock_inst|rand_key~13_combout ))))

	.dataa(\xteablock_inst|subkey[2][6]~combout ),
	.datab(\xteablock_inst|subkey[1][6]~combout ),
	.datac(\xteablock_inst|rand_key~0_combout ),
	.datad(\xteablock_inst|rand_key~13_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~14_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~14 .lut_mask = 16'hCFA0;
defparam \xteablock_inst|rand_key~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N10
cycloneive_lcell_comb \xteablock_inst|Add9~10 (
// Equation(s):
// \xteablock_inst|Add9~10_combout  = (\xteablock_inst|rand_key~12_combout  & ((\xteablock_inst|sum [5] & (\xteablock_inst|Add9~9  & VCC)) # (!\xteablock_inst|sum [5] & (!\xteablock_inst|Add9~9 )))) # (!\xteablock_inst|rand_key~12_combout  & 
// ((\xteablock_inst|sum [5] & (!\xteablock_inst|Add9~9 )) # (!\xteablock_inst|sum [5] & ((\xteablock_inst|Add9~9 ) # (GND)))))
// \xteablock_inst|Add9~11  = CARRY((\xteablock_inst|rand_key~12_combout  & (!\xteablock_inst|sum [5] & !\xteablock_inst|Add9~9 )) # (!\xteablock_inst|rand_key~12_combout  & ((!\xteablock_inst|Add9~9 ) # (!\xteablock_inst|sum [5]))))

	.dataa(\xteablock_inst|rand_key~12_combout ),
	.datab(\xteablock_inst|sum [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~9 ),
	.combout(\xteablock_inst|Add9~10_combout ),
	.cout(\xteablock_inst|Add9~11 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~10 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N12
cycloneive_lcell_comb \xteablock_inst|Add9~12 (
// Equation(s):
// \xteablock_inst|Add9~12_combout  = ((\xteablock_inst|rand_key~14_combout  $ (\xteablock_inst|sum [6] $ (!\xteablock_inst|Add9~11 )))) # (GND)
// \xteablock_inst|Add9~13  = CARRY((\xteablock_inst|rand_key~14_combout  & ((\xteablock_inst|sum [6]) # (!\xteablock_inst|Add9~11 ))) # (!\xteablock_inst|rand_key~14_combout  & (\xteablock_inst|sum [6] & !\xteablock_inst|Add9~11 )))

	.dataa(\xteablock_inst|rand_key~14_combout ),
	.datab(\xteablock_inst|sum [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~11 ),
	.combout(\xteablock_inst|Add9~12_combout ),
	.cout(\xteablock_inst|Add9~13 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~12 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N14
cycloneive_lcell_comb \xteablock_inst|Add9~14 (
// Equation(s):
// \xteablock_inst|Add9~14_combout  = (\xteablock_inst|rand_key~16_combout  & ((\xteablock_inst|sum [7] & (\xteablock_inst|Add9~13  & VCC)) # (!\xteablock_inst|sum [7] & (!\xteablock_inst|Add9~13 )))) # (!\xteablock_inst|rand_key~16_combout  & 
// ((\xteablock_inst|sum [7] & (!\xteablock_inst|Add9~13 )) # (!\xteablock_inst|sum [7] & ((\xteablock_inst|Add9~13 ) # (GND)))))
// \xteablock_inst|Add9~15  = CARRY((\xteablock_inst|rand_key~16_combout  & (!\xteablock_inst|sum [7] & !\xteablock_inst|Add9~13 )) # (!\xteablock_inst|rand_key~16_combout  & ((!\xteablock_inst|Add9~13 ) # (!\xteablock_inst|sum [7]))))

	.dataa(\xteablock_inst|rand_key~16_combout ),
	.datab(\xteablock_inst|sum [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~13 ),
	.combout(\xteablock_inst|Add9~14_combout ),
	.cout(\xteablock_inst|Add9~15 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~14 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
cycloneive_lcell_comb \xteablock_inst|Add7~30 (
// Equation(s):
// \xteablock_inst|Add7~30_combout  = \xteablock_inst|Add8~14_combout  $ (\xteablock_inst|Add9~14_combout  $ (\xtea_mode~q ))

	.dataa(\xteablock_inst|Add8~14_combout ),
	.datab(\xteablock_inst|Add9~14_combout ),
	.datac(\xtea_mode~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~30_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~30 .lut_mask = 16'h9696;
defparam \xteablock_inst|Add7~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneive_lcell_comb \xteablock_inst|Add7~33 (
// Equation(s):
// \xteablock_inst|Add7~33_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & ((\xteablock_inst|Add7~31_combout ))) # (!\xteablock_inst|xtea_cstate.change_v1~q  & (xtea_input[7]))

	.dataa(gnd),
	.datab(\xteablock_inst|xtea_cstate.change_v1~q ),
	.datac(xtea_input[7]),
	.datad(\xteablock_inst|Add7~31_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~33_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~33 .lut_mask = 16'hFC30;
defparam \xteablock_inst|Add7~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb \xteablock_inst|subinput1[7] (
// Equation(s):
// \xteablock_inst|subinput1 [7] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|Add7~33_combout )) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|subinput1 [7])))

	.dataa(gnd),
	.datab(\xteablock_inst|Add7~33_combout ),
	.datac(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.datad(\xteablock_inst|subinput1 [7]),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [7]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[7] .lut_mask = 16'hCFC0;
defparam \xteablock_inst|subinput1[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cycloneive_lcell_comb \xteablock_inst|xtea_output[7] (
// Equation(s):
// \xteablock_inst|xtea_output [7] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [7])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [7])))

	.dataa(\xteablock_inst|subinput1 [7]),
	.datab(\xteablock_inst|xtea_output [7]),
	.datac(gnd),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [7]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[7] .lut_mask = 16'hAACC;
defparam \xteablock_inst|xtea_output[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \Selector77~0 (
// Equation(s):
// \Selector77~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [7]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [7]))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [7]),
	.datad(\xteablock_inst|xtea_output [7]),
	.cin(gnd),
	.combout(\Selector77~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector77~0 .lut_mask = 16'hFA50;
defparam \Selector77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N9
dffeas \memory_write[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector77~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[7] .is_wysiwyg = "true";
defparam \memory_write[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneive_lcell_comb \sram_inst|ram~23 (
// Equation(s):
// \sram_inst|ram~23_combout  = (\nreset~input_o  & memory_write[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\nreset~input_o ),
	.datad(memory_write[7]),
	.cin(gnd),
	.combout(\sram_inst|ram~23_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~23 .lut_mask = 16'hF000;
defparam \sram_inst|ram~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneive_lcell_comb \sram_inst|ram[7][7]~feeder (
// Equation(s):
// \sram_inst|ram[7][7]~feeder_combout  = \sram_inst|ram~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[7][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][7]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[7][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N17
dffeas \sram_inst|ram[7][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][7] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N31
dffeas \sram_inst|ram[3][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][7] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneive_lcell_comb \sram_inst|Mux56~7 (
// Equation(s):
// \sram_inst|Mux56~7_combout  = (memory_address[3] & (((memory_address[2])))) # (!memory_address[3] & ((memory_address[2] & (\sram_inst|ram[7][7]~q )) # (!memory_address[2] & ((\sram_inst|ram[3][7]~q )))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[7][7]~q ),
	.datac(\sram_inst|ram[3][7]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux56~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux56~7 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux56~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N27
dffeas \sram_inst|ram[11][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][7] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneive_lcell_comb \sram_inst|ram[15][7]~feeder (
// Equation(s):
// \sram_inst|ram[15][7]~feeder_combout  = \sram_inst|ram~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][7]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N29
dffeas \sram_inst|ram[15][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][7] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \sram_inst|Mux56~8 (
// Equation(s):
// \sram_inst|Mux56~8_combout  = (memory_address[3] & ((\sram_inst|Mux56~7_combout  & ((\sram_inst|ram[15][7]~q ))) # (!\sram_inst|Mux56~7_combout  & (\sram_inst|ram[11][7]~q )))) # (!memory_address[3] & (\sram_inst|Mux56~7_combout ))

	.dataa(memory_address[3]),
	.datab(\sram_inst|Mux56~7_combout ),
	.datac(\sram_inst|ram[11][7]~q ),
	.datad(\sram_inst|ram[15][7]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux56~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux56~8 .lut_mask = 16'hEC64;
defparam \sram_inst|Mux56~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N14
cycloneive_lcell_comb \sram_inst|ram[14][7]~feeder (
// Equation(s):
// \sram_inst|ram[14][7]~feeder_combout  = \sram_inst|ram~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~23_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[14][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][7]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[14][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N15
dffeas \sram_inst|ram[14][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][7] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N21
dffeas \sram_inst|ram[2][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][7] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N30
cycloneive_lcell_comb \sram_inst|ram[10][7]~feeder (
// Equation(s):
// \sram_inst|ram[10][7]~feeder_combout  = \sram_inst|ram~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][7]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N31
dffeas \sram_inst|ram[10][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][7] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N20
cycloneive_lcell_comb \sram_inst|Mux56~0 (
// Equation(s):
// \sram_inst|Mux56~0_combout  = (memory_address[3] & ((memory_address[2]) # ((\sram_inst|ram[10][7]~q )))) # (!memory_address[3] & (!memory_address[2] & (\sram_inst|ram[2][7]~q )))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[2][7]~q ),
	.datad(\sram_inst|ram[10][7]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux56~0 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N31
dffeas \sram_inst|ram[6][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][7] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N30
cycloneive_lcell_comb \sram_inst|Mux56~1 (
// Equation(s):
// \sram_inst|Mux56~1_combout  = (\sram_inst|Mux56~0_combout  & ((\sram_inst|ram[14][7]~q ) # ((!memory_address[2])))) # (!\sram_inst|Mux56~0_combout  & (((\sram_inst|ram[6][7]~q  & memory_address[2]))))

	.dataa(\sram_inst|ram[14][7]~q ),
	.datab(\sram_inst|Mux56~0_combout ),
	.datac(\sram_inst|ram[6][7]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux56~1 .lut_mask = 16'hB8CC;
defparam \sram_inst|Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N28
cycloneive_lcell_comb \sram_inst|ram[9][7]~feeder (
// Equation(s):
// \sram_inst|ram[9][7]~feeder_combout  = \sram_inst|ram~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~23_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[9][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][7]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[9][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N29
dffeas \sram_inst|ram[9][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][7] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N5
dffeas \sram_inst|ram[13][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][7] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N14
cycloneive_lcell_comb \sram_inst|ram[5][7]~feeder (
// Equation(s):
// \sram_inst|ram[5][7]~feeder_combout  = \sram_inst|ram~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~23_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][7]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N15
dffeas \sram_inst|ram[5][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][7] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N7
dffeas \sram_inst|ram[1][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][7] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N6
cycloneive_lcell_comb \sram_inst|Mux56~2 (
// Equation(s):
// \sram_inst|Mux56~2_combout  = (memory_address[3] & (((memory_address[2])))) # (!memory_address[3] & ((memory_address[2] & (\sram_inst|ram[5][7]~q )) # (!memory_address[2] & ((\sram_inst|ram[1][7]~q )))))

	.dataa(\sram_inst|ram[5][7]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[1][7]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux56~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux56~2 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N4
cycloneive_lcell_comb \sram_inst|Mux56~3 (
// Equation(s):
// \sram_inst|Mux56~3_combout  = (memory_address[3] & ((\sram_inst|Mux56~2_combout  & ((\sram_inst|ram[13][7]~q ))) # (!\sram_inst|Mux56~2_combout  & (\sram_inst|ram[9][7]~q )))) # (!memory_address[3] & (((\sram_inst|Mux56~2_combout ))))

	.dataa(\sram_inst|ram[9][7]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[13][7]~q ),
	.datad(\sram_inst|Mux56~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux56~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux56~3 .lut_mask = 16'hF388;
defparam \sram_inst|Mux56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N14
cycloneive_lcell_comb \sram_inst|ram[4][7]~feeder (
// Equation(s):
// \sram_inst|ram[4][7]~feeder_combout  = \sram_inst|ram~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[4][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][7]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[4][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N15
dffeas \sram_inst|ram[4][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][7] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N9
dffeas \sram_inst|ram[12][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][7] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N12
cycloneive_lcell_comb \sram_inst|ram[8][7]~feeder (
// Equation(s):
// \sram_inst|ram[8][7]~feeder_combout  = \sram_inst|ram~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[8][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][7]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[8][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y18_N13
dffeas \sram_inst|ram[8][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][7] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y18_N23
dffeas \sram_inst|ram[0][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][7] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N22
cycloneive_lcell_comb \sram_inst|Mux56~4 (
// Equation(s):
// \sram_inst|Mux56~4_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[8][7]~q )) # (!memory_address[3] & ((\sram_inst|ram[0][7]~q )))))

	.dataa(\sram_inst|ram[8][7]~q ),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[0][7]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux56~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux56~4 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux56~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneive_lcell_comb \sram_inst|Mux56~5 (
// Equation(s):
// \sram_inst|Mux56~5_combout  = (memory_address[2] & ((\sram_inst|Mux56~4_combout  & ((\sram_inst|ram[12][7]~q ))) # (!\sram_inst|Mux56~4_combout  & (\sram_inst|ram[4][7]~q )))) # (!memory_address[2] & (((\sram_inst|Mux56~4_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[4][7]~q ),
	.datac(\sram_inst|ram[12][7]~q ),
	.datad(\sram_inst|Mux56~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux56~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux56~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux56~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneive_lcell_comb \sram_inst|Mux56~6 (
// Equation(s):
// \sram_inst|Mux56~6_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|Mux56~3_combout )) # (!memory_address[0] & ((\sram_inst|Mux56~5_combout )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|Mux56~3_combout ),
	.datac(memory_address[0]),
	.datad(\sram_inst|Mux56~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux56~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux56~6 .lut_mask = 16'hE5E0;
defparam \sram_inst|Mux56~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneive_lcell_comb \sram_inst|Mux56~9 (
// Equation(s):
// \sram_inst|Mux56~9_combout  = (memory_address[1] & ((\sram_inst|Mux56~6_combout  & (\sram_inst|Mux56~8_combout )) # (!\sram_inst|Mux56~6_combout  & ((\sram_inst|Mux56~1_combout ))))) # (!memory_address[1] & (((\sram_inst|Mux56~6_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|Mux56~8_combout ),
	.datac(\sram_inst|Mux56~1_combout ),
	.datad(\sram_inst|Mux56~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux56~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux56~9 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux56~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N23
dffeas \sram_inst|memory_read[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux56~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[7] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N17
dffeas \xtea_key[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[7]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[7] .is_wysiwyg = "true";
defparam \xtea_key[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
cycloneive_lcell_comb \xteablock_inst|subkey[3][7] (
// Equation(s):
// \xteablock_inst|subkey[3][7]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][7]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[7])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[3][7]~combout ),
	.datac(xtea_key[7]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][7]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][7] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[3][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneive_lcell_comb \xteablock_inst|rand_key~15 (
// Equation(s):
// \xteablock_inst|rand_key~15_combout  = (\xteablock_inst|sum [12] & (((\xteablock_inst|subkey[2][7]~combout  & !\xteablock_inst|sum [11])))) # (!\xteablock_inst|sum [12] & ((\xteablock_inst|subkey[0][7]~combout ) # ((\xteablock_inst|sum [11]))))

	.dataa(\xteablock_inst|subkey[0][7]~combout ),
	.datab(\xteablock_inst|subkey[2][7]~combout ),
	.datac(\xteablock_inst|sum [12]),
	.datad(\xteablock_inst|sum [11]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~15_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~15 .lut_mask = 16'h0FCA;
defparam \xteablock_inst|rand_key~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneive_lcell_comb \xteablock_inst|rand_key~16 (
// Equation(s):
// \xteablock_inst|rand_key~16_combout  = (\xteablock_inst|sum [11] & ((\xteablock_inst|rand_key~15_combout  & ((\xteablock_inst|subkey[1][7]~combout ))) # (!\xteablock_inst|rand_key~15_combout  & (\xteablock_inst|subkey[3][7]~combout )))) # 
// (!\xteablock_inst|sum [11] & (((\xteablock_inst|rand_key~15_combout ))))

	.dataa(\xteablock_inst|sum [11]),
	.datab(\xteablock_inst|subkey[3][7]~combout ),
	.datac(\xteablock_inst|subkey[1][7]~combout ),
	.datad(\xteablock_inst|rand_key~15_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~16_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~16 .lut_mask = 16'hF588;
defparam \xteablock_inst|rand_key~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N16
cycloneive_lcell_comb \xteablock_inst|Add9~16 (
// Equation(s):
// \xteablock_inst|Add9~16_combout  = ((\xteablock_inst|rand_key~18_combout  $ (\xteablock_inst|sum [8] $ (!\xteablock_inst|Add9~15 )))) # (GND)
// \xteablock_inst|Add9~17  = CARRY((\xteablock_inst|rand_key~18_combout  & ((\xteablock_inst|sum [8]) # (!\xteablock_inst|Add9~15 ))) # (!\xteablock_inst|rand_key~18_combout  & (\xteablock_inst|sum [8] & !\xteablock_inst|Add9~15 )))

	.dataa(\xteablock_inst|rand_key~18_combout ),
	.datab(\xteablock_inst|sum [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~15 ),
	.combout(\xteablock_inst|Add9~16_combout ),
	.cout(\xteablock_inst|Add9~17 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~16 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \xteablock_inst|res_v~3 (
// Equation(s):
// \xteablock_inst|res_v~3_combout  = \xteablock_inst|subinput0 [28] $ (\xteablock_inst|subinput0 [19])

	.dataa(gnd),
	.datab(\xteablock_inst|subinput0 [28]),
	.datac(gnd),
	.datad(\xteablock_inst|subinput0 [19]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~3_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~3 .lut_mask = 16'h33CC;
defparam \xteablock_inst|res_v~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N16
cycloneive_lcell_comb \xteablock_inst|Add8~16 (
// Equation(s):
// \xteablock_inst|Add8~16_combout  = ((\xteablock_inst|subinput0 [8] $ (\xteablock_inst|res_v~3_combout  $ (!\xteablock_inst|Add8~15 )))) # (GND)
// \xteablock_inst|Add8~17  = CARRY((\xteablock_inst|subinput0 [8] & ((\xteablock_inst|res_v~3_combout ) # (!\xteablock_inst|Add8~15 ))) # (!\xteablock_inst|subinput0 [8] & (\xteablock_inst|res_v~3_combout  & !\xteablock_inst|Add8~15 )))

	.dataa(\xteablock_inst|subinput0 [8]),
	.datab(\xteablock_inst|res_v~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~15 ),
	.combout(\xteablock_inst|Add8~16_combout ),
	.cout(\xteablock_inst|Add8~17 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~16 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cycloneive_lcell_comb \xteablock_inst|Add7~34 (
// Equation(s):
// \xteablock_inst|Add7~34_combout  = \xteablock_inst|Add9~16_combout  $ (\xtea_mode~q  $ (\xteablock_inst|Add8~16_combout ))

	.dataa(\xteablock_inst|Add9~16_combout ),
	.datab(gnd),
	.datac(\xtea_mode~q ),
	.datad(\xteablock_inst|Add8~16_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~34_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~34 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add7~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N26
cycloneive_lcell_comb \xteablock_inst|Add7~37 (
// Equation(s):
// \xteablock_inst|Add7~37_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & ((\xteablock_inst|Add7~35_combout ))) # (!\xteablock_inst|xtea_cstate.change_v1~q  & (xtea_input[8]))

	.dataa(xtea_input[8]),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_cstate.change_v1~q ),
	.datad(\xteablock_inst|Add7~35_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~37_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~37 .lut_mask = 16'hFA0A;
defparam \xteablock_inst|Add7~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N14
cycloneive_lcell_comb \xteablock_inst|subinput1[8] (
// Equation(s):
// \xteablock_inst|subinput1 [8] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|Add7~37_combout ))) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [8]))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput1 [8]),
	.datac(\xteablock_inst|Add7~37_combout ),
	.datad(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [8]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[8] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|subinput1[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N28
cycloneive_lcell_comb \xteablock_inst|xtea_output[8] (
// Equation(s):
// \xteablock_inst|xtea_output [8] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [8])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [8])))

	.dataa(\xteablock_inst|subinput1 [8]),
	.datab(\xteablock_inst|xtea_output [8]),
	.datac(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [8]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[8] .lut_mask = 16'hACAC;
defparam \xteablock_inst|xtea_output[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N16
cycloneive_lcell_comb \Selector76~0 (
// Equation(s):
// \Selector76~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [8]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [8]))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [8]),
	.datad(\xteablock_inst|xtea_output [8]),
	.cin(gnd),
	.combout(\Selector76~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector76~0 .lut_mask = 16'hFC30;
defparam \Selector76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N17
dffeas \memory_write[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector76~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[8]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[8] .is_wysiwyg = "true";
defparam \memory_write[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
cycloneive_lcell_comb \sram_inst|ram~24 (
// Equation(s):
// \sram_inst|ram~24_combout  = (\nreset~input_o  & memory_write[8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\nreset~input_o ),
	.datad(memory_write[8]),
	.cin(gnd),
	.combout(\sram_inst|ram~24_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~24 .lut_mask = 16'hF000;
defparam \sram_inst|ram~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N26
cycloneive_lcell_comb \sram_inst|ram[6][8]~feeder (
// Equation(s):
// \sram_inst|ram[6][8]~feeder_combout  = \sram_inst|ram~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][8]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N27
dffeas \sram_inst|ram[6][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][8] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N23
dffeas \sram_inst|ram[4][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][8] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N22
cycloneive_lcell_comb \sram_inst|Mux55~0 (
// Equation(s):
// \sram_inst|Mux55~0_combout  = (memory_address[1] & ((\sram_inst|ram[6][8]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[4][8]~q  & !memory_address[0]))))

	.dataa(\sram_inst|ram[6][8]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[4][8]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux55~0 .lut_mask = 16'hCCB8;
defparam \sram_inst|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N14
cycloneive_lcell_comb \sram_inst|ram[7][8]~feeder (
// Equation(s):
// \sram_inst|ram[7][8]~feeder_combout  = \sram_inst|ram~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~24_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[7][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][8]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[7][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N15
dffeas \sram_inst|ram[7][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][8] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N1
dffeas \sram_inst|ram[5][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][8] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N0
cycloneive_lcell_comb \sram_inst|Mux55~1 (
// Equation(s):
// \sram_inst|Mux55~1_combout  = (\sram_inst|Mux55~0_combout  & ((\sram_inst|ram[7][8]~q ) # ((!memory_address[0])))) # (!\sram_inst|Mux55~0_combout  & (((\sram_inst|ram[5][8]~q  & memory_address[0]))))

	.dataa(\sram_inst|Mux55~0_combout ),
	.datab(\sram_inst|ram[7][8]~q ),
	.datac(\sram_inst|ram[5][8]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux55~1 .lut_mask = 16'hD8AA;
defparam \sram_inst|Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \sram_inst|ram[14][8]~feeder (
// Equation(s):
// \sram_inst|ram[14][8]~feeder_combout  = \sram_inst|ram~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[14][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][8]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[14][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N29
dffeas \sram_inst|ram[14][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][8] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
cycloneive_lcell_comb \sram_inst|ram[15][8]~feeder (
// Equation(s):
// \sram_inst|ram[15][8]~feeder_combout  = \sram_inst|ram~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~24_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[15][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][8]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[15][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N1
dffeas \sram_inst|ram[15][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][8] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N12
cycloneive_lcell_comb \sram_inst|ram[13][8]~feeder (
// Equation(s):
// \sram_inst|ram[13][8]~feeder_combout  = \sram_inst|ram~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[13][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][8]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[13][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N13
dffeas \sram_inst|ram[13][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][8] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N21
dffeas \sram_inst|ram[12][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][8] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N20
cycloneive_lcell_comb \sram_inst|Mux55~7 (
// Equation(s):
// \sram_inst|Mux55~7_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[13][8]~q )) # (!memory_address[0] & ((\sram_inst|ram[12][8]~q )))))

	.dataa(\sram_inst|ram[13][8]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[12][8]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux55~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux55~7 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux55~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \sram_inst|Mux55~8 (
// Equation(s):
// \sram_inst|Mux55~8_combout  = (memory_address[1] & ((\sram_inst|Mux55~7_combout  & ((\sram_inst|ram[15][8]~q ))) # (!\sram_inst|Mux55~7_combout  & (\sram_inst|ram[14][8]~q )))) # (!memory_address[1] & (((\sram_inst|Mux55~7_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[14][8]~q ),
	.datac(\sram_inst|ram[15][8]~q ),
	.datad(\sram_inst|Mux55~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux55~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux55~8 .lut_mask = 16'hF588;
defparam \sram_inst|Mux55~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneive_lcell_comb \sram_inst|ram[1][8]~feeder (
// Equation(s):
// \sram_inst|ram[1][8]~feeder_combout  = \sram_inst|ram~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][8]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N13
dffeas \sram_inst|ram[1][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][8] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N3
dffeas \sram_inst|ram[3][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][8] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
cycloneive_lcell_comb \sram_inst|ram[2][8]~feeder (
// Equation(s):
// \sram_inst|ram[2][8]~feeder_combout  = \sram_inst|ram~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][8]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N25
dffeas \sram_inst|ram[2][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][8] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N3
dffeas \sram_inst|ram[0][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][8] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N2
cycloneive_lcell_comb \sram_inst|Mux55~4 (
// Equation(s):
// \sram_inst|Mux55~4_combout  = (memory_address[0] & (((memory_address[1])))) # (!memory_address[0] & ((memory_address[1] & (\sram_inst|ram[2][8]~q )) # (!memory_address[1] & ((\sram_inst|ram[0][8]~q )))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[2][8]~q ),
	.datac(\sram_inst|ram[0][8]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux55~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux55~4 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux55~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
cycloneive_lcell_comb \sram_inst|Mux55~5 (
// Equation(s):
// \sram_inst|Mux55~5_combout  = (memory_address[0] & ((\sram_inst|Mux55~4_combout  & ((\sram_inst|ram[3][8]~q ))) # (!\sram_inst|Mux55~4_combout  & (\sram_inst|ram[1][8]~q )))) # (!memory_address[0] & (((\sram_inst|Mux55~4_combout ))))

	.dataa(\sram_inst|ram[1][8]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[3][8]~q ),
	.datad(\sram_inst|Mux55~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux55~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux55~5 .lut_mask = 16'hF388;
defparam \sram_inst|Mux55~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N20
cycloneive_lcell_comb \sram_inst|ram[10][8]~feeder (
// Equation(s):
// \sram_inst|ram[10][8]~feeder_combout  = \sram_inst|ram~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][8]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N21
dffeas \sram_inst|ram[10][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][8] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N19
dffeas \sram_inst|ram[11][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][8] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N28
cycloneive_lcell_comb \sram_inst|ram[9][8]~feeder (
// Equation(s):
// \sram_inst|ram[9][8]~feeder_combout  = \sram_inst|ram~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][8]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N29
dffeas \sram_inst|ram[9][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][8] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N15
dffeas \sram_inst|ram[8][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][8] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N14
cycloneive_lcell_comb \sram_inst|Mux55~2 (
// Equation(s):
// \sram_inst|Mux55~2_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[9][8]~q )) # (!memory_address[0] & ((\sram_inst|ram[8][8]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[9][8]~q ),
	.datac(\sram_inst|ram[8][8]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux55~2 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N18
cycloneive_lcell_comb \sram_inst|Mux55~3 (
// Equation(s):
// \sram_inst|Mux55~3_combout  = (memory_address[1] & ((\sram_inst|Mux55~2_combout  & ((\sram_inst|ram[11][8]~q ))) # (!\sram_inst|Mux55~2_combout  & (\sram_inst|ram[10][8]~q )))) # (!memory_address[1] & (((\sram_inst|Mux55~2_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[10][8]~q ),
	.datac(\sram_inst|ram[11][8]~q ),
	.datad(\sram_inst|Mux55~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux55~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux55~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \sram_inst|Mux55~6 (
// Equation(s):
// \sram_inst|Mux55~6_combout  = (memory_address[3] & ((memory_address[2]) # ((\sram_inst|Mux55~3_combout )))) # (!memory_address[3] & (!memory_address[2] & (\sram_inst|Mux55~5_combout )))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|Mux55~5_combout ),
	.datad(\sram_inst|Mux55~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux55~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux55~6 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux55~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \sram_inst|Mux55~9 (
// Equation(s):
// \sram_inst|Mux55~9_combout  = (memory_address[2] & ((\sram_inst|Mux55~6_combout  & ((\sram_inst|Mux55~8_combout ))) # (!\sram_inst|Mux55~6_combout  & (\sram_inst|Mux55~1_combout )))) # (!memory_address[2] & (((\sram_inst|Mux55~6_combout ))))

	.dataa(\sram_inst|Mux55~1_combout ),
	.datab(memory_address[2]),
	.datac(\sram_inst|Mux55~8_combout ),
	.datad(\sram_inst|Mux55~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux55~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux55~9 .lut_mask = 16'hF388;
defparam \sram_inst|Mux55~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N21
dffeas \sram_inst|memory_read[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux55~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[8] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N30
cycloneive_lcell_comb \xtea_key~9 (
// Equation(s):
// \xtea_key~9_combout  = \sram_inst|memory_read [8] $ (\Equal2~20_combout )

	.dataa(gnd),
	.datab(\sram_inst|memory_read [8]),
	.datac(gnd),
	.datad(\Equal2~20_combout ),
	.cin(gnd),
	.combout(\xtea_key~9_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~9 .lut_mask = 16'h33CC;
defparam \xtea_key~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N31
dffeas \xtea_key[72] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[72]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[72] .is_wysiwyg = "true";
defparam \xtea_key[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N4
cycloneive_lcell_comb \xteablock_inst|subkey[1][8] (
// Equation(s):
// \xteablock_inst|subkey[1][8]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[1][8]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[72])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[1][8]~combout ),
	.datac(xtea_key[72]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][8]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][8] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[1][8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N28
cycloneive_lcell_comb \xteablock_inst|rand_key~82 (
// Equation(s):
// \xteablock_inst|rand_key~82_combout  = (\xteablock_inst|sum [0] & ((\xteablock_inst|subkey[3][8]~combout ) # ((!\xteablock_inst|sum [1])))) # (!\xteablock_inst|sum [0] & (((\xteablock_inst|subkey[0][8]~combout  & !\xteablock_inst|sum [1]))))

	.dataa(\xteablock_inst|subkey[3][8]~combout ),
	.datab(\xteablock_inst|subkey[0][8]~combout ),
	.datac(\xteablock_inst|sum [0]),
	.datad(\xteablock_inst|sum [1]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~82_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~82 .lut_mask = 16'hA0FC;
defparam \xteablock_inst|rand_key~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N2
cycloneive_lcell_comb \xteablock_inst|rand_key~83 (
// Equation(s):
// \xteablock_inst|rand_key~83_combout  = (\xteablock_inst|rand_key~65_combout  & ((\xteablock_inst|rand_key~82_combout  & (\xteablock_inst|subkey[1][8]~combout )) # (!\xteablock_inst|rand_key~82_combout  & ((\xteablock_inst|subkey[2][8]~combout ))))) # 
// (!\xteablock_inst|rand_key~65_combout  & (((\xteablock_inst|rand_key~82_combout ))))

	.dataa(\xteablock_inst|subkey[1][8]~combout ),
	.datab(\xteablock_inst|subkey[2][8]~combout ),
	.datac(\xteablock_inst|rand_key~65_combout ),
	.datad(\xteablock_inst|rand_key~82_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~83_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~83 .lut_mask = 16'hAFC0;
defparam \xteablock_inst|rand_key~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
cycloneive_lcell_comb \xteablock_inst|Add3~16 (
// Equation(s):
// \xteablock_inst|Add3~16_combout  = ((\xteablock_inst|sum [8] $ (\xteablock_inst|rand_key~83_combout  $ (!\xteablock_inst|Add3~15 )))) # (GND)
// \xteablock_inst|Add3~17  = CARRY((\xteablock_inst|sum [8] & ((\xteablock_inst|rand_key~83_combout ) # (!\xteablock_inst|Add3~15 ))) # (!\xteablock_inst|sum [8] & (\xteablock_inst|rand_key~83_combout  & !\xteablock_inst|Add3~15 )))

	.dataa(\xteablock_inst|sum [8]),
	.datab(\xteablock_inst|rand_key~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~15 ),
	.combout(\xteablock_inst|Add3~16_combout ),
	.cout(\xteablock_inst|Add3~17 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~16 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
cycloneive_lcell_comb \xteablock_inst|Add1~34 (
// Equation(s):
// \xteablock_inst|Add1~34_combout  = \xteablock_inst|Add3~16_combout  $ (\xteablock_inst|Add2~16_combout  $ (\xtea_mode~q ))

	.dataa(gnd),
	.datab(\xteablock_inst|Add3~16_combout ),
	.datac(\xteablock_inst|Add2~16_combout ),
	.datad(\xtea_mode~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~34_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~34 .lut_mask = 16'hC33C;
defparam \xteablock_inst|Add1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N28
cycloneive_lcell_comb \xteablock_inst|Add1~37 (
// Equation(s):
// \xteablock_inst|Add1~37_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & ((\xteablock_inst|Add1~35_combout ))) # (!\xteablock_inst|xtea_cstate.change_v0~q  & (xtea_input[40]))

	.dataa(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datab(gnd),
	.datac(xtea_input[40]),
	.datad(\xteablock_inst|Add1~35_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~37_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~37 .lut_mask = 16'hFA50;
defparam \xteablock_inst|Add1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N30
cycloneive_lcell_comb \xteablock_inst|subinput0[8] (
// Equation(s):
// \xteablock_inst|subinput0 [8] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|Add1~37_combout ))) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [8]))

	.dataa(\xteablock_inst|subinput0 [8]),
	.datab(gnd),
	.datac(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.datad(\xteablock_inst|Add1~37_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [8]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[8] .lut_mask = 16'hFA0A;
defparam \xteablock_inst|subinput0[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N18
cycloneive_lcell_comb \xteablock_inst|Add8~18 (
// Equation(s):
// \xteablock_inst|Add8~18_combout  = (\xteablock_inst|res_v~4_combout  & ((\xteablock_inst|subinput0 [9] & (\xteablock_inst|Add8~17  & VCC)) # (!\xteablock_inst|subinput0 [9] & (!\xteablock_inst|Add8~17 )))) # (!\xteablock_inst|res_v~4_combout  & 
// ((\xteablock_inst|subinput0 [9] & (!\xteablock_inst|Add8~17 )) # (!\xteablock_inst|subinput0 [9] & ((\xteablock_inst|Add8~17 ) # (GND)))))
// \xteablock_inst|Add8~19  = CARRY((\xteablock_inst|res_v~4_combout  & (!\xteablock_inst|subinput0 [9] & !\xteablock_inst|Add8~17 )) # (!\xteablock_inst|res_v~4_combout  & ((!\xteablock_inst|Add8~17 ) # (!\xteablock_inst|subinput0 [9]))))

	.dataa(\xteablock_inst|res_v~4_combout ),
	.datab(\xteablock_inst|subinput0 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~17 ),
	.combout(\xteablock_inst|Add8~18_combout ),
	.cout(\xteablock_inst|Add8~19 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~18 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N20
cycloneive_lcell_comb \xteablock_inst|Add8~20 (
// Equation(s):
// \xteablock_inst|Add8~20_combout  = ((\xteablock_inst|subinput0 [10] $ (\xteablock_inst|res_v~5_combout  $ (!\xteablock_inst|Add8~19 )))) # (GND)
// \xteablock_inst|Add8~21  = CARRY((\xteablock_inst|subinput0 [10] & ((\xteablock_inst|res_v~5_combout ) # (!\xteablock_inst|Add8~19 ))) # (!\xteablock_inst|subinput0 [10] & (\xteablock_inst|res_v~5_combout  & !\xteablock_inst|Add8~19 )))

	.dataa(\xteablock_inst|subinput0 [10]),
	.datab(\xteablock_inst|res_v~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~19 ),
	.combout(\xteablock_inst|Add8~20_combout ),
	.cout(\xteablock_inst|Add8~21 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~20 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add8~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N22
cycloneive_lcell_comb \xteablock_inst|Add8~22 (
// Equation(s):
// \xteablock_inst|Add8~22_combout  = (\xteablock_inst|res_v~6_combout  & ((\xteablock_inst|subinput0 [11] & (\xteablock_inst|Add8~21  & VCC)) # (!\xteablock_inst|subinput0 [11] & (!\xteablock_inst|Add8~21 )))) # (!\xteablock_inst|res_v~6_combout  & 
// ((\xteablock_inst|subinput0 [11] & (!\xteablock_inst|Add8~21 )) # (!\xteablock_inst|subinput0 [11] & ((\xteablock_inst|Add8~21 ) # (GND)))))
// \xteablock_inst|Add8~23  = CARRY((\xteablock_inst|res_v~6_combout  & (!\xteablock_inst|subinput0 [11] & !\xteablock_inst|Add8~21 )) # (!\xteablock_inst|res_v~6_combout  & ((!\xteablock_inst|Add8~21 ) # (!\xteablock_inst|subinput0 [11]))))

	.dataa(\xteablock_inst|res_v~6_combout ),
	.datab(\xteablock_inst|subinput0 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add8~21 ),
	.combout(\xteablock_inst|Add8~22_combout ),
	.cout(\xteablock_inst|Add8~23 ));
// synopsys translate_off
defparam \xteablock_inst|Add8~22 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add8~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N11
dffeas \xtea_key[75] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[75]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[75] .is_wysiwyg = "true";
defparam \xtea_key[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneive_lcell_comb \xteablock_inst|subkey[1][11] (
// Equation(s):
// \xteablock_inst|subkey[1][11]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((\xteablock_inst|subkey[1][11]~combout ))) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (xtea_key[75]))

	.dataa(gnd),
	.datab(xtea_key[75]),
	.datac(\xteablock_inst|subkey[1][11]~combout ),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][11]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][11] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|subkey[1][11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N31
dffeas \xtea_key[107] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [43]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[107]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[107] .is_wysiwyg = "true";
defparam \xtea_key[107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneive_lcell_comb \xteablock_inst|subkey[0][11] (
// Equation(s):
// \xteablock_inst|subkey[0][11]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[0][11]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[107])))

	.dataa(\xteablock_inst|subkey[0][11]~combout ),
	.datab(gnd),
	.datac(xtea_key[107]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][11]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][11] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[0][11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N5
dffeas \xtea_key[43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [43]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[43]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[43] .is_wysiwyg = "true";
defparam \xtea_key[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
cycloneive_lcell_comb \xteablock_inst|subkey[2][11] (
// Equation(s):
// \xteablock_inst|subkey[2][11]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][11]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[43])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[2][11]~combout ),
	.datac(xtea_key[43]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][11]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][11] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[2][11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cycloneive_lcell_comb \xteablock_inst|rand_key~23 (
// Equation(s):
// \xteablock_inst|rand_key~23_combout  = (\xteablock_inst|sum [12] & (((\xteablock_inst|subkey[2][11]~combout  & !\xteablock_inst|sum [11])))) # (!\xteablock_inst|sum [12] & ((\xteablock_inst|subkey[0][11]~combout ) # ((\xteablock_inst|sum [11]))))

	.dataa(\xteablock_inst|subkey[0][11]~combout ),
	.datab(\xteablock_inst|subkey[2][11]~combout ),
	.datac(\xteablock_inst|sum [12]),
	.datad(\xteablock_inst|sum [11]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~23_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~23 .lut_mask = 16'h0FCA;
defparam \xteablock_inst|rand_key~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cycloneive_lcell_comb \xteablock_inst|rand_key~24 (
// Equation(s):
// \xteablock_inst|rand_key~24_combout  = (\xteablock_inst|sum [11] & ((\xteablock_inst|rand_key~23_combout  & ((\xteablock_inst|subkey[1][11]~combout ))) # (!\xteablock_inst|rand_key~23_combout  & (\xteablock_inst|subkey[3][11]~combout )))) # 
// (!\xteablock_inst|sum [11] & (((\xteablock_inst|rand_key~23_combout ))))

	.dataa(\xteablock_inst|sum [11]),
	.datab(\xteablock_inst|subkey[3][11]~combout ),
	.datac(\xteablock_inst|subkey[1][11]~combout ),
	.datad(\xteablock_inst|rand_key~23_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~24_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~24 .lut_mask = 16'hF588;
defparam \xteablock_inst|rand_key~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[10]~15 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[10]~15_combout  = (\serialblock_inst|serialreader_inst|temp_data [10] & (((!\serialblock_inst|serialreader_inst|error_out[0]~7_combout ) # (!\serialblock_inst|reader_trigger~q )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [10]),
	.datac(\serialblock_inst|reader_trigger~q ),
	.datad(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[10]~15 .lut_mask = 16'h4CCC;
defparam \serialblock_inst|serialreader_inst|reader_data_out[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[10] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [10] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[10]~15_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [10]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [10]),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[10]~15_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [10]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[10] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N0
cycloneive_lcell_comb \xteablock_inst|xtea_output[10] (
// Equation(s):
// \xteablock_inst|xtea_output [10] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [10])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [10])))

	.dataa(\xteablock_inst|subinput1 [10]),
	.datab(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.datac(gnd),
	.datad(\xteablock_inst|xtea_output [10]),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [10]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[10] .lut_mask = 16'hBB88;
defparam \xteablock_inst|xtea_output[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneive_lcell_comb \Selector74~0 (
// Equation(s):
// \Selector74~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [10]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [10]))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [10]),
	.datac(gnd),
	.datad(\xteablock_inst|xtea_output [10]),
	.cin(gnd),
	.combout(\Selector74~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector74~0 .lut_mask = 16'hEE44;
defparam \Selector74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N21
dffeas \memory_write[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector74~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[10]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[10] .is_wysiwyg = "true";
defparam \memory_write[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneive_lcell_comb \sram_inst|ram~26 (
// Equation(s):
// \sram_inst|ram~26_combout  = (\nreset~input_o  & memory_write[10])

	.dataa(\nreset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(memory_write[10]),
	.cin(gnd),
	.combout(\sram_inst|ram~26_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~26 .lut_mask = 16'hAA00;
defparam \sram_inst|ram~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N16
cycloneive_lcell_comb \sram_inst|ram[11][10]~feeder (
// Equation(s):
// \sram_inst|ram[11][10]~feeder_combout  = \sram_inst|ram~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~26_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[11][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][10]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[11][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N17
dffeas \sram_inst|ram[11][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][10] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N23
dffeas \sram_inst|ram[9][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][10] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \sram_inst|ram[10][10]~feeder (
// Equation(s):
// \sram_inst|ram[10][10]~feeder_combout  = \sram_inst|ram~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~26_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[10][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][10]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[10][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N21
dffeas \sram_inst|ram[10][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][10] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N11
dffeas \sram_inst|ram[8][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][10] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N10
cycloneive_lcell_comb \sram_inst|Mux53~0 (
// Equation(s):
// \sram_inst|Mux53~0_combout  = (memory_address[1] & ((\sram_inst|ram[10][10]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[8][10]~q  & !memory_address[0]))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[10][10]~q ),
	.datac(\sram_inst|ram[8][10]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux53~0 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N22
cycloneive_lcell_comb \sram_inst|Mux53~1 (
// Equation(s):
// \sram_inst|Mux53~1_combout  = (memory_address[0] & ((\sram_inst|Mux53~0_combout  & (\sram_inst|ram[11][10]~q )) # (!\sram_inst|Mux53~0_combout  & ((\sram_inst|ram[9][10]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux53~0_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[11][10]~q ),
	.datac(\sram_inst|ram[9][10]~q ),
	.datad(\sram_inst|Mux53~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux53~1 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N18
cycloneive_lcell_comb \sram_inst|ram[15][10]~feeder (
// Equation(s):
// \sram_inst|ram[15][10]~feeder_combout  = \sram_inst|ram~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~26_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[15][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][10]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[15][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N19
dffeas \sram_inst|ram[15][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][10] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N25
dffeas \sram_inst|ram[13][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][10] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N12
cycloneive_lcell_comb \sram_inst|ram[14][10]~feeder (
// Equation(s):
// \sram_inst|ram[14][10]~feeder_combout  = \sram_inst|ram~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[14][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][10]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[14][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N13
dffeas \sram_inst|ram[14][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][10] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y17_N3
dffeas \sram_inst|ram[12][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][10] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N2
cycloneive_lcell_comb \sram_inst|Mux53~7 (
// Equation(s):
// \sram_inst|Mux53~7_combout  = (memory_address[0] & (((memory_address[1])))) # (!memory_address[0] & ((memory_address[1] & (\sram_inst|ram[14][10]~q )) # (!memory_address[1] & ((\sram_inst|ram[12][10]~q )))))

	.dataa(\sram_inst|ram[14][10]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[12][10]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux53~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux53~7 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux53~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N24
cycloneive_lcell_comb \sram_inst|Mux53~8 (
// Equation(s):
// \sram_inst|Mux53~8_combout  = (memory_address[0] & ((\sram_inst|Mux53~7_combout  & (\sram_inst|ram[15][10]~q )) # (!\sram_inst|Mux53~7_combout  & ((\sram_inst|ram[13][10]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux53~7_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[15][10]~q ),
	.datac(\sram_inst|ram[13][10]~q ),
	.datad(\sram_inst|Mux53~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux53~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux53~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux53~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N5
dffeas \sram_inst|ram[2][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][10] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N7
dffeas \sram_inst|ram[3][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][10] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneive_lcell_comb \sram_inst|ram[1][10]~feeder (
// Equation(s):
// \sram_inst|ram[1][10]~feeder_combout  = \sram_inst|ram~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][10]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N19
dffeas \sram_inst|ram[1][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][10] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N6
cycloneive_lcell_comb \sram_inst|ram[0][10]~feeder (
// Equation(s):
// \sram_inst|ram[0][10]~feeder_combout  = \sram_inst|ram~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[0][10]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N7
dffeas \sram_inst|ram[0][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][10] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cycloneive_lcell_comb \sram_inst|Mux53~4 (
// Equation(s):
// \sram_inst|Mux53~4_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[1][10]~q )) # (!memory_address[0] & ((\sram_inst|ram[0][10]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[1][10]~q ),
	.datac(\sram_inst|ram[0][10]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux53~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux53~4 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux53~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
cycloneive_lcell_comb \sram_inst|Mux53~5 (
// Equation(s):
// \sram_inst|Mux53~5_combout  = (memory_address[1] & ((\sram_inst|Mux53~4_combout  & ((\sram_inst|ram[3][10]~q ))) # (!\sram_inst|Mux53~4_combout  & (\sram_inst|ram[2][10]~q )))) # (!memory_address[1] & (((\sram_inst|Mux53~4_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[2][10]~q ),
	.datac(\sram_inst|ram[3][10]~q ),
	.datad(\sram_inst|Mux53~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux53~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux53~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux53~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N7
dffeas \sram_inst|ram[6][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][10] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N21
dffeas \sram_inst|ram[7][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][10] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cycloneive_lcell_comb \sram_inst|ram[5][10]~feeder (
// Equation(s):
// \sram_inst|ram[5][10]~feeder_combout  = \sram_inst|ram~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[5][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][10]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[5][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N17
dffeas \sram_inst|ram[5][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][10] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N19
dffeas \sram_inst|ram[4][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][10] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N18
cycloneive_lcell_comb \sram_inst|Mux53~2 (
// Equation(s):
// \sram_inst|Mux53~2_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[5][10]~q )) # (!memory_address[0] & ((\sram_inst|ram[4][10]~q )))))

	.dataa(\sram_inst|ram[5][10]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[4][10]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux53~2 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \sram_inst|Mux53~3 (
// Equation(s):
// \sram_inst|Mux53~3_combout  = (memory_address[1] & ((\sram_inst|Mux53~2_combout  & ((\sram_inst|ram[7][10]~q ))) # (!\sram_inst|Mux53~2_combout  & (\sram_inst|ram[6][10]~q )))) # (!memory_address[1] & (((\sram_inst|Mux53~2_combout ))))

	.dataa(\sram_inst|ram[6][10]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[7][10]~q ),
	.datad(\sram_inst|Mux53~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux53~3 .lut_mask = 16'hF388;
defparam \sram_inst|Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \sram_inst|Mux53~6 (
// Equation(s):
// \sram_inst|Mux53~6_combout  = (memory_address[2] & (((memory_address[3]) # (\sram_inst|Mux53~3_combout )))) # (!memory_address[2] & (\sram_inst|Mux53~5_combout  & (!memory_address[3])))

	.dataa(\sram_inst|Mux53~5_combout ),
	.datab(memory_address[2]),
	.datac(memory_address[3]),
	.datad(\sram_inst|Mux53~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux53~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux53~6 .lut_mask = 16'hCEC2;
defparam \sram_inst|Mux53~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \sram_inst|Mux53~9 (
// Equation(s):
// \sram_inst|Mux53~9_combout  = (memory_address[3] & ((\sram_inst|Mux53~6_combout  & ((\sram_inst|Mux53~8_combout ))) # (!\sram_inst|Mux53~6_combout  & (\sram_inst|Mux53~1_combout )))) # (!memory_address[3] & (((\sram_inst|Mux53~6_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|Mux53~1_combout ),
	.datac(\sram_inst|Mux53~8_combout ),
	.datad(\sram_inst|Mux53~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux53~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux53~9 .lut_mask = 16'hF588;
defparam \sram_inst|Mux53~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N9
dffeas \sram_inst|memory_read[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux53~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[10] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N10
cycloneive_lcell_comb \xtea_key~12 (
// Equation(s):
// \xtea_key~12_combout  = \sram_inst|memory_read [10] $ (\Equal2~20_combout )

	.dataa(\sram_inst|memory_read [10]),
	.datab(gnd),
	.datac(\Equal2~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_key~12_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~12 .lut_mask = 16'h5A5A;
defparam \xtea_key~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N11
dffeas \xtea_key[74] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[74]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[74] .is_wysiwyg = "true";
defparam \xtea_key[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N16
cycloneive_lcell_comb \xteablock_inst|subkey[1][10] (
// Equation(s):
// \xteablock_inst|subkey[1][10]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((\xteablock_inst|subkey[1][10]~combout ))) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (xtea_key[74]))

	.dataa(xtea_key[74]),
	.datab(\xteablock_inst|subkey[1][10]~combout ),
	.datac(gnd),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][10]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][10] .lut_mask = 16'hCCAA;
defparam \xteablock_inst|subkey[1][10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N4
cycloneive_lcell_comb \xtea_key~11 (
// Equation(s):
// \xtea_key~11_combout  = \sram_inst|memory_read [42] $ (\Equal2~20_combout )

	.dataa(\sram_inst|memory_read [42]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Equal2~20_combout ),
	.cin(gnd),
	.combout(\xtea_key~11_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~11 .lut_mask = 16'h55AA;
defparam \xtea_key~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N19
dffeas \xtea_key[42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[42]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[42] .is_wysiwyg = "true";
defparam \xtea_key[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N18
cycloneive_lcell_comb \xteablock_inst|subkey[2][10] (
// Equation(s):
// \xteablock_inst|subkey[2][10]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][10]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[42])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[2][10]~combout ),
	.datac(xtea_key[42]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][10]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][10] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[2][10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N13
dffeas \xtea_key[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[10]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[10] .is_wysiwyg = "true";
defparam \xtea_key[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N12
cycloneive_lcell_comb \xteablock_inst|subkey[3][10] (
// Equation(s):
// \xteablock_inst|subkey[3][10]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][10]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[10])))

	.dataa(\xteablock_inst|subkey[3][10]~combout ),
	.datab(gnd),
	.datac(xtea_key[10]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][10]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][10] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[3][10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N5
dffeas \xtea_key[106] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[106]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[106] .is_wysiwyg = "true";
defparam \xtea_key[106] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N0
cycloneive_lcell_comb \xteablock_inst|subkey[0][10] (
// Equation(s):
// \xteablock_inst|subkey[0][10]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((\xteablock_inst|subkey[0][10]~combout ))) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (xtea_key[106]))

	.dataa(xtea_key[106]),
	.datab(\xteablock_inst|subkey[0][10]~combout ),
	.datac(gnd),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][10]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][10] .lut_mask = 16'hCCAA;
defparam \xteablock_inst|subkey[0][10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N28
cycloneive_lcell_comb \xteablock_inst|rand_key~21 (
// Equation(s):
// \xteablock_inst|rand_key~21_combout  = (\xteablock_inst|sum [11] & ((\xteablock_inst|subkey[3][10]~combout ) # ((!\xteablock_inst|sum [12])))) # (!\xteablock_inst|sum [11] & (((!\xteablock_inst|sum [12] & \xteablock_inst|subkey[0][10]~combout ))))

	.dataa(\xteablock_inst|subkey[3][10]~combout ),
	.datab(\xteablock_inst|sum [11]),
	.datac(\xteablock_inst|sum [12]),
	.datad(\xteablock_inst|subkey[0][10]~combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~21_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~21 .lut_mask = 16'h8F8C;
defparam \xteablock_inst|rand_key~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N10
cycloneive_lcell_comb \xteablock_inst|rand_key~22 (
// Equation(s):
// \xteablock_inst|rand_key~22_combout  = (\xteablock_inst|rand_key~0_combout  & ((\xteablock_inst|rand_key~21_combout  & (\xteablock_inst|subkey[1][10]~combout )) # (!\xteablock_inst|rand_key~21_combout  & ((\xteablock_inst|subkey[2][10]~combout ))))) # 
// (!\xteablock_inst|rand_key~0_combout  & (((\xteablock_inst|rand_key~21_combout ))))

	.dataa(\xteablock_inst|subkey[1][10]~combout ),
	.datab(\xteablock_inst|subkey[2][10]~combout ),
	.datac(\xteablock_inst|rand_key~0_combout ),
	.datad(\xteablock_inst|rand_key~21_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~22_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~22 .lut_mask = 16'hAFC0;
defparam \xteablock_inst|rand_key~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N11
dffeas \xtea_key[73] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[73]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[73] .is_wysiwyg = "true";
defparam \xtea_key[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N10
cycloneive_lcell_comb \xteablock_inst|subkey[1][9] (
// Equation(s):
// \xteablock_inst|subkey[1][9]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[1][9]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[73])))

	.dataa(\xteablock_inst|subkey[1][9]~combout ),
	.datab(gnd),
	.datac(xtea_key[73]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][9]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][9] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[1][9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N17
dffeas \xtea_key[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[9]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[9] .is_wysiwyg = "true";
defparam \xtea_key[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N16
cycloneive_lcell_comb \xteablock_inst|subkey[3][9] (
// Equation(s):
// \xteablock_inst|subkey[3][9]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][9]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[9])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[3][9]~combout ),
	.datac(xtea_key[9]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][9]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][9] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[3][9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N8
cycloneive_lcell_comb \xtea_key~10 (
// Equation(s):
// \xtea_key~10_combout  = \sram_inst|memory_read [41] $ (\Equal2~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|memory_read [41]),
	.datad(\Equal2~20_combout ),
	.cin(gnd),
	.combout(\xtea_key~10_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~10 .lut_mask = 16'h0FF0;
defparam \xtea_key~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N9
dffeas \xtea_key[41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[41]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[41] .is_wysiwyg = "true";
defparam \xtea_key[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N12
cycloneive_lcell_comb \xteablock_inst|subkey[2][9] (
// Equation(s):
// \xteablock_inst|subkey[2][9]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][9]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[41])))

	.dataa(\xteablock_inst|subkey[2][9]~combout ),
	.datab(gnd),
	.datac(xtea_key[41]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][9]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][9] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[2][9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N19
dffeas \xtea_key[105] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[105]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[105] .is_wysiwyg = "true";
defparam \xtea_key[105] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N18
cycloneive_lcell_comb \xteablock_inst|subkey[0][9] (
// Equation(s):
// \xteablock_inst|subkey[0][9]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[0][9]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[105])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[0][9]~combout ),
	.datac(xtea_key[105]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][9]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][9] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[0][9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N20
cycloneive_lcell_comb \xteablock_inst|rand_key~19 (
// Equation(s):
// \xteablock_inst|rand_key~19_combout  = (\xteablock_inst|sum [12] & (\xteablock_inst|subkey[2][9]~combout  & ((!\xteablock_inst|sum [11])))) # (!\xteablock_inst|sum [12] & (((\xteablock_inst|subkey[0][9]~combout ) # (\xteablock_inst|sum [11]))))

	.dataa(\xteablock_inst|subkey[2][9]~combout ),
	.datab(\xteablock_inst|subkey[0][9]~combout ),
	.datac(\xteablock_inst|sum [12]),
	.datad(\xteablock_inst|sum [11]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~19_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~19 .lut_mask = 16'h0FAC;
defparam \xteablock_inst|rand_key~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N2
cycloneive_lcell_comb \xteablock_inst|rand_key~20 (
// Equation(s):
// \xteablock_inst|rand_key~20_combout  = (\xteablock_inst|sum [11] & ((\xteablock_inst|rand_key~19_combout  & (\xteablock_inst|subkey[1][9]~combout )) # (!\xteablock_inst|rand_key~19_combout  & ((\xteablock_inst|subkey[3][9]~combout ))))) # 
// (!\xteablock_inst|sum [11] & (((\xteablock_inst|rand_key~19_combout ))))

	.dataa(\xteablock_inst|subkey[1][9]~combout ),
	.datab(\xteablock_inst|sum [11]),
	.datac(\xteablock_inst|subkey[3][9]~combout ),
	.datad(\xteablock_inst|rand_key~19_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~20_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~20 .lut_mask = 16'hBBC0;
defparam \xteablock_inst|rand_key~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N18
cycloneive_lcell_comb \xteablock_inst|Add9~18 (
// Equation(s):
// \xteablock_inst|Add9~18_combout  = (\xteablock_inst|rand_key~20_combout  & ((\xteablock_inst|sum [9] & (\xteablock_inst|Add9~17  & VCC)) # (!\xteablock_inst|sum [9] & (!\xteablock_inst|Add9~17 )))) # (!\xteablock_inst|rand_key~20_combout  & 
// ((\xteablock_inst|sum [9] & (!\xteablock_inst|Add9~17 )) # (!\xteablock_inst|sum [9] & ((\xteablock_inst|Add9~17 ) # (GND)))))
// \xteablock_inst|Add9~19  = CARRY((\xteablock_inst|rand_key~20_combout  & (!\xteablock_inst|sum [9] & !\xteablock_inst|Add9~17 )) # (!\xteablock_inst|rand_key~20_combout  & ((!\xteablock_inst|Add9~17 ) # (!\xteablock_inst|sum [9]))))

	.dataa(\xteablock_inst|rand_key~20_combout ),
	.datab(\xteablock_inst|sum [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~17 ),
	.combout(\xteablock_inst|Add9~18_combout ),
	.cout(\xteablock_inst|Add9~19 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~18 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add9~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N20
cycloneive_lcell_comb \xteablock_inst|Add9~20 (
// Equation(s):
// \xteablock_inst|Add9~20_combout  = ((\xteablock_inst|sum [10] $ (\xteablock_inst|rand_key~22_combout  $ (!\xteablock_inst|Add9~19 )))) # (GND)
// \xteablock_inst|Add9~21  = CARRY((\xteablock_inst|sum [10] & ((\xteablock_inst|rand_key~22_combout ) # (!\xteablock_inst|Add9~19 ))) # (!\xteablock_inst|sum [10] & (\xteablock_inst|rand_key~22_combout  & !\xteablock_inst|Add9~19 )))

	.dataa(\xteablock_inst|sum [10]),
	.datab(\xteablock_inst|rand_key~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~19 ),
	.combout(\xteablock_inst|Add9~20_combout ),
	.cout(\xteablock_inst|Add9~21 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~20 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add9~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N22
cycloneive_lcell_comb \xteablock_inst|Add9~22 (
// Equation(s):
// \xteablock_inst|Add9~22_combout  = (\xteablock_inst|rand_key~24_combout  & ((\xteablock_inst|sum [11] & (\xteablock_inst|Add9~21  & VCC)) # (!\xteablock_inst|sum [11] & (!\xteablock_inst|Add9~21 )))) # (!\xteablock_inst|rand_key~24_combout  & 
// ((\xteablock_inst|sum [11] & (!\xteablock_inst|Add9~21 )) # (!\xteablock_inst|sum [11] & ((\xteablock_inst|Add9~21 ) # (GND)))))
// \xteablock_inst|Add9~23  = CARRY((\xteablock_inst|rand_key~24_combout  & (!\xteablock_inst|sum [11] & !\xteablock_inst|Add9~21 )) # (!\xteablock_inst|rand_key~24_combout  & ((!\xteablock_inst|Add9~21 ) # (!\xteablock_inst|sum [11]))))

	.dataa(\xteablock_inst|rand_key~24_combout ),
	.datab(\xteablock_inst|sum [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~21 ),
	.combout(\xteablock_inst|Add9~22_combout ),
	.cout(\xteablock_inst|Add9~23 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~22 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add9~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N24
cycloneive_lcell_comb \xteablock_inst|Add9~24 (
// Equation(s):
// \xteablock_inst|Add9~24_combout  = ((\xteablock_inst|rand_key~26_combout  $ (\xteablock_inst|sum [12] $ (!\xteablock_inst|Add9~23 )))) # (GND)
// \xteablock_inst|Add9~25  = CARRY((\xteablock_inst|rand_key~26_combout  & ((\xteablock_inst|sum [12]) # (!\xteablock_inst|Add9~23 ))) # (!\xteablock_inst|rand_key~26_combout  & (\xteablock_inst|sum [12] & !\xteablock_inst|Add9~23 )))

	.dataa(\xteablock_inst|rand_key~26_combout ),
	.datab(\xteablock_inst|sum [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~23 ),
	.combout(\xteablock_inst|Add9~24_combout ),
	.cout(\xteablock_inst|Add9~25 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~24 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add9~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneive_lcell_comb \xteablock_inst|Add7~50 (
// Equation(s):
// \xteablock_inst|Add7~50_combout  = \xteablock_inst|Add8~24_combout  $ (\xtea_mode~q  $ (\xteablock_inst|Add9~24_combout ))

	.dataa(\xteablock_inst|Add8~24_combout ),
	.datab(gnd),
	.datac(\xtea_mode~q ),
	.datad(\xteablock_inst|Add9~24_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~50_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~50 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add7~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N16
cycloneive_lcell_comb \xteablock_inst|Add7~53 (
// Equation(s):
// \xteablock_inst|Add7~53_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & ((\xteablock_inst|Add7~51_combout ))) # (!\xteablock_inst|xtea_cstate.change_v1~q  & (xtea_input[12]))

	.dataa(gnd),
	.datab(\xteablock_inst|xtea_cstate.change_v1~q ),
	.datac(xtea_input[12]),
	.datad(\xteablock_inst|Add7~51_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~53_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~53 .lut_mask = 16'hFC30;
defparam \xteablock_inst|Add7~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N28
cycloneive_lcell_comb \xteablock_inst|subinput1[12] (
// Equation(s):
// \xteablock_inst|subinput1 [12] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|Add7~53_combout ))) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [12]))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput1 [12]),
	.datac(\xteablock_inst|Add7~53_combout ),
	.datad(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [12]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[12] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|subinput1[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N4
cycloneive_lcell_comb \xteablock_inst|xtea_output[12] (
// Equation(s):
// \xteablock_inst|xtea_output [12] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [12])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [12])))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput1 [12]),
	.datac(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.datad(\xteablock_inst|xtea_output [12]),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [12]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[12] .lut_mask = 16'hCFC0;
defparam \xteablock_inst|xtea_output[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N2
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[12]~17 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[12]~17_combout  = (\serialblock_inst|serialreader_inst|temp_data [12] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [12]),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datac(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[12]~17 .lut_mask = 16'h2AAA;
defparam \serialblock_inst|serialreader_inst|reader_data_out[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N6
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[12] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [12] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out[12]~17_combout )) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out [12])))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out[12]~17_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [12]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [12]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[12] .lut_mask = 16'h8C80;
defparam \serialblock_inst|serialreader_inst|reader_data_out[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N22
cycloneive_lcell_comb \Selector72~0 (
// Equation(s):
// \Selector72~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [12])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [12])))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_output [12]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [12]),
	.cin(gnd),
	.combout(\Selector72~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector72~0 .lut_mask = 16'hF5A0;
defparam \Selector72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N23
dffeas \memory_write[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector72~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[12]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[12] .is_wysiwyg = "true";
defparam \memory_write[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
cycloneive_lcell_comb \sram_inst|ram~28 (
// Equation(s):
// \sram_inst|ram~28_combout  = (\nreset~input_o  & memory_write[12])

	.dataa(gnd),
	.datab(\nreset~input_o ),
	.datac(gnd),
	.datad(memory_write[12]),
	.cin(gnd),
	.combout(\sram_inst|ram~28_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~28 .lut_mask = 16'hCC00;
defparam \sram_inst|ram~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cycloneive_lcell_comb \sram_inst|ram[6][12]~feeder (
// Equation(s):
// \sram_inst|ram[6][12]~feeder_combout  = \sram_inst|ram~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~28_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[6][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][12]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[6][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N17
dffeas \sram_inst|ram[6][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][12] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N31
dffeas \sram_inst|ram[4][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][12] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N30
cycloneive_lcell_comb \sram_inst|Mux51~0 (
// Equation(s):
// \sram_inst|Mux51~0_combout  = (memory_address[1] & ((\sram_inst|ram[6][12]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[4][12]~q  & !memory_address[0]))))

	.dataa(\sram_inst|ram[6][12]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[4][12]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux51~0 .lut_mask = 16'hCCB8;
defparam \sram_inst|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N14
cycloneive_lcell_comb \sram_inst|ram[7][12]~feeder (
// Equation(s):
// \sram_inst|ram[7][12]~feeder_combout  = \sram_inst|ram~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~28_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[7][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][12]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[7][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N15
dffeas \sram_inst|ram[7][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][12] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N25
dffeas \sram_inst|ram[5][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][12] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
cycloneive_lcell_comb \sram_inst|Mux51~1 (
// Equation(s):
// \sram_inst|Mux51~1_combout  = (\sram_inst|Mux51~0_combout  & ((\sram_inst|ram[7][12]~q ) # ((!memory_address[0])))) # (!\sram_inst|Mux51~0_combout  & (((\sram_inst|ram[5][12]~q  & memory_address[0]))))

	.dataa(\sram_inst|Mux51~0_combout ),
	.datab(\sram_inst|ram[7][12]~q ),
	.datac(\sram_inst|ram[5][12]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux51~1 .lut_mask = 16'hD8AA;
defparam \sram_inst|Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N20
cycloneive_lcell_comb \sram_inst|ram[15][12]~feeder (
// Equation(s):
// \sram_inst|ram[15][12]~feeder_combout  = \sram_inst|ram~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][12]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N21
dffeas \sram_inst|ram[15][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][12] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N15
dffeas \sram_inst|ram[14][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][12] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N21
dffeas \sram_inst|ram[12][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][12] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N14
cycloneive_lcell_comb \sram_inst|ram[13][12]~feeder (
// Equation(s):
// \sram_inst|ram[13][12]~feeder_combout  = \sram_inst|ram~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[13][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][12]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[13][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N15
dffeas \sram_inst|ram[13][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][12] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N20
cycloneive_lcell_comb \sram_inst|Mux51~7 (
// Equation(s):
// \sram_inst|Mux51~7_combout  = (memory_address[0] & ((memory_address[1]) # ((\sram_inst|ram[13][12]~q )))) # (!memory_address[0] & (!memory_address[1] & (\sram_inst|ram[12][12]~q )))

	.dataa(memory_address[0]),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[12][12]~q ),
	.datad(\sram_inst|ram[13][12]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux51~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux51~7 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux51~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N14
cycloneive_lcell_comb \sram_inst|Mux51~8 (
// Equation(s):
// \sram_inst|Mux51~8_combout  = (memory_address[1] & ((\sram_inst|Mux51~7_combout  & (\sram_inst|ram[15][12]~q )) # (!\sram_inst|Mux51~7_combout  & ((\sram_inst|ram[14][12]~q ))))) # (!memory_address[1] & (((\sram_inst|Mux51~7_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[15][12]~q ),
	.datac(\sram_inst|ram[14][12]~q ),
	.datad(\sram_inst|Mux51~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux51~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux51~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux51~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneive_lcell_comb \sram_inst|ram[1][12]~feeder (
// Equation(s):
// \sram_inst|ram[1][12]~feeder_combout  = \sram_inst|ram~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][12]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N25
dffeas \sram_inst|ram[1][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][12] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N11
dffeas \sram_inst|ram[3][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][12] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N20
cycloneive_lcell_comb \sram_inst|ram[2][12]~feeder (
// Equation(s):
// \sram_inst|ram[2][12]~feeder_combout  = \sram_inst|ram~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][12]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N21
dffeas \sram_inst|ram[2][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][12] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N15
dffeas \sram_inst|ram[0][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][12] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N14
cycloneive_lcell_comb \sram_inst|Mux51~4 (
// Equation(s):
// \sram_inst|Mux51~4_combout  = (memory_address[0] & (((memory_address[1])))) # (!memory_address[0] & ((memory_address[1] & (\sram_inst|ram[2][12]~q )) # (!memory_address[1] & ((\sram_inst|ram[0][12]~q )))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[2][12]~q ),
	.datac(\sram_inst|ram[0][12]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux51~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux51~4 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux51~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneive_lcell_comb \sram_inst|Mux51~5 (
// Equation(s):
// \sram_inst|Mux51~5_combout  = (memory_address[0] & ((\sram_inst|Mux51~4_combout  & ((\sram_inst|ram[3][12]~q ))) # (!\sram_inst|Mux51~4_combout  & (\sram_inst|ram[1][12]~q )))) # (!memory_address[0] & (((\sram_inst|Mux51~4_combout ))))

	.dataa(\sram_inst|ram[1][12]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[3][12]~q ),
	.datad(\sram_inst|Mux51~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux51~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux51~5 .lut_mask = 16'hF388;
defparam \sram_inst|Mux51~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cycloneive_lcell_comb \sram_inst|ram[10][12]~feeder (
// Equation(s):
// \sram_inst|ram[10][12]~feeder_combout  = \sram_inst|ram~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][12]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N13
dffeas \sram_inst|ram[10][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][12] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N3
dffeas \sram_inst|ram[11][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][12] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N8
cycloneive_lcell_comb \sram_inst|ram[9][12]~feeder (
// Equation(s):
// \sram_inst|ram[9][12]~feeder_combout  = \sram_inst|ram~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~28_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[9][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][12]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[9][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y20_N9
dffeas \sram_inst|ram[9][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][12] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N25
dffeas \sram_inst|ram[8][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][12] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N24
cycloneive_lcell_comb \sram_inst|Mux51~2 (
// Equation(s):
// \sram_inst|Mux51~2_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[9][12]~q )) # (!memory_address[0] & ((\sram_inst|ram[8][12]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[9][12]~q ),
	.datac(\sram_inst|ram[8][12]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux51~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux51~2 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
cycloneive_lcell_comb \sram_inst|Mux51~3 (
// Equation(s):
// \sram_inst|Mux51~3_combout  = (memory_address[1] & ((\sram_inst|Mux51~2_combout  & ((\sram_inst|ram[11][12]~q ))) # (!\sram_inst|Mux51~2_combout  & (\sram_inst|ram[10][12]~q )))) # (!memory_address[1] & (((\sram_inst|Mux51~2_combout ))))

	.dataa(\sram_inst|ram[10][12]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[11][12]~q ),
	.datad(\sram_inst|Mux51~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux51~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux51~3 .lut_mask = 16'hF388;
defparam \sram_inst|Mux51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \sram_inst|Mux51~6 (
// Equation(s):
// \sram_inst|Mux51~6_combout  = (memory_address[3] & ((memory_address[2]) # ((\sram_inst|Mux51~3_combout )))) # (!memory_address[3] & (!memory_address[2] & (\sram_inst|Mux51~5_combout )))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|Mux51~5_combout ),
	.datad(\sram_inst|Mux51~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux51~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux51~6 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux51~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \sram_inst|Mux51~9 (
// Equation(s):
// \sram_inst|Mux51~9_combout  = (memory_address[2] & ((\sram_inst|Mux51~6_combout  & ((\sram_inst|Mux51~8_combout ))) # (!\sram_inst|Mux51~6_combout  & (\sram_inst|Mux51~1_combout )))) # (!memory_address[2] & (((\sram_inst|Mux51~6_combout ))))

	.dataa(\sram_inst|Mux51~1_combout ),
	.datab(\sram_inst|Mux51~8_combout ),
	.datac(memory_address[2]),
	.datad(\sram_inst|Mux51~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux51~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux51~9 .lut_mask = 16'hCFA0;
defparam \sram_inst|Mux51~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N31
dffeas \sram_inst|memory_read[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux51~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[12] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
cycloneive_lcell_comb \xtea_key~15 (
// Equation(s):
// \xtea_key~15_combout  = \Equal2~20_combout  $ (\sram_inst|memory_read [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal2~20_combout ),
	.datad(\sram_inst|memory_read [12]),
	.cin(gnd),
	.combout(\xtea_key~15_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~15 .lut_mask = 16'h0FF0;
defparam \xtea_key~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
cycloneive_lcell_comb \xtea_key[76]~feeder (
// Equation(s):
// \xtea_key[76]~feeder_combout  = \xtea_key~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\xtea_key~15_combout ),
	.cin(gnd),
	.combout(\xtea_key[76]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key[76]~feeder .lut_mask = 16'hFF00;
defparam \xtea_key[76]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N13
dffeas \xtea_key[76] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[76]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[76] .is_wysiwyg = "true";
defparam \xtea_key[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneive_lcell_comb \xteablock_inst|subkey[1][12] (
// Equation(s):
// \xteablock_inst|subkey[1][12]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[1][12]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[76])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[1][12]~combout ),
	.datac(xtea_key[76]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][12]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][12] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[1][12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N3
dffeas \xtea_key[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[12]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[12] .is_wysiwyg = "true";
defparam \xtea_key[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N2
cycloneive_lcell_comb \xteablock_inst|subkey[3][12] (
// Equation(s):
// \xteablock_inst|subkey[3][12]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][12]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[12])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[3][12]~combout ),
	.datac(xtea_key[12]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][12]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][12] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[3][12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N9
dffeas \xtea_key[108] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[108]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[108] .is_wysiwyg = "true";
defparam \xtea_key[108] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N14
cycloneive_lcell_comb \xteablock_inst|subkey[0][12] (
// Equation(s):
// \xteablock_inst|subkey[0][12]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((\xteablock_inst|subkey[0][12]~combout ))) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (xtea_key[108]))

	.dataa(xtea_key[108]),
	.datab(gnd),
	.datac(\xteablock_inst|subkey[0][12]~combout ),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][12]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][12] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|subkey[0][12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N20
cycloneive_lcell_comb \xteablock_inst|rand_key~25 (
// Equation(s):
// \xteablock_inst|rand_key~25_combout  = (\xteablock_inst|sum [12] & (\xteablock_inst|subkey[3][12]~combout  & (\xteablock_inst|sum [11]))) # (!\xteablock_inst|sum [12] & (((\xteablock_inst|sum [11]) # (\xteablock_inst|subkey[0][12]~combout ))))

	.dataa(\xteablock_inst|subkey[3][12]~combout ),
	.datab(\xteablock_inst|sum [12]),
	.datac(\xteablock_inst|sum [11]),
	.datad(\xteablock_inst|subkey[0][12]~combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~25_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~25 .lut_mask = 16'hB3B0;
defparam \xteablock_inst|rand_key~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N30
cycloneive_lcell_comb \xteablock_inst|rand_key~26 (
// Equation(s):
// \xteablock_inst|rand_key~26_combout  = (\xteablock_inst|rand_key~0_combout  & ((\xteablock_inst|rand_key~25_combout  & ((\xteablock_inst|subkey[1][12]~combout ))) # (!\xteablock_inst|rand_key~25_combout  & (\xteablock_inst|subkey[2][12]~combout )))) # 
// (!\xteablock_inst|rand_key~0_combout  & (((\xteablock_inst|rand_key~25_combout ))))

	.dataa(\xteablock_inst|subkey[2][12]~combout ),
	.datab(\xteablock_inst|subkey[1][12]~combout ),
	.datac(\xteablock_inst|rand_key~0_combout ),
	.datad(\xteablock_inst|rand_key~25_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~26_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~26 .lut_mask = 16'hCFA0;
defparam \xteablock_inst|rand_key~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N26
cycloneive_lcell_comb \xteablock_inst|Add9~26 (
// Equation(s):
// \xteablock_inst|Add9~26_combout  = (\xteablock_inst|rand_key~28_combout  & ((\xteablock_inst|sum [13] & (\xteablock_inst|Add9~25  & VCC)) # (!\xteablock_inst|sum [13] & (!\xteablock_inst|Add9~25 )))) # (!\xteablock_inst|rand_key~28_combout  & 
// ((\xteablock_inst|sum [13] & (!\xteablock_inst|Add9~25 )) # (!\xteablock_inst|sum [13] & ((\xteablock_inst|Add9~25 ) # (GND)))))
// \xteablock_inst|Add9~27  = CARRY((\xteablock_inst|rand_key~28_combout  & (!\xteablock_inst|sum [13] & !\xteablock_inst|Add9~25 )) # (!\xteablock_inst|rand_key~28_combout  & ((!\xteablock_inst|Add9~25 ) # (!\xteablock_inst|sum [13]))))

	.dataa(\xteablock_inst|rand_key~28_combout ),
	.datab(\xteablock_inst|sum [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~25 ),
	.combout(\xteablock_inst|Add9~26_combout ),
	.cout(\xteablock_inst|Add9~27 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~26 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add9~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N28
cycloneive_lcell_comb \xteablock_inst|Add9~28 (
// Equation(s):
// \xteablock_inst|Add9~28_combout  = ((\xteablock_inst|sum [14] $ (\xteablock_inst|rand_key~30_combout  $ (!\xteablock_inst|Add9~27 )))) # (GND)
// \xteablock_inst|Add9~29  = CARRY((\xteablock_inst|sum [14] & ((\xteablock_inst|rand_key~30_combout ) # (!\xteablock_inst|Add9~27 ))) # (!\xteablock_inst|sum [14] & (\xteablock_inst|rand_key~30_combout  & !\xteablock_inst|Add9~27 )))

	.dataa(\xteablock_inst|sum [14]),
	.datab(\xteablock_inst|rand_key~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~27 ),
	.combout(\xteablock_inst|Add9~28_combout ),
	.cout(\xteablock_inst|Add9~29 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~28 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add9~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N30
cycloneive_lcell_comb \xteablock_inst|Add9~30 (
// Equation(s):
// \xteablock_inst|Add9~30_combout  = (\xteablock_inst|sum [15] & ((\xteablock_inst|rand_key~32_combout  & (\xteablock_inst|Add9~29  & VCC)) # (!\xteablock_inst|rand_key~32_combout  & (!\xteablock_inst|Add9~29 )))) # (!\xteablock_inst|sum [15] & 
// ((\xteablock_inst|rand_key~32_combout  & (!\xteablock_inst|Add9~29 )) # (!\xteablock_inst|rand_key~32_combout  & ((\xteablock_inst|Add9~29 ) # (GND)))))
// \xteablock_inst|Add9~31  = CARRY((\xteablock_inst|sum [15] & (!\xteablock_inst|rand_key~32_combout  & !\xteablock_inst|Add9~29 )) # (!\xteablock_inst|sum [15] & ((!\xteablock_inst|Add9~29 ) # (!\xteablock_inst|rand_key~32_combout ))))

	.dataa(\xteablock_inst|sum [15]),
	.datab(\xteablock_inst|rand_key~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add9~29 ),
	.combout(\xteablock_inst|Add9~30_combout ),
	.cout(\xteablock_inst|Add9~31 ));
// synopsys translate_off
defparam \xteablock_inst|Add9~30 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add9~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N20
cycloneive_lcell_comb \xteablock_inst|Add7~66 (
// Equation(s):
// \xteablock_inst|Add7~66_combout  = \xtea_mode~q  $ (\xteablock_inst|Add9~32_combout  $ (\xteablock_inst|Add8~32_combout ))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(\xteablock_inst|Add9~32_combout ),
	.datad(\xteablock_inst|Add8~32_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~66_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~66 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add7~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneive_lcell_comb \xteablock_inst|Add7~69 (
// Equation(s):
// \xteablock_inst|Add7~69_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & ((\xteablock_inst|Add7~67_combout ))) # (!\xteablock_inst|xtea_cstate.change_v1~q  & (xtea_input[16]))

	.dataa(gnd),
	.datab(\xteablock_inst|xtea_cstate.change_v1~q ),
	.datac(xtea_input[16]),
	.datad(\xteablock_inst|Add7~67_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~69_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~69 .lut_mask = 16'hFC30;
defparam \xteablock_inst|Add7~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb \xteablock_inst|subinput1[16] (
// Equation(s):
// \xteablock_inst|subinput1 [16] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|Add7~69_combout )) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|subinput1 [16])))

	.dataa(\xteablock_inst|Add7~69_combout ),
	.datab(gnd),
	.datac(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.datad(\xteablock_inst|subinput1 [16]),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [16]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[16] .lut_mask = 16'hAFA0;
defparam \xteablock_inst|subinput1[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cycloneive_lcell_comb \xteablock_inst|res_v~29 (
// Equation(s):
// \xteablock_inst|res_v~29_combout  = \xteablock_inst|subinput1 [16] $ (\xteablock_inst|subinput1 [25])

	.dataa(\xteablock_inst|subinput1 [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(\xteablock_inst|subinput1 [25]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~29_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~29 .lut_mask = 16'h55AA;
defparam \xteablock_inst|res_v~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N24
cycloneive_lcell_comb \xteablock_inst|rand_key~86 (
// Equation(s):
// \xteablock_inst|rand_key~86_combout  = (\xteablock_inst|sum [0] & ((\xteablock_inst|subkey[3][10]~combout ) # ((!\xteablock_inst|sum [1])))) # (!\xteablock_inst|sum [0] & (((\xteablock_inst|subkey[0][10]~combout  & !\xteablock_inst|sum [1]))))

	.dataa(\xteablock_inst|subkey[3][10]~combout ),
	.datab(\xteablock_inst|subkey[0][10]~combout ),
	.datac(\xteablock_inst|sum [0]),
	.datad(\xteablock_inst|sum [1]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~86_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~86 .lut_mask = 16'hA0FC;
defparam \xteablock_inst|rand_key~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N26
cycloneive_lcell_comb \xteablock_inst|rand_key~87 (
// Equation(s):
// \xteablock_inst|rand_key~87_combout  = (\xteablock_inst|rand_key~65_combout  & ((\xteablock_inst|rand_key~86_combout  & (\xteablock_inst|subkey[1][10]~combout )) # (!\xteablock_inst|rand_key~86_combout  & ((\xteablock_inst|subkey[2][10]~combout ))))) # 
// (!\xteablock_inst|rand_key~65_combout  & (((\xteablock_inst|rand_key~86_combout ))))

	.dataa(\xteablock_inst|subkey[1][10]~combout ),
	.datab(\xteablock_inst|rand_key~65_combout ),
	.datac(\xteablock_inst|subkey[2][10]~combout ),
	.datad(\xteablock_inst|rand_key~86_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~87_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~87 .lut_mask = 16'hBBC0;
defparam \xteablock_inst|rand_key~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N28
cycloneive_lcell_comb \xteablock_inst|rand_key~84 (
// Equation(s):
// \xteablock_inst|rand_key~84_combout  = (\xteablock_inst|sum [1] & (((\xteablock_inst|subkey[2][9]~combout  & !\xteablock_inst|sum [0])))) # (!\xteablock_inst|sum [1] & ((\xteablock_inst|subkey[0][9]~combout ) # ((\xteablock_inst|sum [0]))))

	.dataa(\xteablock_inst|sum [1]),
	.datab(\xteablock_inst|subkey[0][9]~combout ),
	.datac(\xteablock_inst|subkey[2][9]~combout ),
	.datad(\xteablock_inst|sum [0]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~84_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~84 .lut_mask = 16'h55E4;
defparam \xteablock_inst|rand_key~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N22
cycloneive_lcell_comb \xteablock_inst|rand_key~85 (
// Equation(s):
// \xteablock_inst|rand_key~85_combout  = (\xteablock_inst|sum [0] & ((\xteablock_inst|rand_key~84_combout  & ((\xteablock_inst|subkey[1][9]~combout ))) # (!\xteablock_inst|rand_key~84_combout  & (\xteablock_inst|subkey[3][9]~combout )))) # 
// (!\xteablock_inst|sum [0] & (((\xteablock_inst|rand_key~84_combout ))))

	.dataa(\xteablock_inst|sum [0]),
	.datab(\xteablock_inst|subkey[3][9]~combout ),
	.datac(\xteablock_inst|subkey[1][9]~combout ),
	.datad(\xteablock_inst|rand_key~84_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~85_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~85 .lut_mask = 16'hF588;
defparam \xteablock_inst|rand_key~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneive_lcell_comb \xteablock_inst|Add3~18 (
// Equation(s):
// \xteablock_inst|Add3~18_combout  = (\xteablock_inst|sum [9] & ((\xteablock_inst|rand_key~85_combout  & (\xteablock_inst|Add3~17  & VCC)) # (!\xteablock_inst|rand_key~85_combout  & (!\xteablock_inst|Add3~17 )))) # (!\xteablock_inst|sum [9] & 
// ((\xteablock_inst|rand_key~85_combout  & (!\xteablock_inst|Add3~17 )) # (!\xteablock_inst|rand_key~85_combout  & ((\xteablock_inst|Add3~17 ) # (GND)))))
// \xteablock_inst|Add3~19  = CARRY((\xteablock_inst|sum [9] & (!\xteablock_inst|rand_key~85_combout  & !\xteablock_inst|Add3~17 )) # (!\xteablock_inst|sum [9] & ((!\xteablock_inst|Add3~17 ) # (!\xteablock_inst|rand_key~85_combout ))))

	.dataa(\xteablock_inst|sum [9]),
	.datab(\xteablock_inst|rand_key~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~17 ),
	.combout(\xteablock_inst|Add3~18_combout ),
	.cout(\xteablock_inst|Add3~19 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~18 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
cycloneive_lcell_comb \xteablock_inst|Add3~20 (
// Equation(s):
// \xteablock_inst|Add3~20_combout  = ((\xteablock_inst|sum [10] $ (\xteablock_inst|rand_key~87_combout  $ (!\xteablock_inst|Add3~19 )))) # (GND)
// \xteablock_inst|Add3~21  = CARRY((\xteablock_inst|sum [10] & ((\xteablock_inst|rand_key~87_combout ) # (!\xteablock_inst|Add3~19 ))) # (!\xteablock_inst|sum [10] & (\xteablock_inst|rand_key~87_combout  & !\xteablock_inst|Add3~19 )))

	.dataa(\xteablock_inst|sum [10]),
	.datab(\xteablock_inst|rand_key~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~19 ),
	.combout(\xteablock_inst|Add3~20_combout ),
	.cout(\xteablock_inst|Add3~21 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~20 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
cycloneive_lcell_comb \xteablock_inst|Add3~22 (
// Equation(s):
// \xteablock_inst|Add3~22_combout  = (\xteablock_inst|rand_key~89_combout  & ((\xteablock_inst|sum [11] & (\xteablock_inst|Add3~21  & VCC)) # (!\xteablock_inst|sum [11] & (!\xteablock_inst|Add3~21 )))) # (!\xteablock_inst|rand_key~89_combout  & 
// ((\xteablock_inst|sum [11] & (!\xteablock_inst|Add3~21 )) # (!\xteablock_inst|sum [11] & ((\xteablock_inst|Add3~21 ) # (GND)))))
// \xteablock_inst|Add3~23  = CARRY((\xteablock_inst|rand_key~89_combout  & (!\xteablock_inst|sum [11] & !\xteablock_inst|Add3~21 )) # (!\xteablock_inst|rand_key~89_combout  & ((!\xteablock_inst|Add3~21 ) # (!\xteablock_inst|sum [11]))))

	.dataa(\xteablock_inst|rand_key~89_combout ),
	.datab(\xteablock_inst|sum [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~21 ),
	.combout(\xteablock_inst|Add3~22_combout ),
	.cout(\xteablock_inst|Add3~23 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~22 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
cycloneive_lcell_comb \xteablock_inst|Add1~46 (
// Equation(s):
// \xteablock_inst|Add1~46_combout  = \xtea_mode~q  $ (\xteablock_inst|Add2~22_combout  $ (\xteablock_inst|Add3~22_combout ))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(\xteablock_inst|Add2~22_combout ),
	.datad(\xteablock_inst|Add3~22_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~46 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \xteablock_inst|Add1~49 (
// Equation(s):
// \xteablock_inst|Add1~49_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & ((\xteablock_inst|Add1~47_combout ))) # (!\xteablock_inst|xtea_cstate.change_v0~q  & (xtea_input[43]))

	.dataa(gnd),
	.datab(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datac(xtea_input[43]),
	.datad(\xteablock_inst|Add1~47_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~49_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~49 .lut_mask = 16'hFC30;
defparam \xteablock_inst|Add1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \xteablock_inst|subinput0[11] (
// Equation(s):
// \xteablock_inst|subinput0 [11] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|Add1~49_combout )) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [11])))

	.dataa(gnd),
	.datab(\xteablock_inst|Add1~49_combout ),
	.datac(\xteablock_inst|subinput0 [11]),
	.datad(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [11]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[11] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subinput0[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
cycloneive_lcell_comb \xteablock_inst|res_v~20 (
// Equation(s):
// \xteablock_inst|res_v~20_combout  = \xteablock_inst|subinput0 [2] $ (\xteablock_inst|subinput0 [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|subinput0 [2]),
	.datad(\xteablock_inst|subinput0 [11]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~20_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~20 .lut_mask = 16'h0FF0;
defparam \xteablock_inst|res_v~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N26
cycloneive_lcell_comb \xteablock_inst|Add7~102 (
// Equation(s):
// \xteablock_inst|Add7~102_combout  = \xtea_mode~q  $ (\xteablock_inst|Add8~50_combout  $ (\xteablock_inst|Add9~50_combout ))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(\xteablock_inst|Add8~50_combout ),
	.datad(\xteablock_inst|Add9~50_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~102_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~102 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add7~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N29
dffeas \xtea_input[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[25]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[25] .is_wysiwyg = "true";
defparam \xtea_input[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N28
cycloneive_lcell_comb \xteablock_inst|Add7~105 (
// Equation(s):
// \xteablock_inst|Add7~105_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & (\xteablock_inst|Add7~103_combout )) # (!\xteablock_inst|xtea_cstate.change_v1~q  & ((xtea_input[25])))

	.dataa(\xteablock_inst|xtea_cstate.change_v1~q ),
	.datab(\xteablock_inst|Add7~103_combout ),
	.datac(xtea_input[25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~105_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~105 .lut_mask = 16'hD8D8;
defparam \xteablock_inst|Add7~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N18
cycloneive_lcell_comb \xteablock_inst|subinput1[25] (
// Equation(s):
// \xteablock_inst|subinput1 [25] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|Add7~105_combout ))) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [25]))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput1 [25]),
	.datac(\xteablock_inst|Add7~105_combout ),
	.datad(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [25]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[25] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|subinput1[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \xteablock_inst|xtea_output[25] (
// Equation(s):
// \xteablock_inst|xtea_output [25] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|subinput1 [25]))) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|xtea_output [25]))

	.dataa(gnd),
	.datab(\xteablock_inst|xtea_output [25]),
	.datac(\xteablock_inst|subinput1 [25]),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [25]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[25] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|xtea_output[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \Selector59~0 (
// Equation(s):
// \Selector59~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [25]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [25]))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [25]),
	.datac(gnd),
	.datad(\xteablock_inst|xtea_output [25]),
	.cin(gnd),
	.combout(\Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector59~0 .lut_mask = 16'hEE44;
defparam \Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N25
dffeas \memory_write[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector59~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[25]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[25] .is_wysiwyg = "true";
defparam \memory_write[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \sram_inst|ram~41 (
// Equation(s):
// \sram_inst|ram~41_combout  = (\nreset~input_o  & memory_write[25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\nreset~input_o ),
	.datad(memory_write[25]),
	.cin(gnd),
	.combout(\sram_inst|ram~41_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~41 .lut_mask = 16'hF000;
defparam \sram_inst|ram~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneive_lcell_comb \sram_inst|ram[15][25]~feeder (
// Equation(s):
// \sram_inst|ram[15][25]~feeder_combout  = \sram_inst|ram~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~41_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[15][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][25]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[15][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N31
dffeas \sram_inst|ram[15][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][25] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N7
dffeas \sram_inst|ram[7][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][25] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \sram_inst|ram[11][25]~feeder (
// Equation(s):
// \sram_inst|ram[11][25]~feeder_combout  = \sram_inst|ram~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~41_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[11][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][25]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[11][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N25
dffeas \sram_inst|ram[11][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][25] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N21
dffeas \sram_inst|ram[3][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][25] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneive_lcell_comb \sram_inst|Mux38~7 (
// Equation(s):
// \sram_inst|Mux38~7_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[11][25]~q )) # (!memory_address[3] & ((\sram_inst|ram[3][25]~q )))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[11][25]~q ),
	.datac(\sram_inst|ram[3][25]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux38~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux38~7 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux38~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneive_lcell_comb \sram_inst|Mux38~8 (
// Equation(s):
// \sram_inst|Mux38~8_combout  = (memory_address[2] & ((\sram_inst|Mux38~7_combout  & (\sram_inst|ram[15][25]~q )) # (!\sram_inst|Mux38~7_combout  & ((\sram_inst|ram[7][25]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux38~7_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[15][25]~q ),
	.datac(\sram_inst|ram[7][25]~q ),
	.datad(\sram_inst|Mux38~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux38~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux38~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux38~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N10
cycloneive_lcell_comb \sram_inst|ram[13][25]~feeder (
// Equation(s):
// \sram_inst|ram[13][25]~feeder_combout  = \sram_inst|ram~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~41_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[13][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][25]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[13][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N11
dffeas \sram_inst|ram[13][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][25] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N1
dffeas \sram_inst|ram[1][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][25] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N6
cycloneive_lcell_comb \sram_inst|ram[9][25]~feeder (
// Equation(s):
// \sram_inst|ram[9][25]~feeder_combout  = \sram_inst|ram~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][25]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y20_N7
dffeas \sram_inst|ram[9][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][25] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cycloneive_lcell_comb \sram_inst|Mux38~0 (
// Equation(s):
// \sram_inst|Mux38~0_combout  = (memory_address[2] & (memory_address[3])) # (!memory_address[2] & ((memory_address[3] & ((\sram_inst|ram[9][25]~q ))) # (!memory_address[3] & (\sram_inst|ram[1][25]~q ))))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[1][25]~q ),
	.datad(\sram_inst|ram[9][25]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux38~0 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N15
dffeas \sram_inst|ram[5][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][25] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneive_lcell_comb \sram_inst|Mux38~1 (
// Equation(s):
// \sram_inst|Mux38~1_combout  = (\sram_inst|Mux38~0_combout  & ((\sram_inst|ram[13][25]~q ) # ((!memory_address[2])))) # (!\sram_inst|Mux38~0_combout  & (((\sram_inst|ram[5][25]~q  & memory_address[2]))))

	.dataa(\sram_inst|ram[13][25]~q ),
	.datab(\sram_inst|Mux38~0_combout ),
	.datac(\sram_inst|ram[5][25]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux38~1 .lut_mask = 16'hB8CC;
defparam \sram_inst|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N8
cycloneive_lcell_comb \sram_inst|ram[8][25]~feeder (
// Equation(s):
// \sram_inst|ram[8][25]~feeder_combout  = \sram_inst|ram~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[8][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][25]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[8][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N9
dffeas \sram_inst|ram[8][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][25] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N7
dffeas \sram_inst|ram[12][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][25] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N19
dffeas \sram_inst|ram[0][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][25] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneive_lcell_comb \sram_inst|ram[4][25]~feeder (
// Equation(s):
// \sram_inst|ram[4][25]~feeder_combout  = \sram_inst|ram~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~41_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[4][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][25]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[4][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N15
dffeas \sram_inst|ram[4][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][25] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \sram_inst|Mux38~4 (
// Equation(s):
// \sram_inst|Mux38~4_combout  = (memory_address[2] & ((memory_address[3]) # ((\sram_inst|ram[4][25]~q )))) # (!memory_address[2] & (!memory_address[3] & (\sram_inst|ram[0][25]~q )))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[0][25]~q ),
	.datad(\sram_inst|ram[4][25]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux38~4 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N6
cycloneive_lcell_comb \sram_inst|Mux38~5 (
// Equation(s):
// \sram_inst|Mux38~5_combout  = (memory_address[3] & ((\sram_inst|Mux38~4_combout  & ((\sram_inst|ram[12][25]~q ))) # (!\sram_inst|Mux38~4_combout  & (\sram_inst|ram[8][25]~q )))) # (!memory_address[3] & (((\sram_inst|Mux38~4_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[8][25]~q ),
	.datac(\sram_inst|ram[12][25]~q ),
	.datad(\sram_inst|Mux38~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux38~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux38~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N8
cycloneive_lcell_comb \sram_inst|ram[10][25]~feeder (
// Equation(s):
// \sram_inst|ram[10][25]~feeder_combout  = \sram_inst|ram~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][25]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N9
dffeas \sram_inst|ram[10][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][25] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N7
dffeas \sram_inst|ram[14][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][25] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N18
cycloneive_lcell_comb \sram_inst|ram[6][25]~feeder (
// Equation(s):
// \sram_inst|ram[6][25]~feeder_combout  = \sram_inst|ram~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][25]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N19
dffeas \sram_inst|ram[6][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][25] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N5
dffeas \sram_inst|ram[2][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][25] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N4
cycloneive_lcell_comb \sram_inst|Mux38~2 (
// Equation(s):
// \sram_inst|Mux38~2_combout  = (memory_address[2] & ((\sram_inst|ram[6][25]~q ) # ((memory_address[3])))) # (!memory_address[2] & (((\sram_inst|ram[2][25]~q  & !memory_address[3]))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[6][25]~q ),
	.datac(\sram_inst|ram[2][25]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux38~2 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N6
cycloneive_lcell_comb \sram_inst|Mux38~3 (
// Equation(s):
// \sram_inst|Mux38~3_combout  = (memory_address[3] & ((\sram_inst|Mux38~2_combout  & ((\sram_inst|ram[14][25]~q ))) # (!\sram_inst|Mux38~2_combout  & (\sram_inst|ram[10][25]~q )))) # (!memory_address[3] & (((\sram_inst|Mux38~2_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[10][25]~q ),
	.datac(\sram_inst|ram[14][25]~q ),
	.datad(\sram_inst|Mux38~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux38~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \sram_inst|Mux38~6 (
// Equation(s):
// \sram_inst|Mux38~6_combout  = (memory_address[1] & (((memory_address[0]) # (\sram_inst|Mux38~3_combout )))) # (!memory_address[1] & (\sram_inst|Mux38~5_combout  & (!memory_address[0])))

	.dataa(memory_address[1]),
	.datab(\sram_inst|Mux38~5_combout ),
	.datac(memory_address[0]),
	.datad(\sram_inst|Mux38~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux38~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux38~6 .lut_mask = 16'hAEA4;
defparam \sram_inst|Mux38~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneive_lcell_comb \sram_inst|Mux38~9 (
// Equation(s):
// \sram_inst|Mux38~9_combout  = (memory_address[0] & ((\sram_inst|Mux38~6_combout  & (\sram_inst|Mux38~8_combout )) # (!\sram_inst|Mux38~6_combout  & ((\sram_inst|Mux38~1_combout ))))) # (!memory_address[0] & (((\sram_inst|Mux38~6_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|Mux38~8_combout ),
	.datac(\sram_inst|Mux38~1_combout ),
	.datad(\sram_inst|Mux38~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux38~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux38~9 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux38~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N15
dffeas \sram_inst|memory_read[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux38~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[25] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N11
dffeas \xtea_key[89] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[89]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[89] .is_wysiwyg = "true";
defparam \xtea_key[89] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N10
cycloneive_lcell_comb \xteablock_inst|subkey[1][25] (
// Equation(s):
// \xteablock_inst|subkey[1][25]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[1][25]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[89])))

	.dataa(\xteablock_inst|subkey[1][25]~combout ),
	.datab(gnd),
	.datac(xtea_key[89]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][25]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][25] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[1][25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N28
cycloneive_lcell_comb \xteablock_inst|rand_key~116 (
// Equation(s):
// \xteablock_inst|rand_key~116_combout  = (\xteablock_inst|sum [1] & (((!\xteablock_inst|sum [0] & \xteablock_inst|subkey[2][25]~combout )))) # (!\xteablock_inst|sum [1] & ((\xteablock_inst|subkey[0][25]~combout ) # ((\xteablock_inst|sum [0]))))

	.dataa(\xteablock_inst|subkey[0][25]~combout ),
	.datab(\xteablock_inst|sum [1]),
	.datac(\xteablock_inst|sum [0]),
	.datad(\xteablock_inst|subkey[2][25]~combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~116_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~116 .lut_mask = 16'h3E32;
defparam \xteablock_inst|rand_key~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N10
cycloneive_lcell_comb \xteablock_inst|rand_key~117 (
// Equation(s):
// \xteablock_inst|rand_key~117_combout  = (\xteablock_inst|sum [0] & ((\xteablock_inst|rand_key~116_combout  & (\xteablock_inst|subkey[1][25]~combout )) # (!\xteablock_inst|rand_key~116_combout  & ((\xteablock_inst|subkey[3][25]~combout ))))) # 
// (!\xteablock_inst|sum [0] & (((\xteablock_inst|rand_key~116_combout ))))

	.dataa(\xteablock_inst|subkey[1][25]~combout ),
	.datab(\xteablock_inst|sum [0]),
	.datac(\xteablock_inst|subkey[3][25]~combout ),
	.datad(\xteablock_inst|rand_key~116_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~117_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~117 .lut_mask = 16'hBBC0;
defparam \xteablock_inst|rand_key~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N4
cycloneive_lcell_comb \xteablock_inst|rand_key~114 (
// Equation(s):
// \xteablock_inst|rand_key~114_combout  = (\xteablock_inst|sum [0] & (((\xteablock_inst|subkey[3][24]~combout ) # (!\xteablock_inst|sum [1])))) # (!\xteablock_inst|sum [0] & (\xteablock_inst|subkey[0][24]~combout  & ((!\xteablock_inst|sum [1]))))

	.dataa(\xteablock_inst|subkey[0][24]~combout ),
	.datab(\xteablock_inst|subkey[3][24]~combout ),
	.datac(\xteablock_inst|sum [0]),
	.datad(\xteablock_inst|sum [1]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~114_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~114 .lut_mask = 16'hC0FA;
defparam \xteablock_inst|rand_key~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N18
cycloneive_lcell_comb \xteablock_inst|rand_key~115 (
// Equation(s):
// \xteablock_inst|rand_key~115_combout  = (\xteablock_inst|rand_key~114_combout  & ((\xteablock_inst|subkey[1][24]~combout ) # ((!\xteablock_inst|rand_key~65_combout )))) # (!\xteablock_inst|rand_key~114_combout  & (((\xteablock_inst|subkey[2][24]~combout  
// & \xteablock_inst|rand_key~65_combout ))))

	.dataa(\xteablock_inst|subkey[1][24]~combout ),
	.datab(\xteablock_inst|subkey[2][24]~combout ),
	.datac(\xteablock_inst|rand_key~114_combout ),
	.datad(\xteablock_inst|rand_key~65_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~115_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~115 .lut_mask = 16'hACF0;
defparam \xteablock_inst|rand_key~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N16
cycloneive_lcell_comb \xteablock_inst|Add3~48 (
// Equation(s):
// \xteablock_inst|Add3~48_combout  = ((\xteablock_inst|sum [24] $ (\xteablock_inst|rand_key~115_combout  $ (!\xteablock_inst|Add3~47 )))) # (GND)
// \xteablock_inst|Add3~49  = CARRY((\xteablock_inst|sum [24] & ((\xteablock_inst|rand_key~115_combout ) # (!\xteablock_inst|Add3~47 ))) # (!\xteablock_inst|sum [24] & (\xteablock_inst|rand_key~115_combout  & !\xteablock_inst|Add3~47 )))

	.dataa(\xteablock_inst|sum [24]),
	.datab(\xteablock_inst|rand_key~115_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~47 ),
	.combout(\xteablock_inst|Add3~48_combout ),
	.cout(\xteablock_inst|Add3~49 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~48 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add3~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N18
cycloneive_lcell_comb \xteablock_inst|Add3~50 (
// Equation(s):
// \xteablock_inst|Add3~50_combout  = (\xteablock_inst|rand_key~117_combout  & ((\xteablock_inst|sum [25] & (\xteablock_inst|Add3~49  & VCC)) # (!\xteablock_inst|sum [25] & (!\xteablock_inst|Add3~49 )))) # (!\xteablock_inst|rand_key~117_combout  & 
// ((\xteablock_inst|sum [25] & (!\xteablock_inst|Add3~49 )) # (!\xteablock_inst|sum [25] & ((\xteablock_inst|Add3~49 ) # (GND)))))
// \xteablock_inst|Add3~51  = CARRY((\xteablock_inst|rand_key~117_combout  & (!\xteablock_inst|sum [25] & !\xteablock_inst|Add3~49 )) # (!\xteablock_inst|rand_key~117_combout  & ((!\xteablock_inst|Add3~49 ) # (!\xteablock_inst|sum [25]))))

	.dataa(\xteablock_inst|rand_key~117_combout ),
	.datab(\xteablock_inst|sum [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~49 ),
	.combout(\xteablock_inst|Add3~50_combout ),
	.cout(\xteablock_inst|Add3~51 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~50 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add3~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N28
cycloneive_lcell_comb \xteablock_inst|Add1~102 (
// Equation(s):
// \xteablock_inst|Add1~102_combout  = \xtea_mode~q  $ (\xteablock_inst|Add3~50_combout  $ (\xteablock_inst|Add2~50_combout ))

	.dataa(gnd),
	.datab(\xtea_mode~q ),
	.datac(\xteablock_inst|Add3~50_combout ),
	.datad(\xteablock_inst|Add2~50_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~102_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~102 .lut_mask = 16'hC33C;
defparam \xteablock_inst|Add1~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N19
dffeas \xtea_input[57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[57]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[57] .is_wysiwyg = "true";
defparam \xtea_input[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
cycloneive_lcell_comb \xteablock_inst|Add1~105 (
// Equation(s):
// \xteablock_inst|Add1~105_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & (\xteablock_inst|Add1~103_combout )) # (!\xteablock_inst|xtea_cstate.change_v0~q  & ((xtea_input[57])))

	.dataa(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datab(\xteablock_inst|Add1~103_combout ),
	.datac(xtea_input[57]),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~105_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~105 .lut_mask = 16'hD8D8;
defparam \xteablock_inst|Add1~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
cycloneive_lcell_comb \xteablock_inst|subinput0[25] (
// Equation(s):
// \xteablock_inst|subinput0 [25] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|Add1~105_combout ))) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [25]))

	.dataa(\xteablock_inst|subinput0 [25]),
	.datab(gnd),
	.datac(\xteablock_inst|Add1~105_combout ),
	.datad(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [25]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[25] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|subinput0[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N20
cycloneive_lcell_comb \xteablock_inst|res_v~6 (
// Equation(s):
// \xteablock_inst|res_v~6_combout  = \xteablock_inst|subinput0 [25] $ (\xteablock_inst|subinput0 [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|subinput0 [25]),
	.datad(\xteablock_inst|subinput0 [16]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~6_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~6 .lut_mask = 16'h0FF0;
defparam \xteablock_inst|res_v~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N24
cycloneive_lcell_comb \xteablock_inst|Add7~46 (
// Equation(s):
// \xteablock_inst|Add7~46_combout  = \xteablock_inst|Add8~22_combout  $ (\xteablock_inst|Add9~22_combout  $ (\xtea_mode~q ))

	.dataa(gnd),
	.datab(\xteablock_inst|Add8~22_combout ),
	.datac(\xteablock_inst|Add9~22_combout ),
	.datad(\xtea_mode~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~46_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~46 .lut_mask = 16'hC33C;
defparam \xteablock_inst|Add7~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N11
dffeas \xtea_input[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[11]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[11] .is_wysiwyg = "true";
defparam \xtea_input[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneive_lcell_comb \xteablock_inst|Add7~49 (
// Equation(s):
// \xteablock_inst|Add7~49_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & (\xteablock_inst|Add7~47_combout )) # (!\xteablock_inst|xtea_cstate.change_v1~q  & ((xtea_input[11])))

	.dataa(\xteablock_inst|Add7~47_combout ),
	.datab(gnd),
	.datac(xtea_input[11]),
	.datad(\xteablock_inst|xtea_cstate.change_v1~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~49_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~49 .lut_mask = 16'hAAF0;
defparam \xteablock_inst|Add7~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneive_lcell_comb \xteablock_inst|subinput1[11] (
// Equation(s):
// \xteablock_inst|subinput1 [11] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|Add7~49_combout ))) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [11]))

	.dataa(\xteablock_inst|subinput1 [11]),
	.datab(gnd),
	.datac(\xteablock_inst|Add7~49_combout ),
	.datad(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [11]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[11] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|subinput1[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \xteablock_inst|xtea_output[11] (
// Equation(s):
// \xteablock_inst|xtea_output [11] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [11])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [11])))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput1 [11]),
	.datac(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.datad(\xteablock_inst|xtea_output [11]),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [11]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[11] .lut_mask = 16'hCFC0;
defparam \xteablock_inst|xtea_output[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[11]~16 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[11]~16_combout  = (\serialblock_inst|serialreader_inst|temp_data [11] & (((!\serialblock_inst|serialreader_inst|error_out[0]~7_combout ) # (!\serialblock_inst|reader_trigger~q )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [11]),
	.datab(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datac(\serialblock_inst|reader_trigger~q ),
	.datad(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[11]~16 .lut_mask = 16'h2AAA;
defparam \serialblock_inst|serialreader_inst|reader_data_out[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[11] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [11] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[11]~16_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [11]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [11]),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[11]~16_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [11]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[11] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \Selector73~0 (
// Equation(s):
// \Selector73~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [11])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [11])))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\xteablock_inst|xtea_output [11]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [11]),
	.cin(gnd),
	.combout(\Selector73~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector73~0 .lut_mask = 16'hF3C0;
defparam \Selector73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N13
dffeas \memory_write[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector73~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[11]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[11] .is_wysiwyg = "true";
defparam \memory_write[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N6
cycloneive_lcell_comb \sram_inst|ram~27 (
// Equation(s):
// \sram_inst|ram~27_combout  = (\nreset~input_o  & memory_write[11])

	.dataa(gnd),
	.datab(\nreset~input_o ),
	.datac(gnd),
	.datad(memory_write[11]),
	.cin(gnd),
	.combout(\sram_inst|ram~27_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~27 .lut_mask = 16'hCC00;
defparam \sram_inst|ram~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N8
cycloneive_lcell_comb \sram_inst|ram[14][11]~feeder (
// Equation(s):
// \sram_inst|ram[14][11]~feeder_combout  = \sram_inst|ram~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~27_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[14][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][11]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[14][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N9
dffeas \sram_inst|ram[14][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][11] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N29
dffeas \sram_inst|ram[2][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][11] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N24
cycloneive_lcell_comb \sram_inst|ram[10][11]~feeder (
// Equation(s):
// \sram_inst|ram[10][11]~feeder_combout  = \sram_inst|ram~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~27_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[10][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][11]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[10][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N25
dffeas \sram_inst|ram[10][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][11] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N28
cycloneive_lcell_comb \sram_inst|Mux52~0 (
// Equation(s):
// \sram_inst|Mux52~0_combout  = (memory_address[2] & (memory_address[3])) # (!memory_address[2] & ((memory_address[3] & ((\sram_inst|ram[10][11]~q ))) # (!memory_address[3] & (\sram_inst|ram[2][11]~q ))))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[2][11]~q ),
	.datad(\sram_inst|ram[10][11]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux52~0 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N15
dffeas \sram_inst|ram[6][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][11] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N14
cycloneive_lcell_comb \sram_inst|Mux52~1 (
// Equation(s):
// \sram_inst|Mux52~1_combout  = (\sram_inst|Mux52~0_combout  & ((\sram_inst|ram[14][11]~q ) # ((!memory_address[2])))) # (!\sram_inst|Mux52~0_combout  & (((\sram_inst|ram[6][11]~q  & memory_address[2]))))

	.dataa(\sram_inst|ram[14][11]~q ),
	.datab(\sram_inst|Mux52~0_combout ),
	.datac(\sram_inst|ram[6][11]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux52~1 .lut_mask = 16'hB8CC;
defparam \sram_inst|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N31
dffeas \sram_inst|ram[3][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][11] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneive_lcell_comb \sram_inst|ram[7][11]~feeder (
// Equation(s):
// \sram_inst|ram[7][11]~feeder_combout  = \sram_inst|ram~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[7][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][11]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[7][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N21
dffeas \sram_inst|ram[7][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][11] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneive_lcell_comb \sram_inst|Mux52~7 (
// Equation(s):
// \sram_inst|Mux52~7_combout  = (memory_address[3] & (memory_address[2])) # (!memory_address[3] & ((memory_address[2] & ((\sram_inst|ram[7][11]~q ))) # (!memory_address[2] & (\sram_inst|ram[3][11]~q ))))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[3][11]~q ),
	.datad(\sram_inst|ram[7][11]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux52~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux52~7 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux52~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N15
dffeas \sram_inst|ram[11][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][11] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneive_lcell_comb \sram_inst|ram[15][11]~feeder (
// Equation(s):
// \sram_inst|ram[15][11]~feeder_combout  = \sram_inst|ram~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~27_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[15][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][11]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[15][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N25
dffeas \sram_inst|ram[15][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][11] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \sram_inst|Mux52~8 (
// Equation(s):
// \sram_inst|Mux52~8_combout  = (\sram_inst|Mux52~7_combout  & (((\sram_inst|ram[15][11]~q )) # (!memory_address[3]))) # (!\sram_inst|Mux52~7_combout  & (memory_address[3] & (\sram_inst|ram[11][11]~q )))

	.dataa(\sram_inst|Mux52~7_combout ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[11][11]~q ),
	.datad(\sram_inst|ram[15][11]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux52~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux52~8 .lut_mask = 16'hEA62;
defparam \sram_inst|Mux52~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cycloneive_lcell_comb \sram_inst|ram[4][11]~feeder (
// Equation(s):
// \sram_inst|ram[4][11]~feeder_combout  = \sram_inst|ram~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~27_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[4][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][11]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[4][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N15
dffeas \sram_inst|ram[4][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][11] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N17
dffeas \sram_inst|ram[12][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][11] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N3
dffeas \sram_inst|ram[0][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][11] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneive_lcell_comb \sram_inst|ram[8][11]~feeder (
// Equation(s):
// \sram_inst|ram[8][11]~feeder_combout  = \sram_inst|ram~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~27_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[8][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][11]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[8][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N27
dffeas \sram_inst|ram[8][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][11] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneive_lcell_comb \sram_inst|Mux52~4 (
// Equation(s):
// \sram_inst|Mux52~4_combout  = (memory_address[2] & (memory_address[3])) # (!memory_address[2] & ((memory_address[3] & ((\sram_inst|ram[8][11]~q ))) # (!memory_address[3] & (\sram_inst|ram[0][11]~q ))))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[0][11]~q ),
	.datad(\sram_inst|ram[8][11]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux52~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux52~4 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux52~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
cycloneive_lcell_comb \sram_inst|Mux52~5 (
// Equation(s):
// \sram_inst|Mux52~5_combout  = (memory_address[2] & ((\sram_inst|Mux52~4_combout  & ((\sram_inst|ram[12][11]~q ))) # (!\sram_inst|Mux52~4_combout  & (\sram_inst|ram[4][11]~q )))) # (!memory_address[2] & (((\sram_inst|Mux52~4_combout ))))

	.dataa(\sram_inst|ram[4][11]~q ),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[12][11]~q ),
	.datad(\sram_inst|Mux52~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux52~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux52~5 .lut_mask = 16'hF388;
defparam \sram_inst|Mux52~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N0
cycloneive_lcell_comb \sram_inst|ram[9][11]~feeder (
// Equation(s):
// \sram_inst|ram[9][11]~feeder_combout  = \sram_inst|ram~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][11]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N1
dffeas \sram_inst|ram[9][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][11] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N11
dffeas \sram_inst|ram[13][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][11] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N16
cycloneive_lcell_comb \sram_inst|ram[5][11]~feeder (
// Equation(s):
// \sram_inst|ram[5][11]~feeder_combout  = \sram_inst|ram~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~27_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[5][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][11]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[5][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N17
dffeas \sram_inst|ram[5][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][11] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N29
dffeas \sram_inst|ram[1][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][11] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N28
cycloneive_lcell_comb \sram_inst|Mux52~2 (
// Equation(s):
// \sram_inst|Mux52~2_combout  = (memory_address[3] & (((memory_address[2])))) # (!memory_address[3] & ((memory_address[2] & (\sram_inst|ram[5][11]~q )) # (!memory_address[2] & ((\sram_inst|ram[1][11]~q )))))

	.dataa(\sram_inst|ram[5][11]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[1][11]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux52~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux52~2 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N10
cycloneive_lcell_comb \sram_inst|Mux52~3 (
// Equation(s):
// \sram_inst|Mux52~3_combout  = (memory_address[3] & ((\sram_inst|Mux52~2_combout  & ((\sram_inst|ram[13][11]~q ))) # (!\sram_inst|Mux52~2_combout  & (\sram_inst|ram[9][11]~q )))) # (!memory_address[3] & (((\sram_inst|Mux52~2_combout ))))

	.dataa(\sram_inst|ram[9][11]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[13][11]~q ),
	.datad(\sram_inst|Mux52~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux52~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux52~3 .lut_mask = 16'hF388;
defparam \sram_inst|Mux52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N24
cycloneive_lcell_comb \sram_inst|Mux52~6 (
// Equation(s):
// \sram_inst|Mux52~6_combout  = (memory_address[1] & (memory_address[0])) # (!memory_address[1] & ((memory_address[0] & ((\sram_inst|Mux52~3_combout ))) # (!memory_address[0] & (\sram_inst|Mux52~5_combout ))))

	.dataa(memory_address[1]),
	.datab(memory_address[0]),
	.datac(\sram_inst|Mux52~5_combout ),
	.datad(\sram_inst|Mux52~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux52~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux52~6 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux52~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \sram_inst|Mux52~9 (
// Equation(s):
// \sram_inst|Mux52~9_combout  = (memory_address[1] & ((\sram_inst|Mux52~6_combout  & ((\sram_inst|Mux52~8_combout ))) # (!\sram_inst|Mux52~6_combout  & (\sram_inst|Mux52~1_combout )))) # (!memory_address[1] & (((\sram_inst|Mux52~6_combout ))))

	.dataa(\sram_inst|Mux52~1_combout ),
	.datab(memory_address[1]),
	.datac(\sram_inst|Mux52~8_combout ),
	.datad(\sram_inst|Mux52~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux52~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux52~9 .lut_mask = 16'hF388;
defparam \sram_inst|Mux52~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N31
dffeas \sram_inst|memory_read[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux52~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[11] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cycloneive_lcell_comb \xtea_key~13 (
// Equation(s):
// \xtea_key~13_combout  = \sram_inst|memory_read [11] $ (\Equal2~20_combout )

	.dataa(gnd),
	.datab(\sram_inst|memory_read [11]),
	.datac(gnd),
	.datad(\Equal2~20_combout ),
	.cin(gnd),
	.combout(\xtea_key~13_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~13 .lut_mask = 16'h33CC;
defparam \xtea_key~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N1
dffeas \xtea_key[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[11]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[11] .is_wysiwyg = "true";
defparam \xtea_key[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneive_lcell_comb \xteablock_inst|subkey[3][11] (
// Equation(s):
// \xteablock_inst|subkey[3][11]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][11]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[11])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[3][11]~combout ),
	.datac(xtea_key[11]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][11]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][11] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[3][11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
cycloneive_lcell_comb \xteablock_inst|rand_key~88 (
// Equation(s):
// \xteablock_inst|rand_key~88_combout  = (\xteablock_inst|sum [0] & (((!\xteablock_inst|sum [1])))) # (!\xteablock_inst|sum [0] & ((\xteablock_inst|sum [1] & (\xteablock_inst|subkey[2][11]~combout )) # (!\xteablock_inst|sum [1] & 
// ((\xteablock_inst|subkey[0][11]~combout )))))

	.dataa(\xteablock_inst|sum [0]),
	.datab(\xteablock_inst|subkey[2][11]~combout ),
	.datac(\xteablock_inst|subkey[0][11]~combout ),
	.datad(\xteablock_inst|sum [1]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~88_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~88 .lut_mask = 16'h44FA;
defparam \xteablock_inst|rand_key~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneive_lcell_comb \xteablock_inst|rand_key~89 (
// Equation(s):
// \xteablock_inst|rand_key~89_combout  = (\xteablock_inst|sum [0] & ((\xteablock_inst|rand_key~88_combout  & ((\xteablock_inst|subkey[1][11]~combout ))) # (!\xteablock_inst|rand_key~88_combout  & (\xteablock_inst|subkey[3][11]~combout )))) # 
// (!\xteablock_inst|sum [0] & (((\xteablock_inst|rand_key~88_combout ))))

	.dataa(\xteablock_inst|sum [0]),
	.datab(\xteablock_inst|subkey[3][11]~combout ),
	.datac(\xteablock_inst|subkey[1][11]~combout ),
	.datad(\xteablock_inst|rand_key~88_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~89_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~89 .lut_mask = 16'hF588;
defparam \xteablock_inst|rand_key~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N24
cycloneive_lcell_comb \xteablock_inst|Add3~24 (
// Equation(s):
// \xteablock_inst|Add3~24_combout  = ((\xteablock_inst|rand_key~91_combout  $ (\xteablock_inst|sum [12] $ (!\xteablock_inst|Add3~23 )))) # (GND)
// \xteablock_inst|Add3~25  = CARRY((\xteablock_inst|rand_key~91_combout  & ((\xteablock_inst|sum [12]) # (!\xteablock_inst|Add3~23 ))) # (!\xteablock_inst|rand_key~91_combout  & (\xteablock_inst|sum [12] & !\xteablock_inst|Add3~23 )))

	.dataa(\xteablock_inst|rand_key~91_combout ),
	.datab(\xteablock_inst|sum [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~23 ),
	.combout(\xteablock_inst|Add3~24_combout ),
	.cout(\xteablock_inst|Add3~25 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~24 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
cycloneive_lcell_comb \xteablock_inst|Add1~50 (
// Equation(s):
// \xteablock_inst|Add1~50_combout  = \xtea_mode~q  $ (\xteablock_inst|Add3~24_combout  $ (\xteablock_inst|Add2~24_combout ))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(\xteablock_inst|Add3~24_combout ),
	.datad(\xteablock_inst|Add2~24_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~50_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~50 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \xteablock_inst|Add1~53 (
// Equation(s):
// \xteablock_inst|Add1~53_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & ((\xteablock_inst|Add1~51_combout ))) # (!\xteablock_inst|xtea_cstate.change_v0~q  & (xtea_input[44]))

	.dataa(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datab(gnd),
	.datac(xtea_input[44]),
	.datad(\xteablock_inst|Add1~51_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~53_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~53 .lut_mask = 16'hFA50;
defparam \xteablock_inst|Add1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneive_lcell_comb \xteablock_inst|subinput0[12] (
// Equation(s):
// \xteablock_inst|subinput0 [12] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|Add1~53_combout )) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [12])))

	.dataa(gnd),
	.datab(\xteablock_inst|Add1~53_combout ),
	.datac(\xteablock_inst|subinput0 [12]),
	.datad(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [12]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[12] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subinput0[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \xteablock_inst|xtea_output[44] (
// Equation(s):
// \xteablock_inst|xtea_output [44] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [12])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [44])))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput0 [12]),
	.datac(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.datad(\xteablock_inst|xtea_output [44]),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [44]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[44] .lut_mask = 16'hCFC0;
defparam \xteablock_inst|xtea_output[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneive_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [44]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [44]))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [44]),
	.datad(\xteablock_inst|xtea_output [44]),
	.cin(gnd),
	.combout(\Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector40~0 .lut_mask = 16'hFC30;
defparam \Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N31
dffeas \memory_write[44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[44]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[44] .is_wysiwyg = "true";
defparam \memory_write[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \sram_inst|ram~60 (
// Equation(s):
// \sram_inst|ram~60_combout  = (\nreset~input_o  & memory_write[44])

	.dataa(gnd),
	.datab(\nreset~input_o ),
	.datac(gnd),
	.datad(memory_write[44]),
	.cin(gnd),
	.combout(\sram_inst|ram~60_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~60 .lut_mask = 16'hCC00;
defparam \sram_inst|ram~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \sram_inst|ram[7][44]~feeder (
// Equation(s):
// \sram_inst|ram[7][44]~feeder_combout  = \sram_inst|ram~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~60_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[7][44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][44]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[7][44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N29
dffeas \sram_inst|ram[7][44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][44]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][44] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb \sram_inst|ram[6][44]~feeder (
// Equation(s):
// \sram_inst|ram[6][44]~feeder_combout  = \sram_inst|ram~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~60_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[6][44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][44]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[6][44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N3
dffeas \sram_inst|ram[6][44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][44]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][44] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][44] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N15
dffeas \sram_inst|ram[4][44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][44]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][44] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \sram_inst|Mux19~0 (
// Equation(s):
// \sram_inst|Mux19~0_combout  = (memory_address[0] & (((memory_address[1])))) # (!memory_address[0] & ((memory_address[1] & (\sram_inst|ram[6][44]~q )) # (!memory_address[1] & ((\sram_inst|ram[4][44]~q )))))

	.dataa(\sram_inst|ram[6][44]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[4][44]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux19~0 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \sram_inst|ram[5][44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][44]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][44] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \sram_inst|Mux19~1 (
// Equation(s):
// \sram_inst|Mux19~1_combout  = (\sram_inst|Mux19~0_combout  & ((\sram_inst|ram[7][44]~q ) # ((!memory_address[0])))) # (!\sram_inst|Mux19~0_combout  & (((\sram_inst|ram[5][44]~q  & memory_address[0]))))

	.dataa(\sram_inst|ram[7][44]~q ),
	.datab(\sram_inst|Mux19~0_combout ),
	.datac(\sram_inst|ram[5][44]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux19~1 .lut_mask = 16'hB8CC;
defparam \sram_inst|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N24
cycloneive_lcell_comb \sram_inst|ram[15][44]~feeder (
// Equation(s):
// \sram_inst|ram[15][44]~feeder_combout  = \sram_inst|ram~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~60_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[15][44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][44]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[15][44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N25
dffeas \sram_inst|ram[15][44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][44]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][44] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N6
cycloneive_lcell_comb \sram_inst|ram[14][44]~feeder (
// Equation(s):
// \sram_inst|ram[14][44]~feeder_combout  = \sram_inst|ram~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~60_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[14][44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][44]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[14][44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N7
dffeas \sram_inst|ram[14][44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][44]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][44] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
cycloneive_lcell_comb \sram_inst|ram[13][44]~feeder (
// Equation(s):
// \sram_inst|ram[13][44]~feeder_combout  = \sram_inst|ram~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~60_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[13][44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][44]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[13][44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N27
dffeas \sram_inst|ram[13][44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][44]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][44] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][44] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N25
dffeas \sram_inst|ram[12][44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][44]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][44] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N24
cycloneive_lcell_comb \sram_inst|Mux19~7 (
// Equation(s):
// \sram_inst|Mux19~7_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[13][44]~q )) # (!memory_address[0] & ((\sram_inst|ram[12][44]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[13][44]~q ),
	.datac(\sram_inst|ram[12][44]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux19~7 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
cycloneive_lcell_comb \sram_inst|Mux19~8 (
// Equation(s):
// \sram_inst|Mux19~8_combout  = (memory_address[1] & ((\sram_inst|Mux19~7_combout  & (\sram_inst|ram[15][44]~q )) # (!\sram_inst|Mux19~7_combout  & ((\sram_inst|ram[14][44]~q ))))) # (!memory_address[1] & (((\sram_inst|Mux19~7_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[15][44]~q ),
	.datac(\sram_inst|ram[14][44]~q ),
	.datad(\sram_inst|Mux19~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux19~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \sram_inst|ram[1][44]~feeder (
// Equation(s):
// \sram_inst|ram[1][44]~feeder_combout  = \sram_inst|ram~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~60_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[1][44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][44]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[1][44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N23
dffeas \sram_inst|ram[1][44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][44]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][44] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][44] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N5
dffeas \sram_inst|ram[3][44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][44]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][44] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
cycloneive_lcell_comb \sram_inst|ram[2][44]~feeder (
// Equation(s):
// \sram_inst|ram[2][44]~feeder_combout  = \sram_inst|ram~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~60_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[2][44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][44]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[2][44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N23
dffeas \sram_inst|ram[2][44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][44]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][44] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][44] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N23
dffeas \sram_inst|ram[0][44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][44]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][44] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N22
cycloneive_lcell_comb \sram_inst|Mux19~4 (
// Equation(s):
// \sram_inst|Mux19~4_combout  = (memory_address[1] & ((\sram_inst|ram[2][44]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[0][44]~q  & !memory_address[0]))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[2][44]~q ),
	.datac(\sram_inst|ram[0][44]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux19~4 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneive_lcell_comb \sram_inst|Mux19~5 (
// Equation(s):
// \sram_inst|Mux19~5_combout  = (memory_address[0] & ((\sram_inst|Mux19~4_combout  & ((\sram_inst|ram[3][44]~q ))) # (!\sram_inst|Mux19~4_combout  & (\sram_inst|ram[1][44]~q )))) # (!memory_address[0] & (((\sram_inst|Mux19~4_combout ))))

	.dataa(\sram_inst|ram[1][44]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[3][44]~q ),
	.datad(\sram_inst|Mux19~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux19~5 .lut_mask = 16'hF388;
defparam \sram_inst|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N12
cycloneive_lcell_comb \sram_inst|ram[10][44]~feeder (
// Equation(s):
// \sram_inst|ram[10][44]~feeder_combout  = \sram_inst|ram~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~60_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][44]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N13
dffeas \sram_inst|ram[10][44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][44]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][44] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][44] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N3
dffeas \sram_inst|ram[11][44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][44]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][44] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N26
cycloneive_lcell_comb \sram_inst|ram[9][44]~feeder (
// Equation(s):
// \sram_inst|ram[9][44]~feeder_combout  = \sram_inst|ram~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~60_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[9][44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][44]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[9][44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N27
dffeas \sram_inst|ram[9][44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][44]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][44] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][44] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N3
dffeas \sram_inst|ram[8][44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][44]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][44] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N2
cycloneive_lcell_comb \sram_inst|Mux19~2 (
// Equation(s):
// \sram_inst|Mux19~2_combout  = (memory_address[0] & ((\sram_inst|ram[9][44]~q ) # ((memory_address[1])))) # (!memory_address[0] & (((\sram_inst|ram[8][44]~q  & !memory_address[1]))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[9][44]~q ),
	.datac(\sram_inst|ram[8][44]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux19~2 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N2
cycloneive_lcell_comb \sram_inst|Mux19~3 (
// Equation(s):
// \sram_inst|Mux19~3_combout  = (memory_address[1] & ((\sram_inst|Mux19~2_combout  & ((\sram_inst|ram[11][44]~q ))) # (!\sram_inst|Mux19~2_combout  & (\sram_inst|ram[10][44]~q )))) # (!memory_address[1] & (((\sram_inst|Mux19~2_combout ))))

	.dataa(\sram_inst|ram[10][44]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[11][44]~q ),
	.datad(\sram_inst|Mux19~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux19~3 .lut_mask = 16'hF388;
defparam \sram_inst|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneive_lcell_comb \sram_inst|Mux19~6 (
// Equation(s):
// \sram_inst|Mux19~6_combout  = (memory_address[3] & ((memory_address[2]) # ((\sram_inst|Mux19~3_combout )))) # (!memory_address[3] & (!memory_address[2] & (\sram_inst|Mux19~5_combout )))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|Mux19~5_combout ),
	.datad(\sram_inst|Mux19~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux19~6 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \sram_inst|Mux19~9 (
// Equation(s):
// \sram_inst|Mux19~9_combout  = (memory_address[2] & ((\sram_inst|Mux19~6_combout  & ((\sram_inst|Mux19~8_combout ))) # (!\sram_inst|Mux19~6_combout  & (\sram_inst|Mux19~1_combout )))) # (!memory_address[2] & (((\sram_inst|Mux19~6_combout ))))

	.dataa(\sram_inst|Mux19~1_combout ),
	.datab(memory_address[2]),
	.datac(\sram_inst|Mux19~8_combout ),
	.datad(\sram_inst|Mux19~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux19~9 .lut_mask = 16'hF388;
defparam \sram_inst|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \sram_inst|memory_read[44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux19~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [44]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[44] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N8
cycloneive_lcell_comb \xtea_key~14 (
// Equation(s):
// \xtea_key~14_combout  = \sram_inst|memory_read [44] $ (\Equal2~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|memory_read [44]),
	.datad(\Equal2~20_combout ),
	.cin(gnd),
	.combout(\xtea_key~14_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~14 .lut_mask = 16'h0FF0;
defparam \xtea_key~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N23
dffeas \xtea_key[44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[44]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[44] .is_wysiwyg = "true";
defparam \xtea_key[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N22
cycloneive_lcell_comb \xteablock_inst|subkey[2][12] (
// Equation(s):
// \xteablock_inst|subkey[2][12]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][12]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[44])))

	.dataa(\xteablock_inst|subkey[2][12]~combout ),
	.datab(gnd),
	.datac(xtea_key[44]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][12]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][12] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[2][12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N12
cycloneive_lcell_comb \xteablock_inst|rand_key~90 (
// Equation(s):
// \xteablock_inst|rand_key~90_combout  = (\xteablock_inst|sum [0] & ((\xteablock_inst|subkey[3][12]~combout ) # ((!\xteablock_inst|sum [1])))) # (!\xteablock_inst|sum [0] & (((\xteablock_inst|subkey[0][12]~combout  & !\xteablock_inst|sum [1]))))

	.dataa(\xteablock_inst|subkey[3][12]~combout ),
	.datab(\xteablock_inst|subkey[0][12]~combout ),
	.datac(\xteablock_inst|sum [0]),
	.datad(\xteablock_inst|sum [1]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~90_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~90 .lut_mask = 16'hA0FC;
defparam \xteablock_inst|rand_key~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N6
cycloneive_lcell_comb \xteablock_inst|rand_key~91 (
// Equation(s):
// \xteablock_inst|rand_key~91_combout  = (\xteablock_inst|rand_key~65_combout  & ((\xteablock_inst|rand_key~90_combout  & ((\xteablock_inst|subkey[1][12]~combout ))) # (!\xteablock_inst|rand_key~90_combout  & (\xteablock_inst|subkey[2][12]~combout )))) # 
// (!\xteablock_inst|rand_key~65_combout  & (((\xteablock_inst|rand_key~90_combout ))))

	.dataa(\xteablock_inst|subkey[2][12]~combout ),
	.datab(\xteablock_inst|rand_key~65_combout ),
	.datac(\xteablock_inst|subkey[1][12]~combout ),
	.datad(\xteablock_inst|rand_key~90_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~91_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~91 .lut_mask = 16'hF388;
defparam \xteablock_inst|rand_key~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
cycloneive_lcell_comb \xteablock_inst|Add3~26 (
// Equation(s):
// \xteablock_inst|Add3~26_combout  = (\xteablock_inst|sum [13] & ((\xteablock_inst|rand_key~93_combout  & (\xteablock_inst|Add3~25  & VCC)) # (!\xteablock_inst|rand_key~93_combout  & (!\xteablock_inst|Add3~25 )))) # (!\xteablock_inst|sum [13] & 
// ((\xteablock_inst|rand_key~93_combout  & (!\xteablock_inst|Add3~25 )) # (!\xteablock_inst|rand_key~93_combout  & ((\xteablock_inst|Add3~25 ) # (GND)))))
// \xteablock_inst|Add3~27  = CARRY((\xteablock_inst|sum [13] & (!\xteablock_inst|rand_key~93_combout  & !\xteablock_inst|Add3~25 )) # (!\xteablock_inst|sum [13] & ((!\xteablock_inst|Add3~25 ) # (!\xteablock_inst|rand_key~93_combout ))))

	.dataa(\xteablock_inst|sum [13]),
	.datab(\xteablock_inst|rand_key~93_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~25 ),
	.combout(\xteablock_inst|Add3~26_combout ),
	.cout(\xteablock_inst|Add3~27 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~26 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N2
cycloneive_lcell_comb \xteablock_inst|Add1~54 (
// Equation(s):
// \xteablock_inst|Add1~54_combout  = \xtea_mode~q  $ (\xteablock_inst|Add3~26_combout  $ (\xteablock_inst|Add2~26_combout ))

	.dataa(gnd),
	.datab(\xtea_mode~q ),
	.datac(\xteablock_inst|Add3~26_combout ),
	.datad(\xteablock_inst|Add2~26_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~54_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~54 .lut_mask = 16'hC33C;
defparam \xteablock_inst|Add1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N12
cycloneive_lcell_comb \xteablock_inst|Add1~57 (
// Equation(s):
// \xteablock_inst|Add1~57_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & ((\xteablock_inst|Add1~55_combout ))) # (!\xteablock_inst|xtea_cstate.change_v0~q  & (xtea_input[45]))

	.dataa(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datab(gnd),
	.datac(xtea_input[45]),
	.datad(\xteablock_inst|Add1~55_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~57_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~57 .lut_mask = 16'hFA50;
defparam \xteablock_inst|Add1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N8
cycloneive_lcell_comb \xteablock_inst|subinput0[13] (
// Equation(s):
// \xteablock_inst|subinput0 [13] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|Add1~57_combout )) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [13])))

	.dataa(\xteablock_inst|Add1~57_combout ),
	.datab(gnd),
	.datac(\xteablock_inst|subinput0 [13]),
	.datad(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [13]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[13] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subinput0[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N6
cycloneive_lcell_comb \xteablock_inst|Add7~54 (
// Equation(s):
// \xteablock_inst|Add7~54_combout  = \xteablock_inst|Add8~26_combout  $ (\xtea_mode~q  $ (\xteablock_inst|Add9~26_combout ))

	.dataa(\xteablock_inst|Add8~26_combout ),
	.datab(gnd),
	.datac(\xtea_mode~q ),
	.datad(\xteablock_inst|Add9~26_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~54_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~54 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add7~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneive_lcell_comb \xteablock_inst|Add7~57 (
// Equation(s):
// \xteablock_inst|Add7~57_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & ((\xteablock_inst|Add7~55_combout ))) # (!\xteablock_inst|xtea_cstate.change_v1~q  & (xtea_input[13]))

	.dataa(\xteablock_inst|xtea_cstate.change_v1~q ),
	.datab(gnd),
	.datac(xtea_input[13]),
	.datad(\xteablock_inst|Add7~55_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~57_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~57 .lut_mask = 16'hFA50;
defparam \xteablock_inst|Add7~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cycloneive_lcell_comb \xteablock_inst|subinput1[13] (
// Equation(s):
// \xteablock_inst|subinput1 [13] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|Add7~57_combout ))) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [13]))

	.dataa(\xteablock_inst|subinput1 [13]),
	.datab(gnd),
	.datac(\xteablock_inst|Add7~57_combout ),
	.datad(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [13]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[13] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|subinput1[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cycloneive_lcell_comb \xteablock_inst|res_v~32 (
// Equation(s):
// \xteablock_inst|res_v~32_combout  = \xteablock_inst|subinput1 [22] $ (\xteablock_inst|subinput1 [13])

	.dataa(\xteablock_inst|subinput1 [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(\xteablock_inst|subinput1 [13]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~32_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~32 .lut_mask = 16'h55AA;
defparam \xteablock_inst|res_v~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cycloneive_lcell_comb \xteablock_inst|rand_key~94 (
// Equation(s):
// \xteablock_inst|rand_key~94_combout  = (\xteablock_inst|sum [1] & (\xteablock_inst|subkey[3][14]~combout  & ((\xteablock_inst|sum [0])))) # (!\xteablock_inst|sum [1] & (((\xteablock_inst|subkey[0][14]~combout ) # (\xteablock_inst|sum [0]))))

	.dataa(\xteablock_inst|sum [1]),
	.datab(\xteablock_inst|subkey[3][14]~combout ),
	.datac(\xteablock_inst|subkey[0][14]~combout ),
	.datad(\xteablock_inst|sum [0]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~94_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~94 .lut_mask = 16'hDD50;
defparam \xteablock_inst|rand_key~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N18
cycloneive_lcell_comb \xteablock_inst|rand_key~95 (
// Equation(s):
// \xteablock_inst|rand_key~95_combout  = (\xteablock_inst|rand_key~65_combout  & ((\xteablock_inst|rand_key~94_combout  & ((\xteablock_inst|subkey[1][14]~combout ))) # (!\xteablock_inst|rand_key~94_combout  & (\xteablock_inst|subkey[2][14]~combout )))) # 
// (!\xteablock_inst|rand_key~65_combout  & (((\xteablock_inst|rand_key~94_combout ))))

	.dataa(\xteablock_inst|subkey[2][14]~combout ),
	.datab(\xteablock_inst|subkey[1][14]~combout ),
	.datac(\xteablock_inst|rand_key~65_combout ),
	.datad(\xteablock_inst|rand_key~94_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~95_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~95 .lut_mask = 16'hCFA0;
defparam \xteablock_inst|rand_key~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneive_lcell_comb \xteablock_inst|Add3~28 (
// Equation(s):
// \xteablock_inst|Add3~28_combout  = ((\xteablock_inst|sum [14] $ (\xteablock_inst|rand_key~95_combout  $ (!\xteablock_inst|Add3~27 )))) # (GND)
// \xteablock_inst|Add3~29  = CARRY((\xteablock_inst|sum [14] & ((\xteablock_inst|rand_key~95_combout ) # (!\xteablock_inst|Add3~27 ))) # (!\xteablock_inst|sum [14] & (\xteablock_inst|rand_key~95_combout  & !\xteablock_inst|Add3~27 )))

	.dataa(\xteablock_inst|sum [14]),
	.datab(\xteablock_inst|rand_key~95_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~27 ),
	.combout(\xteablock_inst|Add3~28_combout ),
	.cout(\xteablock_inst|Add3~29 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~28 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
cycloneive_lcell_comb \xteablock_inst|Add1~58 (
// Equation(s):
// \xteablock_inst|Add1~58_combout  = \xteablock_inst|Add2~28_combout  $ (\xtea_mode~q  $ (\xteablock_inst|Add3~28_combout ))

	.dataa(gnd),
	.datab(\xteablock_inst|Add2~28_combout ),
	.datac(\xtea_mode~q ),
	.datad(\xteablock_inst|Add3~28_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~58_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~58 .lut_mask = 16'hC33C;
defparam \xteablock_inst|Add1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N25
dffeas \xtea_input[46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [46]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[46]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[46] .is_wysiwyg = "true";
defparam \xtea_input[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneive_lcell_comb \xteablock_inst|Add1~61 (
// Equation(s):
// \xteablock_inst|Add1~61_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & (\xteablock_inst|Add1~59_combout )) # (!\xteablock_inst|xtea_cstate.change_v0~q  & ((xtea_input[46])))

	.dataa(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datab(\xteablock_inst|Add1~59_combout ),
	.datac(xtea_input[46]),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~61_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~61 .lut_mask = 16'hD8D8;
defparam \xteablock_inst|Add1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneive_lcell_comb \xteablock_inst|subinput0[14] (
// Equation(s):
// \xteablock_inst|subinput0 [14] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|Add1~61_combout ))) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [14]))

	.dataa(\xteablock_inst|subinput0 [14]),
	.datab(gnd),
	.datac(\xteablock_inst|Add1~61_combout ),
	.datad(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [14]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[14] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|subinput0[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N28
cycloneive_lcell_comb \xteablock_inst|Add7~58 (
// Equation(s):
// \xteablock_inst|Add7~58_combout  = \xteablock_inst|Add8~28_combout  $ (\xtea_mode~q  $ (\xteablock_inst|Add9~28_combout ))

	.dataa(\xteablock_inst|Add8~28_combout ),
	.datab(gnd),
	.datac(\xtea_mode~q ),
	.datad(\xteablock_inst|Add9~28_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~58_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~58 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add7~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N30
cycloneive_lcell_comb \xteablock_inst|Add7~61 (
// Equation(s):
// \xteablock_inst|Add7~61_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & ((\xteablock_inst|Add7~59_combout ))) # (!\xteablock_inst|xtea_cstate.change_v1~q  & (xtea_input[14]))

	.dataa(gnd),
	.datab(\xteablock_inst|xtea_cstate.change_v1~q ),
	.datac(xtea_input[14]),
	.datad(\xteablock_inst|Add7~59_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~61_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~61 .lut_mask = 16'hFC30;
defparam \xteablock_inst|Add7~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cycloneive_lcell_comb \xteablock_inst|subinput1[14] (
// Equation(s):
// \xteablock_inst|subinput1 [14] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|Add7~61_combout ))) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [14]))

	.dataa(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.datab(\xteablock_inst|subinput1 [14]),
	.datac(gnd),
	.datad(\xteablock_inst|Add7~61_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [14]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[14] .lut_mask = 16'hEE44;
defparam \xteablock_inst|subinput1[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N0
cycloneive_lcell_comb \xteablock_inst|res_v~40 (
// Equation(s):
// \xteablock_inst|res_v~40_combout  = \xteablock_inst|subinput1 [5] $ (\xteablock_inst|subinput1 [14])

	.dataa(\xteablock_inst|subinput1 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\xteablock_inst|subinput1 [14]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~40_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~40 .lut_mask = 16'h55AA;
defparam \xteablock_inst|res_v~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N0
cycloneive_lcell_comb \xteablock_inst|Add1~90 (
// Equation(s):
// \xteablock_inst|Add1~90_combout  = \xtea_mode~q  $ (\xteablock_inst|Add2~44_combout  $ (\xteablock_inst|Add3~44_combout ))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(\xteablock_inst|Add2~44_combout ),
	.datad(\xteablock_inst|Add3~44_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~90_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~90 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add1~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N10
cycloneive_lcell_comb \xteablock_inst|Add1~93 (
// Equation(s):
// \xteablock_inst|Add1~93_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & ((\xteablock_inst|Add1~91_combout ))) # (!\xteablock_inst|xtea_cstate.change_v0~q  & (xtea_input[54]))

	.dataa(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datab(gnd),
	.datac(xtea_input[54]),
	.datad(\xteablock_inst|Add1~91_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~93_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~93 .lut_mask = 16'hFA50;
defparam \xteablock_inst|Add1~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N14
cycloneive_lcell_comb \xteablock_inst|subinput0[22] (
// Equation(s):
// \xteablock_inst|subinput0 [22] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|Add1~93_combout )) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [22])))

	.dataa(\xteablock_inst|Add1~93_combout ),
	.datab(gnd),
	.datac(\xteablock_inst|subinput0 [22]),
	.datad(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [22]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[22] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subinput0[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N8
cycloneive_lcell_comb \xteablock_inst|Add7~90 (
// Equation(s):
// \xteablock_inst|Add7~90_combout  = \xtea_mode~q  $ (\xteablock_inst|Add8~44_combout  $ (\xteablock_inst|Add9~44_combout ))

	.dataa(\xtea_mode~q ),
	.datab(\xteablock_inst|Add8~44_combout ),
	.datac(\xteablock_inst|Add9~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~90_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~90 .lut_mask = 16'h9696;
defparam \xteablock_inst|Add7~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cycloneive_lcell_comb \xteablock_inst|Add7~93 (
// Equation(s):
// \xteablock_inst|Add7~93_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & ((\xteablock_inst|Add7~91_combout ))) # (!\xteablock_inst|xtea_cstate.change_v1~q  & (xtea_input[22]))

	.dataa(\xteablock_inst|xtea_cstate.change_v1~q ),
	.datab(gnd),
	.datac(xtea_input[22]),
	.datad(\xteablock_inst|Add7~91_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~93_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~93 .lut_mask = 16'hFA50;
defparam \xteablock_inst|Add7~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cycloneive_lcell_comb \xteablock_inst|subinput1[22] (
// Equation(s):
// \xteablock_inst|subinput1 [22] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|Add7~93_combout ))) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [22]))

	.dataa(\xteablock_inst|subinput1 [22]),
	.datab(gnd),
	.datac(\xteablock_inst|Add7~93_combout ),
	.datad(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [22]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[22] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|subinput1[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cycloneive_lcell_comb \xteablock_inst|res_v~23 (
// Equation(s):
// \xteablock_inst|res_v~23_combout  = \xteablock_inst|subinput1 [22] $ (\xteablock_inst|subinput1 [31])

	.dataa(\xteablock_inst|subinput1 [22]),
	.datab(gnd),
	.datac(\xteablock_inst|subinput1 [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~23_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~23 .lut_mask = 16'h5A5A;
defparam \xteablock_inst|res_v~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
cycloneive_lcell_comb \xteablock_inst|Add3~10 (
// Equation(s):
// \xteablock_inst|Add3~10_combout  = (\xteablock_inst|sum [5] & ((\xteablock_inst|rand_key~77_combout  & (\xteablock_inst|Add3~9  & VCC)) # (!\xteablock_inst|rand_key~77_combout  & (!\xteablock_inst|Add3~9 )))) # (!\xteablock_inst|sum [5] & 
// ((\xteablock_inst|rand_key~77_combout  & (!\xteablock_inst|Add3~9 )) # (!\xteablock_inst|rand_key~77_combout  & ((\xteablock_inst|Add3~9 ) # (GND)))))
// \xteablock_inst|Add3~11  = CARRY((\xteablock_inst|sum [5] & (!\xteablock_inst|rand_key~77_combout  & !\xteablock_inst|Add3~9 )) # (!\xteablock_inst|sum [5] & ((!\xteablock_inst|Add3~9 ) # (!\xteablock_inst|rand_key~77_combout ))))

	.dataa(\xteablock_inst|sum [5]),
	.datab(\xteablock_inst|rand_key~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~9 ),
	.combout(\xteablock_inst|Add3~10_combout ),
	.cout(\xteablock_inst|Add3~11 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~10 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
cycloneive_lcell_comb \xteablock_inst|Add1~22 (
// Equation(s):
// \xteablock_inst|Add1~22_combout  = \xteablock_inst|Add2~10_combout  $ (\xteablock_inst|Add3~10_combout  $ (\xtea_mode~q ))

	.dataa(\xteablock_inst|Add2~10_combout ),
	.datab(gnd),
	.datac(\xteablock_inst|Add3~10_combout ),
	.datad(\xtea_mode~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~22 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N13
dffeas \xtea_input[37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [37]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[37]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[37] .is_wysiwyg = "true";
defparam \xtea_input[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cycloneive_lcell_comb \xteablock_inst|Add1~25 (
// Equation(s):
// \xteablock_inst|Add1~25_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & (\xteablock_inst|Add1~23_combout )) # (!\xteablock_inst|xtea_cstate.change_v0~q  & ((xtea_input[37])))

	.dataa(gnd),
	.datab(\xteablock_inst|Add1~23_combout ),
	.datac(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datad(xtea_input[37]),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~25_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~25 .lut_mask = 16'hCFC0;
defparam \xteablock_inst|Add1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
cycloneive_lcell_comb \xteablock_inst|subinput0[5] (
// Equation(s):
// \xteablock_inst|subinput0 [5] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|Add1~25_combout )) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [5])))

	.dataa(\xteablock_inst|Add1~25_combout ),
	.datab(gnd),
	.datac(\xteablock_inst|subinput0 [5]),
	.datad(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [5]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[5] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subinput0[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N30
cycloneive_lcell_comb \xteablock_inst|xtea_output[37] (
// Equation(s):
// \xteablock_inst|xtea_output [37] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [5]))) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|xtea_output [37]))

	.dataa(\xteablock_inst|xtea_output [37]),
	.datab(gnd),
	.datac(\xteablock_inst|subinput0 [5]),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [37]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[37] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|xtea_output[37] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[37]~42 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[37]~42_combout  = (\serialblock_inst|serialreader_inst|temp_data [37] & (((!\serialblock_inst|serialreader_inst|error_out[0]~7_combout ) # (!\serialblock_inst|reader_trigger~q )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [37]),
	.datac(\serialblock_inst|reader_trigger~q ),
	.datad(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[37]~42_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[37]~42 .lut_mask = 16'h4CCC;
defparam \serialblock_inst|serialreader_inst|reader_data_out[37]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[37] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [37] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[37]~42_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [37]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [37]),
	.datac(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out[37]~42_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [37]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[37] .lut_mask = 16'hA808;
defparam \serialblock_inst|serialreader_inst|reader_data_out[37] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneive_lcell_comb \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [37])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [37])))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_output [37]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [37]),
	.cin(gnd),
	.combout(\Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector47~0 .lut_mask = 16'hF5A0;
defparam \Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N17
dffeas \memory_write[37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[37]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[37] .is_wysiwyg = "true";
defparam \memory_write[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneive_lcell_comb \sram_inst|ram~53 (
// Equation(s):
// \sram_inst|ram~53_combout  = (\nreset~input_o  & memory_write[37])

	.dataa(gnd),
	.datab(gnd),
	.datac(\nreset~input_o ),
	.datad(memory_write[37]),
	.cin(gnd),
	.combout(\sram_inst|ram~53_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~53 .lut_mask = 16'hF000;
defparam \sram_inst|ram~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N30
cycloneive_lcell_comb \sram_inst|ram[13][37]~feeder (
// Equation(s):
// \sram_inst|ram[13][37]~feeder_combout  = \sram_inst|ram~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[13][37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][37]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[13][37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N31
dffeas \sram_inst|ram[13][37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][37] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][37] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N13
dffeas \sram_inst|ram[5][37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][37] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N16
cycloneive_lcell_comb \sram_inst|ram[9][37]~feeder (
// Equation(s):
// \sram_inst|ram[9][37]~feeder_combout  = \sram_inst|ram~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][37]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N17
dffeas \sram_inst|ram[9][37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][37] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][37] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N25
dffeas \sram_inst|ram[1][37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][37] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N24
cycloneive_lcell_comb \sram_inst|Mux26~0 (
// Equation(s):
// \sram_inst|Mux26~0_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[9][37]~q )) # (!memory_address[3] & ((\sram_inst|ram[1][37]~q )))))

	.dataa(\sram_inst|ram[9][37]~q ),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[1][37]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux26~0 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
cycloneive_lcell_comb \sram_inst|Mux26~1 (
// Equation(s):
// \sram_inst|Mux26~1_combout  = (memory_address[2] & ((\sram_inst|Mux26~0_combout  & (\sram_inst|ram[13][37]~q )) # (!\sram_inst|Mux26~0_combout  & ((\sram_inst|ram[5][37]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux26~0_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[13][37]~q ),
	.datac(\sram_inst|ram[5][37]~q ),
	.datad(\sram_inst|Mux26~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux26~1 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneive_lcell_comb \sram_inst|ram[15][37]~feeder (
// Equation(s):
// \sram_inst|ram[15][37]~feeder_combout  = \sram_inst|ram~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][37]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N29
dffeas \sram_inst|ram[15][37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][37] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][37] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N23
dffeas \sram_inst|ram[7][37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][37] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \sram_inst|ram[11][37]~feeder (
// Equation(s):
// \sram_inst|ram[11][37]~feeder_combout  = \sram_inst|ram~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[11][37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][37]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[11][37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N19
dffeas \sram_inst|ram[11][37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][37] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][37] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N29
dffeas \sram_inst|ram[3][37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][37] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneive_lcell_comb \sram_inst|Mux26~7 (
// Equation(s):
// \sram_inst|Mux26~7_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[11][37]~q )) # (!memory_address[3] & ((\sram_inst|ram[3][37]~q )))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[11][37]~q ),
	.datac(\sram_inst|ram[3][37]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux26~7 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \sram_inst|Mux26~8 (
// Equation(s):
// \sram_inst|Mux26~8_combout  = (memory_address[2] & ((\sram_inst|Mux26~7_combout  & (\sram_inst|ram[15][37]~q )) # (!\sram_inst|Mux26~7_combout  & ((\sram_inst|ram[7][37]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux26~7_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[15][37]~q ),
	.datac(\sram_inst|ram[7][37]~q ),
	.datad(\sram_inst|Mux26~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux26~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
cycloneive_lcell_comb \sram_inst|ram[8][37]~feeder (
// Equation(s):
// \sram_inst|ram[8][37]~feeder_combout  = \sram_inst|ram~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~53_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[8][37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][37]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[8][37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N23
dffeas \sram_inst|ram[8][37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][37] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][37] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N23
dffeas \sram_inst|ram[12][37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][37] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N0
cycloneive_lcell_comb \sram_inst|ram[4][37]~feeder (
// Equation(s):
// \sram_inst|ram[4][37]~feeder_combout  = \sram_inst|ram~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[4][37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][37]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[4][37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N1
dffeas \sram_inst|ram[4][37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][37] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][37] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N29
dffeas \sram_inst|ram[0][37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][37] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
cycloneive_lcell_comb \sram_inst|Mux26~4 (
// Equation(s):
// \sram_inst|Mux26~4_combout  = (memory_address[2] & ((\sram_inst|ram[4][37]~q ) # ((memory_address[3])))) # (!memory_address[2] & (((\sram_inst|ram[0][37]~q  & !memory_address[3]))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[4][37]~q ),
	.datac(\sram_inst|ram[0][37]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux26~4 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
cycloneive_lcell_comb \sram_inst|Mux26~5 (
// Equation(s):
// \sram_inst|Mux26~5_combout  = (memory_address[3] & ((\sram_inst|Mux26~4_combout  & ((\sram_inst|ram[12][37]~q ))) # (!\sram_inst|Mux26~4_combout  & (\sram_inst|ram[8][37]~q )))) # (!memory_address[3] & (((\sram_inst|Mux26~4_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[8][37]~q ),
	.datac(\sram_inst|ram[12][37]~q ),
	.datad(\sram_inst|Mux26~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux26~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N16
cycloneive_lcell_comb \sram_inst|ram[10][37]~feeder (
// Equation(s):
// \sram_inst|ram[10][37]~feeder_combout  = \sram_inst|ram~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~53_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[10][37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][37]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[10][37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N17
dffeas \sram_inst|ram[10][37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][37] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][37] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N3
dffeas \sram_inst|ram[14][37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][37] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
cycloneive_lcell_comb \sram_inst|ram[6][37]~feeder (
// Equation(s):
// \sram_inst|ram[6][37]~feeder_combout  = \sram_inst|ram~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][37]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N13
dffeas \sram_inst|ram[6][37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][37] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][37] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N31
dffeas \sram_inst|ram[2][37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][37] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N30
cycloneive_lcell_comb \sram_inst|Mux26~2 (
// Equation(s):
// \sram_inst|Mux26~2_combout  = (memory_address[2] & ((\sram_inst|ram[6][37]~q ) # ((memory_address[3])))) # (!memory_address[2] & (((\sram_inst|ram[2][37]~q  & !memory_address[3]))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[6][37]~q ),
	.datac(\sram_inst|ram[2][37]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux26~2 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N2
cycloneive_lcell_comb \sram_inst|Mux26~3 (
// Equation(s):
// \sram_inst|Mux26~3_combout  = (memory_address[3] & ((\sram_inst|Mux26~2_combout  & ((\sram_inst|ram[14][37]~q ))) # (!\sram_inst|Mux26~2_combout  & (\sram_inst|ram[10][37]~q )))) # (!memory_address[3] & (((\sram_inst|Mux26~2_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[10][37]~q ),
	.datac(\sram_inst|ram[14][37]~q ),
	.datad(\sram_inst|Mux26~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux26~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N12
cycloneive_lcell_comb \sram_inst|Mux26~6 (
// Equation(s):
// \sram_inst|Mux26~6_combout  = (memory_address[0] & (memory_address[1])) # (!memory_address[0] & ((memory_address[1] & ((\sram_inst|Mux26~3_combout ))) # (!memory_address[1] & (\sram_inst|Mux26~5_combout ))))

	.dataa(memory_address[0]),
	.datab(memory_address[1]),
	.datac(\sram_inst|Mux26~5_combout ),
	.datad(\sram_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux26~6 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cycloneive_lcell_comb \sram_inst|Mux26~9 (
// Equation(s):
// \sram_inst|Mux26~9_combout  = (memory_address[0] & ((\sram_inst|Mux26~6_combout  & ((\sram_inst|Mux26~8_combout ))) # (!\sram_inst|Mux26~6_combout  & (\sram_inst|Mux26~1_combout )))) # (!memory_address[0] & (((\sram_inst|Mux26~6_combout ))))

	.dataa(\sram_inst|Mux26~1_combout ),
	.datab(memory_address[0]),
	.datac(\sram_inst|Mux26~8_combout ),
	.datad(\sram_inst|Mux26~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux26~9 .lut_mask = 16'hF388;
defparam \sram_inst|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N31
dffeas \sram_inst|memory_read[37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux26~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [37]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[37] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N8
cycloneive_lcell_comb \xtea_key~6 (
// Equation(s):
// \xtea_key~6_combout  = \sram_inst|memory_read [37] $ (\Equal2~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|memory_read [37]),
	.datad(\Equal2~20_combout ),
	.cin(gnd),
	.combout(\xtea_key~6_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~6 .lut_mask = 16'h0FF0;
defparam \xtea_key~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N27
dffeas \xtea_key[101] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[101]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[101] .is_wysiwyg = "true";
defparam \xtea_key[101] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N26
cycloneive_lcell_comb \xteablock_inst|subkey[0][5] (
// Equation(s):
// \xteablock_inst|subkey[0][5]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[0][5]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[101])))

	.dataa(\xteablock_inst|subkey[0][5]~combout ),
	.datab(gnd),
	.datac(xtea_key[101]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][5]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][5] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[0][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N9
dffeas \xtea_key[37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[37]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[37] .is_wysiwyg = "true";
defparam \xtea_key[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N22
cycloneive_lcell_comb \xteablock_inst|subkey[2][5] (
// Equation(s):
// \xteablock_inst|subkey[2][5]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((\xteablock_inst|subkey[2][5]~combout ))) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (xtea_key[37]))

	.dataa(gnd),
	.datab(xtea_key[37]),
	.datac(\xteablock_inst|subkey[2][5]~combout ),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][5]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][5] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|subkey[2][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N6
cycloneive_lcell_comb \xteablock_inst|rand_key~11 (
// Equation(s):
// \xteablock_inst|rand_key~11_combout  = (\xteablock_inst|sum [11] & (((!\xteablock_inst|sum [12])))) # (!\xteablock_inst|sum [11] & ((\xteablock_inst|sum [12] & ((\xteablock_inst|subkey[2][5]~combout ))) # (!\xteablock_inst|sum [12] & 
// (\xteablock_inst|subkey[0][5]~combout ))))

	.dataa(\xteablock_inst|subkey[0][5]~combout ),
	.datab(\xteablock_inst|subkey[2][5]~combout ),
	.datac(\xteablock_inst|sum [11]),
	.datad(\xteablock_inst|sum [12]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~11_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~11 .lut_mask = 16'h0CFA;
defparam \xteablock_inst|rand_key~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N8
cycloneive_lcell_comb \xteablock_inst|rand_key~12 (
// Equation(s):
// \xteablock_inst|rand_key~12_combout  = (\xteablock_inst|sum [11] & ((\xteablock_inst|rand_key~11_combout  & ((\xteablock_inst|subkey[1][5]~combout ))) # (!\xteablock_inst|rand_key~11_combout  & (\xteablock_inst|subkey[3][5]~combout )))) # 
// (!\xteablock_inst|sum [11] & (((\xteablock_inst|rand_key~11_combout ))))

	.dataa(\xteablock_inst|subkey[3][5]~combout ),
	.datab(\xteablock_inst|subkey[1][5]~combout ),
	.datac(\xteablock_inst|sum [11]),
	.datad(\xteablock_inst|rand_key~11_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~12_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~12 .lut_mask = 16'hCFA0;
defparam \xteablock_inst|rand_key~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
cycloneive_lcell_comb \xteablock_inst|Add7~22 (
// Equation(s):
// \xteablock_inst|Add7~22_combout  = \xteablock_inst|Add9~10_combout  $ (\xteablock_inst|Add8~10_combout  $ (\xtea_mode~q ))

	.dataa(\xteablock_inst|Add9~10_combout ),
	.datab(\xteablock_inst|Add8~10_combout ),
	.datac(\xtea_mode~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~22_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~22 .lut_mask = 16'h9696;
defparam \xteablock_inst|Add7~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cycloneive_lcell_comb \xteablock_inst|Add7~25 (
// Equation(s):
// \xteablock_inst|Add7~25_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & ((\xteablock_inst|Add7~23_combout ))) # (!\xteablock_inst|xtea_cstate.change_v1~q  & (xtea_input[5]))

	.dataa(gnd),
	.datab(\xteablock_inst|xtea_cstate.change_v1~q ),
	.datac(xtea_input[5]),
	.datad(\xteablock_inst|Add7~23_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~25_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~25 .lut_mask = 16'hFC30;
defparam \xteablock_inst|Add7~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N22
cycloneive_lcell_comb \xteablock_inst|subinput1[5] (
// Equation(s):
// \xteablock_inst|subinput1 [5] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|Add7~25_combout ))) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [5]))

	.dataa(\xteablock_inst|subinput1 [5]),
	.datab(\xteablock_inst|Add7~25_combout ),
	.datac(gnd),
	.datad(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [5]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[5] .lut_mask = 16'hCCAA;
defparam \xteablock_inst|subinput1[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N6
cycloneive_lcell_comb \xteablock_inst|xtea_output[5] (
// Equation(s):
// \xteablock_inst|xtea_output [5] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [5])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [5])))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput1 [5]),
	.datac(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.datad(\xteablock_inst|xtea_output [5]),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [5]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[5] .lut_mask = 16'hCFC0;
defparam \xteablock_inst|xtea_output[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N10
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[5]~9 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[5]~9_combout  = (\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [5] & ((\serialblock_inst|serialreader_inst|c_state.read_mode~q ) # 
// (!\serialblock_inst|serialreader_inst|reader_data_out[0]~2_combout )))

	.dataa(gnd),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out[0]~2_combout ),
	.datac(\serialblock_inst|my_uart_top_inst|receiver|rx_data_r [5]),
	.datad(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[5]~9 .lut_mask = 16'hF030;
defparam \serialblock_inst|serialreader_inst|reader_data_out[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N28
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[5]~10 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[5]~10_combout  = (!\serialblock_inst|serialreader_inst|reader_data_out[0]~0_combout  & (\serialblock_inst|serialreader_inst|reader_data_out[5]~9_combout  & 
// ((\serialblock_inst|serialreader_inst|c_state.read_mode~q ) # (!\serialblock_inst|serialreader_inst|reader_data_out[0]~1_combout ))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out[0]~0_combout ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out[5]~9_combout ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[0]~1_combout ),
	.datad(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[5]~10 .lut_mask = 16'h4404;
defparam \serialblock_inst|serialreader_inst|reader_data_out[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N12
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[5] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [5] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out[5]~10_combout )) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out [5])))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out[5]~10_combout ),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [5]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [5]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[5] .lut_mask = 16'h8C80;
defparam \serialblock_inst|serialreader_inst|reader_data_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N2
cycloneive_lcell_comb \Selector79~0 (
// Equation(s):
// \Selector79~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [5])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [5])))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\xteablock_inst|xtea_output [5]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [5]),
	.cin(gnd),
	.combout(\Selector79~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector79~0 .lut_mask = 16'hF3C0;
defparam \Selector79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N3
dffeas \memory_write[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector79~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[5] .is_wysiwyg = "true";
defparam \memory_write[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \sram_inst|ram~21 (
// Equation(s):
// \sram_inst|ram~21_combout  = (\nreset~input_o  & memory_write[5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\nreset~input_o ),
	.datad(memory_write[5]),
	.cin(gnd),
	.combout(\sram_inst|ram~21_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~21 .lut_mask = 16'hF000;
defparam \sram_inst|ram~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneive_lcell_comb \sram_inst|ram[7][5]~feeder (
// Equation(s):
// \sram_inst|ram[7][5]~feeder_combout  = \sram_inst|ram~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~21_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[7][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][5]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[7][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N7
dffeas \sram_inst|ram[7][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][5] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneive_lcell_comb \sram_inst|ram[15][5]~feeder (
// Equation(s):
// \sram_inst|ram[15][5]~feeder_combout  = \sram_inst|ram~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~21_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[15][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][5]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[15][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N9
dffeas \sram_inst|ram[15][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][5] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N19
dffeas \sram_inst|ram[3][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][5] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N28
cycloneive_lcell_comb \sram_inst|ram[11][5]~feeder (
// Equation(s):
// \sram_inst|ram[11][5]~feeder_combout  = \sram_inst|ram~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~21_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[11][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][5]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[11][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N29
dffeas \sram_inst|ram[11][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][5] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cycloneive_lcell_comb \sram_inst|Mux58~7 (
// Equation(s):
// \sram_inst|Mux58~7_combout  = (memory_address[3] & ((memory_address[2]) # ((\sram_inst|ram[11][5]~q )))) # (!memory_address[3] & (!memory_address[2] & (\sram_inst|ram[3][5]~q )))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[3][5]~q ),
	.datad(\sram_inst|ram[11][5]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux58~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux58~7 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux58~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cycloneive_lcell_comb \sram_inst|Mux58~8 (
// Equation(s):
// \sram_inst|Mux58~8_combout  = (memory_address[2] & ((\sram_inst|Mux58~7_combout  & ((\sram_inst|ram[15][5]~q ))) # (!\sram_inst|Mux58~7_combout  & (\sram_inst|ram[7][5]~q )))) # (!memory_address[2] & (((\sram_inst|Mux58~7_combout ))))

	.dataa(\sram_inst|ram[7][5]~q ),
	.datab(\sram_inst|ram[15][5]~q ),
	.datac(memory_address[2]),
	.datad(\sram_inst|Mux58~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux58~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux58~8 .lut_mask = 16'hCFA0;
defparam \sram_inst|Mux58~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N2
cycloneive_lcell_comb \sram_inst|ram[13][5]~feeder (
// Equation(s):
// \sram_inst|ram[13][5]~feeder_combout  = \sram_inst|ram~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[13][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][5]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[13][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N3
dffeas \sram_inst|ram[13][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][5] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N9
dffeas \sram_inst|ram[5][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][5] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N23
dffeas \sram_inst|ram[1][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][5] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N20
cycloneive_lcell_comb \sram_inst|ram[9][5]~feeder (
// Equation(s):
// \sram_inst|ram[9][5]~feeder_combout  = \sram_inst|ram~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][5]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N21
dffeas \sram_inst|ram[9][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][5] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N22
cycloneive_lcell_comb \sram_inst|Mux58~0 (
// Equation(s):
// \sram_inst|Mux58~0_combout  = (memory_address[2] & (memory_address[3])) # (!memory_address[2] & ((memory_address[3] & ((\sram_inst|ram[9][5]~q ))) # (!memory_address[3] & (\sram_inst|ram[1][5]~q ))))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[1][5]~q ),
	.datad(\sram_inst|ram[9][5]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux58~0 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N8
cycloneive_lcell_comb \sram_inst|Mux58~1 (
// Equation(s):
// \sram_inst|Mux58~1_combout  = (memory_address[2] & ((\sram_inst|Mux58~0_combout  & (\sram_inst|ram[13][5]~q )) # (!\sram_inst|Mux58~0_combout  & ((\sram_inst|ram[5][5]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux58~0_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[13][5]~q ),
	.datac(\sram_inst|ram[5][5]~q ),
	.datad(\sram_inst|Mux58~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux58~1 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N2
cycloneive_lcell_comb \sram_inst|ram[10][5]~feeder (
// Equation(s):
// \sram_inst|ram[10][5]~feeder_combout  = \sram_inst|ram~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~21_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[10][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][5]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[10][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N3
dffeas \sram_inst|ram[10][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][5] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y17_N19
dffeas \sram_inst|ram[14][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][5] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N25
dffeas \sram_inst|ram[2][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][5] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
cycloneive_lcell_comb \sram_inst|ram[6][5]~feeder (
// Equation(s):
// \sram_inst|ram[6][5]~feeder_combout  = \sram_inst|ram~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~21_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[6][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][5]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[6][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N29
dffeas \sram_inst|ram[6][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][5] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N24
cycloneive_lcell_comb \sram_inst|Mux58~2 (
// Equation(s):
// \sram_inst|Mux58~2_combout  = (memory_address[2] & ((memory_address[3]) # ((\sram_inst|ram[6][5]~q )))) # (!memory_address[2] & (!memory_address[3] & (\sram_inst|ram[2][5]~q )))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[2][5]~q ),
	.datad(\sram_inst|ram[6][5]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux58~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux58~2 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N18
cycloneive_lcell_comb \sram_inst|Mux58~3 (
// Equation(s):
// \sram_inst|Mux58~3_combout  = (memory_address[3] & ((\sram_inst|Mux58~2_combout  & ((\sram_inst|ram[14][5]~q ))) # (!\sram_inst|Mux58~2_combout  & (\sram_inst|ram[10][5]~q )))) # (!memory_address[3] & (((\sram_inst|Mux58~2_combout ))))

	.dataa(\sram_inst|ram[10][5]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[14][5]~q ),
	.datad(\sram_inst|Mux58~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux58~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux58~3 .lut_mask = 16'hF388;
defparam \sram_inst|Mux58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N14
cycloneive_lcell_comb \sram_inst|ram[8][5]~feeder (
// Equation(s):
// \sram_inst|ram[8][5]~feeder_combout  = \sram_inst|ram~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[8][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][5]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[8][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N15
dffeas \sram_inst|ram[8][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][5] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y20_N13
dffeas \sram_inst|ram[12][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][5] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N4
cycloneive_lcell_comb \sram_inst|ram[4][5]~feeder (
// Equation(s):
// \sram_inst|ram[4][5]~feeder_combout  = \sram_inst|ram~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[4][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][5]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[4][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N5
dffeas \sram_inst|ram[4][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][5] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N9
dffeas \sram_inst|ram[0][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][5] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N8
cycloneive_lcell_comb \sram_inst|Mux58~4 (
// Equation(s):
// \sram_inst|Mux58~4_combout  = (memory_address[3] & (((memory_address[2])))) # (!memory_address[3] & ((memory_address[2] & (\sram_inst|ram[4][5]~q )) # (!memory_address[2] & ((\sram_inst|ram[0][5]~q )))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[4][5]~q ),
	.datac(\sram_inst|ram[0][5]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux58~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux58~4 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux58~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N12
cycloneive_lcell_comb \sram_inst|Mux58~5 (
// Equation(s):
// \sram_inst|Mux58~5_combout  = (memory_address[3] & ((\sram_inst|Mux58~4_combout  & ((\sram_inst|ram[12][5]~q ))) # (!\sram_inst|Mux58~4_combout  & (\sram_inst|ram[8][5]~q )))) # (!memory_address[3] & (((\sram_inst|Mux58~4_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[8][5]~q ),
	.datac(\sram_inst|ram[12][5]~q ),
	.datad(\sram_inst|Mux58~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux58~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux58~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux58~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \sram_inst|Mux58~6 (
// Equation(s):
// \sram_inst|Mux58~6_combout  = (memory_address[1] & ((\sram_inst|Mux58~3_combout ) # ((memory_address[0])))) # (!memory_address[1] & (((!memory_address[0] & \sram_inst|Mux58~5_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|Mux58~3_combout ),
	.datac(memory_address[0]),
	.datad(\sram_inst|Mux58~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux58~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux58~6 .lut_mask = 16'hADA8;
defparam \sram_inst|Mux58~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneive_lcell_comb \sram_inst|Mux58~9 (
// Equation(s):
// \sram_inst|Mux58~9_combout  = (memory_address[0] & ((\sram_inst|Mux58~6_combout  & (\sram_inst|Mux58~8_combout )) # (!\sram_inst|Mux58~6_combout  & ((\sram_inst|Mux58~1_combout ))))) # (!memory_address[0] & (((\sram_inst|Mux58~6_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|Mux58~8_combout ),
	.datac(\sram_inst|Mux58~1_combout ),
	.datad(\sram_inst|Mux58~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux58~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux58~9 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux58~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N13
dffeas \sram_inst|memory_read[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux58~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[5] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N27
dffeas \xtea_key[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[5]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[5] .is_wysiwyg = "true";
defparam \xtea_key[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N26
cycloneive_lcell_comb \xteablock_inst|subkey[3][5] (
// Equation(s):
// \xteablock_inst|subkey[3][5]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[3][5]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[5])))

	.dataa(\xteablock_inst|subkey[3][5]~combout ),
	.datab(gnd),
	.datac(xtea_key[5]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[3][5]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[3][5] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[3][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N30
cycloneive_lcell_comb \xteablock_inst|rand_key~76 (
// Equation(s):
// \xteablock_inst|rand_key~76_combout  = (\xteablock_inst|sum [0] & (((!\xteablock_inst|sum [1])))) # (!\xteablock_inst|sum [0] & ((\xteablock_inst|sum [1] & (\xteablock_inst|subkey[2][5]~combout )) # (!\xteablock_inst|sum [1] & 
// ((\xteablock_inst|subkey[0][5]~combout )))))

	.dataa(\xteablock_inst|subkey[2][5]~combout ),
	.datab(\xteablock_inst|sum [0]),
	.datac(\xteablock_inst|subkey[0][5]~combout ),
	.datad(\xteablock_inst|sum [1]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~76_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~76 .lut_mask = 16'h22FC;
defparam \xteablock_inst|rand_key~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N0
cycloneive_lcell_comb \xteablock_inst|rand_key~77 (
// Equation(s):
// \xteablock_inst|rand_key~77_combout  = (\xteablock_inst|sum [0] & ((\xteablock_inst|rand_key~76_combout  & ((\xteablock_inst|subkey[1][5]~combout ))) # (!\xteablock_inst|rand_key~76_combout  & (\xteablock_inst|subkey[3][5]~combout )))) # 
// (!\xteablock_inst|sum [0] & (((\xteablock_inst|rand_key~76_combout ))))

	.dataa(\xteablock_inst|subkey[3][5]~combout ),
	.datab(\xteablock_inst|sum [0]),
	.datac(\xteablock_inst|rand_key~76_combout ),
	.datad(\xteablock_inst|subkey[1][5]~combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~77_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~77 .lut_mask = 16'hF838;
defparam \xteablock_inst|rand_key~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
cycloneive_lcell_comb \xteablock_inst|Add1~26 (
// Equation(s):
// \xteablock_inst|Add1~26_combout  = \xtea_mode~q  $ (\xteablock_inst|Add3~12_combout  $ (\xteablock_inst|Add2~12_combout ))

	.dataa(gnd),
	.datab(\xtea_mode~q ),
	.datac(\xteablock_inst|Add3~12_combout ),
	.datad(\xteablock_inst|Add2~12_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~26 .lut_mask = 16'hC33C;
defparam \xteablock_inst|Add1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cycloneive_lcell_comb \xteablock_inst|Add1~29 (
// Equation(s):
// \xteablock_inst|Add1~29_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & ((\xteablock_inst|Add1~27_combout ))) # (!\xteablock_inst|xtea_cstate.change_v0~q  & (xtea_input[38]))

	.dataa(gnd),
	.datab(xtea_input[38]),
	.datac(\xteablock_inst|Add1~27_combout ),
	.datad(\xteablock_inst|xtea_cstate.change_v0~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~29_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~29 .lut_mask = 16'hF0CC;
defparam \xteablock_inst|Add1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N28
cycloneive_lcell_comb \xteablock_inst|subinput0[6] (
// Equation(s):
// \xteablock_inst|subinput0 [6] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|Add1~29_combout ))) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [6]))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput0 [6]),
	.datac(\xteablock_inst|Add1~29_combout ),
	.datad(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [6]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[6] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|subinput0[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N10
cycloneive_lcell_comb \xteablock_inst|Add7~26 (
// Equation(s):
// \xteablock_inst|Add7~26_combout  = \xteablock_inst|Add8~12_combout  $ (\xteablock_inst|Add9~12_combout  $ (\xtea_mode~q ))

	.dataa(\xteablock_inst|Add8~12_combout ),
	.datab(gnd),
	.datac(\xteablock_inst|Add9~12_combout ),
	.datad(\xtea_mode~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~26_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~26 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add7~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N28
cycloneive_lcell_comb \xteablock_inst|Add7~29 (
// Equation(s):
// \xteablock_inst|Add7~29_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & ((\xteablock_inst|Add7~27_combout ))) # (!\xteablock_inst|xtea_cstate.change_v1~q  & (xtea_input[6]))

	.dataa(xtea_input[6]),
	.datab(\xteablock_inst|Add7~27_combout ),
	.datac(gnd),
	.datad(\xteablock_inst|xtea_cstate.change_v1~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~29_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~29 .lut_mask = 16'hCCAA;
defparam \xteablock_inst|Add7~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N10
cycloneive_lcell_comb \xteablock_inst|subinput1[6] (
// Equation(s):
// \xteablock_inst|subinput1 [6] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|Add7~29_combout )) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|subinput1 [6])))

	.dataa(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.datab(gnd),
	.datac(\xteablock_inst|Add7~29_combout ),
	.datad(\xteablock_inst|subinput1 [6]),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [6]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[6] .lut_mask = 16'hF5A0;
defparam \xteablock_inst|subinput1[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N20
cycloneive_lcell_comb \xteablock_inst|res_v~39 (
// Equation(s):
// \xteablock_inst|res_v~39_combout  = \xteablock_inst|subinput1 [15] $ (\xteablock_inst|subinput1 [6])

	.dataa(gnd),
	.datab(\xteablock_inst|subinput1 [15]),
	.datac(gnd),
	.datad(\xteablock_inst|subinput1 [6]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~39_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~39 .lut_mask = 16'h33CC;
defparam \xteablock_inst|res_v~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N2
cycloneive_lcell_comb \xteablock_inst|Add1~86 (
// Equation(s):
// \xteablock_inst|Add1~86_combout  = \xtea_mode~q  $ (\xteablock_inst|Add2~42_combout  $ (\xteablock_inst|Add3~42_combout ))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(\xteablock_inst|Add2~42_combout ),
	.datad(\xteablock_inst|Add3~42_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~86_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~86 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add1~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \xteablock_inst|Add1~89 (
// Equation(s):
// \xteablock_inst|Add1~89_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & ((\xteablock_inst|Add1~87_combout ))) # (!\xteablock_inst|xtea_cstate.change_v0~q  & (xtea_input[53]))

	.dataa(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datab(gnd),
	.datac(xtea_input[53]),
	.datad(\xteablock_inst|Add1~87_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~89_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~89 .lut_mask = 16'hFA50;
defparam \xteablock_inst|Add1~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \xteablock_inst|subinput0[21] (
// Equation(s):
// \xteablock_inst|subinput0 [21] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|Add1~89_combout ))) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [21]))

	.dataa(\xteablock_inst|subinput0 [21]),
	.datab(gnd),
	.datac(\xteablock_inst|Add1~89_combout ),
	.datad(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [21]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[21] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|subinput0[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N30
cycloneive_lcell_comb \xteablock_inst|Add7~86 (
// Equation(s):
// \xteablock_inst|Add7~86_combout  = \xtea_mode~q  $ (\xteablock_inst|Add8~42_combout  $ (\xteablock_inst|Add9~42_combout ))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(\xteablock_inst|Add8~42_combout ),
	.datad(\xteablock_inst|Add9~42_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~86_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~86 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add7~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N23
dffeas \xtea_input[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[21]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[21] .is_wysiwyg = "true";
defparam \xtea_input[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N2
cycloneive_lcell_comb \xteablock_inst|Add7~89 (
// Equation(s):
// \xteablock_inst|Add7~89_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & (\xteablock_inst|Add7~87_combout )) # (!\xteablock_inst|xtea_cstate.change_v1~q  & ((xtea_input[21])))

	.dataa(gnd),
	.datab(\xteablock_inst|xtea_cstate.change_v1~q ),
	.datac(\xteablock_inst|Add7~87_combout ),
	.datad(xtea_input[21]),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~89_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~89 .lut_mask = 16'hF3C0;
defparam \xteablock_inst|Add7~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N26
cycloneive_lcell_comb \xteablock_inst|subinput1[21] (
// Equation(s):
// \xteablock_inst|subinput1 [21] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|Add7~89_combout ))) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [21]))

	.dataa(\xteablock_inst|subinput1 [21]),
	.datab(gnd),
	.datac(\xteablock_inst|Add7~89_combout ),
	.datad(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [21]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[21] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|subinput1[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N12
cycloneive_lcell_comb \xteablock_inst|res_v~33 (
// Equation(s):
// \xteablock_inst|res_v~33_combout  = \xteablock_inst|subinput1 [21] $ (\xteablock_inst|subinput1 [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|subinput1 [21]),
	.datad(\xteablock_inst|subinput1 [12]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~33_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~33 .lut_mask = 16'h0FF0;
defparam \xteablock_inst|res_v~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
cycloneive_lcell_comb \xteablock_inst|Add3~30 (
// Equation(s):
// \xteablock_inst|Add3~30_combout  = (\xteablock_inst|sum [15] & ((\xteablock_inst|rand_key~97_combout  & (\xteablock_inst|Add3~29  & VCC)) # (!\xteablock_inst|rand_key~97_combout  & (!\xteablock_inst|Add3~29 )))) # (!\xteablock_inst|sum [15] & 
// ((\xteablock_inst|rand_key~97_combout  & (!\xteablock_inst|Add3~29 )) # (!\xteablock_inst|rand_key~97_combout  & ((\xteablock_inst|Add3~29 ) # (GND)))))
// \xteablock_inst|Add3~31  = CARRY((\xteablock_inst|sum [15] & (!\xteablock_inst|rand_key~97_combout  & !\xteablock_inst|Add3~29 )) # (!\xteablock_inst|sum [15] & ((!\xteablock_inst|Add3~29 ) # (!\xteablock_inst|rand_key~97_combout ))))

	.dataa(\xteablock_inst|sum [15]),
	.datab(\xteablock_inst|rand_key~97_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~29 ),
	.combout(\xteablock_inst|Add3~30_combout ),
	.cout(\xteablock_inst|Add3~31 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~30 .lut_mask = 16'h9617;
defparam \xteablock_inst|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneive_lcell_comb \xteablock_inst|Add1~62 (
// Equation(s):
// \xteablock_inst|Add1~62_combout  = \xtea_mode~q  $ (\xteablock_inst|Add2~30_combout  $ (\xteablock_inst|Add3~30_combout ))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(\xteablock_inst|Add2~30_combout ),
	.datad(\xteablock_inst|Add3~30_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~62 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N4
cycloneive_lcell_comb \xteablock_inst|Add1~65 (
// Equation(s):
// \xteablock_inst|Add1~65_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & ((\xteablock_inst|Add1~63_combout ))) # (!\xteablock_inst|xtea_cstate.change_v0~q  & (xtea_input[47]))

	.dataa(gnd),
	.datab(xtea_input[47]),
	.datac(\xteablock_inst|Add1~63_combout ),
	.datad(\xteablock_inst|xtea_cstate.change_v0~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~65_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~65 .lut_mask = 16'hF0CC;
defparam \xteablock_inst|Add1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N6
cycloneive_lcell_comb \xteablock_inst|subinput0[15] (
// Equation(s):
// \xteablock_inst|subinput0 [15] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|Add1~65_combout ))) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [15]))

	.dataa(\xteablock_inst|subinput0 [15]),
	.datab(gnd),
	.datac(\xteablock_inst|Add1~65_combout ),
	.datad(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [15]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[15] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|subinput0[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N22
cycloneive_lcell_comb \xteablock_inst|Add7~62 (
// Equation(s):
// \xteablock_inst|Add7~62_combout  = \xtea_mode~q  $ (\xteablock_inst|Add8~30_combout  $ (\xteablock_inst|Add9~30_combout ))

	.dataa(\xtea_mode~q ),
	.datab(\xteablock_inst|Add8~30_combout ),
	.datac(\xteablock_inst|Add9~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~62_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~62 .lut_mask = 16'h9696;
defparam \xteablock_inst|Add7~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N30
cycloneive_lcell_comb \xteablock_inst|Add7~65 (
// Equation(s):
// \xteablock_inst|Add7~65_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & ((\xteablock_inst|Add7~63_combout ))) # (!\xteablock_inst|xtea_cstate.change_v1~q  & (xtea_input[15]))

	.dataa(gnd),
	.datab(xtea_input[15]),
	.datac(\xteablock_inst|Add7~63_combout ),
	.datad(\xteablock_inst|xtea_cstate.change_v1~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~65_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~65 .lut_mask = 16'hF0CC;
defparam \xteablock_inst|Add7~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N0
cycloneive_lcell_comb \xteablock_inst|subinput1[15] (
// Equation(s):
// \xteablock_inst|subinput1 [15] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|Add7~65_combout ))) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [15]))

	.dataa(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.datab(\xteablock_inst|subinput1 [15]),
	.datac(gnd),
	.datad(\xteablock_inst|Add7~65_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [15]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[15] .lut_mask = 16'hEE44;
defparam \xteablock_inst|subinput1[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N26
cycloneive_lcell_comb \xteablock_inst|xtea_output[15] (
// Equation(s):
// \xteablock_inst|xtea_output [15] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [15])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [15])))

	.dataa(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.datab(\xteablock_inst|subinput1 [15]),
	.datac(\xteablock_inst|xtea_output [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [15]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[15] .lut_mask = 16'hD8D8;
defparam \xteablock_inst|xtea_output[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N2
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[15]~20 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[15]~20_combout  = (\serialblock_inst|serialreader_inst|temp_data [15] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )) # 
// (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )))

	.dataa(\serialblock_inst|serialreader_inst|temp_data [15]),
	.datab(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[15]~20 .lut_mask = 16'h2AAA;
defparam \serialblock_inst|serialreader_inst|reader_data_out[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N12
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[15] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [15] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[15]~20_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [15]))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out [15]),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[15]~20_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [15]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[15] .lut_mask = 16'hC088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N14
cycloneive_lcell_comb \Selector69~0 (
// Equation(s):
// \Selector69~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [15])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [15])))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\xteablock_inst|xtea_output [15]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [15]),
	.cin(gnd),
	.combout(\Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector69~0 .lut_mask = 16'hF3C0;
defparam \Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N15
dffeas \memory_write[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector69~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[15]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[15] .is_wysiwyg = "true";
defparam \memory_write[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneive_lcell_comb \sram_inst|ram~31 (
// Equation(s):
// \sram_inst|ram~31_combout  = (\nreset~input_o  & memory_write[15])

	.dataa(\nreset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(memory_write[15]),
	.cin(gnd),
	.combout(\sram_inst|ram~31_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~31 .lut_mask = 16'hAA00;
defparam \sram_inst|ram~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N0
cycloneive_lcell_comb \sram_inst|ram[14][15]~feeder (
// Equation(s):
// \sram_inst|ram[14][15]~feeder_combout  = \sram_inst|ram~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~31_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[14][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][15]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[14][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N1
dffeas \sram_inst|ram[14][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][15] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N1
dffeas \sram_inst|ram[2][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][15] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N6
cycloneive_lcell_comb \sram_inst|ram[10][15]~feeder (
// Equation(s):
// \sram_inst|ram[10][15]~feeder_combout  = \sram_inst|ram~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~31_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[10][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][15]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[10][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N7
dffeas \sram_inst|ram[10][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][15] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N0
cycloneive_lcell_comb \sram_inst|Mux48~0 (
// Equation(s):
// \sram_inst|Mux48~0_combout  = (memory_address[3] & ((memory_address[2]) # ((\sram_inst|ram[10][15]~q )))) # (!memory_address[3] & (!memory_address[2] & (\sram_inst|ram[2][15]~q )))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[2][15]~q ),
	.datad(\sram_inst|ram[10][15]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux48~0 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N3
dffeas \sram_inst|ram[6][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][15] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N2
cycloneive_lcell_comb \sram_inst|Mux48~1 (
// Equation(s):
// \sram_inst|Mux48~1_combout  = (\sram_inst|Mux48~0_combout  & ((\sram_inst|ram[14][15]~q ) # ((!memory_address[2])))) # (!\sram_inst|Mux48~0_combout  & (((\sram_inst|ram[6][15]~q  & memory_address[2]))))

	.dataa(\sram_inst|ram[14][15]~q ),
	.datab(\sram_inst|Mux48~0_combout ),
	.datac(\sram_inst|ram[6][15]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux48~1 .lut_mask = 16'hB8CC;
defparam \sram_inst|Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \sram_inst|ram[15][15]~feeder (
// Equation(s):
// \sram_inst|ram[15][15]~feeder_combout  = \sram_inst|ram~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][15]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \sram_inst|ram[15][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][15] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N23
dffeas \sram_inst|ram[3][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][15] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \sram_inst|ram[7][15]~feeder (
// Equation(s):
// \sram_inst|ram[7][15]~feeder_combout  = \sram_inst|ram~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[7][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][15]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[7][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N13
dffeas \sram_inst|ram[7][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][15] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneive_lcell_comb \sram_inst|Mux48~7 (
// Equation(s):
// \sram_inst|Mux48~7_combout  = (memory_address[3] & (memory_address[2])) # (!memory_address[3] & ((memory_address[2] & ((\sram_inst|ram[7][15]~q ))) # (!memory_address[2] & (\sram_inst|ram[3][15]~q ))))

	.dataa(memory_address[3]),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[3][15]~q ),
	.datad(\sram_inst|ram[7][15]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux48~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux48~7 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux48~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N11
dffeas \sram_inst|ram[11][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][15] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneive_lcell_comb \sram_inst|Mux48~8 (
// Equation(s):
// \sram_inst|Mux48~8_combout  = (\sram_inst|Mux48~7_combout  & ((\sram_inst|ram[15][15]~q ) # ((!memory_address[3])))) # (!\sram_inst|Mux48~7_combout  & (((\sram_inst|ram[11][15]~q  & memory_address[3]))))

	.dataa(\sram_inst|ram[15][15]~q ),
	.datab(\sram_inst|Mux48~7_combout ),
	.datac(\sram_inst|ram[11][15]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux48~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux48~8 .lut_mask = 16'hB8CC;
defparam \sram_inst|Mux48~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
cycloneive_lcell_comb \sram_inst|ram[12][15]~feeder (
// Equation(s):
// \sram_inst|ram[12][15]~feeder_combout  = \sram_inst|ram~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[12][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[12][15]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[12][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N27
dffeas \sram_inst|ram[12][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[12][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][15] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N6
cycloneive_lcell_comb \sram_inst|ram[4][15]~feeder (
// Equation(s):
// \sram_inst|ram[4][15]~feeder_combout  = \sram_inst|ram~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[4][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][15]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[4][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N7
dffeas \sram_inst|ram[4][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][15] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N29
dffeas \sram_inst|ram[0][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][15] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cycloneive_lcell_comb \sram_inst|ram[8][15]~feeder (
// Equation(s):
// \sram_inst|ram[8][15]~feeder_combout  = \sram_inst|ram~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~31_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[8][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][15]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[8][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N1
dffeas \sram_inst|ram[8][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][15] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \sram_inst|Mux48~4 (
// Equation(s):
// \sram_inst|Mux48~4_combout  = (memory_address[2] & (memory_address[3])) # (!memory_address[2] & ((memory_address[3] & ((\sram_inst|ram[8][15]~q ))) # (!memory_address[3] & (\sram_inst|ram[0][15]~q ))))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[0][15]~q ),
	.datad(\sram_inst|ram[8][15]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux48~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux48~4 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux48~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneive_lcell_comb \sram_inst|Mux48~5 (
// Equation(s):
// \sram_inst|Mux48~5_combout  = (memory_address[2] & ((\sram_inst|Mux48~4_combout  & (\sram_inst|ram[12][15]~q )) # (!\sram_inst|Mux48~4_combout  & ((\sram_inst|ram[4][15]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux48~4_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[12][15]~q ),
	.datac(\sram_inst|ram[4][15]~q ),
	.datad(\sram_inst|Mux48~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux48~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux48~5 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux48~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N18
cycloneive_lcell_comb \sram_inst|ram[9][15]~feeder (
// Equation(s):
// \sram_inst|ram[9][15]~feeder_combout  = \sram_inst|ram~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][15]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N19
dffeas \sram_inst|ram[9][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][15] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N5
dffeas \sram_inst|ram[13][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][15] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cycloneive_lcell_comb \sram_inst|ram[5][15]~feeder (
// Equation(s):
// \sram_inst|ram[5][15]~feeder_combout  = \sram_inst|ram~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[5][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][15]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[5][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N21
dffeas \sram_inst|ram[5][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][15] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N11
dffeas \sram_inst|ram[1][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][15] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
cycloneive_lcell_comb \sram_inst|Mux48~2 (
// Equation(s):
// \sram_inst|Mux48~2_combout  = (memory_address[2] & ((\sram_inst|ram[5][15]~q ) # ((memory_address[3])))) # (!memory_address[2] & (((\sram_inst|ram[1][15]~q  & !memory_address[3]))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[5][15]~q ),
	.datac(\sram_inst|ram[1][15]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux48~2 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N4
cycloneive_lcell_comb \sram_inst|Mux48~3 (
// Equation(s):
// \sram_inst|Mux48~3_combout  = (memory_address[3] & ((\sram_inst|Mux48~2_combout  & ((\sram_inst|ram[13][15]~q ))) # (!\sram_inst|Mux48~2_combout  & (\sram_inst|ram[9][15]~q )))) # (!memory_address[3] & (((\sram_inst|Mux48~2_combout ))))

	.dataa(\sram_inst|ram[9][15]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[13][15]~q ),
	.datad(\sram_inst|Mux48~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux48~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux48~3 .lut_mask = 16'hF388;
defparam \sram_inst|Mux48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \sram_inst|Mux48~6 (
// Equation(s):
// \sram_inst|Mux48~6_combout  = (memory_address[0] & (((memory_address[1]) # (\sram_inst|Mux48~3_combout )))) # (!memory_address[0] & (\sram_inst|Mux48~5_combout  & (!memory_address[1])))

	.dataa(memory_address[0]),
	.datab(\sram_inst|Mux48~5_combout ),
	.datac(memory_address[1]),
	.datad(\sram_inst|Mux48~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux48~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux48~6 .lut_mask = 16'hAEA4;
defparam \sram_inst|Mux48~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneive_lcell_comb \sram_inst|Mux48~9 (
// Equation(s):
// \sram_inst|Mux48~9_combout  = (memory_address[1] & ((\sram_inst|Mux48~6_combout  & ((\sram_inst|Mux48~8_combout ))) # (!\sram_inst|Mux48~6_combout  & (\sram_inst|Mux48~1_combout )))) # (!memory_address[1] & (((\sram_inst|Mux48~6_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|Mux48~1_combout ),
	.datac(\sram_inst|Mux48~8_combout ),
	.datad(\sram_inst|Mux48~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux48~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux48~9 .lut_mask = 16'hF588;
defparam \sram_inst|Mux48~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N7
dffeas \sram_inst|memory_read[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux48~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[15] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N22
cycloneive_lcell_comb \xtea_key~17 (
// Equation(s):
// \xtea_key~17_combout  = \sram_inst|memory_read [15] $ (\Equal2~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|memory_read [15]),
	.datad(\Equal2~20_combout ),
	.cin(gnd),
	.combout(\xtea_key~17_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~17 .lut_mask = 16'h0FF0;
defparam \xtea_key~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N23
dffeas \xtea_key[79] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[79]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[79] .is_wysiwyg = "true";
defparam \xtea_key[79] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N26
cycloneive_lcell_comb \xteablock_inst|subkey[1][15] (
// Equation(s):
// \xteablock_inst|subkey[1][15]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((\xteablock_inst|subkey[1][15]~combout ))) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (xtea_key[79]))

	.dataa(xtea_key[79]),
	.datab(gnd),
	.datac(\xteablock_inst|subkey[1][15]~combout ),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][15]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][15] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|subkey[1][15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N24
cycloneive_lcell_comb \xteablock_inst|rand_key~96 (
// Equation(s):
// \xteablock_inst|rand_key~96_combout  = (\xteablock_inst|sum [0] & (((!\xteablock_inst|sum [1])))) # (!\xteablock_inst|sum [0] & ((\xteablock_inst|sum [1] & ((\xteablock_inst|subkey[2][15]~combout ))) # (!\xteablock_inst|sum [1] & 
// (\xteablock_inst|subkey[0][15]~combout ))))

	.dataa(\xteablock_inst|subkey[0][15]~combout ),
	.datab(\xteablock_inst|subkey[2][15]~combout ),
	.datac(\xteablock_inst|sum [0]),
	.datad(\xteablock_inst|sum [1]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~96_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~96 .lut_mask = 16'h0CFA;
defparam \xteablock_inst|rand_key~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N18
cycloneive_lcell_comb \xteablock_inst|rand_key~97 (
// Equation(s):
// \xteablock_inst|rand_key~97_combout  = (\xteablock_inst|sum [0] & ((\xteablock_inst|rand_key~96_combout  & (\xteablock_inst|subkey[1][15]~combout )) # (!\xteablock_inst|rand_key~96_combout  & ((\xteablock_inst|subkey[3][15]~combout ))))) # 
// (!\xteablock_inst|sum [0] & (((\xteablock_inst|rand_key~96_combout ))))

	.dataa(\xteablock_inst|subkey[1][15]~combout ),
	.datab(\xteablock_inst|subkey[3][15]~combout ),
	.datac(\xteablock_inst|sum [0]),
	.datad(\xteablock_inst|rand_key~96_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~97_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~97 .lut_mask = 16'hAFC0;
defparam \xteablock_inst|rand_key~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N0
cycloneive_lcell_comb \xteablock_inst|Add3~32 (
// Equation(s):
// \xteablock_inst|Add3~32_combout  = ((\xteablock_inst|rand_key~99_combout  $ (\xteablock_inst|sum [16] $ (!\xteablock_inst|Add3~31 )))) # (GND)
// \xteablock_inst|Add3~33  = CARRY((\xteablock_inst|rand_key~99_combout  & ((\xteablock_inst|sum [16]) # (!\xteablock_inst|Add3~31 ))) # (!\xteablock_inst|rand_key~99_combout  & (\xteablock_inst|sum [16] & !\xteablock_inst|Add3~31 )))

	.dataa(\xteablock_inst|rand_key~99_combout ),
	.datab(\xteablock_inst|sum [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~31 ),
	.combout(\xteablock_inst|Add3~32_combout ),
	.cout(\xteablock_inst|Add3~33 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~32 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
cycloneive_lcell_comb \xteablock_inst|Add1~66 (
// Equation(s):
// \xteablock_inst|Add1~66_combout  = \xtea_mode~q  $ (\xteablock_inst|Add3~32_combout  $ (\xteablock_inst|Add2~32_combout ))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(\xteablock_inst|Add3~32_combout ),
	.datad(\xteablock_inst|Add2~32_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~66_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~66 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N30
cycloneive_lcell_comb \xteablock_inst|Add1~69 (
// Equation(s):
// \xteablock_inst|Add1~69_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & ((\xteablock_inst|Add1~67_combout ))) # (!\xteablock_inst|xtea_cstate.change_v0~q  & (xtea_input[48]))

	.dataa(gnd),
	.datab(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datac(xtea_input[48]),
	.datad(\xteablock_inst|Add1~67_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~69_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~69 .lut_mask = 16'hFC30;
defparam \xteablock_inst|Add1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N16
cycloneive_lcell_comb \xteablock_inst|subinput0[16] (
// Equation(s):
// \xteablock_inst|subinput0 [16] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|Add1~69_combout )) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [16])))

	.dataa(\xteablock_inst|Add1~69_combout ),
	.datab(\xteablock_inst|subinput0 [16]),
	.datac(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [16]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[16] .lut_mask = 16'hACAC;
defparam \xteablock_inst|subinput0[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N8
cycloneive_lcell_comb \xteablock_inst|xtea_output[48] (
// Equation(s):
// \xteablock_inst|xtea_output [48] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [16]))) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|xtea_output [48]))

	.dataa(\xteablock_inst|xtea_output [48]),
	.datab(\xteablock_inst|subinput0 [16]),
	.datac(gnd),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [48]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[48] .lut_mask = 16'hCCAA;
defparam \xteablock_inst|xtea_output[48] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N28
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[48]~53 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[48]~53_combout  = (\serialblock_inst|serialreader_inst|temp_data [48] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )) # 
// (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )))

	.dataa(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [48]),
	.datac(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[48]~53_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[48]~53 .lut_mask = 16'h4CCC;
defparam \serialblock_inst|serialreader_inst|reader_data_out[48]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N28
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[48] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [48] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out[48]~53_combout ))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out [48]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [48]),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out[48]~53_combout ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [48]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[48] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|reader_data_out[48] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N22
cycloneive_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [48])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [48])))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\xteablock_inst|xtea_output [48]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [48]),
	.cin(gnd),
	.combout(\Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~0 .lut_mask = 16'hF3C0;
defparam \Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N23
dffeas \memory_write[48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[48]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[48] .is_wysiwyg = "true";
defparam \memory_write[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N4
cycloneive_lcell_comb \sram_inst|ram~64 (
// Equation(s):
// \sram_inst|ram~64_combout  = (\nreset~input_o  & memory_write[48])

	.dataa(gnd),
	.datab(\nreset~input_o ),
	.datac(gnd),
	.datad(memory_write[48]),
	.cin(gnd),
	.combout(\sram_inst|ram~64_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~64 .lut_mask = 16'hCC00;
defparam \sram_inst|ram~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cycloneive_lcell_comb \sram_inst|ram[9][48]~feeder (
// Equation(s):
// \sram_inst|ram[9][48]~feeder_combout  = \sram_inst|ram~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~64_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][48]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N29
dffeas \sram_inst|ram[9][48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][48] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][48] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N7
dffeas \sram_inst|ram[8][48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][48] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
cycloneive_lcell_comb \sram_inst|Mux15~2 (
// Equation(s):
// \sram_inst|Mux15~2_combout  = (memory_address[0] & ((\sram_inst|ram[9][48]~q ) # ((memory_address[1])))) # (!memory_address[0] & (((\sram_inst|ram[8][48]~q  & !memory_address[1]))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[9][48]~q ),
	.datac(\sram_inst|ram[8][48]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux15~2 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cycloneive_lcell_comb \sram_inst|ram[10][48]~feeder (
// Equation(s):
// \sram_inst|ram[10][48]~feeder_combout  = \sram_inst|ram~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~64_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][48]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N9
dffeas \sram_inst|ram[10][48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][48] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][48] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N27
dffeas \sram_inst|ram[11][48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][48] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneive_lcell_comb \sram_inst|Mux15~3 (
// Equation(s):
// \sram_inst|Mux15~3_combout  = (\sram_inst|Mux15~2_combout  & (((\sram_inst|ram[11][48]~q ) # (!memory_address[1])))) # (!\sram_inst|Mux15~2_combout  & (\sram_inst|ram[10][48]~q  & ((memory_address[1]))))

	.dataa(\sram_inst|Mux15~2_combout ),
	.datab(\sram_inst|ram[10][48]~q ),
	.datac(\sram_inst|ram[11][48]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux15~3 .lut_mask = 16'hE4AA;
defparam \sram_inst|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N14
cycloneive_lcell_comb \sram_inst|ram[1][48]~feeder (
// Equation(s):
// \sram_inst|ram[1][48]~feeder_combout  = \sram_inst|ram~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~64_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[1][48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][48]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[1][48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N15
dffeas \sram_inst|ram[1][48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][48] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][48] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N29
dffeas \sram_inst|ram[3][48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][48] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N28
cycloneive_lcell_comb \sram_inst|ram[2][48]~feeder (
// Equation(s):
// \sram_inst|ram[2][48]~feeder_combout  = \sram_inst|ram~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~64_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[2][48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][48]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[2][48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N29
dffeas \sram_inst|ram[2][48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][48] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][48] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N23
dffeas \sram_inst|ram[0][48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][48] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N22
cycloneive_lcell_comb \sram_inst|Mux15~4 (
// Equation(s):
// \sram_inst|Mux15~4_combout  = (memory_address[1] & ((\sram_inst|ram[2][48]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[0][48]~q  & !memory_address[0]))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[2][48]~q ),
	.datac(\sram_inst|ram[0][48]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux15~4 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N28
cycloneive_lcell_comb \sram_inst|Mux15~5 (
// Equation(s):
// \sram_inst|Mux15~5_combout  = (memory_address[0] & ((\sram_inst|Mux15~4_combout  & ((\sram_inst|ram[3][48]~q ))) # (!\sram_inst|Mux15~4_combout  & (\sram_inst|ram[1][48]~q )))) # (!memory_address[0] & (((\sram_inst|Mux15~4_combout ))))

	.dataa(\sram_inst|ram[1][48]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[3][48]~q ),
	.datad(\sram_inst|Mux15~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux15~5 .lut_mask = 16'hF388;
defparam \sram_inst|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N28
cycloneive_lcell_comb \sram_inst|Mux15~6 (
// Equation(s):
// \sram_inst|Mux15~6_combout  = (memory_address[2] & (memory_address[3])) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|Mux15~3_combout )) # (!memory_address[3] & ((\sram_inst|Mux15~5_combout )))))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|Mux15~3_combout ),
	.datad(\sram_inst|Mux15~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux15~6 .lut_mask = 16'hD9C8;
defparam \sram_inst|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N2
cycloneive_lcell_comb \sram_inst|ram[7][48]~feeder (
// Equation(s):
// \sram_inst|ram[7][48]~feeder_combout  = \sram_inst|ram~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~64_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[7][48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][48]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[7][48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N3
dffeas \sram_inst|ram[7][48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][48] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneive_lcell_comb \sram_inst|ram[6][48]~feeder (
// Equation(s):
// \sram_inst|ram[6][48]~feeder_combout  = \sram_inst|ram~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~64_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[6][48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][48]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[6][48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N25
dffeas \sram_inst|ram[6][48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][48] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][48] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N25
dffeas \sram_inst|ram[4][48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][48] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
cycloneive_lcell_comb \sram_inst|Mux15~0 (
// Equation(s):
// \sram_inst|Mux15~0_combout  = (memory_address[0] & (((memory_address[1])))) # (!memory_address[0] & ((memory_address[1] & (\sram_inst|ram[6][48]~q )) # (!memory_address[1] & ((\sram_inst|ram[4][48]~q )))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[6][48]~q ),
	.datac(\sram_inst|ram[4][48]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux15~0 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N31
dffeas \sram_inst|ram[5][48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][48] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N30
cycloneive_lcell_comb \sram_inst|Mux15~1 (
// Equation(s):
// \sram_inst|Mux15~1_combout  = (\sram_inst|Mux15~0_combout  & ((\sram_inst|ram[7][48]~q ) # ((!memory_address[0])))) # (!\sram_inst|Mux15~0_combout  & (((\sram_inst|ram[5][48]~q  & memory_address[0]))))

	.dataa(\sram_inst|ram[7][48]~q ),
	.datab(\sram_inst|Mux15~0_combout ),
	.datac(\sram_inst|ram[5][48]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux15~1 .lut_mask = 16'hB8CC;
defparam \sram_inst|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N26
cycloneive_lcell_comb \sram_inst|ram[15][48]~feeder (
// Equation(s):
// \sram_inst|ram[15][48]~feeder_combout  = \sram_inst|ram~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~64_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][48]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N27
dffeas \sram_inst|ram[15][48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][48] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][48] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N11
dffeas \sram_inst|ram[14][48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][48] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N24
cycloneive_lcell_comb \sram_inst|ram[13][48]~feeder (
// Equation(s):
// \sram_inst|ram[13][48]~feeder_combout  = \sram_inst|ram~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~64_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[13][48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][48]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[13][48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y18_N25
dffeas \sram_inst|ram[13][48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][48] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][48] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y18_N29
dffeas \sram_inst|ram[12][48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][48] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N28
cycloneive_lcell_comb \sram_inst|Mux15~7 (
// Equation(s):
// \sram_inst|Mux15~7_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[13][48]~q )) # (!memory_address[0] & ((\sram_inst|ram[12][48]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[13][48]~q ),
	.datac(\sram_inst|ram[12][48]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux15~7 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N10
cycloneive_lcell_comb \sram_inst|Mux15~8 (
// Equation(s):
// \sram_inst|Mux15~8_combout  = (memory_address[1] & ((\sram_inst|Mux15~7_combout  & (\sram_inst|ram[15][48]~q )) # (!\sram_inst|Mux15~7_combout  & ((\sram_inst|ram[14][48]~q ))))) # (!memory_address[1] & (((\sram_inst|Mux15~7_combout ))))

	.dataa(\sram_inst|ram[15][48]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[14][48]~q ),
	.datad(\sram_inst|Mux15~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux15~8 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N4
cycloneive_lcell_comb \sram_inst|Mux15~9 (
// Equation(s):
// \sram_inst|Mux15~9_combout  = (memory_address[2] & ((\sram_inst|Mux15~6_combout  & ((\sram_inst|Mux15~8_combout ))) # (!\sram_inst|Mux15~6_combout  & (\sram_inst|Mux15~1_combout )))) # (!memory_address[2] & (\sram_inst|Mux15~6_combout ))

	.dataa(memory_address[2]),
	.datab(\sram_inst|Mux15~6_combout ),
	.datac(\sram_inst|Mux15~1_combout ),
	.datad(\sram_inst|Mux15~8_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux15~9 .lut_mask = 16'hEC64;
defparam \sram_inst|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N5
dffeas \sram_inst|memory_read[48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux15~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [48]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[48] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N22
cycloneive_lcell_comb \xtea_key~19 (
// Equation(s):
// \xtea_key~19_combout  = \Equal2~20_combout  $ (\sram_inst|memory_read [48])

	.dataa(\Equal2~20_combout ),
	.datab(gnd),
	.datac(\sram_inst|memory_read [48]),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_key~19_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~19 .lut_mask = 16'h5A5A;
defparam \xtea_key~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N23
dffeas \xtea_key[112] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[112]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[112] .is_wysiwyg = "true";
defparam \xtea_key[112] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N26
cycloneive_lcell_comb \xteablock_inst|subkey[0][16] (
// Equation(s):
// \xteablock_inst|subkey[0][16]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[0][16]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[112])))

	.dataa(\xteablock_inst|subkey[0][16]~combout ),
	.datab(gnd),
	.datac(xtea_key[112]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[0][16]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[0][16] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subkey[0][16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N12
cycloneive_lcell_comb \xteablock_inst|rand_key~98 (
// Equation(s):
// \xteablock_inst|rand_key~98_combout  = (\xteablock_inst|sum [0] & (((\xteablock_inst|subkey[3][16]~combout ) # (!\xteablock_inst|sum [1])))) # (!\xteablock_inst|sum [0] & (\xteablock_inst|subkey[0][16]~combout  & ((!\xteablock_inst|sum [1]))))

	.dataa(\xteablock_inst|subkey[0][16]~combout ),
	.datab(\xteablock_inst|subkey[3][16]~combout ),
	.datac(\xteablock_inst|sum [0]),
	.datad(\xteablock_inst|sum [1]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~98_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~98 .lut_mask = 16'hC0FA;
defparam \xteablock_inst|rand_key~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N14
cycloneive_lcell_comb \xteablock_inst|rand_key~99 (
// Equation(s):
// \xteablock_inst|rand_key~99_combout  = (\xteablock_inst|rand_key~98_combout  & (((\xteablock_inst|subkey[1][16]~combout ) # (!\xteablock_inst|rand_key~65_combout )))) # (!\xteablock_inst|rand_key~98_combout  & (\xteablock_inst|subkey[2][16]~combout  & 
// (\xteablock_inst|rand_key~65_combout )))

	.dataa(\xteablock_inst|rand_key~98_combout ),
	.datab(\xteablock_inst|subkey[2][16]~combout ),
	.datac(\xteablock_inst|rand_key~65_combout ),
	.datad(\xteablock_inst|subkey[1][16]~combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~99_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~99 .lut_mask = 16'hEA4A;
defparam \xteablock_inst|rand_key~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cycloneive_lcell_comb \xteablock_inst|Add1~70 (
// Equation(s):
// \xteablock_inst|Add1~70_combout  = \xtea_mode~q  $ (\xteablock_inst|Add3~34_combout  $ (\xteablock_inst|Add2~34_combout ))

	.dataa(\xtea_mode~q ),
	.datab(\xteablock_inst|Add3~34_combout ),
	.datac(gnd),
	.datad(\xteablock_inst|Add2~34_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~70_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~70 .lut_mask = 16'h9966;
defparam \xteablock_inst|Add1~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N18
cycloneive_lcell_comb \xteablock_inst|Add1~73 (
// Equation(s):
// \xteablock_inst|Add1~73_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & ((\xteablock_inst|Add1~71_combout ))) # (!\xteablock_inst|xtea_cstate.change_v0~q  & (xtea_input[49]))

	.dataa(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datab(gnd),
	.datac(xtea_input[49]),
	.datad(\xteablock_inst|Add1~71_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~73_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~73 .lut_mask = 16'hFA50;
defparam \xteablock_inst|Add1~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N4
cycloneive_lcell_comb \xteablock_inst|subinput0[17] (
// Equation(s):
// \xteablock_inst|subinput0 [17] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|Add1~73_combout )) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [17])))

	.dataa(\xteablock_inst|Add1~73_combout ),
	.datab(\xteablock_inst|subinput0 [17]),
	.datac(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [17]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[17] .lut_mask = 16'hACAC;
defparam \xteablock_inst|subinput0[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N14
cycloneive_lcell_comb \xteablock_inst|Add7~70 (
// Equation(s):
// \xteablock_inst|Add7~70_combout  = \xteablock_inst|Add8~34_combout  $ (\xteablock_inst|Add9~34_combout  $ (\xtea_mode~q ))

	.dataa(\xteablock_inst|Add8~34_combout ),
	.datab(gnd),
	.datac(\xteablock_inst|Add9~34_combout ),
	.datad(\xtea_mode~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~70_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~70 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add7~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N4
cycloneive_lcell_comb \xteablock_inst|Add7~73 (
// Equation(s):
// \xteablock_inst|Add7~73_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & ((\xteablock_inst|Add7~71_combout ))) # (!\xteablock_inst|xtea_cstate.change_v1~q  & (xtea_input[17]))

	.dataa(xtea_input[17]),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_cstate.change_v1~q ),
	.datad(\xteablock_inst|Add7~71_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~73_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~73 .lut_mask = 16'hFA0A;
defparam \xteablock_inst|Add7~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N12
cycloneive_lcell_comb \xteablock_inst|subinput1[17] (
// Equation(s):
// \xteablock_inst|subinput1 [17] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|Add7~73_combout ))) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [17]))

	.dataa(\xteablock_inst|subinput1 [17]),
	.datab(gnd),
	.datac(\xteablock_inst|Add7~73_combout ),
	.datad(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [17]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[17] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|subinput1[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N0
cycloneive_lcell_comb \xteablock_inst|res_v~28 (
// Equation(s):
// \xteablock_inst|res_v~28_combout  = \xteablock_inst|subinput1 [26] $ (\xteablock_inst|subinput1 [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|subinput1 [26]),
	.datad(\xteablock_inst|subinput1 [17]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~28_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~28 .lut_mask = 16'h0FF0;
defparam \xteablock_inst|res_v~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
cycloneive_lcell_comb \xteablock_inst|Add1~42 (
// Equation(s):
// \xteablock_inst|Add1~42_combout  = \xteablock_inst|Add2~20_combout  $ (\xtea_mode~q  $ (\xteablock_inst|Add3~20_combout ))

	.dataa(\xteablock_inst|Add2~20_combout ),
	.datab(gnd),
	.datac(\xtea_mode~q ),
	.datad(\xteablock_inst|Add3~20_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~42_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~42 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \xteablock_inst|Add1~45 (
// Equation(s):
// \xteablock_inst|Add1~45_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & ((\xteablock_inst|Add1~43_combout ))) # (!\xteablock_inst|xtea_cstate.change_v0~q  & (xtea_input[42]))

	.dataa(gnd),
	.datab(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datac(xtea_input[42]),
	.datad(\xteablock_inst|Add1~43_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~45_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~45 .lut_mask = 16'hFC30;
defparam \xteablock_inst|Add1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneive_lcell_comb \xteablock_inst|subinput0[10] (
// Equation(s):
// \xteablock_inst|subinput0 [10] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|Add1~45_combout )) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [10])))

	.dataa(\xteablock_inst|Add1~45_combout ),
	.datab(\xteablock_inst|subinput0 [10]),
	.datac(gnd),
	.datad(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [10]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[10] .lut_mask = 16'hAACC;
defparam \xteablock_inst|subinput0[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N24
cycloneive_lcell_comb \xteablock_inst|Add7~42 (
// Equation(s):
// \xteablock_inst|Add7~42_combout  = \xteablock_inst|Add8~20_combout  $ (\xteablock_inst|Add9~20_combout  $ (\xtea_mode~q ))

	.dataa(gnd),
	.datab(\xteablock_inst|Add8~20_combout ),
	.datac(\xteablock_inst|Add9~20_combout ),
	.datad(\xtea_mode~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~42_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~42 .lut_mask = 16'hC33C;
defparam \xteablock_inst|Add7~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N7
dffeas \xtea_input[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[10]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[10] .is_wysiwyg = "true";
defparam \xtea_input[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N6
cycloneive_lcell_comb \xteablock_inst|Add7~45 (
// Equation(s):
// \xteablock_inst|Add7~45_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & (\xteablock_inst|Add7~43_combout )) # (!\xteablock_inst|xtea_cstate.change_v1~q  & ((xtea_input[10])))

	.dataa(\xteablock_inst|Add7~43_combout ),
	.datab(gnd),
	.datac(xtea_input[10]),
	.datad(\xteablock_inst|xtea_cstate.change_v1~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~45_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~45 .lut_mask = 16'hAAF0;
defparam \xteablock_inst|Add7~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N8
cycloneive_lcell_comb \xteablock_inst|subinput1[10] (
// Equation(s):
// \xteablock_inst|subinput1 [10] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|Add7~45_combout )) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|subinput1 [10])))

	.dataa(\xteablock_inst|Add7~45_combout ),
	.datab(gnd),
	.datac(\xteablock_inst|subinput1 [10]),
	.datad(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [10]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[10] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subinput1[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N20
cycloneive_lcell_comb \xteablock_inst|res_v~44 (
// Equation(s):
// \xteablock_inst|res_v~44_combout  = \xteablock_inst|subinput1 [10] $ (\xteablock_inst|subinput1 [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|subinput1 [10]),
	.datad(\xteablock_inst|subinput1 [1]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~44_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~44 .lut_mask = 16'h0FF0;
defparam \xteablock_inst|res_v~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N20
cycloneive_lcell_comb \xteablock_inst|Add3~52 (
// Equation(s):
// \xteablock_inst|Add3~52_combout  = ((\xteablock_inst|rand_key~119_combout  $ (\xteablock_inst|sum [26] $ (!\xteablock_inst|Add3~51 )))) # (GND)
// \xteablock_inst|Add3~53  = CARRY((\xteablock_inst|rand_key~119_combout  & ((\xteablock_inst|sum [26]) # (!\xteablock_inst|Add3~51 ))) # (!\xteablock_inst|rand_key~119_combout  & (\xteablock_inst|sum [26] & !\xteablock_inst|Add3~51 )))

	.dataa(\xteablock_inst|rand_key~119_combout ),
	.datab(\xteablock_inst|sum [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|Add3~51 ),
	.combout(\xteablock_inst|Add3~52_combout ),
	.cout(\xteablock_inst|Add3~53 ));
// synopsys translate_off
defparam \xteablock_inst|Add3~52 .lut_mask = 16'h698E;
defparam \xteablock_inst|Add3~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N4
cycloneive_lcell_comb \xteablock_inst|Add1~106 (
// Equation(s):
// \xteablock_inst|Add1~106_combout  = \xtea_mode~q  $ (\xteablock_inst|Add2~52_combout  $ (\xteablock_inst|Add3~52_combout ))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(\xteablock_inst|Add2~52_combout ),
	.datad(\xteablock_inst|Add3~52_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~106_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~106 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add1~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N20
cycloneive_lcell_comb \xteablock_inst|Add1~109 (
// Equation(s):
// \xteablock_inst|Add1~109_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & ((\xteablock_inst|Add1~107_combout ))) # (!\xteablock_inst|xtea_cstate.change_v0~q  & (xtea_input[58]))

	.dataa(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datab(gnd),
	.datac(xtea_input[58]),
	.datad(\xteablock_inst|Add1~107_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~109_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~109 .lut_mask = 16'hFA50;
defparam \xteablock_inst|Add1~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N6
cycloneive_lcell_comb \xteablock_inst|subinput0[26] (
// Equation(s):
// \xteablock_inst|subinput0 [26] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|Add1~109_combout )) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [26])))

	.dataa(\xteablock_inst|Add1~109_combout ),
	.datab(gnd),
	.datac(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.datad(\xteablock_inst|subinput0 [26]),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [26]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[26] .lut_mask = 16'hAFA0;
defparam \xteablock_inst|subinput0[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cycloneive_lcell_comb \xteablock_inst|Add7~6 (
// Equation(s):
// \xteablock_inst|Add7~6_combout  = \xteablock_inst|Add8~2_combout  $ (\xtea_mode~q  $ (\xteablock_inst|Add9~2_combout ))

	.dataa(gnd),
	.datab(\xteablock_inst|Add8~2_combout ),
	.datac(\xtea_mode~q ),
	.datad(\xteablock_inst|Add9~2_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~6_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~6 .lut_mask = 16'hC33C;
defparam \xteablock_inst|Add7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N17
dffeas \xtea_input[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[1]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[1] .is_wysiwyg = "true";
defparam \xtea_input[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N16
cycloneive_lcell_comb \xteablock_inst|Add7~9 (
// Equation(s):
// \xteablock_inst|Add7~9_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & (\xteablock_inst|Add7~7_combout )) # (!\xteablock_inst|xtea_cstate.change_v1~q  & ((xtea_input[1])))

	.dataa(gnd),
	.datab(\xteablock_inst|Add7~7_combout ),
	.datac(xtea_input[1]),
	.datad(\xteablock_inst|xtea_cstate.change_v1~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~9_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~9 .lut_mask = 16'hCCF0;
defparam \xteablock_inst|Add7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N10
cycloneive_lcell_comb \xteablock_inst|subinput1[1] (
// Equation(s):
// \xteablock_inst|subinput1 [1] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|Add7~9_combout ))) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [1]))

	.dataa(\xteablock_inst|subinput1 [1]),
	.datab(gnd),
	.datac(\xteablock_inst|Add7~9_combout ),
	.datad(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [1]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[1] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|subinput1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
cycloneive_lcell_comb \xteablock_inst|Add1~6 (
// Equation(s):
// \xteablock_inst|Add1~6_combout  = \xteablock_inst|Add2~2_combout  $ (\xtea_mode~q  $ (\xteablock_inst|Add3~2_combout ))

	.dataa(\xteablock_inst|Add2~2_combout ),
	.datab(gnd),
	.datac(\xtea_mode~q ),
	.datad(\xteablock_inst|Add3~2_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~6 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \xteablock_inst|Add1~9 (
// Equation(s):
// \xteablock_inst|Add1~9_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & ((\xteablock_inst|Add1~7_combout ))) # (!\xteablock_inst|xtea_cstate.change_v0~q  & (xtea_input[33]))

	.dataa(gnd),
	.datab(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datac(xtea_input[33]),
	.datad(\xteablock_inst|Add1~7_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~9_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~9 .lut_mask = 16'hFC30;
defparam \xteablock_inst|Add1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \xteablock_inst|subinput0[1] (
// Equation(s):
// \xteablock_inst|subinput0 [1] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|Add1~9_combout )) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [1])))

	.dataa(\xteablock_inst|Add1~9_combout ),
	.datab(gnd),
	.datac(\xteablock_inst|subinput0 [1]),
	.datad(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [1]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[1] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subinput0[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \xteablock_inst|res_v~21 (
// Equation(s):
// \xteablock_inst|res_v~21_combout  = \xteablock_inst|subinput0 [1] $ (\xteablock_inst|subinput0 [10])

	.dataa(gnd),
	.datab(\xteablock_inst|subinput0 [1]),
	.datac(gnd),
	.datad(\xteablock_inst|subinput0 [10]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~21_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~21 .lut_mask = 16'h33CC;
defparam \xteablock_inst|res_v~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
cycloneive_lcell_comb \xteablock_inst|Add7~106 (
// Equation(s):
// \xteablock_inst|Add7~106_combout  = \xtea_mode~q  $ (\xteablock_inst|Add8~52_combout  $ (\xteablock_inst|Add9~52_combout ))

	.dataa(\xtea_mode~q ),
	.datab(\xteablock_inst|Add8~52_combout ),
	.datac(gnd),
	.datad(\xteablock_inst|Add9~52_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~106_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~106 .lut_mask = 16'h9966;
defparam \xteablock_inst|Add7~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N18
cycloneive_lcell_comb \xteablock_inst|Add7~109 (
// Equation(s):
// \xteablock_inst|Add7~109_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & ((\xteablock_inst|Add7~107_combout ))) # (!\xteablock_inst|xtea_cstate.change_v1~q  & (xtea_input[26]))

	.dataa(xtea_input[26]),
	.datab(gnd),
	.datac(\xteablock_inst|Add7~107_combout ),
	.datad(\xteablock_inst|xtea_cstate.change_v1~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~109_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~109 .lut_mask = 16'hF0AA;
defparam \xteablock_inst|Add7~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N22
cycloneive_lcell_comb \xteablock_inst|subinput1[26] (
// Equation(s):
// \xteablock_inst|subinput1 [26] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|Add7~109_combout ))) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [26]))

	.dataa(\xteablock_inst|subinput1 [26]),
	.datab(gnd),
	.datac(\xteablock_inst|Add7~109_combout ),
	.datad(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [26]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[26] .lut_mask = 16'hF0AA;
defparam \xteablock_inst|subinput1[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N30
cycloneive_lcell_comb \xteablock_inst|xtea_output[26] (
// Equation(s):
// \xteablock_inst|xtea_output [26] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|subinput1 [26]))) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|xtea_output [26]))

	.dataa(\xteablock_inst|xtea_output [26]),
	.datab(\xteablock_inst|subinput1 [26]),
	.datac(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [26]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[26] .lut_mask = 16'hCACA;
defparam \xteablock_inst|xtea_output[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N20
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[26]~31 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[26]~31_combout  = (\serialblock_inst|serialreader_inst|temp_data [26] & (((!\serialblock_inst|reader_trigger~q ) # (!\serialblock_inst|serialreader_inst|error_out[0]~7_combout )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datab(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.datac(\serialblock_inst|serialreader_inst|temp_data [26]),
	.datad(\serialblock_inst|reader_trigger~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[26]~31_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[26]~31 .lut_mask = 16'h70F0;
defparam \serialblock_inst|serialreader_inst|reader_data_out[26]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N20
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[26] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [26] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out[26]~31_combout )) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out [26])))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out[26]~31_combout ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [26]),
	.datac(\nreset~input_o ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [26]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[26] .lut_mask = 16'hA0C0;
defparam \serialblock_inst|serialreader_inst|reader_data_out[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N24
cycloneive_lcell_comb \Selector58~0 (
// Equation(s):
// \Selector58~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [26])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [26])))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\xteablock_inst|xtea_output [26]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [26]),
	.cin(gnd),
	.combout(\Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector58~0 .lut_mask = 16'hF3C0;
defparam \Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N25
dffeas \memory_write[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector58~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[26]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[26] .is_wysiwyg = "true";
defparam \memory_write[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
cycloneive_lcell_comb \sram_inst|ram~42 (
// Equation(s):
// \sram_inst|ram~42_combout  = (memory_write[26] & \nreset~input_o )

	.dataa(gnd),
	.datab(memory_write[26]),
	.datac(\nreset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram~42_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~42 .lut_mask = 16'hC0C0;
defparam \sram_inst|ram~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N14
cycloneive_lcell_comb \sram_inst|ram[11][26]~feeder (
// Equation(s):
// \sram_inst|ram[11][26]~feeder_combout  = \sram_inst|ram~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~42_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[11][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[11][26]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[11][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N15
dffeas \sram_inst|ram[11][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[11][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][26] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y17_N27
dffeas \sram_inst|ram[9][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][26] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N22
cycloneive_lcell_comb \sram_inst|ram[10][26]~feeder (
// Equation(s):
// \sram_inst|ram[10][26]~feeder_combout  = \sram_inst|ram~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~42_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[10][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][26]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[10][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y17_N23
dffeas \sram_inst|ram[10][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][26] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N19
dffeas \sram_inst|ram[8][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][26] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N18
cycloneive_lcell_comb \sram_inst|Mux37~0 (
// Equation(s):
// \sram_inst|Mux37~0_combout  = (memory_address[1] & ((\sram_inst|ram[10][26]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[8][26]~q  & !memory_address[0]))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[10][26]~q ),
	.datac(\sram_inst|ram[8][26]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux37~0 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N26
cycloneive_lcell_comb \sram_inst|Mux37~1 (
// Equation(s):
// \sram_inst|Mux37~1_combout  = (memory_address[0] & ((\sram_inst|Mux37~0_combout  & (\sram_inst|ram[11][26]~q )) # (!\sram_inst|Mux37~0_combout  & ((\sram_inst|ram[9][26]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux37~0_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[11][26]~q ),
	.datac(\sram_inst|ram[9][26]~q ),
	.datad(\sram_inst|Mux37~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux37~1 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N30
cycloneive_lcell_comb \sram_inst|ram[15][26]~feeder (
// Equation(s):
// \sram_inst|ram[15][26]~feeder_combout  = \sram_inst|ram~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~42_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[15][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][26]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[15][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N31
dffeas \sram_inst|ram[15][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][26] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N31
dffeas \sram_inst|ram[13][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][26] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N30
cycloneive_lcell_comb \sram_inst|ram[14][26]~feeder (
// Equation(s):
// \sram_inst|ram[14][26]~feeder_combout  = \sram_inst|ram~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~42_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[14][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][26]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[14][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N31
dffeas \sram_inst|ram[14][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][26] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N13
dffeas \sram_inst|ram[12][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][26] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N12
cycloneive_lcell_comb \sram_inst|Mux37~7 (
// Equation(s):
// \sram_inst|Mux37~7_combout  = (memory_address[1] & ((\sram_inst|ram[14][26]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[12][26]~q  & !memory_address[0]))))

	.dataa(\sram_inst|ram[14][26]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[12][26]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux37~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux37~7 .lut_mask = 16'hCCB8;
defparam \sram_inst|Mux37~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N30
cycloneive_lcell_comb \sram_inst|Mux37~8 (
// Equation(s):
// \sram_inst|Mux37~8_combout  = (memory_address[0] & ((\sram_inst|Mux37~7_combout  & (\sram_inst|ram[15][26]~q )) # (!\sram_inst|Mux37~7_combout  & ((\sram_inst|ram[13][26]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux37~7_combout ))))

	.dataa(\sram_inst|ram[15][26]~q ),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[13][26]~q ),
	.datad(\sram_inst|Mux37~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux37~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux37~8 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux37~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N20
cycloneive_lcell_comb \sram_inst|ram[2][26]~feeder (
// Equation(s):
// \sram_inst|ram[2][26]~feeder_combout  = \sram_inst|ram~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~42_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[2][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][26]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[2][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y17_N21
dffeas \sram_inst|ram[2][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][26] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N9
dffeas \sram_inst|ram[3][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][26] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N18
cycloneive_lcell_comb \sram_inst|ram[1][26]~feeder (
// Equation(s):
// \sram_inst|ram[1][26]~feeder_combout  = \sram_inst|ram~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[1][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][26]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[1][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N19
dffeas \sram_inst|ram[1][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][26] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N29
dffeas \sram_inst|ram[0][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][26] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N28
cycloneive_lcell_comb \sram_inst|Mux37~4 (
// Equation(s):
// \sram_inst|Mux37~4_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[1][26]~q )) # (!memory_address[0] & ((\sram_inst|ram[0][26]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[1][26]~q ),
	.datac(\sram_inst|ram[0][26]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux37~4 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N8
cycloneive_lcell_comb \sram_inst|Mux37~5 (
// Equation(s):
// \sram_inst|Mux37~5_combout  = (memory_address[1] & ((\sram_inst|Mux37~4_combout  & ((\sram_inst|ram[3][26]~q ))) # (!\sram_inst|Mux37~4_combout  & (\sram_inst|ram[2][26]~q )))) # (!memory_address[1] & (((\sram_inst|Mux37~4_combout ))))

	.dataa(\sram_inst|ram[2][26]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[3][26]~q ),
	.datad(\sram_inst|Mux37~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux37~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux37~5 .lut_mask = 16'hF388;
defparam \sram_inst|Mux37~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
cycloneive_lcell_comb \sram_inst|ram[6][26]~feeder (
// Equation(s):
// \sram_inst|ram[6][26]~feeder_combout  = \sram_inst|ram~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[6][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][26]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[6][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N11
dffeas \sram_inst|ram[6][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][26] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N5
dffeas \sram_inst|ram[7][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][26] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N0
cycloneive_lcell_comb \sram_inst|ram[5][26]~feeder (
// Equation(s):
// \sram_inst|ram[5][26]~feeder_combout  = \sram_inst|ram~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[5][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][26]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[5][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N1
dffeas \sram_inst|ram[5][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][26] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N15
dffeas \sram_inst|ram[4][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][26] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N14
cycloneive_lcell_comb \sram_inst|Mux37~2 (
// Equation(s):
// \sram_inst|Mux37~2_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[5][26]~q )) # (!memory_address[0] & ((\sram_inst|ram[4][26]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[5][26]~q ),
	.datac(\sram_inst|ram[4][26]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux37~2 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
cycloneive_lcell_comb \sram_inst|Mux37~3 (
// Equation(s):
// \sram_inst|Mux37~3_combout  = (memory_address[1] & ((\sram_inst|Mux37~2_combout  & ((\sram_inst|ram[7][26]~q ))) # (!\sram_inst|Mux37~2_combout  & (\sram_inst|ram[6][26]~q )))) # (!memory_address[1] & (((\sram_inst|Mux37~2_combout ))))

	.dataa(\sram_inst|ram[6][26]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[7][26]~q ),
	.datad(\sram_inst|Mux37~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux37~3 .lut_mask = 16'hF388;
defparam \sram_inst|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N22
cycloneive_lcell_comb \sram_inst|Mux37~6 (
// Equation(s):
// \sram_inst|Mux37~6_combout  = (memory_address[2] & ((memory_address[3]) # ((\sram_inst|Mux37~3_combout )))) # (!memory_address[2] & (!memory_address[3] & (\sram_inst|Mux37~5_combout )))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|Mux37~5_combout ),
	.datad(\sram_inst|Mux37~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux37~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux37~6 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux37~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \sram_inst|Mux37~9 (
// Equation(s):
// \sram_inst|Mux37~9_combout  = (memory_address[3] & ((\sram_inst|Mux37~6_combout  & ((\sram_inst|Mux37~8_combout ))) # (!\sram_inst|Mux37~6_combout  & (\sram_inst|Mux37~1_combout )))) # (!memory_address[3] & (((\sram_inst|Mux37~6_combout ))))

	.dataa(\sram_inst|Mux37~1_combout ),
	.datab(memory_address[3]),
	.datac(\sram_inst|Mux37~8_combout ),
	.datad(\sram_inst|Mux37~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux37~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux37~9 .lut_mask = 16'hF388;
defparam \sram_inst|Mux37~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \sram_inst|memory_read[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux37~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[26] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N8
cycloneive_lcell_comb \xtea_key~31 (
// Equation(s):
// \xtea_key~31_combout  = \Equal2~20_combout  $ (\sram_inst|memory_read [26])

	.dataa(\Equal2~20_combout ),
	.datab(gnd),
	.datac(\sram_inst|memory_read [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_key~31_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~31 .lut_mask = 16'h5A5A;
defparam \xtea_key~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N22
cycloneive_lcell_comb \xtea_key[90]~feeder (
// Equation(s):
// \xtea_key[90]~feeder_combout  = \xtea_key~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\xtea_key~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_key[90]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key[90]~feeder .lut_mask = 16'hF0F0;
defparam \xtea_key[90]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N23
dffeas \xtea_key[90] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_key[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_cstate.setup_xtea2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[90]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[90] .is_wysiwyg = "true";
defparam \xtea_key[90] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N6
cycloneive_lcell_comb \xteablock_inst|subkey[1][26] (
// Equation(s):
// \xteablock_inst|subkey[1][26]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((\xteablock_inst|subkey[1][26]~combout ))) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (xtea_key[90]))

	.dataa(gnd),
	.datab(xtea_key[90]),
	.datac(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.datad(\xteablock_inst|subkey[1][26]~combout ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[1][26]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[1][26] .lut_mask = 16'hFC0C;
defparam \xteablock_inst|subkey[1][26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N2
cycloneive_lcell_comb \xteablock_inst|rand_key~118 (
// Equation(s):
// \xteablock_inst|rand_key~118_combout  = (\xteablock_inst|sum [1] & (((\xteablock_inst|sum [0] & \xteablock_inst|subkey[3][26]~combout )))) # (!\xteablock_inst|sum [1] & ((\xteablock_inst|subkey[0][26]~combout ) # ((\xteablock_inst|sum [0]))))

	.dataa(\xteablock_inst|sum [1]),
	.datab(\xteablock_inst|subkey[0][26]~combout ),
	.datac(\xteablock_inst|sum [0]),
	.datad(\xteablock_inst|subkey[3][26]~combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~118_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~118 .lut_mask = 16'hF454;
defparam \xteablock_inst|rand_key~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N0
cycloneive_lcell_comb \xteablock_inst|rand_key~119 (
// Equation(s):
// \xteablock_inst|rand_key~119_combout  = (\xteablock_inst|rand_key~65_combout  & ((\xteablock_inst|rand_key~118_combout  & (\xteablock_inst|subkey[1][26]~combout )) # (!\xteablock_inst|rand_key~118_combout  & ((\xteablock_inst|subkey[2][26]~combout ))))) # 
// (!\xteablock_inst|rand_key~65_combout  & (((\xteablock_inst|rand_key~118_combout ))))

	.dataa(\xteablock_inst|subkey[1][26]~combout ),
	.datab(\xteablock_inst|subkey[2][26]~combout ),
	.datac(\xteablock_inst|rand_key~65_combout ),
	.datad(\xteablock_inst|rand_key~118_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~119_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~119 .lut_mask = 16'hAFC0;
defparam \xteablock_inst|rand_key~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cycloneive_lcell_comb \xteablock_inst|Add1~110 (
// Equation(s):
// \xteablock_inst|Add1~110_combout  = \xtea_mode~q  $ (\xteablock_inst|Add3~54_combout  $ (\xteablock_inst|Add2~54_combout ))

	.dataa(gnd),
	.datab(\xtea_mode~q ),
	.datac(\xteablock_inst|Add3~54_combout ),
	.datad(\xteablock_inst|Add2~54_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~110_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~110 .lut_mask = 16'hC33C;
defparam \xteablock_inst|Add1~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneive_lcell_comb \xteablock_inst|Add1~113 (
// Equation(s):
// \xteablock_inst|Add1~113_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & ((\xteablock_inst|Add1~111_combout ))) # (!\xteablock_inst|xtea_cstate.change_v0~q  & (xtea_input[59]))

	.dataa(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datab(gnd),
	.datac(xtea_input[59]),
	.datad(\xteablock_inst|Add1~111_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~113_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~113 .lut_mask = 16'hFA50;
defparam \xteablock_inst|Add1~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneive_lcell_comb \xteablock_inst|subinput0[27] (
// Equation(s):
// \xteablock_inst|subinput0 [27] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|Add1~113_combout ))) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [27]))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput0 [27]),
	.datac(\xteablock_inst|Add1~113_combout ),
	.datad(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [27]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[27] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|subinput0[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneive_lcell_comb \xteablock_inst|res_v~4 (
// Equation(s):
// \xteablock_inst|res_v~4_combout  = \xteablock_inst|subinput0 [27] $ (\xteablock_inst|subinput0 [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|subinput0 [27]),
	.datad(\xteablock_inst|subinput0 [18]),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~4_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~4 .lut_mask = 16'h0FF0;
defparam \xteablock_inst|res_v~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
cycloneive_lcell_comb \xteablock_inst|Add7~38 (
// Equation(s):
// \xteablock_inst|Add7~38_combout  = \xteablock_inst|Add8~18_combout  $ (\xtea_mode~q  $ (\xteablock_inst|Add9~18_combout ))

	.dataa(gnd),
	.datab(\xteablock_inst|Add8~18_combout ),
	.datac(\xtea_mode~q ),
	.datad(\xteablock_inst|Add9~18_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~38_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~38 .lut_mask = 16'hC33C;
defparam \xteablock_inst|Add7~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneive_lcell_comb \xteablock_inst|Add7~41 (
// Equation(s):
// \xteablock_inst|Add7~41_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & ((\xteablock_inst|Add7~39_combout ))) # (!\xteablock_inst|xtea_cstate.change_v1~q  & (xtea_input[9]))

	.dataa(gnd),
	.datab(\xteablock_inst|xtea_cstate.change_v1~q ),
	.datac(xtea_input[9]),
	.datad(\xteablock_inst|Add7~39_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~41_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~41 .lut_mask = 16'hFC30;
defparam \xteablock_inst|Add7~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneive_lcell_comb \xteablock_inst|subinput1[9] (
// Equation(s):
// \xteablock_inst|subinput1 [9] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|Add7~41_combout )) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|subinput1 [9])))

	.dataa(gnd),
	.datab(\xteablock_inst|Add7~41_combout ),
	.datac(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.datad(\xteablock_inst|subinput1 [9]),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [9]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[9] .lut_mask = 16'hCFC0;
defparam \xteablock_inst|subinput1[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
cycloneive_lcell_comb \xteablock_inst|Add1~38 (
// Equation(s):
// \xteablock_inst|Add1~38_combout  = \xteablock_inst|Add2~18_combout  $ (\xteablock_inst|Add3~18_combout  $ (\xtea_mode~q ))

	.dataa(\xteablock_inst|Add2~18_combout ),
	.datab(\xteablock_inst|Add3~18_combout ),
	.datac(gnd),
	.datad(\xtea_mode~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~38_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~38 .lut_mask = 16'h9966;
defparam \xteablock_inst|Add1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneive_lcell_comb \xteablock_inst|Add1~41 (
// Equation(s):
// \xteablock_inst|Add1~41_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & ((\xteablock_inst|Add1~39_combout ))) # (!\xteablock_inst|xtea_cstate.change_v0~q  & (xtea_input[41]))

	.dataa(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datab(gnd),
	.datac(xtea_input[41]),
	.datad(\xteablock_inst|Add1~39_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~41_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~41 .lut_mask = 16'hFA50;
defparam \xteablock_inst|Add1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneive_lcell_comb \xteablock_inst|subinput0[9] (
// Equation(s):
// \xteablock_inst|subinput0 [9] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|Add1~41_combout )) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [9])))

	.dataa(\xteablock_inst|Add1~41_combout ),
	.datab(gnd),
	.datac(\xteablock_inst|subinput0 [9]),
	.datad(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [9]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[9] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subinput0[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
cycloneive_lcell_comb \xteablock_inst|res_v~22 (
// Equation(s):
// \xteablock_inst|res_v~22_combout  = \xteablock_inst|subinput0 [0] $ (\xteablock_inst|subinput0 [9])

	.dataa(gnd),
	.datab(\xteablock_inst|subinput0 [0]),
	.datac(\xteablock_inst|subinput0 [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|res_v~22_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|res_v~22 .lut_mask = 16'h3C3C;
defparam \xteablock_inst|res_v~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N30
cycloneive_lcell_comb \xteablock_inst|Add7~110 (
// Equation(s):
// \xteablock_inst|Add7~110_combout  = \xtea_mode~q  $ (\xteablock_inst|Add8~54_combout  $ (\xteablock_inst|Add9~54_combout ))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(\xteablock_inst|Add8~54_combout ),
	.datad(\xteablock_inst|Add9~54_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~110_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~110 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add7~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \xteablock_inst|Add7~113 (
// Equation(s):
// \xteablock_inst|Add7~113_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & ((\xteablock_inst|Add7~111_combout ))) # (!\xteablock_inst|xtea_cstate.change_v1~q  & (xtea_input[27]))

	.dataa(gnd),
	.datab(\xteablock_inst|xtea_cstate.change_v1~q ),
	.datac(xtea_input[27]),
	.datad(\xteablock_inst|Add7~111_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~113_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~113 .lut_mask = 16'hFC30;
defparam \xteablock_inst|Add7~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneive_lcell_comb \xteablock_inst|subinput1[27] (
// Equation(s):
// \xteablock_inst|subinput1 [27] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|Add7~113_combout ))) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|subinput1 [27]))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput1 [27]),
	.datac(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.datad(\xteablock_inst|Add7~113_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [27]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[27] .lut_mask = 16'hFC0C;
defparam \xteablock_inst|subinput1[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
cycloneive_lcell_comb \xteablock_inst|Add1~0 (
// Equation(s):
// \xteablock_inst|Add1~0_combout  = \xteablock_inst|Add2~0_combout  $ (\xteablock_inst|Add3~0_combout  $ (\xtea_mode~q ))

	.dataa(gnd),
	.datab(\xteablock_inst|Add2~0_combout ),
	.datac(\xteablock_inst|Add3~0_combout ),
	.datad(\xtea_mode~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~0 .lut_mask = 16'hC33C;
defparam \xteablock_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cycloneive_lcell_comb \xteablock_inst|Add1~5 (
// Equation(s):
// \xteablock_inst|Add1~5_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & ((\xteablock_inst|Add1~3_combout ))) # (!\xteablock_inst|xtea_cstate.change_v0~q  & (xtea_input[32]))

	.dataa(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datab(gnd),
	.datac(xtea_input[32]),
	.datad(\xteablock_inst|Add1~3_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~5_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~5 .lut_mask = 16'hFA50;
defparam \xteablock_inst|Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneive_lcell_comb \xteablock_inst|subinput0[0] (
// Equation(s):
// \xteablock_inst|subinput0 [0] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|Add1~5_combout )) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [0])))

	.dataa(\xteablock_inst|Add1~5_combout ),
	.datab(\xteablock_inst|subinput0 [0]),
	.datac(gnd),
	.datad(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [0]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[0] .lut_mask = 16'hAACC;
defparam \xteablock_inst|subinput0[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneive_lcell_comb \xteablock_inst|xtea_output[32] (
// Equation(s):
// \xteablock_inst|xtea_output [32] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [0]))) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|xtea_output [32]))

	.dataa(\xteablock_inst|xtea_output [32]),
	.datab(\xteablock_inst|subinput0 [0]),
	.datac(gnd),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [32]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[32] .lut_mask = 16'hCCAA;
defparam \xteablock_inst|xtea_output[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \Selector52~0 (
// Equation(s):
// \Selector52~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [32]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [32]))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [32]),
	.datad(\xteablock_inst|xtea_output [32]),
	.cin(gnd),
	.combout(\Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector52~0 .lut_mask = 16'hFA50;
defparam \Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N19
dffeas \memory_write[32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector52~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[32]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[32] .is_wysiwyg = "true";
defparam \memory_write[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \sram_inst|ram~48 (
// Equation(s):
// \sram_inst|ram~48_combout  = (\nreset~input_o  & memory_write[32])

	.dataa(gnd),
	.datab(gnd),
	.datac(\nreset~input_o ),
	.datad(memory_write[32]),
	.cin(gnd),
	.combout(\sram_inst|ram~48_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~48 .lut_mask = 16'hF000;
defparam \sram_inst|ram~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \sram_inst|ram[15][32]~feeder (
// Equation(s):
// \sram_inst|ram[15][32]~feeder_combout  = \sram_inst|ram~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][32]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N25
dffeas \sram_inst|ram[15][32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][32] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][32] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N5
dffeas \sram_inst|ram[14][32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][32] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneive_lcell_comb \sram_inst|ram[13][32]~feeder (
// Equation(s):
// \sram_inst|ram[13][32]~feeder_combout  = \sram_inst|ram~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~48_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[13][32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[13][32]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[13][32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N27
dffeas \sram_inst|ram[13][32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[13][32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][32] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][32] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N11
dffeas \sram_inst|ram[12][32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][32] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \sram_inst|Mux31~7 (
// Equation(s):
// \sram_inst|Mux31~7_combout  = (memory_address[0] & ((\sram_inst|ram[13][32]~q ) # ((memory_address[1])))) # (!memory_address[0] & (((\sram_inst|ram[12][32]~q  & !memory_address[1]))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[13][32]~q ),
	.datac(\sram_inst|ram[12][32]~q ),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\sram_inst|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux31~7 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \sram_inst|Mux31~8 (
// Equation(s):
// \sram_inst|Mux31~8_combout  = (memory_address[1] & ((\sram_inst|Mux31~7_combout  & (\sram_inst|ram[15][32]~q )) # (!\sram_inst|Mux31~7_combout  & ((\sram_inst|ram[14][32]~q ))))) # (!memory_address[1] & (((\sram_inst|Mux31~7_combout ))))

	.dataa(\sram_inst|ram[15][32]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[14][32]~q ),
	.datad(\sram_inst|Mux31~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux31~8 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N10
cycloneive_lcell_comb \sram_inst|ram[10][32]~feeder (
// Equation(s):
// \sram_inst|ram[10][32]~feeder_combout  = \sram_inst|ram~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][32]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N11
dffeas \sram_inst|ram[10][32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][32] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][32] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N31
dffeas \sram_inst|ram[11][32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][32] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \sram_inst|ram[9][32]~feeder (
// Equation(s):
// \sram_inst|ram[9][32]~feeder_combout  = \sram_inst|ram~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][32]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N25
dffeas \sram_inst|ram[9][32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][32] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][32] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N27
dffeas \sram_inst|ram[8][32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][32] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
cycloneive_lcell_comb \sram_inst|Mux31~2 (
// Equation(s):
// \sram_inst|Mux31~2_combout  = (memory_address[1] & (((memory_address[0])))) # (!memory_address[1] & ((memory_address[0] & (\sram_inst|ram[9][32]~q )) # (!memory_address[0] & ((\sram_inst|ram[8][32]~q )))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[9][32]~q ),
	.datac(\sram_inst|ram[8][32]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux31~2 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N30
cycloneive_lcell_comb \sram_inst|Mux31~3 (
// Equation(s):
// \sram_inst|Mux31~3_combout  = (memory_address[1] & ((\sram_inst|Mux31~2_combout  & ((\sram_inst|ram[11][32]~q ))) # (!\sram_inst|Mux31~2_combout  & (\sram_inst|ram[10][32]~q )))) # (!memory_address[1] & (((\sram_inst|Mux31~2_combout ))))

	.dataa(\sram_inst|ram[10][32]~q ),
	.datab(memory_address[1]),
	.datac(\sram_inst|ram[11][32]~q ),
	.datad(\sram_inst|Mux31~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux31~3 .lut_mask = 16'hF388;
defparam \sram_inst|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N6
cycloneive_lcell_comb \sram_inst|ram[1][32]~feeder (
// Equation(s):
// \sram_inst|ram[1][32]~feeder_combout  = \sram_inst|ram~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[1][32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[1][32]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[1][32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N7
dffeas \sram_inst|ram[1][32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[1][32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][32] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][32] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N3
dffeas \sram_inst|ram[3][32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][32] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N28
cycloneive_lcell_comb \sram_inst|ram[2][32]~feeder (
// Equation(s):
// \sram_inst|ram[2][32]~feeder_combout  = \sram_inst|ram~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[2][32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[2][32]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[2][32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y18_N29
dffeas \sram_inst|ram[2][32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[2][32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][32] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][32] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y18_N11
dffeas \sram_inst|ram[0][32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][32] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N10
cycloneive_lcell_comb \sram_inst|Mux31~4 (
// Equation(s):
// \sram_inst|Mux31~4_combout  = (memory_address[1] & ((\sram_inst|ram[2][32]~q ) # ((memory_address[0])))) # (!memory_address[1] & (((\sram_inst|ram[0][32]~q  & !memory_address[0]))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|ram[2][32]~q ),
	.datac(\sram_inst|ram[0][32]~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\sram_inst|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux31~4 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
cycloneive_lcell_comb \sram_inst|Mux31~5 (
// Equation(s):
// \sram_inst|Mux31~5_combout  = (memory_address[0] & ((\sram_inst|Mux31~4_combout  & ((\sram_inst|ram[3][32]~q ))) # (!\sram_inst|Mux31~4_combout  & (\sram_inst|ram[1][32]~q )))) # (!memory_address[0] & (((\sram_inst|Mux31~4_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[1][32]~q ),
	.datac(\sram_inst|ram[3][32]~q ),
	.datad(\sram_inst|Mux31~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux31~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \sram_inst|Mux31~6 (
// Equation(s):
// \sram_inst|Mux31~6_combout  = (memory_address[2] & (memory_address[3])) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|Mux31~3_combout )) # (!memory_address[3] & ((\sram_inst|Mux31~5_combout )))))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|Mux31~3_combout ),
	.datad(\sram_inst|Mux31~5_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux31~6 .lut_mask = 16'hD9C8;
defparam \sram_inst|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \sram_inst|ram[7][32]~feeder (
// Equation(s):
// \sram_inst|ram[7][32]~feeder_combout  = \sram_inst|ram~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[7][32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][32]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[7][32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N13
dffeas \sram_inst|ram[7][32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][32] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][32] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N19
dffeas \sram_inst|ram[5][32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][32] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][32] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N1
dffeas \sram_inst|ram[4][32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][32] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N6
cycloneive_lcell_comb \sram_inst|ram[6][32]~feeder (
// Equation(s):
// \sram_inst|ram[6][32]~feeder_combout  = \sram_inst|ram~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~48_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[6][32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][32]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[6][32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N7
dffeas \sram_inst|ram[6][32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][32] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \sram_inst|Mux31~0 (
// Equation(s):
// \sram_inst|Mux31~0_combout  = (memory_address[1] & ((memory_address[0]) # ((\sram_inst|ram[6][32]~q )))) # (!memory_address[1] & (!memory_address[0] & (\sram_inst|ram[4][32]~q )))

	.dataa(memory_address[1]),
	.datab(memory_address[0]),
	.datac(\sram_inst|ram[4][32]~q ),
	.datad(\sram_inst|ram[6][32]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux31~0 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \sram_inst|Mux31~1 (
// Equation(s):
// \sram_inst|Mux31~1_combout  = (memory_address[0] & ((\sram_inst|Mux31~0_combout  & (\sram_inst|ram[7][32]~q )) # (!\sram_inst|Mux31~0_combout  & ((\sram_inst|ram[5][32]~q ))))) # (!memory_address[0] & (((\sram_inst|Mux31~0_combout ))))

	.dataa(memory_address[0]),
	.datab(\sram_inst|ram[7][32]~q ),
	.datac(\sram_inst|ram[5][32]~q ),
	.datad(\sram_inst|Mux31~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux31~1 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \sram_inst|Mux31~9 (
// Equation(s):
// \sram_inst|Mux31~9_combout  = (memory_address[2] & ((\sram_inst|Mux31~6_combout  & (\sram_inst|Mux31~8_combout )) # (!\sram_inst|Mux31~6_combout  & ((\sram_inst|Mux31~1_combout ))))) # (!memory_address[2] & (((\sram_inst|Mux31~6_combout ))))

	.dataa(\sram_inst|Mux31~8_combout ),
	.datab(memory_address[2]),
	.datac(\sram_inst|Mux31~6_combout ),
	.datad(\sram_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux31~9 .lut_mask = 16'hBCB0;
defparam \sram_inst|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N9
dffeas \sram_inst|memory_read[32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux31~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [32]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[32] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N22
cycloneive_lcell_comb \xtea_key~0 (
// Equation(s):
// \xtea_key~0_combout  = \sram_inst|memory_read [32] $ (\Equal2~20_combout )

	.dataa(\sram_inst|memory_read [32]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Equal2~20_combout ),
	.cin(gnd),
	.combout(\xtea_key~0_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_key~0 .lut_mask = 16'h55AA;
defparam \xtea_key~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N29
dffeas \xtea_key[32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xtea_key~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_cstate.setup_xtea3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_key[32]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_key[32] .is_wysiwyg = "true";
defparam \xtea_key[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N28
cycloneive_lcell_comb \xteablock_inst|subkey[2][0] (
// Equation(s):
// \xteablock_inst|subkey[2][0]~combout  = (GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & (\xteablock_inst|subkey[2][0]~combout )) # (!GLOBAL(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ) & ((xtea_key[32])))

	.dataa(gnd),
	.datab(\xteablock_inst|subkey[2][0]~combout ),
	.datac(xtea_key[32]),
	.datad(\xteablock_inst|xtea_cstate.idle~clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subkey[2][0]~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subkey[2][0] .lut_mask = 16'hCCF0;
defparam \xteablock_inst|subkey[2][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N26
cycloneive_lcell_comb \xteablock_inst|rand_key~1 (
// Equation(s):
// \xteablock_inst|rand_key~1_combout  = (\xteablock_inst|sum [11] & (((\xteablock_inst|subkey[3][0]~combout ) # (!\xteablock_inst|sum [12])))) # (!\xteablock_inst|sum [11] & (\xteablock_inst|subkey[0][0]~combout  & ((!\xteablock_inst|sum [12]))))

	.dataa(\xteablock_inst|subkey[0][0]~combout ),
	.datab(\xteablock_inst|subkey[3][0]~combout ),
	.datac(\xteablock_inst|sum [11]),
	.datad(\xteablock_inst|sum [12]),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~1_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~1 .lut_mask = 16'hC0FA;
defparam \xteablock_inst|rand_key~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N16
cycloneive_lcell_comb \xteablock_inst|rand_key~2 (
// Equation(s):
// \xteablock_inst|rand_key~2_combout  = (\xteablock_inst|rand_key~1_combout  & (((\xteablock_inst|subkey[1][0]~combout ) # (!\xteablock_inst|rand_key~0_combout )))) # (!\xteablock_inst|rand_key~1_combout  & (\xteablock_inst|subkey[2][0]~combout  & 
// ((\xteablock_inst|rand_key~0_combout ))))

	.dataa(\xteablock_inst|subkey[2][0]~combout ),
	.datab(\xteablock_inst|subkey[1][0]~combout ),
	.datac(\xteablock_inst|rand_key~1_combout ),
	.datad(\xteablock_inst|rand_key~0_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|rand_key~2_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|rand_key~2 .lut_mask = 16'hCAF0;
defparam \xteablock_inst|rand_key~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N6
cycloneive_lcell_comb \xteablock_inst|Add7~0 (
// Equation(s):
// \xteablock_inst|Add7~0_combout  = \xteablock_inst|Add9~0_combout  $ (\xteablock_inst|Add8~0_combout  $ (\xtea_mode~q ))

	.dataa(\xteablock_inst|Add9~0_combout ),
	.datab(\xteablock_inst|Add8~0_combout ),
	.datac(\xtea_mode~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~0_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~0 .lut_mask = 16'h9696;
defparam \xteablock_inst|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N18
cycloneive_lcell_comb \xteablock_inst|Add7~5 (
// Equation(s):
// \xteablock_inst|Add7~5_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & ((\xteablock_inst|Add7~3_combout ))) # (!\xteablock_inst|xtea_cstate.change_v1~q  & (xtea_input[0]))

	.dataa(\xteablock_inst|xtea_cstate.change_v1~q ),
	.datab(gnd),
	.datac(xtea_input[0]),
	.datad(\xteablock_inst|Add7~3_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~5_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~5 .lut_mask = 16'hFA50;
defparam \xteablock_inst|Add7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N30
cycloneive_lcell_comb \xteablock_inst|subinput1[0] (
// Equation(s):
// \xteablock_inst|subinput1 [0] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|Add7~5_combout )) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|subinput1 [0])))

	.dataa(\xteablock_inst|Add7~5_combout ),
	.datab(gnd),
	.datac(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.datad(\xteablock_inst|subinput1 [0]),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [0]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[0] .lut_mask = 16'hAFA0;
defparam \xteablock_inst|subinput1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N6
cycloneive_lcell_comb \xteablock_inst|xtea_output[0] (
// Equation(s):
// \xteablock_inst|xtea_output [0] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|subinput1 [0]))) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|xtea_output [0]))

	.dataa(\xteablock_inst|xtea_output [0]),
	.datab(\xteablock_inst|subinput1 [0]),
	.datac(gnd),
	.datad(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [0]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[0] .lut_mask = 16'hCCAA;
defparam \xteablock_inst|xtea_output[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N16
cycloneive_lcell_comb \Selector84~0 (
// Equation(s):
// \Selector84~0_combout  = (\controller_cstate.storing_xtea~q  & ((\xteablock_inst|xtea_output [0]))) # (!\controller_cstate.storing_xtea~q  & (\serialblock_inst|serialreader_inst|reader_data_out [0]))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\serialblock_inst|serialreader_inst|reader_data_out [0]),
	.datad(\xteablock_inst|xtea_output [0]),
	.cin(gnd),
	.combout(\Selector84~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector84~0 .lut_mask = 16'hFC30;
defparam \Selector84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N17
dffeas \memory_write[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector84~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[0] .is_wysiwyg = "true";
defparam \memory_write[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneive_lcell_comb \sram_inst|ram~0 (
// Equation(s):
// \sram_inst|ram~0_combout  = (\nreset~input_o  & memory_write[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\nreset~input_o ),
	.datad(memory_write[0]),
	.cin(gnd),
	.combout(\sram_inst|ram~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~0 .lut_mask = 16'hF000;
defparam \sram_inst|ram~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneive_lcell_comb \sram_inst|ram[15][0]~feeder (
// Equation(s):
// \sram_inst|ram[15][0]~feeder_combout  = \sram_inst|ram~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][0]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N13
dffeas \sram_inst|ram[15][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][0] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N25
dffeas \sram_inst|ram[7][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][0] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N13
dffeas \sram_inst|ram[11][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][0] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N11
dffeas \sram_inst|ram[3][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][0] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneive_lcell_comb \sram_inst|Mux63~7 (
// Equation(s):
// \sram_inst|Mux63~7_combout  = (memory_address[3] & ((\sram_inst|ram[11][0]~q ) # ((memory_address[2])))) # (!memory_address[3] & (((\sram_inst|ram[3][0]~q  & !memory_address[2]))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[11][0]~q ),
	.datac(\sram_inst|ram[3][0]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux63~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux63~7 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux63~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneive_lcell_comb \sram_inst|Mux63~8 (
// Equation(s):
// \sram_inst|Mux63~8_combout  = (memory_address[2] & ((\sram_inst|Mux63~7_combout  & (\sram_inst|ram[15][0]~q )) # (!\sram_inst|Mux63~7_combout  & ((\sram_inst|ram[7][0]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux63~7_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[15][0]~q ),
	.datac(\sram_inst|ram[7][0]~q ),
	.datad(\sram_inst|Mux63~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux63~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux63~8 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux63~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N28
cycloneive_lcell_comb \sram_inst|ram[8][0]~feeder (
// Equation(s):
// \sram_inst|ram[8][0]~feeder_combout  = \sram_inst|ram~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[8][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][0]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[8][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N29
dffeas \sram_inst|ram[8][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][0] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N11
dffeas \sram_inst|ram[12][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][0] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N5
dffeas \sram_inst|ram[0][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][0] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb \sram_inst|ram[4][0]~feeder (
// Equation(s):
// \sram_inst|ram[4][0]~feeder_combout  = \sram_inst|ram~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[4][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][0]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[4][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N25
dffeas \sram_inst|ram[4][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][0] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneive_lcell_comb \sram_inst|Mux63~4 (
// Equation(s):
// \sram_inst|Mux63~4_combout  = (memory_address[2] & ((memory_address[3]) # ((\sram_inst|ram[4][0]~q )))) # (!memory_address[2] & (!memory_address[3] & (\sram_inst|ram[0][0]~q )))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[0][0]~q ),
	.datad(\sram_inst|ram[4][0]~q ),
	.cin(gnd),
	.combout(\sram_inst|Mux63~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux63~4 .lut_mask = 16'hBA98;
defparam \sram_inst|Mux63~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N10
cycloneive_lcell_comb \sram_inst|Mux63~5 (
// Equation(s):
// \sram_inst|Mux63~5_combout  = (memory_address[3] & ((\sram_inst|Mux63~4_combout  & ((\sram_inst|ram[12][0]~q ))) # (!\sram_inst|Mux63~4_combout  & (\sram_inst|ram[8][0]~q )))) # (!memory_address[3] & (((\sram_inst|Mux63~4_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[8][0]~q ),
	.datac(\sram_inst|ram[12][0]~q ),
	.datad(\sram_inst|Mux63~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux63~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux63~5 .lut_mask = 16'hF588;
defparam \sram_inst|Mux63~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N4
cycloneive_lcell_comb \sram_inst|ram[5][0]~feeder (
// Equation(s):
// \sram_inst|ram[5][0]~feeder_combout  = \sram_inst|ram~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][0]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N5
dffeas \sram_inst|ram[5][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][0] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N15
dffeas \sram_inst|ram[13][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][0] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N12
cycloneive_lcell_comb \sram_inst|ram[9][0]~feeder (
// Equation(s):
// \sram_inst|ram[9][0]~feeder_combout  = \sram_inst|ram~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][0]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N13
dffeas \sram_inst|ram[9][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][0] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N11
dffeas \sram_inst|ram[1][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][0] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N10
cycloneive_lcell_comb \sram_inst|Mux63~2 (
// Equation(s):
// \sram_inst|Mux63~2_combout  = (memory_address[3] & ((\sram_inst|ram[9][0]~q ) # ((memory_address[2])))) # (!memory_address[3] & (((\sram_inst|ram[1][0]~q  & !memory_address[2]))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[9][0]~q ),
	.datac(\sram_inst|ram[1][0]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux63~2 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N14
cycloneive_lcell_comb \sram_inst|Mux63~3 (
// Equation(s):
// \sram_inst|Mux63~3_combout  = (memory_address[2] & ((\sram_inst|Mux63~2_combout  & ((\sram_inst|ram[13][0]~q ))) # (!\sram_inst|Mux63~2_combout  & (\sram_inst|ram[5][0]~q )))) # (!memory_address[2] & (((\sram_inst|Mux63~2_combout ))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[5][0]~q ),
	.datac(\sram_inst|ram[13][0]~q ),
	.datad(\sram_inst|Mux63~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux63~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux63~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N12
cycloneive_lcell_comb \sram_inst|Mux63~6 (
// Equation(s):
// \sram_inst|Mux63~6_combout  = (memory_address[0] & (((memory_address[1]) # (\sram_inst|Mux63~3_combout )))) # (!memory_address[0] & (\sram_inst|Mux63~5_combout  & (!memory_address[1])))

	.dataa(\sram_inst|Mux63~5_combout ),
	.datab(memory_address[0]),
	.datac(memory_address[1]),
	.datad(\sram_inst|Mux63~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux63~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux63~6 .lut_mask = 16'hCEC2;
defparam \sram_inst|Mux63~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N5
dffeas \sram_inst|ram[14][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][0] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N13
dffeas \sram_inst|ram[10][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][0] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
cycloneive_lcell_comb \sram_inst|ram[6][0]~feeder (
// Equation(s):
// \sram_inst|ram[6][0]~feeder_combout  = \sram_inst|ram~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[6][0]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N17
dffeas \sram_inst|ram[6][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][0] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N17
dffeas \sram_inst|ram[2][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][0] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N16
cycloneive_lcell_comb \sram_inst|Mux63~0 (
// Equation(s):
// \sram_inst|Mux63~0_combout  = (memory_address[2] & ((\sram_inst|ram[6][0]~q ) # ((memory_address[3])))) # (!memory_address[2] & (((\sram_inst|ram[2][0]~q  & !memory_address[3]))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[6][0]~q ),
	.datac(\sram_inst|ram[2][0]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux63~0 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \sram_inst|Mux63~1 (
// Equation(s):
// \sram_inst|Mux63~1_combout  = (memory_address[3] & ((\sram_inst|Mux63~0_combout  & (\sram_inst|ram[14][0]~q )) # (!\sram_inst|Mux63~0_combout  & ((\sram_inst|ram[10][0]~q ))))) # (!memory_address[3] & (((\sram_inst|Mux63~0_combout ))))

	.dataa(\sram_inst|ram[14][0]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[10][0]~q ),
	.datad(\sram_inst|Mux63~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux63~1 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneive_lcell_comb \sram_inst|Mux63~9 (
// Equation(s):
// \sram_inst|Mux63~9_combout  = (memory_address[1] & ((\sram_inst|Mux63~6_combout  & (\sram_inst|Mux63~8_combout )) # (!\sram_inst|Mux63~6_combout  & ((\sram_inst|Mux63~1_combout ))))) # (!memory_address[1] & (((\sram_inst|Mux63~6_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|Mux63~8_combout ),
	.datac(\sram_inst|Mux63~6_combout ),
	.datad(\sram_inst|Mux63~1_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux63~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux63~9 .lut_mask = 16'hDAD0;
defparam \sram_inst|Mux63~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N17
dffeas \sram_inst|memory_read[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|Mux63~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[0] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
cycloneive_lcell_comb \xtea_mode~0 (
// Equation(s):
// \xtea_mode~0_combout  = (\controller_cstate.setup_xtea1~q  & (\sram_inst|memory_read [0])) # (!\controller_cstate.setup_xtea1~q  & ((\xtea_mode~q )))

	.dataa(\sram_inst|memory_read [0]),
	.datab(gnd),
	.datac(\xtea_mode~q ),
	.datad(\controller_cstate.setup_xtea1~q ),
	.cin(gnd),
	.combout(\xtea_mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_mode~0 .lut_mask = 16'hAAF0;
defparam \xtea_mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N5
dffeas xtea_mode(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_mode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam xtea_mode.is_wysiwyg = "true";
defparam xtea_mode.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N30
cycloneive_lcell_comb \xteablock_inst|Add1~98 (
// Equation(s):
// \xteablock_inst|Add1~98_combout  = \xtea_mode~q  $ (\xteablock_inst|Add2~48_combout  $ (\xteablock_inst|Add3~48_combout ))

	.dataa(\xtea_mode~q ),
	.datab(gnd),
	.datac(\xteablock_inst|Add2~48_combout ),
	.datad(\xteablock_inst|Add3~48_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~98_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~98 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add1~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
cycloneive_lcell_comb \xteablock_inst|Add1~101 (
// Equation(s):
// \xteablock_inst|Add1~101_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & ((\xteablock_inst|Add1~99_combout ))) # (!\xteablock_inst|xtea_cstate.change_v0~q  & (xtea_input[56]))

	.dataa(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datab(gnd),
	.datac(xtea_input[56]),
	.datad(\xteablock_inst|Add1~99_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~101_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~101 .lut_mask = 16'hFA50;
defparam \xteablock_inst|Add1~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
cycloneive_lcell_comb \xteablock_inst|subinput0[24] (
// Equation(s):
// \xteablock_inst|subinput0 [24] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|Add1~101_combout ))) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [24]))

	.dataa(gnd),
	.datab(\xteablock_inst|subinput0 [24]),
	.datac(\xteablock_inst|Add1~101_combout ),
	.datad(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [24]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[24] .lut_mask = 16'hF0CC;
defparam \xteablock_inst|subinput0[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N12
cycloneive_lcell_comb \xteablock_inst|Add7~14 (
// Equation(s):
// \xteablock_inst|Add7~14_combout  = \xteablock_inst|Add8~6_combout  $ (\xtea_mode~q  $ (\xteablock_inst|Add9~6_combout ))

	.dataa(\xteablock_inst|Add8~6_combout ),
	.datab(gnd),
	.datac(\xtea_mode~q ),
	.datad(\xteablock_inst|Add9~6_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~14_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~14 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N30
cycloneive_lcell_comb \xteablock_inst|Add7~17 (
// Equation(s):
// \xteablock_inst|Add7~17_combout  = (\xteablock_inst|xtea_cstate.change_v1~q  & ((\xteablock_inst|Add7~15_combout ))) # (!\xteablock_inst|xtea_cstate.change_v1~q  & (xtea_input[3]))

	.dataa(gnd),
	.datab(\xteablock_inst|xtea_cstate.change_v1~q ),
	.datac(xtea_input[3]),
	.datad(\xteablock_inst|Add7~15_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Add7~17_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add7~17 .lut_mask = 16'hFC30;
defparam \xteablock_inst|Add7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N18
cycloneive_lcell_comb \xteablock_inst|subinput1[3] (
// Equation(s):
// \xteablock_inst|subinput1 [3] = (GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & (\xteablock_inst|Add7~17_combout )) # (!GLOBAL(\xteablock_inst|WideOr1~0clkctrl_outclk ) & ((\xteablock_inst|subinput1 [3])))

	.dataa(\xteablock_inst|Add7~17_combout ),
	.datab(gnd),
	.datac(\xteablock_inst|subinput1 [3]),
	.datad(\xteablock_inst|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput1 [3]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput1[3] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subinput1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
cycloneive_lcell_comb \xteablock_inst|Add1~14 (
// Equation(s):
// \xteablock_inst|Add1~14_combout  = \xteablock_inst|Add2~6_combout  $ (\xteablock_inst|Add3~6_combout  $ (\xtea_mode~q ))

	.dataa(\xteablock_inst|Add2~6_combout ),
	.datab(gnd),
	.datac(\xteablock_inst|Add3~6_combout ),
	.datad(\xtea_mode~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~14 .lut_mask = 16'hA55A;
defparam \xteablock_inst|Add1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N19
dffeas \xtea_input[35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|memory_read [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\xtea_pulse_trigger~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xtea_input[35]),
	.prn(vcc));
// synopsys translate_off
defparam \xtea_input[35] .is_wysiwyg = "true";
defparam \xtea_input[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \xteablock_inst|Add1~17 (
// Equation(s):
// \xteablock_inst|Add1~17_combout  = (\xteablock_inst|xtea_cstate.change_v0~q  & (\xteablock_inst|Add1~15_combout )) # (!\xteablock_inst|xtea_cstate.change_v0~q  & ((xtea_input[35])))

	.dataa(\xteablock_inst|Add1~15_combout ),
	.datab(gnd),
	.datac(xtea_input[35]),
	.datad(\xteablock_inst|xtea_cstate.change_v0~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Add1~17_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Add1~17 .lut_mask = 16'hAAF0;
defparam \xteablock_inst|Add1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \xteablock_inst|subinput0[3] (
// Equation(s):
// \xteablock_inst|subinput0 [3] = (GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & (\xteablock_inst|Add1~17_combout )) # (!GLOBAL(\xteablock_inst|WideOr0~0clkctrl_outclk ) & ((\xteablock_inst|subinput0 [3])))

	.dataa(\xteablock_inst|Add1~17_combout ),
	.datab(gnd),
	.datac(\xteablock_inst|subinput0 [3]),
	.datad(\xteablock_inst|WideOr0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\xteablock_inst|subinput0 [3]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|subinput0[3] .lut_mask = 16'hAAF0;
defparam \xteablock_inst|subinput0[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \xteablock_inst|xtea_output[35] (
// Equation(s):
// \xteablock_inst|xtea_output [35] = (GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & (\xteablock_inst|subinput0 [3])) # (!GLOBAL(\xteablock_inst|Selector1~0clkctrl_outclk ) & ((\xteablock_inst|xtea_output [35])))

	.dataa(\xteablock_inst|Selector1~0clkctrl_outclk ),
	.datab(gnd),
	.datac(\xteablock_inst|subinput0 [3]),
	.datad(\xteablock_inst|xtea_output [35]),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_output [35]),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_output[35] .lut_mask = 16'hF5A0;
defparam \xteablock_inst|xtea_output[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[35]~40 (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out[35]~40_combout  = (\serialblock_inst|serialreader_inst|temp_data [35] & (((!\serialblock_inst|serialreader_inst|error_out[0]~7_combout ) # (!\serialblock_inst|reader_trigger~q )) # 
// (!\serialblock_inst|serialreader_inst|c_state.read_mode~q )))

	.dataa(\serialblock_inst|serialreader_inst|c_state.read_mode~q ),
	.datab(\serialblock_inst|serialreader_inst|temp_data [35]),
	.datac(\serialblock_inst|reader_trigger~q ),
	.datad(\serialblock_inst|serialreader_inst|error_out[0]~7_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out[35]~40_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[35]~40 .lut_mask = 16'h4CCC;
defparam \serialblock_inst|serialreader_inst|reader_data_out[35]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_data_out[35] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_data_out [35] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_data_out[35]~40_combout )) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_data_out [35])))))

	.dataa(\serialblock_inst|serialreader_inst|reader_data_out[35]~40_combout ),
	.datab(\serialblock_inst|serialreader_inst|reader_data_out [35]),
	.datac(\nreset~input_o ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_data_out [35]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_data_out[35] .lut_mask = 16'hA0C0;
defparam \serialblock_inst|serialreader_inst|reader_data_out[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \Selector49~0 (
// Equation(s):
// \Selector49~0_combout  = (\controller_cstate.storing_xtea~q  & (\xteablock_inst|xtea_output [35])) # (!\controller_cstate.storing_xtea~q  & ((\serialblock_inst|serialreader_inst|reader_data_out [35])))

	.dataa(gnd),
	.datab(\controller_cstate.storing_xtea~q ),
	.datac(\xteablock_inst|xtea_output [35]),
	.datad(\serialblock_inst|serialreader_inst|reader_data_out [35]),
	.cin(gnd),
	.combout(\Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector49~0 .lut_mask = 16'hF3C0;
defparam \Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N29
dffeas \memory_write[35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_write[35]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_write[35] .is_wysiwyg = "true";
defparam \memory_write[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneive_lcell_comb \sram_inst|ram~51 (
// Equation(s):
// \sram_inst|ram~51_combout  = (memory_write[35] & \nreset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(memory_write[35]),
	.datad(\nreset~input_o ),
	.cin(gnd),
	.combout(\sram_inst|ram~51_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram~51 .lut_mask = 16'hF000;
defparam \sram_inst|ram~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cycloneive_lcell_comb \sram_inst|ram[15][35]~feeder (
// Equation(s):
// \sram_inst|ram[15][35]~feeder_combout  = \sram_inst|ram~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[15][35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[15][35]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[15][35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N15
dffeas \sram_inst|ram[15][35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[15][35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[15][16]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[15][35]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[15][35] .is_wysiwyg = "true";
defparam \sram_inst|ram[15][35] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N27
dffeas \sram_inst|ram[11][35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[11][41]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[11][35]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[11][35] .is_wysiwyg = "true";
defparam \sram_inst|ram[11][35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneive_lcell_comb \sram_inst|ram[7][35]~feeder (
// Equation(s):
// \sram_inst|ram[7][35]~feeder_combout  = \sram_inst|ram~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[7][35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[7][35]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[7][35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N3
dffeas \sram_inst|ram[7][35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[7][35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[7][13]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[7][35]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[7][35] .is_wysiwyg = "true";
defparam \sram_inst|ram[7][35] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N5
dffeas \sram_inst|ram[3][35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[3][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[3][35]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[3][35] .is_wysiwyg = "true";
defparam \sram_inst|ram[3][35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneive_lcell_comb \sram_inst|Mux28~7 (
// Equation(s):
// \sram_inst|Mux28~7_combout  = (memory_address[3] & (((memory_address[2])))) # (!memory_address[3] & ((memory_address[2] & (\sram_inst|ram[7][35]~q )) # (!memory_address[2] & ((\sram_inst|ram[3][35]~q )))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[7][35]~q ),
	.datac(\sram_inst|ram[3][35]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux28~7 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N26
cycloneive_lcell_comb \sram_inst|Mux28~8 (
// Equation(s):
// \sram_inst|Mux28~8_combout  = (memory_address[3] & ((\sram_inst|Mux28~7_combout  & (\sram_inst|ram[15][35]~q )) # (!\sram_inst|Mux28~7_combout  & ((\sram_inst|ram[11][35]~q ))))) # (!memory_address[3] & (((\sram_inst|Mux28~7_combout ))))

	.dataa(\sram_inst|ram[15][35]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[11][35]~q ),
	.datad(\sram_inst|Mux28~7_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux28~8 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
cycloneive_lcell_comb \sram_inst|ram[14][35]~feeder (
// Equation(s):
// \sram_inst|ram[14][35]~feeder_combout  = \sram_inst|ram~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|ram~51_combout ),
	.cin(gnd),
	.combout(\sram_inst|ram[14][35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[14][35]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|ram[14][35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N5
dffeas \sram_inst|ram[14][35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[14][35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[14][37]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[14][35]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[14][35] .is_wysiwyg = "true";
defparam \sram_inst|ram[14][35] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N5
dffeas \sram_inst|ram[6][35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[6][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[6][35]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[6][35] .is_wysiwyg = "true";
defparam \sram_inst|ram[6][35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N20
cycloneive_lcell_comb \sram_inst|ram[10][35]~feeder (
// Equation(s):
// \sram_inst|ram[10][35]~feeder_combout  = \sram_inst|ram~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[10][35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[10][35]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[10][35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N21
dffeas \sram_inst|ram[10][35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[10][35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[10][59]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[10][35]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[10][35] .is_wysiwyg = "true";
defparam \sram_inst|ram[10][35] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N13
dffeas \sram_inst|ram[2][35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[2][42]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[2][35]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[2][35] .is_wysiwyg = "true";
defparam \sram_inst|ram[2][35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N12
cycloneive_lcell_comb \sram_inst|Mux28~0 (
// Equation(s):
// \sram_inst|Mux28~0_combout  = (memory_address[3] & ((\sram_inst|ram[10][35]~q ) # ((memory_address[2])))) # (!memory_address[3] & (((\sram_inst|ram[2][35]~q  & !memory_address[2]))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[10][35]~q ),
	.datac(\sram_inst|ram[2][35]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux28~0 .lut_mask = 16'hAAD8;
defparam \sram_inst|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneive_lcell_comb \sram_inst|Mux28~1 (
// Equation(s):
// \sram_inst|Mux28~1_combout  = (memory_address[2] & ((\sram_inst|Mux28~0_combout  & (\sram_inst|ram[14][35]~q )) # (!\sram_inst|Mux28~0_combout  & ((\sram_inst|ram[6][35]~q ))))) # (!memory_address[2] & (((\sram_inst|Mux28~0_combout ))))

	.dataa(\sram_inst|ram[14][35]~q ),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[6][35]~q ),
	.datad(\sram_inst|Mux28~0_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux28~1 .lut_mask = 16'hBBC0;
defparam \sram_inst|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \sram_inst|ram[4][35]~feeder (
// Equation(s):
// \sram_inst|ram[4][35]~feeder_combout  = \sram_inst|ram~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[4][35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[4][35]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[4][35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N27
dffeas \sram_inst|ram[4][35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[4][35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[4][9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[4][35]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[4][35] .is_wysiwyg = "true";
defparam \sram_inst|ram[4][35] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N9
dffeas \sram_inst|ram[12][35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[12][55]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[12][35]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[12][35] .is_wysiwyg = "true";
defparam \sram_inst|ram[12][35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N14
cycloneive_lcell_comb \sram_inst|ram[8][35]~feeder (
// Equation(s):
// \sram_inst|ram[8][35]~feeder_combout  = \sram_inst|ram~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[8][35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[8][35]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[8][35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N15
dffeas \sram_inst|ram[8][35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[8][35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[8][17]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[8][35]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[8][35] .is_wysiwyg = "true";
defparam \sram_inst|ram[8][35] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N17
dffeas \sram_inst|ram[0][35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[0][22]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[0][35]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[0][35] .is_wysiwyg = "true";
defparam \sram_inst|ram[0][35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
cycloneive_lcell_comb \sram_inst|Mux28~4 (
// Equation(s):
// \sram_inst|Mux28~4_combout  = (memory_address[2] & (((memory_address[3])))) # (!memory_address[2] & ((memory_address[3] & (\sram_inst|ram[8][35]~q )) # (!memory_address[3] & ((\sram_inst|ram[0][35]~q )))))

	.dataa(memory_address[2]),
	.datab(\sram_inst|ram[8][35]~q ),
	.datac(\sram_inst|ram[0][35]~q ),
	.datad(memory_address[3]),
	.cin(gnd),
	.combout(\sram_inst|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux28~4 .lut_mask = 16'hEE50;
defparam \sram_inst|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
cycloneive_lcell_comb \sram_inst|Mux28~5 (
// Equation(s):
// \sram_inst|Mux28~5_combout  = (memory_address[2] & ((\sram_inst|Mux28~4_combout  & ((\sram_inst|ram[12][35]~q ))) # (!\sram_inst|Mux28~4_combout  & (\sram_inst|ram[4][35]~q )))) # (!memory_address[2] & (((\sram_inst|Mux28~4_combout ))))

	.dataa(\sram_inst|ram[4][35]~q ),
	.datab(memory_address[2]),
	.datac(\sram_inst|ram[12][35]~q ),
	.datad(\sram_inst|Mux28~4_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux28~5 .lut_mask = 16'hF388;
defparam \sram_inst|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneive_lcell_comb \sram_inst|ram[9][35]~feeder (
// Equation(s):
// \sram_inst|ram[9][35]~feeder_combout  = \sram_inst|ram~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[9][35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[9][35]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[9][35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N3
dffeas \sram_inst|ram[9][35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[9][35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[9][17]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[9][35]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[9][35] .is_wysiwyg = "true";
defparam \sram_inst|ram[9][35] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N25
dffeas \sram_inst|ram[13][35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[13][10]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[13][35]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[13][35] .is_wysiwyg = "true";
defparam \sram_inst|ram[13][35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \sram_inst|ram[5][35]~feeder (
// Equation(s):
// \sram_inst|ram[5][35]~feeder_combout  = \sram_inst|ram~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|ram~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_inst|ram[5][35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|ram[5][35]~feeder .lut_mask = 16'hF0F0;
defparam \sram_inst|ram[5][35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N17
dffeas \sram_inst|ram[5][35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|ram[5][35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|ram[5][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[5][35]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[5][35] .is_wysiwyg = "true";
defparam \sram_inst|ram[5][35] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N15
dffeas \sram_inst|ram[1][35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sram_inst|ram~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_inst|ram[1][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|ram[1][35]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|ram[1][35] .is_wysiwyg = "true";
defparam \sram_inst|ram[1][35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneive_lcell_comb \sram_inst|Mux28~2 (
// Equation(s):
// \sram_inst|Mux28~2_combout  = (memory_address[3] & (((memory_address[2])))) # (!memory_address[3] & ((memory_address[2] & (\sram_inst|ram[5][35]~q )) # (!memory_address[2] & ((\sram_inst|ram[1][35]~q )))))

	.dataa(\sram_inst|ram[5][35]~q ),
	.datab(memory_address[3]),
	.datac(\sram_inst|ram[1][35]~q ),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\sram_inst|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux28~2 .lut_mask = 16'hEE30;
defparam \sram_inst|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \sram_inst|Mux28~3 (
// Equation(s):
// \sram_inst|Mux28~3_combout  = (memory_address[3] & ((\sram_inst|Mux28~2_combout  & ((\sram_inst|ram[13][35]~q ))) # (!\sram_inst|Mux28~2_combout  & (\sram_inst|ram[9][35]~q )))) # (!memory_address[3] & (((\sram_inst|Mux28~2_combout ))))

	.dataa(memory_address[3]),
	.datab(\sram_inst|ram[9][35]~q ),
	.datac(\sram_inst|ram[13][35]~q ),
	.datad(\sram_inst|Mux28~2_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux28~3 .lut_mask = 16'hF588;
defparam \sram_inst|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N2
cycloneive_lcell_comb \sram_inst|Mux28~6 (
// Equation(s):
// \sram_inst|Mux28~6_combout  = (memory_address[1] & (memory_address[0])) # (!memory_address[1] & ((memory_address[0] & ((\sram_inst|Mux28~3_combout ))) # (!memory_address[0] & (\sram_inst|Mux28~5_combout ))))

	.dataa(memory_address[1]),
	.datab(memory_address[0]),
	.datac(\sram_inst|Mux28~5_combout ),
	.datad(\sram_inst|Mux28~3_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux28~6 .lut_mask = 16'hDC98;
defparam \sram_inst|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneive_lcell_comb \sram_inst|Mux28~9 (
// Equation(s):
// \sram_inst|Mux28~9_combout  = (memory_address[1] & ((\sram_inst|Mux28~6_combout  & (\sram_inst|Mux28~8_combout )) # (!\sram_inst|Mux28~6_combout  & ((\sram_inst|Mux28~1_combout ))))) # (!memory_address[1] & (((\sram_inst|Mux28~6_combout ))))

	.dataa(memory_address[1]),
	.datab(\sram_inst|Mux28~8_combout ),
	.datac(\sram_inst|Mux28~1_combout ),
	.datad(\sram_inst|Mux28~6_combout ),
	.cin(gnd),
	.combout(\sram_inst|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|Mux28~9 .lut_mask = 16'hDDA0;
defparam \sram_inst|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \sram_inst|memory_read[35]~feeder (
// Equation(s):
// \sram_inst|memory_read[35]~feeder_combout  = \sram_inst|Mux28~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|Mux28~9_combout ),
	.cin(gnd),
	.combout(\sram_inst|memory_read[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_inst|memory_read[35]~feeder .lut_mask = 16'hFF00;
defparam \sram_inst|memory_read[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N7
dffeas \sram_inst|memory_read[35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\sram_inst|memory_read[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_inst|memory_read[49]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_inst|memory_read [35]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_inst|memory_read[35] .is_wysiwyg = "true";
defparam \sram_inst|memory_read[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \Equal2~10 (
// Equation(s):
// \Equal2~10_combout  = (!\sram_inst|memory_read [35] & (!\sram_inst|memory_read [34] & (!\sram_inst|memory_read [32] & !\sram_inst|memory_read [33])))

	.dataa(\sram_inst|memory_read [35]),
	.datab(\sram_inst|memory_read [34]),
	.datac(\sram_inst|memory_read [32]),
	.datad(\sram_inst|memory_read [33]),
	.cin(gnd),
	.combout(\Equal2~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~10 .lut_mask = 16'h0001;
defparam \Equal2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \Equal2~13 (
// Equation(s):
// \Equal2~13_combout  = (!\sram_inst|memory_read [47] & (!\sram_inst|memory_read [46] & (!\sram_inst|memory_read [45] & !\sram_inst|memory_read [44])))

	.dataa(\sram_inst|memory_read [47]),
	.datab(\sram_inst|memory_read [46]),
	.datac(\sram_inst|memory_read [45]),
	.datad(\sram_inst|memory_read [44]),
	.cin(gnd),
	.combout(\Equal2~13_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~13 .lut_mask = 16'h0001;
defparam \Equal2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \Equal2~12 (
// Equation(s):
// \Equal2~12_combout  = (!\sram_inst|memory_read [42] & (!\sram_inst|memory_read [40] & (!\sram_inst|memory_read [43] & !\sram_inst|memory_read [41])))

	.dataa(\sram_inst|memory_read [42]),
	.datab(\sram_inst|memory_read [40]),
	.datac(\sram_inst|memory_read [43]),
	.datad(\sram_inst|memory_read [41]),
	.cin(gnd),
	.combout(\Equal2~12_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~12 .lut_mask = 16'h0001;
defparam \Equal2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
cycloneive_lcell_comb \Equal2~11 (
// Equation(s):
// \Equal2~11_combout  = (!\sram_inst|memory_read [37] & (!\sram_inst|memory_read [36] & (!\sram_inst|memory_read [39] & !\sram_inst|memory_read [38])))

	.dataa(\sram_inst|memory_read [37]),
	.datab(\sram_inst|memory_read [36]),
	.datac(\sram_inst|memory_read [39]),
	.datad(\sram_inst|memory_read [38]),
	.cin(gnd),
	.combout(\Equal2~11_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~11 .lut_mask = 16'h0001;
defparam \Equal2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \Equal2~14 (
// Equation(s):
// \Equal2~14_combout  = (\Equal2~10_combout  & (\Equal2~13_combout  & (\Equal2~12_combout  & \Equal2~11_combout )))

	.dataa(\Equal2~10_combout ),
	.datab(\Equal2~13_combout ),
	.datac(\Equal2~12_combout ),
	.datad(\Equal2~11_combout ),
	.cin(gnd),
	.combout(\Equal2~14_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~14 .lut_mask = 16'h8000;
defparam \Equal2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \Equal2~7 (
// Equation(s):
// \Equal2~7_combout  = (!\sram_inst|memory_read [27] & (!\sram_inst|memory_read [26] & (!\sram_inst|memory_read [24] & !\sram_inst|memory_read [25])))

	.dataa(\sram_inst|memory_read [27]),
	.datab(\sram_inst|memory_read [26]),
	.datac(\sram_inst|memory_read [24]),
	.datad(\sram_inst|memory_read [25]),
	.cin(gnd),
	.combout(\Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~7 .lut_mask = 16'h0001;
defparam \Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \Equal2~6 (
// Equation(s):
// \Equal2~6_combout  = (!\sram_inst|memory_read [23] & (!\sram_inst|memory_read [22] & (!\sram_inst|memory_read [20] & !\sram_inst|memory_read [21])))

	.dataa(\sram_inst|memory_read [23]),
	.datab(\sram_inst|memory_read [22]),
	.datac(\sram_inst|memory_read [20]),
	.datad(\sram_inst|memory_read [21]),
	.cin(gnd),
	.combout(\Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~6 .lut_mask = 16'h0001;
defparam \Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \Equal2~8 (
// Equation(s):
// \Equal2~8_combout  = (!\sram_inst|memory_read [30] & (!\sram_inst|memory_read [29] & (!\sram_inst|memory_read [31] & !\sram_inst|memory_read [28])))

	.dataa(\sram_inst|memory_read [30]),
	.datab(\sram_inst|memory_read [29]),
	.datac(\sram_inst|memory_read [31]),
	.datad(\sram_inst|memory_read [28]),
	.cin(gnd),
	.combout(\Equal2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~8 .lut_mask = 16'h0001;
defparam \Equal2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneive_lcell_comb \Equal2~5 (
// Equation(s):
// \Equal2~5_combout  = (!\sram_inst|memory_read [18] & (!\sram_inst|memory_read [16] & (!\sram_inst|memory_read [17] & !\sram_inst|memory_read [19])))

	.dataa(\sram_inst|memory_read [18]),
	.datab(\sram_inst|memory_read [16]),
	.datac(\sram_inst|memory_read [17]),
	.datad(\sram_inst|memory_read [19]),
	.cin(gnd),
	.combout(\Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~5 .lut_mask = 16'h0001;
defparam \Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \Equal2~9 (
// Equation(s):
// \Equal2~9_combout  = (\Equal2~7_combout  & (\Equal2~6_combout  & (\Equal2~8_combout  & \Equal2~5_combout )))

	.dataa(\Equal2~7_combout ),
	.datab(\Equal2~6_combout ),
	.datac(\Equal2~8_combout ),
	.datad(\Equal2~5_combout ),
	.cin(gnd),
	.combout(\Equal2~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~9 .lut_mask = 16'h8000;
defparam \Equal2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N24
cycloneive_lcell_comb \Equal2~16 (
// Equation(s):
// \Equal2~16_combout  = (!\sram_inst|memory_read [53] & (!\sram_inst|memory_read [52] & (!\sram_inst|memory_read [55] & !\sram_inst|memory_read [54])))

	.dataa(\sram_inst|memory_read [53]),
	.datab(\sram_inst|memory_read [52]),
	.datac(\sram_inst|memory_read [55]),
	.datad(\sram_inst|memory_read [54]),
	.cin(gnd),
	.combout(\Equal2~16_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~16 .lut_mask = 16'h0001;
defparam \Equal2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneive_lcell_comb \Equal2~17 (
// Equation(s):
// \Equal2~17_combout  = (!\sram_inst|memory_read [57] & (!\sram_inst|memory_read [56] & (!\sram_inst|memory_read [58] & !\sram_inst|memory_read [59])))

	.dataa(\sram_inst|memory_read [57]),
	.datab(\sram_inst|memory_read [56]),
	.datac(\sram_inst|memory_read [58]),
	.datad(\sram_inst|memory_read [59]),
	.cin(gnd),
	.combout(\Equal2~17_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~17 .lut_mask = 16'h0001;
defparam \Equal2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \Equal2~18 (
// Equation(s):
// \Equal2~18_combout  = (!\sram_inst|memory_read [60] & (!\sram_inst|memory_read [63] & (!\sram_inst|memory_read [62] & !\sram_inst|memory_read [61])))

	.dataa(\sram_inst|memory_read [60]),
	.datab(\sram_inst|memory_read [63]),
	.datac(\sram_inst|memory_read [62]),
	.datad(\sram_inst|memory_read [61]),
	.cin(gnd),
	.combout(\Equal2~18_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~18 .lut_mask = 16'h0001;
defparam \Equal2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N24
cycloneive_lcell_comb \Equal2~15 (
// Equation(s):
// \Equal2~15_combout  = (!\sram_inst|memory_read [49] & (!\sram_inst|memory_read [50] & (!\sram_inst|memory_read [48] & !\sram_inst|memory_read [51])))

	.dataa(\sram_inst|memory_read [49]),
	.datab(\sram_inst|memory_read [50]),
	.datac(\sram_inst|memory_read [48]),
	.datad(\sram_inst|memory_read [51]),
	.cin(gnd),
	.combout(\Equal2~15_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~15 .lut_mask = 16'h0001;
defparam \Equal2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \Equal2~19 (
// Equation(s):
// \Equal2~19_combout  = (\Equal2~16_combout  & (\Equal2~17_combout  & (\Equal2~18_combout  & \Equal2~15_combout )))

	.dataa(\Equal2~16_combout ),
	.datab(\Equal2~17_combout ),
	.datac(\Equal2~18_combout ),
	.datad(\Equal2~15_combout ),
	.cin(gnd),
	.combout(\Equal2~19_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~19 .lut_mask = 16'h8000;
defparam \Equal2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (!\sram_inst|memory_read [0] & (!\sram_inst|memory_read [3] & (!\sram_inst|memory_read [1] & !\sram_inst|memory_read [2])))

	.dataa(\sram_inst|memory_read [0]),
	.datab(\sram_inst|memory_read [3]),
	.datac(\sram_inst|memory_read [1]),
	.datad(\sram_inst|memory_read [2]),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h0001;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = (!\sram_inst|memory_read [11] & (!\sram_inst|memory_read [10] & (!\sram_inst|memory_read [8] & !\sram_inst|memory_read [9])))

	.dataa(\sram_inst|memory_read [11]),
	.datab(\sram_inst|memory_read [10]),
	.datac(\sram_inst|memory_read [8]),
	.datad(\sram_inst|memory_read [9]),
	.cin(gnd),
	.combout(\Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~2 .lut_mask = 16'h0001;
defparam \Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = (!\sram_inst|memory_read [15] & (!\sram_inst|memory_read [13] & (!\sram_inst|memory_read [12] & !\sram_inst|memory_read [14])))

	.dataa(\sram_inst|memory_read [15]),
	.datab(\sram_inst|memory_read [13]),
	.datac(\sram_inst|memory_read [12]),
	.datad(\sram_inst|memory_read [14]),
	.cin(gnd),
	.combout(\Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~3 .lut_mask = 16'h0001;
defparam \Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneive_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = (!\sram_inst|memory_read [5] & (!\sram_inst|memory_read [7] & (!\sram_inst|memory_read [6] & !\sram_inst|memory_read [4])))

	.dataa(\sram_inst|memory_read [5]),
	.datab(\sram_inst|memory_read [7]),
	.datac(\sram_inst|memory_read [6]),
	.datad(\sram_inst|memory_read [4]),
	.cin(gnd),
	.combout(\Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = 16'h0001;
defparam \Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = (\Equal2~0_combout  & (\Equal2~2_combout  & (\Equal2~3_combout  & \Equal2~1_combout )))

	.dataa(\Equal2~0_combout ),
	.datab(\Equal2~2_combout ),
	.datac(\Equal2~3_combout ),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~4 .lut_mask = 16'h8000;
defparam \Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \Equal2~20 (
// Equation(s):
// \Equal2~20_combout  = (\Equal2~14_combout  & (\Equal2~9_combout  & (\Equal2~19_combout  & \Equal2~4_combout )))

	.dataa(\Equal2~14_combout ),
	.datab(\Equal2~9_combout ),
	.datac(\Equal2~19_combout ),
	.datad(\Equal2~4_combout ),
	.cin(gnd),
	.combout(\Equal2~20_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~20 .lut_mask = 16'h8000;
defparam \Equal2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneive_lcell_comb \xtea_pulse_trigger~0 (
// Equation(s):
// \xtea_pulse_trigger~0_combout  = (\controller_cstate.starting_xtea~q  & (!\Equal2~20_combout  & ((memory_address[0]) # (!\Equal3~0_combout ))))

	.dataa(\controller_cstate.starting_xtea~q ),
	.datab(memory_address[0]),
	.datac(\Equal3~0_combout ),
	.datad(\Equal2~20_combout ),
	.cin(gnd),
	.combout(\xtea_pulse_trigger~0_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_pulse_trigger~0 .lut_mask = 16'h008A;
defparam \xtea_pulse_trigger~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \Selector150~1 (
// Equation(s):
// \Selector150~1_combout  = (!\controller_cstate.setup_xtea2~q  & !\controller_cstate.setup_xtea1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\controller_cstate.setup_xtea2~q ),
	.datad(\controller_cstate.setup_xtea1~q ),
	.cin(gnd),
	.combout(\Selector150~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector150~1 .lut_mask = 16'h000F;
defparam \Selector150~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneive_lcell_comb \serialblock_inst|serial_running~0 (
// Equation(s):
// \serialblock_inst|serial_running~0_combout  = (\serialblock_inst|sender_start~q ) # (\serialblock_inst|reader_start~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialblock_inst|sender_start~q ),
	.datad(\serialblock_inst|reader_start~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serial_running~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serial_running~0 .lut_mask = 16'hFFF0;
defparam \serialblock_inst|serial_running~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N21
dffeas \serialblock_inst|serial_running (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|serial_running~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serial_running~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serial_running .is_wysiwyg = "true";
defparam \serialblock_inst|serial_running .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \Selector11~7 (
// Equation(s):
// \Selector11~7_combout  = (!\controller_cstate.idle~q  & ((\serialblock_inst|serialreader_inst|error_out [0] $ (\serialblock_inst|serialreader_inst|error_out [1])) # (!\serialblock_inst|serial_running~q )))

	.dataa(\serialblock_inst|serial_running~q ),
	.datab(\serialblock_inst|serialreader_inst|error_out [0]),
	.datac(\controller_cstate.idle~q ),
	.datad(\serialblock_inst|serialreader_inst|error_out [1]),
	.cin(gnd),
	.combout(\Selector11~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~7 .lut_mask = 16'h070D;
defparam \Selector11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \Selector11~8 (
// Equation(s):
// \Selector11~8_combout  = (\Selector11~7_combout ) # ((\controller_cstate.processing_xtea~q  & ((\xtea_done_buffer~q ) # (!\xteablock_inst|xtea_done~combout ))))

	.dataa(\controller_cstate.processing_xtea~q ),
	.datab(\xtea_done_buffer~q ),
	.datac(\Selector11~7_combout ),
	.datad(\xteablock_inst|xtea_done~combout ),
	.cin(gnd),
	.combout(\Selector11~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~8 .lut_mask = 16'hF8FA;
defparam \Selector11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \Selector14~2 (
// Equation(s):
// \Selector14~2_combout  = (\controller_cstate.reading_serial~q  & (\serialblock_inst|serialreader_inst|error_out [0] $ (\serialblock_inst|serialreader_inst|error_out [1])))

	.dataa(gnd),
	.datab(\controller_cstate.reading_serial~q ),
	.datac(\serialblock_inst|serialreader_inst|error_out [0]),
	.datad(\serialblock_inst|serialreader_inst|error_out [1]),
	.cin(gnd),
	.combout(\Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~2 .lut_mask = 16'h0CC0;
defparam \Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (!\Selector13~1_combout  & ((\Selector13~8_combout  & ((\Selector14~2_combout ))) # (!\Selector13~8_combout  & (\controller_nstate.sending_error~q ))))

	.dataa(\Selector13~1_combout ),
	.datab(\Selector13~8_combout ),
	.datac(\controller_nstate.sending_error~q ),
	.datad(\Selector14~2_combout ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'h5410;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N11
dffeas \controller_nstate.sending_error (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_nstate.sending_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_nstate.sending_error .is_wysiwyg = "true";
defparam \controller_nstate.sending_error .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \controller_cstate.sending_error (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\controller_nstate.sending_error~q ),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_cstate.sending_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_cstate.sending_error .is_wysiwyg = "true";
defparam \controller_cstate.sending_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\controller_cstate.sending_error~q  & (\send_counter~5_combout  $ ((send_counter[0])))) # (!\controller_cstate.sending_error~q  & (((send_counter[0] & \controller_cstate.idle~q ))))

	.dataa(\send_counter~5_combout ),
	.datab(\controller_cstate.sending_error~q ),
	.datac(send_counter[0]),
	.datad(\controller_cstate.idle~q ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'h7848;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \send_counter[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \send_counter[0] .is_wysiwyg = "true";
defparam \send_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = send_counter[2] $ (((!send_counter[1]) # (!send_counter[0])))

	.dataa(send_counter[0]),
	.datab(gnd),
	.datac(send_counter[1]),
	.datad(send_counter[2]),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'hA05F;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \send_counter[2]~1 (
// Equation(s):
// \send_counter[2]~1_combout  = (\send_counter~5_combout  & ((!\Add0~0_combout ))) # (!\send_counter~5_combout  & (send_counter[2]))

	.dataa(\send_counter~5_combout ),
	.datab(gnd),
	.datac(send_counter[2]),
	.datad(\Add0~0_combout ),
	.cin(gnd),
	.combout(\send_counter[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \send_counter[2]~1 .lut_mask = 16'h50FA;
defparam \send_counter[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\controller_cstate.idle~q  & send_counter[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\controller_cstate.idle~q ),
	.datad(send_counter[2]),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hF000;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \send_counter[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_counter[2]~1_combout ),
	.asdata(\Selector0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller_cstate.sending_error~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \send_counter[2] .is_wysiwyg = "true";
defparam \send_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \send_counter~4 (
// Equation(s):
// \send_counter~4_combout  = (send_counter[2] & (!\serialblock_inst|serialreader_inst|error_out [1] & (!send_counter[1] & \serialblock_inst|serialreader_inst|error_out [0]))) # (!send_counter[2] & (\serialblock_inst|serialreader_inst|error_out [1] $ 
// (((\serialblock_inst|serialreader_inst|error_out [0])))))

	.dataa(send_counter[2]),
	.datab(\serialblock_inst|serialreader_inst|error_out [1]),
	.datac(send_counter[1]),
	.datad(\serialblock_inst|serialreader_inst|error_out [0]),
	.cin(gnd),
	.combout(\send_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \send_counter~4 .lut_mask = 16'h1344;
defparam \send_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \send_counter~5 (
// Equation(s):
// \send_counter~5_combout  = (!\send_done_buffer~q  & (\send_counter~4_combout  & \serialblock_inst|send_done~q ))

	.dataa(\send_done_buffer~q ),
	.datab(gnd),
	.datac(\send_counter~4_combout ),
	.datad(\serialblock_inst|send_done~q ),
	.cin(gnd),
	.combout(\send_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \send_counter~5 .lut_mask = 16'h5000;
defparam \send_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = send_counter[0] $ (send_counter[1])

	.dataa(send_counter[0]),
	.datab(gnd),
	.datac(send_counter[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'h5A5A;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \send_counter[1]~0 (
// Equation(s):
// \send_counter[1]~0_combout  = (\send_counter~5_combout  & ((\Add3~0_combout ))) # (!\send_counter~5_combout  & (send_counter[1]))

	.dataa(\send_counter~5_combout ),
	.datab(gnd),
	.datac(send_counter[1]),
	.datad(\Add3~0_combout ),
	.cin(gnd),
	.combout(\send_counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \send_counter[1]~0 .lut_mask = 16'hFA50;
defparam \send_counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\controller_cstate.idle~q  & send_counter[1])

	.dataa(gnd),
	.datab(\controller_cstate.idle~q ),
	.datac(send_counter[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hC0C0;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N3
dffeas \send_counter[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_counter[1]~0_combout ),
	.asdata(\Selector1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller_cstate.sending_error~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \send_counter[1] .is_wysiwyg = "true";
defparam \send_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \controller_nstate~24 (
// Equation(s):
// \controller_nstate~24_combout  = (send_counter[2] & ((\serialblock_inst|serialreader_inst|error_out [0] & (send_counter[1] & !\serialblock_inst|serialreader_inst|error_out [1])) # (!\serialblock_inst|serialreader_inst|error_out [0] & 
// ((\serialblock_inst|serialreader_inst|error_out [1])))))

	.dataa(send_counter[1]),
	.datab(\serialblock_inst|serialreader_inst|error_out [0]),
	.datac(send_counter[2]),
	.datad(\serialblock_inst|serialreader_inst|error_out [1]),
	.cin(gnd),
	.combout(\controller_nstate~24_combout ),
	.cout());
// synopsys translate_off
defparam \controller_nstate~24 .lut_mask = 16'h3080;
defparam \controller_nstate~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \fsm_controller~0 (
// Equation(s):
// \fsm_controller~0_combout  = (!\send_done_buffer~q  & \serialblock_inst|send_done~q )

	.dataa(gnd),
	.datab(\send_done_buffer~q ),
	.datac(gnd),
	.datad(\serialblock_inst|send_done~q ),
	.cin(gnd),
	.combout(\fsm_controller~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsm_controller~0 .lut_mask = 16'h3300;
defparam \fsm_controller~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneive_lcell_comb \Selector11~6 (
// Equation(s):
// \Selector11~6_combout  = (\controller_cstate.sending_error~q  & (((!\fsm_controller~0_combout )) # (!\controller_nstate~24_combout ))) # (!\controller_cstate.sending_error~q  & (((\controller_cstate.sending_results~q  & !\fsm_controller~0_combout ))))

	.dataa(\controller_nstate~24_combout ),
	.datab(\controller_cstate.sending_error~q ),
	.datac(\controller_cstate.sending_results~q ),
	.datad(\fsm_controller~0_combout ),
	.cin(gnd),
	.combout(\Selector11~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~6 .lut_mask = 16'h44FC;
defparam \Selector11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \Selector11~9 (
// Equation(s):
// \Selector11~9_combout  = (!\Selector11~8_combout  & (!\Selector11~6_combout  & ((\Selector13~9_combout ) # (!\controller_cstate.reading_serial~q ))))

	.dataa(\controller_cstate.reading_serial~q ),
	.datab(\Selector13~9_combout ),
	.datac(\Selector11~8_combout ),
	.datad(\Selector11~6_combout ),
	.cin(gnd),
	.combout(\Selector11~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~9 .lut_mask = 16'h000D;
defparam \Selector11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (\Selector11~9_combout  & (((\Selector150~1_combout  & \Selector150~0_combout )) # (!\LessThan5~0_combout )))

	.dataa(\Selector150~1_combout ),
	.datab(\Selector150~0_combout ),
	.datac(\Selector11~9_combout ),
	.datad(\LessThan5~0_combout ),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'h80F0;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \Selector12~1 (
// Equation(s):
// \Selector12~1_combout  = ((\LessThan5~0_combout  & (\controller_cstate.reading_results~q  & !\fsm_controller~1_combout ))) # (!\Selector12~0_combout )

	.dataa(\LessThan5~0_combout ),
	.datab(\controller_cstate.reading_results~q ),
	.datac(\fsm_controller~1_combout ),
	.datad(\Selector12~0_combout ),
	.cin(gnd),
	.combout(\Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~1 .lut_mask = 16'h08FF;
defparam \Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \Selector12~2 (
// Equation(s):
// \Selector12~2_combout  = (\xtea_pulse_trigger~0_combout  & (((\controller_nstate.processing_xtea~q )) # (!\LessThan5~0_combout ))) # (!\xtea_pulse_trigger~0_combout  & (((\controller_nstate.processing_xtea~q  & \Selector12~1_combout ))))

	.dataa(\xtea_pulse_trigger~0_combout ),
	.datab(\LessThan5~0_combout ),
	.datac(\controller_nstate.processing_xtea~q ),
	.datad(\Selector12~1_combout ),
	.cin(gnd),
	.combout(\Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~2 .lut_mask = 16'hF2A2;
defparam \Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N1
dffeas \controller_nstate.processing_xtea (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector12~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_nstate.processing_xtea~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_nstate.processing_xtea .is_wysiwyg = "true";
defparam \controller_nstate.processing_xtea .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N7
dffeas \controller_cstate.processing_xtea (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\controller_nstate.processing_xtea~q ),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_cstate.processing_xtea~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_cstate.processing_xtea .is_wysiwyg = "true";
defparam \controller_cstate.processing_xtea .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \Selector13~2 (
// Equation(s):
// \Selector13~2_combout  = (!\controller_cstate.reading_serial~q  & (\controller_cstate.idle~q  & !\controller_cstate.processing_xtea~q ))

	.dataa(\controller_cstate.reading_serial~q ),
	.datab(\controller_cstate.idle~q ),
	.datac(gnd),
	.datad(\controller_cstate.processing_xtea~q ),
	.cin(gnd),
	.combout(\Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~2 .lut_mask = 16'h0044;
defparam \Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneive_lcell_comb WideOr8(
// Equation(s):
// \WideOr8~combout  = ((\controller_cstate.sending_results~q ) # (\controller_cstate.sending_error~q )) # (!\Selector13~2_combout )

	.dataa(\Selector13~2_combout ),
	.datab(gnd),
	.datac(\controller_cstate.sending_results~q ),
	.datad(\controller_cstate.sending_error~q ),
	.cin(gnd),
	.combout(\WideOr8~combout ),
	.cout());
// synopsys translate_off
defparam WideOr8.lut_mask = 16'hFFF5;
defparam WideOr8.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \Selector150~2 (
// Equation(s):
// \Selector150~2_combout  = (\LessThan5~0_combout  & (((\controller_cstate.setup_xtea1~q ) # (\controller_cstate.setup_xtea2~q )) # (!\Selector150~0_combout )))

	.dataa(\Selector150~0_combout ),
	.datab(\controller_cstate.setup_xtea1~q ),
	.datac(\controller_cstate.setup_xtea2~q ),
	.datad(\LessThan5~0_combout ),
	.cin(gnd),
	.combout(\Selector150~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector150~2 .lut_mask = 16'hFD00;
defparam \Selector150~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \Selector150~3 (
// Equation(s):
// \Selector150~3_combout  = (\Selector150~2_combout ) # ((\Selector11~13_combout ) # ((\WideOr8~combout  & \ccounter_enable~q )))

	.dataa(\WideOr8~combout ),
	.datab(\Selector150~2_combout ),
	.datac(\ccounter_enable~q ),
	.datad(\Selector11~13_combout ),
	.cin(gnd),
	.combout(\Selector150~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector150~3 .lut_mask = 16'hFFEC;
defparam \Selector150~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N27
dffeas ccounter_enable(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector150~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccounter_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam ccounter_enable.is_wysiwyg = "true";
defparam ccounter_enable.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneive_lcell_comb \clockcounter_inst|counter[0]~4 (
// Equation(s):
// \clockcounter_inst|counter[0]~4_combout  = (\ccounter_enable~q  & (\clockcounter_inst|counter [0] $ (VCC))) # (!\ccounter_enable~q  & (\clockcounter_inst|counter [0] & VCC))
// \clockcounter_inst|counter[0]~5  = CARRY((\ccounter_enable~q  & \clockcounter_inst|counter [0]))

	.dataa(\ccounter_enable~q ),
	.datab(\clockcounter_inst|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clockcounter_inst|counter[0]~4_combout ),
	.cout(\clockcounter_inst|counter[0]~5 ));
// synopsys translate_off
defparam \clockcounter_inst|counter[0]~4 .lut_mask = 16'h6688;
defparam \clockcounter_inst|counter[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \Selector152~1 (
// Equation(s):
// \Selector152~1_combout  = (\Selector150~0_combout  & (!\Selector150~1_combout  & (\LessThan5~0_combout  $ (!\ccounter_reset~q )))) # (!\Selector150~0_combout  & (\LessThan5~0_combout  $ ((!\ccounter_reset~q ))))

	.dataa(\Selector150~0_combout ),
	.datab(\LessThan5~0_combout ),
	.datac(\ccounter_reset~q ),
	.datad(\Selector150~1_combout ),
	.cin(gnd),
	.combout(\Selector152~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector152~1 .lut_mask = 16'h41C3;
defparam \Selector152~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \Selector13~7 (
// Equation(s):
// \Selector13~7_combout  = (\controller_cstate.reading_results~q ) # (\controller_cstate.starting_xtea~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\controller_cstate.reading_results~q ),
	.datad(\controller_cstate.starting_xtea~q ),
	.cin(gnd),
	.combout(\Selector13~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~7 .lut_mask = 16'hFFF0;
defparam \Selector13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \Selector152~0 (
// Equation(s):
// \Selector152~0_combout  = (\Selector13~7_combout  & (\ccounter_reset~q  $ (((\fsm_controller~1_combout ) # (!\LessThan5~0_combout )))))

	.dataa(\ccounter_reset~q ),
	.datab(\fsm_controller~1_combout ),
	.datac(\Selector13~7_combout ),
	.datad(\LessThan5~0_combout ),
	.cin(gnd),
	.combout(\Selector152~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector152~0 .lut_mask = 16'h6050;
defparam \Selector152~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \Selector152~2 (
// Equation(s):
// \Selector152~2_combout  = (\Selector152~1_combout ) # ((\Selector152~0_combout ) # ((\WideOr8~combout  & \ccounter_reset~q )))

	.dataa(\WideOr8~combout ),
	.datab(\Selector152~1_combout ),
	.datac(\ccounter_reset~q ),
	.datad(\Selector152~0_combout ),
	.cin(gnd),
	.combout(\Selector152~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector152~2 .lut_mask = 16'hFFEC;
defparam \Selector152~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N13
dffeas ccounter_reset(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector152~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ccounter_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam ccounter_reset.is_wysiwyg = "true";
defparam ccounter_reset.power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N3
dffeas \clockcounter_inst|creset1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ccounter_reset~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nreset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockcounter_inst|creset1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockcounter_inst|creset1 .is_wysiwyg = "true";
defparam \clockcounter_inst|creset1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \clockcounter_inst|Equal0~0 (
// Equation(s):
// \clockcounter_inst|Equal0~0_combout  = (\clockcounter_inst|counter [3] & (\clockcounter_inst|counter [1] & (\clockcounter_inst|counter [2] & \clockcounter_inst|counter [0])))

	.dataa(\clockcounter_inst|counter [3]),
	.datab(\clockcounter_inst|counter [1]),
	.datac(\clockcounter_inst|counter [2]),
	.datad(\clockcounter_inst|counter [0]),
	.cin(gnd),
	.combout(\clockcounter_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockcounter_inst|Equal0~0 .lut_mask = 16'h8000;
defparam \clockcounter_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \clockcounter_inst|process_0~0 (
// Equation(s):
// \clockcounter_inst|process_0~0_combout  = (\clockcounter_inst|Equal0~0_combout ) # (\ccounter_reset~q  $ (\clockcounter_inst|creset1~q ))

	.dataa(\ccounter_reset~q ),
	.datab(gnd),
	.datac(\clockcounter_inst|creset1~q ),
	.datad(\clockcounter_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\clockcounter_inst|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockcounter_inst|process_0~0 .lut_mask = 16'hFF5A;
defparam \clockcounter_inst|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N1
dffeas \clockcounter_inst|counter[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clockcounter_inst|counter[0]~4_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\clockcounter_inst|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockcounter_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clockcounter_inst|counter[0] .is_wysiwyg = "true";
defparam \clockcounter_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneive_lcell_comb \clockcounter_inst|counter[1]~6 (
// Equation(s):
// \clockcounter_inst|counter[1]~6_combout  = (\clockcounter_inst|counter [1] & (!\clockcounter_inst|counter[0]~5 )) # (!\clockcounter_inst|counter [1] & ((\clockcounter_inst|counter[0]~5 ) # (GND)))
// \clockcounter_inst|counter[1]~7  = CARRY((!\clockcounter_inst|counter[0]~5 ) # (!\clockcounter_inst|counter [1]))

	.dataa(gnd),
	.datab(\clockcounter_inst|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clockcounter_inst|counter[0]~5 ),
	.combout(\clockcounter_inst|counter[1]~6_combout ),
	.cout(\clockcounter_inst|counter[1]~7 ));
// synopsys translate_off
defparam \clockcounter_inst|counter[1]~6 .lut_mask = 16'h3C3F;
defparam \clockcounter_inst|counter[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N3
dffeas \clockcounter_inst|counter[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clockcounter_inst|counter[1]~6_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\clockcounter_inst|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockcounter_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clockcounter_inst|counter[1] .is_wysiwyg = "true";
defparam \clockcounter_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneive_lcell_comb \clockcounter_inst|counter[2]~8 (
// Equation(s):
// \clockcounter_inst|counter[2]~8_combout  = (\clockcounter_inst|counter [2] & (\clockcounter_inst|counter[1]~7  $ (GND))) # (!\clockcounter_inst|counter [2] & (!\clockcounter_inst|counter[1]~7  & VCC))
// \clockcounter_inst|counter[2]~9  = CARRY((\clockcounter_inst|counter [2] & !\clockcounter_inst|counter[1]~7 ))

	.dataa(gnd),
	.datab(\clockcounter_inst|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clockcounter_inst|counter[1]~7 ),
	.combout(\clockcounter_inst|counter[2]~8_combout ),
	.cout(\clockcounter_inst|counter[2]~9 ));
// synopsys translate_off
defparam \clockcounter_inst|counter[2]~8 .lut_mask = 16'hC30C;
defparam \clockcounter_inst|counter[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N5
dffeas \clockcounter_inst|counter[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clockcounter_inst|counter[2]~8_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\clockcounter_inst|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockcounter_inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clockcounter_inst|counter[2] .is_wysiwyg = "true";
defparam \clockcounter_inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \clockcounter_inst|counter[3]~10 (
// Equation(s):
// \clockcounter_inst|counter[3]~10_combout  = \clockcounter_inst|counter [3] $ (\clockcounter_inst|counter[2]~9 )

	.dataa(\clockcounter_inst|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\clockcounter_inst|counter[2]~9 ),
	.combout(\clockcounter_inst|counter[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \clockcounter_inst|counter[3]~10 .lut_mask = 16'h5A5A;
defparam \clockcounter_inst|counter[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \clockcounter_inst|counter[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clockcounter_inst|counter[3]~10_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\clockcounter_inst|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockcounter_inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clockcounter_inst|counter[3] .is_wysiwyg = "true";
defparam \clockcounter_inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneive_lcell_comb \LessThan5~0 (
// Equation(s):
// \LessThan5~0_combout  = (!\clockcounter_inst|counter [3] & (((!\clockcounter_inst|counter [1] & !\clockcounter_inst|counter [0])) # (!\clockcounter_inst|counter [2])))

	.dataa(\clockcounter_inst|counter [3]),
	.datab(\clockcounter_inst|counter [1]),
	.datac(\clockcounter_inst|counter [2]),
	.datad(\clockcounter_inst|counter [0]),
	.cin(gnd),
	.combout(\LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan5~0 .lut_mask = 16'h0515;
defparam \LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\LessThan5~0_combout  & (((\controller_cstate.setup_xtea1~q ) # (!\controller_nstate.setup_xtea3~q )) # (!\Selector150~0_combout )))

	.dataa(\Selector150~0_combout ),
	.datab(\controller_cstate.setup_xtea1~q ),
	.datac(\controller_nstate.setup_xtea3~q ),
	.datad(\LessThan5~0_combout ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'hDF00;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \Selector11~12 (
// Equation(s):
// \Selector11~12_combout  = (\Selector11~9_combout  & ((\fsm_controller~1_combout ) # ((!\LessThan5~0_combout ) # (!\Selector13~7_combout ))))

	.dataa(\fsm_controller~1_combout ),
	.datab(\Selector13~7_combout ),
	.datac(\LessThan5~0_combout ),
	.datad(\Selector11~9_combout ),
	.cin(gnd),
	.combout(\Selector11~12_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~12 .lut_mask = 16'hBF00;
defparam \Selector11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = (\Selector10~0_combout  & (((\controller_nstate.setup_xtea3~q )))) # (!\Selector10~0_combout  & ((\controller_cstate.setup_xtea2~q ) # ((\controller_nstate.setup_xtea3~q  & !\Selector11~12_combout ))))

	.dataa(\controller_cstate.setup_xtea2~q ),
	.datab(\Selector10~0_combout ),
	.datac(\controller_nstate.setup_xtea3~q ),
	.datad(\Selector11~12_combout ),
	.cin(gnd),
	.combout(\Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~1 .lut_mask = 16'hE2F2;
defparam \Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N13
dffeas \controller_nstate.setup_xtea3 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_nstate.setup_xtea3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_nstate.setup_xtea3 .is_wysiwyg = "true";
defparam \controller_nstate.setup_xtea3 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N1
dffeas \controller_cstate.setup_xtea3 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\controller_nstate.setup_xtea3~q ),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_cstate.setup_xtea3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_cstate.setup_xtea3 .is_wysiwyg = "true";
defparam \controller_cstate.setup_xtea3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N28
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_address_out[1] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_address_out [1] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|temp_address [1]))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_address_out [1]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_address_out [1]),
	.datac(\serialblock_inst|serialreader_inst|temp_address [1]),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_address_out [1]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_address_out[1] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|reader_address_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneive_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (\controller_cstate.reading_serial~q  & ((\serialblock_inst|serialreader_inst|reader_address_out [1]) # ((\serialblock_inst|read_done~q  & \serialblock_inst|parallel_controller~0_combout ))))

	.dataa(\controller_cstate.reading_serial~q ),
	.datab(\serialblock_inst|serialreader_inst|reader_address_out [1]),
	.datac(\serialblock_inst|read_done~q ),
	.datad(\serialblock_inst|parallel_controller~0_combout ),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'hA888;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneive_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = (!\clockcounter_inst|counter [3] & (!\clockcounter_inst|counter [1] & (\clockcounter_inst|counter [2] & \clockcounter_inst|counter [0])))

	.dataa(\clockcounter_inst|counter [3]),
	.datab(\clockcounter_inst|counter [1]),
	.datac(\clockcounter_inst|counter [2]),
	.datad(\clockcounter_inst|counter [0]),
	.cin(gnd),
	.combout(\Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~0 .lut_mask = 16'h1000;
defparam \Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \Selector19~2 (
// Equation(s):
// \Selector19~2_combout  = (\controller_cstate.storing_xtea~q  & ((\Equal4~0_combout ) # ((\controller_cstate.sending_results~q  & \fsm_controller~0_combout )))) # (!\controller_cstate.storing_xtea~q  & (((\controller_cstate.sending_results~q  & 
// \fsm_controller~0_combout ))))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(\Equal4~0_combout ),
	.datac(\controller_cstate.sending_results~q ),
	.datad(\fsm_controller~0_combout ),
	.cin(gnd),
	.combout(\Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~2 .lut_mask = 16'hF888;
defparam \Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \WideOr4~0 (
// Equation(s):
// \WideOr4~0_combout  = (\controller_cstate.reading_results~q ) # (((\controller_cstate.processing_xtea~q ) # (\controller_cstate.sending_error~q )) # (!\controller_cstate.idle~q ))

	.dataa(\controller_cstate.reading_results~q ),
	.datab(\controller_cstate.idle~q ),
	.datac(\controller_cstate.processing_xtea~q ),
	.datad(\controller_cstate.sending_error~q ),
	.cin(gnd),
	.combout(\WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr4~0 .lut_mask = 16'hFFFB;
defparam \WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \memory_address[3]~2 (
// Equation(s):
// \memory_address[3]~2_combout  = (\controller_cstate.sending_results~q  & ((\send_done_buffer~q ) # (!\serialblock_inst|send_done~q )))

	.dataa(gnd),
	.datab(\send_done_buffer~q ),
	.datac(\controller_cstate.sending_results~q ),
	.datad(\serialblock_inst|send_done~q ),
	.cin(gnd),
	.combout(\memory_address[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory_address[3]~2 .lut_mask = 16'hC0F0;
defparam \memory_address[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \memory_address[3]~3 (
// Equation(s):
// \memory_address[3]~3_combout  = (!\WideOr4~0_combout  & (!\memory_address[3]~2_combout  & ((\Equal4~0_combout ) # (!\controller_cstate.storing_xtea~q ))))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(\Equal4~0_combout ),
	.datac(\WideOr4~0_combout ),
	.datad(\memory_address[3]~2_combout ),
	.cin(gnd),
	.combout(\memory_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory_address[3]~3 .lut_mask = 16'h000D;
defparam \memory_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \Selector19~1 (
// Equation(s):
// \Selector19~1_combout  = (memory_address[1] & ((\controller_cstate.starting_xtea~q ) # (!\memory_address[3]~3_combout )))

	.dataa(memory_address[1]),
	.datab(gnd),
	.datac(\memory_address[3]~3_combout ),
	.datad(\controller_cstate.starting_xtea~q ),
	.cin(gnd),
	.combout(\Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~1 .lut_mask = 16'hAA0A;
defparam \Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneive_lcell_comb \Selector19~3 (
// Equation(s):
// \Selector19~3_combout  = (\Selector19~1_combout ) # ((\Selector19~2_combout  & (memory_address[1] $ (memory_address[0]))))

	.dataa(memory_address[1]),
	.datab(memory_address[0]),
	.datac(\Selector19~2_combout ),
	.datad(\Selector19~1_combout ),
	.cin(gnd),
	.combout(\Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~3 .lut_mask = 16'hFF60;
defparam \Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneive_lcell_comb \Selector19~4 (
// Equation(s):
// \Selector19~4_combout  = (\Selector14~9_combout ) # ((\controller_cstate.setup_xtea3~q ) # ((\Selector19~0_combout ) # (\Selector19~3_combout )))

	.dataa(\Selector14~9_combout ),
	.datab(\controller_cstate.setup_xtea3~q ),
	.datac(\Selector19~0_combout ),
	.datad(\Selector19~3_combout ),
	.cin(gnd),
	.combout(\Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~4 .lut_mask = 16'hFFFE;
defparam \Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N31
dffeas \memory_address[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector19~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_address[1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_address[1] .is_wysiwyg = "true";
defparam \memory_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \memory_address[2]~7 (
// Equation(s):
// \memory_address[2]~7_combout  = (!\controller_cstate.reading_serial~q  & (memory_address[2] $ (((memory_address[1] & memory_address[0])))))

	.dataa(\controller_cstate.reading_serial~q ),
	.datab(memory_address[1]),
	.datac(memory_address[2]),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\memory_address[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory_address[2]~7 .lut_mask = 16'h1450;
defparam \memory_address[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_address_out[2] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_address_out [2] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|temp_address [2])) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|reader_address_out [2])))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|temp_address [2]),
	.datac(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_address_out [2]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_address_out[2] .lut_mask = 16'h8A80;
defparam \serialblock_inst|serialreader_inst|reader_address_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneive_lcell_comb \memory_address~0 (
// Equation(s):
// \memory_address~0_combout  = (\serialblock_inst|read_done~q  & (\serialblock_inst|serialreader_inst|error_out [0] $ (!\serialblock_inst|serialreader_inst|error_out [1])))

	.dataa(gnd),
	.datab(\serialblock_inst|read_done~q ),
	.datac(\serialblock_inst|serialreader_inst|error_out [0]),
	.datad(\serialblock_inst|serialreader_inst|error_out [1]),
	.cin(gnd),
	.combout(\memory_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory_address~0 .lut_mask = 16'hC00C;
defparam \memory_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneive_lcell_comb \memory_address[2]~8 (
// Equation(s):
// \memory_address[2]~8_combout  = (\memory_address[2]~7_combout ) # ((\serialblock_inst|serialreader_inst|reader_address_out [2] & (\controller_cstate.reading_serial~q  & !\memory_address~0_combout )))

	.dataa(\memory_address[2]~7_combout ),
	.datab(\serialblock_inst|serialreader_inst|reader_address_out [2]),
	.datac(\controller_cstate.reading_serial~q ),
	.datad(\memory_address~0_combout ),
	.cin(gnd),
	.combout(\memory_address[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory_address[2]~8 .lut_mask = 16'hAAEA;
defparam \memory_address[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneive_lcell_comb \memory_address[3]~4 (
// Equation(s):
// \memory_address[3]~4_combout  = ((\controller_cstate.starting_xtea~q  & !\fsm_controller~1_combout )) # (!\memory_address[3]~3_combout )

	.dataa(gnd),
	.datab(\controller_cstate.starting_xtea~q ),
	.datac(\fsm_controller~1_combout ),
	.datad(\memory_address[3]~3_combout ),
	.cin(gnd),
	.combout(\memory_address[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory_address[3]~4 .lut_mask = 16'h0CFF;
defparam \memory_address[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneive_lcell_comb \memory_address[2]~5 (
// Equation(s):
// \memory_address[2]~5_combout  = (\Selector150~1_combout  & (!\controller_cstate.starting_xtea~q  & (!\controller_cstate.setup_xtea3~q  & !\memory_address[3]~4_combout )))

	.dataa(\Selector150~1_combout ),
	.datab(\controller_cstate.starting_xtea~q ),
	.datac(\controller_cstate.setup_xtea3~q ),
	.datad(\memory_address[3]~4_combout ),
	.cin(gnd),
	.combout(\memory_address[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory_address[2]~5 .lut_mask = 16'h0002;
defparam \memory_address[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneive_lcell_comb \memory_address[2]~9 (
// Equation(s):
// \memory_address[2]~9_combout  = (\memory_address[2]~8_combout  & ((\memory_address[2]~5_combout ) # ((\memory_address[3]~4_combout  & memory_address[2])))) # (!\memory_address[2]~8_combout  & (\memory_address[3]~4_combout  & (memory_address[2])))

	.dataa(\memory_address[2]~8_combout ),
	.datab(\memory_address[3]~4_combout ),
	.datac(memory_address[2]),
	.datad(\memory_address[2]~5_combout ),
	.cin(gnd),
	.combout(\memory_address[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory_address[2]~9 .lut_mask = 16'hEAC0;
defparam \memory_address[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N7
dffeas \memory_address[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory_address[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_address[2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_address[2] .is_wysiwyg = "true";
defparam \memory_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneive_lcell_comb \Add4~0 (
// Equation(s):
// \Add4~0_combout  = memory_address[3] $ (((memory_address[2] & (memory_address[0] & memory_address[1]))))

	.dataa(memory_address[2]),
	.datab(memory_address[3]),
	.datac(memory_address[0]),
	.datad(memory_address[1]),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~0 .lut_mask = 16'h6CCC;
defparam \Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneive_lcell_comb \memory_address[3]~1 (
// Equation(s):
// \memory_address[3]~1_combout  = (\controller_cstate.reading_serial~q  & (\serialblock_inst|serialreader_inst|reader_address_out [3] & ((!\memory_address~0_combout )))) # (!\controller_cstate.reading_serial~q  & (((\Add4~0_combout ))))

	.dataa(\serialblock_inst|serialreader_inst|reader_address_out [3]),
	.datab(\Add4~0_combout ),
	.datac(\controller_cstate.reading_serial~q ),
	.datad(\memory_address~0_combout ),
	.cin(gnd),
	.combout(\memory_address[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory_address[3]~1 .lut_mask = 16'h0CAC;
defparam \memory_address[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneive_lcell_comb \memory_address[3]~6 (
// Equation(s):
// \memory_address[3]~6_combout  = (\memory_address[3]~1_combout  & ((\memory_address[2]~5_combout ) # ((\memory_address[3]~4_combout  & memory_address[3])))) # (!\memory_address[3]~1_combout  & (\memory_address[3]~4_combout  & (memory_address[3])))

	.dataa(\memory_address[3]~1_combout ),
	.datab(\memory_address[3]~4_combout ),
	.datac(memory_address[3]),
	.datad(\memory_address[2]~5_combout ),
	.cin(gnd),
	.combout(\memory_address[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory_address[3]~6 .lut_mask = 16'hEAC0;
defparam \memory_address[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N25
dffeas \memory_address[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory_address[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_address[3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_address[3] .is_wysiwyg = "true";
defparam \memory_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (!memory_address[3] & (!memory_address[1] & !memory_address[2]))

	.dataa(memory_address[3]),
	.datab(gnd),
	.datac(memory_address[1]),
	.datad(memory_address[2]),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'h0005;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \fsm_controller~1 (
// Equation(s):
// \fsm_controller~1_combout  = (\Equal2~20_combout ) # ((!memory_address[0] & \Equal3~0_combout ))

	.dataa(gnd),
	.datab(memory_address[0]),
	.datac(\Equal3~0_combout ),
	.datad(\Equal2~20_combout ),
	.cin(gnd),
	.combout(\fsm_controller~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsm_controller~1 .lut_mask = 16'hFF30;
defparam \fsm_controller~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (!\controller_cstate.idle~q  & (\serialblock_inst|serial_running~q  & (\serialblock_inst|serialreader_inst|error_out [0] $ (!\serialblock_inst|serialreader_inst|error_out [1]))))

	.dataa(\controller_cstate.idle~q ),
	.datab(\serialblock_inst|serial_running~q ),
	.datac(\serialblock_inst|serialreader_inst|error_out [0]),
	.datad(\serialblock_inst|serialreader_inst|error_out [1]),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'h4004;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneive_lcell_comb \Selector13~6 (
// Equation(s):
// \Selector13~6_combout  = (\Selector13~0_combout ) # ((\controller_cstate.reading_serial~q  & ((\serialblock_inst|read_done~q ) # (!\serialblock_inst|parallel_controller~0_combout ))))

	.dataa(\controller_cstate.reading_serial~q ),
	.datab(\Selector13~0_combout ),
	.datac(\serialblock_inst|parallel_controller~0_combout ),
	.datad(\serialblock_inst|read_done~q ),
	.cin(gnd),
	.combout(\Selector13~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~6 .lut_mask = 16'hEECE;
defparam \Selector13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \Selector14~11 (
// Equation(s):
// \Selector14~11_combout  = (\controller_cstate.sending_error~q  & (!\send_done_buffer~q  & (\controller_nstate~24_combout  & \serialblock_inst|send_done~q )))

	.dataa(\controller_cstate.sending_error~q ),
	.datab(\send_done_buffer~q ),
	.datac(\controller_nstate~24_combout ),
	.datad(\serialblock_inst|send_done~q ),
	.cin(gnd),
	.combout(\Selector14~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~11 .lut_mask = 16'h2000;
defparam \Selector14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \Selector13~3 (
// Equation(s):
// \Selector13~3_combout  = (!\controller_cstate.sending_error~q  & ((\controller_cstate.sending_results~q  & ((\fsm_controller~0_combout ))) # (!\controller_cstate.sending_results~q  & (!\LessThan5~0_combout ))))

	.dataa(\controller_cstate.sending_results~q ),
	.datab(\LessThan5~0_combout ),
	.datac(\controller_cstate.sending_error~q ),
	.datad(\fsm_controller~0_combout ),
	.cin(gnd),
	.combout(\Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~3 .lut_mask = 16'h0B01;
defparam \Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \Selector13~4 (
// Equation(s):
// \Selector13~4_combout  = (\Selector13~2_combout  & ((\Selector14~11_combout ) # (\Selector13~3_combout )))

	.dataa(gnd),
	.datab(\Selector13~2_combout ),
	.datac(\Selector14~11_combout ),
	.datad(\Selector13~3_combout ),
	.cin(gnd),
	.combout(\Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~4 .lut_mask = 16'hCCC0;
defparam \Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneive_lcell_comb \Selector13~5 (
// Equation(s):
// \Selector13~5_combout  = (\Selector13~4_combout  & (((!\controller_cstate.starting_xtea~q  & !\controller_cstate.reading_results~q )) # (!\fsm_controller~1_combout )))

	.dataa(\controller_cstate.starting_xtea~q ),
	.datab(\controller_cstate.reading_results~q ),
	.datac(\fsm_controller~1_combout ),
	.datad(\Selector13~4_combout ),
	.cin(gnd),
	.combout(\Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~5 .lut_mask = 16'h1F00;
defparam \Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneive_lcell_comb \Selector13~8 (
// Equation(s):
// \Selector13~8_combout  = (\Selector13~6_combout ) # ((\Selector13~5_combout ) # ((\fsm_controller~1_combout  & \Selector13~7_combout )))

	.dataa(\fsm_controller~1_combout ),
	.datab(\Selector13~7_combout ),
	.datac(\Selector13~6_combout ),
	.datad(\Selector13~5_combout ),
	.cin(gnd),
	.combout(\Selector13~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~8 .lut_mask = 16'hFFF8;
defparam \Selector13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneive_lcell_comb \Selector13~10 (
// Equation(s):
// \Selector13~10_combout  = (\Selector13~1_combout ) # ((\controller_nstate.storing_xtea~q  & !\Selector13~8_combout ))

	.dataa(gnd),
	.datab(\Selector13~1_combout ),
	.datac(\controller_nstate.storing_xtea~q ),
	.datad(\Selector13~8_combout ),
	.cin(gnd),
	.combout(\Selector13~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~10 .lut_mask = 16'hCCFC;
defparam \Selector13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N3
dffeas \controller_nstate.storing_xtea (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector13~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_nstate.storing_xtea~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_nstate.storing_xtea .is_wysiwyg = "true";
defparam \controller_nstate.storing_xtea .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \controller_cstate.storing_xtea~feeder (
// Equation(s):
// \controller_cstate.storing_xtea~feeder_combout  = \controller_nstate.storing_xtea~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller_nstate.storing_xtea~q ),
	.cin(gnd),
	.combout(\controller_cstate.storing_xtea~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller_cstate.storing_xtea~feeder .lut_mask = 16'hFF00;
defparam \controller_cstate.storing_xtea~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N11
dffeas \controller_cstate.storing_xtea (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\controller_cstate.storing_xtea~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_cstate.storing_xtea~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_cstate.storing_xtea .is_wysiwyg = "true";
defparam \controller_cstate.storing_xtea .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \Selector150~0 (
// Equation(s):
// \Selector150~0_combout  = (!\controller_cstate.storing_xtea~q  & !\controller_cstate.setup_xtea3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\controller_cstate.storing_xtea~q ),
	.datad(\controller_cstate.setup_xtea3~q ),
	.cin(gnd),
	.combout(\Selector150~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector150~0 .lut_mask = 16'h000F;
defparam \Selector150~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneive_lcell_comb \Selector11~14 (
// Equation(s):
// \Selector11~14_combout  = (\controller_cstate.setup_xtea2~q ) # ((\controller_cstate.setup_xtea1~q ) # ((\Selector13~7_combout  & !\fsm_controller~1_combout )))

	.dataa(\Selector13~7_combout ),
	.datab(\controller_cstate.setup_xtea2~q ),
	.datac(\fsm_controller~1_combout ),
	.datad(\controller_cstate.setup_xtea1~q ),
	.cin(gnd),
	.combout(\Selector11~14_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~14 .lut_mask = 16'hFFCE;
defparam \Selector11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneive_lcell_comb \Selector11~10 (
// Equation(s):
// \Selector11~10_combout  = (((\LessThan5~0_combout  & \Selector11~14_combout )) # (!\Selector11~9_combout )) # (!\Selector150~0_combout )

	.dataa(\Selector150~0_combout ),
	.datab(\LessThan5~0_combout ),
	.datac(\Selector11~9_combout ),
	.datad(\Selector11~14_combout ),
	.cin(gnd),
	.combout(\Selector11~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~10 .lut_mask = 16'hDF5F;
defparam \Selector11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneive_lcell_comb \Selector11~11 (
// Equation(s):
// \Selector11~11_combout  = (\Selector150~0_combout  & (((\controller_nstate.starting_xtea~q  & \Selector11~10_combout )))) # (!\Selector150~0_combout  & (((\controller_nstate.starting_xtea~q  & \Selector11~10_combout )) # (!\LessThan5~0_combout )))

	.dataa(\Selector150~0_combout ),
	.datab(\LessThan5~0_combout ),
	.datac(\controller_nstate.starting_xtea~q ),
	.datad(\Selector11~10_combout ),
	.cin(gnd),
	.combout(\Selector11~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~11 .lut_mask = 16'hF111;
defparam \Selector11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N21
dffeas \controller_nstate.starting_xtea (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector11~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_nstate.starting_xtea~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_nstate.starting_xtea .is_wysiwyg = "true";
defparam \controller_nstate.starting_xtea .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \controller_cstate.starting_xtea~feeder (
// Equation(s):
// \controller_cstate.starting_xtea~feeder_combout  = \controller_nstate.starting_xtea~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller_nstate.starting_xtea~q ),
	.cin(gnd),
	.combout(\controller_cstate.starting_xtea~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller_cstate.starting_xtea~feeder .lut_mask = 16'hFF00;
defparam \controller_cstate.starting_xtea~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N31
dffeas \controller_cstate.starting_xtea (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\controller_cstate.starting_xtea~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_cstate.starting_xtea~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_cstate.starting_xtea .is_wysiwyg = "true";
defparam \controller_cstate.starting_xtea .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\xtea_pulse_trigger~0_combout ) # ((\xtea_pulse_enable~q  & ((\controller_cstate.idle~q ) # (\controller_cstate.starting_xtea~q ))))

	.dataa(\controller_cstate.idle~q ),
	.datab(\controller_cstate.starting_xtea~q ),
	.datac(\xtea_pulse_enable~q ),
	.datad(\xtea_pulse_trigger~0_combout ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hFFE0;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N31
dffeas xtea_pulse_enable(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_pulse_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam xtea_pulse_enable.is_wysiwyg = "true";
defparam xtea_pulse_enable.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \xtea_pulse_trigger~1 (
// Equation(s):
// \xtea_pulse_trigger~1_combout  = \xtea_pulse_trigger~q  $ (((\Equal4~0_combout  & \xtea_pulse_trigger~0_combout )))

	.dataa(gnd),
	.datab(\Equal4~0_combout ),
	.datac(\xtea_pulse_trigger~q ),
	.datad(\xtea_pulse_trigger~0_combout ),
	.cin(gnd),
	.combout(\xtea_pulse_trigger~1_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_pulse_trigger~1 .lut_mask = 16'h3CF0;
defparam \xtea_pulse_trigger~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N21
dffeas xtea_pulse_trigger(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_pulse_trigger~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_pulse_trigger~q ),
	.prn(vcc));
// synopsys translate_off
defparam xtea_pulse_trigger.is_wysiwyg = "true";
defparam xtea_pulse_trigger.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \xpulse10clock_int|pulse_reset1~0 (
// Equation(s):
// \xpulse10clock_int|pulse_reset1~0_combout  = (\xtea_pulse_enable~q  & ((\nreset~input_o  & (\xtea_pulse_trigger~q )) # (!\nreset~input_o  & ((\xpulse10clock_int|pulse_reset1~q ))))) # (!\xtea_pulse_enable~q  & (((\xpulse10clock_int|pulse_reset1~q ))))

	.dataa(\xtea_pulse_enable~q ),
	.datab(\xtea_pulse_trigger~q ),
	.datac(\xpulse10clock_int|pulse_reset1~q ),
	.datad(\nreset~input_o ),
	.cin(gnd),
	.combout(\xpulse10clock_int|pulse_reset1~0_combout ),
	.cout());
// synopsys translate_off
defparam \xpulse10clock_int|pulse_reset1~0 .lut_mask = 16'hD8F0;
defparam \xpulse10clock_int|pulse_reset1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N15
dffeas \xpulse10clock_int|pulse_reset1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xpulse10clock_int|pulse_reset1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xpulse10clock_int|pulse_reset1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \xpulse10clock_int|pulse_reset1 .is_wysiwyg = "true";
defparam \xpulse10clock_int|pulse_reset1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \xpulse10clock_int|counter[3]~1 (
// Equation(s):
// \xpulse10clock_int|counter[3]~1_combout  = (\xtea_pulse_enable~q  & ((\xpulse10clock_int|pulse_reset1~q  $ (\xtea_pulse_trigger~q )) # (!\xpulse10clock_int|LessThan0~0_combout )))

	.dataa(\xtea_pulse_enable~q ),
	.datab(\xpulse10clock_int|pulse_reset1~q ),
	.datac(\xpulse10clock_int|LessThan0~0_combout ),
	.datad(\xtea_pulse_trigger~q ),
	.cin(gnd),
	.combout(\xpulse10clock_int|counter[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \xpulse10clock_int|counter[3]~1 .lut_mask = 16'h2A8A;
defparam \xpulse10clock_int|counter[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \xpulse10clock_int|counter[0]~5 (
// Equation(s):
// \xpulse10clock_int|counter[0]~5_combout  = (\xpulse10clock_int|counter[3]~1_combout  & (!\xpulse10clock_int|counter [0] & (\xpulse10clock_int|pulse_reset1~q  $ (!\xtea_pulse_trigger~q )))) # (!\xpulse10clock_int|counter[3]~1_combout  & 
// (((\xpulse10clock_int|counter [0]))))

	.dataa(\xpulse10clock_int|counter[3]~1_combout ),
	.datab(\xpulse10clock_int|pulse_reset1~q ),
	.datac(\xpulse10clock_int|counter [0]),
	.datad(\xtea_pulse_trigger~q ),
	.cin(gnd),
	.combout(\xpulse10clock_int|counter[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \xpulse10clock_int|counter[0]~5 .lut_mask = 16'h5852;
defparam \xpulse10clock_int|counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N13
dffeas \xpulse10clock_int|counter[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xpulse10clock_int|counter[0]~5_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xpulse10clock_int|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \xpulse10clock_int|counter[0] .is_wysiwyg = "true";
defparam \xpulse10clock_int|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \xpulse10clock_int|counter[0]~0 (
// Equation(s):
// \xpulse10clock_int|counter[0]~0_combout  = (\xtea_pulse_enable~q  & (!\xpulse10clock_int|LessThan0~0_combout  & (\xpulse10clock_int|pulse_reset1~q  $ (!\xtea_pulse_trigger~q ))))

	.dataa(\xtea_pulse_enable~q ),
	.datab(\xpulse10clock_int|pulse_reset1~q ),
	.datac(\xpulse10clock_int|LessThan0~0_combout ),
	.datad(\xtea_pulse_trigger~q ),
	.cin(gnd),
	.combout(\xpulse10clock_int|counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \xpulse10clock_int|counter[0]~0 .lut_mask = 16'h0802;
defparam \xpulse10clock_int|counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \xpulse10clock_int|counter[1]~4 (
// Equation(s):
// \xpulse10clock_int|counter[1]~4_combout  = (\xpulse10clock_int|counter [1] & (((\xpulse10clock_int|counter[0]~0_combout  & !\xpulse10clock_int|counter [0])) # (!\xpulse10clock_int|counter[3]~1_combout ))) # (!\xpulse10clock_int|counter [1] & 
// (((\xpulse10clock_int|counter[0]~0_combout  & \xpulse10clock_int|counter [0]))))

	.dataa(\xpulse10clock_int|counter[3]~1_combout ),
	.datab(\xpulse10clock_int|counter[0]~0_combout ),
	.datac(\xpulse10clock_int|counter [1]),
	.datad(\xpulse10clock_int|counter [0]),
	.cin(gnd),
	.combout(\xpulse10clock_int|counter[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \xpulse10clock_int|counter[1]~4 .lut_mask = 16'h5CD0;
defparam \xpulse10clock_int|counter[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N9
dffeas \xpulse10clock_int|counter[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xpulse10clock_int|counter[1]~4_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xpulse10clock_int|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \xpulse10clock_int|counter[1] .is_wysiwyg = "true";
defparam \xpulse10clock_int|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \xpulse10clock_int|Add0~1 (
// Equation(s):
// \xpulse10clock_int|Add0~1_combout  = \xpulse10clock_int|counter [2] $ (((\xpulse10clock_int|counter [0] & \xpulse10clock_int|counter [1])))

	.dataa(\xpulse10clock_int|counter [0]),
	.datab(\xpulse10clock_int|counter [1]),
	.datac(\xpulse10clock_int|counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\xpulse10clock_int|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \xpulse10clock_int|Add0~1 .lut_mask = 16'h7878;
defparam \xpulse10clock_int|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \xpulse10clock_int|counter[2]~3 (
// Equation(s):
// \xpulse10clock_int|counter[2]~3_combout  = (\xpulse10clock_int|counter[3]~1_combout  & (\xpulse10clock_int|Add0~1_combout  & ((\xpulse10clock_int|counter[0]~0_combout )))) # (!\xpulse10clock_int|counter[3]~1_combout  & ((\xpulse10clock_int|counter [2]) # 
// ((\xpulse10clock_int|Add0~1_combout  & \xpulse10clock_int|counter[0]~0_combout ))))

	.dataa(\xpulse10clock_int|counter[3]~1_combout ),
	.datab(\xpulse10clock_int|Add0~1_combout ),
	.datac(\xpulse10clock_int|counter [2]),
	.datad(\xpulse10clock_int|counter[0]~0_combout ),
	.cin(gnd),
	.combout(\xpulse10clock_int|counter[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \xpulse10clock_int|counter[2]~3 .lut_mask = 16'hDC50;
defparam \xpulse10clock_int|counter[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N23
dffeas \xpulse10clock_int|counter[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xpulse10clock_int|counter[2]~3_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xpulse10clock_int|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \xpulse10clock_int|counter[2] .is_wysiwyg = "true";
defparam \xpulse10clock_int|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \xpulse10clock_int|Add0~0 (
// Equation(s):
// \xpulse10clock_int|Add0~0_combout  = \xpulse10clock_int|counter [3] $ (((\xpulse10clock_int|counter [0] & (\xpulse10clock_int|counter [1] & \xpulse10clock_int|counter [2]))))

	.dataa(\xpulse10clock_int|counter [0]),
	.datab(\xpulse10clock_int|counter [1]),
	.datac(\xpulse10clock_int|counter [2]),
	.datad(\xpulse10clock_int|counter [3]),
	.cin(gnd),
	.combout(\xpulse10clock_int|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \xpulse10clock_int|Add0~0 .lut_mask = 16'h7F80;
defparam \xpulse10clock_int|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \xpulse10clock_int|counter[3]~2 (
// Equation(s):
// \xpulse10clock_int|counter[3]~2_combout  = (\xpulse10clock_int|counter[3]~1_combout  & (\xpulse10clock_int|counter[0]~0_combout  & ((\xpulse10clock_int|Add0~0_combout )))) # (!\xpulse10clock_int|counter[3]~1_combout  & ((\xpulse10clock_int|counter [3]) # 
// ((\xpulse10clock_int|counter[0]~0_combout  & \xpulse10clock_int|Add0~0_combout ))))

	.dataa(\xpulse10clock_int|counter[3]~1_combout ),
	.datab(\xpulse10clock_int|counter[0]~0_combout ),
	.datac(\xpulse10clock_int|counter [3]),
	.datad(\xpulse10clock_int|Add0~0_combout ),
	.cin(gnd),
	.combout(\xpulse10clock_int|counter[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \xpulse10clock_int|counter[3]~2 .lut_mask = 16'hDC50;
defparam \xpulse10clock_int|counter[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N17
dffeas \xpulse10clock_int|counter[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xpulse10clock_int|counter[3]~2_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xpulse10clock_int|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \xpulse10clock_int|counter[3] .is_wysiwyg = "true";
defparam \xpulse10clock_int|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \xpulse10clock_int|LessThan0~0 (
// Equation(s):
// \xpulse10clock_int|LessThan0~0_combout  = (\xpulse10clock_int|counter [3] & ((\xpulse10clock_int|counter [2]) # (\xpulse10clock_int|counter [1])))

	.dataa(\xpulse10clock_int|counter [2]),
	.datab(gnd),
	.datac(\xpulse10clock_int|counter [1]),
	.datad(\xpulse10clock_int|counter [3]),
	.cin(gnd),
	.combout(\xpulse10clock_int|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \xpulse10clock_int|LessThan0~0 .lut_mask = 16'hFA00;
defparam \xpulse10clock_int|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \xpulse10clock_int|pulse_out~0 (
// Equation(s):
// \xpulse10clock_int|pulse_out~0_combout  = (\xtea_pulse_enable~q  & ((!\xpulse10clock_int|LessThan0~0_combout ))) # (!\xtea_pulse_enable~q  & (\xpulse10clock_int|pulse_out~q ))

	.dataa(\xtea_pulse_enable~q ),
	.datab(gnd),
	.datac(\xpulse10clock_int|pulse_out~q ),
	.datad(\xpulse10clock_int|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\xpulse10clock_int|pulse_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \xpulse10clock_int|pulse_out~0 .lut_mask = 16'h50FA;
defparam \xpulse10clock_int|pulse_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N29
dffeas \xpulse10clock_int|pulse_out (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xpulse10clock_int|pulse_out~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xpulse10clock_int|pulse_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \xpulse10clock_int|pulse_out .is_wysiwyg = "true";
defparam \xpulse10clock_int|pulse_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneive_lcell_comb \xteablock_inst|xtea_cstate~7 (
// Equation(s):
// \xteablock_inst|xtea_cstate~7_combout  = (\nreset~input_o  & (!\xteablock_inst|Selector1~0_combout  & ((\xpulse10clock_int|pulse_out~q ) # (\xteablock_inst|xtea_cstate.idle~q ))))

	.dataa(\xpulse10clock_int|pulse_out~q ),
	.datab(\nreset~input_o ),
	.datac(\xteablock_inst|Selector1~0_combout ),
	.datad(\xteablock_inst|xtea_cstate.idle~q ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_cstate~7_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_cstate~7 .lut_mask = 16'h0C08;
defparam \xteablock_inst|xtea_cstate~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N11
dffeas \xteablock_inst|xtea_cstate.idle (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\xteablock_inst|xtea_cstate~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xteablock_inst|xtea_cstate.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \xteablock_inst|xtea_cstate.idle .is_wysiwyg = "true";
defparam \xteablock_inst|xtea_cstate.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \xteablock_inst|counter[0]~9 (
// Equation(s):
// \xteablock_inst|counter[0]~9_combout  = (!\nreset~input_o ) # (!\xteablock_inst|xtea_cstate.idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xteablock_inst|xtea_cstate.idle~q ),
	.datad(\nreset~input_o ),
	.cin(gnd),
	.combout(\xteablock_inst|counter[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|counter[0]~9 .lut_mask = 16'h0FFF;
defparam \xteablock_inst|counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
cycloneive_lcell_comb \xteablock_inst|counter[0]~10 (
// Equation(s):
// \xteablock_inst|counter[0]~10_combout  = (\xteablock_inst|counter[0]~9_combout ) # ((\xtea_mode~q  & (\xteablock_inst|xtea_cstate.change_v0~q )) # (!\xtea_mode~q  & ((\xteablock_inst|xtea_cstate.change_v1~q ))))

	.dataa(\xtea_mode~q ),
	.datab(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datac(\xteablock_inst|xtea_cstate.change_v1~q ),
	.datad(\xteablock_inst|counter[0]~9_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|counter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|counter[0]~10 .lut_mask = 16'hFFD8;
defparam \xteablock_inst|counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N23
dffeas \xteablock_inst|counter[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xteablock_inst|counter[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xteablock_inst|counter[0]~9_combout ),
	.sload(gnd),
	.ena(\xteablock_inst|counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xteablock_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \xteablock_inst|counter[0] .is_wysiwyg = "true";
defparam \xteablock_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneive_lcell_comb \xteablock_inst|counter[1]~11 (
// Equation(s):
// \xteablock_inst|counter[1]~11_combout  = (\xteablock_inst|counter [1] & (!\xteablock_inst|counter[0]~8 )) # (!\xteablock_inst|counter [1] & ((\xteablock_inst|counter[0]~8 ) # (GND)))
// \xteablock_inst|counter[1]~12  = CARRY((!\xteablock_inst|counter[0]~8 ) # (!\xteablock_inst|counter [1]))

	.dataa(gnd),
	.datab(\xteablock_inst|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|counter[0]~8 ),
	.combout(\xteablock_inst|counter[1]~11_combout ),
	.cout(\xteablock_inst|counter[1]~12 ));
// synopsys translate_off
defparam \xteablock_inst|counter[1]~11 .lut_mask = 16'h3C3F;
defparam \xteablock_inst|counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N11
dffeas \xteablock_inst|counter[1] (
	.clk(\clock~input_o ),
	.d(\xteablock_inst|counter[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xteablock_inst|counter[0]~9_combout ),
	.sload(gnd),
	.ena(\xteablock_inst|counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xteablock_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \xteablock_inst|counter[1] .is_wysiwyg = "true";
defparam \xteablock_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneive_lcell_comb \xteablock_inst|counter[2]~13 (
// Equation(s):
// \xteablock_inst|counter[2]~13_combout  = (\xteablock_inst|counter [2] & (\xteablock_inst|counter[1]~12  $ (GND))) # (!\xteablock_inst|counter [2] & (!\xteablock_inst|counter[1]~12  & VCC))
// \xteablock_inst|counter[2]~14  = CARRY((\xteablock_inst|counter [2] & !\xteablock_inst|counter[1]~12 ))

	.dataa(\xteablock_inst|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|counter[1]~12 ),
	.combout(\xteablock_inst|counter[2]~13_combout ),
	.cout(\xteablock_inst|counter[2]~14 ));
// synopsys translate_off
defparam \xteablock_inst|counter[2]~13 .lut_mask = 16'hA50A;
defparam \xteablock_inst|counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N13
dffeas \xteablock_inst|counter[2] (
	.clk(\clock~input_o ),
	.d(\xteablock_inst|counter[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xteablock_inst|counter[0]~9_combout ),
	.sload(gnd),
	.ena(\xteablock_inst|counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xteablock_inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \xteablock_inst|counter[2] .is_wysiwyg = "true";
defparam \xteablock_inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneive_lcell_comb \xteablock_inst|counter[3]~15 (
// Equation(s):
// \xteablock_inst|counter[3]~15_combout  = (\xteablock_inst|counter [3] & (!\xteablock_inst|counter[2]~14 )) # (!\xteablock_inst|counter [3] & ((\xteablock_inst|counter[2]~14 ) # (GND)))
// \xteablock_inst|counter[3]~16  = CARRY((!\xteablock_inst|counter[2]~14 ) # (!\xteablock_inst|counter [3]))

	.dataa(gnd),
	.datab(\xteablock_inst|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|counter[2]~14 ),
	.combout(\xteablock_inst|counter[3]~15_combout ),
	.cout(\xteablock_inst|counter[3]~16 ));
// synopsys translate_off
defparam \xteablock_inst|counter[3]~15 .lut_mask = 16'h3C3F;
defparam \xteablock_inst|counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N15
dffeas \xteablock_inst|counter[3] (
	.clk(\clock~input_o ),
	.d(\xteablock_inst|counter[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xteablock_inst|counter[0]~9_combout ),
	.sload(gnd),
	.ena(\xteablock_inst|counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xteablock_inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \xteablock_inst|counter[3] .is_wysiwyg = "true";
defparam \xteablock_inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneive_lcell_comb \xteablock_inst|counter[4]~17 (
// Equation(s):
// \xteablock_inst|counter[4]~17_combout  = (\xteablock_inst|counter [4] & (\xteablock_inst|counter[3]~16  $ (GND))) # (!\xteablock_inst|counter [4] & (!\xteablock_inst|counter[3]~16  & VCC))
// \xteablock_inst|counter[4]~18  = CARRY((\xteablock_inst|counter [4] & !\xteablock_inst|counter[3]~16 ))

	.dataa(gnd),
	.datab(\xteablock_inst|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\xteablock_inst|counter[3]~16 ),
	.combout(\xteablock_inst|counter[4]~17_combout ),
	.cout(\xteablock_inst|counter[4]~18 ));
// synopsys translate_off
defparam \xteablock_inst|counter[4]~17 .lut_mask = 16'hC30C;
defparam \xteablock_inst|counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N17
dffeas \xteablock_inst|counter[4] (
	.clk(\clock~input_o ),
	.d(\xteablock_inst|counter[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xteablock_inst|counter[0]~9_combout ),
	.sload(gnd),
	.ena(\xteablock_inst|counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xteablock_inst|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \xteablock_inst|counter[4] .is_wysiwyg = "true";
defparam \xteablock_inst|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
cycloneive_lcell_comb \xteablock_inst|Equal0~0 (
// Equation(s):
// \xteablock_inst|Equal0~0_combout  = (!\xteablock_inst|counter [1] & (!\xteablock_inst|counter [3] & (!\xteablock_inst|counter [0] & !\xteablock_inst|counter [2])))

	.dataa(\xteablock_inst|counter [1]),
	.datab(\xteablock_inst|counter [3]),
	.datac(\xteablock_inst|counter [0]),
	.datad(\xteablock_inst|counter [2]),
	.cin(gnd),
	.combout(\xteablock_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \xteablock_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
cycloneive_lcell_comb \xteablock_inst|counter[5]~19 (
// Equation(s):
// \xteablock_inst|counter[5]~19_combout  = \xteablock_inst|counter [5] $ (\xteablock_inst|counter[4]~18 )

	.dataa(gnd),
	.datab(\xteablock_inst|counter [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(\xteablock_inst|counter[4]~18 ),
	.combout(\xteablock_inst|counter[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|counter[5]~19 .lut_mask = 16'h3C3C;
defparam \xteablock_inst|counter[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N19
dffeas \xteablock_inst|counter[5] (
	.clk(\clock~input_o ),
	.d(\xteablock_inst|counter[5]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xteablock_inst|counter[0]~9_combout ),
	.sload(gnd),
	.ena(\xteablock_inst|counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xteablock_inst|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \xteablock_inst|counter[5] .is_wysiwyg = "true";
defparam \xteablock_inst|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \xteablock_inst|Selector6~0 (
// Equation(s):
// \xteablock_inst|Selector6~0_combout  = (\xteablock_inst|xtea_cstate.start~q  & ((\xteablock_inst|counter [4]) # ((!\xteablock_inst|counter [5]) # (!\xteablock_inst|Equal0~0_combout ))))

	.dataa(\xteablock_inst|counter [4]),
	.datab(\xteablock_inst|Equal0~0_combout ),
	.datac(\xteablock_inst|counter [5]),
	.datad(\xteablock_inst|xtea_cstate.start~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Selector6~0 .lut_mask = 16'hBF00;
defparam \xteablock_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \xteablock_inst|Selector3~0 (
// Equation(s):
// \xteablock_inst|Selector3~0_combout  = (\xtea_mode~q  & (\xteablock_inst|xtea_cstate.change_sum~q )) # (!\xtea_mode~q  & ((\xteablock_inst|Selector6~0_combout )))

	.dataa(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datab(gnd),
	.datac(\xteablock_inst|Selector6~0_combout ),
	.datad(\xtea_mode~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Selector3~0 .lut_mask = 16'hAAF0;
defparam \xteablock_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N19
dffeas \xteablock_inst|xtea_cstate.change_v0 (
	.clk(\clock~input_o ),
	.d(\xteablock_inst|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nreset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xteablock_inst|xtea_cstate.change_v0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \xteablock_inst|xtea_cstate.change_v0 .is_wysiwyg = "true";
defparam \xteablock_inst|xtea_cstate.change_v0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \xteablock_inst|Selector4~0 (
// Equation(s):
// \xteablock_inst|Selector4~0_combout  = (\xtea_mode~q  & (\xteablock_inst|xtea_cstate.change_v1~q )) # (!\xtea_mode~q  & ((\xteablock_inst|xtea_cstate.change_v0~q )))

	.dataa(\xteablock_inst|xtea_cstate.change_v1~q ),
	.datab(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datac(gnd),
	.datad(\xtea_mode~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Selector4~0 .lut_mask = 16'hAACC;
defparam \xteablock_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N13
dffeas \xteablock_inst|xtea_cstate.change_sum (
	.clk(\clock~input_o ),
	.d(\xteablock_inst|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nreset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xteablock_inst|xtea_cstate.change_sum~q ),
	.prn(vcc));
// synopsys translate_off
defparam \xteablock_inst|xtea_cstate.change_sum .is_wysiwyg = "true";
defparam \xteablock_inst|xtea_cstate.change_sum .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneive_lcell_comb \xteablock_inst|Selector6~1 (
// Equation(s):
// \xteablock_inst|Selector6~1_combout  = (\xtea_mode~q  & ((\xteablock_inst|Selector6~0_combout ))) # (!\xtea_mode~q  & (\xteablock_inst|xtea_cstate.change_sum~q ))

	.dataa(\xteablock_inst|xtea_cstate.change_sum~q ),
	.datab(gnd),
	.datac(\xteablock_inst|Selector6~0_combout ),
	.datad(\xtea_mode~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Selector6~1 .lut_mask = 16'hF0AA;
defparam \xteablock_inst|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N31
dffeas \xteablock_inst|xtea_cstate.change_v1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xteablock_inst|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nreset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xteablock_inst|xtea_cstate.change_v1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \xteablock_inst|xtea_cstate.change_v1 .is_wysiwyg = "true";
defparam \xteablock_inst|xtea_cstate.change_v1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneive_lcell_comb \xteablock_inst|Selector2~0 (
// Equation(s):
// \xteablock_inst|Selector2~0_combout  = (!\xteablock_inst|xtea_cstate.idle~q  & \xpulse10clock_int|pulse_out~q )

	.dataa(\xteablock_inst|xtea_cstate.idle~q ),
	.datab(gnd),
	.datac(\xpulse10clock_int|pulse_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xteablock_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Selector2~0 .lut_mask = 16'h5050;
defparam \xteablock_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneive_lcell_comb \xteablock_inst|Selector2~1 (
// Equation(s):
// \xteablock_inst|Selector2~1_combout  = (\xteablock_inst|Selector2~0_combout ) # ((\xtea_mode~q  & ((\xteablock_inst|xtea_cstate.change_v0~q ))) # (!\xtea_mode~q  & (\xteablock_inst|xtea_cstate.change_v1~q )))

	.dataa(\xteablock_inst|xtea_cstate.change_v1~q ),
	.datab(\xteablock_inst|xtea_cstate.change_v0~q ),
	.datac(\xtea_mode~q ),
	.datad(\xteablock_inst|Selector2~0_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Selector2~1 .lut_mask = 16'hFFCA;
defparam \xteablock_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N11
dffeas \xteablock_inst|xtea_cstate.start (
	.clk(\clock~input_o ),
	.d(\xteablock_inst|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nreset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xteablock_inst|xtea_cstate.start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \xteablock_inst|xtea_cstate.start .is_wysiwyg = "true";
defparam \xteablock_inst|xtea_cstate.start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneive_lcell_comb \xteablock_inst|Selector1~0 (
// Equation(s):
// \xteablock_inst|Selector1~0_combout  = (\xteablock_inst|xtea_cstate.start~q  & (!\xteablock_inst|counter [4] & (\xteablock_inst|counter [5] & \xteablock_inst|Equal0~0_combout )))

	.dataa(\xteablock_inst|xtea_cstate.start~q ),
	.datab(\xteablock_inst|counter [4]),
	.datac(\xteablock_inst|counter [5]),
	.datad(\xteablock_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\xteablock_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Selector1~0 .lut_mask = 16'h2000;
defparam \xteablock_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \xteablock_inst|Selector40~0 (
// Equation(s):
// \xteablock_inst|Selector40~0_combout  = (\xteablock_inst|Selector1~0_combout ) # (!\xteablock_inst|xtea_cstate.idle~q )

	.dataa(gnd),
	.datab(\xteablock_inst|Selector1~0_combout ),
	.datac(gnd),
	.datad(\xteablock_inst|xtea_cstate.idle~q ),
	.cin(gnd),
	.combout(\xteablock_inst|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|Selector40~0 .lut_mask = 16'hCCFF;
defparam \xteablock_inst|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \xteablock_inst|xtea_done (
// Equation(s):
// \xteablock_inst|xtea_done~combout  = (\xteablock_inst|Selector40~0_combout  & ((\xteablock_inst|xtea_cstate.start~q ))) # (!\xteablock_inst|Selector40~0_combout  & (\xteablock_inst|xtea_done~combout ))

	.dataa(gnd),
	.datab(\xteablock_inst|xtea_done~combout ),
	.datac(\xteablock_inst|Selector40~0_combout ),
	.datad(\xteablock_inst|xtea_cstate.start~q ),
	.cin(gnd),
	.combout(\xteablock_inst|xtea_done~combout ),
	.cout());
// synopsys translate_off
defparam \xteablock_inst|xtea_done .lut_mask = 16'hFC0C;
defparam \xteablock_inst|xtea_done .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \xtea_done_buffer~0 (
// Equation(s):
// \xtea_done_buffer~0_combout  = (\controller_cstate.processing_xtea~q  & (\xteablock_inst|xtea_done~combout )) # (!\controller_cstate.processing_xtea~q  & ((\xtea_done_buffer~q )))

	.dataa(\xteablock_inst|xtea_done~combout ),
	.datab(\controller_cstate.processing_xtea~q ),
	.datac(\xtea_done_buffer~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xtea_done_buffer~0_combout ),
	.cout());
// synopsys translate_off
defparam \xtea_done_buffer~0 .lut_mask = 16'hB8B8;
defparam \xtea_done_buffer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N5
dffeas xtea_done_buffer(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\xtea_done_buffer~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xtea_done_buffer~q ),
	.prn(vcc));
// synopsys translate_off
defparam xtea_done_buffer.is_wysiwyg = "true";
defparam xtea_done_buffer.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \Selector13~1 (
// Equation(s):
// \Selector13~1_combout  = (!\xtea_done_buffer~q  & (\controller_cstate.processing_xtea~q  & \xteablock_inst|xtea_done~combout ))

	.dataa(gnd),
	.datab(\xtea_done_buffer~q ),
	.datac(\controller_cstate.processing_xtea~q ),
	.datad(\xteablock_inst|xtea_done~combout ),
	.cin(gnd),
	.combout(\Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~1 .lut_mask = 16'h3000;
defparam \Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (!\Selector13~1_combout  & ((\Selector13~8_combout  & (\Selector13~0_combout )) # (!\Selector13~8_combout  & ((\controller_nstate.reading_serial~q )))))

	.dataa(\Selector13~1_combout ),
	.datab(\Selector13~0_combout ),
	.datac(\controller_nstate.reading_serial~q ),
	.datad(\Selector13~8_combout ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'h4450;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N23
dffeas \controller_nstate.reading_serial (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_nstate.reading_serial~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_nstate.reading_serial .is_wysiwyg = "true";
defparam \controller_nstate.reading_serial .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N9
dffeas \controller_cstate.reading_serial (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\controller_nstate.reading_serial~q ),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_cstate.reading_serial~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_cstate.reading_serial .is_wysiwyg = "true";
defparam \controller_cstate.reading_serial .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneive_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\serialblock_inst|read_done~q  & (\controller_cstate.reading_serial~q  & (\serialblock_inst|serialreader_inst|error_out [0] $ (!\serialblock_inst|serialreader_inst|error_out [1]))))

	.dataa(\serialblock_inst|read_done~q ),
	.datab(\controller_cstate.reading_serial~q ),
	.datac(\serialblock_inst|serialreader_inst|error_out [0]),
	.datad(\serialblock_inst|serialreader_inst|error_out [1]),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'h8008;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneive_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = (!\Selector13~1_combout  & ((\Selector13~8_combout  & (\Selector8~0_combout )) # (!\Selector13~8_combout  & ((\controller_nstate.setup_xtea1~q )))))

	.dataa(\Selector8~0_combout ),
	.datab(\Selector13~1_combout ),
	.datac(\controller_nstate.setup_xtea1~q ),
	.datad(\Selector13~8_combout ),
	.cin(gnd),
	.combout(\Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~1 .lut_mask = 16'h2230;
defparam \Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N5
dffeas \controller_nstate.setup_xtea1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_nstate.setup_xtea1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_nstate.setup_xtea1 .is_wysiwyg = "true";
defparam \controller_nstate.setup_xtea1 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N23
dffeas \controller_cstate.setup_xtea1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\controller_nstate.setup_xtea1~q ),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_cstate.setup_xtea1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_cstate.setup_xtea1 .is_wysiwyg = "true";
defparam \controller_cstate.setup_xtea1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\LessThan5~0_combout  & (((\controller_cstate.setup_xtea2~q ) # (!\Selector150~0_combout )) # (!\controller_nstate.setup_xtea2~q )))

	.dataa(\controller_nstate.setup_xtea2~q ),
	.datab(\Selector150~0_combout ),
	.datac(\controller_cstate.setup_xtea2~q ),
	.datad(\LessThan5~0_combout ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'hF700;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \Selector9~1 (
// Equation(s):
// \Selector9~1_combout  = (\Selector9~0_combout  & (((\controller_nstate.setup_xtea2~q )))) # (!\Selector9~0_combout  & ((\controller_cstate.setup_xtea1~q ) # ((\controller_nstate.setup_xtea2~q  & !\Selector11~12_combout ))))

	.dataa(\controller_cstate.setup_xtea1~q ),
	.datab(\Selector9~0_combout ),
	.datac(\controller_nstate.setup_xtea2~q ),
	.datad(\Selector11~12_combout ),
	.cin(gnd),
	.combout(\Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~1 .lut_mask = 16'hE2F2;
defparam \Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N7
dffeas \controller_nstate.setup_xtea2 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_nstate.setup_xtea2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_nstate.setup_xtea2 .is_wysiwyg = "true";
defparam \controller_nstate.setup_xtea2 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N9
dffeas \controller_cstate.setup_xtea2 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\controller_nstate.setup_xtea2~q ),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_cstate.setup_xtea2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_cstate.setup_xtea2 .is_wysiwyg = "true";
defparam \controller_cstate.setup_xtea2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \Selector20~4 (
// Equation(s):
// \Selector20~4_combout  = (\controller_cstate.setup_xtea2~q ) # ((memory_address[0] & ((\controller_cstate.starting_xtea~q ) # (\WideOr4~0_combout ))))

	.dataa(\controller_cstate.setup_xtea2~q ),
	.datab(\controller_cstate.starting_xtea~q ),
	.datac(\WideOr4~0_combout ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~4 .lut_mask = 16'hFEAA;
defparam \Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \Selector20~2 (
// Equation(s):
// \Selector20~2_combout  = (\controller_cstate.sending_results~q  & (memory_address[0] $ (((!\send_done_buffer~q  & \serialblock_inst|send_done~q )))))

	.dataa(\send_done_buffer~q ),
	.datab(\serialblock_inst|send_done~q ),
	.datac(\controller_cstate.sending_results~q ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~2 .lut_mask = 16'hB040;
defparam \Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \Selector20~3 (
// Equation(s):
// \Selector20~3_combout  = (\Selector20~2_combout ) # ((\controller_cstate.storing_xtea~q  & (\Equal4~0_combout  $ (memory_address[0]))))

	.dataa(\controller_cstate.storing_xtea~q ),
	.datab(\Equal4~0_combout ),
	.datac(\Selector20~2_combout ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~3 .lut_mask = 16'hF2F8;
defparam \Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = (\controller_cstate.setup_xtea3~q  & !\LessThan5~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\controller_cstate.setup_xtea3~q ),
	.datad(\LessThan5~0_combout ),
	.cin(gnd),
	.combout(\Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~0 .lut_mask = 16'h00F0;
defparam \Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N10
cycloneive_lcell_comb \serialblock_inst|serialreader_inst|reader_address_out[0] (
// Equation(s):
// \serialblock_inst|serialreader_inst|reader_address_out [0] = (\nreset~input_o  & ((GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & ((\serialblock_inst|serialreader_inst|temp_address [0]))) # 
// (!GLOBAL(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ) & (\serialblock_inst|serialreader_inst|reader_address_out [0]))))

	.dataa(\nreset~input_o ),
	.datab(\serialblock_inst|serialreader_inst|reader_address_out [0]),
	.datac(\serialblock_inst|serialreader_inst|temp_address [0]),
	.datad(\serialblock_inst|serialreader_inst|reader_address_out[2]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\serialblock_inst|serialreader_inst|reader_address_out [0]),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialreader_inst|reader_address_out[0] .lut_mask = 16'hA088;
defparam \serialblock_inst|serialreader_inst|reader_address_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneive_lcell_comb \Selector20~1 (
// Equation(s):
// \Selector20~1_combout  = (\Selector20~0_combout ) # ((\controller_cstate.reading_serial~q  & ((\serialblock_inst|serialreader_inst|reader_address_out [0]) # (\memory_address~0_combout ))))

	.dataa(\Selector20~0_combout ),
	.datab(\controller_cstate.reading_serial~q ),
	.datac(\serialblock_inst|serialreader_inst|reader_address_out [0]),
	.datad(\memory_address~0_combout ),
	.cin(gnd),
	.combout(\Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~1 .lut_mask = 16'hEEEA;
defparam \Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \Selector20~5 (
// Equation(s):
// \Selector20~5_combout  = (\Selector20~4_combout ) # ((\Selector20~3_combout ) # ((\Selector20~1_combout ) # (\Selector14~9_combout )))

	.dataa(\Selector20~4_combout ),
	.datab(\Selector20~3_combout ),
	.datac(\Selector20~1_combout ),
	.datad(\Selector14~9_combout ),
	.cin(gnd),
	.combout(\Selector20~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~5 .lut_mask = 16'hFFFE;
defparam \Selector20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N27
dffeas \memory_address[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector20~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_address[0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_address[0] .is_wysiwyg = "true";
defparam \memory_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \Selector14~9 (
// Equation(s):
// \Selector14~9_combout  = (\controller_cstate.starting_xtea~q  & ((\Equal2~20_combout ) # ((!memory_address[0] & \Equal3~0_combout ))))

	.dataa(memory_address[0]),
	.datab(\controller_cstate.starting_xtea~q ),
	.datac(\Equal3~0_combout ),
	.datad(\Equal2~20_combout ),
	.cin(gnd),
	.combout(\Selector14~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~9 .lut_mask = 16'hCC40;
defparam \Selector14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \send_done_buffer~0 (
// Equation(s):
// \send_done_buffer~0_combout  = (!\controller_cstate.sending_results~q  & !\controller_cstate.sending_error~q )

	.dataa(gnd),
	.datab(\controller_cstate.sending_results~q ),
	.datac(gnd),
	.datad(\controller_cstate.sending_error~q ),
	.cin(gnd),
	.combout(\send_done_buffer~0_combout ),
	.cout());
// synopsys translate_off
defparam \send_done_buffer~0 .lut_mask = 16'h0033;
defparam \send_done_buffer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneive_lcell_comb \Selector14~3 (
// Equation(s):
// \Selector14~3_combout  = (\controller_cstate.reading_serial~q  & \serialblock_inst|read_done~q )

	.dataa(\controller_cstate.reading_serial~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialblock_inst|read_done~q ),
	.cin(gnd),
	.combout(\Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~3 .lut_mask = 16'hAA00;
defparam \Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \Selector14~4 (
// Equation(s):
// \Selector14~4_combout  = (!\controller_cstate.reading_serial~q  & ((\Selector13~1_combout ) # ((!\controller_cstate.processing_xtea~q  & !\LessThan5~0_combout ))))

	.dataa(\controller_cstate.processing_xtea~q ),
	.datab(\LessThan5~0_combout ),
	.datac(\controller_cstate.reading_serial~q ),
	.datad(\Selector13~1_combout ),
	.cin(gnd),
	.combout(\Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~4 .lut_mask = 16'h0F01;
defparam \Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \Selector14~5 (
// Equation(s):
// \Selector14~5_combout  = (\Selector13~0_combout ) # ((\controller_cstate.idle~q  & ((\Selector14~3_combout ) # (\Selector14~4_combout ))))

	.dataa(\Selector13~0_combout ),
	.datab(\controller_cstate.idle~q ),
	.datac(\Selector14~3_combout ),
	.datad(\Selector14~4_combout ),
	.cin(gnd),
	.combout(\Selector14~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~5 .lut_mask = 16'hEEEA;
defparam \Selector14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \Selector14~6 (
// Equation(s):
// \Selector14~6_combout  = (\Selector14~2_combout ) # ((\Selector14~11_combout ) # ((\send_done_buffer~0_combout  & \Selector14~5_combout )))

	.dataa(\Selector14~2_combout ),
	.datab(\Selector14~11_combout ),
	.datac(\send_done_buffer~0_combout ),
	.datad(\Selector14~5_combout ),
	.cin(gnd),
	.combout(\Selector14~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~6 .lut_mask = 16'hFEEE;
defparam \Selector14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \Selector14~7 (
// Equation(s):
// \Selector14~7_combout  = (\Selector14~6_combout ) # ((\fsm_controller~1_combout  & ((\controller_cstate.starting_xtea~q ) # (\controller_cstate.reading_results~q ))))

	.dataa(\controller_cstate.starting_xtea~q ),
	.datab(\fsm_controller~1_combout ),
	.datac(\controller_cstate.reading_results~q ),
	.datad(\Selector14~6_combout ),
	.cin(gnd),
	.combout(\Selector14~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~7 .lut_mask = 16'hFFC8;
defparam \Selector14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \Selector14~10 (
// Equation(s):
// \Selector14~10_combout  = (\Selector14~9_combout ) # ((\Selector14~8_combout ) # ((\controller_nstate.reading_results~q  & !\Selector14~7_combout )))

	.dataa(\Selector14~9_combout ),
	.datab(\Selector14~8_combout ),
	.datac(\controller_nstate.reading_results~q ),
	.datad(\Selector14~7_combout ),
	.cin(gnd),
	.combout(\Selector14~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~10 .lut_mask = 16'hEEFE;
defparam \Selector14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N25
dffeas \controller_nstate.reading_results (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector14~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_nstate.reading_results~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_nstate.reading_results .is_wysiwyg = "true";
defparam \controller_nstate.reading_results .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \controller_cstate.reading_results~feeder (
// Equation(s):
// \controller_cstate.reading_results~feeder_combout  = \controller_nstate.reading_results~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller_nstate.reading_results~q ),
	.cin(gnd),
	.combout(\controller_cstate.reading_results~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller_cstate.reading_results~feeder .lut_mask = 16'hFF00;
defparam \controller_cstate.reading_results~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N9
dffeas \controller_cstate.reading_results (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\controller_cstate.reading_results~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_cstate.reading_results~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_cstate.reading_results .is_wysiwyg = "true";
defparam \controller_cstate.reading_results .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\controller_cstate.reading_results~q  & (!\Equal2~20_combout  & ((memory_address[0]) # (!\Equal3~0_combout ))))

	.dataa(\controller_cstate.reading_results~q ),
	.datab(\Equal3~0_combout ),
	.datac(\Equal2~20_combout ),
	.datad(memory_address[0]),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h0A02;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneive_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ((\controller_cstate.starting_xtea~q  & (\LessThan5~0_combout  & !\fsm_controller~1_combout ))) # (!\Selector12~0_combout )

	.dataa(\controller_cstate.starting_xtea~q ),
	.datab(\LessThan5~0_combout ),
	.datac(\fsm_controller~1_combout ),
	.datad(\Selector12~0_combout ),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'h08FF;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneive_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = (\Selector3~0_combout  & (((\controller_nstate.sending_results~q )) # (!\LessThan5~0_combout ))) # (!\Selector3~0_combout  & (((\controller_nstate.sending_results~q  & \Selector15~0_combout ))))

	.dataa(\Selector3~0_combout ),
	.datab(\LessThan5~0_combout ),
	.datac(\controller_nstate.sending_results~q ),
	.datad(\Selector15~0_combout ),
	.cin(gnd),
	.combout(\Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~1 .lut_mask = 16'hF2A2;
defparam \Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N31
dffeas \controller_nstate.sending_results (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_nstate.sending_results~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_nstate.sending_results .is_wysiwyg = "true";
defparam \controller_nstate.sending_results .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N17
dffeas \controller_cstate.sending_results (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\controller_nstate.sending_results~q ),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_cstate.sending_results~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_cstate.sending_results .is_wysiwyg = "true";
defparam \controller_cstate.sending_results .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \send_done_buffer~1 (
// Equation(s):
// \send_done_buffer~1_combout  = (\controller_cstate.sending_results~q  & (\serialblock_inst|send_done~q )) # (!\controller_cstate.sending_results~q  & ((\controller_cstate.sending_error~q  & (\serialblock_inst|send_done~q )) # 
// (!\controller_cstate.sending_error~q  & ((\send_done_buffer~q )))))

	.dataa(\controller_cstate.sending_results~q ),
	.datab(\serialblock_inst|send_done~q ),
	.datac(\send_done_buffer~q ),
	.datad(\controller_cstate.sending_error~q ),
	.cin(gnd),
	.combout(\send_done_buffer~1_combout ),
	.cout());
// synopsys translate_off
defparam \send_done_buffer~1 .lut_mask = 16'hCCD8;
defparam \send_done_buffer~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N25
dffeas send_done_buffer(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_done_buffer~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send_done_buffer~q ),
	.prn(vcc));
// synopsys translate_off
defparam send_done_buffer.is_wysiwyg = "true";
defparam send_done_buffer.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \Selector14~8 (
// Equation(s):
// \Selector14~8_combout  = (\serialblock_inst|send_done~q  & (!\send_done_buffer~q  & \controller_cstate.sending_results~q ))

	.dataa(\serialblock_inst|send_done~q ),
	.datab(\send_done_buffer~q ),
	.datac(gnd),
	.datad(\controller_cstate.sending_results~q ),
	.cin(gnd),
	.combout(\Selector14~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~8 .lut_mask = 16'h2200;
defparam \Selector14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (!\Selector14~11_combout  & ((!\fsm_controller~1_combout ) # (!\controller_cstate.reading_results~q )))

	.dataa(gnd),
	.datab(\Selector14~11_combout ),
	.datac(\controller_cstate.reading_results~q ),
	.datad(\fsm_controller~1_combout ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'h0333;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (\Selector14~8_combout ) # ((\Selector14~7_combout  & (\Selector5~0_combout )) # (!\Selector14~7_combout  & ((\controller_nstate.idle~q ))))

	.dataa(\Selector14~8_combout ),
	.datab(\Selector5~0_combout ),
	.datac(\controller_nstate.idle~q ),
	.datad(\Selector14~7_combout ),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'hEEFA;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N5
dffeas \controller_nstate.idle (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_nstate.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_nstate.idle .is_wysiwyg = "true";
defparam \controller_nstate.idle .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N27
dffeas \controller_cstate.idle (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\controller_nstate.idle~q ),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_cstate.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_cstate.idle .is_wysiwyg = "true";
defparam \controller_cstate.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\controller_cstate.sending_error~q ) # ((\sender_pulse_enable~q  & ((\controller_cstate.idle~q ) # (\controller_cstate.reading_results~q ))))

	.dataa(\controller_cstate.idle~q ),
	.datab(\sender_pulse_enable~q ),
	.datac(\controller_cstate.sending_error~q ),
	.datad(\controller_cstate.reading_results~q ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'hFCF8;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = (\Selector3~1_combout ) # ((!\fsm_controller~1_combout  & \controller_cstate.reading_results~q ))

	.dataa(\Selector3~1_combout ),
	.datab(gnd),
	.datac(\fsm_controller~1_combout ),
	.datad(\controller_cstate.reading_results~q ),
	.cin(gnd),
	.combout(\Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~2 .lut_mask = 16'hAFAA;
defparam \Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N7
dffeas sender_pulse_enable(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sender_pulse_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam sender_pulse_enable.is_wysiwyg = "true";
defparam sender_pulse_enable.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \Selector149~0 (
// Equation(s):
// \Selector149~0_combout  = (\controller_cstate.reading_results~q  & (\sender_pulse_trigger~q  $ (((\Equal4~0_combout  & !\fsm_controller~1_combout )))))

	.dataa(\controller_cstate.reading_results~q ),
	.datab(\Equal4~0_combout ),
	.datac(\sender_pulse_trigger~q ),
	.datad(\fsm_controller~1_combout ),
	.cin(gnd),
	.combout(\Selector149~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector149~0 .lut_mask = 16'hA028;
defparam \Selector149~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \Selector149~1 (
// Equation(s):
// \Selector149~1_combout  = \sender_pulse_trigger~q  $ (((\fsm_controller~0_combout  & (\controller_cstate.sending_error~q  & \send_counter~4_combout ))))

	.dataa(\sender_pulse_trigger~q ),
	.datab(\fsm_controller~0_combout ),
	.datac(\controller_cstate.sending_error~q ),
	.datad(\send_counter~4_combout ),
	.cin(gnd),
	.combout(\Selector149~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector149~1 .lut_mask = 16'h6AAA;
defparam \Selector149~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \Selector149~2 (
// Equation(s):
// \Selector149~2_combout  = (\Selector149~0_combout ) # ((!\controller_cstate.reading_results~q  & \Selector149~1_combout ))

	.dataa(\controller_cstate.reading_results~q ),
	.datab(gnd),
	.datac(\Selector149~0_combout ),
	.datad(\Selector149~1_combout ),
	.cin(gnd),
	.combout(\Selector149~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector149~2 .lut_mask = 16'hF5F0;
defparam \Selector149~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N7
dffeas sender_pulse_trigger(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector149~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sender_pulse_trigger~q ),
	.prn(vcc));
// synopsys translate_off
defparam sender_pulse_trigger.is_wysiwyg = "true";
defparam sender_pulse_trigger.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneive_lcell_comb \spulse10clock_int|pulse_reset1~0 (
// Equation(s):
// \spulse10clock_int|pulse_reset1~0_combout  = (\sender_pulse_enable~q  & ((\nreset~input_o  & (\sender_pulse_trigger~q )) # (!\nreset~input_o  & ((\spulse10clock_int|pulse_reset1~q ))))) # (!\sender_pulse_enable~q  & (((\spulse10clock_int|pulse_reset1~q 
// ))))

	.dataa(\sender_pulse_trigger~q ),
	.datab(\sender_pulse_enable~q ),
	.datac(\spulse10clock_int|pulse_reset1~q ),
	.datad(\nreset~input_o ),
	.cin(gnd),
	.combout(\spulse10clock_int|pulse_reset1~0_combout ),
	.cout());
// synopsys translate_off
defparam \spulse10clock_int|pulse_reset1~0 .lut_mask = 16'hB8F0;
defparam \spulse10clock_int|pulse_reset1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N3
dffeas \spulse10clock_int|pulse_reset1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\spulse10clock_int|pulse_reset1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spulse10clock_int|pulse_reset1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spulse10clock_int|pulse_reset1 .is_wysiwyg = "true";
defparam \spulse10clock_int|pulse_reset1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneive_lcell_comb \spulse10clock_int|counter[3]~1 (
// Equation(s):
// \spulse10clock_int|counter[3]~1_combout  = (\sender_pulse_enable~q  & ((\sender_pulse_trigger~q  $ (\spulse10clock_int|pulse_reset1~q )) # (!\spulse10clock_int|LessThan0~0_combout )))

	.dataa(\sender_pulse_trigger~q ),
	.datab(\spulse10clock_int|pulse_reset1~q ),
	.datac(\spulse10clock_int|LessThan0~0_combout ),
	.datad(\sender_pulse_enable~q ),
	.cin(gnd),
	.combout(\spulse10clock_int|counter[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \spulse10clock_int|counter[3]~1 .lut_mask = 16'h6F00;
defparam \spulse10clock_int|counter[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneive_lcell_comb \spulse10clock_int|counter[0]~5 (
// Equation(s):
// \spulse10clock_int|counter[0]~5_combout  = (\spulse10clock_int|counter [0] & (((!\spulse10clock_int|counter[3]~1_combout )))) # (!\spulse10clock_int|counter [0] & (\spulse10clock_int|counter[3]~1_combout  & (\sender_pulse_trigger~q  $ 
// (!\spulse10clock_int|pulse_reset1~q ))))

	.dataa(\sender_pulse_trigger~q ),
	.datab(\spulse10clock_int|pulse_reset1~q ),
	.datac(\spulse10clock_int|counter [0]),
	.datad(\spulse10clock_int|counter[3]~1_combout ),
	.cin(gnd),
	.combout(\spulse10clock_int|counter[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \spulse10clock_int|counter[0]~5 .lut_mask = 16'h09F0;
defparam \spulse10clock_int|counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N11
dffeas \spulse10clock_int|counter[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\spulse10clock_int|counter[0]~5_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spulse10clock_int|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spulse10clock_int|counter[0] .is_wysiwyg = "true";
defparam \spulse10clock_int|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneive_lcell_comb \spulse10clock_int|counter[0]~0 (
// Equation(s):
// \spulse10clock_int|counter[0]~0_combout  = (!\spulse10clock_int|LessThan0~0_combout  & (\sender_pulse_enable~q  & (\sender_pulse_trigger~q  $ (!\spulse10clock_int|pulse_reset1~q ))))

	.dataa(\sender_pulse_trigger~q ),
	.datab(\spulse10clock_int|pulse_reset1~q ),
	.datac(\spulse10clock_int|LessThan0~0_combout ),
	.datad(\sender_pulse_enable~q ),
	.cin(gnd),
	.combout(\spulse10clock_int|counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \spulse10clock_int|counter[0]~0 .lut_mask = 16'h0900;
defparam \spulse10clock_int|counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneive_lcell_comb \spulse10clock_int|counter[1]~4 (
// Equation(s):
// \spulse10clock_int|counter[1]~4_combout  = (\spulse10clock_int|counter [1] & (((\spulse10clock_int|counter[0]~0_combout  & !\spulse10clock_int|counter [0])) # (!\spulse10clock_int|counter[3]~1_combout ))) # (!\spulse10clock_int|counter [1] & 
// (((\spulse10clock_int|counter[0]~0_combout  & \spulse10clock_int|counter [0]))))

	.dataa(\spulse10clock_int|counter[3]~1_combout ),
	.datab(\spulse10clock_int|counter[0]~0_combout ),
	.datac(\spulse10clock_int|counter [1]),
	.datad(\spulse10clock_int|counter [0]),
	.cin(gnd),
	.combout(\spulse10clock_int|counter[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \spulse10clock_int|counter[1]~4 .lut_mask = 16'h5CD0;
defparam \spulse10clock_int|counter[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N23
dffeas \spulse10clock_int|counter[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\spulse10clock_int|counter[1]~4_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spulse10clock_int|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spulse10clock_int|counter[1] .is_wysiwyg = "true";
defparam \spulse10clock_int|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneive_lcell_comb \spulse10clock_int|Add0~1 (
// Equation(s):
// \spulse10clock_int|Add0~1_combout  = \spulse10clock_int|counter [2] $ (((\spulse10clock_int|counter [0] & \spulse10clock_int|counter [1])))

	.dataa(\spulse10clock_int|counter [0]),
	.datab(gnd),
	.datac(\spulse10clock_int|counter [1]),
	.datad(\spulse10clock_int|counter [2]),
	.cin(gnd),
	.combout(\spulse10clock_int|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \spulse10clock_int|Add0~1 .lut_mask = 16'h5FA0;
defparam \spulse10clock_int|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneive_lcell_comb \spulse10clock_int|counter[2]~3 (
// Equation(s):
// \spulse10clock_int|counter[2]~3_combout  = (\spulse10clock_int|counter[3]~1_combout  & (\spulse10clock_int|Add0~1_combout  & ((\spulse10clock_int|counter[0]~0_combout )))) # (!\spulse10clock_int|counter[3]~1_combout  & ((\spulse10clock_int|counter [2]) # 
// ((\spulse10clock_int|Add0~1_combout  & \spulse10clock_int|counter[0]~0_combout ))))

	.dataa(\spulse10clock_int|counter[3]~1_combout ),
	.datab(\spulse10clock_int|Add0~1_combout ),
	.datac(\spulse10clock_int|counter [2]),
	.datad(\spulse10clock_int|counter[0]~0_combout ),
	.cin(gnd),
	.combout(\spulse10clock_int|counter[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \spulse10clock_int|counter[2]~3 .lut_mask = 16'hDC50;
defparam \spulse10clock_int|counter[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N1
dffeas \spulse10clock_int|counter[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\spulse10clock_int|counter[2]~3_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spulse10clock_int|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spulse10clock_int|counter[2] .is_wysiwyg = "true";
defparam \spulse10clock_int|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneive_lcell_comb \spulse10clock_int|Add0~0 (
// Equation(s):
// \spulse10clock_int|Add0~0_combout  = \spulse10clock_int|counter [3] $ (((\spulse10clock_int|counter [0] & (\spulse10clock_int|counter [2] & \spulse10clock_int|counter [1]))))

	.dataa(\spulse10clock_int|counter [0]),
	.datab(\spulse10clock_int|counter [2]),
	.datac(\spulse10clock_int|counter [1]),
	.datad(\spulse10clock_int|counter [3]),
	.cin(gnd),
	.combout(\spulse10clock_int|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \spulse10clock_int|Add0~0 .lut_mask = 16'h7F80;
defparam \spulse10clock_int|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneive_lcell_comb \spulse10clock_int|counter[3]~2 (
// Equation(s):
// \spulse10clock_int|counter[3]~2_combout  = (\spulse10clock_int|counter[3]~1_combout  & (\spulse10clock_int|Add0~0_combout  & ((\spulse10clock_int|counter[0]~0_combout )))) # (!\spulse10clock_int|counter[3]~1_combout  & ((\spulse10clock_int|counter [3]) # 
// ((\spulse10clock_int|Add0~0_combout  & \spulse10clock_int|counter[0]~0_combout ))))

	.dataa(\spulse10clock_int|counter[3]~1_combout ),
	.datab(\spulse10clock_int|Add0~0_combout ),
	.datac(\spulse10clock_int|counter [3]),
	.datad(\spulse10clock_int|counter[0]~0_combout ),
	.cin(gnd),
	.combout(\spulse10clock_int|counter[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \spulse10clock_int|counter[3]~2 .lut_mask = 16'hDC50;
defparam \spulse10clock_int|counter[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N19
dffeas \spulse10clock_int|counter[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\spulse10clock_int|counter[3]~2_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spulse10clock_int|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spulse10clock_int|counter[3] .is_wysiwyg = "true";
defparam \spulse10clock_int|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneive_lcell_comb \spulse10clock_int|LessThan0~0 (
// Equation(s):
// \spulse10clock_int|LessThan0~0_combout  = (\spulse10clock_int|counter [3] & ((\spulse10clock_int|counter [2]) # (\spulse10clock_int|counter [1])))

	.dataa(gnd),
	.datab(\spulse10clock_int|counter [2]),
	.datac(\spulse10clock_int|counter [1]),
	.datad(\spulse10clock_int|counter [3]),
	.cin(gnd),
	.combout(\spulse10clock_int|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \spulse10clock_int|LessThan0~0 .lut_mask = 16'hFC00;
defparam \spulse10clock_int|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneive_lcell_comb \spulse10clock_int|pulse_out~0 (
// Equation(s):
// \spulse10clock_int|pulse_out~0_combout  = (\sender_pulse_enable~q  & ((!\spulse10clock_int|LessThan0~0_combout ))) # (!\sender_pulse_enable~q  & (\spulse10clock_int|pulse_out~q ))

	.dataa(gnd),
	.datab(\sender_pulse_enable~q ),
	.datac(\spulse10clock_int|pulse_out~q ),
	.datad(\spulse10clock_int|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\spulse10clock_int|pulse_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \spulse10clock_int|pulse_out~0 .lut_mask = 16'h30FC;
defparam \spulse10clock_int|pulse_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N13
dffeas \spulse10clock_int|pulse_out (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\spulse10clock_int|pulse_out~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spulse10clock_int|pulse_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spulse10clock_int|pulse_out .is_wysiwyg = "true";
defparam \spulse10clock_int|pulse_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneive_lcell_comb \serialblock_inst|sender_start~0 (
// Equation(s):
// \serialblock_inst|sender_start~0_combout  = (\spulse10clock_int|pulse_out~q ) # ((!\serialblock_inst|serialsender_inst|sender_done~q  & \serialblock_inst|sender_start~q ))

	.dataa(\spulse10clock_int|pulse_out~q ),
	.datab(\serialblock_inst|serialsender_inst|sender_done~q ),
	.datac(\serialblock_inst|sender_start~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialblock_inst|sender_start~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|sender_start~0 .lut_mask = 16'hBABA;
defparam \serialblock_inst|sender_start~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N31
dffeas \serialblock_inst|sender_start (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|sender_start~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|sender_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|sender_start .is_wysiwyg = "true";
defparam \serialblock_inst|sender_start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|n_state~0 (
// Equation(s):
// \serialblock_inst|serialsender_inst|n_state~0_combout  = (\nreset~input_o  & (!\serialblock_inst|serialsender_inst|c_state~q  & \serialblock_inst|sender_start~q ))

	.dataa(gnd),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialsender_inst|c_state~q ),
	.datad(\serialblock_inst|sender_start~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|n_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|n_state~0 .lut_mask = 16'h0C00;
defparam \serialblock_inst|serialsender_inst|n_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|n_state~1 (
// Equation(s):
// \serialblock_inst|serialsender_inst|n_state~1_combout  = (\serialblock_inst|serialsender_inst|n_state~0_combout ) # ((\serialblock_inst|serialsender_inst|n_state~q  & ((!\serialblock_inst|serialsender_inst|sender_done~0_combout ) # 
// (!\serialblock_inst|serialsender_inst|pulse_reset~0_combout ))))

	.dataa(\serialblock_inst|serialsender_inst|n_state~0_combout ),
	.datab(\serialblock_inst|serialsender_inst|n_state~q ),
	.datac(\serialblock_inst|serialsender_inst|pulse_reset~0_combout ),
	.datad(\serialblock_inst|serialsender_inst|sender_done~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|n_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|n_state~1 .lut_mask = 16'hAEEE;
defparam \serialblock_inst|serialsender_inst|n_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|n_state~feeder (
// Equation(s):
// \serialblock_inst|serialsender_inst|n_state~feeder_combout  = \serialblock_inst|serialsender_inst|n_state~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialblock_inst|serialsender_inst|n_state~1_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|n_state~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|n_state~feeder .lut_mask = 16'hFF00;
defparam \serialblock_inst|serialsender_inst|n_state~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N29
dffeas \serialblock_inst|serialsender_inst|n_state (
	.clk(\serialblock_inst|sclockdiv_inst|internal_clock~clkctrl_outclk ),
	.d(\serialblock_inst|serialsender_inst|n_state~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialsender_inst|n_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|n_state .is_wysiwyg = "true";
defparam \serialblock_inst|serialsender_inst|n_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|c_state~feeder (
// Equation(s):
// \serialblock_inst|serialsender_inst|c_state~feeder_combout  = \serialblock_inst|serialsender_inst|n_state~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialblock_inst|serialsender_inst|n_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|c_state~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|c_state~feeder .lut_mask = 16'hF0F0;
defparam \serialblock_inst|serialsender_inst|c_state~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N25
dffeas \serialblock_inst|serialsender_inst|c_state (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|serialsender_inst|c_state~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialsender_inst|c_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|c_state .is_wysiwyg = "true";
defparam \serialblock_inst|serialsender_inst|c_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|pulse_reset~0 (
// Equation(s):
// \serialblock_inst|serialsender_inst|pulse_reset~0_combout  = (\nreset~input_o  & \serialblock_inst|serialsender_inst|c_state~q )

	.dataa(gnd),
	.datab(\nreset~input_o ),
	.datac(gnd),
	.datad(\serialblock_inst|serialsender_inst|c_state~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|pulse_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|pulse_reset~0 .lut_mask = 16'hCC00;
defparam \serialblock_inst|serialsender_inst|pulse_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N5
dffeas \serialblock_inst|serialsender_inst|pulse_enable (
	.clk(\serialblock_inst|sclockdiv_inst|internal_clock~clkctrl_outclk ),
	.d(\serialblock_inst|serialsender_inst|pulse_enable~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serialblock_inst|serialsender_inst|pulse_reset~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialsender_inst|pulse_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|pulse_enable .is_wysiwyg = "true";
defparam \serialblock_inst|serialsender_inst|pulse_enable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_reset1~0 (
// Equation(s):
// \serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_reset1~0_combout  = (\nreset~input_o  & ((\serialblock_inst|serialsender_inst|pulse_enable~q  & (\serialblock_inst|serialsender_inst|data_counter [0])) # 
// (!\serialblock_inst|serialsender_inst|pulse_enable~q  & ((\serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_reset1~q ))))) # (!\nreset~input_o  & (((\serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_reset1~q ))))

	.dataa(\serialblock_inst|serialsender_inst|data_counter [0]),
	.datab(\nreset~input_o ),
	.datac(\serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_reset1~q ),
	.datad(\serialblock_inst|serialsender_inst|pulse_enable~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_reset1~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_reset1~0 .lut_mask = 16'hB8F0;
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_reset1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N13
dffeas \serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_reset1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_reset1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_reset1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_reset1 .is_wysiwyg = "true";
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_reset1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[0]~0 (
// Equation(s):
// \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[0]~0_combout  = (!\serialblock_inst|serialsender_inst|pulsegenerator_inst|LessThan0~0_combout  & (\serialblock_inst|serialsender_inst|pulse_enable~q  & 
// (\serialblock_inst|serialsender_inst|data_counter [0] $ (!\serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_reset1~q ))))

	.dataa(\serialblock_inst|serialsender_inst|data_counter [0]),
	.datab(\serialblock_inst|serialsender_inst|pulsegenerator_inst|LessThan0~0_combout ),
	.datac(\serialblock_inst|serialsender_inst|pulse_enable~q ),
	.datad(\serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_reset1~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[0]~0 .lut_mask = 16'h2010;
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[3]~1 (
// Equation(s):
// \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[3]~1_combout  = (\serialblock_inst|serialsender_inst|pulse_enable~q  & ((\serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_reset1~q  $ 
// (\serialblock_inst|serialsender_inst|data_counter [0])) # (!\serialblock_inst|serialsender_inst|pulsegenerator_inst|LessThan0~0_combout )))

	.dataa(\serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_reset1~q ),
	.datab(\serialblock_inst|serialsender_inst|data_counter [0]),
	.datac(\serialblock_inst|serialsender_inst|pulse_enable~q ),
	.datad(\serialblock_inst|serialsender_inst|pulsegenerator_inst|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[3]~1 .lut_mask = 16'h60F0;
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[0]~5 (
// Equation(s):
// \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[0]~5_combout  = (\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[3]~1_combout  & (!\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [0] & 
// (\serialblock_inst|serialsender_inst|data_counter [0] $ (!\serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_reset1~q )))) # (!\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[3]~1_combout  & 
// (((\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [0]))))

	.dataa(\serialblock_inst|serialsender_inst|data_counter [0]),
	.datab(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[3]~1_combout ),
	.datac(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [0]),
	.datad(\serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_reset1~q ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[0]~5 .lut_mask = 16'h3834;
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N31
dffeas \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[0]~5_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[0] .is_wysiwyg = "true";
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[1]~4 (
// Equation(s):
// \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[1]~4_combout  = (\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [1] & (((\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[0]~0_combout  & 
// !\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [0])) # (!\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[3]~1_combout ))) # (!\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [1] & 
// (\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[0]~0_combout  & ((\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [0]))))

	.dataa(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[0]~0_combout ),
	.datab(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[3]~1_combout ),
	.datac(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [1]),
	.datad(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [0]),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[1]~4 .lut_mask = 16'h3AB0;
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N9
dffeas \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[1]~4_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[1] .is_wysiwyg = "true";
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|pulsegenerator_inst|Add0~1 (
// Equation(s):
// \serialblock_inst|serialsender_inst|pulsegenerator_inst|Add0~1_combout  = \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [2] $ (((\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [0] & 
// \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [1])))

	.dataa(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [0]),
	.datab(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [1]),
	.datac(gnd),
	.datad(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [2]),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|pulsegenerator_inst|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|Add0~1 .lut_mask = 16'h7788;
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[2]~3 (
// Equation(s):
// \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[2]~3_combout  = (\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[0]~0_combout  & ((\serialblock_inst|serialsender_inst|pulsegenerator_inst|Add0~1_combout ) # 
// ((!\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[3]~1_combout  & \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [2])))) # (!\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[0]~0_combout  & 
// (!\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[3]~1_combout  & (\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [2])))

	.dataa(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[0]~0_combout ),
	.datab(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[3]~1_combout ),
	.datac(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [2]),
	.datad(\serialblock_inst|serialsender_inst|pulsegenerator_inst|Add0~1_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[2]~3 .lut_mask = 16'hBA30;
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N27
dffeas \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[2]~3_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[2] .is_wysiwyg = "true";
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|pulsegenerator_inst|Add0~0 (
// Equation(s):
// \serialblock_inst|serialsender_inst|pulsegenerator_inst|Add0~0_combout  = \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [3] $ (((\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [0] & 
// (\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [2] & \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [1]))))

	.dataa(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [0]),
	.datab(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [2]),
	.datac(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [3]),
	.datad(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [1]),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|pulsegenerator_inst|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|Add0~0 .lut_mask = 16'h78F0;
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[3]~2 (
// Equation(s):
// \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[3]~2_combout  = (\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[0]~0_combout  & ((\serialblock_inst|serialsender_inst|pulsegenerator_inst|Add0~0_combout ) # 
// ((!\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[3]~1_combout  & \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [3])))) # (!\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[0]~0_combout  & 
// (!\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[3]~1_combout  & (\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [3])))

	.dataa(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[0]~0_combout ),
	.datab(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[3]~1_combout ),
	.datac(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [3]),
	.datad(\serialblock_inst|serialsender_inst|pulsegenerator_inst|Add0~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[3]~2 .lut_mask = 16'hBA30;
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N1
dffeas \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[3]~2_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[3] .is_wysiwyg = "true";
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|pulsegenerator_inst|LessThan0~0 (
// Equation(s):
// \serialblock_inst|serialsender_inst|pulsegenerator_inst|LessThan0~0_combout  = (\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [3] & ((\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [2]) # 
// (\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [1])))

	.dataa(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [2]),
	.datab(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [3]),
	.datac(gnd),
	.datad(\serialblock_inst|serialsender_inst|pulsegenerator_inst|counter [1]),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|pulsegenerator_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|LessThan0~0 .lut_mask = 16'hCC88;
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_out~0 (
// Equation(s):
// \serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_out~0_combout  = (\serialblock_inst|serialsender_inst|pulse_enable~q  & ((!\serialblock_inst|serialsender_inst|pulsegenerator_inst|LessThan0~0_combout ))) # 
// (!\serialblock_inst|serialsender_inst|pulse_enable~q  & (\serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_out~q ))

	.dataa(gnd),
	.datab(\serialblock_inst|serialsender_inst|pulse_enable~q ),
	.datac(\serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_out~q ),
	.datad(\serialblock_inst|serialsender_inst|pulsegenerator_inst|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_out~0 .lut_mask = 16'h30FC;
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N19
dffeas \serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_out (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_out~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_out .is_wysiwyg = "true";
defparam \serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|transmitter|tx_int0~0 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|transmitter|tx_int0~0_combout  = !\serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_out~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serialblock_inst|serialsender_inst|pulsegenerator_inst|pulse_out~q ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|transmitter|tx_int0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_int0~0 .lut_mask = 16'h00FF;
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_int0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N15
dffeas \serialblock_inst|my_uart_top_inst|transmitter|tx_int0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|transmitter|tx_int0~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|transmitter|tx_int0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_int0 .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_int0 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N23
dffeas \serialblock_inst|my_uart_top_inst|transmitter|tx_int1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\serialblock_inst|my_uart_top_inst|transmitter|tx_int0~q ),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|transmitter|tx_int1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_int1 .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_int1 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N17
dffeas \serialblock_inst|my_uart_top_inst|transmitter|tx_int2 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\serialblock_inst|my_uart_top_inst|transmitter|tx_int1~q ),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|transmitter|tx_int2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_int2 .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_int2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|transmitter|tx_en~2 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|transmitter|tx_en~2_combout  = (\serialblock_inst|my_uart_top_inst|transmitter|tx_int1~q  & (((\serialblock_inst|my_uart_top_inst|transmitter|tx_en~q  & \serialblock_inst|my_uart_top_inst|transmitter|Equal0~0_combout 
// )))) # (!\serialblock_inst|my_uart_top_inst|transmitter|tx_int1~q  & ((\serialblock_inst|my_uart_top_inst|transmitter|tx_int2~q ) # ((\serialblock_inst|my_uart_top_inst|transmitter|tx_en~q  & \serialblock_inst|my_uart_top_inst|transmitter|Equal0~0_combout 
// ))))

	.dataa(\serialblock_inst|my_uart_top_inst|transmitter|tx_int1~q ),
	.datab(\serialblock_inst|my_uart_top_inst|transmitter|tx_int2~q ),
	.datac(\serialblock_inst|my_uart_top_inst|transmitter|tx_en~q ),
	.datad(\serialblock_inst|my_uart_top_inst|transmitter|Equal0~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|transmitter|tx_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_en~2 .lut_mask = 16'hF444;
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N27
dffeas \serialblock_inst|my_uart_top_inst|transmitter|tx_en (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|transmitter|tx_en~2_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|transmitter|tx_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_en .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|transmitter|num[3]~0 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|transmitter|num[3]~0_combout  = (\serialblock_inst|my_uart_top_inst|transmitter|tx_en~q  & ((\serialblock_inst|my_uart_top_inst|speed_tx|clk_bps_r~q ) # (!\serialblock_inst|my_uart_top_inst|transmitter|Equal0~0_combout 
// )))

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|transmitter|tx_en~q ),
	.datac(\serialblock_inst|my_uart_top_inst|speed_tx|clk_bps_r~q ),
	.datad(\serialblock_inst|my_uart_top_inst|transmitter|Equal0~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|transmitter|num[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|num[3]~0 .lut_mask = 16'hC0CC;
defparam \serialblock_inst|my_uart_top_inst|transmitter|num[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|transmitter|num[0]~3 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|transmitter|num[0]~3_combout  = (\serialblock_inst|my_uart_top_inst|speed_tx|clk_bps_r~q  & ((\serialblock_inst|my_uart_top_inst|transmitter|num [0] $ (\serialblock_inst|my_uart_top_inst|transmitter|tx_en~q )))) # 
// (!\serialblock_inst|my_uart_top_inst|speed_tx|clk_bps_r~q  & (\serialblock_inst|my_uart_top_inst|transmitter|num [0] & ((\serialblock_inst|my_uart_top_inst|transmitter|Equal0~0_combout ) # (!\serialblock_inst|my_uart_top_inst|transmitter|tx_en~q ))))

	.dataa(\serialblock_inst|my_uart_top_inst|transmitter|Equal0~0_combout ),
	.datab(\serialblock_inst|my_uart_top_inst|speed_tx|clk_bps_r~q ),
	.datac(\serialblock_inst|my_uart_top_inst|transmitter|num [0]),
	.datad(\serialblock_inst|my_uart_top_inst|transmitter|tx_en~q ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|transmitter|num[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|num[0]~3 .lut_mask = 16'h2CF0;
defparam \serialblock_inst|my_uart_top_inst|transmitter|num[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N15
dffeas \serialblock_inst|my_uart_top_inst|transmitter|num[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|transmitter|num[0]~3_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|transmitter|num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|num[0] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|transmitter|num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|transmitter|num[1]~2 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|transmitter|num[1]~2_combout  = (\serialblock_inst|my_uart_top_inst|transmitter|num[3]~0_combout  & (\serialblock_inst|my_uart_top_inst|speed_tx|clk_bps_r~q  & (\serialblock_inst|my_uart_top_inst|transmitter|num [0] $ 
// (\serialblock_inst|my_uart_top_inst|transmitter|num [1])))) # (!\serialblock_inst|my_uart_top_inst|transmitter|num[3]~0_combout  & (((\serialblock_inst|my_uart_top_inst|transmitter|num [1]))))

	.dataa(\serialblock_inst|my_uart_top_inst|speed_tx|clk_bps_r~q ),
	.datab(\serialblock_inst|my_uart_top_inst|transmitter|num [0]),
	.datac(\serialblock_inst|my_uart_top_inst|transmitter|num [1]),
	.datad(\serialblock_inst|my_uart_top_inst|transmitter|num[3]~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|transmitter|num[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|num[1]~2 .lut_mask = 16'h28F0;
defparam \serialblock_inst|my_uart_top_inst|transmitter|num[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N25
dffeas \serialblock_inst|my_uart_top_inst|transmitter|num[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|transmitter|num[1]~2_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|transmitter|num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|num[1] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|transmitter|num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|transmitter|Add0~0 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|transmitter|Add0~0_combout  = \serialblock_inst|my_uart_top_inst|transmitter|num [2] $ (((\serialblock_inst|my_uart_top_inst|transmitter|num [0] & \serialblock_inst|my_uart_top_inst|transmitter|num [1])))

	.dataa(\serialblock_inst|my_uart_top_inst|transmitter|num [2]),
	.datab(gnd),
	.datac(\serialblock_inst|my_uart_top_inst|transmitter|num [0]),
	.datad(\serialblock_inst|my_uart_top_inst|transmitter|num [1]),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|transmitter|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|Add0~0 .lut_mask = 16'h5AAA;
defparam \serialblock_inst|my_uart_top_inst|transmitter|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|transmitter|num[2]~1 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|transmitter|num[2]~1_combout  = (\serialblock_inst|my_uart_top_inst|transmitter|num[3]~0_combout  & (\serialblock_inst|my_uart_top_inst|speed_tx|clk_bps_r~q  & 
// ((\serialblock_inst|my_uart_top_inst|transmitter|Add0~0_combout )))) # (!\serialblock_inst|my_uart_top_inst|transmitter|num[3]~0_combout  & (((\serialblock_inst|my_uart_top_inst|transmitter|num [2]))))

	.dataa(\serialblock_inst|my_uart_top_inst|speed_tx|clk_bps_r~q ),
	.datab(\serialblock_inst|my_uart_top_inst|transmitter|num[3]~0_combout ),
	.datac(\serialblock_inst|my_uart_top_inst|transmitter|num [2]),
	.datad(\serialblock_inst|my_uart_top_inst|transmitter|Add0~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|transmitter|num[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|num[2]~1 .lut_mask = 16'hB830;
defparam \serialblock_inst|my_uart_top_inst|transmitter|num[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N31
dffeas \serialblock_inst|my_uart_top_inst|transmitter|num[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|transmitter|num[2]~1_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|transmitter|num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|num[2] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|transmitter|num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|transmitter|Add0~1 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|transmitter|Add0~1_combout  = \serialblock_inst|my_uart_top_inst|transmitter|num [3] $ (((\serialblock_inst|my_uart_top_inst|transmitter|num [2] & (\serialblock_inst|my_uart_top_inst|transmitter|num [1] & 
// \serialblock_inst|my_uart_top_inst|transmitter|num [0]))))

	.dataa(\serialblock_inst|my_uart_top_inst|transmitter|num [2]),
	.datab(\serialblock_inst|my_uart_top_inst|transmitter|num [1]),
	.datac(\serialblock_inst|my_uart_top_inst|transmitter|num [0]),
	.datad(\serialblock_inst|my_uart_top_inst|transmitter|num [3]),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|transmitter|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|Add0~1 .lut_mask = 16'h7F80;
defparam \serialblock_inst|my_uart_top_inst|transmitter|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|transmitter|num[3]~4 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|transmitter|num[3]~4_combout  = (\serialblock_inst|my_uart_top_inst|transmitter|num[3]~0_combout  & (\serialblock_inst|my_uart_top_inst|speed_tx|clk_bps_r~q  & 
// (\serialblock_inst|my_uart_top_inst|transmitter|Add0~1_combout ))) # (!\serialblock_inst|my_uart_top_inst|transmitter|num[3]~0_combout  & (((\serialblock_inst|my_uart_top_inst|transmitter|num [3]))))

	.dataa(\serialblock_inst|my_uart_top_inst|speed_tx|clk_bps_r~q ),
	.datab(\serialblock_inst|my_uart_top_inst|transmitter|Add0~1_combout ),
	.datac(\serialblock_inst|my_uart_top_inst|transmitter|num [3]),
	.datad(\serialblock_inst|my_uart_top_inst|transmitter|num[3]~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|transmitter|num[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|num[3]~4 .lut_mask = 16'h88F0;
defparam \serialblock_inst|my_uart_top_inst|transmitter|num[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N21
dffeas \serialblock_inst|my_uart_top_inst|transmitter|num[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|transmitter|num[3]~4_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|transmitter|num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|num[3] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|transmitter|num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|transmitter|Equal0~0 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|transmitter|Equal0~0_combout  = (\serialblock_inst|my_uart_top_inst|transmitter|num [2]) # (((!\serialblock_inst|my_uart_top_inst|transmitter|num [3]) # (!\serialblock_inst|my_uart_top_inst|transmitter|num [0])) # 
// (!\serialblock_inst|my_uart_top_inst|transmitter|num [1]))

	.dataa(\serialblock_inst|my_uart_top_inst|transmitter|num [2]),
	.datab(\serialblock_inst|my_uart_top_inst|transmitter|num [1]),
	.datac(\serialblock_inst|my_uart_top_inst|transmitter|num [0]),
	.datad(\serialblock_inst|my_uart_top_inst|transmitter|num [3]),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|transmitter|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|Equal0~0 .lut_mask = 16'hBFFF;
defparam \serialblock_inst|my_uart_top_inst|transmitter|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|transmitter|bps_start_r~2 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|transmitter|bps_start_r~2_combout  = (\serialblock_inst|my_uart_top_inst|transmitter|tx_int1~q  & (((\serialblock_inst|my_uart_top_inst|transmitter|bps_start_r~q  & 
// \serialblock_inst|my_uart_top_inst|transmitter|Equal0~0_combout )))) # (!\serialblock_inst|my_uart_top_inst|transmitter|tx_int1~q  & ((\serialblock_inst|my_uart_top_inst|transmitter|tx_int2~q ) # 
// ((\serialblock_inst|my_uart_top_inst|transmitter|bps_start_r~q  & \serialblock_inst|my_uart_top_inst|transmitter|Equal0~0_combout ))))

	.dataa(\serialblock_inst|my_uart_top_inst|transmitter|tx_int1~q ),
	.datab(\serialblock_inst|my_uart_top_inst|transmitter|tx_int2~q ),
	.datac(\serialblock_inst|my_uart_top_inst|transmitter|bps_start_r~q ),
	.datad(\serialblock_inst|my_uart_top_inst|transmitter|Equal0~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|transmitter|bps_start_r~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|bps_start_r~2 .lut_mask = 16'hF444;
defparam \serialblock_inst|my_uart_top_inst|transmitter|bps_start_r~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N17
dffeas \serialblock_inst|my_uart_top_inst|transmitter|bps_start_r (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|transmitter|bps_start_r~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|transmitter|bps_start_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|bps_start_r .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|transmitter|bps_start_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N20
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_tx|cnt[9]~31 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_tx|cnt[9]~31_combout  = (\serialblock_inst|my_uart_top_inst|speed_tx|cnt [9] & (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt[8]~30 )) # (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt [9] & 
// ((\serialblock_inst|my_uart_top_inst|speed_tx|cnt[8]~30 ) # (GND)))
// \serialblock_inst|my_uart_top_inst|speed_tx|cnt[9]~32  = CARRY((!\serialblock_inst|my_uart_top_inst|speed_tx|cnt[8]~30 ) # (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt [9]))

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[8]~30 ),
	.combout(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[9]~31_combout ),
	.cout(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[9]~32 ));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[9]~31 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N22
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_tx|cnt[10]~33 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_tx|cnt[10]~33_combout  = (\serialblock_inst|my_uart_top_inst|speed_tx|cnt [10] & (\serialblock_inst|my_uart_top_inst|speed_tx|cnt[9]~32  $ (GND))) # (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt [10] & 
// (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt[9]~32  & VCC))
// \serialblock_inst|my_uart_top_inst|speed_tx|cnt[10]~34  = CARRY((\serialblock_inst|my_uart_top_inst|speed_tx|cnt [10] & !\serialblock_inst|my_uart_top_inst|speed_tx|cnt[9]~32 ))

	.dataa(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[9]~32 ),
	.combout(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[10]~33_combout ),
	.cout(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[10]~34 ));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[10]~33 .lut_mask = 16'hA50A;
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y18_N23
dffeas \serialblock_inst|my_uart_top_inst|speed_tx|cnt[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[10]~33_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\serialblock_inst|my_uart_top_inst|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[10] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N24
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_tx|cnt[11]~35 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_tx|cnt[11]~35_combout  = (\serialblock_inst|my_uart_top_inst|speed_tx|cnt [11] & (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt[10]~34 )) # (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt [11] & 
// ((\serialblock_inst|my_uart_top_inst|speed_tx|cnt[10]~34 ) # (GND)))
// \serialblock_inst|my_uart_top_inst|speed_tx|cnt[11]~36  = CARRY((!\serialblock_inst|my_uart_top_inst|speed_tx|cnt[10]~34 ) # (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt [11]))

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[10]~34 ),
	.combout(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[11]~35_combout ),
	.cout(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[11]~36 ));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[11]~35 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y18_N25
dffeas \serialblock_inst|my_uart_top_inst|speed_tx|cnt[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[11]~35_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\serialblock_inst|my_uart_top_inst|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[11] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N26
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_tx|cnt[12]~37 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_tx|cnt[12]~37_combout  = \serialblock_inst|my_uart_top_inst|speed_tx|cnt [12] $ (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt[11]~36 )

	.dataa(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[11]~36 ),
	.combout(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[12]~37 .lut_mask = 16'hA5A5;
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y18_N27
dffeas \serialblock_inst|my_uart_top_inst|speed_tx|cnt[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[12]~37_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\serialblock_inst|my_uart_top_inst|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[12] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N28
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_tx|Equal0~2 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_tx|Equal0~2_combout  = (\serialblock_inst|my_uart_top_inst|speed_tx|cnt [6] & !\serialblock_inst|my_uart_top_inst|speed_tx|cnt [9])

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [6]),
	.datac(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|speed_tx|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|Equal0~2 .lut_mask = 16'h0C0C;
defparam \serialblock_inst|my_uart_top_inst|speed_tx|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N14
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_tx|Equal0~3 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_tx|Equal0~3_combout  = (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt [11] & (\serialblock_inst|my_uart_top_inst|speed_tx|cnt [10] & (\serialblock_inst|my_uart_top_inst|speed_tx|cnt [12] & 
// \serialblock_inst|my_uart_top_inst|speed_tx|Equal0~2_combout )))

	.dataa(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [11]),
	.datab(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [10]),
	.datac(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [12]),
	.datad(\serialblock_inst|my_uart_top_inst|speed_tx|Equal0~2_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|speed_tx|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|Equal0~3 .lut_mask = 16'h4000;
defparam \serialblock_inst|my_uart_top_inst|speed_tx|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N30
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_tx|process_0~0 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_tx|process_0~0_combout  = ((\serialblock_inst|my_uart_top_inst|speed_tx|Equal0~0_combout  & (\serialblock_inst|my_uart_top_inst|speed_tx|Equal0~1_combout  & 
// \serialblock_inst|my_uart_top_inst|speed_tx|Equal0~3_combout ))) # (!\serialblock_inst|my_uart_top_inst|transmitter|bps_start_r~q )

	.dataa(\serialblock_inst|my_uart_top_inst|speed_tx|Equal0~0_combout ),
	.datab(\serialblock_inst|my_uart_top_inst|speed_tx|Equal0~1_combout ),
	.datac(\serialblock_inst|my_uart_top_inst|transmitter|bps_start_r~q ),
	.datad(\serialblock_inst|my_uart_top_inst|speed_tx|Equal0~3_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|speed_tx|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|process_0~0 .lut_mask = 16'h8F0F;
defparam \serialblock_inst|my_uart_top_inst|speed_tx|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y18_N3
dffeas \serialblock_inst|my_uart_top_inst|speed_tx|cnt[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[0]~13_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\serialblock_inst|my_uart_top_inst|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[0] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N4
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_tx|cnt[1]~15 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_tx|cnt[1]~15_combout  = (\serialblock_inst|my_uart_top_inst|speed_tx|cnt [1] & (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt[0]~14 )) # (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt [1] & 
// ((\serialblock_inst|my_uart_top_inst|speed_tx|cnt[0]~14 ) # (GND)))
// \serialblock_inst|my_uart_top_inst|speed_tx|cnt[1]~16  = CARRY((!\serialblock_inst|my_uart_top_inst|speed_tx|cnt[0]~14 ) # (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt [1]))

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[0]~14 ),
	.combout(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[1]~15_combout ),
	.cout(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[1]~16 ));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[1]~15 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y18_N5
dffeas \serialblock_inst|my_uart_top_inst|speed_tx|cnt[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[1]~15_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\serialblock_inst|my_uart_top_inst|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[1] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N6
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_tx|cnt[2]~17 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_tx|cnt[2]~17_combout  = (\serialblock_inst|my_uart_top_inst|speed_tx|cnt [2] & (\serialblock_inst|my_uart_top_inst|speed_tx|cnt[1]~16  $ (GND))) # (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt [2] & 
// (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt[1]~16  & VCC))
// \serialblock_inst|my_uart_top_inst|speed_tx|cnt[2]~18  = CARRY((\serialblock_inst|my_uart_top_inst|speed_tx|cnt [2] & !\serialblock_inst|my_uart_top_inst|speed_tx|cnt[1]~16 ))

	.dataa(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[1]~16 ),
	.combout(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[2]~17_combout ),
	.cout(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[2]~18 ));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[2]~17 .lut_mask = 16'hA50A;
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y18_N7
dffeas \serialblock_inst|my_uart_top_inst|speed_tx|cnt[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[2]~17_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\serialblock_inst|my_uart_top_inst|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[2] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N8
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_tx|cnt[3]~19 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_tx|cnt[3]~19_combout  = (\serialblock_inst|my_uart_top_inst|speed_tx|cnt [3] & (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt[2]~18 )) # (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt [3] & 
// ((\serialblock_inst|my_uart_top_inst|speed_tx|cnt[2]~18 ) # (GND)))
// \serialblock_inst|my_uart_top_inst|speed_tx|cnt[3]~20  = CARRY((!\serialblock_inst|my_uart_top_inst|speed_tx|cnt[2]~18 ) # (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt [3]))

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[2]~18 ),
	.combout(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[3]~19_combout ),
	.cout(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[3]~20 ));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[3]~19 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y18_N9
dffeas \serialblock_inst|my_uart_top_inst|speed_tx|cnt[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[3]~19_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\serialblock_inst|my_uart_top_inst|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[3] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N10
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_tx|cnt[4]~21 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_tx|cnt[4]~21_combout  = (\serialblock_inst|my_uart_top_inst|speed_tx|cnt [4] & (\serialblock_inst|my_uart_top_inst|speed_tx|cnt[3]~20  $ (GND))) # (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt [4] & 
// (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt[3]~20  & VCC))
// \serialblock_inst|my_uart_top_inst|speed_tx|cnt[4]~22  = CARRY((\serialblock_inst|my_uart_top_inst|speed_tx|cnt [4] & !\serialblock_inst|my_uart_top_inst|speed_tx|cnt[3]~20 ))

	.dataa(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[3]~20 ),
	.combout(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[4]~21_combout ),
	.cout(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[4]~22 ));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[4]~21 .lut_mask = 16'hA50A;
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y18_N11
dffeas \serialblock_inst|my_uart_top_inst|speed_tx|cnt[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[4]~21_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\serialblock_inst|my_uart_top_inst|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[4] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N12
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_tx|cnt[5]~23 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_tx|cnt[5]~23_combout  = (\serialblock_inst|my_uart_top_inst|speed_tx|cnt [5] & (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt[4]~22 )) # (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt [5] & 
// ((\serialblock_inst|my_uart_top_inst|speed_tx|cnt[4]~22 ) # (GND)))
// \serialblock_inst|my_uart_top_inst|speed_tx|cnt[5]~24  = CARRY((!\serialblock_inst|my_uart_top_inst|speed_tx|cnt[4]~22 ) # (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt [5]))

	.dataa(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[4]~22 ),
	.combout(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[5]~23_combout ),
	.cout(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[5]~24 ));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[5]~23 .lut_mask = 16'h5A5F;
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y18_N13
dffeas \serialblock_inst|my_uart_top_inst|speed_tx|cnt[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[5]~23_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\serialblock_inst|my_uart_top_inst|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[5] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N14
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_tx|cnt[6]~25 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_tx|cnt[6]~25_combout  = (\serialblock_inst|my_uart_top_inst|speed_tx|cnt [6] & (\serialblock_inst|my_uart_top_inst|speed_tx|cnt[5]~24  $ (GND))) # (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt [6] & 
// (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt[5]~24  & VCC))
// \serialblock_inst|my_uart_top_inst|speed_tx|cnt[6]~26  = CARRY((\serialblock_inst|my_uart_top_inst|speed_tx|cnt [6] & !\serialblock_inst|my_uart_top_inst|speed_tx|cnt[5]~24 ))

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[5]~24 ),
	.combout(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[6]~25_combout ),
	.cout(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[6]~26 ));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[6]~25 .lut_mask = 16'hC30C;
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y18_N15
dffeas \serialblock_inst|my_uart_top_inst|speed_tx|cnt[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[6]~25_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\serialblock_inst|my_uart_top_inst|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[6] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N16
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_tx|cnt[7]~27 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_tx|cnt[7]~27_combout  = (\serialblock_inst|my_uart_top_inst|speed_tx|cnt [7] & (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt[6]~26 )) # (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt [7] & 
// ((\serialblock_inst|my_uart_top_inst|speed_tx|cnt[6]~26 ) # (GND)))
// \serialblock_inst|my_uart_top_inst|speed_tx|cnt[7]~28  = CARRY((!\serialblock_inst|my_uart_top_inst|speed_tx|cnt[6]~26 ) # (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt [7]))

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[6]~26 ),
	.combout(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[7]~27_combout ),
	.cout(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[7]~28 ));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[7]~27 .lut_mask = 16'h3C3F;
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y18_N17
dffeas \serialblock_inst|my_uart_top_inst|speed_tx|cnt[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[7]~27_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\serialblock_inst|my_uart_top_inst|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[7] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N18
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_tx|cnt[8]~29 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_tx|cnt[8]~29_combout  = (\serialblock_inst|my_uart_top_inst|speed_tx|cnt [8] & (\serialblock_inst|my_uart_top_inst|speed_tx|cnt[7]~28  $ (GND))) # (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt [8] & 
// (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt[7]~28  & VCC))
// \serialblock_inst|my_uart_top_inst|speed_tx|cnt[8]~30  = CARRY((\serialblock_inst|my_uart_top_inst|speed_tx|cnt [8] & !\serialblock_inst|my_uart_top_inst|speed_tx|cnt[7]~28 ))

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[7]~28 ),
	.combout(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[8]~29_combout ),
	.cout(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[8]~30 ));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[8]~29 .lut_mask = 16'hC30C;
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y18_N19
dffeas \serialblock_inst|my_uart_top_inst|speed_tx|cnt[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[8]~29_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\serialblock_inst|my_uart_top_inst|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[8] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y18_N21
dffeas \serialblock_inst|my_uart_top_inst|speed_tx|cnt[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|speed_tx|cnt[9]~31_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(\serialblock_inst|my_uart_top_inst|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[9] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|speed_tx|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N12
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_tx|process_1~1 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_tx|process_1~1_combout  = (\serialblock_inst|my_uart_top_inst|speed_tx|cnt [9] & (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt [6] & (\serialblock_inst|my_uart_top_inst|speed_tx|cnt [5] & 
// !\serialblock_inst|my_uart_top_inst|speed_tx|cnt [10])))

	.dataa(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [9]),
	.datab(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [6]),
	.datac(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [5]),
	.datad(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [10]),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|speed_tx|process_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|process_1~1 .lut_mask = 16'h0020;
defparam \serialblock_inst|my_uart_top_inst|speed_tx|process_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N18
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_tx|process_1~2 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_tx|process_1~2_combout  = (\serialblock_inst|my_uart_top_inst|speed_tx|cnt [11] & !\serialblock_inst|my_uart_top_inst|speed_tx|cnt [12])

	.dataa(gnd),
	.datab(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [11]),
	.datac(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|speed_tx|process_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|process_1~2 .lut_mask = 16'h0C0C;
defparam \serialblock_inst|my_uart_top_inst|speed_tx|process_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N10
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_tx|process_1~0 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_tx|process_1~0_combout  = (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt [2] & (!\serialblock_inst|my_uart_top_inst|speed_tx|cnt [4] & (\serialblock_inst|my_uart_top_inst|speed_tx|cnt [3] & 
// \serialblock_inst|my_uart_top_inst|transmitter|bps_start_r~q )))

	.dataa(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [2]),
	.datab(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [4]),
	.datac(\serialblock_inst|my_uart_top_inst|speed_tx|cnt [3]),
	.datad(\serialblock_inst|my_uart_top_inst|transmitter|bps_start_r~q ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|speed_tx|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|process_1~0 .lut_mask = 16'h1000;
defparam \serialblock_inst|my_uart_top_inst|speed_tx|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N4
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|speed_tx|process_1~3 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|speed_tx|process_1~3_combout  = (\serialblock_inst|my_uart_top_inst|speed_tx|process_1~1_combout  & (\serialblock_inst|my_uart_top_inst|speed_tx|process_1~2_combout  & 
// (\serialblock_inst|my_uart_top_inst|speed_tx|Equal0~0_combout  & \serialblock_inst|my_uart_top_inst|speed_tx|process_1~0_combout )))

	.dataa(\serialblock_inst|my_uart_top_inst|speed_tx|process_1~1_combout ),
	.datab(\serialblock_inst|my_uart_top_inst|speed_tx|process_1~2_combout ),
	.datac(\serialblock_inst|my_uart_top_inst|speed_tx|Equal0~0_combout ),
	.datad(\serialblock_inst|my_uart_top_inst|speed_tx|process_1~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|speed_tx|process_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|process_1~3 .lut_mask = 16'h8000;
defparam \serialblock_inst|my_uart_top_inst|speed_tx|process_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y18_N5
dffeas \serialblock_inst|my_uart_top_inst|speed_tx|clk_bps_r (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|speed_tx|process_1~3_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|speed_tx|clk_bps_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|speed_tx|clk_bps_r .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|speed_tx|clk_bps_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \send_data[21]~feeder (
// Equation(s):
// \send_data[21]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\send_data[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[21]~feeder .lut_mask = 16'hFFFF;
defparam \send_data[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \send_data[23]~2 (
// Equation(s):
// \send_data[23]~2_combout  = (send_counter[2] & ((send_counter[0] & ((send_counter[1]) # (!\serialblock_inst|serialreader_inst|error_out [0]))) # (!send_counter[0] & (send_counter[1] & !\serialblock_inst|serialreader_inst|error_out [0]))))

	.dataa(send_counter[0]),
	.datab(send_counter[1]),
	.datac(send_counter[2]),
	.datad(\serialblock_inst|serialreader_inst|error_out [0]),
	.cin(gnd),
	.combout(\send_data[23]~2_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[23]~2 .lut_mask = 16'h80E0;
defparam \send_data[23]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \send_data[23]~4 (
// Equation(s):
// \send_data[23]~4_combout  = (!\send_data[23]~2_combout  & (\serialblock_inst|serialreader_inst|error_out [0] $ (\serialblock_inst|serialreader_inst|error_out [1])))

	.dataa(\serialblock_inst|serialreader_inst|error_out [0]),
	.datab(gnd),
	.datac(\serialblock_inst|serialreader_inst|error_out [1]),
	.datad(\send_data[23]~2_combout ),
	.cin(gnd),
	.combout(\send_data[23]~4_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[23]~4 .lut_mask = 16'h005A;
defparam \send_data[23]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \send_data[23]~3 (
// Equation(s):
// \send_data[23]~3_combout  = (\controller_cstate.reading_results~q  & (((\controller_cstate.sending_error~q  & \send_data[23]~4_combout )) # (!\fsm_controller~1_combout ))) # (!\controller_cstate.reading_results~q  & (\controller_cstate.sending_error~q  & 
// ((\send_data[23]~4_combout ))))

	.dataa(\controller_cstate.reading_results~q ),
	.datab(\controller_cstate.sending_error~q ),
	.datac(\fsm_controller~1_combout ),
	.datad(\send_data[23]~4_combout ),
	.cin(gnd),
	.combout(\send_data[23]~3_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[23]~3 .lut_mask = 16'hCE0A;
defparam \send_data[23]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N29
dffeas \send_data[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[21]~feeder_combout ),
	.asdata(\sram_inst|memory_read [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[21]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[21] .is_wysiwyg = "true";
defparam \send_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \send_data[5]~feeder (
// Equation(s):
// \send_data[5]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\send_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[5]~feeder .lut_mask = 16'hFFFF;
defparam \send_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N21
dffeas \send_data[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[5]~feeder_combout ),
	.asdata(\sram_inst|memory_read [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[5] .is_wysiwyg = "true";
defparam \send_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \Selector129~0 (
// Equation(s):
// \Selector129~0_combout  = (!\serialblock_inst|serialreader_inst|error_out [1] & \serialblock_inst|serialreader_inst|error_out [0])

	.dataa(gnd),
	.datab(\serialblock_inst|serialreader_inst|error_out [1]),
	.datac(gnd),
	.datad(\serialblock_inst|serialreader_inst|error_out [0]),
	.cin(gnd),
	.combout(\Selector129~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~0 .lut_mask = 16'h3300;
defparam \Selector129~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \Selector135~0 (
// Equation(s):
// \Selector135~0_combout  = ((send_counter[1]) # ((send_counter[2] & \Selector129~0_combout ))) # (!send_counter[0])

	.dataa(send_counter[0]),
	.datab(send_counter[2]),
	.datac(\Selector129~0_combout ),
	.datad(send_counter[1]),
	.cin(gnd),
	.combout(\Selector135~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector135~0 .lut_mask = 16'hFFD5;
defparam \Selector135~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \send_data[13]~feeder (
// Equation(s):
// \send_data[13]~feeder_combout  = \Selector135~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector135~0_combout ),
	.cin(gnd),
	.combout(\send_data[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[13]~feeder .lut_mask = 16'hFF00;
defparam \send_data[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N31
dffeas \send_data[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[13]~feeder_combout ),
	.asdata(\sram_inst|memory_read [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[13]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[13] .is_wysiwyg = "true";
defparam \send_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \send_data[29]~feeder (
// Equation(s):
// \send_data[29]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\send_data[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[29]~feeder .lut_mask = 16'hFFFF;
defparam \send_data[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N5
dffeas \send_data[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[29]~feeder_combout ),
	.asdata(\sram_inst|memory_read [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[29]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[29] .is_wysiwyg = "true";
defparam \send_data[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux2~0 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux2~0_combout  = (\serialblock_inst|serialsender_inst|data_counter [1] & ((send_data[13]) # ((\serialblock_inst|serialsender_inst|data_counter [0])))) # (!\serialblock_inst|serialsender_inst|data_counter [1] & 
// (((!\serialblock_inst|serialsender_inst|data_counter [0] & send_data[29]))))

	.dataa(\serialblock_inst|serialsender_inst|data_counter [1]),
	.datab(send_data[13]),
	.datac(\serialblock_inst|serialsender_inst|data_counter [0]),
	.datad(send_data[29]),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux2~0 .lut_mask = 16'hADA8;
defparam \serialblock_inst|serialsender_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux2~1 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux2~1_combout  = (\serialblock_inst|serialsender_inst|data_counter [0] & ((\serialblock_inst|serialsender_inst|Mux2~0_combout  & ((send_data[5]))) # (!\serialblock_inst|serialsender_inst|Mux2~0_combout  & 
// (send_data[21])))) # (!\serialblock_inst|serialsender_inst|data_counter [0] & (((\serialblock_inst|serialsender_inst|Mux2~0_combout ))))

	.dataa(send_data[21]),
	.datab(send_data[5]),
	.datac(\serialblock_inst|serialsender_inst|data_counter [0]),
	.datad(\serialblock_inst|serialsender_inst|Mux2~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux2~1 .lut_mask = 16'hCFA0;
defparam \serialblock_inst|serialsender_inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \send_data[37]~feeder (
// Equation(s):
// \send_data[37]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\send_data[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[37]~feeder .lut_mask = 16'hFFFF;
defparam \send_data[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N17
dffeas \send_data[37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[37]~feeder_combout ),
	.asdata(\sram_inst|memory_read [37]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[37]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[37] .is_wysiwyg = "true";
defparam \send_data[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \send_data[45]~feeder (
// Equation(s):
// \send_data[45]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\send_data[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[45]~feeder .lut_mask = 16'hFFFF;
defparam \send_data[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N13
dffeas \send_data[45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[45]~feeder_combout ),
	.asdata(\sram_inst|memory_read [45]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[45]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[45] .is_wysiwyg = "true";
defparam \send_data[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \send_data[53]~feeder (
// Equation(s):
// \send_data[53]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\send_data[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[53]~feeder .lut_mask = 16'hFFFF;
defparam \send_data[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \send_data[53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[53]~feeder_combout ),
	.asdata(\sram_inst|memory_read [53]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[53]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[53] .is_wysiwyg = "true";
defparam \send_data[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \Selector87~0 (
// Equation(s):
// \Selector87~0_combout  = (send_counter[1] & (((!send_counter[0] & \Selector129~0_combout )) # (!send_counter[2]))) # (!send_counter[1] & ((send_counter[2] & ((\Selector129~0_combout ) # (!send_counter[0]))) # (!send_counter[2] & (send_counter[0]))))

	.dataa(send_counter[1]),
	.datab(send_counter[2]),
	.datac(send_counter[0]),
	.datad(\Selector129~0_combout ),
	.cin(gnd),
	.combout(\Selector87~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector87~0 .lut_mask = 16'h7E36;
defparam \Selector87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \send_data[61]~feeder (
// Equation(s):
// \send_data[61]~feeder_combout  = \Selector87~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector87~0_combout ),
	.cin(gnd),
	.combout(\send_data[61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[61]~feeder .lut_mask = 16'hFF00;
defparam \send_data[61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N13
dffeas \send_data[61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[61]~feeder_combout ),
	.asdata(\sram_inst|memory_read [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[61]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[61] .is_wysiwyg = "true";
defparam \send_data[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux2~2 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux2~2_combout  = (\serialblock_inst|serialsender_inst|data_counter [1] & (((\serialblock_inst|serialsender_inst|data_counter [0])))) # (!\serialblock_inst|serialsender_inst|data_counter [1] & 
// ((\serialblock_inst|serialsender_inst|data_counter [0] & (send_data[53])) # (!\serialblock_inst|serialsender_inst|data_counter [0] & ((send_data[61])))))

	.dataa(\serialblock_inst|serialsender_inst|data_counter [1]),
	.datab(send_data[53]),
	.datac(\serialblock_inst|serialsender_inst|data_counter [0]),
	.datad(send_data[61]),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux2~2 .lut_mask = 16'hE5E0;
defparam \serialblock_inst|serialsender_inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux2~3 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux2~3_combout  = (\serialblock_inst|serialsender_inst|data_counter [1] & ((\serialblock_inst|serialsender_inst|Mux2~2_combout  & (send_data[37])) # (!\serialblock_inst|serialsender_inst|Mux2~2_combout  & 
// ((send_data[45]))))) # (!\serialblock_inst|serialsender_inst|data_counter [1] & (((\serialblock_inst|serialsender_inst|Mux2~2_combout ))))

	.dataa(\serialblock_inst|serialsender_inst|data_counter [1]),
	.datab(send_data[37]),
	.datac(send_data[45]),
	.datad(\serialblock_inst|serialsender_inst|Mux2~2_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux2~3 .lut_mask = 16'hDDA0;
defparam \serialblock_inst|serialsender_inst|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux2~4 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux2~4_combout  = (\serialblock_inst|serialsender_inst|data_counter [2] & (\serialblock_inst|serialsender_inst|Mux2~1_combout )) # (!\serialblock_inst|serialsender_inst|data_counter [2] & 
// ((\serialblock_inst|serialsender_inst|Mux2~3_combout )))

	.dataa(\serialblock_inst|serialsender_inst|data_counter [2]),
	.datab(gnd),
	.datac(\serialblock_inst|serialsender_inst|Mux2~1_combout ),
	.datad(\serialblock_inst|serialsender_inst|Mux2~3_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux2~4 .lut_mask = 16'hF5A0;
defparam \serialblock_inst|serialsender_inst|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \serialblock_inst|serialsender_inst|sender_data_out[5] (
	.clk(\serialblock_inst|sclockdiv_inst|internal_clock~clkctrl_outclk ),
	.d(\serialblock_inst|serialsender_inst|Mux2~4_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serialblock_inst|serialsender_inst|c_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialsender_inst|sender_data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|sender_data_out[5] .is_wysiwyg = "true";
defparam \serialblock_inst|serialsender_inst|sender_data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[5]~feeder (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[5]~feeder_combout  = \serialblock_inst|serialsender_inst|sender_data_out [5]

	.dataa(gnd),
	.datab(\serialblock_inst|serialsender_inst|sender_data_out [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[5]~feeder .lut_mask = 16'hCCCC;
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|transmitter|neg_tx_int (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|transmitter|neg_tx_int~combout  = (!\serialblock_inst|my_uart_top_inst|transmitter|tx_int1~q  & \serialblock_inst|my_uart_top_inst|transmitter|tx_int2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serialblock_inst|my_uart_top_inst|transmitter|tx_int1~q ),
	.datad(\serialblock_inst|my_uart_top_inst|transmitter|tx_int2~q ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|transmitter|neg_tx_int~combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|neg_tx_int .lut_mask = 16'h0F00;
defparam \serialblock_inst|my_uart_top_inst|transmitter|neg_tx_int .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N15
dffeas \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serialblock_inst|my_uart_top_inst|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[5] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \Selector91~2 (
// Equation(s):
// \Selector91~2_combout  = (send_counter[2] & !send_counter[0])

	.dataa(gnd),
	.datab(send_counter[2]),
	.datac(gnd),
	.datad(send_counter[0]),
	.cin(gnd),
	.combout(\Selector91~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector91~2 .lut_mask = 16'h00CC;
defparam \Selector91~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \Selector134~0 (
// Equation(s):
// \Selector134~0_combout  = (send_counter[1] $ (((\serialblock_inst|serialreader_inst|error_out [0] & !\serialblock_inst|serialreader_inst|error_out [1])))) # (!\Selector91~2_combout )

	.dataa(\serialblock_inst|serialreader_inst|error_out [0]),
	.datab(\serialblock_inst|serialreader_inst|error_out [1]),
	.datac(\Selector91~2_combout ),
	.datad(send_counter[1]),
	.cin(gnd),
	.combout(\Selector134~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector134~0 .lut_mask = 16'hDF2F;
defparam \Selector134~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \send_data[6]~feeder (
// Equation(s):
// \send_data[6]~feeder_combout  = \Selector134~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector134~0_combout ),
	.cin(gnd),
	.combout(\send_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[6]~feeder .lut_mask = 16'hFF00;
defparam \send_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N23
dffeas \send_data[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[6]~feeder_combout ),
	.asdata(\sram_inst|memory_read [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[6]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[6] .is_wysiwyg = "true";
defparam \send_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \Selector126~0 (
// Equation(s):
// \Selector126~0_combout  = (send_counter[0] & (send_counter[1] $ (((\Selector129~0_combout  & send_counter[2]))))) # (!send_counter[0] & (send_counter[1] & (\Selector129~0_combout  & !send_counter[2])))

	.dataa(send_counter[0]),
	.datab(send_counter[1]),
	.datac(\Selector129~0_combout ),
	.datad(send_counter[2]),
	.cin(gnd),
	.combout(\Selector126~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~0 .lut_mask = 16'h28C8;
defparam \Selector126~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \send_data[22]~feeder (
// Equation(s):
// \send_data[22]~feeder_combout  = \Selector126~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector126~0_combout ),
	.cin(gnd),
	.combout(\send_data[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[22]~feeder .lut_mask = 16'hFF00;
defparam \send_data[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N29
dffeas \send_data[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[22]~feeder_combout ),
	.asdata(\sram_inst|memory_read [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[22]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[22] .is_wysiwyg = "true";
defparam \send_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \send_data[14]~feeder (
// Equation(s):
// \send_data[14]~feeder_combout  = \Selector134~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector134~0_combout ),
	.cin(gnd),
	.combout(\send_data[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[14]~feeder .lut_mask = 16'hFF00;
defparam \send_data[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N31
dffeas \send_data[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[14]~feeder_combout ),
	.asdata(\sram_inst|memory_read [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[14]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[14] .is_wysiwyg = "true";
defparam \send_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \Selector118~0 (
// Equation(s):
// \Selector118~0_combout  = (send_counter[0] & (\Selector129~0_combout  & ((send_counter[1]) # (send_counter[2])))) # (!send_counter[0] & (((!\Selector129~0_combout )) # (!send_counter[1])))

	.dataa(send_counter[0]),
	.datab(send_counter[1]),
	.datac(\Selector129~0_combout ),
	.datad(send_counter[2]),
	.cin(gnd),
	.combout(\Selector118~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector118~0 .lut_mask = 16'hB595;
defparam \Selector118~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \send_data[30]~feeder (
// Equation(s):
// \send_data[30]~feeder_combout  = \Selector118~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector118~0_combout ),
	.cin(gnd),
	.combout(\send_data[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[30]~feeder .lut_mask = 16'hFF00;
defparam \send_data[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \send_data[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[30]~feeder_combout ),
	.asdata(\sram_inst|memory_read [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[30]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[30] .is_wysiwyg = "true";
defparam \send_data[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux1~0 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux1~0_combout  = (\serialblock_inst|serialsender_inst|data_counter [1] & ((send_data[14]) # ((\serialblock_inst|serialsender_inst|data_counter [0])))) # (!\serialblock_inst|serialsender_inst|data_counter [1] & 
// (((send_data[30] & !\serialblock_inst|serialsender_inst|data_counter [0]))))

	.dataa(send_data[14]),
	.datab(send_data[30]),
	.datac(\serialblock_inst|serialsender_inst|data_counter [1]),
	.datad(\serialblock_inst|serialsender_inst|data_counter [0]),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux1~0 .lut_mask = 16'hF0AC;
defparam \serialblock_inst|serialsender_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux1~1 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux1~1_combout  = (\serialblock_inst|serialsender_inst|data_counter [0] & ((\serialblock_inst|serialsender_inst|Mux1~0_combout  & (send_data[6])) # (!\serialblock_inst|serialsender_inst|Mux1~0_combout  & 
// ((send_data[22]))))) # (!\serialblock_inst|serialsender_inst|data_counter [0] & (((\serialblock_inst|serialsender_inst|Mux1~0_combout ))))

	.dataa(send_data[6]),
	.datab(send_data[22]),
	.datac(\serialblock_inst|serialsender_inst|data_counter [0]),
	.datad(\serialblock_inst|serialsender_inst|Mux1~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux1~1 .lut_mask = 16'hAFC0;
defparam \serialblock_inst|serialsender_inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \Selector102~2 (
// Equation(s):
// \Selector102~2_combout  = (send_counter[0] & ((send_counter[1]) # ((\Selector129~0_combout  & send_counter[2])))) # (!send_counter[0] & (((!send_counter[1]) # (!send_counter[2])) # (!\Selector129~0_combout )))

	.dataa(\Selector129~0_combout ),
	.datab(send_counter[2]),
	.datac(send_counter[0]),
	.datad(send_counter[1]),
	.cin(gnd),
	.combout(\Selector102~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector102~2 .lut_mask = 16'hF78F;
defparam \Selector102~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \send_data[46]~feeder (
// Equation(s):
// \send_data[46]~feeder_combout  = \Selector102~2_combout 

	.dataa(\Selector102~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\send_data[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[46]~feeder .lut_mask = 16'hAAAA;
defparam \send_data[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N5
dffeas \send_data[46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[46]~feeder_combout ),
	.asdata(\sram_inst|memory_read [46]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[46]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[46] .is_wysiwyg = "true";
defparam \send_data[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \Selector110~4 (
// Equation(s):
// \Selector110~4_combout  = (send_counter[1] & ((send_counter[2] $ (!send_counter[0])) # (!\Selector129~0_combout ))) # (!send_counter[1] & (((!send_counter[0]))))

	.dataa(\Selector129~0_combout ),
	.datab(send_counter[2]),
	.datac(send_counter[0]),
	.datad(send_counter[1]),
	.cin(gnd),
	.combout(\Selector110~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector110~4 .lut_mask = 16'hD70F;
defparam \Selector110~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \send_data[38]~feeder (
// Equation(s):
// \send_data[38]~feeder_combout  = \Selector110~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector110~4_combout ),
	.cin(gnd),
	.combout(\send_data[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[38]~feeder .lut_mask = 16'hFF00;
defparam \send_data[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N15
dffeas \send_data[38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[38]~feeder_combout ),
	.asdata(\sram_inst|memory_read [38]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[38]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[38] .is_wysiwyg = "true";
defparam \send_data[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \send_data[62]~feeder (
// Equation(s):
// \send_data[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\send_data[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[62]~feeder .lut_mask = 16'hFFFF;
defparam \send_data[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N15
dffeas \send_data[62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[62]~feeder_combout ),
	.asdata(\sram_inst|memory_read [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[62]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[62] .is_wysiwyg = "true";
defparam \send_data[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \send_data[54]~feeder (
// Equation(s):
// \send_data[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\send_data[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[54]~feeder .lut_mask = 16'hFFFF;
defparam \send_data[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N21
dffeas \send_data[54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[54]~feeder_combout ),
	.asdata(\sram_inst|memory_read [54]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[54]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[54] .is_wysiwyg = "true";
defparam \send_data[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux1~2 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux1~2_combout  = (\serialblock_inst|serialsender_inst|data_counter [1] & (((\serialblock_inst|serialsender_inst|data_counter [0])))) # (!\serialblock_inst|serialsender_inst|data_counter [1] & 
// ((\serialblock_inst|serialsender_inst|data_counter [0] & ((send_data[54]))) # (!\serialblock_inst|serialsender_inst|data_counter [0] & (send_data[62]))))

	.dataa(send_data[62]),
	.datab(\serialblock_inst|serialsender_inst|data_counter [1]),
	.datac(\serialblock_inst|serialsender_inst|data_counter [0]),
	.datad(send_data[54]),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux1~2 .lut_mask = 16'hF2C2;
defparam \serialblock_inst|serialsender_inst|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux1~3 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux1~3_combout  = (\serialblock_inst|serialsender_inst|data_counter [1] & ((\serialblock_inst|serialsender_inst|Mux1~2_combout  & ((send_data[38]))) # (!\serialblock_inst|serialsender_inst|Mux1~2_combout  & 
// (send_data[46])))) # (!\serialblock_inst|serialsender_inst|data_counter [1] & (((\serialblock_inst|serialsender_inst|Mux1~2_combout ))))

	.dataa(send_data[46]),
	.datab(\serialblock_inst|serialsender_inst|data_counter [1]),
	.datac(send_data[38]),
	.datad(\serialblock_inst|serialsender_inst|Mux1~2_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux1~3 .lut_mask = 16'hF388;
defparam \serialblock_inst|serialsender_inst|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux1~4 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux1~4_combout  = (\serialblock_inst|serialsender_inst|data_counter [2] & (\serialblock_inst|serialsender_inst|Mux1~1_combout )) # (!\serialblock_inst|serialsender_inst|data_counter [2] & 
// ((\serialblock_inst|serialsender_inst|Mux1~3_combout )))

	.dataa(\serialblock_inst|serialsender_inst|data_counter [2]),
	.datab(gnd),
	.datac(\serialblock_inst|serialsender_inst|Mux1~1_combout ),
	.datad(\serialblock_inst|serialsender_inst|Mux1~3_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux1~4 .lut_mask = 16'hF5A0;
defparam \serialblock_inst|serialsender_inst|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N5
dffeas \serialblock_inst|serialsender_inst|sender_data_out[6] (
	.clk(\serialblock_inst|sclockdiv_inst|internal_clock~clkctrl_outclk ),
	.d(\serialblock_inst|serialsender_inst|Mux1~4_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serialblock_inst|serialsender_inst|c_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialsender_inst|sender_data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|sender_data_out[6] .is_wysiwyg = "true";
defparam \serialblock_inst|serialsender_inst|sender_data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N7
dffeas \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\serialblock_inst|serialsender_inst|sender_data_out [6]),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serialblock_inst|my_uart_top_inst|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[6] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \Selector144~0 (
// Equation(s):
// \Selector144~0_combout  = (send_counter[1] & ((send_counter[0] & (send_counter[2])) # (!send_counter[0] & ((!\Selector129~0_combout ))))) # (!send_counter[1] & (((send_counter[0] & !\Selector129~0_combout )) # (!send_counter[2])))

	.dataa(send_counter[2]),
	.datab(send_counter[1]),
	.datac(send_counter[0]),
	.datad(\Selector129~0_combout ),
	.cin(gnd),
	.combout(\Selector144~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector144~0 .lut_mask = 16'h91BD;
defparam \Selector144~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \send_data[4]~feeder (
// Equation(s):
// \send_data[4]~feeder_combout  = \Selector144~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector144~0_combout ),
	.cin(gnd),
	.combout(\send_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[4]~feeder .lut_mask = 16'hFF00;
defparam \send_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \send_data[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[4]~feeder_combout ),
	.asdata(\sram_inst|memory_read [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[4] .is_wysiwyg = "true";
defparam \send_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \Selector128~0 (
// Equation(s):
// \Selector128~0_combout  = (\sram_inst|memory_read [20] & \controller_cstate.reading_results~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|memory_read [20]),
	.datad(\controller_cstate.reading_results~q ),
	.cin(gnd),
	.combout(\Selector128~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector128~0 .lut_mask = 16'hF000;
defparam \Selector128~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N25
dffeas \send_data[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector128~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[20]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[20] .is_wysiwyg = "true";
defparam \send_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \Selector136~0 (
// Equation(s):
// \Selector136~0_combout  = (send_counter[1] & (((send_counter[0] & send_counter[2])) # (!\Selector129~0_combout ))) # (!send_counter[1] & ((send_counter[0]) # ((!send_counter[2]))))

	.dataa(send_counter[0]),
	.datab(send_counter[1]),
	.datac(\Selector129~0_combout ),
	.datad(send_counter[2]),
	.cin(gnd),
	.combout(\Selector136~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector136~0 .lut_mask = 16'hAE3F;
defparam \Selector136~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \send_data[12]~feeder (
// Equation(s):
// \send_data[12]~feeder_combout  = \Selector136~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector136~0_combout ),
	.cin(gnd),
	.combout(\send_data[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[12]~feeder .lut_mask = 16'hFF00;
defparam \send_data[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N19
dffeas \send_data[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[12]~feeder_combout ),
	.asdata(\sram_inst|memory_read [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[12]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[12] .is_wysiwyg = "true";
defparam \send_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \Selector120~0 (
// Equation(s):
// \Selector120~0_combout  = (send_counter[1] & ((\Selector129~0_combout  & ((send_counter[0]))) # (!\Selector129~0_combout  & (send_counter[2])))) # (!send_counter[1] & (((send_counter[0] & !\Selector129~0_combout )) # (!send_counter[2])))

	.dataa(send_counter[1]),
	.datab(send_counter[2]),
	.datac(send_counter[0]),
	.datad(\Selector129~0_combout ),
	.cin(gnd),
	.combout(\Selector120~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector120~0 .lut_mask = 16'hB1D9;
defparam \Selector120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \send_data[28]~feeder (
// Equation(s):
// \send_data[28]~feeder_combout  = \Selector120~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector120~0_combout ),
	.cin(gnd),
	.combout(\send_data[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[28]~feeder .lut_mask = 16'hFF00;
defparam \send_data[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N25
dffeas \send_data[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[28]~feeder_combout ),
	.asdata(\sram_inst|memory_read [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[28]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[28] .is_wysiwyg = "true";
defparam \send_data[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux3~0 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux3~0_combout  = (\serialblock_inst|serialsender_inst|data_counter [1] & ((send_data[12]) # ((\serialblock_inst|serialsender_inst|data_counter [0])))) # (!\serialblock_inst|serialsender_inst|data_counter [1] & 
// (((!\serialblock_inst|serialsender_inst|data_counter [0] & send_data[28]))))

	.dataa(\serialblock_inst|serialsender_inst|data_counter [1]),
	.datab(send_data[12]),
	.datac(\serialblock_inst|serialsender_inst|data_counter [0]),
	.datad(send_data[28]),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux3~0 .lut_mask = 16'hADA8;
defparam \serialblock_inst|serialsender_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux3~1 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux3~1_combout  = (\serialblock_inst|serialsender_inst|data_counter [0] & ((\serialblock_inst|serialsender_inst|Mux3~0_combout  & (send_data[4])) # (!\serialblock_inst|serialsender_inst|Mux3~0_combout  & 
// ((send_data[20]))))) # (!\serialblock_inst|serialsender_inst|data_counter [0] & (((\serialblock_inst|serialsender_inst|Mux3~0_combout ))))

	.dataa(send_data[4]),
	.datab(send_data[20]),
	.datac(\serialblock_inst|serialsender_inst|data_counter [0]),
	.datad(\serialblock_inst|serialsender_inst|Mux3~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux3~1 .lut_mask = 16'hAFC0;
defparam \serialblock_inst|serialsender_inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \Selector112~4 (
// Equation(s):
// \Selector112~4_combout  = (!send_counter[1] & (send_counter[0] $ (((\Selector129~0_combout  & send_counter[2])))))

	.dataa(\Selector129~0_combout ),
	.datab(send_counter[2]),
	.datac(send_counter[0]),
	.datad(send_counter[1]),
	.cin(gnd),
	.combout(\Selector112~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector112~4 .lut_mask = 16'h0078;
defparam \Selector112~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \send_data[36]~feeder (
// Equation(s):
// \send_data[36]~feeder_combout  = \Selector112~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector112~4_combout ),
	.cin(gnd),
	.combout(\send_data[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[36]~feeder .lut_mask = 16'hFF00;
defparam \send_data[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N13
dffeas \send_data[36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[36]~feeder_combout ),
	.asdata(\sram_inst|memory_read [36]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[36]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[36] .is_wysiwyg = "true";
defparam \send_data[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneive_lcell_comb \Selector104~0 (
// Equation(s):
// \Selector104~0_combout  = (send_counter[1] & ((\Selector129~0_combout  & (send_counter[0])) # (!\Selector129~0_combout  & ((send_counter[2]))))) # (!send_counter[1] & (send_counter[0] $ ((!send_counter[2]))))

	.dataa(send_counter[0]),
	.datab(send_counter[1]),
	.datac(send_counter[2]),
	.datad(\Selector129~0_combout ),
	.cin(gnd),
	.combout(\Selector104~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector104~0 .lut_mask = 16'hA9E1;
defparam \Selector104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \send_data[44]~feeder (
// Equation(s):
// \send_data[44]~feeder_combout  = \Selector104~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector104~0_combout ),
	.cin(gnd),
	.combout(\send_data[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[44]~feeder .lut_mask = 16'hFF00;
defparam \send_data[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \send_data[44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[44]~feeder_combout ),
	.asdata(\sram_inst|memory_read [44]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[44]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[44] .is_wysiwyg = "true";
defparam \send_data[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \Selector96~0 (
// Equation(s):
// \Selector96~0_combout  = (send_counter[2] & ((send_counter[1]) # ((send_counter[0])))) # (!send_counter[2] & (((send_counter[1] & !\Selector129~0_combout )) # (!send_counter[0])))

	.dataa(send_counter[2]),
	.datab(send_counter[1]),
	.datac(send_counter[0]),
	.datad(\Selector129~0_combout ),
	.cin(gnd),
	.combout(\Selector96~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector96~0 .lut_mask = 16'hADED;
defparam \Selector96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \send_data[52]~feeder (
// Equation(s):
// \send_data[52]~feeder_combout  = \Selector96~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector96~0_combout ),
	.cin(gnd),
	.combout(\send_data[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[52]~feeder .lut_mask = 16'hFF00;
defparam \send_data[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas \send_data[52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[52]~feeder_combout ),
	.asdata(\sram_inst|memory_read [52]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[52]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[52] .is_wysiwyg = "true";
defparam \send_data[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \Selector88~0 (
// Equation(s):
// \Selector88~0_combout  = (send_counter[1] & ((send_counter[0] & ((!\Selector129~0_combout ))) # (!send_counter[0] & (!send_counter[2] & \Selector129~0_combout )))) # (!send_counter[1] & (((send_counter[0]))))

	.dataa(send_counter[1]),
	.datab(send_counter[2]),
	.datac(send_counter[0]),
	.datad(\Selector129~0_combout ),
	.cin(gnd),
	.combout(\Selector88~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector88~0 .lut_mask = 16'h52F0;
defparam \Selector88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \send_data[60]~feeder (
// Equation(s):
// \send_data[60]~feeder_combout  = \Selector88~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector88~0_combout ),
	.cin(gnd),
	.combout(\send_data[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[60]~feeder .lut_mask = 16'hFF00;
defparam \send_data[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N31
dffeas \send_data[60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[60]~feeder_combout ),
	.asdata(\sram_inst|memory_read [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[60]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[60] .is_wysiwyg = "true";
defparam \send_data[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux3~2 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux3~2_combout  = (\serialblock_inst|serialsender_inst|data_counter [1] & (((\serialblock_inst|serialsender_inst|data_counter [0])))) # (!\serialblock_inst|serialsender_inst|data_counter [1] & 
// ((\serialblock_inst|serialsender_inst|data_counter [0] & (send_data[52])) # (!\serialblock_inst|serialsender_inst|data_counter [0] & ((send_data[60])))))

	.dataa(send_data[52]),
	.datab(\serialblock_inst|serialsender_inst|data_counter [1]),
	.datac(\serialblock_inst|serialsender_inst|data_counter [0]),
	.datad(send_data[60]),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux3~2 .lut_mask = 16'hE3E0;
defparam \serialblock_inst|serialsender_inst|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux3~3 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux3~3_combout  = (\serialblock_inst|serialsender_inst|data_counter [1] & ((\serialblock_inst|serialsender_inst|Mux3~2_combout  & (send_data[36])) # (!\serialblock_inst|serialsender_inst|Mux3~2_combout  & 
// ((send_data[44]))))) # (!\serialblock_inst|serialsender_inst|data_counter [1] & (((\serialblock_inst|serialsender_inst|Mux3~2_combout ))))

	.dataa(send_data[36]),
	.datab(\serialblock_inst|serialsender_inst|data_counter [1]),
	.datac(send_data[44]),
	.datad(\serialblock_inst|serialsender_inst|Mux3~2_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux3~3 .lut_mask = 16'hBBC0;
defparam \serialblock_inst|serialsender_inst|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux3~4 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux3~4_combout  = (\serialblock_inst|serialsender_inst|data_counter [2] & (\serialblock_inst|serialsender_inst|Mux3~1_combout )) # (!\serialblock_inst|serialsender_inst|data_counter [2] & 
// ((\serialblock_inst|serialsender_inst|Mux3~3_combout )))

	.dataa(\serialblock_inst|serialsender_inst|data_counter [2]),
	.datab(gnd),
	.datac(\serialblock_inst|serialsender_inst|Mux3~1_combout ),
	.datad(\serialblock_inst|serialsender_inst|Mux3~3_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux3~4 .lut_mask = 16'hF5A0;
defparam \serialblock_inst|serialsender_inst|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N23
dffeas \serialblock_inst|serialsender_inst|sender_data_out[4] (
	.clk(\serialblock_inst|sclockdiv_inst|internal_clock~clkctrl_outclk ),
	.d(\serialblock_inst|serialsender_inst|Mux3~4_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serialblock_inst|serialsender_inst|c_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialsender_inst|sender_data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|sender_data_out[4] .is_wysiwyg = "true";
defparam \serialblock_inst|serialsender_inst|sender_data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N21
dffeas \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\serialblock_inst|serialsender_inst|sender_data_out [4]),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serialblock_inst|my_uart_top_inst|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[4] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \Selector145~0 (
// Equation(s):
// \Selector145~0_combout  = (send_counter[1] $ (((!\serialblock_inst|serialreader_inst|error_out [1] & \serialblock_inst|serialreader_inst|error_out [0])))) # (!send_counter[2])

	.dataa(send_counter[2]),
	.datab(\serialblock_inst|serialreader_inst|error_out [1]),
	.datac(send_counter[1]),
	.datad(\serialblock_inst|serialreader_inst|error_out [0]),
	.cin(gnd),
	.combout(\Selector145~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector145~0 .lut_mask = 16'hD7F5;
defparam \Selector145~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \Selector145~1 (
// Equation(s):
// \Selector145~1_combout  = (send_counter[0] & (((send_counter[2]) # (\Selector129~0_combout )))) # (!send_counter[0] & (\Selector145~0_combout ))

	.dataa(send_counter[0]),
	.datab(\Selector145~0_combout ),
	.datac(send_counter[2]),
	.datad(\Selector129~0_combout ),
	.cin(gnd),
	.combout(\Selector145~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector145~1 .lut_mask = 16'hEEE4;
defparam \Selector145~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \send_data[3]~feeder (
// Equation(s):
// \send_data[3]~feeder_combout  = \Selector145~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector145~1_combout ),
	.cin(gnd),
	.combout(\send_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[3]~feeder .lut_mask = 16'hFF00;
defparam \send_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N3
dffeas \send_data[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[3]~feeder_combout ),
	.asdata(\sram_inst|memory_read [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[3] .is_wysiwyg = "true";
defparam \send_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \Selector129~1 (
// Equation(s):
// \Selector129~1_combout  = (send_counter[0] & (!send_counter[1] & (send_counter[2] & \Selector129~0_combout )))

	.dataa(send_counter[0]),
	.datab(send_counter[1]),
	.datac(send_counter[2]),
	.datad(\Selector129~0_combout ),
	.cin(gnd),
	.combout(\Selector129~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~1 .lut_mask = 16'h2000;
defparam \Selector129~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneive_lcell_comb \send_data[19]~feeder (
// Equation(s):
// \send_data[19]~feeder_combout  = \Selector129~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector129~1_combout ),
	.cin(gnd),
	.combout(\send_data[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[19]~feeder .lut_mask = 16'hFF00;
defparam \send_data[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N15
dffeas \send_data[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[19]~feeder_combout ),
	.asdata(\sram_inst|memory_read [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[19]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[19] .is_wysiwyg = "true";
defparam \send_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \Selector137~0 (
// Equation(s):
// \Selector137~0_combout  = (send_counter[0] & (((!\Selector129~0_combout  & send_counter[1])))) # (!send_counter[0] & (send_counter[2] & (\Selector129~0_combout  & !send_counter[1])))

	.dataa(send_counter[0]),
	.datab(send_counter[2]),
	.datac(\Selector129~0_combout ),
	.datad(send_counter[1]),
	.cin(gnd),
	.combout(\Selector137~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector137~0 .lut_mask = 16'h0A40;
defparam \Selector137~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneive_lcell_comb \send_data[11]~feeder (
// Equation(s):
// \send_data[11]~feeder_combout  = \Selector137~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector137~0_combout ),
	.cin(gnd),
	.combout(\send_data[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[11]~feeder .lut_mask = 16'hFF00;
defparam \send_data[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N13
dffeas \send_data[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[11]~feeder_combout ),
	.asdata(\sram_inst|memory_read [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[11]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[11] .is_wysiwyg = "true";
defparam \send_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneive_lcell_comb \Selector135~0_wirecell (
// Equation(s):
// \Selector135~0_wirecell_combout  = !\Selector135~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector135~0_combout ),
	.cin(gnd),
	.combout(\Selector135~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Selector135~0_wirecell .lut_mask = 16'h00FF;
defparam \Selector135~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N11
dffeas \send_data[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector135~0_wirecell_combout ),
	.asdata(\sram_inst|memory_read [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[27]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[27] .is_wysiwyg = "true";
defparam \send_data[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux4~0 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux4~0_combout  = (\serialblock_inst|serialsender_inst|data_counter [0] & (\serialblock_inst|serialsender_inst|data_counter [1])) # (!\serialblock_inst|serialsender_inst|data_counter [0] & 
// ((\serialblock_inst|serialsender_inst|data_counter [1] & (send_data[11])) # (!\serialblock_inst|serialsender_inst|data_counter [1] & ((send_data[27])))))

	.dataa(\serialblock_inst|serialsender_inst|data_counter [0]),
	.datab(\serialblock_inst|serialsender_inst|data_counter [1]),
	.datac(send_data[11]),
	.datad(send_data[27]),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux4~0 .lut_mask = 16'hD9C8;
defparam \serialblock_inst|serialsender_inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux4~1 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux4~1_combout  = (\serialblock_inst|serialsender_inst|data_counter [0] & ((\serialblock_inst|serialsender_inst|Mux4~0_combout  & (send_data[3])) # (!\serialblock_inst|serialsender_inst|Mux4~0_combout  & 
// ((send_data[19]))))) # (!\serialblock_inst|serialsender_inst|data_counter [0] & (((\serialblock_inst|serialsender_inst|Mux4~0_combout ))))

	.dataa(send_data[3]),
	.datab(send_data[19]),
	.datac(\serialblock_inst|serialsender_inst|data_counter [0]),
	.datad(\serialblock_inst|serialsender_inst|Mux4~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux4~1 .lut_mask = 16'hAFC0;
defparam \serialblock_inst|serialsender_inst|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \Selector105~0 (
// Equation(s):
// \Selector105~0_combout  = (!send_counter[0] & (!send_counter[1] & (send_counter[2] & \Selector129~0_combout )))

	.dataa(send_counter[0]),
	.datab(send_counter[1]),
	.datac(send_counter[2]),
	.datad(\Selector129~0_combout ),
	.cin(gnd),
	.combout(\Selector105~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector105~0 .lut_mask = 16'h1000;
defparam \Selector105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \send_data[43]~feeder (
// Equation(s):
// \send_data[43]~feeder_combout  = \Selector105~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector105~0_combout ),
	.cin(gnd),
	.combout(\send_data[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[43]~feeder .lut_mask = 16'hFF00;
defparam \send_data[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N5
dffeas \send_data[43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[43]~feeder_combout ),
	.asdata(\sram_inst|memory_read [43]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[43]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[43] .is_wysiwyg = "true";
defparam \send_data[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \Selector113~0 (
// Equation(s):
// \Selector113~0_combout  = (send_counter[1] & ((send_counter[0] & ((send_counter[2]) # (!\Selector129~0_combout ))) # (!send_counter[0] & (send_counter[2] $ (\Selector129~0_combout ))))) # (!send_counter[1] & (send_counter[0] $ (((\Selector129~0_combout ) 
// # (!send_counter[2])))))

	.dataa(send_counter[0]),
	.datab(send_counter[1]),
	.datac(send_counter[2]),
	.datad(\Selector129~0_combout ),
	.cin(gnd),
	.combout(\Selector113~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector113~0 .lut_mask = 16'h95E9;
defparam \Selector113~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \send_data[35]~feeder (
// Equation(s):
// \send_data[35]~feeder_combout  = \Selector113~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector113~0_combout ),
	.cin(gnd),
	.combout(\send_data[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[35]~feeder .lut_mask = 16'hFF00;
defparam \send_data[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \send_data[35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[35]~feeder_combout ),
	.asdata(\sram_inst|memory_read [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[35]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[35] .is_wysiwyg = "true";
defparam \send_data[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \Selector89~0 (
// Equation(s):
// \Selector89~0_combout  = (send_counter[1] & ((send_counter[0] & (!send_counter[2] & \Selector129~0_combout )) # (!send_counter[0] & ((!\Selector129~0_combout )))))

	.dataa(send_counter[2]),
	.datab(send_counter[1]),
	.datac(send_counter[0]),
	.datad(\Selector129~0_combout ),
	.cin(gnd),
	.combout(\Selector89~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector89~0 .lut_mask = 16'h400C;
defparam \Selector89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \send_data[59]~feeder (
// Equation(s):
// \send_data[59]~feeder_combout  = \Selector89~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector89~0_combout ),
	.cin(gnd),
	.combout(\send_data[59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[59]~feeder .lut_mask = 16'hFF00;
defparam \send_data[59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N21
dffeas \send_data[59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[59]~feeder_combout ),
	.asdata(\sram_inst|memory_read [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[59]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[59] .is_wysiwyg = "true";
defparam \send_data[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \Selector97~6 (
// Equation(s):
// \Selector97~6_combout  = (\Selector129~0_combout  & ((send_counter[2] & (!send_counter[0] & !send_counter[1])) # (!send_counter[2] & (send_counter[0] & send_counter[1]))))

	.dataa(\Selector129~0_combout ),
	.datab(send_counter[2]),
	.datac(send_counter[0]),
	.datad(send_counter[1]),
	.cin(gnd),
	.combout(\Selector97~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector97~6 .lut_mask = 16'h2008;
defparam \Selector97~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \send_data[51]~feeder (
// Equation(s):
// \send_data[51]~feeder_combout  = \Selector97~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector97~6_combout ),
	.cin(gnd),
	.combout(\send_data[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[51]~feeder .lut_mask = 16'hFF00;
defparam \send_data[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N23
dffeas \send_data[51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[51]~feeder_combout ),
	.asdata(\sram_inst|memory_read [51]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[51]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[51] .is_wysiwyg = "true";
defparam \send_data[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux4~2 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux4~2_combout  = (\serialblock_inst|serialsender_inst|data_counter [0] & ((\serialblock_inst|serialsender_inst|data_counter [1]) # ((send_data[51])))) # (!\serialblock_inst|serialsender_inst|data_counter [0] & 
// (!\serialblock_inst|serialsender_inst|data_counter [1] & (send_data[59])))

	.dataa(\serialblock_inst|serialsender_inst|data_counter [0]),
	.datab(\serialblock_inst|serialsender_inst|data_counter [1]),
	.datac(send_data[59]),
	.datad(send_data[51]),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux4~2 .lut_mask = 16'hBA98;
defparam \serialblock_inst|serialsender_inst|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux4~3 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux4~3_combout  = (\serialblock_inst|serialsender_inst|data_counter [1] & ((\serialblock_inst|serialsender_inst|Mux4~2_combout  & ((send_data[35]))) # (!\serialblock_inst|serialsender_inst|Mux4~2_combout  & 
// (send_data[43])))) # (!\serialblock_inst|serialsender_inst|data_counter [1] & (((\serialblock_inst|serialsender_inst|Mux4~2_combout ))))

	.dataa(send_data[43]),
	.datab(\serialblock_inst|serialsender_inst|data_counter [1]),
	.datac(send_data[35]),
	.datad(\serialblock_inst|serialsender_inst|Mux4~2_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux4~3 .lut_mask = 16'hF388;
defparam \serialblock_inst|serialsender_inst|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux4~4 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux4~4_combout  = (\serialblock_inst|serialsender_inst|data_counter [2] & (\serialblock_inst|serialsender_inst|Mux4~1_combout )) # (!\serialblock_inst|serialsender_inst|data_counter [2] & 
// ((\serialblock_inst|serialsender_inst|Mux4~3_combout )))

	.dataa(gnd),
	.datab(\serialblock_inst|serialsender_inst|data_counter [2]),
	.datac(\serialblock_inst|serialsender_inst|Mux4~1_combout ),
	.datad(\serialblock_inst|serialsender_inst|Mux4~3_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux4~4 .lut_mask = 16'hF3C0;
defparam \serialblock_inst|serialsender_inst|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N13
dffeas \serialblock_inst|serialsender_inst|sender_data_out[3] (
	.clk(\serialblock_inst|sclockdiv_inst|internal_clock~clkctrl_outclk ),
	.d(\serialblock_inst|serialsender_inst|Mux4~4_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serialblock_inst|serialsender_inst|c_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialsender_inst|sender_data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|sender_data_out[3] .is_wysiwyg = "true";
defparam \serialblock_inst|serialsender_inst|sender_data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N3
dffeas \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\serialblock_inst|serialsender_inst|sender_data_out [3]),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serialblock_inst|my_uart_top_inst|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[3] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|transmitter|Mux0~0 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|transmitter|Mux0~0_combout  = (\serialblock_inst|my_uart_top_inst|transmitter|num [1] & (((\serialblock_inst|my_uart_top_inst|transmitter|num [0])))) # (!\serialblock_inst|my_uart_top_inst|transmitter|num [1] & 
// ((\serialblock_inst|my_uart_top_inst|transmitter|num [0] & (\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i [4])) # (!\serialblock_inst|my_uart_top_inst|transmitter|num [0] & ((\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i [3])))))

	.dataa(\serialblock_inst|my_uart_top_inst|transmitter|num [1]),
	.datab(\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i [4]),
	.datac(\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i [3]),
	.datad(\serialblock_inst|my_uart_top_inst|transmitter|num [0]),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|transmitter|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|Mux0~0 .lut_mask = 16'hEE50;
defparam \serialblock_inst|my_uart_top_inst|transmitter|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|transmitter|Mux0~1 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|transmitter|Mux0~1_combout  = (\serialblock_inst|my_uart_top_inst|transmitter|num [1] & ((\serialblock_inst|my_uart_top_inst|transmitter|Mux0~0_combout  & ((\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i [6]))) 
// # (!\serialblock_inst|my_uart_top_inst|transmitter|Mux0~0_combout  & (\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i [5])))) # (!\serialblock_inst|my_uart_top_inst|transmitter|num [1] & 
// (((\serialblock_inst|my_uart_top_inst|transmitter|Mux0~0_combout ))))

	.dataa(\serialblock_inst|my_uart_top_inst|transmitter|num [1]),
	.datab(\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i [5]),
	.datac(\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i [6]),
	.datad(\serialblock_inst|my_uart_top_inst|transmitter|Mux0~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|transmitter|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|Mux0~1 .lut_mask = 16'hF588;
defparam \serialblock_inst|my_uart_top_inst|transmitter|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \Selector146~0 (
// Equation(s):
// \Selector146~0_combout  = (\Selector129~0_combout  & (send_counter[1] $ ((send_counter[2])))) # (!\Selector129~0_combout  & (!send_counter[1] & ((send_counter[0]))))

	.dataa(send_counter[1]),
	.datab(send_counter[2]),
	.datac(send_counter[0]),
	.datad(\Selector129~0_combout ),
	.cin(gnd),
	.combout(\Selector146~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector146~0 .lut_mask = 16'h6650;
defparam \Selector146~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \send_data[2]~feeder (
// Equation(s):
// \send_data[2]~feeder_combout  = \Selector146~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector146~0_combout ),
	.cin(gnd),
	.combout(\send_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[2]~feeder .lut_mask = 16'hFF00;
defparam \send_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N5
dffeas \send_data[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[2]~feeder_combout ),
	.asdata(\sram_inst|memory_read [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[2] .is_wysiwyg = "true";
defparam \send_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \Selector130~4 (
// Equation(s):
// \Selector130~4_combout  = (send_counter[0] & (send_counter[1] $ (((\Selector129~0_combout  & send_counter[2])))))

	.dataa(\Selector129~0_combout ),
	.datab(send_counter[2]),
	.datac(send_counter[0]),
	.datad(send_counter[1]),
	.cin(gnd),
	.combout(\Selector130~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector130~4 .lut_mask = 16'h7080;
defparam \Selector130~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \send_data[18]~feeder (
// Equation(s):
// \send_data[18]~feeder_combout  = \Selector130~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector130~4_combout ),
	.cin(gnd),
	.combout(\send_data[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[18]~feeder .lut_mask = 16'hFF00;
defparam \send_data[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N9
dffeas \send_data[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[18]~feeder_combout ),
	.asdata(\sram_inst|memory_read [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[18]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[18] .is_wysiwyg = "true";
defparam \send_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \Selector122~0 (
// Equation(s):
// \Selector122~0_combout  = (\Selector129~0_combout  & (send_counter[2] & (!send_counter[1]))) # (!\Selector129~0_combout  & (!send_counter[0] & (send_counter[2] $ (send_counter[1]))))

	.dataa(send_counter[2]),
	.datab(send_counter[1]),
	.datac(send_counter[0]),
	.datad(\Selector129~0_combout ),
	.cin(gnd),
	.combout(\Selector122~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector122~0 .lut_mask = 16'h2206;
defparam \Selector122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \send_data[26]~feeder (
// Equation(s):
// \send_data[26]~feeder_combout  = \Selector122~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector122~0_combout ),
	.cin(gnd),
	.combout(\send_data[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[26]~feeder .lut_mask = 16'hFF00;
defparam \send_data[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N15
dffeas \send_data[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[26]~feeder_combout ),
	.asdata(\sram_inst|memory_read [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[26]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[26] .is_wysiwyg = "true";
defparam \send_data[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \Selector138~0 (
// Equation(s):
// \Selector138~0_combout  = (send_counter[0] & (send_counter[2] & ((send_counter[1]) # (!\Selector129~0_combout )))) # (!send_counter[0] & ((send_counter[1] & (send_counter[2] & !\Selector129~0_combout )) # (!send_counter[1] & (!send_counter[2]))))

	.dataa(send_counter[0]),
	.datab(send_counter[1]),
	.datac(send_counter[2]),
	.datad(\Selector129~0_combout ),
	.cin(gnd),
	.combout(\Selector138~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector138~0 .lut_mask = 16'h81E1;
defparam \Selector138~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \send_data[10]~feeder (
// Equation(s):
// \send_data[10]~feeder_combout  = \Selector138~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector138~0_combout ),
	.cin(gnd),
	.combout(\send_data[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[10]~feeder .lut_mask = 16'hFF00;
defparam \send_data[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N21
dffeas \send_data[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[10]~feeder_combout ),
	.asdata(\sram_inst|memory_read [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[10]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[10] .is_wysiwyg = "true";
defparam \send_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux5~0 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux5~0_combout  = (\serialblock_inst|serialsender_inst|data_counter [0] & (((\serialblock_inst|serialsender_inst|data_counter [1])))) # (!\serialblock_inst|serialsender_inst|data_counter [0] & 
// ((\serialblock_inst|serialsender_inst|data_counter [1] & ((send_data[10]))) # (!\serialblock_inst|serialsender_inst|data_counter [1] & (send_data[26]))))

	.dataa(send_data[26]),
	.datab(send_data[10]),
	.datac(\serialblock_inst|serialsender_inst|data_counter [0]),
	.datad(\serialblock_inst|serialsender_inst|data_counter [1]),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux5~0 .lut_mask = 16'hFC0A;
defparam \serialblock_inst|serialsender_inst|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux5~1 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux5~1_combout  = (\serialblock_inst|serialsender_inst|data_counter [0] & ((\serialblock_inst|serialsender_inst|Mux5~0_combout  & (send_data[2])) # (!\serialblock_inst|serialsender_inst|Mux5~0_combout  & 
// ((send_data[18]))))) # (!\serialblock_inst|serialsender_inst|data_counter [0] & (((\serialblock_inst|serialsender_inst|Mux5~0_combout ))))

	.dataa(send_data[2]),
	.datab(send_data[18]),
	.datac(\serialblock_inst|serialsender_inst|data_counter [0]),
	.datad(\serialblock_inst|serialsender_inst|Mux5~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux5~1 .lut_mask = 16'hAFC0;
defparam \serialblock_inst|serialsender_inst|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneive_lcell_comb \Selector106~0 (
// Equation(s):
// \Selector106~0_combout  = (send_counter[2] & (!send_counter[1] & (\Selector129~0_combout  $ (!send_counter[0])))) # (!send_counter[2] & (send_counter[1] & ((\Selector129~0_combout ) # (send_counter[0]))))

	.dataa(send_counter[2]),
	.datab(\Selector129~0_combout ),
	.datac(send_counter[1]),
	.datad(send_counter[0]),
	.cin(gnd),
	.combout(\Selector106~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector106~0 .lut_mask = 16'h5842;
defparam \Selector106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneive_lcell_comb \send_data[42]~feeder (
// Equation(s):
// \send_data[42]~feeder_combout  = \Selector106~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector106~0_combout ),
	.cin(gnd),
	.combout(\send_data[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[42]~feeder .lut_mask = 16'hFF00;
defparam \send_data[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N1
dffeas \send_data[42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[42]~feeder_combout ),
	.asdata(\sram_inst|memory_read [42]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[42]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[42] .is_wysiwyg = "true";
defparam \send_data[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneive_lcell_comb \Selector114~0 (
// Equation(s):
// \Selector114~0_combout  = (send_counter[0] & (send_counter[1] & ((send_counter[2]) # (!\Selector129~0_combout )))) # (!send_counter[0] & (((!\Selector129~0_combout )) # (!send_counter[2])))

	.dataa(send_counter[2]),
	.datab(\Selector129~0_combout ),
	.datac(send_counter[1]),
	.datad(send_counter[0]),
	.cin(gnd),
	.combout(\Selector114~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector114~0 .lut_mask = 16'hB077;
defparam \Selector114~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneive_lcell_comb \send_data[34]~feeder (
// Equation(s):
// \send_data[34]~feeder_combout  = \Selector114~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector114~0_combout ),
	.cin(gnd),
	.combout(\send_data[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[34]~feeder .lut_mask = 16'hFF00;
defparam \send_data[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N25
dffeas \send_data[34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[34]~feeder_combout ),
	.asdata(\sram_inst|memory_read [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[34]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[34] .is_wysiwyg = "true";
defparam \send_data[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \Selector90~0 (
// Equation(s):
// \Selector90~0_combout  = send_counter[0] $ ((((\serialblock_inst|serialreader_inst|error_out [1]) # (!send_counter[1])) # (!\serialblock_inst|serialreader_inst|error_out [0])))

	.dataa(\serialblock_inst|serialreader_inst|error_out [0]),
	.datab(send_counter[0]),
	.datac(send_counter[1]),
	.datad(\serialblock_inst|serialreader_inst|error_out [1]),
	.cin(gnd),
	.combout(\Selector90~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector90~0 .lut_mask = 16'h3393;
defparam \Selector90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \send_data[58]~feeder (
// Equation(s):
// \send_data[58]~feeder_combout  = \Selector90~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector90~0_combout ),
	.cin(gnd),
	.combout(\send_data[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[58]~feeder .lut_mask = 16'hFF00;
defparam \send_data[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N7
dffeas \send_data[58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[58]~feeder_combout ),
	.asdata(\sram_inst|memory_read [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[58]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[58] .is_wysiwyg = "true";
defparam \send_data[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneive_lcell_comb \Selector98~0 (
// Equation(s):
// \Selector98~0_combout  = (send_counter[0] & (((\Selector129~0_combout  & !send_counter[1])) # (!send_counter[2]))) # (!send_counter[0] & ((send_counter[1] & ((\Selector129~0_combout ))) # (!send_counter[1] & (send_counter[2]))))

	.dataa(send_counter[2]),
	.datab(\Selector129~0_combout ),
	.datac(send_counter[1]),
	.datad(send_counter[0]),
	.cin(gnd),
	.combout(\Selector98~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector98~0 .lut_mask = 16'h5DCA;
defparam \Selector98~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneive_lcell_comb \send_data[50]~feeder (
// Equation(s):
// \send_data[50]~feeder_combout  = \Selector98~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector98~0_combout ),
	.cin(gnd),
	.combout(\send_data[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[50]~feeder .lut_mask = 16'hFF00;
defparam \send_data[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N15
dffeas \send_data[50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[50]~feeder_combout ),
	.asdata(\sram_inst|memory_read [50]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[50]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[50] .is_wysiwyg = "true";
defparam \send_data[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux5~2 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux5~2_combout  = (\serialblock_inst|serialsender_inst|data_counter [0] & (((send_data[50]) # (\serialblock_inst|serialsender_inst|data_counter [1])))) # (!\serialblock_inst|serialsender_inst|data_counter [0] & 
// (send_data[58] & ((!\serialblock_inst|serialsender_inst|data_counter [1]))))

	.dataa(send_data[58]),
	.datab(send_data[50]),
	.datac(\serialblock_inst|serialsender_inst|data_counter [0]),
	.datad(\serialblock_inst|serialsender_inst|data_counter [1]),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux5~2 .lut_mask = 16'hF0CA;
defparam \serialblock_inst|serialsender_inst|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux5~3 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux5~3_combout  = (\serialblock_inst|serialsender_inst|data_counter [1] & ((\serialblock_inst|serialsender_inst|Mux5~2_combout  & ((send_data[34]))) # (!\serialblock_inst|serialsender_inst|Mux5~2_combout  & 
// (send_data[42])))) # (!\serialblock_inst|serialsender_inst|data_counter [1] & (((\serialblock_inst|serialsender_inst|Mux5~2_combout ))))

	.dataa(\serialblock_inst|serialsender_inst|data_counter [1]),
	.datab(send_data[42]),
	.datac(send_data[34]),
	.datad(\serialblock_inst|serialsender_inst|Mux5~2_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux5~3 .lut_mask = 16'hF588;
defparam \serialblock_inst|serialsender_inst|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux5~4 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux5~4_combout  = (\serialblock_inst|serialsender_inst|data_counter [2] & (\serialblock_inst|serialsender_inst|Mux5~1_combout )) # (!\serialblock_inst|serialsender_inst|data_counter [2] & 
// ((\serialblock_inst|serialsender_inst|Mux5~3_combout )))

	.dataa(\serialblock_inst|serialsender_inst|Mux5~1_combout ),
	.datab(gnd),
	.datac(\serialblock_inst|serialsender_inst|data_counter [2]),
	.datad(\serialblock_inst|serialsender_inst|Mux5~3_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux5~4 .lut_mask = 16'hAFA0;
defparam \serialblock_inst|serialsender_inst|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N3
dffeas \serialblock_inst|serialsender_inst|sender_data_out[2] (
	.clk(\serialblock_inst|sclockdiv_inst|internal_clock~clkctrl_outclk ),
	.d(\serialblock_inst|serialsender_inst|Mux5~4_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serialblock_inst|serialsender_inst|c_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialsender_inst|sender_data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|sender_data_out[2] .is_wysiwyg = "true";
defparam \serialblock_inst|serialsender_inst|sender_data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[2]~feeder (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[2]~feeder_combout  = \serialblock_inst|serialsender_inst|sender_data_out [2]

	.dataa(gnd),
	.datab(\serialblock_inst|serialsender_inst|sender_data_out [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[2]~feeder .lut_mask = 16'hCCCC;
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N31
dffeas \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serialblock_inst|my_uart_top_inst|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[2] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \send_data[16]~feeder (
// Equation(s):
// \send_data[16]~feeder_combout  = \Selector126~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector126~0_combout ),
	.cin(gnd),
	.combout(\send_data[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[16]~feeder .lut_mask = 16'hFF00;
defparam \send_data[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N5
dffeas \send_data[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[16]~feeder_combout ),
	.asdata(\sram_inst|memory_read [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[16]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[16] .is_wysiwyg = "true";
defparam \send_data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \Selector148~0 (
// Equation(s):
// \Selector148~0_combout  = (send_counter[0] & ((send_counter[1]) # ((\Selector129~0_combout ) # (send_counter[2])))) # (!send_counter[0] & ((send_counter[1] & (!\Selector129~0_combout )) # (!send_counter[1] & ((!send_counter[2])))))

	.dataa(send_counter[0]),
	.datab(send_counter[1]),
	.datac(\Selector129~0_combout ),
	.datad(send_counter[2]),
	.cin(gnd),
	.combout(\Selector148~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector148~0 .lut_mask = 16'hAEBD;
defparam \Selector148~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \send_data[0]~feeder (
// Equation(s):
// \send_data[0]~feeder_combout  = \Selector148~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector148~0_combout ),
	.cin(gnd),
	.combout(\send_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[0]~feeder .lut_mask = 16'hFF00;
defparam \send_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N15
dffeas \send_data[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[0]~feeder_combout ),
	.asdata(\sram_inst|memory_read [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[0] .is_wysiwyg = "true";
defparam \send_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneive_lcell_comb \Selector140~6 (
// Equation(s):
// \Selector140~6_combout  = (\Selector129~0_combout  & (send_counter[2] $ (((send_counter[1]) # (send_counter[0]))))) # (!\Selector129~0_combout  & ((send_counter[1] $ (send_counter[0]))))

	.dataa(send_counter[2]),
	.datab(\Selector129~0_combout ),
	.datac(send_counter[1]),
	.datad(send_counter[0]),
	.cin(gnd),
	.combout(\Selector140~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector140~6 .lut_mask = 16'h4778;
defparam \Selector140~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneive_lcell_comb \send_data[8]~feeder (
// Equation(s):
// \send_data[8]~feeder_combout  = \Selector140~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector140~6_combout ),
	.cin(gnd),
	.combout(\send_data[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[8]~feeder .lut_mask = 16'hFF00;
defparam \send_data[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N31
dffeas \send_data[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[8]~feeder_combout ),
	.asdata(\sram_inst|memory_read [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[8]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[8] .is_wysiwyg = "true";
defparam \send_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneive_lcell_comb \Selector124~0 (
// Equation(s):
// \Selector124~0_combout  = (!send_counter[0] & ((\Selector129~0_combout  & (send_counter[2] & !send_counter[1])) # (!\Selector129~0_combout  & ((send_counter[1])))))

	.dataa(send_counter[2]),
	.datab(\Selector129~0_combout ),
	.datac(send_counter[1]),
	.datad(send_counter[0]),
	.cin(gnd),
	.combout(\Selector124~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector124~0 .lut_mask = 16'h0038;
defparam \Selector124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneive_lcell_comb \send_data[24]~feeder (
// Equation(s):
// \send_data[24]~feeder_combout  = \Selector124~0_combout 

	.dataa(\Selector124~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\send_data[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[24]~feeder .lut_mask = 16'hAAAA;
defparam \send_data[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N5
dffeas \send_data[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[24]~feeder_combout ),
	.asdata(\sram_inst|memory_read [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[24]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[24] .is_wysiwyg = "true";
defparam \send_data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux7~0 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux7~0_combout  = (\serialblock_inst|serialsender_inst|data_counter [1] & ((send_data[8]) # ((\serialblock_inst|serialsender_inst|data_counter [0])))) # (!\serialblock_inst|serialsender_inst|data_counter [1] & 
// (((!\serialblock_inst|serialsender_inst|data_counter [0] & send_data[24]))))

	.dataa(send_data[8]),
	.datab(\serialblock_inst|serialsender_inst|data_counter [1]),
	.datac(\serialblock_inst|serialsender_inst|data_counter [0]),
	.datad(send_data[24]),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux7~0 .lut_mask = 16'hCBC8;
defparam \serialblock_inst|serialsender_inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux7~1 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux7~1_combout  = (\serialblock_inst|serialsender_inst|data_counter [0] & ((\serialblock_inst|serialsender_inst|Mux7~0_combout  & ((send_data[0]))) # (!\serialblock_inst|serialsender_inst|Mux7~0_combout  & 
// (send_data[16])))) # (!\serialblock_inst|serialsender_inst|data_counter [0] & (((\serialblock_inst|serialsender_inst|Mux7~0_combout ))))

	.dataa(send_data[16]),
	.datab(\serialblock_inst|serialsender_inst|data_counter [0]),
	.datac(send_data[0]),
	.datad(\serialblock_inst|serialsender_inst|Mux7~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux7~1 .lut_mask = 16'hF388;
defparam \serialblock_inst|serialsender_inst|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \Selector116~4 (
// Equation(s):
// \Selector116~4_combout  = (\Selector129~0_combout  & (send_counter[2] $ (((!send_counter[1]) # (!send_counter[0]))))) # (!\Selector129~0_combout  & (((send_counter[1]) # (!send_counter[0]))))

	.dataa(\Selector129~0_combout ),
	.datab(send_counter[2]),
	.datac(send_counter[0]),
	.datad(send_counter[1]),
	.cin(gnd),
	.combout(\Selector116~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector116~4 .lut_mask = 16'hD727;
defparam \Selector116~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \send_data[32]~feeder (
// Equation(s):
// \send_data[32]~feeder_combout  = \Selector116~4_combout 

	.dataa(\Selector116~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\send_data[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[32]~feeder .lut_mask = 16'hAAAA;
defparam \send_data[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N19
dffeas \send_data[32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[32]~feeder_combout ),
	.asdata(\sram_inst|memory_read [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[32]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[32] .is_wysiwyg = "true";
defparam \send_data[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \Selector108~2 (
// Equation(s):
// \Selector108~2_combout  = (\Selector129~0_combout  & (!send_counter[0] & (send_counter[2] $ (send_counter[1])))) # (!\Selector129~0_combout  & (((send_counter[1]))))

	.dataa(\Selector129~0_combout ),
	.datab(send_counter[2]),
	.datac(send_counter[0]),
	.datad(send_counter[1]),
	.cin(gnd),
	.combout(\Selector108~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector108~2 .lut_mask = 16'h5708;
defparam \Selector108~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \send_data[40]~feeder (
// Equation(s):
// \send_data[40]~feeder_combout  = \Selector108~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector108~2_combout ),
	.cin(gnd),
	.combout(\send_data[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[40]~feeder .lut_mask = 16'hFF00;
defparam \send_data[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N3
dffeas \send_data[40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[40]~feeder_combout ),
	.asdata(\sram_inst|memory_read [40]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[40]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[40] .is_wysiwyg = "true";
defparam \send_data[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneive_lcell_comb \Selector100~0 (
// Equation(s):
// \Selector100~0_combout  = (send_counter[2] & (!send_counter[1] & (\Selector129~0_combout  $ (!send_counter[0])))) # (!send_counter[2] & (send_counter[0] & ((\Selector129~0_combout ) # (!send_counter[1]))))

	.dataa(send_counter[2]),
	.datab(\Selector129~0_combout ),
	.datac(send_counter[1]),
	.datad(send_counter[0]),
	.cin(gnd),
	.combout(\Selector100~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector100~0 .lut_mask = 16'h4D02;
defparam \Selector100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneive_lcell_comb \send_data[48]~feeder (
// Equation(s):
// \send_data[48]~feeder_combout  = \Selector100~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector100~0_combout ),
	.cin(gnd),
	.combout(\send_data[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[48]~feeder .lut_mask = 16'hFF00;
defparam \send_data[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N27
dffeas \send_data[48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[48]~feeder_combout ),
	.asdata(\sram_inst|memory_read [48]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[48]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[48] .is_wysiwyg = "true";
defparam \send_data[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \Selector92~0 (
// Equation(s):
// \Selector92~0_combout  = ((send_counter[1] & ((send_counter[2]) # (!\Selector129~0_combout )))) # (!send_counter[0])

	.dataa(\Selector129~0_combout ),
	.datab(send_counter[2]),
	.datac(send_counter[0]),
	.datad(send_counter[1]),
	.cin(gnd),
	.combout(\Selector92~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector92~0 .lut_mask = 16'hDF0F;
defparam \Selector92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \send_data[56]~feeder (
// Equation(s):
// \send_data[56]~feeder_combout  = \Selector92~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector92~0_combout ),
	.cin(gnd),
	.combout(\send_data[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[56]~feeder .lut_mask = 16'hFF00;
defparam \send_data[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N1
dffeas \send_data[56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[56]~feeder_combout ),
	.asdata(\sram_inst|memory_read [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[56]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[56] .is_wysiwyg = "true";
defparam \send_data[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux7~2 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux7~2_combout  = (\serialblock_inst|serialsender_inst|data_counter [0] & ((send_data[48]) # ((\serialblock_inst|serialsender_inst|data_counter [1])))) # (!\serialblock_inst|serialsender_inst|data_counter [0] & 
// (((!\serialblock_inst|serialsender_inst|data_counter [1] & send_data[56]))))

	.dataa(send_data[48]),
	.datab(\serialblock_inst|serialsender_inst|data_counter [0]),
	.datac(\serialblock_inst|serialsender_inst|data_counter [1]),
	.datad(send_data[56]),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux7~2 .lut_mask = 16'hCBC8;
defparam \serialblock_inst|serialsender_inst|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux7~3 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux7~3_combout  = (\serialblock_inst|serialsender_inst|data_counter [1] & ((\serialblock_inst|serialsender_inst|Mux7~2_combout  & (send_data[32])) # (!\serialblock_inst|serialsender_inst|Mux7~2_combout  & 
// ((send_data[40]))))) # (!\serialblock_inst|serialsender_inst|data_counter [1] & (((\serialblock_inst|serialsender_inst|Mux7~2_combout ))))

	.dataa(send_data[32]),
	.datab(\serialblock_inst|serialsender_inst|data_counter [1]),
	.datac(send_data[40]),
	.datad(\serialblock_inst|serialsender_inst|Mux7~2_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux7~3 .lut_mask = 16'hBBC0;
defparam \serialblock_inst|serialsender_inst|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux7~4 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux7~4_combout  = (\serialblock_inst|serialsender_inst|data_counter [2] & (\serialblock_inst|serialsender_inst|Mux7~1_combout )) # (!\serialblock_inst|serialsender_inst|data_counter [2] & 
// ((\serialblock_inst|serialsender_inst|Mux7~3_combout )))

	.dataa(gnd),
	.datab(\serialblock_inst|serialsender_inst|data_counter [2]),
	.datac(\serialblock_inst|serialsender_inst|Mux7~1_combout ),
	.datad(\serialblock_inst|serialsender_inst|Mux7~3_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux7~4 .lut_mask = 16'hF3C0;
defparam \serialblock_inst|serialsender_inst|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N15
dffeas \serialblock_inst|serialsender_inst|sender_data_out[0] (
	.clk(\serialblock_inst|sclockdiv_inst|internal_clock~clkctrl_outclk ),
	.d(\serialblock_inst|serialsender_inst|Mux7~4_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serialblock_inst|serialsender_inst|c_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialsender_inst|sender_data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|sender_data_out[0] .is_wysiwyg = "true";
defparam \serialblock_inst|serialsender_inst|sender_data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N27
dffeas \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\serialblock_inst|serialsender_inst|sender_data_out [0]),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serialblock_inst|my_uart_top_inst|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[0] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|transmitter|Mux0~2 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|transmitter|Mux0~2_combout  = (\serialblock_inst|my_uart_top_inst|transmitter|num [0] & ((\serialblock_inst|my_uart_top_inst|transmitter|num [1] & (\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i [2])) # 
// (!\serialblock_inst|my_uart_top_inst|transmitter|num [1] & ((\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i [0])))))

	.dataa(\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i [2]),
	.datab(\serialblock_inst|my_uart_top_inst|transmitter|num [0]),
	.datac(\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i [0]),
	.datad(\serialblock_inst|my_uart_top_inst|transmitter|num [1]),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|transmitter|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|Mux0~2 .lut_mask = 16'h88C0;
defparam \serialblock_inst|my_uart_top_inst|transmitter|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \Selector141~0 (
// Equation(s):
// \Selector141~0_combout  = (\sram_inst|memory_read [7] & \controller_cstate.reading_results~q )

	.dataa(gnd),
	.datab(\sram_inst|memory_read [7]),
	.datac(gnd),
	.datad(\controller_cstate.reading_results~q ),
	.cin(gnd),
	.combout(\Selector141~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector141~0 .lut_mask = 16'hCC00;
defparam \Selector141~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N27
dffeas \send_data[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector141~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[7]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[7] .is_wysiwyg = "true";
defparam \send_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \Selector133~0 (
// Equation(s):
// \Selector133~0_combout  = (\sram_inst|memory_read [15] & \controller_cstate.reading_results~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|memory_read [15]),
	.datad(\controller_cstate.reading_results~q ),
	.cin(gnd),
	.combout(\Selector133~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector133~0 .lut_mask = 16'hF000;
defparam \Selector133~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N25
dffeas \send_data[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector133~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[15]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[15] .is_wysiwyg = "true";
defparam \send_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \Selector125~0 (
// Equation(s):
// \Selector125~0_combout  = (\sram_inst|memory_read [23] & \controller_cstate.reading_results~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|memory_read [23]),
	.datad(\controller_cstate.reading_results~q ),
	.cin(gnd),
	.combout(\Selector125~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector125~0 .lut_mask = 16'hF000;
defparam \Selector125~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N3
dffeas \send_data[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector125~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[23]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[23] .is_wysiwyg = "true";
defparam \send_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \Selector117~0 (
// Equation(s):
// \Selector117~0_combout  = (\controller_cstate.reading_results~q  & \sram_inst|memory_read [31])

	.dataa(\controller_cstate.reading_results~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|memory_read [31]),
	.cin(gnd),
	.combout(\Selector117~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector117~0 .lut_mask = 16'hAA00;
defparam \Selector117~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N29
dffeas \send_data[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector117~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[31]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[31] .is_wysiwyg = "true";
defparam \send_data[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux0~0 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux0~0_combout  = (\serialblock_inst|serialsender_inst|data_counter [1] & (((\serialblock_inst|serialsender_inst|data_counter [0])))) # (!\serialblock_inst|serialsender_inst|data_counter [1] & 
// ((\serialblock_inst|serialsender_inst|data_counter [0] & (send_data[23])) # (!\serialblock_inst|serialsender_inst|data_counter [0] & ((send_data[31])))))

	.dataa(send_data[23]),
	.datab(\serialblock_inst|serialsender_inst|data_counter [1]),
	.datac(send_data[31]),
	.datad(\serialblock_inst|serialsender_inst|data_counter [0]),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux0~0 .lut_mask = 16'hEE30;
defparam \serialblock_inst|serialsender_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux0~1 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux0~1_combout  = (\serialblock_inst|serialsender_inst|data_counter [1] & ((\serialblock_inst|serialsender_inst|Mux0~0_combout  & (send_data[7])) # (!\serialblock_inst|serialsender_inst|Mux0~0_combout  & 
// ((send_data[15]))))) # (!\serialblock_inst|serialsender_inst|data_counter [1] & (((\serialblock_inst|serialsender_inst|Mux0~0_combout ))))

	.dataa(send_data[7]),
	.datab(send_data[15]),
	.datac(\serialblock_inst|serialsender_inst|data_counter [1]),
	.datad(\serialblock_inst|serialsender_inst|Mux0~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux0~1 .lut_mask = 16'hAFC0;
defparam \serialblock_inst|serialsender_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \Selector101~0 (
// Equation(s):
// \Selector101~0_combout  = (\sram_inst|memory_read [47] & \controller_cstate.reading_results~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|memory_read [47]),
	.datad(\controller_cstate.reading_results~q ),
	.cin(gnd),
	.combout(\Selector101~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector101~0 .lut_mask = 16'hF000;
defparam \Selector101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N19
dffeas \send_data[47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector101~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[47]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[47] .is_wysiwyg = "true";
defparam \send_data[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneive_lcell_comb \Selector109~0 (
// Equation(s):
// \Selector109~0_combout  = (\sram_inst|memory_read [39] & \controller_cstate.reading_results~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sram_inst|memory_read [39]),
	.datad(\controller_cstate.reading_results~q ),
	.cin(gnd),
	.combout(\Selector109~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector109~0 .lut_mask = 16'hF000;
defparam \Selector109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N9
dffeas \send_data[39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector109~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[39]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[39] .is_wysiwyg = "true";
defparam \send_data[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \Selector93~0 (
// Equation(s):
// \Selector93~0_combout  = (\controller_cstate.reading_results~q  & \sram_inst|memory_read [55])

	.dataa(\controller_cstate.reading_results~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_inst|memory_read [55]),
	.cin(gnd),
	.combout(\Selector93~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector93~0 .lut_mask = 16'hAA00;
defparam \Selector93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N17
dffeas \send_data[55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector93~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[55]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[55] .is_wysiwyg = "true";
defparam \send_data[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \Selector85~0 (
// Equation(s):
// \Selector85~0_combout  = (\sram_inst|memory_read [63] & \controller_cstate.reading_results~q )

	.dataa(gnd),
	.datab(\sram_inst|memory_read [63]),
	.datac(gnd),
	.datad(\controller_cstate.reading_results~q ),
	.cin(gnd),
	.combout(\Selector85~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector85~0 .lut_mask = 16'hCC00;
defparam \Selector85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N11
dffeas \send_data[63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector85~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[63]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[63] .is_wysiwyg = "true";
defparam \send_data[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux0~2 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux0~2_combout  = (\serialblock_inst|serialsender_inst|data_counter [1] & (((\serialblock_inst|serialsender_inst|data_counter [0])))) # (!\serialblock_inst|serialsender_inst|data_counter [1] & 
// ((\serialblock_inst|serialsender_inst|data_counter [0] & (send_data[55])) # (!\serialblock_inst|serialsender_inst|data_counter [0] & ((send_data[63])))))

	.dataa(send_data[55]),
	.datab(\serialblock_inst|serialsender_inst|data_counter [1]),
	.datac(send_data[63]),
	.datad(\serialblock_inst|serialsender_inst|data_counter [0]),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux0~2 .lut_mask = 16'hEE30;
defparam \serialblock_inst|serialsender_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux0~3 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux0~3_combout  = (\serialblock_inst|serialsender_inst|data_counter [1] & ((\serialblock_inst|serialsender_inst|Mux0~2_combout  & ((send_data[39]))) # (!\serialblock_inst|serialsender_inst|Mux0~2_combout  & 
// (send_data[47])))) # (!\serialblock_inst|serialsender_inst|data_counter [1] & (((\serialblock_inst|serialsender_inst|Mux0~2_combout ))))

	.dataa(\serialblock_inst|serialsender_inst|data_counter [1]),
	.datab(send_data[47]),
	.datac(send_data[39]),
	.datad(\serialblock_inst|serialsender_inst|Mux0~2_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux0~3 .lut_mask = 16'hF588;
defparam \serialblock_inst|serialsender_inst|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux0~4 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux0~4_combout  = (\serialblock_inst|serialsender_inst|data_counter [2] & (\serialblock_inst|serialsender_inst|Mux0~1_combout )) # (!\serialblock_inst|serialsender_inst|data_counter [2] & 
// ((\serialblock_inst|serialsender_inst|Mux0~3_combout )))

	.dataa(\serialblock_inst|serialsender_inst|data_counter [2]),
	.datab(gnd),
	.datac(\serialblock_inst|serialsender_inst|Mux0~1_combout ),
	.datad(\serialblock_inst|serialsender_inst|Mux0~3_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux0~4 .lut_mask = 16'hF5A0;
defparam \serialblock_inst|serialsender_inst|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N13
dffeas \serialblock_inst|serialsender_inst|sender_data_out[7] (
	.clk(\serialblock_inst|sclockdiv_inst|internal_clock~clkctrl_outclk ),
	.d(\serialblock_inst|serialsender_inst|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serialblock_inst|serialsender_inst|c_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialsender_inst|sender_data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|sender_data_out[7] .is_wysiwyg = "true";
defparam \serialblock_inst|serialsender_inst|sender_data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[7]~feeder (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[7]~feeder_combout  = \serialblock_inst|serialsender_inst|sender_data_out [7]

	.dataa(\serialblock_inst|serialsender_inst|sender_data_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[7]~feeder .lut_mask = 16'hAAAA;
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N17
dffeas \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serialblock_inst|my_uart_top_inst|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[7] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \Selector147~0 (
// Equation(s):
// \Selector147~0_combout  = (send_counter[1] & ((\Selector129~0_combout  & (!send_counter[2])) # (!\Selector129~0_combout  & ((send_counter[0]))))) # (!send_counter[1] & (send_counter[2] & (!send_counter[0] & \Selector129~0_combout )))

	.dataa(send_counter[2]),
	.datab(send_counter[1]),
	.datac(send_counter[0]),
	.datad(\Selector129~0_combout ),
	.cin(gnd),
	.combout(\Selector147~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector147~0 .lut_mask = 16'h46C0;
defparam \Selector147~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \send_data[1]~feeder (
// Equation(s):
// \send_data[1]~feeder_combout  = \Selector147~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector147~0_combout ),
	.cin(gnd),
	.combout(\send_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[1]~feeder .lut_mask = 16'hFF00;
defparam \send_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N27
dffeas \send_data[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[1]~feeder_combout ),
	.asdata(\sram_inst|memory_read [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[1] .is_wysiwyg = "true";
defparam \send_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \Selector131~4 (
// Equation(s):
// \Selector131~4_combout  = (\Selector129~0_combout  & ((send_counter[2] & (!send_counter[1] & send_counter[0])) # (!send_counter[2] & (send_counter[1] & !send_counter[0]))))

	.dataa(send_counter[2]),
	.datab(send_counter[1]),
	.datac(send_counter[0]),
	.datad(\Selector129~0_combout ),
	.cin(gnd),
	.combout(\Selector131~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector131~4 .lut_mask = 16'h2400;
defparam \Selector131~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \send_data[17]~feeder (
// Equation(s):
// \send_data[17]~feeder_combout  = \Selector131~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector131~4_combout ),
	.cin(gnd),
	.combout(\send_data[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[17]~feeder .lut_mask = 16'hFF00;
defparam \send_data[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N9
dffeas \send_data[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[17]~feeder_combout ),
	.asdata(\sram_inst|memory_read [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[17]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[17] .is_wysiwyg = "true";
defparam \send_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \Selector123~0 (
// Equation(s):
// \Selector123~0_combout  = (send_counter[1] & ((\Selector129~0_combout  & (send_counter[0])) # (!\Selector129~0_combout  & ((send_counter[2]))))) # (!send_counter[1] & ((send_counter[0]) # ((!send_counter[2]))))

	.dataa(send_counter[0]),
	.datab(send_counter[1]),
	.datac(send_counter[2]),
	.datad(\Selector129~0_combout ),
	.cin(gnd),
	.combout(\Selector123~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector123~0 .lut_mask = 16'hABE3;
defparam \Selector123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \send_data[25]~feeder (
// Equation(s):
// \send_data[25]~feeder_combout  = \Selector123~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector123~0_combout ),
	.cin(gnd),
	.combout(\send_data[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[25]~feeder .lut_mask = 16'hFF00;
defparam \send_data[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N9
dffeas \send_data[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[25]~feeder_combout ),
	.asdata(\sram_inst|memory_read [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[25]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[25] .is_wysiwyg = "true";
defparam \send_data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \Selector139~0 (
// Equation(s):
// \Selector139~0_combout  = (send_counter[0] & (((!send_counter[2] & \Selector129~0_combout )) # (!send_counter[1]))) # (!send_counter[0] & (send_counter[1] & ((!\Selector129~0_combout ))))

	.dataa(send_counter[0]),
	.datab(send_counter[1]),
	.datac(send_counter[2]),
	.datad(\Selector129~0_combout ),
	.cin(gnd),
	.combout(\Selector139~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector139~0 .lut_mask = 16'h2A66;
defparam \Selector139~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \send_data[9]~feeder (
// Equation(s):
// \send_data[9]~feeder_combout  = \Selector139~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector139~0_combout ),
	.cin(gnd),
	.combout(\send_data[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[9]~feeder .lut_mask = 16'hFF00;
defparam \send_data[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N31
dffeas \send_data[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[9]~feeder_combout ),
	.asdata(\sram_inst|memory_read [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[9]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[9] .is_wysiwyg = "true";
defparam \send_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux6~0 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux6~0_combout  = (\serialblock_inst|serialsender_inst|data_counter [0] & (((\serialblock_inst|serialsender_inst|data_counter [1])))) # (!\serialblock_inst|serialsender_inst|data_counter [0] & 
// ((\serialblock_inst|serialsender_inst|data_counter [1] & ((send_data[9]))) # (!\serialblock_inst|serialsender_inst|data_counter [1] & (send_data[25]))))

	.dataa(send_data[25]),
	.datab(\serialblock_inst|serialsender_inst|data_counter [0]),
	.datac(\serialblock_inst|serialsender_inst|data_counter [1]),
	.datad(send_data[9]),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux6~0 .lut_mask = 16'hF2C2;
defparam \serialblock_inst|serialsender_inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux6~1 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux6~1_combout  = (\serialblock_inst|serialsender_inst|data_counter [0] & ((\serialblock_inst|serialsender_inst|Mux6~0_combout  & (send_data[1])) # (!\serialblock_inst|serialsender_inst|Mux6~0_combout  & 
// ((send_data[17]))))) # (!\serialblock_inst|serialsender_inst|data_counter [0] & (((\serialblock_inst|serialsender_inst|Mux6~0_combout ))))

	.dataa(send_data[1]),
	.datab(send_data[17]),
	.datac(\serialblock_inst|serialsender_inst|data_counter [0]),
	.datad(\serialblock_inst|serialsender_inst|Mux6~0_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux6~1 .lut_mask = 16'hAFC0;
defparam \serialblock_inst|serialsender_inst|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \Selector115~0 (
// Equation(s):
// \Selector115~0_combout  = (send_counter[1] & ((send_counter[0] & (send_counter[2])) # (!send_counter[0] & ((!\Selector129~0_combout ))))) # (!send_counter[1] & ((send_counter[0] & ((!\Selector129~0_combout ))) # (!send_counter[0] & 
// ((\Selector129~0_combout ) # (!send_counter[2])))))

	.dataa(send_counter[2]),
	.datab(send_counter[1]),
	.datac(send_counter[0]),
	.datad(\Selector129~0_combout ),
	.cin(gnd),
	.combout(\Selector115~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector115~0 .lut_mask = 16'h83BD;
defparam \Selector115~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \send_data[33]~feeder (
// Equation(s):
// \send_data[33]~feeder_combout  = \Selector115~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector115~0_combout ),
	.cin(gnd),
	.combout(\send_data[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[33]~feeder .lut_mask = 16'hFF00;
defparam \send_data[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \send_data[33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[33]~feeder_combout ),
	.asdata(\sram_inst|memory_read [33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[33]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[33] .is_wysiwyg = "true";
defparam \send_data[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \send_data[41]~feeder (
// Equation(s):
// \send_data[41]~feeder_combout  = \Selector138~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector138~0_combout ),
	.cin(gnd),
	.combout(\send_data[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[41]~feeder .lut_mask = 16'hFF00;
defparam \send_data[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \send_data[41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[41]~feeder_combout ),
	.asdata(\sram_inst|memory_read [41]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[41]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[41] .is_wysiwyg = "true";
defparam \send_data[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneive_lcell_comb \Selector99~0 (
// Equation(s):
// \Selector99~0_combout  = (\Selector129~0_combout  & ((send_counter[1] $ (!send_counter[0])))) # (!\Selector129~0_combout  & ((send_counter[2] & ((send_counter[1]) # (send_counter[0]))) # (!send_counter[2] & ((!send_counter[0])))))

	.dataa(send_counter[2]),
	.datab(\Selector129~0_combout ),
	.datac(send_counter[1]),
	.datad(send_counter[0]),
	.cin(gnd),
	.combout(\Selector99~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector99~0 .lut_mask = 16'hE23D;
defparam \Selector99~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneive_lcell_comb \send_data[49]~feeder (
// Equation(s):
// \send_data[49]~feeder_combout  = \Selector99~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector99~0_combout ),
	.cin(gnd),
	.combout(\send_data[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[49]~feeder .lut_mask = 16'hFF00;
defparam \send_data[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N9
dffeas \send_data[49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[49]~feeder_combout ),
	.asdata(\sram_inst|memory_read [49]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[49]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[49] .is_wysiwyg = "true";
defparam \send_data[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneive_lcell_comb \Selector91~3 (
// Equation(s):
// \Selector91~3_combout  = (send_counter[2] & ((\Selector129~0_combout  & (!send_counter[1] & !send_counter[0])) # (!\Selector129~0_combout  & (send_counter[1])))) # (!send_counter[2] & (((send_counter[1]))))

	.dataa(send_counter[2]),
	.datab(\Selector129~0_combout ),
	.datac(send_counter[1]),
	.datad(send_counter[0]),
	.cin(gnd),
	.combout(\Selector91~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector91~3 .lut_mask = 16'h7078;
defparam \Selector91~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneive_lcell_comb \send_data[57]~feeder (
// Equation(s):
// \send_data[57]~feeder_combout  = \Selector91~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector91~3_combout ),
	.cin(gnd),
	.combout(\send_data[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \send_data[57]~feeder .lut_mask = 16'hFF00;
defparam \send_data[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N3
dffeas \send_data[57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\send_data[57]~feeder_combout ),
	.asdata(\sram_inst|memory_read [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_cstate.reading_results~q ),
	.ena(\send_data[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(send_data[57]),
	.prn(vcc));
// synopsys translate_off
defparam \send_data[57] .is_wysiwyg = "true";
defparam \send_data[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux6~2 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux6~2_combout  = (\serialblock_inst|serialsender_inst|data_counter [0] & ((send_data[49]) # ((\serialblock_inst|serialsender_inst|data_counter [1])))) # (!\serialblock_inst|serialsender_inst|data_counter [0] & 
// (((send_data[57] & !\serialblock_inst|serialsender_inst|data_counter [1]))))

	.dataa(send_data[49]),
	.datab(send_data[57]),
	.datac(\serialblock_inst|serialsender_inst|data_counter [0]),
	.datad(\serialblock_inst|serialsender_inst|data_counter [1]),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux6~2 .lut_mask = 16'hF0AC;
defparam \serialblock_inst|serialsender_inst|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux6~3 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux6~3_combout  = (\serialblock_inst|serialsender_inst|data_counter [1] & ((\serialblock_inst|serialsender_inst|Mux6~2_combout  & (send_data[33])) # (!\serialblock_inst|serialsender_inst|Mux6~2_combout  & 
// ((send_data[41]))))) # (!\serialblock_inst|serialsender_inst|data_counter [1] & (((\serialblock_inst|serialsender_inst|Mux6~2_combout ))))

	.dataa(send_data[33]),
	.datab(send_data[41]),
	.datac(\serialblock_inst|serialsender_inst|data_counter [1]),
	.datad(\serialblock_inst|serialsender_inst|Mux6~2_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux6~3 .lut_mask = 16'hAFC0;
defparam \serialblock_inst|serialsender_inst|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \serialblock_inst|serialsender_inst|Mux6~4 (
// Equation(s):
// \serialblock_inst|serialsender_inst|Mux6~4_combout  = (\serialblock_inst|serialsender_inst|data_counter [2] & (\serialblock_inst|serialsender_inst|Mux6~1_combout )) # (!\serialblock_inst|serialsender_inst|data_counter [2] & 
// ((\serialblock_inst|serialsender_inst|Mux6~3_combout )))

	.dataa(gnd),
	.datab(\serialblock_inst|serialsender_inst|data_counter [2]),
	.datac(\serialblock_inst|serialsender_inst|Mux6~1_combout ),
	.datad(\serialblock_inst|serialsender_inst|Mux6~3_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|serialsender_inst|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|Mux6~4 .lut_mask = 16'hF3C0;
defparam \serialblock_inst|serialsender_inst|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N9
dffeas \serialblock_inst|serialsender_inst|sender_data_out[1] (
	.clk(\serialblock_inst|sclockdiv_inst|internal_clock~clkctrl_outclk ),
	.d(\serialblock_inst|serialsender_inst|Mux6~4_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serialblock_inst|serialsender_inst|c_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|serialsender_inst|sender_data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|serialsender_inst|sender_data_out[1] .is_wysiwyg = "true";
defparam \serialblock_inst|serialsender_inst|sender_data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\serialblock_inst|serialsender_inst|sender_data_out [1]),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serialblock_inst|my_uart_top_inst|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[1] .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|transmitter|tx_data_i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|transmitter|Mux0~3 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|transmitter|Mux0~3_combout  = (\serialblock_inst|my_uart_top_inst|transmitter|num [0] & (((\serialblock_inst|my_uart_top_inst|transmitter|num [3])))) # (!\serialblock_inst|my_uart_top_inst|transmitter|num [0] & 
// ((\serialblock_inst|my_uart_top_inst|transmitter|num [3] & (\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i [7])) # (!\serialblock_inst|my_uart_top_inst|transmitter|num [3] & ((\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i [1])))))

	.dataa(\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i [7]),
	.datab(\serialblock_inst|my_uart_top_inst|transmitter|num [0]),
	.datac(\serialblock_inst|my_uart_top_inst|transmitter|tx_data_i [1]),
	.datad(\serialblock_inst|my_uart_top_inst|transmitter|num [3]),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|transmitter|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|Mux0~3 .lut_mask = 16'hEE30;
defparam \serialblock_inst|my_uart_top_inst|transmitter|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|transmitter|Mux0~4 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|transmitter|Mux0~4_combout  = (\serialblock_inst|my_uart_top_inst|transmitter|Mux0~2_combout ) # ((\serialblock_inst|my_uart_top_inst|transmitter|num [3] & ((\serialblock_inst|my_uart_top_inst|transmitter|num [1]) # 
// (\serialblock_inst|my_uart_top_inst|transmitter|Mux0~3_combout ))) # (!\serialblock_inst|my_uart_top_inst|transmitter|num [3] & (\serialblock_inst|my_uart_top_inst|transmitter|num [1] & \serialblock_inst|my_uart_top_inst|transmitter|Mux0~3_combout )))

	.dataa(\serialblock_inst|my_uart_top_inst|transmitter|num [3]),
	.datab(\serialblock_inst|my_uart_top_inst|transmitter|num [1]),
	.datac(\serialblock_inst|my_uart_top_inst|transmitter|Mux0~2_combout ),
	.datad(\serialblock_inst|my_uart_top_inst|transmitter|Mux0~3_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|transmitter|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|Mux0~4 .lut_mask = 16'hFEF8;
defparam \serialblock_inst|my_uart_top_inst|transmitter|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|transmitter|Mux0~5 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|transmitter|Mux0~5_combout  = (\serialblock_inst|my_uart_top_inst|transmitter|num [2] & ((\serialblock_inst|my_uart_top_inst|transmitter|num [3]) # ((\serialblock_inst|my_uart_top_inst|transmitter|Mux0~1_combout )))) # 
// (!\serialblock_inst|my_uart_top_inst|transmitter|num [2] & (((\serialblock_inst|my_uart_top_inst|transmitter|Mux0~4_combout ))))

	.dataa(\serialblock_inst|my_uart_top_inst|transmitter|num [2]),
	.datab(\serialblock_inst|my_uart_top_inst|transmitter|num [3]),
	.datac(\serialblock_inst|my_uart_top_inst|transmitter|Mux0~1_combout ),
	.datad(\serialblock_inst|my_uart_top_inst|transmitter|Mux0~4_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|transmitter|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|Mux0~5 .lut_mask = 16'hFDA8;
defparam \serialblock_inst|my_uart_top_inst|transmitter|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
cycloneive_lcell_comb \serialblock_inst|my_uart_top_inst|transmitter|rs232_tx_r~0 (
// Equation(s):
// \serialblock_inst|my_uart_top_inst|transmitter|rs232_tx_r~0_combout  = (\serialblock_inst|my_uart_top_inst|speed_tx|clk_bps_r~q  & ((\serialblock_inst|my_uart_top_inst|transmitter|tx_en~q  & ((!\serialblock_inst|my_uart_top_inst|transmitter|Mux0~5_combout 
// ))) # (!\serialblock_inst|my_uart_top_inst|transmitter|tx_en~q  & (\serialblock_inst|my_uart_top_inst|transmitter|rs232_tx_r~q )))) # (!\serialblock_inst|my_uart_top_inst|speed_tx|clk_bps_r~q  & 
// (((\serialblock_inst|my_uart_top_inst|transmitter|rs232_tx_r~q ))))

	.dataa(\serialblock_inst|my_uart_top_inst|speed_tx|clk_bps_r~q ),
	.datab(\serialblock_inst|my_uart_top_inst|transmitter|tx_en~q ),
	.datac(\serialblock_inst|my_uart_top_inst|transmitter|rs232_tx_r~q ),
	.datad(\serialblock_inst|my_uart_top_inst|transmitter|Mux0~5_combout ),
	.cin(gnd),
	.combout(\serialblock_inst|my_uart_top_inst|transmitter|rs232_tx_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|rs232_tx_r~0 .lut_mask = 16'h70F8;
defparam \serialblock_inst|my_uart_top_inst|transmitter|rs232_tx_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N5
dffeas \serialblock_inst|my_uart_top_inst|transmitter|rs232_tx_r (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\serialblock_inst|my_uart_top_inst|transmitter|rs232_tx_r~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serialblock_inst|my_uart_top_inst|transmitter|rs232_tx_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serialblock_inst|my_uart_top_inst|transmitter|rs232_tx_r .is_wysiwyg = "true";
defparam \serialblock_inst|my_uart_top_inst|transmitter|rs232_tx_r .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N1
dffeas \leds[0]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\controller_cstate.idle~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \leds[0]~reg0 .is_wysiwyg = "true";
defparam \leds[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N12
cycloneive_lcell_comb \leds[1]~3 (
// Equation(s):
// \leds[1]~3_combout  = !\controller_cstate.reading_serial~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller_cstate.reading_serial~q ),
	.cin(gnd),
	.combout(\leds[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \leds[1]~3 .lut_mask = 16'h00FF;
defparam \leds[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y10_N13
dffeas \leds[1]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\leds[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \leds[1]~reg0 .is_wysiwyg = "true";
defparam \leds[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \controller_cstate.processing_xtea~_wirecell (
// Equation(s):
// \controller_cstate.processing_xtea~_wirecell_combout  = !\controller_cstate.processing_xtea~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller_cstate.processing_xtea~q ),
	.cin(gnd),
	.combout(\controller_cstate.processing_xtea~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \controller_cstate.processing_xtea~_wirecell .lut_mask = 16'h00FF;
defparam \controller_cstate.processing_xtea~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N17
dffeas \leds[2]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\controller_cstate.processing_xtea~_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller_cstate.idle~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \leds[2]~reg0 .is_wysiwyg = "true";
defparam \leds[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \controller_cstate.sending_results~_wirecell (
// Equation(s):
// \controller_cstate.sending_results~_wirecell_combout  = !\controller_cstate.sending_results~q 

	.dataa(gnd),
	.datab(\controller_cstate.sending_results~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\controller_cstate.sending_results~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \controller_cstate.sending_results~_wirecell .lut_mask = 16'h3333;
defparam \controller_cstate.sending_results~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N31
dffeas \leds[3]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\controller_cstate.sending_results~_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller_cstate.idle~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \leds[3]~reg0 .is_wysiwyg = "true";
defparam \leds[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \keys[0]~input (
	.i(keys[0]),
	.ibar(gnd),
	.o(\keys[0]~input_o ));
// synopsys translate_off
defparam \keys[0]~input .bus_hold = "false";
defparam \keys[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \keys[1]~input (
	.i(keys[1]),
	.ibar(gnd),
	.o(\keys[1]~input_o ));
// synopsys translate_off
defparam \keys[1]~input .bus_hold = "false";
defparam \keys[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \keys[2]~input (
	.i(keys[2]),
	.ibar(gnd),
	.o(\keys[2]~input_o ));
// synopsys translate_off
defparam \keys[2]~input .bus_hold = "false";
defparam \keys[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \keys[3]~input (
	.i(keys[3]),
	.ibar(gnd),
	.o(\keys[3]~input_o ));
// synopsys translate_off
defparam \keys[3]~input .bus_hold = "false";
defparam \keys[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y24_N1
cycloneive_io_ibuf \switch[0]~input (
	.i(switch[0]),
	.ibar(gnd),
	.o(\switch[0]~input_o ));
// synopsys translate_off
defparam \switch[0]~input .bus_hold = "false";
defparam \switch[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \switch[1]~input (
	.i(switch[1]),
	.ibar(gnd),
	.o(\switch[1]~input_o ));
// synopsys translate_off
defparam \switch[1]~input .bus_hold = "false";
defparam \switch[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N15
cycloneive_io_ibuf \switch[2]~input (
	.i(switch[2]),
	.ibar(gnd),
	.o(\switch[2]~input_o ));
// synopsys translate_off
defparam \switch[2]~input .bus_hold = "false";
defparam \switch[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y24_N22
cycloneive_io_ibuf \switch[3]~input (
	.i(switch[3]),
	.ibar(gnd),
	.o(\switch[3]~input_o ));
// synopsys translate_off
defparam \switch[3]~input .bus_hold = "false";
defparam \switch[3]~input .simulate_z_as = "z";
// synopsys translate_on

assign rs232_tx = \rs232_tx~output_o ;

assign leds[0] = \leds[0]~output_o ;

assign leds[1] = \leds[1]~output_o ;

assign leds[2] = \leds[2]~output_o ;

assign leds[3] = \leds[3]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
