// Generated by CIRCT firtool-1.44.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Fetch(	// @[<stdin>:3:10]
  input         clock,	// @[<stdin>:4:11]
                reset,	// @[<stdin>:5:11]
  input  [31:0] io_instSRAM_rdata,	// @[playground/src/core/Fetch.scala:15:14]
  output [31:0] io_instSRAM_addr,	// @[playground/src/core/Fetch.scala:15:14]
                io_pc,	// @[playground/src/core/Fetch.scala:15:14]
                io_inst	// @[playground/src/core/Fetch.scala:15:14]
);

  reg [31:0] pc;	// @[playground/src/core/Fetch.scala:17:19]
  always @(posedge clock) begin	// @[<stdin>:4:11]
    if (reset)	// @[<stdin>:4:11]
      pc <= 32'h0;	// @[playground/src/core/Fetch.scala:17:19]
    else	// @[<stdin>:4:11]
      pc <= pc + 32'h4;	// @[playground/src/core/Fetch.scala:17:19, :19:12]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[<stdin>:3:10]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[<stdin>:3:10]
      `FIRRTL_BEFORE_INITIAL	// @[<stdin>:3:10]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[<stdin>:3:10]
    initial begin	// @[<stdin>:3:10]
      `ifdef INIT_RANDOM_PROLOG_	// @[<stdin>:3:10]
        `INIT_RANDOM_PROLOG_	// @[<stdin>:3:10]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[<stdin>:3:10]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[<stdin>:3:10]
        pc = _RANDOM[/*Zero width*/ 1'b0];	// @[<stdin>:3:10, playground/src/core/Fetch.scala:17:19]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[<stdin>:3:10]
      `FIRRTL_AFTER_INITIAL	// @[<stdin>:3:10]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_instSRAM_addr = pc;	// @[<stdin>:3:10, playground/src/core/Fetch.scala:17:19]
  assign io_pc = pc;	// @[<stdin>:3:10, playground/src/core/Fetch.scala:17:19]
  assign io_inst = io_instSRAM_rdata;	// @[<stdin>:3:10]
endmodule

module Registers(	// @[<stdin>:20:10]
  input         clock,	// @[<stdin>:21:11]
                io_regWriteEnable,	// @[playground/src/core/Registers.scala:19:14]
  input  [4:0]  io_regSrc1Idx,	// @[playground/src/core/Registers.scala:19:14]
                io_regWriteIdx,	// @[playground/src/core/Registers.scala:19:14]
  input  [31:0] io_dataWrite,	// @[playground/src/core/Registers.scala:19:14]
  output [31:0] io_dataRead1	// @[playground/src/core/Registers.scala:19:14]
);

  reg  [31:0] casez_tmp;	// @[playground/src/core/Registers.scala:25:16]
  reg  [31:0] regs_0;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_1;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_2;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_3;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_4;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_5;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_6;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_7;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_8;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_9;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_10;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_11;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_12;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_13;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_14;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_15;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_16;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_17;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_18;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_19;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_20;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_21;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_22;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_23;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_24;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_25;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_26;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_27;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_28;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_29;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_30;	// @[playground/src/core/Registers.scala:21:17]
  reg  [31:0] regs_31;	// @[playground/src/core/Registers.scala:21:17]
  always_comb begin	// @[playground/src/core/Registers.scala:25:16]
    casez (io_regSrc1Idx)	// @[playground/src/core/Registers.scala:25:16]
      5'b00000:
        casez_tmp = regs_0;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b00001:
        casez_tmp = regs_1;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b00010:
        casez_tmp = regs_2;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b00011:
        casez_tmp = regs_3;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b00100:
        casez_tmp = regs_4;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b00101:
        casez_tmp = regs_5;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b00110:
        casez_tmp = regs_6;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b00111:
        casez_tmp = regs_7;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b01000:
        casez_tmp = regs_8;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b01001:
        casez_tmp = regs_9;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b01010:
        casez_tmp = regs_10;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b01011:
        casez_tmp = regs_11;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b01100:
        casez_tmp = regs_12;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b01101:
        casez_tmp = regs_13;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b01110:
        casez_tmp = regs_14;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b01111:
        casez_tmp = regs_15;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b10000:
        casez_tmp = regs_16;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b10001:
        casez_tmp = regs_17;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b10010:
        casez_tmp = regs_18;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b10011:
        casez_tmp = regs_19;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b10100:
        casez_tmp = regs_20;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b10101:
        casez_tmp = regs_21;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b10110:
        casez_tmp = regs_22;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b10111:
        casez_tmp = regs_23;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b11000:
        casez_tmp = regs_24;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b11001:
        casez_tmp = regs_25;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b11010:
        casez_tmp = regs_26;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b11011:
        casez_tmp = regs_27;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b11100:
        casez_tmp = regs_28;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b11101:
        casez_tmp = regs_29;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      5'b11110:
        casez_tmp = regs_30;	// @[playground/src/core/Registers.scala:21:17, :25:16]
      default:
        casez_tmp = regs_31;	// @[playground/src/core/Registers.scala:21:17, :25:16]
    endcase	// @[playground/src/core/Registers.scala:25:16]
  end // always_comb
  wire        _GEN = io_regWriteEnable & (|io_regWriteIdx);	// @[playground/src/core/Registers.scala:28:{26,44}]
  always @(posedge clock) begin	// @[<stdin>:21:11]
    if (_GEN & ~(|io_regWriteIdx))	// @[playground/src/core/Registers.scala:21:17, :28:{26,44,53}, :29:26]
      regs_0 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'h1)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_1 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'h2)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_2 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'h3)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_3 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'h4)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_4 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'h5)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_5 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'h6)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_6 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'h7)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_7 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'h8)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_8 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'h9)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_9 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'hA)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_10 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'hB)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_11 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'hC)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_12 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'hD)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_13 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'hE)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_14 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'hF)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_15 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'h10)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_16 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'h11)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_17 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'h12)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_18 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'h13)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_19 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'h14)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_20 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'h15)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_21 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'h16)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_22 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'h17)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_23 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'h18)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_24 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'h19)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_25 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'h1A)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_26 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'h1B)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_27 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'h1C)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_28 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'h1D)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_29 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & io_regWriteIdx == 5'h1E)	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_30 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
    if (_GEN & (&io_regWriteIdx))	// @[playground/src/core/Registers.scala:21:17, :28:{26,53}, :29:26]
      regs_31 <= io_dataWrite;	// @[playground/src/core/Registers.scala:21:17]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[<stdin>:20:10]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[<stdin>:20:10]
      `FIRRTL_BEFORE_INITIAL	// @[<stdin>:20:10]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:31];	// @[<stdin>:20:10]
    initial begin	// @[<stdin>:20:10]
      `ifdef INIT_RANDOM_PROLOG_	// @[<stdin>:20:10]
        `INIT_RANDOM_PROLOG_	// @[<stdin>:20:10]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[<stdin>:20:10]
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM[i[4:0]] = `RANDOM;	// @[<stdin>:20:10]
        end	// @[<stdin>:20:10]
        regs_0 = _RANDOM[5'h0];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_1 = _RANDOM[5'h1];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_2 = _RANDOM[5'h2];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_3 = _RANDOM[5'h3];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_4 = _RANDOM[5'h4];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_5 = _RANDOM[5'h5];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_6 = _RANDOM[5'h6];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_7 = _RANDOM[5'h7];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_8 = _RANDOM[5'h8];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_9 = _RANDOM[5'h9];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_10 = _RANDOM[5'hA];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_11 = _RANDOM[5'hB];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_12 = _RANDOM[5'hC];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_13 = _RANDOM[5'hD];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_14 = _RANDOM[5'hE];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_15 = _RANDOM[5'hF];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_16 = _RANDOM[5'h10];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_17 = _RANDOM[5'h11];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_18 = _RANDOM[5'h12];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_19 = _RANDOM[5'h13];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_20 = _RANDOM[5'h14];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_21 = _RANDOM[5'h15];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_22 = _RANDOM[5'h16];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_23 = _RANDOM[5'h17];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_24 = _RANDOM[5'h18];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_25 = _RANDOM[5'h19];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_26 = _RANDOM[5'h1A];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_27 = _RANDOM[5'h1B];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_28 = _RANDOM[5'h1C];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_29 = _RANDOM[5'h1D];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_30 = _RANDOM[5'h1E];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
        regs_31 = _RANDOM[5'h1F];	// @[<stdin>:20:10, playground/src/core/Registers.scala:21:17]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[<stdin>:20:10]
      `FIRRTL_AFTER_INITIAL	// @[<stdin>:20:10]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_dataRead1 = casez_tmp;	// @[<stdin>:20:10, playground/src/core/Registers.scala:25:16]
endmodule

module ImmGen(	// @[<stdin>:35:10]
  input  [2:0]  io_instType,	// @[playground/src/core/ImmGen.scala:7:14]
  input  [31:0] io_inst,	// @[playground/src/core/ImmGen.scala:7:14]
  output [31:0] io_imm	// @[playground/src/core/ImmGen.scala:7:14]
);

  assign io_imm = {20'h0, io_instType == 3'h1 ? io_inst[31:20] : 12'h0};	// @[<stdin>:35:10, playground/src/core/ImmGen.scala:13:{10,16,29,48}]
endmodule

module ControlGen(	// @[<stdin>:45:10]
  input  [6:0] io_op,	// @[playground/src/core/ControlGen.scala:11:14]
  output [2:0] io_controlBundle_instType,	// @[playground/src/core/ControlGen.scala:11:14]
  output       io_controlBundle_regWriteEnable	// @[playground/src/core/ControlGen.scala:11:14]
);

  assign io_controlBundle_instType = {2'h0, io_op != 7'h33};	// @[<stdin>:45:10, playground/src/core/ControlGen.scala:18:34, :23:35]
  assign io_controlBundle_regWriteEnable = 1'h1;	// @[<stdin>:45:10, playground/src/core/ControlGen.scala:18:27]
endmodule

// external module SimulationExit

module Decoder(	// @[<stdin>:67:10]
  input         clock,	// @[<stdin>:68:11]
  input  [31:0] io_inst,	// @[playground/src/core/Decoder.scala:18:14]
                io_regDataWrite,	// @[playground/src/core/Decoder.scala:18:14]
  output        io_controlBundle_regWriteEnable,	// @[playground/src/core/Decoder.scala:18:14]
  output [31:0] io_regSrc1,	// @[playground/src/core/Decoder.scala:18:14]
                io_imm	// @[playground/src/core/Decoder.scala:18:14]
);

  wire [2:0]  _controlGen_io_controlBundle_instType;	// @[playground/src/core/Decoder.scala:22:26]
  wire        _controlGen_io_controlBundle_regWriteEnable;	// @[playground/src/core/Decoder.scala:22:26]
  wire [31:0] _immGen_io_imm;	// @[playground/src/core/Decoder.scala:21:26]
  Registers registers (	// @[playground/src/core/Decoder.scala:20:26]
    .clock             (clock),
    .io_regWriteEnable (_controlGen_io_controlBundle_regWriteEnable),	// @[playground/src/core/Decoder.scala:22:26]
    .io_regSrc1Idx     (io_inst[19:15]),	// @[playground/src/core/Decoder.scala:37:41]
    .io_regWriteIdx    (io_inst[11:7]),	// @[playground/src/core/Decoder.scala:39:41]
    .io_dataWrite      (io_regDataWrite),
    .io_dataRead1      (io_regSrc1)
  );
  ImmGen immGen (	// @[playground/src/core/Decoder.scala:21:26]
    .io_instType (_controlGen_io_controlBundle_instType),	// @[playground/src/core/Decoder.scala:22:26]
    .io_inst     (io_inst),
    .io_imm      (_immGen_io_imm)
  );
  ControlGen controlGen (	// @[playground/src/core/Decoder.scala:22:26]
    .io_op                           (io_inst[6:0]),	// @[playground/src/core/Decoder.scala:24:23]
    .io_controlBundle_instType       (_controlGen_io_controlBundle_instType),
    .io_controlBundle_regWriteEnable (_controlGen_io_controlBundle_regWriteEnable)
  );
  SimulationExit simulationExit (	// @[playground/src/core/Decoder.scala:45:30]
    .exit (io_inst[6:0] == 7'h73 & _immGen_io_imm == 32'h1)	// @[playground/src/core/Decoder.scala:21:26, :24:23, :46:{37,54,71}]
  );
  assign io_controlBundle_regWriteEnable = _controlGen_io_controlBundle_regWriteEnable;	// @[<stdin>:67:10, playground/src/core/Decoder.scala:22:26]
  assign io_imm = _immGen_io_imm;	// @[<stdin>:67:10, playground/src/core/Decoder.scala:21:26]
endmodule

module Execute(	// @[<stdin>:107:10]
  input  [31:0] io_regSrc1,	// @[playground/src/core/Execute.scala:7:14]
                io_imm,	// @[playground/src/core/Execute.scala:7:14]
  output [31:0] io_regDataWrite	// @[playground/src/core/Execute.scala:7:14]
);

  assign io_regDataWrite = io_regSrc1 + io_imm;	// @[<stdin>:107:10, playground/src/core/Execute.scala:15:33]
endmodule

module CPUTop(	// @[<stdin>:116:10]
  input         clock,	// @[<stdin>:117:11]
                reset,	// @[<stdin>:118:11]
  input  [31:0] io_instSRAM_rdata,	// @[playground/src/core/CPUTop.scala:9:14]
  output        io_instSRAM_en,	// @[playground/src/core/CPUTop.scala:9:14]
  output [3:0]  io_instSRAM_we,	// @[playground/src/core/CPUTop.scala:9:14]
  output [31:0] io_instSRAM_addr,	// @[playground/src/core/CPUTop.scala:9:14]
                io_instSRAM_wdata,	// @[playground/src/core/CPUTop.scala:9:14]
                io_debugPC,	// @[playground/src/core/CPUTop.scala:9:14]
  output        io_debugWriteEnable,	// @[playground/src/core/CPUTop.scala:9:14]
  output [4:0]  io_debugWriteIdx,	// @[playground/src/core/CPUTop.scala:9:14]
  output [31:0] io_debugWriteData	// @[playground/src/core/CPUTop.scala:9:14]
);

  wire [31:0] _execute_io_regDataWrite;	// @[playground/src/core/CPUTop.scala:20:23]
  wire [31:0] _decode_io_regSrc1;	// @[playground/src/core/CPUTop.scala:19:23]
  wire [31:0] _decode_io_imm;	// @[playground/src/core/CPUTop.scala:19:23]
  wire [31:0] _fetch_io_inst;	// @[playground/src/core/CPUTop.scala:18:23]
  Fetch fetch (	// @[playground/src/core/CPUTop.scala:18:23]
    .clock             (clock),
    .reset             (reset),
    .io_instSRAM_rdata (io_instSRAM_rdata),
    .io_instSRAM_addr  (io_instSRAM_addr),
    .io_pc             (io_debugPC),
    .io_inst           (_fetch_io_inst)
  );
  Decoder decode (	// @[playground/src/core/CPUTop.scala:19:23]
    .clock                           (clock),
    .io_inst                         (_fetch_io_inst),	// @[playground/src/core/CPUTop.scala:18:23]
    .io_regDataWrite                 (_execute_io_regDataWrite),	// @[playground/src/core/CPUTop.scala:20:23]
    .io_controlBundle_regWriteEnable (io_debugWriteEnable),
    .io_regSrc1                      (_decode_io_regSrc1),
    .io_imm                          (_decode_io_imm)
  );
  Execute execute (	// @[playground/src/core/CPUTop.scala:20:23]
    .io_regSrc1      (_decode_io_regSrc1),	// @[playground/src/core/CPUTop.scala:19:23]
    .io_imm          (_decode_io_imm),	// @[playground/src/core/CPUTop.scala:19:23]
    .io_regDataWrite (_execute_io_regDataWrite)
  );
  assign io_instSRAM_en = 1'h1;	// @[<stdin>:116:10, playground/src/core/CPUTop.scala:18:23]
  assign io_instSRAM_we = 4'hF;	// @[<stdin>:116:10, playground/src/core/CPUTop.scala:18:23]
  assign io_instSRAM_wdata = 32'h0;	// @[<stdin>:116:10, playground/src/core/CPUTop.scala:18:23]
  assign io_debugWriteIdx = _fetch_io_inst[11:7];	// @[<stdin>:116:10, playground/src/core/CPUTop.scala:18:23, :35:39]
  assign io_debugWriteData = _execute_io_regDataWrite;	// @[<stdin>:116:10, playground/src/core/CPUTop.scala:20:23]
endmodule


// ----- 8< ----- FILE "./simulation_exit.v" ----- 8< -----


module SimulationExit(
    input wire exit
);
    import "DPI-C" function void simulation_exit();

    always @(posedge exit) begin
         simulation_exit();
    end
endmodule
            

// ----- 8< ----- FILE "firrtl_black_box_resource_files.f" ----- 8< -----

