#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5611689684a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x561168a4e430 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x561168a6e780_0 .net "bflag", 0 0, v0x561168a6d580_0;  1 drivers
v0x561168a6e840_0 .net "hi", 31 0, v0x561168a6d720_0;  1 drivers
v0x561168a6e8e0_0 .var "imm", 15 0;
v0x561168a6e980_0 .var "imm_instr", 31 0;
v0x561168a6ea60_0 .var "instword", 31 0;
v0x561168a6eb20_0 .net "lo", 31 0, v0x561168a6d8e0_0;  1 drivers
v0x561168a6ebf0_0 .var "opA", 31 0;
v0x561168a6ec90_0 .var "opB", 31 0;
v0x561168a6ed50_0 .var "opcode", 5 0;
v0x561168a6ee30_0 .net "result", 31 0, v0x561168a6de20_0;  1 drivers
v0x561168a6ef20_0 .var "rs", 4 0;
v0x561168a6efe0_0 .var "rt", 4 0;
S_0x561168a3bd80 .scope module, "dut" "alu" 3 82, 4 1 0, S_0x561168a4e430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x561168a4aa80_0 .net *"_ivl_10", 15 0, L_0x561168a7f230;  1 drivers
L_0x7f63497b6018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561168a4f1b0_0 .net/2u *"_ivl_14", 15 0, L_0x7f63497b6018;  1 drivers
v0x561168a54740_0 .net *"_ivl_17", 15 0, L_0x561168a8f4e0;  1 drivers
v0x561168a54a70_0 .net *"_ivl_5", 0 0, L_0x561168a7ee40;  1 drivers
v0x561168a55b80_0 .net *"_ivl_6", 15 0, L_0x561168a7ef70;  1 drivers
v0x561168a57ba0_0 .net *"_ivl_9", 15 0, L_0x561168a7f190;  1 drivers
v0x561168a6d4a0_0 .net "addr_rt", 4 0, L_0x561168a8f810;  1 drivers
v0x561168a6d580_0 .var "b_flag", 0 0;
v0x561168a6d640_0 .net "funct", 5 0, L_0x561168a7eda0;  1 drivers
v0x561168a6d720_0 .var "hi", 31 0;
v0x561168a6d800_0 .net "instructionword", 31 0, v0x561168a6ea60_0;  1 drivers
v0x561168a6d8e0_0 .var "lo", 31 0;
v0x561168a6d9c0_0 .var "memaddroffset", 31 0;
v0x561168a6daa0_0 .var "multresult", 63 0;
v0x561168a6db80_0 .net "op1", 31 0, v0x561168a6ebf0_0;  1 drivers
v0x561168a6dc60_0 .net "op2", 31 0, v0x561168a6ec90_0;  1 drivers
v0x561168a6dd40_0 .net "opcode", 5 0, L_0x561168a7ecb0;  1 drivers
v0x561168a6de20_0 .var "result", 31 0;
v0x561168a6df00_0 .net "shamt", 4 0, L_0x561168a8f710;  1 drivers
v0x561168a6dfe0_0 .net/s "sign_op1", 31 0, v0x561168a6ebf0_0;  alias, 1 drivers
v0x561168a6e0a0_0 .net/s "sign_op2", 31 0, v0x561168a6ec90_0;  alias, 1 drivers
v0x561168a6e140_0 .net "simmediatedata", 31 0, L_0x561168a7f340;  1 drivers
v0x561168a6e200_0 .net "simmediatedatas", 31 0, L_0x561168a7f340;  alias, 1 drivers
v0x561168a6e2c0_0 .net "uimmediatedata", 31 0, L_0x561168a8f5d0;  1 drivers
v0x561168a6e380_0 .net "unsign_op1", 31 0, v0x561168a6ebf0_0;  alias, 1 drivers
v0x561168a6e440_0 .net "unsign_op2", 31 0, v0x561168a6ec90_0;  alias, 1 drivers
v0x561168a6e550_0 .var "unsigned_result", 31 0;
E_0x5611689b36b0/0 .event anyedge, v0x561168a6dd40_0, v0x561168a6d640_0, v0x561168a6dc60_0, v0x561168a6df00_0;
E_0x5611689b36b0/1 .event anyedge, v0x561168a6db80_0, v0x561168a6daa0_0, v0x561168a6d4a0_0, v0x561168a6e140_0;
E_0x5611689b36b0/2 .event anyedge, v0x561168a6e2c0_0, v0x561168a6e550_0;
E_0x5611689b36b0 .event/or E_0x5611689b36b0/0, E_0x5611689b36b0/1, E_0x5611689b36b0/2;
L_0x561168a7ecb0 .part v0x561168a6ea60_0, 26, 6;
L_0x561168a7eda0 .part v0x561168a6ea60_0, 0, 6;
L_0x561168a7ee40 .part v0x561168a6ea60_0, 15, 1;
LS_0x561168a7ef70_0_0 .concat [ 1 1 1 1], L_0x561168a7ee40, L_0x561168a7ee40, L_0x561168a7ee40, L_0x561168a7ee40;
LS_0x561168a7ef70_0_4 .concat [ 1 1 1 1], L_0x561168a7ee40, L_0x561168a7ee40, L_0x561168a7ee40, L_0x561168a7ee40;
LS_0x561168a7ef70_0_8 .concat [ 1 1 1 1], L_0x561168a7ee40, L_0x561168a7ee40, L_0x561168a7ee40, L_0x561168a7ee40;
LS_0x561168a7ef70_0_12 .concat [ 1 1 1 1], L_0x561168a7ee40, L_0x561168a7ee40, L_0x561168a7ee40, L_0x561168a7ee40;
L_0x561168a7ef70 .concat [ 4 4 4 4], LS_0x561168a7ef70_0_0, LS_0x561168a7ef70_0_4, LS_0x561168a7ef70_0_8, LS_0x561168a7ef70_0_12;
L_0x561168a7f190 .part v0x561168a6ea60_0, 0, 16;
L_0x561168a7f230 .concat [ 16 0 0 0], L_0x561168a7f190;
L_0x561168a7f340 .concat [ 16 16 0 0], L_0x561168a7f230, L_0x561168a7ef70;
L_0x561168a8f4e0 .part v0x561168a6ea60_0, 0, 16;
L_0x561168a8f5d0 .concat [ 16 16 0 0], L_0x561168a8f4e0, L_0x7f63497b6018;
L_0x561168a8f710 .part v0x561168a6ea60_0, 6, 5;
L_0x561168a8f810 .part v0x561168a6ea60_0, 16, 5;
S_0x561168a28c30 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f63497ff6a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561168a6f0c0_0 .net "clk", 0 0, o0x7f63497ff6a8;  0 drivers
o0x7f63497ff6d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561168a6f1a0_0 .net "data_address", 31 0, o0x7f63497ff6d8;  0 drivers
o0x7f63497ff708 .functor BUFZ 1, C4<z>; HiZ drive
v0x561168a6f280_0 .net "data_read", 0 0, o0x7f63497ff708;  0 drivers
v0x561168a6f350_0 .var "data_readdata", 31 0;
o0x7f63497ff768 .functor BUFZ 1, C4<z>; HiZ drive
v0x561168a6f430_0 .net "data_write", 0 0, o0x7f63497ff768;  0 drivers
o0x7f63497ff798 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561168a6f4f0_0 .net "data_writedata", 31 0, o0x7f63497ff798;  0 drivers
S_0x561168a3b580 .scope module, "instruction_ram" "instruction_ram" 6 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f63497ff8e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561168a6f690_0 .net "instr_address", 31 0, o0x7f63497ff8e8;  0 drivers
v0x561168a6f790_0 .var "instr_readdata", 31 0;
S_0x561168a3b950 .scope module, "slt_tb" "slt_tb" 7 1;
 .timescale 0 0;
v0x561168a7e2d0_0 .net "active", 0 0, L_0x561168a993d0;  1 drivers
v0x561168a7e390_0 .var "clk", 0 0;
v0x561168a7e430_0 .var "clk_enable", 0 0;
v0x561168a7e520_0 .net "data_address", 31 0, L_0x561168a96fa0;  1 drivers
v0x561168a7e5c0_0 .net "data_read", 0 0, L_0x561168a94b20;  1 drivers
v0x561168a7e6b0_0 .var "data_readdata", 31 0;
v0x561168a7e780_0 .net "data_write", 0 0, L_0x561168a94940;  1 drivers
v0x561168a7e850_0 .net "data_writedata", 31 0, L_0x561168a96c90;  1 drivers
v0x561168a7e920_0 .net "instr_address", 31 0, L_0x561168a98300;  1 drivers
v0x561168a7ea80_0 .var "instr_readdata", 31 0;
v0x561168a7eb20_0 .net "register_v0", 31 0, L_0x561168a96c20;  1 drivers
v0x561168a7ec10_0 .var "reset", 0 0;
S_0x561168a4e060 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x561168a3b950;
 .timescale 0 0;
v0x561168a6f960_0 .var "expected", 31 0;
v0x561168a6fa60_0 .var "funct", 5 0;
v0x561168a6fb40_0 .var "i", 4 0;
v0x561168a6fc00_0 .var "imm", 15 0;
v0x561168a6fce0_0 .var "imm_instr", 31 0;
v0x561168a6fe10_0 .var "opcode", 5 0;
v0x561168a6fef0_0 .var "r_instr", 31 0;
v0x561168a6ffd0_0 .var "rd", 4 0;
v0x561168a700b0_0 .var "rs", 4 0;
v0x561168a70220_0 .var "rt", 4 0;
v0x561168a70300_0 .var "shamt", 4 0;
v0x561168a703e0_0 .var "test", 31 0;
E_0x5611689b09c0 .event posedge, v0x561168a72690_0;
S_0x561168a704c0 .scope module, "dut" "mips_cpu_harvard" 7 125, 8 1 0, S_0x561168a3b950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x561168a4a960 .functor OR 1, L_0x561168a8ffd0, L_0x561168a90310, C4<0>, C4<0>;
L_0x561168a11030 .functor BUFZ 1, L_0x561168a8fb20, C4<0>, C4<0>, C4<0>;
L_0x561168a54950 .functor BUFZ 1, L_0x561168a8fcc0, C4<0>, C4<0>, C4<0>;
L_0x561168a559e0 .functor BUFZ 1, L_0x561168a8fcc0, C4<0>, C4<0>, C4<0>;
L_0x561168a907c0 .functor AND 1, L_0x561168a8fb20, L_0x561168a90bd0, C4<1>, C4<1>;
L_0x561168a57a80 .functor OR 1, L_0x561168a907c0, L_0x561168a90650, C4<0>, C4<0>;
L_0x5611689e6a90 .functor OR 1, L_0x561168a57a80, L_0x561168a909e0, C4<0>, C4<0>;
L_0x561168a90e70 .functor OR 1, L_0x5611689e6a90, L_0x561168a924d0, C4<0>, C4<0>;
L_0x561168a90f80 .functor OR 1, L_0x561168a90e70, L_0x561168a91d40, C4<0>, C4<0>;
L_0x561168a91040 .functor BUFZ 1, L_0x561168a8fe00, C4<0>, C4<0>, C4<0>;
L_0x561168a91c30 .functor AND 1, L_0x561168a91590, L_0x561168a91a00, C4<1>, C4<1>;
L_0x561168a91d40 .functor OR 1, L_0x561168a91290, L_0x561168a91c30, C4<0>, C4<0>;
L_0x561168a924d0 .functor AND 1, L_0x561168a92000, L_0x561168a922b0, C4<1>, C4<1>;
L_0x561168a92c80 .functor OR 1, L_0x561168a92720, L_0x561168a92a40, C4<0>, C4<0>;
L_0x561168a91ea0 .functor OR 1, L_0x561168a931f0, L_0x561168a934f0, C4<0>, C4<0>;
L_0x561168a933d0 .functor AND 1, L_0x561168a92f00, L_0x561168a91ea0, C4<1>, C4<1>;
L_0x561168a93cf0 .functor OR 1, L_0x561168a93980, L_0x561168a93c00, C4<0>, C4<0>;
L_0x561168a93ff0 .functor OR 1, L_0x561168a93cf0, L_0x561168a93e00, C4<0>, C4<0>;
L_0x561168a941a0 .functor AND 1, L_0x561168a8fb20, L_0x561168a93ff0, C4<1>, C4<1>;
L_0x561168a94350 .functor AND 1, L_0x561168a8fb20, L_0x561168a94260, C4<1>, C4<1>;
L_0x561168a94880 .functor AND 1, L_0x561168a8fb20, L_0x561168a94100, C4<1>, C4<1>;
L_0x561168a94b20 .functor BUFZ 1, L_0x561168a54950, C4<0>, C4<0>, C4<0>;
L_0x561168a957b0 .functor AND 1, L_0x561168a993d0, L_0x561168a90f80, C4<1>, C4<1>;
L_0x561168a958c0 .functor OR 1, L_0x561168a91d40, L_0x561168a924d0, C4<0>, C4<0>;
L_0x561168a96c90 .functor BUFZ 32, L_0x561168a96b10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561168a96d50 .functor BUFZ 32, L_0x561168a95aa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561168a96ea0 .functor BUFZ 32, L_0x561168a96b10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561168a96fa0 .functor BUFZ 32, v0x561168a716c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561168a97fa0 .functor AND 1, v0x561168a7e430_0, L_0x561168a941a0, C4<1>, C4<1>;
L_0x561168a98010 .functor AND 1, L_0x561168a97fa0, v0x561168a7b460_0, C4<1>, C4<1>;
L_0x561168a98300 .functor BUFZ 32, v0x561168a72750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561168a993d0 .functor BUFZ 1, v0x561168a7b460_0, C4<0>, C4<0>, C4<0>;
L_0x561168a99550 .functor AND 1, v0x561168a7e430_0, v0x561168a7b460_0, C4<1>, C4<1>;
v0x561168a75550_0 .net *"_ivl_100", 31 0, L_0x561168a91f10;  1 drivers
L_0x7f63497b64e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561168a75650_0 .net *"_ivl_103", 25 0, L_0x7f63497b64e0;  1 drivers
L_0x7f63497b6528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561168a75730_0 .net/2u *"_ivl_104", 31 0, L_0x7f63497b6528;  1 drivers
v0x561168a757f0_0 .net *"_ivl_106", 0 0, L_0x561168a92000;  1 drivers
v0x561168a758b0_0 .net *"_ivl_109", 5 0, L_0x561168a92210;  1 drivers
L_0x7f63497b6570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x561168a75990_0 .net/2u *"_ivl_110", 5 0, L_0x7f63497b6570;  1 drivers
v0x561168a75a70_0 .net *"_ivl_112", 0 0, L_0x561168a922b0;  1 drivers
v0x561168a75b30_0 .net *"_ivl_116", 31 0, L_0x561168a92630;  1 drivers
L_0x7f63497b65b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561168a75c10_0 .net *"_ivl_119", 25 0, L_0x7f63497b65b8;  1 drivers
L_0x7f63497b60f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x561168a75cf0_0 .net/2u *"_ivl_12", 5 0, L_0x7f63497b60f0;  1 drivers
L_0x7f63497b6600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x561168a75dd0_0 .net/2u *"_ivl_120", 31 0, L_0x7f63497b6600;  1 drivers
v0x561168a75eb0_0 .net *"_ivl_122", 0 0, L_0x561168a92720;  1 drivers
v0x561168a75f70_0 .net *"_ivl_124", 31 0, L_0x561168a92950;  1 drivers
L_0x7f63497b6648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561168a76050_0 .net *"_ivl_127", 25 0, L_0x7f63497b6648;  1 drivers
L_0x7f63497b6690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x561168a76130_0 .net/2u *"_ivl_128", 31 0, L_0x7f63497b6690;  1 drivers
v0x561168a76210_0 .net *"_ivl_130", 0 0, L_0x561168a92a40;  1 drivers
v0x561168a762d0_0 .net *"_ivl_134", 31 0, L_0x561168a92e10;  1 drivers
L_0x7f63497b66d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561168a764c0_0 .net *"_ivl_137", 25 0, L_0x7f63497b66d8;  1 drivers
L_0x7f63497b6720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561168a765a0_0 .net/2u *"_ivl_138", 31 0, L_0x7f63497b6720;  1 drivers
v0x561168a76680_0 .net *"_ivl_140", 0 0, L_0x561168a92f00;  1 drivers
v0x561168a76740_0 .net *"_ivl_143", 5 0, L_0x561168a93150;  1 drivers
L_0x7f63497b6768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x561168a76820_0 .net/2u *"_ivl_144", 5 0, L_0x7f63497b6768;  1 drivers
v0x561168a76900_0 .net *"_ivl_146", 0 0, L_0x561168a931f0;  1 drivers
v0x561168a769c0_0 .net *"_ivl_149", 5 0, L_0x561168a93450;  1 drivers
L_0x7f63497b67b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x561168a76aa0_0 .net/2u *"_ivl_150", 5 0, L_0x7f63497b67b0;  1 drivers
v0x561168a76b80_0 .net *"_ivl_152", 0 0, L_0x561168a934f0;  1 drivers
v0x561168a76c40_0 .net *"_ivl_155", 0 0, L_0x561168a91ea0;  1 drivers
v0x561168a76d00_0 .net *"_ivl_159", 1 0, L_0x561168a93890;  1 drivers
L_0x7f63497b6138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x561168a76de0_0 .net/2u *"_ivl_16", 5 0, L_0x7f63497b6138;  1 drivers
L_0x7f63497b67f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x561168a76ec0_0 .net/2u *"_ivl_160", 1 0, L_0x7f63497b67f8;  1 drivers
v0x561168a76fa0_0 .net *"_ivl_162", 0 0, L_0x561168a93980;  1 drivers
L_0x7f63497b6840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x561168a77060_0 .net/2u *"_ivl_164", 5 0, L_0x7f63497b6840;  1 drivers
v0x561168a77140_0 .net *"_ivl_166", 0 0, L_0x561168a93c00;  1 drivers
v0x561168a77410_0 .net *"_ivl_169", 0 0, L_0x561168a93cf0;  1 drivers
L_0x7f63497b6888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x561168a774d0_0 .net/2u *"_ivl_170", 5 0, L_0x7f63497b6888;  1 drivers
v0x561168a775b0_0 .net *"_ivl_172", 0 0, L_0x561168a93e00;  1 drivers
v0x561168a77670_0 .net *"_ivl_175", 0 0, L_0x561168a93ff0;  1 drivers
L_0x7f63497b68d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x561168a77730_0 .net/2u *"_ivl_178", 5 0, L_0x7f63497b68d0;  1 drivers
v0x561168a77810_0 .net *"_ivl_180", 0 0, L_0x561168a94260;  1 drivers
L_0x7f63497b6918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x561168a778d0_0 .net/2u *"_ivl_184", 5 0, L_0x7f63497b6918;  1 drivers
v0x561168a779b0_0 .net *"_ivl_186", 0 0, L_0x561168a94100;  1 drivers
L_0x7f63497b6960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561168a77a70_0 .net/2u *"_ivl_190", 0 0, L_0x7f63497b6960;  1 drivers
v0x561168a77b50_0 .net *"_ivl_20", 31 0, L_0x561168a8fee0;  1 drivers
L_0x7f63497b69a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x561168a77c30_0 .net/2u *"_ivl_200", 4 0, L_0x7f63497b69a8;  1 drivers
v0x561168a77d10_0 .net *"_ivl_203", 4 0, L_0x561168a95040;  1 drivers
v0x561168a77df0_0 .net *"_ivl_205", 4 0, L_0x561168a95260;  1 drivers
v0x561168a77ed0_0 .net *"_ivl_206", 4 0, L_0x561168a95300;  1 drivers
v0x561168a77fb0_0 .net *"_ivl_213", 0 0, L_0x561168a958c0;  1 drivers
L_0x7f63497b69f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561168a78070_0 .net/2u *"_ivl_214", 31 0, L_0x7f63497b69f0;  1 drivers
v0x561168a78150_0 .net *"_ivl_216", 31 0, L_0x561168a95a00;  1 drivers
v0x561168a78230_0 .net *"_ivl_218", 31 0, L_0x561168a95cb0;  1 drivers
v0x561168a78310_0 .net *"_ivl_220", 31 0, L_0x561168a95e40;  1 drivers
v0x561168a783f0_0 .net *"_ivl_222", 31 0, L_0x561168a96180;  1 drivers
L_0x7f63497b6180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561168a784d0_0 .net *"_ivl_23", 25 0, L_0x7f63497b6180;  1 drivers
v0x561168a785b0_0 .net *"_ivl_235", 0 0, L_0x561168a97fa0;  1 drivers
L_0x7f63497b6b10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561168a78670_0 .net/2u *"_ivl_238", 31 0, L_0x7f63497b6b10;  1 drivers
L_0x7f63497b61c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561168a78750_0 .net/2u *"_ivl_24", 31 0, L_0x7f63497b61c8;  1 drivers
v0x561168a78830_0 .net *"_ivl_243", 15 0, L_0x561168a98460;  1 drivers
v0x561168a78910_0 .net *"_ivl_244", 17 0, L_0x561168a986d0;  1 drivers
L_0x7f63497b6b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561168a789f0_0 .net *"_ivl_247", 1 0, L_0x7f63497b6b58;  1 drivers
v0x561168a78ad0_0 .net *"_ivl_250", 15 0, L_0x561168a98810;  1 drivers
L_0x7f63497b6ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561168a78bb0_0 .net *"_ivl_252", 1 0, L_0x7f63497b6ba0;  1 drivers
v0x561168a78c90_0 .net *"_ivl_255", 0 0, L_0x561168a98c20;  1 drivers
L_0x7f63497b6be8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x561168a78d70_0 .net/2u *"_ivl_256", 13 0, L_0x7f63497b6be8;  1 drivers
L_0x7f63497b6c30 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x561168a78e50_0 .net/2u *"_ivl_258", 13 0, L_0x7f63497b6c30;  1 drivers
v0x561168a79340_0 .net *"_ivl_26", 0 0, L_0x561168a8ffd0;  1 drivers
v0x561168a79400_0 .net *"_ivl_260", 13 0, L_0x561168a98f00;  1 drivers
v0x561168a794e0_0 .net *"_ivl_28", 31 0, L_0x561168a90190;  1 drivers
L_0x7f63497b6210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561168a795c0_0 .net *"_ivl_31", 25 0, L_0x7f63497b6210;  1 drivers
L_0x7f63497b6258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x561168a796a0_0 .net/2u *"_ivl_32", 31 0, L_0x7f63497b6258;  1 drivers
v0x561168a79780_0 .net *"_ivl_34", 0 0, L_0x561168a90310;  1 drivers
v0x561168a79840_0 .net *"_ivl_4", 31 0, L_0x561168a8f9f0;  1 drivers
v0x561168a79920_0 .net *"_ivl_45", 2 0, L_0x561168a905b0;  1 drivers
L_0x7f63497b62a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x561168a79a00_0 .net/2u *"_ivl_46", 2 0, L_0x7f63497b62a0;  1 drivers
v0x561168a79ae0_0 .net *"_ivl_51", 2 0, L_0x561168a90830;  1 drivers
L_0x7f63497b62e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x561168a79bc0_0 .net/2u *"_ivl_52", 2 0, L_0x7f63497b62e8;  1 drivers
v0x561168a79ca0_0 .net *"_ivl_57", 0 0, L_0x561168a90bd0;  1 drivers
v0x561168a79d60_0 .net *"_ivl_59", 0 0, L_0x561168a907c0;  1 drivers
v0x561168a79e20_0 .net *"_ivl_61", 0 0, L_0x561168a57a80;  1 drivers
v0x561168a79ee0_0 .net *"_ivl_63", 0 0, L_0x5611689e6a90;  1 drivers
v0x561168a79fa0_0 .net *"_ivl_65", 0 0, L_0x561168a90e70;  1 drivers
L_0x7f63497b6060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561168a7a060_0 .net *"_ivl_7", 25 0, L_0x7f63497b6060;  1 drivers
v0x561168a7a140_0 .net *"_ivl_70", 31 0, L_0x561168a91160;  1 drivers
L_0x7f63497b6330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561168a7a220_0 .net *"_ivl_73", 25 0, L_0x7f63497b6330;  1 drivers
L_0x7f63497b6378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x561168a7a300_0 .net/2u *"_ivl_74", 31 0, L_0x7f63497b6378;  1 drivers
v0x561168a7a3e0_0 .net *"_ivl_76", 0 0, L_0x561168a91290;  1 drivers
v0x561168a7a4a0_0 .net *"_ivl_78", 31 0, L_0x561168a91400;  1 drivers
L_0x7f63497b60a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561168a7a580_0 .net/2u *"_ivl_8", 31 0, L_0x7f63497b60a8;  1 drivers
L_0x7f63497b63c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561168a7a660_0 .net *"_ivl_81", 25 0, L_0x7f63497b63c0;  1 drivers
L_0x7f63497b6408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561168a7a740_0 .net/2u *"_ivl_82", 31 0, L_0x7f63497b6408;  1 drivers
v0x561168a7a820_0 .net *"_ivl_84", 0 0, L_0x561168a91590;  1 drivers
v0x561168a7a8e0_0 .net *"_ivl_87", 0 0, L_0x561168a91700;  1 drivers
v0x561168a7a9c0_0 .net *"_ivl_88", 31 0, L_0x561168a914a0;  1 drivers
L_0x7f63497b6450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561168a7aaa0_0 .net *"_ivl_91", 30 0, L_0x7f63497b6450;  1 drivers
L_0x7f63497b6498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561168a7ab80_0 .net/2u *"_ivl_92", 31 0, L_0x7f63497b6498;  1 drivers
v0x561168a7ac60_0 .net *"_ivl_94", 0 0, L_0x561168a91a00;  1 drivers
v0x561168a7ad20_0 .net *"_ivl_97", 0 0, L_0x561168a91c30;  1 drivers
v0x561168a7ade0_0 .net "active", 0 0, L_0x561168a993d0;  alias, 1 drivers
v0x561168a7aea0_0 .net "alu_op1", 31 0, L_0x561168a96d50;  1 drivers
v0x561168a7af60_0 .net "alu_op2", 31 0, L_0x561168a96ea0;  1 drivers
v0x561168a7b020_0 .net "alui_instr", 0 0, L_0x561168a90650;  1 drivers
v0x561168a7b0e0_0 .net "b_flag", 0 0, v0x561168a711f0_0;  1 drivers
v0x561168a7b180_0 .net "b_imm", 17 0, L_0x561168a98ae0;  1 drivers
v0x561168a7b240_0 .net "b_offset", 31 0, L_0x561168a99090;  1 drivers
v0x561168a7b320_0 .net "clk", 0 0, v0x561168a7e390_0;  1 drivers
v0x561168a7b3c0_0 .net "clk_enable", 0 0, v0x561168a7e430_0;  1 drivers
v0x561168a7b460_0 .var "cpu_active", 0 0;
v0x561168a7b500_0 .net "curr_addr", 31 0, v0x561168a72750_0;  1 drivers
v0x561168a7b5f0_0 .net "curr_addr_p4", 31 0, L_0x561168a98260;  1 drivers
v0x561168a7b6b0_0 .net "data_address", 31 0, L_0x561168a96fa0;  alias, 1 drivers
v0x561168a7b790_0 .net "data_read", 0 0, L_0x561168a94b20;  alias, 1 drivers
v0x561168a7b850_0 .net "data_readdata", 31 0, v0x561168a7e6b0_0;  1 drivers
v0x561168a7b930_0 .net "data_write", 0 0, L_0x561168a94940;  alias, 1 drivers
v0x561168a7b9f0_0 .net "data_writedata", 31 0, L_0x561168a96c90;  alias, 1 drivers
v0x561168a7bad0_0 .net "funct_code", 5 0, L_0x561168a8f950;  1 drivers
v0x561168a7bbb0_0 .net "hi_out", 31 0, v0x561168a72e40_0;  1 drivers
v0x561168a7bca0_0 .net "hl_reg_enable", 0 0, L_0x561168a98010;  1 drivers
v0x561168a7bd40_0 .net "instr_address", 31 0, L_0x561168a98300;  alias, 1 drivers
v0x561168a7be00_0 .net "instr_opcode", 5 0, L_0x561168a8f8b0;  1 drivers
v0x561168a7bee0_0 .net "instr_readdata", 31 0, v0x561168a7ea80_0;  1 drivers
v0x561168a7bfa0_0 .net "j_imm", 0 0, L_0x561168a92c80;  1 drivers
v0x561168a7c040_0 .net "j_reg", 0 0, L_0x561168a933d0;  1 drivers
v0x561168a7c100_0 .net "l_type", 0 0, L_0x561168a909e0;  1 drivers
v0x561168a7c1c0_0 .net "link_const", 0 0, L_0x561168a91d40;  1 drivers
v0x561168a7c280_0 .net "link_reg", 0 0, L_0x561168a924d0;  1 drivers
v0x561168a7c340_0 .net "lo_out", 31 0, v0x561168a73690_0;  1 drivers
v0x561168a7c430_0 .net "lw", 0 0, L_0x561168a8fcc0;  1 drivers
v0x561168a7c4d0_0 .net "mem_read", 0 0, L_0x561168a54950;  1 drivers
v0x561168a7c590_0 .net "mem_to_reg", 0 0, L_0x561168a559e0;  1 drivers
v0x561168a7ce60_0 .net "mem_write", 0 0, L_0x561168a91040;  1 drivers
v0x561168a7cf20_0 .net "memaddroffset", 31 0, v0x561168a716c0_0;  1 drivers
v0x561168a7d010_0 .net "mfhi", 0 0, L_0x561168a94350;  1 drivers
v0x561168a7d0b0_0 .net "mflo", 0 0, L_0x561168a94880;  1 drivers
v0x561168a7d170_0 .net "movefrom", 0 0, L_0x561168a4a960;  1 drivers
v0x561168a7d230_0 .net "muldiv", 0 0, L_0x561168a941a0;  1 drivers
v0x561168a7d2f0_0 .var "next_instr_addr", 31 0;
v0x561168a7d3e0_0 .net "pc_enable", 0 0, L_0x561168a99550;  1 drivers
v0x561168a7d4b0_0 .net "r_format", 0 0, L_0x561168a8fb20;  1 drivers
v0x561168a7d550_0 .net "reg_a_read_data", 31 0, L_0x561168a95aa0;  1 drivers
v0x561168a7d620_0 .net "reg_a_read_index", 4 0, L_0x561168a94cf0;  1 drivers
v0x561168a7d6f0_0 .net "reg_b_read_data", 31 0, L_0x561168a96b10;  1 drivers
v0x561168a7d7c0_0 .net "reg_b_read_index", 4 0, L_0x561168a94f50;  1 drivers
v0x561168a7d890_0 .net "reg_dst", 0 0, L_0x561168a11030;  1 drivers
v0x561168a7d930_0 .net "reg_write", 0 0, L_0x561168a90f80;  1 drivers
v0x561168a7d9f0_0 .net "reg_write_data", 31 0, L_0x561168a96310;  1 drivers
v0x561168a7dae0_0 .net "reg_write_enable", 0 0, L_0x561168a957b0;  1 drivers
v0x561168a7dbb0_0 .net "reg_write_index", 4 0, L_0x561168a95620;  1 drivers
v0x561168a7dc80_0 .net "register_v0", 31 0, L_0x561168a96c20;  alias, 1 drivers
v0x561168a7dd50_0 .net "reset", 0 0, v0x561168a7ec10_0;  1 drivers
v0x561168a7de80_0 .net "result", 31 0, v0x561168a71b20_0;  1 drivers
v0x561168a7df50_0 .net "result_hi", 31 0, v0x561168a71420_0;  1 drivers
v0x561168a7dff0_0 .net "result_lo", 31 0, v0x561168a715e0_0;  1 drivers
v0x561168a7e090_0 .net "sw", 0 0, L_0x561168a8fe00;  1 drivers
E_0x5611689b2600/0 .event anyedge, v0x561168a711f0_0, v0x561168a7b5f0_0, v0x561168a7b240_0, v0x561168a7bfa0_0;
E_0x5611689b2600/1 .event anyedge, v0x561168a71500_0, v0x561168a7c040_0, v0x561168a74590_0;
E_0x5611689b2600 .event/or E_0x5611689b2600/0, E_0x5611689b2600/1;
L_0x561168a8f8b0 .part v0x561168a7ea80_0, 26, 6;
L_0x561168a8f950 .part v0x561168a7ea80_0, 0, 6;
L_0x561168a8f9f0 .concat [ 6 26 0 0], L_0x561168a8f8b0, L_0x7f63497b6060;
L_0x561168a8fb20 .cmp/eq 32, L_0x561168a8f9f0, L_0x7f63497b60a8;
L_0x561168a8fcc0 .cmp/eq 6, L_0x561168a8f8b0, L_0x7f63497b60f0;
L_0x561168a8fe00 .cmp/eq 6, L_0x561168a8f8b0, L_0x7f63497b6138;
L_0x561168a8fee0 .concat [ 6 26 0 0], L_0x561168a8f8b0, L_0x7f63497b6180;
L_0x561168a8ffd0 .cmp/eq 32, L_0x561168a8fee0, L_0x7f63497b61c8;
L_0x561168a90190 .concat [ 6 26 0 0], L_0x561168a8f8b0, L_0x7f63497b6210;
L_0x561168a90310 .cmp/eq 32, L_0x561168a90190, L_0x7f63497b6258;
L_0x561168a905b0 .part L_0x561168a8f8b0, 3, 3;
L_0x561168a90650 .cmp/eq 3, L_0x561168a905b0, L_0x7f63497b62a0;
L_0x561168a90830 .part L_0x561168a8f8b0, 3, 3;
L_0x561168a909e0 .cmp/eq 3, L_0x561168a90830, L_0x7f63497b62e8;
L_0x561168a90bd0 .reduce/nor L_0x561168a941a0;
L_0x561168a91160 .concat [ 6 26 0 0], L_0x561168a8f8b0, L_0x7f63497b6330;
L_0x561168a91290 .cmp/eq 32, L_0x561168a91160, L_0x7f63497b6378;
L_0x561168a91400 .concat [ 6 26 0 0], L_0x561168a8f8b0, L_0x7f63497b63c0;
L_0x561168a91590 .cmp/eq 32, L_0x561168a91400, L_0x7f63497b6408;
L_0x561168a91700 .part v0x561168a7ea80_0, 20, 1;
L_0x561168a914a0 .concat [ 1 31 0 0], L_0x561168a91700, L_0x7f63497b6450;
L_0x561168a91a00 .cmp/eq 32, L_0x561168a914a0, L_0x7f63497b6498;
L_0x561168a91f10 .concat [ 6 26 0 0], L_0x561168a8f8b0, L_0x7f63497b64e0;
L_0x561168a92000 .cmp/eq 32, L_0x561168a91f10, L_0x7f63497b6528;
L_0x561168a92210 .part v0x561168a7ea80_0, 0, 6;
L_0x561168a922b0 .cmp/eq 6, L_0x561168a92210, L_0x7f63497b6570;
L_0x561168a92630 .concat [ 6 26 0 0], L_0x561168a8f8b0, L_0x7f63497b65b8;
L_0x561168a92720 .cmp/eq 32, L_0x561168a92630, L_0x7f63497b6600;
L_0x561168a92950 .concat [ 6 26 0 0], L_0x561168a8f8b0, L_0x7f63497b6648;
L_0x561168a92a40 .cmp/eq 32, L_0x561168a92950, L_0x7f63497b6690;
L_0x561168a92e10 .concat [ 6 26 0 0], L_0x561168a8f8b0, L_0x7f63497b66d8;
L_0x561168a92f00 .cmp/eq 32, L_0x561168a92e10, L_0x7f63497b6720;
L_0x561168a93150 .part v0x561168a7ea80_0, 0, 6;
L_0x561168a931f0 .cmp/eq 6, L_0x561168a93150, L_0x7f63497b6768;
L_0x561168a93450 .part v0x561168a7ea80_0, 0, 6;
L_0x561168a934f0 .cmp/eq 6, L_0x561168a93450, L_0x7f63497b67b0;
L_0x561168a93890 .part L_0x561168a8f950, 3, 2;
L_0x561168a93980 .cmp/eq 2, L_0x561168a93890, L_0x7f63497b67f8;
L_0x561168a93c00 .cmp/eq 6, L_0x561168a8f950, L_0x7f63497b6840;
L_0x561168a93e00 .cmp/eq 6, L_0x561168a8f950, L_0x7f63497b6888;
L_0x561168a94260 .cmp/eq 6, L_0x561168a8f950, L_0x7f63497b68d0;
L_0x561168a94100 .cmp/eq 6, L_0x561168a8f950, L_0x7f63497b6918;
L_0x561168a94940 .functor MUXZ 1, L_0x7f63497b6960, L_0x561168a91040, L_0x561168a993d0, C4<>;
L_0x561168a94cf0 .part v0x561168a7ea80_0, 21, 5;
L_0x561168a94f50 .part v0x561168a7ea80_0, 16, 5;
L_0x561168a95040 .part v0x561168a7ea80_0, 11, 5;
L_0x561168a95260 .part v0x561168a7ea80_0, 16, 5;
L_0x561168a95300 .functor MUXZ 5, L_0x561168a95260, L_0x561168a95040, L_0x561168a11030, C4<>;
L_0x561168a95620 .functor MUXZ 5, L_0x561168a95300, L_0x7f63497b69a8, L_0x561168a91d40, C4<>;
L_0x561168a95a00 .arith/sum 32, L_0x561168a98260, L_0x7f63497b69f0;
L_0x561168a95cb0 .functor MUXZ 32, v0x561168a71b20_0, v0x561168a7e6b0_0, L_0x561168a559e0, C4<>;
L_0x561168a95e40 .functor MUXZ 32, L_0x561168a95cb0, v0x561168a73690_0, L_0x561168a94880, C4<>;
L_0x561168a96180 .functor MUXZ 32, L_0x561168a95e40, v0x561168a72e40_0, L_0x561168a94350, C4<>;
L_0x561168a96310 .functor MUXZ 32, L_0x561168a96180, L_0x561168a95a00, L_0x561168a958c0, C4<>;
L_0x561168a98260 .arith/sum 32, v0x561168a72750_0, L_0x7f63497b6b10;
L_0x561168a98460 .part v0x561168a7ea80_0, 0, 16;
L_0x561168a986d0 .concat [ 16 2 0 0], L_0x561168a98460, L_0x7f63497b6b58;
L_0x561168a98810 .part L_0x561168a986d0, 0, 16;
L_0x561168a98ae0 .concat [ 2 16 0 0], L_0x7f63497b6ba0, L_0x561168a98810;
L_0x561168a98c20 .part L_0x561168a98ae0, 17, 1;
L_0x561168a98f00 .functor MUXZ 14, L_0x7f63497b6c30, L_0x7f63497b6be8, L_0x561168a98c20, C4<>;
L_0x561168a99090 .concat [ 18 14 0 0], L_0x561168a98ae0, L_0x561168a98f00;
S_0x561168a707e0 .scope module, "cpu_alu" "alu" 8 158, 4 1 0, S_0x561168a704c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x561168a70b80_0 .net *"_ivl_10", 15 0, L_0x561168a97960;  1 drivers
L_0x7f63497b6ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561168a70c80_0 .net/2u *"_ivl_14", 15 0, L_0x7f63497b6ac8;  1 drivers
v0x561168a70d60_0 .net *"_ivl_17", 15 0, L_0x561168a97bd0;  1 drivers
v0x561168a70e20_0 .net *"_ivl_5", 0 0, L_0x561168a97240;  1 drivers
v0x561168a70f00_0 .net *"_ivl_6", 15 0, L_0x561168a972e0;  1 drivers
v0x561168a71030_0 .net *"_ivl_9", 15 0, L_0x561168a976b0;  1 drivers
v0x561168a71110_0 .net "addr_rt", 4 0, L_0x561168a97f00;  1 drivers
v0x561168a711f0_0 .var "b_flag", 0 0;
v0x561168a712b0_0 .net "funct", 5 0, L_0x561168a971a0;  1 drivers
v0x561168a71420_0 .var "hi", 31 0;
v0x561168a71500_0 .net "instructionword", 31 0, v0x561168a7ea80_0;  alias, 1 drivers
v0x561168a715e0_0 .var "lo", 31 0;
v0x561168a716c0_0 .var "memaddroffset", 31 0;
v0x561168a717a0_0 .var "multresult", 63 0;
v0x561168a71880_0 .net "op1", 31 0, L_0x561168a96d50;  alias, 1 drivers
v0x561168a71960_0 .net "op2", 31 0, L_0x561168a96ea0;  alias, 1 drivers
v0x561168a71a40_0 .net "opcode", 5 0, L_0x561168a97100;  1 drivers
v0x561168a71b20_0 .var "result", 31 0;
v0x561168a71c00_0 .net "shamt", 4 0, L_0x561168a97e00;  1 drivers
v0x561168a71ce0_0 .net/s "sign_op1", 31 0, L_0x561168a96d50;  alias, 1 drivers
v0x561168a71da0_0 .net/s "sign_op2", 31 0, L_0x561168a96ea0;  alias, 1 drivers
v0x561168a71e70_0 .net "simmediatedata", 31 0, L_0x561168a97a40;  1 drivers
v0x561168a71f30_0 .net "simmediatedatas", 31 0, L_0x561168a97a40;  alias, 1 drivers
v0x561168a72020_0 .net "uimmediatedata", 31 0, L_0x561168a97cc0;  1 drivers
v0x561168a720e0_0 .net "unsign_op1", 31 0, L_0x561168a96d50;  alias, 1 drivers
v0x561168a721a0_0 .net "unsign_op2", 31 0, L_0x561168a96ea0;  alias, 1 drivers
v0x561168a722b0_0 .var "unsigned_result", 31 0;
E_0x56116898a6f0/0 .event anyedge, v0x561168a71a40_0, v0x561168a712b0_0, v0x561168a71960_0, v0x561168a71c00_0;
E_0x56116898a6f0/1 .event anyedge, v0x561168a71880_0, v0x561168a717a0_0, v0x561168a71110_0, v0x561168a71e70_0;
E_0x56116898a6f0/2 .event anyedge, v0x561168a72020_0, v0x561168a722b0_0;
E_0x56116898a6f0 .event/or E_0x56116898a6f0/0, E_0x56116898a6f0/1, E_0x56116898a6f0/2;
L_0x561168a97100 .part v0x561168a7ea80_0, 26, 6;
L_0x561168a971a0 .part v0x561168a7ea80_0, 0, 6;
L_0x561168a97240 .part v0x561168a7ea80_0, 15, 1;
LS_0x561168a972e0_0_0 .concat [ 1 1 1 1], L_0x561168a97240, L_0x561168a97240, L_0x561168a97240, L_0x561168a97240;
LS_0x561168a972e0_0_4 .concat [ 1 1 1 1], L_0x561168a97240, L_0x561168a97240, L_0x561168a97240, L_0x561168a97240;
LS_0x561168a972e0_0_8 .concat [ 1 1 1 1], L_0x561168a97240, L_0x561168a97240, L_0x561168a97240, L_0x561168a97240;
LS_0x561168a972e0_0_12 .concat [ 1 1 1 1], L_0x561168a97240, L_0x561168a97240, L_0x561168a97240, L_0x561168a97240;
L_0x561168a972e0 .concat [ 4 4 4 4], LS_0x561168a972e0_0_0, LS_0x561168a972e0_0_4, LS_0x561168a972e0_0_8, LS_0x561168a972e0_0_12;
L_0x561168a976b0 .part v0x561168a7ea80_0, 0, 16;
L_0x561168a97960 .concat [ 16 0 0 0], L_0x561168a976b0;
L_0x561168a97a40 .concat [ 16 16 0 0], L_0x561168a97960, L_0x561168a972e0;
L_0x561168a97bd0 .part v0x561168a7ea80_0, 0, 16;
L_0x561168a97cc0 .concat [ 16 16 0 0], L_0x561168a97bd0, L_0x7f63497b6ac8;
L_0x561168a97e00 .part v0x561168a7ea80_0, 6, 5;
L_0x561168a97f00 .part v0x561168a7ea80_0, 16, 5;
S_0x561168a724e0 .scope module, "cpu_pc" "pc" 8 235, 9 1 0, S_0x561168a704c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x561168a72690_0 .net "clk", 0 0, v0x561168a7e390_0;  alias, 1 drivers
v0x561168a72750_0 .var "curr_addr", 31 0;
v0x561168a72830_0 .net "enable", 0 0, L_0x561168a99550;  alias, 1 drivers
v0x561168a728d0_0 .net "next_addr", 31 0, v0x561168a7d2f0_0;  1 drivers
v0x561168a729b0_0 .net "reset", 0 0, v0x561168a7ec10_0;  alias, 1 drivers
S_0x561168a72b60 .scope module, "hi" "hl_reg" 8 185, 10 1 0, S_0x561168a704c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x561168a72d70_0 .net "clk", 0 0, v0x561168a7e390_0;  alias, 1 drivers
v0x561168a72e40_0 .var "data", 31 0;
v0x561168a72f00_0 .net "data_in", 31 0, v0x561168a71420_0;  alias, 1 drivers
v0x561168a73000_0 .net "data_out", 31 0, v0x561168a72e40_0;  alias, 1 drivers
v0x561168a730c0_0 .net "enable", 0 0, L_0x561168a98010;  alias, 1 drivers
v0x561168a731d0_0 .net "reset", 0 0, v0x561168a7ec10_0;  alias, 1 drivers
S_0x561168a73320 .scope module, "lo" "hl_reg" 8 177, 10 1 0, S_0x561168a704c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x561168a73580_0 .net "clk", 0 0, v0x561168a7e390_0;  alias, 1 drivers
v0x561168a73690_0 .var "data", 31 0;
v0x561168a73770_0 .net "data_in", 31 0, v0x561168a715e0_0;  alias, 1 drivers
v0x561168a73840_0 .net "data_out", 31 0, v0x561168a73690_0;  alias, 1 drivers
v0x561168a73900_0 .net "enable", 0 0, L_0x561168a98010;  alias, 1 drivers
v0x561168a739f0_0 .net "reset", 0 0, v0x561168a7ec10_0;  alias, 1 drivers
S_0x561168a73b60 .scope module, "register" "regfile" 8 124, 11 1 0, S_0x561168a704c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x561168a95aa0 .functor BUFZ 32, L_0x561168a966b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561168a96b10 .functor BUFZ 32, L_0x561168a96930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561168a749f0_2 .array/port v0x561168a749f0, 2;
L_0x561168a96c20 .functor BUFZ 32, v0x561168a749f0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561168a73ea0_0 .net *"_ivl_0", 31 0, L_0x561168a966b0;  1 drivers
v0x561168a73fa0_0 .net *"_ivl_10", 6 0, L_0x561168a969d0;  1 drivers
L_0x7f63497b6a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561168a74080_0 .net *"_ivl_13", 1 0, L_0x7f63497b6a80;  1 drivers
v0x561168a74140_0 .net *"_ivl_2", 6 0, L_0x561168a96750;  1 drivers
L_0x7f63497b6a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561168a74220_0 .net *"_ivl_5", 1 0, L_0x7f63497b6a38;  1 drivers
v0x561168a74350_0 .net *"_ivl_8", 31 0, L_0x561168a96930;  1 drivers
v0x561168a74430_0 .net "r_clk", 0 0, v0x561168a7e390_0;  alias, 1 drivers
v0x561168a744d0_0 .net "r_clk_enable", 0 0, v0x561168a7e430_0;  alias, 1 drivers
v0x561168a74590_0 .net "read_data1", 31 0, L_0x561168a95aa0;  alias, 1 drivers
v0x561168a74670_0 .net "read_data2", 31 0, L_0x561168a96b10;  alias, 1 drivers
v0x561168a74750_0 .net "read_reg1", 4 0, L_0x561168a94cf0;  alias, 1 drivers
v0x561168a74830_0 .net "read_reg2", 4 0, L_0x561168a94f50;  alias, 1 drivers
v0x561168a74910_0 .net "register_v0", 31 0, L_0x561168a96c20;  alias, 1 drivers
v0x561168a749f0 .array "registers", 0 31, 31 0;
v0x561168a74fc0_0 .net "reset", 0 0, v0x561168a7ec10_0;  alias, 1 drivers
v0x561168a75060_0 .net "write_control", 0 0, L_0x561168a957b0;  alias, 1 drivers
v0x561168a75120_0 .net "write_data", 31 0, L_0x561168a96310;  alias, 1 drivers
v0x561168a75310_0 .net "write_reg", 4 0, L_0x561168a95620;  alias, 1 drivers
L_0x561168a966b0 .array/port v0x561168a749f0, L_0x561168a96750;
L_0x561168a96750 .concat [ 5 2 0 0], L_0x561168a94cf0, L_0x7f63497b6a38;
L_0x561168a96930 .array/port v0x561168a749f0, L_0x561168a969d0;
L_0x561168a969d0 .concat [ 5 2 0 0], L_0x561168a94f50, L_0x7f63497b6a80;
    .scope S_0x561168a3bd80;
T_0 ;
    %wait E_0x5611689b36b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561168a6d580_0, 0, 1;
    %load/vec4 v0x561168a6dd40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x561168a6d640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x561168a6e0a0_0;
    %ix/getv 4, v0x561168a6df00_0;
    %shiftl 4;
    %store/vec4 v0x561168a6e550_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x561168a6e0a0_0;
    %ix/getv 4, v0x561168a6df00_0;
    %shiftr 4;
    %store/vec4 v0x561168a6e550_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x561168a6e0a0_0;
    %ix/getv 4, v0x561168a6df00_0;
    %shiftr/s 4;
    %store/vec4 v0x561168a6e550_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x561168a6e0a0_0;
    %load/vec4 v0x561168a6e380_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x561168a6e550_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x561168a6e0a0_0;
    %load/vec4 v0x561168a6e380_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x561168a6e550_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x561168a6e0a0_0;
    %load/vec4 v0x561168a6e380_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x561168a6e550_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x561168a6dfe0_0;
    %pad/s 64;
    %load/vec4 v0x561168a6e0a0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x561168a6daa0_0, 0, 64;
    %load/vec4 v0x561168a6daa0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x561168a6d720_0, 0, 32;
    %load/vec4 v0x561168a6daa0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x561168a6d8e0_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x561168a6e380_0;
    %pad/u 64;
    %load/vec4 v0x561168a6e440_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x561168a6daa0_0, 0, 64;
    %load/vec4 v0x561168a6daa0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x561168a6d720_0, 0, 32;
    %load/vec4 v0x561168a6daa0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x561168a6d8e0_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x561168a6dfe0_0;
    %load/vec4 v0x561168a6e0a0_0;
    %mod/s;
    %store/vec4 v0x561168a6d720_0, 0, 32;
    %load/vec4 v0x561168a6dfe0_0;
    %load/vec4 v0x561168a6e0a0_0;
    %div/s;
    %store/vec4 v0x561168a6d8e0_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x561168a6e380_0;
    %load/vec4 v0x561168a6e440_0;
    %mod;
    %store/vec4 v0x561168a6d720_0, 0, 32;
    %load/vec4 v0x561168a6e380_0;
    %load/vec4 v0x561168a6e440_0;
    %div;
    %store/vec4 v0x561168a6d8e0_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x561168a6db80_0;
    %store/vec4 v0x561168a6d720_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x561168a6db80_0;
    %store/vec4 v0x561168a6d8e0_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x561168a6dfe0_0;
    %load/vec4 v0x561168a6e0a0_0;
    %add;
    %store/vec4 v0x561168a6e550_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x561168a6e380_0;
    %load/vec4 v0x561168a6e440_0;
    %add;
    %store/vec4 v0x561168a6e550_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x561168a6e380_0;
    %load/vec4 v0x561168a6e440_0;
    %sub;
    %store/vec4 v0x561168a6e550_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x561168a6e380_0;
    %load/vec4 v0x561168a6e440_0;
    %and;
    %store/vec4 v0x561168a6e550_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x561168a6e380_0;
    %load/vec4 v0x561168a6e440_0;
    %or;
    %store/vec4 v0x561168a6e550_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x561168a6e380_0;
    %load/vec4 v0x561168a6e440_0;
    %xor;
    %store/vec4 v0x561168a6e550_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x561168a6e380_0;
    %load/vec4 v0x561168a6e440_0;
    %or;
    %inv;
    %store/vec4 v0x561168a6e550_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x561168a6dfe0_0;
    %load/vec4 v0x561168a6e0a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x561168a6e550_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x561168a6e380_0;
    %load/vec4 v0x561168a6e440_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x561168a6e550_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x561168a6d4a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x561168a6dfe0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561168a6d580_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561168a6d580_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x561168a6dfe0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561168a6d580_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561168a6d580_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x561168a6dfe0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561168a6d580_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561168a6d580_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x561168a6dfe0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561168a6d580_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561168a6d580_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x561168a6dfe0_0;
    %load/vec4 v0x561168a6e0a0_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561168a6d580_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561168a6d580_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x561168a6dfe0_0;
    %load/vec4 v0x561168a6dc60_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561168a6d580_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561168a6d580_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x561168a6dfe0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561168a6d580_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561168a6d580_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x561168a6dfe0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561168a6d580_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561168a6d580_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x561168a6dfe0_0;
    %load/vec4 v0x561168a6e140_0;
    %add;
    %store/vec4 v0x561168a6e550_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x561168a6e380_0;
    %load/vec4 v0x561168a6e140_0;
    %add;
    %store/vec4 v0x561168a6e550_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x561168a6dfe0_0;
    %load/vec4 v0x561168a6e140_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x561168a6e550_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x561168a6e380_0;
    %load/vec4 v0x561168a6e200_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x561168a6e550_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x561168a6e380_0;
    %load/vec4 v0x561168a6e2c0_0;
    %and;
    %store/vec4 v0x561168a6e550_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x561168a6e380_0;
    %load/vec4 v0x561168a6e2c0_0;
    %or;
    %store/vec4 v0x561168a6e550_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x561168a6e380_0;
    %load/vec4 v0x561168a6e2c0_0;
    %xor;
    %store/vec4 v0x561168a6e550_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x561168a6e2c0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x561168a6e550_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x561168a6dfe0_0;
    %load/vec4 v0x561168a6e140_0;
    %add;
    %store/vec4 v0x561168a6d9c0_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x561168a6dfe0_0;
    %load/vec4 v0x561168a6e140_0;
    %add;
    %store/vec4 v0x561168a6d9c0_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x561168a6dfe0_0;
    %load/vec4 v0x561168a6e140_0;
    %add;
    %store/vec4 v0x561168a6d9c0_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x561168a6dfe0_0;
    %load/vec4 v0x561168a6e140_0;
    %add;
    %store/vec4 v0x561168a6d9c0_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x561168a6dfe0_0;
    %load/vec4 v0x561168a6e140_0;
    %add;
    %store/vec4 v0x561168a6d9c0_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x561168a6dfe0_0;
    %load/vec4 v0x561168a6e140_0;
    %add;
    %store/vec4 v0x561168a6d9c0_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x561168a6dfe0_0;
    %load/vec4 v0x561168a6e140_0;
    %add;
    %store/vec4 v0x561168a6d9c0_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x561168a6dfe0_0;
    %load/vec4 v0x561168a6e140_0;
    %add;
    %store/vec4 v0x561168a6d9c0_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x561168a6e550_0;
    %store/vec4 v0x561168a6de20_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x561168a4e430;
T_1 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x561168a6ed50_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561168a6ef20_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x561168a6efe0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x561168a6e8e0_0, 0, 16;
    %load/vec4 v0x561168a6ed50_0;
    %load/vec4 v0x561168a6ef20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561168a6efe0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561168a6e8e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561168a6e980_0, 0, 32;
    %load/vec4 v0x561168a6e980_0;
    %store/vec4 v0x561168a6ea60_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x561168a6ebf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561168a6ec90_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "bflag is %h", v0x561168a6e780_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x561168a73b60;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561168a749f0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x561168a73b60;
T_3 ;
    %wait E_0x5611689b09c0;
    %load/vec4 v0x561168a74fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x561168a744d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x561168a75060_0;
    %load/vec4 v0x561168a75310_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x561168a75120_0;
    %load/vec4 v0x561168a75310_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561168a749f0, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561168a707e0;
T_4 ;
    %wait E_0x56116898a6f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561168a711f0_0, 0, 1;
    %load/vec4 v0x561168a71a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x561168a712b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x561168a71da0_0;
    %ix/getv 4, v0x561168a71c00_0;
    %shiftl 4;
    %store/vec4 v0x561168a722b0_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x561168a71da0_0;
    %ix/getv 4, v0x561168a71c00_0;
    %shiftr 4;
    %store/vec4 v0x561168a722b0_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x561168a71da0_0;
    %ix/getv 4, v0x561168a71c00_0;
    %shiftr/s 4;
    %store/vec4 v0x561168a722b0_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x561168a71da0_0;
    %load/vec4 v0x561168a720e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x561168a722b0_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x561168a71da0_0;
    %load/vec4 v0x561168a720e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x561168a722b0_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x561168a71da0_0;
    %load/vec4 v0x561168a720e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x561168a722b0_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x561168a71ce0_0;
    %pad/s 64;
    %load/vec4 v0x561168a71da0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x561168a717a0_0, 0, 64;
    %load/vec4 v0x561168a717a0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x561168a71420_0, 0, 32;
    %load/vec4 v0x561168a717a0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x561168a715e0_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x561168a720e0_0;
    %pad/u 64;
    %load/vec4 v0x561168a721a0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x561168a717a0_0, 0, 64;
    %load/vec4 v0x561168a717a0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x561168a71420_0, 0, 32;
    %load/vec4 v0x561168a717a0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x561168a715e0_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x561168a71ce0_0;
    %load/vec4 v0x561168a71da0_0;
    %mod/s;
    %store/vec4 v0x561168a71420_0, 0, 32;
    %load/vec4 v0x561168a71ce0_0;
    %load/vec4 v0x561168a71da0_0;
    %div/s;
    %store/vec4 v0x561168a715e0_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x561168a720e0_0;
    %load/vec4 v0x561168a721a0_0;
    %mod;
    %store/vec4 v0x561168a71420_0, 0, 32;
    %load/vec4 v0x561168a720e0_0;
    %load/vec4 v0x561168a721a0_0;
    %div;
    %store/vec4 v0x561168a715e0_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x561168a71880_0;
    %store/vec4 v0x561168a71420_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x561168a71880_0;
    %store/vec4 v0x561168a715e0_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x561168a71ce0_0;
    %load/vec4 v0x561168a71da0_0;
    %add;
    %store/vec4 v0x561168a722b0_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x561168a720e0_0;
    %load/vec4 v0x561168a721a0_0;
    %add;
    %store/vec4 v0x561168a722b0_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x561168a720e0_0;
    %load/vec4 v0x561168a721a0_0;
    %sub;
    %store/vec4 v0x561168a722b0_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x561168a720e0_0;
    %load/vec4 v0x561168a721a0_0;
    %and;
    %store/vec4 v0x561168a722b0_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x561168a720e0_0;
    %load/vec4 v0x561168a721a0_0;
    %or;
    %store/vec4 v0x561168a722b0_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x561168a720e0_0;
    %load/vec4 v0x561168a721a0_0;
    %xor;
    %store/vec4 v0x561168a722b0_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x561168a720e0_0;
    %load/vec4 v0x561168a721a0_0;
    %or;
    %inv;
    %store/vec4 v0x561168a722b0_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x561168a71ce0_0;
    %load/vec4 v0x561168a71da0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x561168a722b0_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x561168a720e0_0;
    %load/vec4 v0x561168a721a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x561168a722b0_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x561168a71110_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x561168a71ce0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561168a711f0_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561168a711f0_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x561168a71ce0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561168a711f0_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561168a711f0_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x561168a71ce0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561168a711f0_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561168a711f0_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x561168a71ce0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561168a711f0_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561168a711f0_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x561168a71ce0_0;
    %load/vec4 v0x561168a71da0_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561168a711f0_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561168a711f0_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x561168a71ce0_0;
    %load/vec4 v0x561168a71960_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561168a711f0_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561168a711f0_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x561168a71ce0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561168a711f0_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561168a711f0_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x561168a71ce0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561168a711f0_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561168a711f0_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x561168a71ce0_0;
    %load/vec4 v0x561168a71e70_0;
    %add;
    %store/vec4 v0x561168a722b0_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x561168a720e0_0;
    %load/vec4 v0x561168a71e70_0;
    %add;
    %store/vec4 v0x561168a722b0_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x561168a71ce0_0;
    %load/vec4 v0x561168a71e70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x561168a722b0_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x561168a720e0_0;
    %load/vec4 v0x561168a71f30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x561168a722b0_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x561168a720e0_0;
    %load/vec4 v0x561168a72020_0;
    %and;
    %store/vec4 v0x561168a722b0_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x561168a720e0_0;
    %load/vec4 v0x561168a72020_0;
    %or;
    %store/vec4 v0x561168a722b0_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x561168a720e0_0;
    %load/vec4 v0x561168a72020_0;
    %xor;
    %store/vec4 v0x561168a722b0_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x561168a72020_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x561168a722b0_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x561168a71ce0_0;
    %load/vec4 v0x561168a71e70_0;
    %add;
    %store/vec4 v0x561168a716c0_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x561168a71ce0_0;
    %load/vec4 v0x561168a71e70_0;
    %add;
    %store/vec4 v0x561168a716c0_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x561168a71ce0_0;
    %load/vec4 v0x561168a71e70_0;
    %add;
    %store/vec4 v0x561168a716c0_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x561168a71ce0_0;
    %load/vec4 v0x561168a71e70_0;
    %add;
    %store/vec4 v0x561168a716c0_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x561168a71ce0_0;
    %load/vec4 v0x561168a71e70_0;
    %add;
    %store/vec4 v0x561168a716c0_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x561168a71ce0_0;
    %load/vec4 v0x561168a71e70_0;
    %add;
    %store/vec4 v0x561168a716c0_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x561168a71ce0_0;
    %load/vec4 v0x561168a71e70_0;
    %add;
    %store/vec4 v0x561168a716c0_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x561168a71ce0_0;
    %load/vec4 v0x561168a71e70_0;
    %add;
    %store/vec4 v0x561168a716c0_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x561168a722b0_0;
    %store/vec4 v0x561168a71b20_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x561168a73320;
T_5 ;
    %wait E_0x5611689b09c0;
    %load/vec4 v0x561168a739f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561168a73690_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x561168a73900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x561168a73770_0;
    %assign/vec4 v0x561168a73690_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x561168a72b60;
T_6 ;
    %wait E_0x5611689b09c0;
    %load/vec4 v0x561168a731d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561168a72e40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x561168a730c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x561168a72f00_0;
    %assign/vec4 v0x561168a72e40_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x561168a724e0;
T_7 ;
    %wait E_0x5611689b09c0;
    %load/vec4 v0x561168a729b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x561168a72750_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x561168a72830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x561168a728d0_0;
    %assign/vec4 v0x561168a72750_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x561168a704c0;
T_8 ;
    %wait E_0x5611689b09c0;
    %vpi_call/w 8 115 "$display", "reset=%h", v0x561168a7dd50_0 {0 0 0};
    %vpi_call/w 8 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x561168a7bee0_0, v0x561168a7ade0_0, v0x561168a7d930_0 {0 0 0};
    %vpi_call/w 8 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x561168a7d620_0, v0x561168a7d7c0_0 {0 0 0};
    %vpi_call/w 8 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x561168a7d550_0, v0x561168a7d6f0_0 {0 0 0};
    %vpi_call/w 8 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x561168a7d9f0_0, v0x561168a7de80_0, v0x561168a7dbb0_0 {0 0 0};
    %vpi_call/w 8 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x561168a7d230_0, v0x561168a7dff0_0, v0x561168a7df50_0, v0x561168a7c340_0, v0x561168a7bbb0_0 {0 0 0};
    %vpi_call/w 8 121 "$display", "pc=%h, bflag=%h", v0x561168a7b500_0, v0x561168a7b0e0_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x561168a704c0;
T_9 ;
    %wait E_0x5611689b2600;
    %load/vec4 v0x561168a7b0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x561168a7b5f0_0;
    %load/vec4 v0x561168a7b240_0;
    %add;
    %store/vec4 v0x561168a7d2f0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x561168a7bfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x561168a7b5f0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x561168a7bee0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x561168a7d2f0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x561168a7c040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x561168a7d550_0;
    %store/vec4 v0x561168a7d2f0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x561168a7b5f0_0;
    %store/vec4 v0x561168a7d2f0_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x561168a704c0;
T_10 ;
    %wait E_0x5611689b09c0;
    %load/vec4 v0x561168a7dd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561168a7b460_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x561168a7b500_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x561168a7b460_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x561168a3b950;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561168a7e390_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x561168a7e390_0;
    %inv;
    %store/vec4 v0x561168a7e390_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x561168a3b950;
T_12 ;
    %fork t_1, S_0x561168a4e060;
    %jmp t_0;
    .scope S_0x561168a4e060;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561168a7ec10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561168a7e430_0, 0, 1;
    %wait E_0x5611689b09c0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561168a7ec10_0, 0, 1;
    %wait E_0x5611689b09c0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x561168a6fb40_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x561168a7e6b0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x561168a6fe10_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561168a700b0_0, 0, 5;
    %load/vec4 v0x561168a6fb40_0;
    %store/vec4 v0x561168a70220_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x561168a6fc00_0, 0, 16;
    %load/vec4 v0x561168a6fe10_0;
    %load/vec4 v0x561168a700b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561168a70220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561168a6fc00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561168a6fce0_0, 0, 32;
    %load/vec4 v0x561168a6fce0_0;
    %store/vec4 v0x561168a7ea80_0, 0, 32;
    %load/vec4 v0x561168a7e6b0_0;
    %load/vec4 v0x561168a6fb40_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x561168a7e6b0_0, 0, 32;
    %wait E_0x5611689b09c0;
    %delay 2, 0;
    %load/vec4 v0x561168a7e780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x561168a7e5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x561168a6fb40_0;
    %addi 1, 0, 5;
    %store/vec4 v0x561168a6fb40_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x561168a6fb40_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561168a6fe10_0, 0, 6;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0x561168a6fa60_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561168a70300_0, 0, 5;
    %load/vec4 v0x561168a6fb40_0;
    %subi 1, 0, 5;
    %store/vec4 v0x561168a700b0_0, 0, 5;
    %load/vec4 v0x561168a6fb40_0;
    %store/vec4 v0x561168a70220_0, 0, 5;
    %load/vec4 v0x561168a6fb40_0;
    %addi 15, 0, 5;
    %store/vec4 v0x561168a6ffd0_0, 0, 5;
    %load/vec4 v0x561168a6fe10_0;
    %load/vec4 v0x561168a700b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561168a70220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561168a6ffd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561168a70300_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561168a6fa60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561168a6fef0_0, 0, 32;
    %load/vec4 v0x561168a6fef0_0;
    %store/vec4 v0x561168a7ea80_0, 0, 32;
    %wait E_0x5611689b09c0;
    %delay 2, 0;
    %load/vec4 v0x561168a6fb40_0;
    %addi 1, 0, 5;
    %store/vec4 v0x561168a6fb40_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x561168a6fb40_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x561168a703e0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x561168a6fe10_0, 0, 6;
    %load/vec4 v0x561168a6fb40_0;
    %addi 15, 0, 5;
    %store/vec4 v0x561168a700b0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x561168a70220_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x561168a6fc00_0, 0, 16;
    %load/vec4 v0x561168a6fe10_0;
    %load/vec4 v0x561168a700b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561168a70220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561168a6fc00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561168a6fce0_0, 0, 32;
    %load/vec4 v0x561168a6fce0_0;
    %store/vec4 v0x561168a7ea80_0, 0, 32;
    %wait E_0x5611689b09c0;
    %delay 2, 0;
    %load/vec4 v0x561168a6fb40_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_12.11, 8;
T_12.10 ; End of true expr.
    %load/vec4 v0x561168a703e0_0;
    %jmp/0 T_12.11, 8;
 ; End of false expr.
    %blend;
T_12.11;
    %load/vec4 v0x561168a703e0_0;
    %load/vec4 v0x561168a6fb40_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x561168a6f960_0, 0, 32;
    %load/vec4 v0x561168a703e0_0;
    %load/vec4 v0x561168a6fb40_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x561168a703e0_0, 0, 32;
    %load/vec4 v0x561168a7eb20_0;
    %load/vec4 v0x561168a6f960_0;
    %cmp/e;
    %jmp/0xz  T_12.12, 4;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 7 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x561168a6f960_0, v0x561168a7eb20_0 {0 0 0};
T_12.13 ;
    %load/vec4 v0x561168a6fb40_0;
    %addi 1, 0, 5;
    %store/vec4 v0x561168a6fb40_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x561168a3b950;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/slt_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
