Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:14:08 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_min.rpt
| Design       : paj_raygentop_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 resultwriteinst/texinfol_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/linearmapinst/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.111ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/tm3_clk_v0
                                                                      r  resultwriteinst/texinfol_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  resultwriteinst/texinfol_reg[14]/Q
                         net (fo=2, unplaced)         0.000     0.052    resultwriteinst/linearmapinst/I21[14]
                                                                      r  resultwriteinst/linearmapinst/addr_reg[15]_i_1/DI[6]
                         CARRY8 (Prop_CARRY8_DI[6]_O[7])
                                                      0.059     0.111 r  resultwriteinst/linearmapinst/addr_reg[15]_i_1/O[7]
                         net (fo=1, unplaced)         0.000     0.111    resultwriteinst/linearmapinst/n_8_addr_reg[15]_i_1
                         FDRE                                         r  resultwriteinst/linearmapinst/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/linearmapinst/tm3_clk_v0
                                                                      r  resultwriteinst/linearmapinst/addr_reg[15]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    resultwriteinst/linearmapinst/addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 raygencontinst/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            raygencontinst/addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    raygencontinst/tm3_clk_v0
                                                                      r  raygencontinst/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  raygencontinst/addr_reg[2]/Q
                         net (fo=2, unplaced)         0.069     0.121    raygencontinst/addr01[2]
                                                                      r  raygencontinst/addr[2]_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.015     0.136 r  raygencontinst/addr[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.136    raygencontinst/n_0_addr[2]_i_1
                         FDRE                                         r  raygencontinst/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    raygencontinst/tm3_clk_v0
                                                                      r  raygencontinst/addr_reg[2]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    raygencontinst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 raygencontinst/active_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            raygencontinst/addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    raygencontinst/tm3_clk_v0
                                                                      r  raygencontinst/active_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  raygencontinst/active_reg/Q
                         net (fo=6, unplaced)         0.069     0.121    raygencontinst/active
                                                                      r  raygencontinst/addr[3]_i_1/I2
                         LUT3 (Prop_LUT3_I2_O)        0.015     0.136 r  raygencontinst/addr[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.136    raygencontinst/n_0_addr[3]_i_1
                         FDRE                                         r  raygencontinst/addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    raygencontinst/tm3_clk_v0
                                                                      r  raygencontinst/addr_reg[3]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    raygencontinst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 resultrecieveinst/u10c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/bilinearimp/ul_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultrecieveinst/tm3_clk_v0
                                                                      r  resultrecieveinst/u10c_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  resultrecieveinst/u10c_reg[0]/Q
                         net (fo=1, unplaced)         0.069     0.121    resultrecieveinst/u10c[0]
                                                                      r  resultrecieveinst/ul[0]_i_1__0/I5
                         LUT6 (Prop_LUT6_I5_O)        0.015     0.136 r  resultrecieveinst/ul[0]_i_1__0/O
                         net (fo=5, unplaced)         0.000     0.136    resultwriteinst/bilinearimp/I26[0]
                         FDRE                                         r  resultwriteinst/bilinearimp/ul_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/bilinearimp/tm3_clk_v0
                                                                      r  resultwriteinst/bilinearimp/ul_reg[0]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    resultwriteinst/bilinearimp/ul_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 resultrecieveinst/u10c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/bilinearimp/ul_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultrecieveinst/tm3_clk_v0
                                                                      r  resultrecieveinst/u10c_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  resultrecieveinst/u10c_reg[1]/Q
                         net (fo=1, unplaced)         0.069     0.121    resultrecieveinst/u10c[1]
                                                                      r  resultrecieveinst/ul[1]_i_1__0/I5
                         LUT6 (Prop_LUT6_I5_O)        0.015     0.136 r  resultrecieveinst/ul[1]_i_1__0/O
                         net (fo=4, unplaced)         0.000     0.136    resultwriteinst/bilinearimp/I26[1]
                         FDRE                                         r  resultwriteinst/bilinearimp/ul_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/bilinearimp/tm3_clk_v0
                                                                      r  resultwriteinst/bilinearimp/ul_reg[1]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    resultwriteinst/bilinearimp/ul_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 resultrecieveinst/u10c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/bilinearimp/ul_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultrecieveinst/tm3_clk_v0
                                                                      r  resultrecieveinst/u10c_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  resultrecieveinst/u10c_reg[2]/Q
                         net (fo=1, unplaced)         0.069     0.121    resultrecieveinst/u10c[2]
                                                                      r  resultrecieveinst/ul[2]_i_1__0/I5
                         LUT6 (Prop_LUT6_I5_O)        0.015     0.136 r  resultrecieveinst/ul[2]_i_1__0/O
                         net (fo=3, unplaced)         0.000     0.136    resultwriteinst/bilinearimp/I26[2]
                         FDRE                                         r  resultwriteinst/bilinearimp/ul_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/bilinearimp/tm3_clk_v0
                                                                      r  resultwriteinst/bilinearimp/ul_reg[2]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    resultwriteinst/bilinearimp/ul_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 resultrecieveinst/u10c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/bilinearimp/ul_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultrecieveinst/tm3_clk_v0
                                                                      r  resultrecieveinst/u10c_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  resultrecieveinst/u10c_reg[3]/Q
                         net (fo=1, unplaced)         0.069     0.121    resultrecieveinst/u10c[3]
                                                                      r  resultrecieveinst/ul[3]_i_1__0/I5
                         LUT6 (Prop_LUT6_I5_O)        0.015     0.136 r  resultrecieveinst/ul[3]_i_1__0/O
                         net (fo=4, unplaced)         0.000     0.136    resultwriteinst/bilinearimp/I26[3]
                         FDRE                                         r  resultwriteinst/bilinearimp/ul_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/bilinearimp/tm3_clk_v0
                                                                      r  resultwriteinst/bilinearimp/ul_reg[3]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    resultwriteinst/bilinearimp/ul_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 resultrecieveinst/u10c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/bilinearimp/ul_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultrecieveinst/tm3_clk_v0
                                                                      r  resultrecieveinst/u10c_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  resultrecieveinst/u10c_reg[4]/Q
                         net (fo=1, unplaced)         0.069     0.121    resultrecieveinst/u10c[4]
                                                                      r  resultrecieveinst/ul[4]_i_1__0/I5
                         LUT6 (Prop_LUT6_I5_O)        0.015     0.136 r  resultrecieveinst/ul[4]_i_1__0/O
                         net (fo=3, unplaced)         0.000     0.136    resultwriteinst/bilinearimp/I26[4]
                         FDRE                                         r  resultwriteinst/bilinearimp/ul_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/bilinearimp/tm3_clk_v0
                                                                      r  resultwriteinst/bilinearimp/ul_reg[4]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    resultwriteinst/bilinearimp/ul_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 resultrecieveinst/u01c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/bilinearimp/ul_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultrecieveinst/tm3_clk_v0
                                                                      r  resultrecieveinst/u01c_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  resultrecieveinst/u01c_reg[6]/Q
                         net (fo=2, unplaced)         0.069     0.121    resultrecieveinst/u01c[6]
                                                                      r  resultrecieveinst/ul[6]_i_1__0/I2
                         LUT6 (Prop_LUT6_I2_O)        0.015     0.136 r  resultrecieveinst/ul[6]_i_1__0/O
                         net (fo=1, unplaced)         0.000     0.136    resultwriteinst/bilinearimp/I26[6]
                         FDRE                                         r  resultwriteinst/bilinearimp/ul_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/bilinearimp/tm3_clk_v0
                                                                      r  resultwriteinst/bilinearimp/ul_reg[6]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    resultwriteinst/bilinearimp/ul_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 resultrecieveinst/v01c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/bilinearimp/vl_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultrecieveinst/tm3_clk_v0
                                                                      r  resultrecieveinst/v01c_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  resultrecieveinst/v01c_reg[6]/Q
                         net (fo=2, unplaced)         0.069     0.121    resultrecieveinst/v01c[6]
                                                                      r  resultrecieveinst/vl[6]_i_1__0/I2
                         LUT6 (Prop_LUT6_I2_O)        0.015     0.136 r  resultrecieveinst/vl[6]_i_1__0/O
                         net (fo=1, unplaced)         0.000     0.136    resultwriteinst/bilinearimp/I28[6]
                         FDRE                                         r  resultwriteinst/bilinearimp/vl_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    resultwriteinst/bilinearimp/tm3_clk_v0
                                                                      r  resultwriteinst/bilinearimp/vl_reg[6]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    resultwriteinst/bilinearimp/vl_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.080    




