
---------- Begin Simulation Statistics ----------
final_tick                               2166544078000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59977                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702284                       # Number of bytes of host memory used
host_op_rate                                    60170                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39263.64                       # Real time elapsed on the host
host_tick_rate                               55179403                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354899629                       # Number of instructions simulated
sim_ops                                    2362508549                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.166544                       # Number of seconds simulated
sim_ticks                                2166544078000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.739793                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              304894357                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           351504594                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         25711845                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        480832784                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          38643228                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39225887                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          582659                       # Number of indirect misses.
system.cpu0.branchPred.lookups              607421576                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3964129                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801871                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         17327126                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555032077                       # Number of branches committed
system.cpu0.commit.bw_lim_events             62699534                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419532                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      186901118                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224825647                       # Number of instructions committed
system.cpu0.commit.committedOps            2228632812                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3994958941                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.557861                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.314345                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2893444861     72.43%     72.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    679173222     17.00%     89.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    145090201      3.63%     93.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    146374146      3.66%     96.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     40940283      1.02%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15702638      0.39%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4452236      0.11%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7081820      0.18%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     62699534      1.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3994958941                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44164672                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150935960                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691553205                       # Number of loads committed
system.cpu0.commit.membars                    7608905                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608911      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238773380     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695355068     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264777171     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228632812                       # Class of committed instruction
system.cpu0.commit.refs                     960132263                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224825647                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228632812                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.945413                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.945413                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            602241141                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              8402798                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           300638568                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2469760178                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1698044565                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1703204001                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              17348842                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12952287                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9760180                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  607421576                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                438358191                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2318909158                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9839363                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          196                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2524086042                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  74                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          344                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               51467236                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140340                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1685955339                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         343537585                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.583172                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4030598729                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.629417                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.909823                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2246512347     55.74%     55.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1306220414     32.41%     88.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               289806180      7.19%     95.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               146954729      3.65%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                17657954      0.44%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                12510434      0.31%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3317818      0.08%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809645      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3809208      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4030598729                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      297605772                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            17534586                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               573989895                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.537698                       # Inst execution rate
system.cpu0.iew.exec_refs                  1008994699                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 274339398                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              501060177                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            757940066                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           9016844                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8548129                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           288965450                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2415476864                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            734655301                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         13703758                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2327265110                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               4258328                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             10889501                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              17348842                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             18841741                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       243567                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        34061568                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        77515                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        24324                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8691483                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     66386861                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     20386392                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         24324                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2622842                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      14911744                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                951353078                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2307171493                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.892393                       # average fanout of values written-back
system.cpu0.iew.wb_producers                848980887                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.533055                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2307344578                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2844527162                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1475539305                       # number of integer regfile writes
system.cpu0.ipc                              0.514030                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.514030                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611878      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1294800008     55.31%     55.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18329380      0.78%     56.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802470      0.16%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           742649217     31.72%     88.31% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          273775870     11.69%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2340968869                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               202                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4726627                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002019                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 838986     17.75%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3440384     72.79%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               447255      9.46%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2338083570                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8717559194                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2307171447                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2602343689                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2388429525                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2340968869                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           27047339                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      186844048                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           296195                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved      15627807                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    109780032                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4030598729                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.580799                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.799562                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2322110792     57.61%     57.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1193847185     29.62%     87.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          427627983     10.61%     97.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           67642153      1.68%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11602600      0.29%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5204960      0.13%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1729024      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             542341      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             291691      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4030598729                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.540864                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         60769286                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         9740173                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           757940066                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          288965450                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2903                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4328204501                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4884372                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              537446098                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421337416                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              15295269                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1719103073                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              22351471                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                77136                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2986048280                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2444497862                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1572390398                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1688240111                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              28697673                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              17348842                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             68227076                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               151052974                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2986048240                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        233529                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8904                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 37016834                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8896                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6347756131                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4866754812                       # The number of ROB writes
system.cpu0.timesIdled                       54122523                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2870                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.649111                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               18002191                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19223024                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1779752                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32629595                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            915258                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         925483                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           10225                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35803838                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46823                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801575                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1378559                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29518569                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3283127                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405409                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15057832                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130073982                       # Number of instructions committed
system.cpu1.commit.committedOps             133875737                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    681315258                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.196496                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.878665                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    626734993     91.99%     91.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26838817      3.94%     95.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8473930      1.24%     97.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8884628      1.30%     98.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2496699      0.37%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       749507      0.11%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3539070      0.52%     99.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       314487      0.05%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3283127      0.48%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    681315258                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457301                       # Number of function calls committed.
system.cpu1.commit.int_insts                125279887                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36891269                       # Number of loads committed
system.cpu1.commit.membars                    7603269                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603269      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77455976     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40692844     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8123504      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133875737                       # Class of committed instruction
system.cpu1.commit.refs                      48816360                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130073982                       # Number of Instructions Simulated
system.cpu1.committedOps                    133875737                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.269213                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.269213                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            605981770                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               418788                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17300679                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             154723621                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17927117                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50109622                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1380060                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1127250                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8733584                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35803838                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19786756                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    661303055                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               147060                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     156034976                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3562506                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052239                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          21047844                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18917449                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.227660                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         684132153                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.233635                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.673679                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               588294817     85.99%     85.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                54512095      7.97%     93.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                25175118      3.68%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10353923      1.51%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5135608      0.75%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  594597      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   65055      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     166      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     774      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           684132153                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1255330                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1504119                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31563163                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.210562                       # Inst execution rate
system.cpu1.iew.exec_refs                    52060935                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12353855                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              518006124                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40222999                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802279                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1197498                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12691971                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          148920734                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39707080                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1520034                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144316447                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2321649                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4219483                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1380060                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11230419                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        59913                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1111047                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        35217                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1728                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         5314                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3331730                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       766880                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1728                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       514210                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        989909                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 83236072                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143209143                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.852060                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 70922097                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.208946                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143250660                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179460650                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96305258                       # number of integer regfile writes
system.cpu1.ipc                              0.189782                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.189782                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603381      5.21%      5.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85741786     58.79%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43885400     30.09%     94.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8605769      5.90%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145836481                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4172482                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028611                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 755131     18.10%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3066039     73.48%     91.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               351310      8.42%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             142405568                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         980269114                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143209131                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        163967196                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137514936                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145836481                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405798                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15044996                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           291543                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           389                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6285314                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    684132153                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.213170                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.687321                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          596738707     87.23%     87.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           55035678      8.04%     95.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18547865      2.71%     97.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6035826      0.88%     98.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5384779      0.79%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             925765      0.14%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             970677      0.14%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             337256      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             155600      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      684132153                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.212780                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23698443                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2209354                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40222999                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12691971                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    112                       # number of misc regfile reads
system.cpu1.numCycles                       685387483                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3647690438                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              556644114                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89329825                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              25806262                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                21208613                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4076977                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                62452                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            190574575                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             152679211                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102547874                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52960450                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              20272603                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1380060                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             51905271                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13218049                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       190574563                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         33645                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               634                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52284340                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           632                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   826965414                       # The number of ROB reads
system.cpu1.rob.rob_writes                  300692318                       # The number of ROB writes
system.cpu1.timesIdled                          16379                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6396587                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                31199                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6712791                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              20394161                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12567565                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      25039447                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4170308                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       114808                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    123883701                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8022070                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    247770926                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8136878                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2166544078000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7590726                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5659087                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6812658                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              360                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            269                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4975905                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4975899                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7590726                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           442                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     37606072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               37606072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1166445568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1166445568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              548                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12567702                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12567702    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12567702                       # Request fanout histogram
system.membus.respLayer1.occupancy        66073606767                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         51073372407                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2166544078000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2166544078000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2166544078000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2166544078000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2166544078000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2166544078000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2166544078000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2166544078000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2166544078000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2166544078000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       271354500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   581170711.616916                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       108000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1675335000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2164101887500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2442190500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2166544078000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    372012483                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       372012483                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    372012483                       # number of overall hits
system.cpu0.icache.overall_hits::total      372012483                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66345708                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66345708                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66345708                       # number of overall misses
system.cpu0.icache.overall_misses::total     66345708                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 870929458495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 870929458495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 870929458495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 870929458495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    438358191                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    438358191                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    438358191                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    438358191                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.151350                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.151350                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.151350                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.151350                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13127.140922                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13127.140922                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13127.140922                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13127.140922                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3706                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          282                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               66                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.151515                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           94                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62580724                       # number of writebacks
system.cpu0.icache.writebacks::total         62580724                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3764951                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3764951                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3764951                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3764951                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62580757                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62580757                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62580757                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62580757                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 773425157997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 773425157997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 773425157997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 773425157997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.142762                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.142762                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.142762                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.142762                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12358.833531                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12358.833531                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12358.833531                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12358.833531                       # average overall mshr miss latency
system.cpu0.icache.replacements              62580724                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    372012483                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      372012483                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66345708                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66345708                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 870929458495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 870929458495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    438358191                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    438358191                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.151350                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.151350                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13127.140922                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13127.140922                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3764951                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3764951                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62580757                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62580757                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 773425157997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 773425157997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.142762                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.142762                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12358.833531                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12358.833531                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2166544078000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999977                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          434592924                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62580724                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.944517                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999977                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        939297138                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       939297138                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2166544078000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    861910585                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       861910585                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    861910585                       # number of overall hits
system.cpu0.dcache.overall_hits::total      861910585                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     93767152                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      93767152                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     93767152                       # number of overall misses
system.cpu0.dcache.overall_misses::total     93767152                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2300212426290                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2300212426290                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2300212426290                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2300212426290                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    955677737                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    955677737                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    955677737                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    955677737                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.098116                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.098116                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.098116                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.098116                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24531.111132                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24531.111132                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24531.111132                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24531.111132                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     15113939                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1447748                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           278530                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          16722                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.263236                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    86.577443                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     57610618                       # number of writebacks
system.cpu0.dcache.writebacks::total         57610618                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     37615933                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     37615933                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     37615933                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     37615933                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     56151219                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     56151219                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     56151219                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     56151219                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 981861971827                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 981861971827                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 981861971827                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 981861971827                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058755                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058755                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058755                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058755                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17486.031280                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17486.031280                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17486.031280                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17486.031280                       # average overall mshr miss latency
system.cpu0.dcache.replacements              57610618                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    621216056                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      621216056                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     69690374                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     69690374                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1454410498000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1454410498000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    690906430                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    690906430                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100868                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100868                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20869.603857                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20869.603857                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     23921080                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     23921080                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     45769294                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     45769294                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 701698279000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 701698279000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066245                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066245                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15331.201722                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15331.201722                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    240694529                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     240694529                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     24076778                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     24076778                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 845801928290                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 845801928290                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264771307                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264771307                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.090934                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.090934                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 35129.365245                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35129.365245                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     13694853                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     13694853                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10381925                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10381925                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 280163692827                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 280163692827                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039211                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039211                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26985.717276                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26985.717276                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3196                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3196                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2751                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2751                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     14489000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     14489000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.462586                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.462586                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5266.812068                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5266.812068                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2738                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2738                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       973000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       973000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002186                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002186                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 74846.153846                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74846.153846                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5735                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5735                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       771000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       771000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5879                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5879                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024494                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024494                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5354.166667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5354.166667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       628000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       628000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024494                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024494                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4361.111111                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4361.111111                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2335052                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2335052                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1466819                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1466819                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 130000254000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 130000254000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801871                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801871                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385815                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385815                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88627.331661                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88627.331661                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1466818                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1466818                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 128533435000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 128533435000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385815                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385815                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87627.391401                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87627.391401                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2166544078000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995512                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          921871829                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         57617796                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.999776                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995512                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999860                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999860                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1976600696                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1976600696                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2166544078000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62368235                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            53124139                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7280                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              688622                       # number of demand (read+write) hits
system.l2.demand_hits::total                116188276                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62368235                       # number of overall hits
system.l2.overall_hits::.cpu0.data           53124139                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7280                       # number of overall hits
system.l2.overall_hits::.cpu1.data             688622                       # number of overall hits
system.l2.overall_hits::total               116188276                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            212519                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4485834                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8651                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2982010                       # number of demand (read+write) misses
system.l2.demand_misses::total                7689014                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           212519                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4485834                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8651                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2982010                       # number of overall misses
system.l2.overall_misses::total               7689014                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  17428006000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 437019845992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    802020000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 306181732495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     761431604487                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  17428006000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 437019845992                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    802020000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 306181732495                       # number of overall miss cycles
system.l2.overall_miss_latency::total    761431604487                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62580754                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        57609973                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15931                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3670632                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            123877290                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62580754                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       57609973                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15931                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3670632                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           123877290                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003396                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.077866                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.543029                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.812397                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062070                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003396                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.077866                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.543029                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.812397                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062070                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82006.813508                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97422.206437                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92708.357415                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102676.293002                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99028.510611                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82006.813508                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97422.206437                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92708.357415                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102676.293002                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99028.510611                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               5422                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       111                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      48.846847                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4211502                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5659087                       # number of writebacks
system.l2.writebacks::total                   5659087                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         170960                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          75099                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              246071                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        170960                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         75099                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             246071                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       212511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4314874                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2906911                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7442943                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       212511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4314874                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2906911                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5158179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12601122                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  15302546000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 379490733493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    715248500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 268997473995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 664506001988                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  15302546000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 379490733493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    715248500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 268997473995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 436035150262                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1100541152250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.074898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.542778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.791937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060083                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.074898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.542778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.791937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.101723                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72008.253690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87949.435718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82716.375622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92537.223876                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89280.006845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72008.253690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87949.435718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82716.375622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92537.223876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84532.768301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87336.758762                       # average overall mshr miss latency
system.l2.replacements                       20539135                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     15160779                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         15160779                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     15160779                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     15160779                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108356851                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108356851                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108356851                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108356851                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5158179                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5158179                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 436035150262                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 436035150262                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84532.768301                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84532.768301                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 56                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        63000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        93500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.911765                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.806452                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.861538                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2032.258065                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         1220                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1669.642857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            56                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       620500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       506500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1127000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.911765                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.806452                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.861538                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20016.129032                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20260                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20125                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       138500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       449000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       587500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19785.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20409.090909                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20258.620690                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8907158                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           279066                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               9186224                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2958780                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2205789                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5164569                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 288671911994                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 226163613997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  514835525991                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11865938                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2484855                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          14350793                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.249351                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.887693                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.359880                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97564.506991                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102531.844160                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99686.058215                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       126936                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        64963                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           191899                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2831844                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2140826                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4972670                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 248631978994                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 197225662497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 445857641491                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.238653                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.861550                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.346508                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87798.614258                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92125.965631                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89661.618706                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62368235                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7280                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62375515                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       212519                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8651                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           221170                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  17428006000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    802020000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  18230026000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62580754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15931                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62596685                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003396                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.543029                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003533                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82006.813508                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92708.357415                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82425.401275                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       212511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8647                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       221158                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  15302546000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    715248500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  16017794500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003396                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.542778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003533                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72008.253690                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82716.375622                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72426.927807                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     44216981                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       409556                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          44626537                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1527054                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       776221                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2303275                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 148347933998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  80018118498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 228366052496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     45744035                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1185777                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      46929812                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.033383                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.654610                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.049079                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97146.488597                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103086.773610                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99148.409328                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        44024                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        10136                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        54160                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1483030                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       766085                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2249115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 130858754499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  71771811498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 202630565997                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.032420                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.646062                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.047925                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88237.429114                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93686.485831                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90093.466095                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           40                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                43                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          547                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           40                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             587                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     11526500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       506500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12033000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          587                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           43                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           630                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.931857                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.930233                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.931746                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21072.212066                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 12662.500000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 20499.148211                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          135                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          145                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          412                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           30                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          442                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8069500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       578000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8647500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.701874                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.697674                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.701587                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19586.165049                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19266.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19564.479638                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2166544078000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2166544078000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999957                       # Cycle average of tags in use
system.l2.tags.total_refs                   252208918                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  20539323                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.279320                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.299659                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.247788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.456518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.519397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.473968                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.551557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.035122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.116508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.008116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.288656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.250000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1999704539                       # Number of tag accesses
system.l2.tags.data_accesses               1999704539                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2166544078000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      13600640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     276289344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        553408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     186116224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    327704384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          804264000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     13600640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       553408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14154048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    362181568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       362181568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         212510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4317021                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2908066                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5120381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12566625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5659087                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5659087                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6277574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        127525374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           255434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         85904656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    151256735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             371219773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6277574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       255434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6533007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      167170182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            167170182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      167170182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6277574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       127525374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          255434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        85904656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    151256735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            538389955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5468381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    212508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4097432.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2831109.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5113636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014353496250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       335132                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       335132                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            26725403                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5145570                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12566625                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5659087                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12566625                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5659087                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 303293                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                190706                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            628554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            628711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            770931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1464321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            812746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            887985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            757554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            765066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            812271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            715199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           692701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           650068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           743291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           649189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           614819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           669926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            290564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            290399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            342329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            340538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            389926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            407998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            387711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            398491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            400523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            367401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           340254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           306270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           308551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           285878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           295384                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 402924908425                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                61316660000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            632862383425                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32856.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51606.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7717405                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2934079                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.66                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12566625                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5659087                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4357061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2718259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1348480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1095412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  961525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  487845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  370019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  299742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  220624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  130955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  93014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  72061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  52215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  27923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  13667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  34580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  38662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 140425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 276501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 319243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 339914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 350868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 354370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 355519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 356945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 362135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 381659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 364752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 362535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 353385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 343826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 341453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 346260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7080200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    160.281511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   106.148643                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   201.500960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4514539     63.76%     63.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1221151     17.25%     81.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       558905      7.89%     88.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       340394      4.81%     93.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       124321      1.76%     95.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        59533      0.84%     96.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        31510      0.45%     96.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        32422      0.46%     97.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       197425      2.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7080200                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       335132                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.592513                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.175376                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    507.934659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       335131    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::278528-294911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        335132                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       335132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.317042                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.295972                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.870062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           289721     86.45%     86.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4826      1.44%     87.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26877      8.02%     95.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9215      2.75%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3062      0.91%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              990      0.30%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              309      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               94      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               29      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        335132                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              784853248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                19410752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               349975232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               804264000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            362181568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       362.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       161.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    371.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    167.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2166543983000                       # Total gap between requests
system.mem_ctrls.avgGap                     118872.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     13600512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    262235648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       553408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    181190976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    327272704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    349975232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6277514.562526246533                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 121038685.832820624113                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 255433.529194968927                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 83631336.117224395275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 151057487.047351002693                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 161536169.770924925804                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       212510                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4317021                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8647                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2908066                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5120381                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5659087                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   6528748354                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 202713237753                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    351161149                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 148957407581                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 274311828588                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 51548932994014                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30722.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46956.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40610.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51222.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53572.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9109054.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24206956200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12866283375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         39608892960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13678524540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     171024809280.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     449515457700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     453413593440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1164314517495                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        537.406337                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1173506800729                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  72345520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 920691757271                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          26345750340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14003075625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         47951297520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14866330320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     171024809280.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     657313453860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     278425807200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1209930524145                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.461070                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 716552712250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  72345520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1377645845750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                179                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           90                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20261040955.555557                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   99200625371.923187                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           85     94.44%     94.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.11%     95.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.11%     96.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.11%     97.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.11%     98.89% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.11%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 785256515500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             90                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   343050392000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1823493686000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2166544078000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19769630                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19769630                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19769630                       # number of overall hits
system.cpu1.icache.overall_hits::total       19769630                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17126                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17126                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17126                       # number of overall misses
system.cpu1.icache.overall_misses::total        17126                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    963557000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    963557000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    963557000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    963557000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19786756                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19786756                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19786756                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19786756                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000866                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000866                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000866                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000866                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 56262.816770                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56262.816770                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 56262.816770                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56262.816770                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15899                       # number of writebacks
system.cpu1.icache.writebacks::total            15899                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1195                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1195                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1195                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1195                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15931                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15931                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15931                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15931                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    906283500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    906283500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    906283500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    906283500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000805                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000805                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000805                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000805                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 56888.048459                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56888.048459                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 56888.048459                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56888.048459                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15899                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19769630                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19769630                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17126                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17126                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    963557000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    963557000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19786756                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19786756                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000866                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000866                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 56262.816770                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56262.816770                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1195                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1195                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15931                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15931                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    906283500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    906283500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000805                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000805                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 56888.048459                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56888.048459                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2166544078000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.988244                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19652503                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15899                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1236.084219                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        356797500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.988244                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999633                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999633                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         39589443                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        39589443                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2166544078000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37872407                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37872407                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37872407                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37872407                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8624748                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8624748                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8624748                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8624748                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 797755959963                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 797755959963                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 797755959963                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 797755959963                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46497155                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46497155                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46497155                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46497155                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.185490                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.185490                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.185490                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.185490                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 92496.147130                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 92496.147130                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 92496.147130                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 92496.147130                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4106721                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       899510                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            60169                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          11339                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    68.253104                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.328865                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3670636                       # number of writebacks
system.cpu1.dcache.writebacks::total          3670636                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6293366                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6293366                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6293366                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6293366                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2331382                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2331382                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2331382                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2331382                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 202222566007                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 202222566007                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 202222566007                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 202222566007                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050140                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050140                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050140                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050140                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86739.352885                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86739.352885                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86739.352885                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86739.352885                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3670636                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33180692                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33180692                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5193400                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5193400                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 405357637500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 405357637500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38374092                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38374092                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.135336                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.135336                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78052.458409                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78052.458409                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4007370                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4007370                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1186030                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1186030                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  87119814000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  87119814000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030907                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030907                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 73454.983432                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73454.983432                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4691715                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4691715                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3431348                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3431348                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 392398322463                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 392398322463                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8123063                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8123063                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.422420                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.422420                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 114356.900688                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 114356.900688                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2285996                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2285996                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1145352                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1145352                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 115102752007                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 115102752007                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.141000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.141000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 100495.526272                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 100495.526272                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          323                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          323                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7247000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7247000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.324268                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.324268                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46754.838710                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46754.838710                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          107                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          107                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3991500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3991500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.100418                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100418                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 83156.250000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 83156.250000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          324                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          324                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          126                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          126                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1141500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1141500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.280000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.280000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9059.523810                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9059.523810                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          126                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          126                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1015500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1015500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.280000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.280000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8059.523810                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8059.523810                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2454984                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2454984                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346591                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346591                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 120385225500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 120385225500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801575                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801575                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354219                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354219                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89399.992648                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89399.992648                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346590                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346590                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 119038634500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 119038634500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354219                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354219                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88400.058295                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88400.058295                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2166544078000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.288545                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44003802                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3677857                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.964522                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        356809000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.288545                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.915267                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.915267                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104277199                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104277199                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2166544078000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         109527285                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20819866                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    108717087                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14880048                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8821820                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             367                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           269                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            636                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         14364482                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        14364482                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62596688                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     46930598                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          630                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          630                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187742234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    172839407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        47761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11019513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             371648915                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   8010334528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7374117312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2037120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    469841024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15856329984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        29375977                       # Total snoops (count)
system.tol2bus.snoopTraffic                 363108288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        153254006                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.081174                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.276224                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              140941084     91.97%     91.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1               12189610      7.95%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 119274      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   4038      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          153254006                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       247763343471                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       86431311037                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93949256941                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5518549727                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          23914963                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3249358362500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 147424                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703876                       # Number of bytes of host memory used
host_op_rate                                   147786                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21034.97                       # Real time elapsed on the host
host_tick_rate                               51476875                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3101054880                       # Number of instructions simulated
sim_ops                                    3108665203                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.082814                       # Number of seconds simulated
sim_ticks                                1082814284500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.001660                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              168221301                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           171651481                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6974521                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        186594159                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              8004                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          11425                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            3421                       # Number of indirect misses.
system.cpu0.branchPred.lookups              190225659                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1484                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           758                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6972628                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 122611586                       # Number of branches committed
system.cpu0.commit.bw_lim_events             30231162                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2816                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      167482607                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           541869685                       # Number of instructions committed
system.cpu0.commit.committedOps             541870309                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2129174727                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.254498                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.229407                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1999376833     93.90%     93.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     27154859      1.28%     95.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     40506278      1.90%     97.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5152758      0.24%     97.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1968259      0.09%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2174094      0.10%     97.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       621570      0.03%     97.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     21988914      1.03%     98.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     30231162      1.42%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2129174727                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10375                       # Number of function calls committed.
system.cpu0.commit.int_insts                538721509                       # Number of committed integer instructions.
system.cpu0.commit.loads                    166730742                       # Number of loads committed
system.cpu0.commit.membars                        990                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1041      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       372095520     68.67%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             238      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      166731444     30.77%     99.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3040948      0.56%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        541870309                       # Class of committed instruction
system.cpu0.commit.refs                     169772486                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  541869685                       # Number of Instructions Simulated
system.cpu0.committedOps                    541870309                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.980713                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.980713                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1766923949                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1963                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           147423203                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             753428908                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                89744049                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                254974338                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6973144                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3760                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             36763173                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  190225659                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                171196934                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1974114392                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2076522                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     849446107                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 499                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               13950074                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.088189                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         174288652                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         168229305                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.393804                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2155378653                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.394106                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.714973                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1531383887     71.05%     71.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               434127709     20.14%     91.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               173299105      8.04%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6560176      0.30%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5491623      0.25%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   25589      0.00%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 4488863      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     427      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1274      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2155378653                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        1649053                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7264274                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               140792047                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.428724                       # Inst execution rate
system.cpu0.iew.exec_refs                   487168809                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3079492                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              172621713                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            218123177                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              1980                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5186534                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3864513                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          704741622                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            484089317                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6272937                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            924769035                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1806203                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1087685990                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6973144                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1090198061                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     30516963                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1420                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          449                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           44                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     51392435                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       822769                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           449                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1512046                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5752228                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                536485225                       # num instructions consuming a value
system.cpu0.iew.wb_count                    627392856                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.737301                       # average fanout of values written-back
system.cpu0.iew.wb_producers                395550921                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.290860                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     628868272                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1135372305                       # number of integer regfile reads
system.cpu0.int_regfile_writes              485003230                       # number of integer regfile writes
system.cpu0.ipc                              0.251211                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.251211                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1298      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            439741426     47.23%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 965      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  247      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           488116322     52.43%     99.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3181394      0.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             931041971                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   60540575                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.065025                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                4616124      7.62%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              55923415     92.37%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1036      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             991580929                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4084317154                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    627392539                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        867612883                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 704738583                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                931041971                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3039                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      162871316                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6314621                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           223                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    103645406                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2155378653                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.431962                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.147577                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1761136458     81.71%     81.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          178498422      8.28%     89.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           75632427      3.51%     93.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           35050934      1.63%     95.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           56596268      2.63%     97.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           30997444      1.44%     99.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           10264964      0.48%     99.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            4450071      0.21%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            2751665      0.13%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2155378653                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.431632                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3807095                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1280126                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           218123177                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3864513                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    580                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      2157027706                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8600863                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             1279242465                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            416222913                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              44081992                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               109903870                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             471966923                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               466103                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            975358027                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             727592865                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          561229571                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                265823225                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3265818                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6973144                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            493336882                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               145006666                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       975357715                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         99067                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1208                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                217222966                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1201                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2808293439                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1444929096                       # The number of ROB writes
system.cpu0.timesIdled                          16940                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  257                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.002772                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               70019212                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            74486327                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9077117                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        106515663                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              6524                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          40571                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           34047                       # Number of indirect misses.
system.cpu1.branchPred.lookups              110774156                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          275                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           459                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9076572                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  46599558                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11562891                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2580                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      183273013                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           204285566                       # Number of instructions committed
system.cpu1.commit.committedOps             204286345                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    702817165                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.290668                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.218386                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    636497432     90.56%     90.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27969868      3.98%     94.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14984017      2.13%     96.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4458134      0.63%     97.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2110158      0.30%     97.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2165889      0.31%     97.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       280596      0.04%     97.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2788180      0.40%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11562891      1.65%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    702817165                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4162                       # Number of function calls committed.
system.cpu1.commit.int_insts                201139000                       # Number of committed integer instructions.
system.cpu1.commit.loads                     53898289                       # Number of loads committed
system.cpu1.commit.membars                       1133                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1133      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       146690773     71.81%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       53898748     26.38%     98.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3695451      1.81%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        204286345                       # Class of committed instruction
system.cpu1.commit.refs                      57594199                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  204285566                       # Number of Instructions Simulated
system.cpu1.committedOps                    204286345                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.594338                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.594338                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            437429738                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  565                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            59588598                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             436037227                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                65647713                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                212556767                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9089794                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2077                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9255783                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  110774156                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 77391666                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    644927260                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2916185                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     508229931                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               18180678                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.150863                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          79962196                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          70025736                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.692155                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         733979795                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.692434                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.026606                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               409439299     55.78%     55.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               205644972     28.02%     83.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                89963436     12.26%     96.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 9274148      1.26%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11510629      1.57%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   89159      0.01%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 8057604      1.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      59      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     489      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           733979795                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         291528                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9609200                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                66172512                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.440148                       # Inst execution rate
system.cpu1.iew.exec_refs                   102342650                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4160019                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              174134632                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            101968994                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1565                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12356894                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7210317                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          385699480                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             98182631                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          7651629                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            323187905                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1125795                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            162429710                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9089794                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            164125620                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      3009189                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          569760                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         2907                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        13073                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     48070705                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3514407                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         13073                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4036518                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5572682                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                242996339                       # num instructions consuming a value
system.cpu1.iew.wb_count                    295259266                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.731681                       # average fanout of values written-back
system.cpu1.iew.wb_producers                177795776                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.402112                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     296514513                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               417811520                       # number of integer regfile reads
system.cpu1.int_regfile_writes              226185520                       # number of integer regfile writes
system.cpu1.ipc                              0.278215                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.278215                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1320      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            224889349     67.98%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3782      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           101416166     30.65%     98.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4528757      1.37%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             330839534                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4818743                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.014565                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1007808     20.91%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3810549     79.08%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  386      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             335656957                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1402041977                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    295259266                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        567125670                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 385696704                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                330839534                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2776                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      181413135                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1564371                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           196                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    123062005                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    733979795                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.450747                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.000361                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          550856941     75.05%     75.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          105698268     14.40%     89.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           41516937      5.66%     95.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           15806701      2.15%     97.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           12259605      1.67%     98.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3911809      0.53%     99.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2183138      0.30%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             980172      0.13%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             766224      0.10%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      733979795                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.450569                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14119617                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2327774                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           101968994                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7210317                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    187                       # number of misc regfile reads
system.cpu1.numCycles                       734271323                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1431242011                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              354709945                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            153993165                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               9142359                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                75986887                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              74879882                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               494176                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            560582684                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             416742680                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          318636745                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                208169320                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3281543                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9089794                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             85985383                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               164643580                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       560582684                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         38466                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1259                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 38221871                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1257                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1078813281                       # The number of ROB reads
system.cpu1.rob.rob_writes                  806323020                       # The number of ROB writes
system.cpu1.timesIdled                           2651                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         40165245                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               504731                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            43120429                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             120124659                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     73952977                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     147560736                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       987883                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       344373                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     47961950                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     40844823                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     95925452                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       41189196                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1082814284500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           73856405                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1179041                       # Transaction distribution
system.membus.trans_dist::WritebackClean            6                       # Transaction distribution
system.membus.trans_dist::CleanEvict         72429026                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1218                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            446                       # Transaction distribution
system.membus.trans_dist::ReadExReq             94594                       # Transaction distribution
system.membus.trans_dist::ReadExResp            94591                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      73856405                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    221511732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              221511732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4808322752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4808322752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1215                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          73952663                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                73952663    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            73952663                       # Request fanout histogram
system.membus.respLayer1.occupancy       385119367073                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             35.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        170138993628                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1082814284500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1082814284500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1082814284500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1082814284500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1082814284500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1082814284500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1082814284500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1082814284500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1082814284500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1082814284500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 44                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           22                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    195474659.090909                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   120174130.326668                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           22    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      2535500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    276767000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             22                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1078513842000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4300442500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1082814284500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    171179980                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       171179980                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    171179980                       # number of overall hits
system.cpu0.icache.overall_hits::total      171179980                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16953                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16953                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16953                       # number of overall misses
system.cpu0.icache.overall_misses::total        16953                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1297569000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1297569000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1297569000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1297569000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    171196933                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    171196933                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    171196933                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    171196933                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000099                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000099                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000099                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000099                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76539.196602                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76539.196602                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76539.196602                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76539.196602                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2074                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               51                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15302                       # number of writebacks
system.cpu0.icache.writebacks::total            15302                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1651                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1651                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1651                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1651                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15302                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15302                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15302                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15302                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1184800500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1184800500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1184800500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1184800500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000089                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000089                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000089                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000089                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 77427.819893                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77427.819893                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 77427.819893                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77427.819893                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15302                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    171179980                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      171179980                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16953                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16953                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1297569000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1297569000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    171196933                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    171196933                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000099                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000099                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76539.196602                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76539.196602                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1651                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1651                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15302                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15302                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1184800500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1184800500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 77427.819893                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77427.819893                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1082814284500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          171195597                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15334                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         11164.444828                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        342409168                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       342409168                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1082814284500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    128683976                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       128683976                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    128683976                       # number of overall hits
system.cpu0.dcache.overall_hits::total      128683976                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     70412665                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      70412665                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     70412665                       # number of overall misses
system.cpu0.dcache.overall_misses::total     70412665                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 5485493705972                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 5485493705972                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 5485493705972                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 5485493705972                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    199096641                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    199096641                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    199096641                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    199096641                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.353661                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.353661                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.353661                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.353661                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 77904.929546                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77904.929546                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77904.929546                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77904.929546                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1457948671                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       129607                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         31035201                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2926                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.977259                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    44.294942                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     39786458                       # number of writebacks
system.cpu0.dcache.writebacks::total         39786458                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     30624708                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     30624708                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     30624708                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     30624708                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39787957                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39787957                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39787957                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39787957                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3585206330283                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3585206330283                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3585206330283                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3585206330283                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.199842                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.199842                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.199842                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.199842                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90107.826604                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90107.826604                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90107.826604                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90107.826604                       # average overall mshr miss latency
system.cpu0.dcache.replacements              39786458                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    126651985                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      126651985                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     69404430                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     69404430                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 5407370621000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5407370621000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    196056415                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    196056415                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.354002                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.354002                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 77911.029901                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 77911.029901                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     29721862                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     29721862                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     39682568                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     39682568                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 3577821678000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3577821678000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.202404                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.202404                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 90161.041947                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90161.041947                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2031991                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2031991                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1008235                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1008235                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  78123084972                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  78123084972                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3040226                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3040226                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.331632                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.331632                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77484.996030                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77484.996030                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       902846                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       902846                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       105389                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       105389                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   7384652283                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7384652283                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.034665                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034665                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 70070.427492                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70070.427492                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          691                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          691                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          161                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          161                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6989500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6989500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.188967                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.188967                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43413.043478                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43413.043478                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          154                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          154                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            7                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       196500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       196500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008216                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008216                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 28071.428571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28071.428571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          519                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          519                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          237                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          237                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1197500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1197500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          756                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          756                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.313492                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.313492                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5052.742616                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5052.742616                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          237                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          237                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       960500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       960500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.313492                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.313492                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4052.742616                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4052.742616                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          663                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            663                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           95                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           95                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       444500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       444500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          758                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          758                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.125330                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.125330                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4678.947368                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4678.947368                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           95                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           95                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       349500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       349500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.125330                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.125330                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3678.947368                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3678.947368                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1082814284500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999572                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          168476496                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         39787143                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.234446                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999572                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        437985125                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       437985125                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1082814284500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1116                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             5774185                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 142                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1151705                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6927148                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1116                       # number of overall hits
system.l2.overall_hits::.cpu0.data            5774185                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                142                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1151705                       # number of overall hits
system.l2.overall_hits::total                 6927148                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             14186                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          34011738                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2395                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           7001709                       # number of demand (read+write) misses
system.l2.demand_misses::total               41030028                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            14186                       # number of overall misses
system.l2.overall_misses::.cpu0.data         34011738                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2395                       # number of overall misses
system.l2.overall_misses::.cpu1.data          7001709                       # number of overall misses
system.l2.overall_misses::total              41030028                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1148096500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3440784933599                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    207577000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 772548666477                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     4214689273576                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1148096500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3440784933599                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    207577000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 772548666477                       # number of overall miss cycles
system.l2.overall_miss_latency::total    4214689273576                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15302                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        39785923                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2537                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         8153414                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             47957176                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15302                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       39785923                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2537                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        8153414                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            47957176                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.927068                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.854869                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.944028                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.858746                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.855556                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.927068                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.854869                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.944028                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.858746                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.855556                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80931.657973                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101164.631269                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86670.981211                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110337.157182                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102722.066716                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80931.657973                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101164.631269                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86670.981211                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110337.157182                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102722.066716                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             642985                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     21846                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.432619                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  33039385                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1179041                       # number of writebacks
system.l2.writebacks::total                   1179041                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1268032                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          39044                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1307098                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1268032                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         39044                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1307098                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        14171                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     32743706                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2388                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6962665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          39722930                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        14171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     32743706                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6962665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     34489835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         74212765                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1005948000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 3043171427701                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    183117502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 700386124984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3744746618187                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1005948000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 3043171427701                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    183117502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 700386124984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2788793954117                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 6533540572304                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.926088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.822997                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.941269                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.853957                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.828300                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.926088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.822997                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.941269                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.853957                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.547480                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70986.380637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92939.126307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76682.371022                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100591.673588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94271.661687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70986.380637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92939.126307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76682.371022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100591.673588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80858.431306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88037.961829                       # average overall mshr miss latency
system.l2.replacements                      114509956                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1309475                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1309475                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1309475                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1309475                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     45663692                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         45663692                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            6                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              6                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     45663698                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     45663698                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     34489835                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       34489835                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2788793954117                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2788793954117                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80858.431306                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80858.431306                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              81                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   88                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           377                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                419                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2009500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       131000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2140500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          458                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              507                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.823144                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.826430                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5330.238727                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3119.047619                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5108.591885                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          375                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           415                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      7630499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       882500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      8512999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.818777                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.816327                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.818540                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20347.997333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22062.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20513.250602                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        79000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        79000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 11285.714286                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2468.750000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           31                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       187000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       491500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       678500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.968750                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 31166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19660                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21887.096774                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            39046                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            42906                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 81952                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          65541                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          63286                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              128827                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6775836500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6647034500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13422871000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       104587                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       106192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            210779                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.626665                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.595958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.611195                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103383.172365                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105031.673672                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104192.995257                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        17249                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        16986                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            34235                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        48292                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        46300                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          94592                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5161226000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   5047787000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10209013000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.461740                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.436003                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.448773                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 106875.383086                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109023.477322                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107926.811993                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1116                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           142                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1258                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        14186                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2395                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16581                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1148096500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    207577000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1355673500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15302                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2537                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17839                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.927068                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.944028                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.929480                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80931.657973                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86670.981211                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81760.659791                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            22                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        14171                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2388                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16559                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1005948000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    183117502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1189065502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.926088                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.941269                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.928247                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70986.380637                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76682.371022                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71807.808563                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      5735139                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1108799                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6843938                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     33946197                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      6938423                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        40884620                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 3434009097099                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 765901631977                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 4199910729076                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     39681336                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      8047222                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      47728558                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.855470                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.862213                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.856607                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101160.347862                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110385.548990                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102725.932859                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1250783                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        22058                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1272841                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     32695414                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      6916365                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     39611779                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 3038010201701                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 695338337984                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3733348539685                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.823949                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.859472                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.829939                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92918.542084                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100535.228835                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94248.444123                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1082814284500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1082814284500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   127915138                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 114510020                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.117065                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.124635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.001760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.957923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.644666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    28.266686                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.486322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.061843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.010073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.441667                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.093750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 873960268                       # Number of tag accesses
system.l2.tags.data_accesses                873960268                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1082814284500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        906944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    2097010752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        152832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     445637568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   2189155648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4732863744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       906944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       152832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1059776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     75458624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        75458624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          14171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       32765793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6963087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     34205557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            73950996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1179041                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1179041                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           837580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1936630115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           141143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        411554940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2021727714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4370891492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       837580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       141143                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           978724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       69687503                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             69687503                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       69687503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          837580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1936630115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          141143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       411554940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2021727714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4440578996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1102984.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     14171.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  32688920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6874581.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  34186003.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.063661389750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        67789                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        67789                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           116582757                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1040210                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    73950996                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1179047                       # Number of write requests accepted
system.mem_ctrls.readBursts                  73950996                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1179047                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 184933                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 76063                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3147466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3269379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2886247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2690018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           7122873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           9415973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           6998235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           6146272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5163361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5136268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          4585271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3019704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4520196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3846881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2827449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2990470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             69254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             79296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             69789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             77978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             73189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            70510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            65744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            79746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            64924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67078                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 2416996238527                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               368830315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            3800109919777                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32765.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51515.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 52362074                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  801982                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              73950996                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1179047                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7693168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                10419662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                10614111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 9510043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 8161784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 7033074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 5622493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 4249822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 3142027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2373402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1732754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1309196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 824638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 496103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 298069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 165847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  83013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  32443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  54347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  61389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  66322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  69615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  71870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  73133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  73453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  74946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  81422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  72533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  71222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  69648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  69143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  69162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     21704996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.761246                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   132.882071                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   263.691913                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     11657903     53.71%     53.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3847455     17.73%     71.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2082266      9.59%     81.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1200649      5.53%     86.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       676081      3.11%     89.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       524415      2.42%     92.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       322288      1.48%     93.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       271358      1.25%     94.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1122581      5.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     21704996                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        67789                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1088.171355                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    120.169468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  38630.210168                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-131071        67757     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.04858e+06-1.17965e+06           16      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.22822e+06-2.3593e+06           16      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         67789                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        67789                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.270811                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.249634                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.888570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            60337     89.01%     89.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1317      1.94%     90.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3442      5.08%     96.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1596      2.35%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              646      0.95%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              237      0.35%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               94      0.14%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               45      0.07%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               29      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               15      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               15      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         67789                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             4721028032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11835712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70590848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              4732863744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75459008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4359.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        65.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4370.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     69.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    34.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1082814256500                       # Total gap between requests
system.mem_ctrls.avgGap                      14412.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       906944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   2092090880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       152832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    439973184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   2187904192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     70590848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 837580.380109956022                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1932086517.464112758636                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 141143.317176104378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 406323771.581164479256                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2020571970.021882534027                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 65192017.699134819210                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        14171                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     32765793                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2388                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6963087                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     34205557                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1179047                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    419775520                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1681922646180                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     83825516                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 411991388064                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1705692284497                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 26269354315677                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29622.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51331.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35102.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59167.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49865.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  22280158.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          72641724540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          38610007425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        229119744000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2861358660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     85476755520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     485381548890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7058328000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       921149467035                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        850.699405                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  13663768195                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  36157680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1032992836305                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          82331896920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          43760452395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        297569945820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2896207380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     85476755520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     487772630490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5044785600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1004852674125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        928.000940                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8590104087                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  36157680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1038066500413                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                322                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          162                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4417769774.691358                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8930625223.400469                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          162    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        63500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  23471158000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            162                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   367135581000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 715678703500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1082814284500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     77388953                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        77388953                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     77388953                       # number of overall hits
system.cpu1.icache.overall_hits::total       77388953                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2713                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2713                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2713                       # number of overall misses
system.cpu1.icache.overall_misses::total         2713                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    226369000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    226369000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    226369000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    226369000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     77391666                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     77391666                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     77391666                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     77391666                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 83438.628824                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 83438.628824                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 83438.628824                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 83438.628824                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2537                       # number of writebacks
system.cpu1.icache.writebacks::total             2537                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          176                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          176                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          176                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          176                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2537                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2537                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2537                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2537                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    213493000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    213493000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    213493000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    213493000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 84151.754040                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 84151.754040                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 84151.754040                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 84151.754040                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2537                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     77388953                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       77388953                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2713                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2713                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    226369000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    226369000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     77391666                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     77391666                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 83438.628824                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 83438.628824                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          176                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          176                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2537                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2537                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    213493000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    213493000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 84151.754040                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 84151.754040                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1082814284500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           77524548                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2569                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         30176.935773                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        154785869                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       154785869                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1082814284500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     61808896                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        61808896                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     61808896                       # number of overall hits
system.cpu1.dcache.overall_hits::total       61808896                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     18750407                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      18750407                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     18750407                       # number of overall misses
system.cpu1.dcache.overall_misses::total     18750407                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1519300540731                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1519300540731                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1519300540731                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1519300540731                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     80559303                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     80559303                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     80559303                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     80559303                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.232753                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.232753                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.232753                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.232753                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81027.603333                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81027.603333                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81027.603333                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81027.603333                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    198722207                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        26078                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3166011                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            404                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.767377                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    64.549505                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8153743                       # number of writebacks
system.cpu1.dcache.writebacks::total          8153743                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     10595153                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10595153                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     10595153                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10595153                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      8155254                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8155254                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      8155254                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8155254                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 802531435849                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 802531435849                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 802531435849                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 802531435849                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.101233                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101233                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.101233                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.101233                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 98406.675727                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98406.675727                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 98406.675727                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98406.675727                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8153743                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     59122131                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       59122131                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     17742522                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     17742522                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1440903454000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1440903454000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     76864653                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     76864653                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.230828                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.230828                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81211.873599                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81211.873599                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      9693353                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      9693353                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      8049169                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      8049169                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 795212406000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 795212406000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.104719                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.104719                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 98794.348336                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98794.348336                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2686765                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2686765                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1007885                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1007885                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  78397086731                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  78397086731                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3694650                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3694650                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.272796                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.272796                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 77783.761769                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77783.761769                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       901800                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       901800                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       106085                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       106085                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   7319029849                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   7319029849                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028713                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028713                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 68992.127530                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 68992.127530                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          685                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          685                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          146                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          146                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     12773000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12773000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.175692                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.175692                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 87486.301370                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 87486.301370                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           59                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           59                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           87                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           87                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      7108000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7108000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.104693                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.104693                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 81701.149425                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 81701.149425                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          590                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          590                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          209                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          209                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1540000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1540000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.261577                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.261577                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7368.421053                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7368.421053                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          209                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          209                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1331000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1331000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.261577                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.261577                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6368.421053                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6368.421053                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          312                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            312                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          147                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          147                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       711000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       711000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          459                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          459                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.320261                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.320261                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4836.734694                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4836.734694                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          147                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          147                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       564000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       564000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.320261                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.320261                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3836.734694                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3836.734694                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1082814284500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.996222                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           69968644                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8155166                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.579671                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.996222                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999882                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999882                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        169277924                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       169277924                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1082814284500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47749127                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2488516                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     46648565                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       113330915                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         58908381                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1305                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           446                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1751                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           210963                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          210963                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17839                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     47731288                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    119361148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7611                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     24462934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             143877599                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1958656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5092632576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       324736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1043658048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6138574016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       173422466                       # Total snoops (count)
system.tol2bus.snoopTraffic                  75645312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        221383586                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.192078                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.397863                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              179205104     80.95%     80.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1               41834109     18.90%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 344373      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          221383586                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        95923488544                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       59689874739                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22960984                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       12240000454                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3809991                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
