Partition Merge report for soc_system
Wed Jan 06 01:50:30 2016
Quartus Prime Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Wed Jan 06 01:50:30 2016           ;
; Quartus Prime Version           ; 15.1.1 Build 189 12/02/2015 SJ Standard Edition ;
; Revision Name                   ; soc_system                                      ;
; Top-level Entity Name           ; ghrd_top                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 5071                                            ;
; Total pins                      ; 147                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 537,344                                         ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 1                                               ;
+---------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                                                                                    ;
+---------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents                                                                                              ;
+---------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File       ; Source File            ;                                                                                                                 ;
; sld_hub:auto_hub                      ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub                                                                                                ;
; sld_signaltap:auto_signaltap_0        ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0                                                                                  ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst                                                                                  ;
+---------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                             ;
+------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------+---------+
; Name                               ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                          ; Details ;
+------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------+---------+
; debounce:debounce_inst|data_out[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; debounce:debounce_inst|Equal0~3                            ; N/A     ;
; debounce:debounce_inst|data_out[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; debounce:debounce_inst|Equal0~3                            ; N/A     ;
; debounce:debounce_inst|data_out[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; debounce:debounce_inst|Equal1~3                            ; N/A     ;
; debounce:debounce_inst|data_out[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; debounce:debounce_inst|Equal1~3                            ; N/A     ;
; fpga_clk_50                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_clk_50                                                ; N/A     ;
; fpga_dipsw_pio[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_dipsw_pio[0]                                          ; N/A     ;
; fpga_dipsw_pio[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_dipsw_pio[0]                                          ; N/A     ;
; fpga_dipsw_pio[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_dipsw_pio[1]                                          ; N/A     ;
; fpga_dipsw_pio[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_dipsw_pio[1]                                          ; N/A     ;
; fpga_dipsw_pio[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_dipsw_pio[2]                                          ; N/A     ;
; fpga_dipsw_pio[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_dipsw_pio[2]                                          ; N/A     ;
; fpga_dipsw_pio[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_dipsw_pio[3]                                          ; N/A     ;
; fpga_dipsw_pio[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_dipsw_pio[3]                                          ; N/A     ;
; fpga_led_pio[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:soc_inst|soc_system_led_pio:led_pio|data_out[0] ; N/A     ;
; fpga_led_pio[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:soc_inst|soc_system_led_pio:led_pio|data_out[0] ; N/A     ;
; fpga_led_pio[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:soc_inst|soc_system_led_pio:led_pio|data_out[1] ; N/A     ;
; fpga_led_pio[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:soc_inst|soc_system_led_pio:led_pio|data_out[1] ; N/A     ;
; fpga_led_pio[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:soc_inst|soc_system_led_pio:led_pio|data_out[2] ; N/A     ;
; fpga_led_pio[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:soc_inst|soc_system_led_pio:led_pio|data_out[2] ; N/A     ;
; fpga_led_pio[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:soc_inst|soc_system_led_pio:led_pio|data_out[3] ; N/A     ;
; fpga_led_pio[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:soc_inst|soc_system_led_pio:led_pio|data_out[3] ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
+------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                                                               ;
+----------------------------------------------+--------+------------------+--------------------------------+---------------------------------------+--------------------------------+
; Statistic                                    ; Top    ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; soc_system_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+----------------------------------------------+--------+------------------+--------------------------------+---------------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed)  ; 3432   ; 113              ; 265                            ; 17                                    ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; Combinational ALUT usage for logic           ; 5027   ; 193              ; 243                            ; 1                                     ; 0                              ;
;     -- 7 input functions                     ; 44     ; 4                ; 1                              ; 0                                     ; 0                              ;
;     -- 6 input functions                     ; 910    ; 43               ; 61                             ; 0                                     ; 0                              ;
;     -- 5 input functions                     ; 783    ; 34               ; 40                             ; 0                                     ; 0                              ;
;     -- 4 input functions                     ; 1355   ; 32               ; 23                             ; 0                                     ; 0                              ;
;     -- <=3 input functions                   ; 1935   ; 80               ; 118                            ; 1                                     ; 0                              ;
; Memory ALUT usage                            ; 0      ; 0                ; 0                              ; 0                                     ; 0                              ;
;     -- 64-address deep                       ; 0      ; 0                ; 0                              ; 0                                     ; 0                              ;
;     -- 32-address deep                       ; 0      ; 0                ; 0                              ; 0                                     ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; Dedicated logic registers                    ; 4259   ; 136              ; 454                            ; 36                                    ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; I/O pins                                     ; 68     ; 0                ; 0                              ; 74                                    ; 5                              ;
; I/O registers                                ; 50     ; 0                ; 0                              ; 136                                   ; 0                              ;
; Total block memory bits                      ; 527104 ; 0                ; 10240                          ; 0                                     ; 0                              ;
; Total block memory implementation bits       ; 0      ; 0                ; 0                              ; 0                                     ; 0                              ;
; JTAG                                         ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; DLL                                          ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; Impedance control block                      ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; Double data rate I/O input circuitry         ; 0      ; 0                ; 0                              ; 32                                    ; 0                              ;
; Double data rate I/O output circuitry        ; 0      ; 0                ; 0                              ; 252                                   ; 0                              ;
; Double data rate I/O output enable circuitry ; 0      ; 0                ; 0                              ; 4                                     ; 0                              ;
; Impedance logic block                        ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; DQS pin delay chain                          ; 0      ; 0                ; 0                              ; 4                                     ; 0                              ;
; DQS pin enable control                       ; 0      ; 0                ; 0                              ; 4                                     ; 0                              ;
; Delay chain                                  ; 0      ; 0                ; 0                              ; 124                                   ; 0                              ;
; Pin configuration                            ; 0      ; 0                ; 0                              ; 40                                    ; 0                              ;
; DQS pin configuration                        ; 0      ; 0                ; 0                              ; 4                                     ; 0                              ;
; Signal Splitter                              ; 0      ; 0                ; 0                              ; 5                                     ; 0                              ;
; Leveling delay chain                         ; 0      ; 0                ; 0                              ; 40                                    ; 0                              ;
; Clock Phase Select                           ; 0      ; 0                ; 0                              ; 46                                    ; 0                              ;
; Read FIFO Read Clock Select Block            ; 0      ; 0                ; 0                              ; 32                                    ; 0                              ;
; LFIFO                                        ; 0      ; 0                ; 0                              ; 4                                     ; 0                              ;
; HPS SDRAM PLL                                ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS EMAC peripheral                          ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS GPIO peripheral                          ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS I2C peripheral                           ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS SDMMC peripheral                         ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS QSPI peripheral                          ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS SPI Master peripheral                    ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS UART peripheral                          ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS USB peripheral                           ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS peripheral TPIU TRACE                    ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS DBG APB interface                        ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; Hard Memory Controller                       ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS boot from FPGA interface                 ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS clock resets interface                   ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS cross trigger interface                  ; 0      ; 0                ; 1                              ; 0                                     ; 0                              ;
; FPGA-to-HPS interface                        ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS FPGA-to-SDRAM interface                  ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS-to-FPGA interface                        ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS-to-FPGA lightweight interface            ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS interrupts interface                     ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS STM event interface                      ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS TPIU trace interface                     ; 0      ; 0                ; 0                              ; 0                                     ; 1                              ;
; IR FIFO USERDES Block                        ; 0      ; 0                ; 0                              ; 32                                    ; 0                              ;
; Hard Memory PHY                              ; 0      ; 0                ; 0                              ; 1                                     ; 0                              ;
; VFIFO                                        ; 0      ; 0                ; 0                              ; 4                                     ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; Connections                                  ;        ;                  ;                                ;                                       ;                                ;
;     -- Input Connections                     ; 6669   ; 232              ; 764                            ; 79                                    ; 624                            ;
;     -- Registered Input Connections          ; 4423   ; 146              ; 499                            ; 0                                     ; 0                              ;
;     -- Output Connections                    ; 675    ; 1071             ; 34                             ; 115                                   ; 6473                           ;
;     -- Registered Output Connections         ; 180    ; 1065             ; 0                              ; 0                                     ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; Internal Connections                         ;        ;                  ;                                ;                                       ;                                ;
;     -- Total Connections                     ; 40938  ; 2352             ; 2856                           ; 5579                                  ; 7127                           ;
;     -- Registered Connections                ; 22932  ; 1933             ; 1707                           ; 100                                   ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; External Connections                         ;        ;                  ;                                ;                                       ;                                ;
;     -- Top                                   ; 0      ; 853              ; 12                             ; 60                                    ; 6419                           ;
;     -- sld_hub:auto_hub                      ; 853    ; 28               ; 233                            ; 0                                     ; 189                            ;
;     -- sld_signaltap:auto_signaltap_0        ; 12     ; 233              ; 64                             ; 0                                     ; 489                            ;
;     -- soc_system_hps_0_hps_io_border:border ; 60     ; 0                ; 0                              ; 134                                   ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 6419   ; 189              ; 489                            ; 0                                     ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; Partition Interface                          ;        ;                  ;                                ;                                       ;                                ;
;     -- Input Ports                           ; 139    ; 209              ; 98                             ; 12                                    ; 632                            ;
;     -- Output Ports                          ; 82     ; 227              ; 35                             ; 55                                    ; 614                            ;
;     -- Bidir Ports                           ; 67     ; 0                ; 0                              ; 67                                    ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; Registered Ports                             ;        ;                  ;                                ;                                       ;                                ;
;     -- Registered Input Ports                ; 0      ; 3                ; 25                             ; 0                                     ; 0                              ;
;     -- Registered Output Ports               ; 0      ; 132              ; 21                             ; 0                                     ; 0                              ;
;                                              ;        ;                  ;                                ;                                       ;                                ;
; Port Connectivity                            ;        ;                  ;                                ;                                       ;                                ;
;     -- Input Ports driven by GND             ; 0      ; 18               ; 10                             ; 0                                     ; 0                              ;
;     -- Output Ports driven by GND            ; 0      ; 64               ; 2                              ; 0                                     ; 0                              ;
;     -- Input Ports driven by VCC             ; 0      ; 0                ; 22                             ; 0                                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0      ; 0                ; 1                              ; 0                                     ; 0                              ;
;     -- Input Ports with no Source            ; 0      ; 165              ; 13                             ; 0                                     ; 0                              ;
;     -- Output Ports with no Source           ; 0      ; 0                ; 0                              ; 0                                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0      ; 170              ; 27                             ; 0                                     ; 54                             ;
;     -- Output Ports with no Fanout           ; 0      ; 142              ; 23                             ; 0                                     ; 0                              ;
+----------------------------------------------+--------+------------------+--------------------------------+---------------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                  ; Partition                             ; Type          ; Location ; Status                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+
; altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; fpga_button_pio[0]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- fpga_button_pio[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- fpga_button_pio[0]~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; fpga_button_pio[1]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- fpga_button_pio[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- fpga_button_pio[1]~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; fpga_button_pio[2]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- fpga_button_pio[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- fpga_button_pio[2]~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; fpga_clk_100                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- fpga_clk_100                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- fpga_clk_100~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- fpga_clk_50~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; fpga_dipsw_pio[0]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- fpga_dipsw_pio[0]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- fpga_dipsw_pio[0]~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; fpga_dipsw_pio[1]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- fpga_dipsw_pio[1]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- fpga_dipsw_pio[1]~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; fpga_dipsw_pio[2]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- fpga_dipsw_pio[2]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- fpga_dipsw_pio[2]~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; fpga_dipsw_pio[3]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- fpga_dipsw_pio[3]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- fpga_dipsw_pio[3]~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; fpga_led_pio[0]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- fpga_led_pio[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- fpga_led_pio[0]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; fpga_led_pio[1]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- fpga_led_pio[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- fpga_led_pio[1]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; fpga_led_pio[2]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- fpga_led_pio[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- fpga_led_pio[2]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; fpga_led_pio[3]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- fpga_led_pio[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- fpga_led_pio[3]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_emac1_MDC                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_emac1_MDC                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_emac1_MDC~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDC[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_emac1_MDIO                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_emac1_MDIO                                                                                                                                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_emac1_RXD0                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- hps_emac1_RXD0                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- hps_emac1_RXD0~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_emac1_RXD1                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- hps_emac1_RXD1                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- hps_emac1_RXD1~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_emac1_RXD2                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- hps_emac1_RXD2                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- hps_emac1_RXD2~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_emac1_RXD3                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- hps_emac1_RXD3                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- hps_emac1_RXD3~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_emac1_RX_CLK                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- hps_emac1_RX_CLK                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- hps_emac1_RX_CLK~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_emac1_RX_CTL                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- hps_emac1_RX_CTL                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- hps_emac1_RX_CTL~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_emac1_TXD0                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_emac1_TXD0                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_emac1_TXD0~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_emac1_TXD1                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_emac1_TXD1                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_emac1_TXD1~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_emac1_TXD2                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_emac1_TXD2                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_emac1_TXD2~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_emac1_TXD3                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_emac1_TXD3                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_emac1_TXD3~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_emac1_TX_CLK                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_emac1_TX_CLK                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_emac1_TX_CLK~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_emac1_TX_CTL                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_emac1_TX_CTL                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_emac1_TX_CTL~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_gpio_GPIO09                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_gpio_GPIO09                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_gpio_GPIO35                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_gpio_GPIO35                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_gpio_GPIO41                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO41[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_gpio_GPIO41                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO41[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_gpio_GPIO42                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO42[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_gpio_GPIO42                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO42[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_gpio_GPIO43                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO43[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_gpio_GPIO43                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO43[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_gpio_GPIO44                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO44[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_gpio_GPIO44                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO44[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_gpio_GPIO61                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_gpio_GPIO61                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_i2c0_SCL                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SCL[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_i2c0_SCL                                                                                                                                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SCL[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_i2c0_SDA                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SDA[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_i2c0_SDA                                                                                                                                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SDA[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_a[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_a[0]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_memory_mem_a[0]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[0]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_a[10]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_a[10]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_memory_mem_a[10]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[10]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_a[11]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_a[11]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_memory_mem_a[11]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[11]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_a[12]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_a[12]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_memory_mem_a[12]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[12]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_a[13]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_a[13]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_memory_mem_a[13]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[13]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_a[14]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_a[14]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_memory_mem_a[14]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[14]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_a[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_a[1]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_memory_mem_a[1]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[1]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_a[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_a[2]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_memory_mem_a[2]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[2]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_a[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_a[3]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_memory_mem_a[3]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[3]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_a[4]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_a[4]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_memory_mem_a[4]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[4]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_a[5]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_a[5]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_memory_mem_a[5]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[5]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_a[6]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_a[6]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_memory_mem_a[6]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[6]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_a[7]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_a[7]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_memory_mem_a[7]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[7]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_a[8]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_a[8]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_memory_mem_a[8]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[8]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_a[9]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_a[9]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_memory_mem_a[9]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[9]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_ba[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_ba[0]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_memory_mem_ba[0]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_ba[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_ba[1]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_memory_mem_ba[1]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_ba[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_ba[2]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_memory_mem_ba[2]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_cas_n                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_cas_n                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_memory_mem_cas_n~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cas_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_ck                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_ck                                                                                                                                                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_ck_n                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_ck_n                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obuf_ba_0                ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_cke                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_cke                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_memory_mem_cke~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cke[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_cs_n                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_cs_n                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_memory_mem_cs_n~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cs_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dm[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_dm[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dm[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_dm[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dm[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_dm[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dm[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_dm[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[10]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[10]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[10]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[11]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[11]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[11]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[12]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[12]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[12]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[13]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[13]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[13]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[14]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[14]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[14]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[15]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[15]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[15]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[16]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[16]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[16]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[17]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[17]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[17]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[18]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[18]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[18]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[19]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[19]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[19]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[20]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[20]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[20]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[21]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[21]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[21]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[22]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[22]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[22]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[23]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[23]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[23]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[24]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[24]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[24]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[25]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[25]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[25]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[26]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[26]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[26]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[27]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[27]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[27]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[28]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[28]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[28]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[29]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[29]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[29]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[30]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[30]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[30]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[31]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[31]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[31]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[4]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[5]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[6]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[7]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[8]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[8]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[8]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dq[9]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[9]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dq[9]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[1]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dqs[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[2]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dqs[2]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dqs[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[3]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dqs[3]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dqs_n[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dqs_n[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dqs_n[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[1]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dqs_n[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dqs_n[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[2]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dqs_n[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_dqs_n[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[3]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_memory_mem_dqs_n[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_odt                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_odt                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_memory_mem_odt~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_odt[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_ras_n                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_ras_n                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_memory_mem_ras_n~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ras_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_reset_n                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_reset_n                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_memory_mem_reset_n~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_reset_n[0]                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_mem_we_n                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_memory_mem_we_n                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_memory_mem_we_n~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_we_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_memory_oct_rzqin                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- hps_memory_oct_rzqin                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- hps_memory_oct_rzqin~input                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|oct_rzqin[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_qspi_CLK                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_qspi_CLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_qspi_CLK~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_qspi_IO0                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO0[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_qspi_IO0                                                                                                                                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO0[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_qspi_IO1                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO1[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_qspi_IO1                                                                                                                                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO1[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_qspi_IO2                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO2[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_qspi_IO2                                                                                                                                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO2[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_qspi_IO3                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO3[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_qspi_IO3                                                                                                                                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO3[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_qspi_SS0                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_qspi_SS0                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_qspi_SS0~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_SS0[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_sdio_CLK                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_sdio_CLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_sdio_CLK~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_sdio_CMD                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_sdio_CMD                                                                                                                                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_sdio_D0                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_sdio_D0                                                                                                                                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_sdio_D1                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_sdio_D1                                                                                                                                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_sdio_D2                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_sdio_D2                                                                                                                                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_sdio_D3                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_sdio_D3                                                                                                                                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_spim0_CLK                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_spim0_CLK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_spim0_CLK~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim0_inst_CLK[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_spim0_MISO                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- hps_spim0_MISO                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- hps_spim0_MISO~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim0_inst_MISO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_spim0_MOSI                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim0_inst_MOSI[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- hps_spim0_MOSI                                                                                                                                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim0_inst_MOSI[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_spim0_SS0                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_spim0_SS0                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_spim0_SS0~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim0_inst_SS0[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_trace_CLK                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_trace_CLK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_trace_CLK~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_trace_inst_CLK[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_trace_D0                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_trace_D0                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_trace_D0~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_trace_inst_D0[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_trace_D1                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_trace_D1                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_trace_D1~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_trace_inst_D1[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_trace_D2                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_trace_D2                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_trace_D2~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_trace_inst_D2[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_trace_D3                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_trace_D3                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_trace_D3~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_trace_inst_D3[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_trace_D4                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_trace_D4                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_trace_D4~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_trace_inst_D4[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_trace_D5                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_trace_D5                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_trace_D5~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_trace_inst_D5[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_trace_D6                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_trace_D6                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_trace_D6~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_trace_inst_D6[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_trace_D7                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_trace_D7                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_trace_D7~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_trace_inst_D7[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_uart0_RX                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- hps_uart0_RX                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- hps_uart0_RX~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_RX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_uart0_TX                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_uart0_TX                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_uart0_TX~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_TX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_usb1_CLK                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- hps_usb1_CLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- hps_usb1_CLK~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_usb1_D0                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_usb1_D0                                                                                                                                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_usb1_D1                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_usb1_D1                                                                                                                                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_usb1_D2                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_usb1_D2                                                                                                                                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_usb1_D3                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_usb1_D3                                                                                                                                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_usb1_D4                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_usb1_D4                                                                                                                                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_usb1_D5                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_usb1_D5                                                                                                                                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_usb1_D6                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_usb1_D6                                                                                                                                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_usb1_D7                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- hps_usb1_D7                                                                                                                                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_usb1_DIR                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- hps_usb1_DIR                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- hps_usb1_DIR~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_DIR[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_usb1_NXT                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- hps_usb1_NXT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- hps_usb1_NXT~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_NXT[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; hps_usb1_STP                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- hps_usb1_STP                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- hps_usb1_STP~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_STP[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_clr                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ena                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_0_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_1_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_2_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_3_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_0_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_1_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_2_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_3_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_cdr                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_cir                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_e1dr                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_sdr                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_tlr                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_udr                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_uir                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_raw_tck                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_tdi                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_tdo                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_usr1                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck                                                                                                                                                                                                                                              ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms                                                                                                                                                                                                                                              ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_0_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_10_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_11_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_12_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_13_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_14_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_15_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_16_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_17_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_18_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_19_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_1_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_20_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_21_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_22_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_23_                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_2_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_3_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_4_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_5_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_6_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_7_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_8_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_receive_9_                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_send_0_                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_send_1_                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; jtag.bp.soc_inst_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_inst_ep_fabric_send_2_                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; pre_syn.bp.debounce_inst_data_out_0_                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
; pre_syn.bp.debounce_inst_data_out_1_                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;          ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+


+-----------------------------------------------------------------+
; Partition Merge Resource Usage Summary                          ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 3875              ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 5464              ;
;     -- 7 input functions                    ; 49                ;
;     -- 6 input functions                    ; 1014              ;
;     -- 5 input functions                    ; 857               ;
;     -- 4 input functions                    ; 1410              ;
;     -- <=3 input functions                  ; 2134              ;
;                                             ;                   ;
; Dedicated logic registers                   ; 4885              ;
;                                             ;                   ;
; I/O pins                                    ; 147               ;
; I/O registers                               ; 186               ;
; Total MLAB memory bits                      ; 0                 ;
; Total block memory bits                     ; 537344            ;
;                                             ;                   ;
; Total DSP Blocks                            ; 0                 ;
;                                             ;                   ;
; Total DLLs                                  ; 1                 ;
; Maximum fan-out node                        ; fpga_clk_50~input ;
; Maximum fan-out                             ; 3920              ;
; Total fan-out                               ; 46382             ;
; Average fan-out                             ; 4.03              ;
+---------------------------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; Name                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6784:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 1024         ; 10           ; 1024         ; 10           ; 10240  ; None                            ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; soc_system:soc_inst|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; soc_system:soc_inst|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; soc_system:soc_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                            ;
; soc_system:soc_inst|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m2h1:auto_generated|ALTSYNCRAM                                                                               ; AUTO ; Single Port      ; 65536        ; 8            ; --           ; --           ; 524288 ; soc_system_onchip_memory2_0.hex ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Wed Jan 06 01:50:17 2016
Info: Command: quartus_cdb --merge=on soc_system.qpf
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "soc_system_hps_0_hps_io_border:border" File: E:/ALTERA_DATA/01_SoC/02_work/Helio/ghrd/v15.1/helio_ghrd_5csxc6es_v15.1/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 169
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 53 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 4 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 29 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "fpga_clk_100" File: E:/ALTERA_DATA/01_SoC/02_work/Helio/ghrd/v15.1/helio_ghrd_5csxc6es_v15.1/ghrd_top.v Line: 89
Info (21057): Implemented 9473 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 60 output pins
    Info (21060): Implemented 67 bidirectional pins
    Info (21061): Implemented 8522 logic cells
    Info (21064): Implemented 146 RAM segments
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus Prime Partition Merge was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 848 megabytes
    Info: Processing ended: Wed Jan 06 01:50:30 2016
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:14


