Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri May  2 12:10:05 2025
| Host         : viz running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file boxBlur_control_sets_placed.rpt
| Design       : boxBlur
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    50 |
|    Minimum number of control sets                        |    50 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    98 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    50 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    33 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             122 |           48 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              21 |           10 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             119 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal    |                                                            Enable Signal                                                           |                                                         Set/Reset Signal                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  axi_clk_IBUF_BUFG | control/rdState                                                                                                                    | control/o_intr_i_1_n_0                                                                                                          |                1 |              1 |         1.00 |
|  axi_clk_IBUF_BUFG | buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                     | buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_1 |                1 |              8 |         8.00 |
|  axi_clk_IBUF_BUFG | buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                             | buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_1 |                2 |              8 |         4.00 |
|  axi_clk_IBUF_BUFG | buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0[0] |                                                                                                                                 |                3 |              8 |         2.67 |
|  axi_clk_IBUF_BUFG | control/lB2/wrPntr[8]_i_1__2_n_0                                                                                                   | control/lB0/axi_reset_n                                                                                                         |                4 |              9 |         2.25 |
|  axi_clk_IBUF_BUFG | i_data_valid_IBUF                                                                                                                  | control/lB0/axi_reset_n                                                                                                         |                2 |              9 |         4.50 |
|  axi_clk_IBUF_BUFG | control/lB0/lineBuffRdData[0]                                                                                                      | control/lB0/axi_reset_n                                                                                                         |                4 |              9 |         2.25 |
|  axi_clk_IBUF_BUFG | control/lB0/wrPntr[8]_i_1__1_n_0                                                                                                   | control/lB0/axi_reset_n                                                                                                         |                5 |              9 |         1.80 |
|  axi_clk_IBUF_BUFG | control/lB3/wrPntr[8]_i_1_n_0                                                                                                      | control/lB0/axi_reset_n                                                                                                         |                4 |              9 |         2.25 |
|  axi_clk_IBUF_BUFG | control/lB2/lineBuffRdData[2]                                                                                                      | control/lB0/axi_reset_n                                                                                                         |                3 |              9 |         3.00 |
|  axi_clk_IBUF_BUFG | control/lB1/lineBuffRdData[1]                                                                                                      | control/lB0/axi_reset_n                                                                                                         |                2 |              9 |         4.50 |
|  axi_clk_IBUF_BUFG | control/lB1/wrPntr[8]_i_1__0_n_0                                                                                                   | control/lB0/axi_reset_n                                                                                                         |                2 |              9 |         4.50 |
|  axi_clk_IBUF_BUFG | control/lB3/lineBuffRdData[3]                                                                                                      | control/lB0/axi_reset_n                                                                                                         |                2 |              9 |         4.50 |
|  axi_clk_IBUF_BUFG | control/pixel_data_valid                                                                                                           | control/lB0/axi_reset_n                                                                                                         |                3 |              9 |         3.00 |
|  axi_clk_IBUF_BUFG |                                                                                                                                    | control/lB0/axi_reset_n                                                                                                         |                7 |             10 |         1.43 |
|  axi_clk_IBUF_BUFG |                                                                                                                                    | buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_1 |                3 |             11 |         3.67 |
|  axi_clk_IBUF_BUFG | control/totalPixelCounter[0]_i_1_n_0                                                                                               | control/lB0/axi_reset_n                                                                                                         |                3 |             12 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB1/line_reg_r1_448_511_0_2_i_1__0_n_0                                                                                     |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB0/line_reg_r1_256_319_0_2_i_1__1_n_0                                                                                     |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB0/line_reg_r1_128_191_0_2_i_1__1_n_0                                                                                     |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB0/line_reg_r1_0_63_0_2_i_1__1_n_0                                                                                        |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB0/line_reg_r1_320_383_0_2_i_1__1_n_0                                                                                     |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB0/line_reg_r1_448_511_0_2_i_1__1_n_0                                                                                     |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB0/line_reg_r1_64_127_0_2_i_1__1_n_0                                                                                      |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB0/line_reg_r1_384_447_0_2_i_1__1_n_0                                                                                     |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB1/line_reg_r1_64_127_0_2_i_1__0_n_0                                                                                      |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB3/line_reg_r1_192_255_0_2_i_1__2_n_0                                                                                     |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB3/line_reg_r1_256_319_0_2_i_1__2_n_0                                                                                     |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB3/line_reg_r1_320_383_0_2_i_1__2_n_0                                                                                     |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB3/line_reg_r1_128_191_0_2_i_1__2_n_0                                                                                     |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB3/line_reg_r1_0_63_0_2_i_1__2_n_0                                                                                        |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB3/line_reg_r1_384_447_0_2_i_1__2_n_0                                                                                     |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB3/line_reg_r1_64_127_0_2_i_1__2_n_0                                                                                      |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB3/line_reg_r1_448_511_0_2_i_1__2_n_0                                                                                     |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB1/line_reg_r1_0_63_0_2_i_1__0_n_0                                                                                        |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB1/line_reg_r1_128_191_0_2_i_1__0_n_0                                                                                     |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB1/line_reg_r1_320_383_0_2_i_1__0_n_0                                                                                     |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB1/line_reg_r1_256_319_0_2_i_1__0_n_0                                                                                     |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB2/line_reg_r1_448_511_0_2_i_1_n_0                                                                                        |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB2/line_reg_r1_64_127_0_2_i_1_n_0                                                                                         |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB2/line_reg_r1_128_191_0_2_i_1_n_0                                                                                        |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB2/line_reg_r1_192_255_0_2_i_1_n_0                                                                                        |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB0/line_reg_r1_192_255_0_2_i_1__1_n_0                                                                                     |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB2/line_reg_r1_320_383_0_2_i_1_n_0                                                                                        |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB2/line_reg_r1_0_63_0_2_i_1_n_0                                                                                           |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB2/line_reg_r1_384_447_0_2_i_1_n_0                                                                                        |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB1/line_reg_r1_192_255_0_2_i_1__0_n_0                                                                                     |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB1/line_reg_r1_384_447_0_2_i_1__0_n_0                                                                                     |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG | control/lB2/line_reg_r1_256_319_0_2_i_1_n_0                                                                                        |                                                                                                                                 |                9 |             36 |         4.00 |
|  axi_clk_IBUF_BUFG |                                                                                                                                    |                                                                                                                                 |               48 |            124 |         2.58 |
+--------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


