Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\2019GEDC\CODE_Project\Cyclone_IV\FAMS\qsys_system.qsys --block-symbol-file --output-directory=E:\2019GEDC\CODE_Project\Cyclone_IV\FAMS\qsys_system --family="Cyclone IV E" --part=EP4CE10F17C8
Progress: Loading FAMS/qsys_system.qsys
Progress: Reading input file
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding adc_p [altera_avalon_pio 18.1]
Progress: Parameterizing module adc_p
Progress: Adding adc_t [altera_avalon_pio 18.1]
Progress: Parameterizing module adc_t
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding dig_p1 [altera_avalon_pio 18.1]
Progress: Parameterizing module dig_p1
Progress: Adding dig_p2 [altera_avalon_pio 18.1]
Progress: Parameterizing module dig_p2
Progress: Adding dig_p3 [altera_avalon_pio 18.1]
Progress: Parameterizing module dig_p3
Progress: Adding dig_p4 [altera_avalon_pio 18.1]
Progress: Parameterizing module dig_p4
Progress: Adding dig_p5 [altera_avalon_pio 18.1]
Progress: Parameterizing module dig_p5
Progress: Adding dig_p6 [altera_avalon_pio 18.1]
Progress: Parameterizing module dig_p6
Progress: Adding dig_p7 [altera_avalon_pio 18.1]
Progress: Parameterizing module dig_p7
Progress: Adding dig_p8 [altera_avalon_pio 18.1]
Progress: Parameterizing module dig_p8
Progress: Adding dig_p9 [altera_avalon_pio 18.1]
Progress: Parameterizing module dig_p9
Progress: Adding dig_t1 [altera_avalon_pio 18.1]
Progress: Parameterizing module dig_t1
Progress: Adding dig_t2 [altera_avalon_pio 18.1]
Progress: Parameterizing module dig_t2
Progress: Adding dig_t3 [altera_avalon_pio 18.1]
Progress: Parameterizing module dig_t3
Progress: Adding end_o [altera_avalon_pio 18.1]
Progress: Parameterizing module end_o
Progress: Adding heart_rate [altera_avalon_pio 18.1]
Progress: Parameterizing module heart_rate
Progress: Adding heignt_dec [altera_avalon_pio 18.1]
Progress: Parameterizing module heignt_dec
Progress: Adding heignt_int [altera_avalon_pio 18.1]
Progress: Parameterizing module heignt_int
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding max30102_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module max30102_0
Progress: Adding max30102_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module max30102_1
Progress: Adding nios2_gen2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_system.adc_p: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.adc_t: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.dig_p1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.dig_p2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.dig_p3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.dig_p4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.dig_p5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.dig_p6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.dig_p7: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.dig_p8: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.dig_p9: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.dig_t1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.dig_t2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.dig_t3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.end_o: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys_system.max30102_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.max30102_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: qsys_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\2019GEDC\CODE_Project\Cyclone_IV\FAMS\qsys_system.qsys --synthesis=VERILOG --output-directory=E:\2019GEDC\CODE_Project\Cyclone_IV\FAMS\qsys_system\synthesis --family="Cyclone IV E" --part=EP4CE10F17C8
Progress: Loading FAMS/qsys_system.qsys
Progress: Reading input file
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding adc_p [altera_avalon_pio 18.1]
Progress: Parameterizing module adc_p
Progress: Adding adc_t [altera_avalon_pio 18.1]
Progress: Parameterizing module adc_t
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding dig_p1 [altera_avalon_pio 18.1]
Progress: Parameterizing module dig_p1
Progress: Adding dig_p2 [altera_avalon_pio 18.1]
Progress: Parameterizing module dig_p2
Progress: Adding dig_p3 [altera_avalon_pio 18.1]
Progress: Parameterizing module dig_p3
Progress: Adding dig_p4 [altera_avalon_pio 18.1]
Progress: Parameterizing module dig_p4
Progress: Adding dig_p5 [altera_avalon_pio 18.1]
Progress: Parameterizing module dig_p5
Progress: Adding dig_p6 [altera_avalon_pio 18.1]
Progress: Parameterizing module dig_p6
Progress: Adding dig_p7 [altera_avalon_pio 18.1]
Progress: Parameterizing module dig_p7
Progress: Adding dig_p8 [altera_avalon_pio 18.1]
Progress: Parameterizing module dig_p8
Progress: Adding dig_p9 [altera_avalon_pio 18.1]
Progress: Parameterizing module dig_p9
Progress: Adding dig_t1 [altera_avalon_pio 18.1]
Progress: Parameterizing module dig_t1
Progress: Adding dig_t2 [altera_avalon_pio 18.1]
Progress: Parameterizing module dig_t2
Progress: Adding dig_t3 [altera_avalon_pio 18.1]
Progress: Parameterizing module dig_t3
Progress: Adding end_o [altera_avalon_pio 18.1]
Progress: Parameterizing module end_o
Progress: Adding heart_rate [altera_avalon_pio 18.1]
Progress: Parameterizing module heart_rate
Progress: Adding heignt_dec [altera_avalon_pio 18.1]
Progress: Parameterizing module heignt_dec
Progress: Adding heignt_int [altera_avalon_pio 18.1]
Progress: Parameterizing module heignt_int
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding max30102_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module max30102_0
Progress: Adding max30102_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module max30102_1
Progress: Adding nios2_gen2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_system.adc_p: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.adc_t: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.dig_p1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.dig_p2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.dig_p3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.dig_p4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.dig_p5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.dig_p6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.dig_p7: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.dig_p8: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.dig_p9: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.dig_t1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.dig_t2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.dig_t3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.end_o: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys_system.max30102_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.max30102_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: qsys_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys_system: Generating qsys_system "qsys_system" for QUARTUS_SYNTH
Info: RAM: Starting RTL generation for module 'qsys_system_RAM'
Info: RAM:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_system_RAM --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8052_6823454617531232972.dir/0002_RAM_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8052_6823454617531232972.dir/0002_RAM_gen//qsys_system_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'qsys_system_RAM'
Info: RAM: "qsys_system" instantiated altera_avalon_onchip_memory2 "RAM"
Info: adc_p: Starting RTL generation for module 'qsys_system_adc_p'
Info: adc_p:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_adc_p --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8052_6823454617531232972.dir/0003_adc_p_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8052_6823454617531232972.dir/0003_adc_p_gen//qsys_system_adc_p_component_configuration.pl  --do_build_sim=0  ]
Info: adc_p: Done RTL generation for module 'qsys_system_adc_p'
Info: adc_p: "qsys_system" instantiated altera_avalon_pio "adc_p"
Info: dig_p1: Starting RTL generation for module 'qsys_system_dig_p1'
Info: dig_p1:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_dig_p1 --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8052_6823454617531232972.dir/0004_dig_p1_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8052_6823454617531232972.dir/0004_dig_p1_gen//qsys_system_dig_p1_component_configuration.pl  --do_build_sim=0  ]
Info: dig_p1: Done RTL generation for module 'qsys_system_dig_p1'
Info: dig_p1: "qsys_system" instantiated altera_avalon_pio "dig_p1"
Info: end_o: Starting RTL generation for module 'qsys_system_end_o'
Info: end_o:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_end_o --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8052_6823454617531232972.dir/0005_end_o_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8052_6823454617531232972.dir/0005_end_o_gen//qsys_system_end_o_component_configuration.pl  --do_build_sim=0  ]
Info: end_o: Done RTL generation for module 'qsys_system_end_o'
Info: end_o: "qsys_system" instantiated altera_avalon_pio "end_o"
Info: heart_rate: Starting RTL generation for module 'qsys_system_heart_rate'
Info: heart_rate:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_heart_rate --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8052_6823454617531232972.dir/0006_heart_rate_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8052_6823454617531232972.dir/0006_heart_rate_gen//qsys_system_heart_rate_component_configuration.pl  --do_build_sim=0  ]
Info: heart_rate: Done RTL generation for module 'qsys_system_heart_rate'
Info: heart_rate: "qsys_system" instantiated altera_avalon_pio "heart_rate"
Info: jtag_uart: Starting RTL generation for module 'qsys_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_system_jtag_uart --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8052_6823454617531232972.dir/0007_jtag_uart_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8052_6823454617531232972.dir/0007_jtag_uart_gen//qsys_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'qsys_system_jtag_uart'
Info: jtag_uart: "qsys_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios2_gen2: "qsys_system" instantiated altera_nios2_gen2 "nios2_gen2"
Info: sysid_qsys: "qsys_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "qsys_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "qsys_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "qsys_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'qsys_system_nios2_gen2_cpu'
Info: cpu:   Generation command is [exec D:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA/18.1/quartus/bin64//perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsys_system_nios2_gen2_cpu --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8052_6823454617531232972.dir/0011_cpu_gen/ --quartus_bindir=D:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8052_6823454617531232972.dir/0011_cpu_gen//qsys_system_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.06.05 21:34:55 (*) Starting Nios II generation
Info: cpu: # 2019.06.05 21:34:55 (*)   Checking for plaintext license.
Info: cpu: # 2019.06.05 21:34:56 (*)   Plaintext license not found.
Info: cpu: # 2019.06.05 21:34:56 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.06.05 21:34:57 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2019.06.05 21:34:57 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.06.05 21:34:57 (*)   Creating all objects for CPU
Info: cpu: # 2019.06.05 21:34:57 (*)     Testbench
Info: cpu: # 2019.06.05 21:34:57 (*)     Instruction decoding
Info: cpu: # 2019.06.05 21:34:57 (*)       Instruction fields
Info: cpu: # 2019.06.05 21:34:57 (*)       Instruction decodes
Info: cpu: # 2019.06.05 21:34:58 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.06.05 21:34:58 (*)       Instruction controls
Info: cpu: # 2019.06.05 21:34:58 (*)     Pipeline frontend
Info: cpu: # 2019.06.05 21:34:58 (*)     Pipeline backend
Info: cpu: # 2019.06.05 21:35:00 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.06.05 21:35:02 (*)   Creating encrypted RTL
Info: cpu: # 2019.06.05 21:35:02 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'qsys_system_nios2_gen2_cpu'
Info: cpu: "nios2_gen2" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_gen2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: nios2_gen2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_data_master_limiter"
Info: Reusing file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: qsys_system: Done "qsys_system" with 33 modules, 53 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
