{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Download ok.\n",
      "Help on RegisterMapaxi_intc_0 in module pynq.registers object:\n",
      "\n",
      "class RegisterMapaxi_intc_0(RegisterMap)\n",
      " |  Provides access to a named register map.\n",
      " |  \n",
      " |  This class is designed to be subclassed using the\n",
      " |  `create_subclass` method which will create a class with\n",
      " |  properties for all of the registers in a specific map.\n",
      " |  \n",
      " |  See the `create_subclass` function for more details.\n",
      " |  \n",
      " |  Method resolution order:\n",
      " |      RegisterMapaxi_intc_0\n",
      " |      RegisterMap\n",
      " |      builtins.object\n",
      " |  \n",
      " |  Data descriptors defined here:\n",
      " |  \n",
      " |  CIE\n",
      " |      Clear Interrupt Enables\n",
      " |  \n",
      " |  IAR\n",
      " |      Interrupt Acknowledge Register\n",
      " |  \n",
      " |  IER\n",
      " |      Interrupt Enable Register\n",
      " |  \n",
      " |  ILR\n",
      " |      Interrupt Level Register\n",
      " |  \n",
      " |  IMR\n",
      " |      Interrupt Mode Register\n",
      " |  \n",
      " |  IPR\n",
      " |      Interrupt Pending Register\n",
      " |  \n",
      " |  ISR\n",
      " |      Interrupt Status Register\n",
      " |  \n",
      " |  IVAR_0_\n",
      " |      Interrupt Vector Address Register 0\n",
      " |  \n",
      " |  IVAR_10_\n",
      " |      Interrupt Vector Address Register 10\n",
      " |  \n",
      " |  IVAR_11_\n",
      " |      Interrupt Vector Address Register 11\n",
      " |  \n",
      " |  IVAR_12_\n",
      " |      Interrupt Vector Address Register 12\n",
      " |  \n",
      " |  IVAR_13_\n",
      " |      Interrupt Vector Address Register 13\n",
      " |  \n",
      " |  IVAR_14_\n",
      " |      Interrupt Vector Address Register 14\n",
      " |  \n",
      " |  IVAR_15_\n",
      " |      Interrupt Vector Address Register 15\n",
      " |  \n",
      " |  IVAR_16_\n",
      " |      Interrupt Vector Address Register 16\n",
      " |  \n",
      " |  IVAR_17_\n",
      " |      Interrupt Vector Address Register 17\n",
      " |  \n",
      " |  IVAR_18_\n",
      " |      Interrupt Vector Address Register 18\n",
      " |  \n",
      " |  IVAR_19_\n",
      " |      Interrupt Vector Address Register 19\n",
      " |  \n",
      " |  IVAR_1_\n",
      " |      Interrupt Vector Address Register 1\n",
      " |  \n",
      " |  IVAR_20_\n",
      " |      Interrupt Vector Address Register 20\n",
      " |  \n",
      " |  IVAR_21_\n",
      " |      Interrupt Vector Address Register 21\n",
      " |  \n",
      " |  IVAR_22_\n",
      " |      Interrupt Vector Address Register 22\n",
      " |  \n",
      " |  IVAR_23_\n",
      " |      Interrupt Vector Address Register 23\n",
      " |  \n",
      " |  IVAR_24_\n",
      " |      Interrupt Vector Address Register 24\n",
      " |  \n",
      " |  IVAR_25_\n",
      " |      Interrupt Vector Address Register 25\n",
      " |  \n",
      " |  IVAR_26_\n",
      " |      Interrupt Vector Address Register 26\n",
      " |  \n",
      " |  IVAR_27_\n",
      " |      Interrupt Vector Address Register 27\n",
      " |  \n",
      " |  IVAR_28_\n",
      " |      Interrupt Vector Address Register 28\n",
      " |  \n",
      " |  IVAR_29_\n",
      " |      Interrupt Vector Address Register 29\n",
      " |  \n",
      " |  IVAR_2_\n",
      " |      Interrupt Vector Address Register 2\n",
      " |  \n",
      " |  IVAR_30_\n",
      " |      Interrupt Vector Address Register 30\n",
      " |  \n",
      " |  IVAR_31_\n",
      " |      Interrupt Vector Address Register 31\n",
      " |  \n",
      " |  IVAR_3_\n",
      " |      Interrupt Vector Address Register 3\n",
      " |  \n",
      " |  IVAR_4_\n",
      " |      Interrupt Vector Address Register 4\n",
      " |  \n",
      " |  IVAR_5_\n",
      " |      Interrupt Vector Address Register 5\n",
      " |  \n",
      " |  IVAR_6_\n",
      " |      Interrupt Vector Address Register 6\n",
      " |  \n",
      " |  IVAR_7_\n",
      " |      Interrupt Vector Address Register 7\n",
      " |  \n",
      " |  IVAR_8_\n",
      " |      Interrupt Vector Address Register 8\n",
      " |  \n",
      " |  IVAR_9_\n",
      " |      Interrupt Vector Address Register 9\n",
      " |  \n",
      " |  IVEAR_0_\n",
      " |      Interrupt Vector Address Register 0\n",
      " |  \n",
      " |  IVEAR_10_\n",
      " |      Interrupt Vector Address Register 10\n",
      " |  \n",
      " |  IVEAR_11_\n",
      " |      Interrupt Vector Address Register 11\n",
      " |  \n",
      " |  IVEAR_12_\n",
      " |      Interrupt Vector Address Register 12\n",
      " |  \n",
      " |  IVEAR_13_\n",
      " |      Interrupt Vector Address Register 13\n",
      " |  \n",
      " |  IVEAR_14_\n",
      " |      Interrupt Vector Address Register 14\n",
      " |  \n",
      " |  IVEAR_15_\n",
      " |      Interrupt Vector Address Register 15\n",
      " |  \n",
      " |  IVEAR_16_\n",
      " |      Interrupt Vector Address Register 16\n",
      " |  \n",
      " |  IVEAR_17_\n",
      " |      Interrupt Vector Address Register 17\n",
      " |  \n",
      " |  IVEAR_18_\n",
      " |      Interrupt Vector Address Register 18\n",
      " |  \n",
      " |  IVEAR_19_\n",
      " |      Interrupt Vector Address Register 19\n",
      " |  \n",
      " |  IVEAR_1_\n",
      " |      Interrupt Vector Address Register 1\n",
      " |  \n",
      " |  IVEAR_20_\n",
      " |      Interrupt Vector Address Register 20\n",
      " |  \n",
      " |  IVEAR_21_\n",
      " |      Interrupt Vector Address Register 21\n",
      " |  \n",
      " |  IVEAR_22_\n",
      " |      Interrupt Vector Address Register 22\n",
      " |  \n",
      " |  IVEAR_23_\n",
      " |      Interrupt Vector Address Register 23\n",
      " |  \n",
      " |  IVEAR_24_\n",
      " |      Interrupt Vector Address Register 24\n",
      " |  \n",
      " |  IVEAR_25_\n",
      " |      Interrupt Vector Address Register 25\n",
      " |  \n",
      " |  IVEAR_26_\n",
      " |      Interrupt Vector Address Register 26\n",
      " |  \n",
      " |  IVEAR_27_\n",
      " |      Interrupt Vector Address Register 27\n",
      " |  \n",
      " |  IVEAR_28_\n",
      " |      Interrupt Vector Address Register 28\n",
      " |  \n",
      " |  IVEAR_29_\n",
      " |      Interrupt Vector Address Register 29\n",
      " |  \n",
      " |  IVEAR_2_\n",
      " |      Interrupt Vector Address Register 2\n",
      " |  \n",
      " |  IVEAR_30_\n",
      " |      Interrupt Vector Address Register 30\n",
      " |  \n",
      " |  IVEAR_31_\n",
      " |      Interrupt Vector Address Register 31\n",
      " |  \n",
      " |  IVEAR_3_\n",
      " |      Interrupt Vector Address Register 3\n",
      " |  \n",
      " |  IVEAR_4_\n",
      " |      Interrupt Vector Address Register 4\n",
      " |  \n",
      " |  IVEAR_5_\n",
      " |      Interrupt Vector Address Register 5\n",
      " |  \n",
      " |  IVEAR_6_\n",
      " |      Interrupt Vector Address Register 6\n",
      " |  \n",
      " |  IVEAR_7_\n",
      " |      Interrupt Vector Address Register 7\n",
      " |  \n",
      " |  IVEAR_8_\n",
      " |      Interrupt Vector Address Register 8\n",
      " |  \n",
      " |  IVEAR_9_\n",
      " |      Interrupt Vector Address Register 9\n",
      " |  \n",
      " |  IVR\n",
      " |      Interrupt Vector Register\n",
      " |  \n",
      " |  MER\n",
      " |      Master Enable Register\n",
      " |  \n",
      " |  SIE\n",
      " |      Set Interrupt Enables\n",
      " |  \n",
      " |  ----------------------------------------------------------------------\n",
      " |  Methods inherited from RegisterMap:\n",
      " |  \n",
      " |  __init__(self, buffer)\n",
      " |      Create a new instance of the RegisterMap\n",
      " |      \n",
      " |      Parameters\n",
      " |      ----------\n",
      " |      \n",
      " |      buffer : buffer-like\n",
      " |          A Python buffer object to bind the register map to\n",
      " |  \n",
      " |  __repr__(self)\n",
      " |      Return repr(self).\n",
      " |  \n",
      " |  ----------------------------------------------------------------------\n",
      " |  Class methods inherited from RegisterMap:\n",
      " |  \n",
      " |  create_subclass(name, registers) from builtins.type\n",
      " |      Create a new RegisterMap subclass with the specified registers\n",
      " |      \n",
      " |      Parameters\n",
      " |      ----------\n",
      " |      name : str\n",
      " |          Suffix to append to \"RegisterMap\" to make the name of the new class\n",
      " |      registers : dict\n",
      " |          Dictionary of the registers to create in the subclass\n",
      " |      \n",
      " |      The dictionary should have the same form as the \"registers\" entry in\n",
      " |      the ip_dict.\n",
      " |      {\n",
      " |          name : {\n",
      " |              \"address_offset\" : int,\n",
      " |              \"access\" : \"read-only\" | \"write-only\" | \"read-write\",\n",
      " |              \"size\" : int,\n",
      " |              \"description\" : str,\n",
      " |              \"fields\" : dict\n",
      " |          }\n",
      " |      }\n",
      " |      \n",
      " |      For details on the contents of the \"fields\" entry see the `Register`\n",
      " |      class documentation\n",
      " |  \n",
      " |  ----------------------------------------------------------------------\n",
      " |  Data descriptors inherited from RegisterMap:\n",
      " |  \n",
      " |  __dict__\n",
      " |      dictionary for instance variables (if defined)\n",
      " |  \n",
      " |  __weakref__\n",
      " |      list of weak references to the object (if defined)\n",
      "\n"
     ]
    }
   ],
   "source": [
    "from pynq import Overlay\n",
    "from pynq import Xlnk\n",
    "import math\n",
    "import numpy as np\n",
    "import pynq.lib.dma\n",
    "import time\n",
    "\n",
    "ol = Overlay(\"./bits/pynq_fft_intr/pynq_fft_intr.bit\", download=True)\n",
    "print(\"Download ok.\")\n",
    "dir(ol)\n",
    "help(ol.axi_intc_0.register_map)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "data": {
      "application/javascript": [
       "\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%microblaze/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Download ok.\n"
     ]
    },
    {
     "ename": "KeyboardInterrupt",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mKeyboardInterrupt\u001b[0m                         Traceback (most recent call last)",
      "\u001b[0;32m<ipython-input-1-acec2400347b>\u001b[0m in \u001b[0;36m<module>\u001b[0;34m()\u001b[0m\n\u001b[1;32m     60\u001b[0m \u001b[0mdma\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0msendchannel\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mwait\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     61\u001b[0m \u001b[0mtime\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0msleep\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;36m0.3\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 62\u001b[0;31m \u001b[0mdma\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mrecvchannel\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mwait\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     63\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     64\u001b[0m \u001b[0;31m# print(in_buf, out_buf)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/home/xilinx/pynq/lib/dma.py\u001b[0m in \u001b[0;36mwait\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    134\u001b[0m         \u001b[0;32mif\u001b[0m \u001b[0;32mnot\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mrunning\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    135\u001b[0m             \u001b[0;32mraise\u001b[0m \u001b[0mRuntimeError\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m'DMA channel not started'\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 136\u001b[0;31m         \u001b[0;32mwhile\u001b[0m \u001b[0;32mnot\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0midle\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    137\u001b[0m             \u001b[0;32mpass\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    138\u001b[0m         \u001b[0;32mif\u001b[0m \u001b[0;32mnot\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_flush_before\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/home/xilinx/pynq/lib/dma.py\u001b[0m in \u001b[0;36midle\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m     77\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     78\u001b[0m         \"\"\"\n\u001b[0;32m---> 79\u001b[0;31m         \u001b[0;32mreturn\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_mmio\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mread\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_offset\u001b[0m \u001b[0;34m+\u001b[0m \u001b[0;36m4\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;34m&\u001b[0m \u001b[0;36m0x02\u001b[0m \u001b[0;34m==\u001b[0m \u001b[0;36m0x02\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     80\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     81\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mstart\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/home/xilinx/pynq/mmio.py\u001b[0m in \u001b[0;36mread\u001b[0;34m(self, offset, length)\u001b[0m\n\u001b[1;32m    133\u001b[0m             \u001b[0;32mraise\u001b[0m \u001b[0mValueError\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m\"Offset cannot be negative.\"\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    134\u001b[0m         \u001b[0midx\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0moffset\u001b[0m \u001b[0;34m>>\u001b[0m \u001b[0;36m2\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 135\u001b[0;31m         \u001b[0;32mif\u001b[0m \u001b[0moffset\u001b[0m \u001b[0;34m%\u001b[0m \u001b[0;36m4\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    136\u001b[0m             \u001b[0;32mraise\u001b[0m \u001b[0mMemoryError\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m'Unaligned read: offset must be multiple of 4.'\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    137\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;31mKeyboardInterrupt\u001b[0m: "
     ]
    }
   ],
   "source": [
    "from pynq import Overlay\n",
    "from pynq import Xlnk\n",
    "import math\n",
    "import numpy as np\n",
    "import pynq.lib.dma\n",
    "import time\n",
    "\n",
    "FFT_MAX_NUM_PTS      = 8192\n",
    "FFT_NUM_PTS_MASK     = 0x0000001F # Bits [4:0]\n",
    "FFT_NUM_PTS_SHIFT    = 0\n",
    "FFT_FWD_INV_MASK     = 0x00000100 # Bit 8\n",
    "FFT_FWD_INV_SHIFT    = 8\n",
    "FFT_SCALE_SCH_MASK   = 0x007FFE00 # Bits [22:9]\n",
    "FFT_SCALE_SCH_SHIFT  = 9\n",
    "FFT_INVERSE = 0\n",
    "FFT_FORWARD = 1\n",
    "\n",
    "# n = 64\n",
    "n = 1024 //2\n",
    "\n",
    "ol = Overlay(\"./bits/pynq_fft_intr/pynq_fft_intr.bit\", download=True)\n",
    "print(\"Download ok.\")\n",
    "# dir(ol)\n",
    "gpio = ol.axi_gpio_0\n",
    "\n",
    "def set_values(scale, fwd_inv, num_pts):\n",
    "    reg = 0;\n",
    "    reg = (scale << FFT_SCALE_SCH_SHIFT) & FFT_SCALE_SCH_MASK;\n",
    "    reg |= (fwd_inv << FFT_FWD_INV_SHIFT) & FFT_FWD_INV_MASK;\n",
    "    reg |= (int(math.log2(num_pts)) << FFT_NUM_PTS_SHIFT) & FFT_NUM_PTS_MASK;\n",
    "    gpio.write(0, reg)\n",
    "\n",
    "xlnk = Xlnk()\n",
    "# in_buf = xlnk.cma_array(shape=(n, ), dtype=np.int16)\n",
    "# out_buf = xlnk.cma_array(shape=(n, ), dtype=np.int16)\n",
    "in_buf = xlnk.cma_array(shape=(n, ), dtype=np.float)\n",
    "out_buf = xlnk.cma_array(shape=(n, ), dtype=np.float)\n",
    "\n",
    "# help(in_buf)\n",
    "\n",
    "for i in range(n):\n",
    "    # in_buf[i] = 1 / (i % 0xF + 1)\n",
    "    in_buf[i] = int(math.sin((i + 30) * 10 / 180) * 0xFF) - (0xFF // 2)\n",
    "    # in_buf[i] = int(math.sin((i + 30) * 20 / 90) * 0xFF) - (0xFF // 2)\n",
    "    # in_buf[i] = 0\n",
    "\n",
    "# print(in_buf[i])\n",
    "\n",
    "# np.copyto(out_buf, np.zeros(shape=(n, ), dtype=np.int16))\n",
    "np.copyto(out_buf, np.zeros(shape=(n, ), dtype=np.float))\n",
    "\n",
    "set_values(0x2AB, FFT_FORWARD, n)\n",
    "# set_values(0x01, FFT_FORWARD, n)\n",
    "\n",
    "time.sleep(0.3)\n",
    "\n",
    "dma = ol.dma_fft\n",
    "dma.sendchannel.transfer(in_buf)\n",
    "dma.recvchannel.transfer(out_buf)\n",
    "dma.sendchannel.wait()\n",
    "time.sleep(0.3)\n",
    "dma.recvchannel.wait()\n",
    "\n",
    "# print(in_buf, out_buf)\n",
    "\n",
    "data_in, data_out = np.copy(in_buf), np.copy(out_buf)\n",
    "dma.sendchannel.stop()\n",
    "dma.recvchannel.stop()\n",
    "in_buf.close()\n",
    "out_buf.close()\n",
    "\n",
    "print(\"in:\", data_in.shape, \"out:\", data_out.shape)\n",
    "\n",
    "with open(\"./test/in.dat\", \"w\") as f:\n",
    "    for i in data_in:\n",
    "        f.write(\"%s\\n\" % i)\n",
    "with open(\"./test/out.dat\", \"w\") as f:\n",
    "    for i in data_out:\n",
    "        f.write(\"%s\\n\" % i)\n",
    "\n",
    "print(\"All Done.\")"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
