// Seed: 3135622555
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout tri0 id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd26
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire _id_3;
  inout wire id_2;
  output wire id_1;
  logic [-1 : id_3] id_7;
  ;
  assign id_4 = -1 ? id_6#(1) : ~id_3;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
