strict digraph "compose( ,  )" {
	node [label="\N"];
	"12:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f70ddf71490>",
		fillcolor=cadetblue,
		label="12:BS
pos = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f70ddf71490>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"12:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"14:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f70ddf66790>",
		fillcolor=lightcyan,
		label="14:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"14:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f70ddf66190>",
		fillcolor=cadetblue,
		label="14:BS
pos = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f70ddf66190>]",
		style=filled,
		typ=BlockingSubstitution];
	"14:CA" -> "14:BS"	[cond="[]",
		lineno=None];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f70ddff5110>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"7:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f70ddf6a090>",
		fillcolor=turquoise,
		label="7:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"6:AL" -> "7:BL"	[cond="[]",
		lineno=None];
	"11:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f70ddf0e2d0>",
		fillcolor=cadetblue,
		label="11:BS
pos = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f70ddf0e2d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"11:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"9:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f70ddf03690>",
		fillcolor=lightcyan,
		label="9:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"9:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f70ddf16850>",
		fillcolor=cadetblue,
		label="9:BS
pos = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f70ddf16850>]",
		style=filled,
		typ=BlockingSubstitution];
	"9:CA" -> "9:BS"	[cond="[]",
		lineno=None];
	"13:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f70ddf71090>",
		fillcolor=lightcyan,
		label="13:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"13:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f70ddf7dc90>",
		fillcolor=cadetblue,
		label="13:BS
pos = 2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f70ddf7dc90>]",
		style=filled,
		typ=BlockingSubstitution];
	"13:CA" -> "13:BS"	[cond="[]",
		lineno=None];
	"10:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f70ddf63150>",
		fillcolor=lightcyan,
		label="10:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"10:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f70ddf63510>",
		fillcolor=cadetblue,
		label="10:BS
pos = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f70ddf63510>]",
		style=filled,
		typ=BlockingSubstitution];
	"10:CA" -> "10:BS"	[cond="[]",
		lineno=None];
	"16:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f70de2dee10>",
		fillcolor=lightcyan,
		label="16:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"16:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f70ddfea190>",
		fillcolor=cadetblue,
		label="16:BS
pos = 2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f70ddfea190>]",
		style=filled,
		typ=BlockingSubstitution];
	"16:CA" -> "16:BS"	[cond="[]",
		lineno=None];
	"15:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f70ddf660d0>",
		fillcolor=lightcyan,
		label="15:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"15:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f70de381650>",
		fillcolor=cadetblue,
		label="15:BS
pos = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f70de381650>]",
		style=filled,
		typ=BlockingSubstitution];
	"15:CA" -> "15:BS"	[cond="[]",
		lineno=None];
	"11:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f70ddf63250>",
		fillcolor=lightcyan,
		label="11:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"11:CA" -> "11:BS"	[cond="[]",
		lineno=None];
	"9:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"8:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f70ddf66590>",
		fillcolor=linen,
		label="8:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"8:CS" -> "14:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"8:CS" -> "9:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"8:CS" -> "13:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"8:CS" -> "10:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"8:CS" -> "16:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"8:CS" -> "15:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"8:CS" -> "11:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"12:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f70ddf0ec10>",
		fillcolor=lightcyan,
		label="12:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CS" -> "12:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"7:BL" -> "8:CS"	[cond="[]",
		lineno=None];
	"15:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"14:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"12:CA" -> "12:BS"	[cond="[]",
		lineno=None];
	"16:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"10:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"13:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
}
