{"top":"global.DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",{
          "out":["Array",16,"Bit"],
          "in":["Array",1,["Array",16,"BitIn"]]
        }],
        "instances":{
          "add_457_460":{
            "genref":"coreir.add",
            "genargs":{"width":16}
          },
          "add_462_465":{
            "genref":"coreir.add",
            "genargs":{"width":16}
          },
          "add_467_470":{
            "genref":"coreir.add",
            "genargs":{"width":16}
          },
          "add_472_475":{
            "genref":"coreir.add",
            "genargs":{"width":16}
          },
          "add_477_480":{
            "genref":"coreir.add",
            "genargs":{"width":16}
          },
          "add_482_485":{
            "genref":"coreir.add",
            "genargs":{"width":16}
          },
          "add_487_490":{
            "genref":"coreir.add",
            "genargs":{"width":16}
          },
          "add_492_495":{
            "genref":"coreir.add",
            "genargs":{"width":16}
          },
          "add_497_500":{
            "genref":"coreir.add",
            "genargs":{"width":16}
          },
          "const0":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":0}
          },
          "const11":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":11}
          },
          "const12":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":12}
          },
          "const13":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":13}
          },
          "const14":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":14}
          },
          "const15":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":15}
          },
          "const16":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":16}
          },
          "const17":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":17}
          },
          "const18":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":18}
          },
          "const19":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":19}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":64, "width":16},
            "configargs":{"mode":"linebuffer"}
          },
          "lb_p4_clamped_stencil_update_stream$mem_2":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":64, "width":16},
            "configargs":{"mode":"linebuffer"}
          },
          "lb_p4_clamped_stencil_update_stream$reg_0_1":{
            "genref":"cgralib.Reg",
            "genargs":{"width":16}
          },
          "lb_p4_clamped_stencil_update_stream$reg_0_2":{
            "genref":"cgralib.Reg",
            "genargs":{"width":16}
          },
          "lb_p4_clamped_stencil_update_stream$reg_1_1":{
            "genref":"cgralib.Reg",
            "genargs":{"width":16}
          },
          "lb_p4_clamped_stencil_update_stream$reg_1_2":{
            "genref":"cgralib.Reg",
            "genargs":{"width":16}
          },
          "lb_p4_clamped_stencil_update_stream$reg_2_1":{
            "genref":"cgralib.Reg",
            "genargs":{"width":16}
          },
          "lb_p4_clamped_stencil_update_stream$reg_2_2":{
            "genref":"cgralib.Reg",
            "genargs":{"width":16}
          },
          "mul_45911":{
            "genref":"coreir.mul",
            "genargs":{"width":16}
          },
          "mul_46414":{
            "genref":"coreir.mul",
            "genargs":{"width":16}
          },
          "mul_46917":{
            "genref":"coreir.mul",
            "genargs":{"width":16}
          },
          "mul_47412":{
            "genref":"coreir.mul",
            "genargs":{"width":16}
          },
          "mul_47915":{
            "genref":"coreir.mul",
            "genargs":{"width":16}
          },
          "mul_48418":{
            "genref":"coreir.mul",
            "genargs":{"width":16}
          },
          "mul_48913":{
            "genref":"coreir.mul",
            "genargs":{"width":16}
          },
          "mul_49416":{
            "genref":"coreir.mul",
            "genargs":{"width":16}
          },
          "mul_49919":{
            "genref":"coreir.mul",
            "genargs":{"width":16}
          }
        },
        "connections":[
          ["self.in.0","lb_p4_clamped_stencil_update_stream$reg_0_1.in"],
          ["self.in.0","lb_p4_clamped_stencil_update_stream$mem_1.wdata"],
          ["self.out","add_497_500.out"],
          ["mul_49919.out","add_497_500.in1"],
          ["mul_49919.in1","const19.out"],
          ["mul_49416.out","add_492_495.in1"],
          ["mul_49416.in1","const16.out"],
          ["mul_49416.in0","lb_p4_clamped_stencil_update_stream$reg_0_1.out"],
          ["mul_48913.out","add_487_490.in1"],
          ["mul_48913.in1","const13.out"],
          ["mul_48913.in0","lb_p4_clamped_stencil_update_stream$reg_0_2.out"],
          ["mul_48418.out","add_482_485.in1"],
          ["mul_48418.in1","const18.out"],
          ["mul_48418.in0","lb_p4_clamped_stencil_update_stream$mem_1.rdata"],
          ["mul_47915.out","add_477_480.in1"],
          ["mul_47915.in1","const15.out"],
          ["mul_47915.in0","lb_p4_clamped_stencil_update_stream$reg_1_1.out"],
          ["mul_47412.out","add_472_475.in1"],
          ["mul_47412.in1","const12.out"],
          ["mul_47412.in0","lb_p4_clamped_stencil_update_stream$reg_1_2.out"],
          ["mul_46917.out","add_467_470.in1"],
          ["mul_46917.in1","const17.out"],
          ["mul_46917.in0","lb_p4_clamped_stencil_update_stream$mem_2.rdata"],
          ["mul_46414.out","add_462_465.in1"],
          ["mul_46414.in1","const14.out"],
          ["mul_46414.in0","lb_p4_clamped_stencil_update_stream$reg_2_1.out"],
          ["mul_45911.out","add_457_460.in1"],
          ["mul_45911.in1","const11.out"],
          ["mul_45911.in0","lb_p4_clamped_stencil_update_stream$reg_2_2.out"],
          ["lb_p4_clamped_stencil_update_stream$reg_2_2.in","lb_p4_clamped_stencil_update_stream$reg_2_1.out"],
          ["lb_p4_clamped_stencil_update_stream$reg_2_1.in","lb_p4_clamped_stencil_update_stream$mem_2.rdata"],
          ["lb_p4_clamped_stencil_update_stream$reg_1_2.in","lb_p4_clamped_stencil_update_stream$reg_1_1.out"],
          ["lb_p4_clamped_stencil_update_stream$reg_1_1.in","lb_p4_clamped_stencil_update_stream$mem_1.rdata"],
          ["lb_p4_clamped_stencil_update_stream$reg_0_2.in","lb_p4_clamped_stencil_update_stream$reg_0_1.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_2.wdata","lb_p4_clamped_stencil_update_stream$mem_1.rdata"],
          ["const0.out","add_457_460.in0"],
          ["add_497_500.in0","add_492_495.out"],
          ["add_492_495.in0","add_487_490.out"],
          ["add_487_490.in0","add_482_485.out"],
          ["add_482_485.in0","add_477_480.out"],
          ["add_477_480.in0","add_472_475.out"],
          ["add_472_475.in0","add_467_470.out"],
          ["add_467_470.in0","add_462_465.out"],
          ["add_462_465.in0","add_457_460.out"]
        ]
      },
      "Linebuffer_U0":{
        "type":["Record",{
          "out":["Array",3,["Array",3,["Array",16,"Bit"]]],
          "in":["Array",16,"BitIn"]
        }],
        "instances":{
          "mem_1":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":64, "width":16},
            "configargs":{"mode":"linebuffer"}
          },
          "mem_2":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":64, "width":16},
            "configargs":{"mode":"linebuffer"}
          },
          "reg_0_1":{
            "genref":"cgralib.Reg",
            "genargs":{"width":16}
          },
          "reg_0_2":{
            "genref":"cgralib.Reg",
            "genargs":{"width":16}
          },
          "reg_1_1":{
            "genref":"cgralib.Reg",
            "genargs":{"width":16}
          },
          "reg_1_2":{
            "genref":"cgralib.Reg",
            "genargs":{"width":16}
          },
          "reg_2_1":{
            "genref":"cgralib.Reg",
            "genargs":{"width":16}
          },
          "reg_2_2":{
            "genref":"cgralib.Reg",
            "genargs":{"width":16}
          }
        },
        "connections":[
          ["self.out.2.2","self.in"],
          ["self.out.2.1","reg_0_1.out"],
          ["self.out.2.0","reg_0_2.out"],
          ["self.out.1.2","mem_1.rdata"],
          ["self.out.1.1","reg_1_1.out"],
          ["self.out.1.0","reg_1_2.out"],
          ["self.out.0.2","mem_2.rdata"],
          ["self.out.0.1","reg_2_1.out"],
          ["self.out.0.0","reg_2_2.out"],
          ["self.in","reg_0_1.in"],
          ["self.in","mem_1.wdata"],
          ["reg_2_2.in","reg_2_1.out"],
          ["reg_2_1.in","mem_2.rdata"],
          ["reg_1_2.in","reg_1_1.out"],
          ["reg_1_1.in","mem_1.rdata"],
          ["reg_0_2.in","reg_0_1.out"],
          ["mem_2.wdata","mem_1.rdata"]
        ]
      }
    }
  }
}
}