#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Feb 01 08:54:23 2018
# Process ID: 10760
# Current directory: D:/FPGA/Vivado/FSK
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12768 D:\FPGA\Vivado\FSK\FSK.xpr
# Log file: D:/FPGA/Vivado/FSK/vivado.log
# Journal file: D:/FPGA/Vivado/FSK\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/Vivado/FSK/FSK.xpr
create_ip -name dds_compiler -vendor xilinx.com -library ip -version 6.0 -module_name dds_compiler_0
set_property -dict [list CONFIG.DDS_Clock_Rate {50} CONFIG.Channels {2} CONFIG.Spurious_Free_Dynamic_Range {87} CONFIG.Frequency_Resolution {1520} CONFIG.Phase_Increment {Fixed} CONFIG.Phase_offset {Fixed} CONFIG.Output_Selection {Sine} CONFIG.Has_Phase_Out {false} CONFIG.Output_Frequency1 {4.25} CONFIG.Output_Frequency2 {7.75} CONFIG.Noise_Shaping {Auto} CONFIG.Phase_Width {15} CONFIG.Output_Width {15} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.M_DATA_Has_TUSER {Not_Required} CONFIG.M_PHASE_Has_TUSER {Not_Required} CONFIG.Latency {9} CONFIG.PINC1 {1010111000010} CONFIG.PINC2 {10011110101110}] [get_ips dds_compiler_0]
generate_target {instantiation_template} [get_files d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
generate_target all [get_files  d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
export_ip_user_files -of_objects [get_files d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -no_script -force -quiet
export_simulation -of_objects [get_files d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -directory D:/FPGA/Vivado/FSK/FSK.ip_user_files/sim_scripts -force -quiet
set_property -dict [list CONFIG.Phase_Increment {Programmable} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.Output_Frequency1 {4.25}] [get_ips dds_compiler_0]
generate_target all [get_files  d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
export_ip_user_files -of_objects [get_files d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -no_script -force -quiet
export_simulation -of_objects [get_files d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -directory D:/FPGA/Vivado/FSK/FSK.ip_user_files/sim_scripts -force -quiet
set_property -dict [list CONFIG.Output_Frequency1 {4} CONFIG.Output_Frequency2 {7} CONFIG.PINC1 {1010001111010} CONFIG.PINC2 {10001111010111}] [get_ips dds_compiler_0]
generate_target all [get_files  d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
export_ip_user_files -of_objects [get_files d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -no_script -force -quiet
export_simulation -of_objects [get_files d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -directory D:/FPGA/Vivado/FSK/FSK.ip_user_files/sim_scripts -force -quiet
set_property -dict [list CONFIG.Phase_Increment {Fixed} CONFIG.Negative_Sine {false} CONFIG.Has_Phase_Out {false} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.M_DATA_Has_TUSER {Not_Required} CONFIG.Output_Frequency1 {4}] [get_ips dds_compiler_0]
generate_target all [get_files  d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
export_ip_user_files -of_objects [get_files d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -no_script -force -quiet
export_simulation -of_objects [get_files d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -directory D:/FPGA/Vivado/FSK/FSK.ip_user_files/sim_scripts -force -quiet
update_compile_order -fileset sources_1
file mkdir D:/FPGA/Vivado/FSK/FSK.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/FPGA/Vivado/FSK/FSK.srcs/sim_1/new/simu.v w ]
add_files -fileset sim_1 D:/FPGA/Vivado/FSK/FSK.srcs/sim_1/new/simu.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source simu.tcl
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run all
update_compile_order -fileset sources_1
close_sim
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
source simu.tcl
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
close_sim
set_property -dict [list CONFIG.Channels {1} CONFIG.Output_Frequency1 {4.25} CONFIG.Frequency_Resolution {1520} CONFIG.Noise_Shaping {Auto} CONFIG.Phase_Width {16} CONFIG.Output_Width {15} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.M_DATA_Has_TUSER {Not_Required} CONFIG.M_PHASE_Has_TUSER {Not_Required} CONFIG.PINC1 {1010111000010} CONFIG.Output_Frequency2 {0} CONFIG.PINC2 {0}] [get_ips dds_compiler_0]
generate_target all [get_files  d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
export_ip_user_files -of_objects [get_files d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -no_script -force -quiet
export_simulation -of_objects [get_files d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -directory D:/FPGA/Vivado/FSK/FSK.ip_user_files/sim_scripts -force -quiet
create_ip -name dds_compiler -vendor xilinx.com -library ip -version 6.0 -module_name dds_compiler_1
set_property -dict [list CONFIG.DDS_Clock_Rate {50} CONFIG.Spurious_Free_Dynamic_Range {87} CONFIG.Frequency_Resolution {1520} CONFIG.Phase_offset {Fixed} CONFIG.Output_Selection {Sine} CONFIG.Has_Phase_Out {false} CONFIG.Output_Frequency1 {7.75} CONFIG.Frequency_Resolution {1520} CONFIG.Noise_Shaping {Auto} CONFIG.Phase_Width {16} CONFIG.Output_Width {15} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.M_DATA_Has_TUSER {Not_Required} CONFIG.Latency {9} CONFIG.PINC1 {10011110101110}] [get_ips dds_compiler_1]
generate_target {instantiation_template} [get_files d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci]
generate_target all [get_files  d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci]
export_ip_user_files -of_objects [get_files d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci] -no_script -force -quiet
export_simulation -of_objects [get_files d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci] -directory D:/FPGA/Vivado/FSK/FSK.ip_user_files/sim_scripts -force -quiet
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source simu.tcl
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run all
close_sim
set_property -dict [list CONFIG.Output_Frequency1 {2.5} CONFIG.PINC1 {110011001100}] [get_ips dds_compiler_0]
generate_target all [get_files  d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
export_ip_user_files -of_objects [get_files d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -no_script -force -quiet
export_simulation -of_objects [get_files d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -directory D:/FPGA/Vivado/FSK/FSK.ip_user_files/sim_scripts -force -quiet
set_property -dict [list CONFIG.Output_Frequency1 {9.5} CONFIG.PINC1 {11000010100011}] [get_ips dds_compiler_1]
generate_target all [get_files  d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci]
export_ip_user_files -of_objects [get_files d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci] -no_script -force -quiet
export_simulation -of_objects [get_files d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci] -directory D:/FPGA/Vivado/FSK/FSK.ip_user_files/sim_scripts -force -quiet
launch_simulation
source simu.tcl
close_sim
launch_simulation
source simu.tcl
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run all
close_sim
launch_simulation
source simu.tcl
close_sim
launch_simulation
source simu.tcl
run all
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source simu.tcl
run 20 ns
run 20 ns
run 20 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
close_sim
close [ open D:/FPGA/Vivado/FSK/FSK.srcs/sources_1/new/FSK_demod.v w ]
add_files D:/FPGA/Vivado/FSK/FSK.srcs/sources_1/new/FSK_demod.v
update_compile_order -fileset sources_1
