{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576774623404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576774623404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 18:57:03 2019 " "Processing started: Thu Dec 19 18:57:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576774623404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576774623404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rr_arbiter_buggy -c rr_arbiter_buggy " "Command: quartus_map --read_settings_files=on --write_settings_files=off rr_arbiter_buggy -c rr_arbiter_buggy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576774623404 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1576774624107 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rr_arbiter_buggy.sv(10) " "Verilog HDL information at rr_arbiter_buggy.sv(10): always construct contains both blocking and non-blocking assignments" {  } { { "rr_arbiter_buggy.sv" "" { Text "C:/altera/13.0sp1/projects/arbiter/rr_arbiter_buggy.sv" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576774624185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rr_arbiter_buggy.sv 6 6 " "Found 6 design units, including 6 entities, in source file rr_arbiter_buggy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 priority_reg " "Found entity 1: priority_reg" {  } { { "rr_arbiter_buggy.sv" "" { Text "C:/altera/13.0sp1/projects/arbiter/rr_arbiter_buggy.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576774624201 ""} { "Info" "ISGN_ENTITY_NAME" "2 arbiter " "Found entity 2: arbiter" {  } { { "rr_arbiter_buggy.sv" "" { Text "C:/altera/13.0sp1/projects/arbiter/rr_arbiter_buggy.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576774624201 ""} { "Info" "ISGN_ENTITY_NAME" "3 q_o_decoder " "Found entity 3: q_o_decoder" {  } { { "rr_arbiter_buggy.sv" "" { Text "C:/altera/13.0sp1/projects/arbiter/rr_arbiter_buggy.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576774624201 ""} { "Info" "ISGN_ENTITY_NAME" "4 cnt_o_decoder " "Found entity 4: cnt_o_decoder" {  } { { "rr_arbiter_buggy.sv" "" { Text "C:/altera/13.0sp1/projects/arbiter/rr_arbiter_buggy.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576774624201 ""} { "Info" "ISGN_ENTITY_NAME" "5 grants_o_decoder " "Found entity 5: grants_o_decoder" {  } { { "rr_arbiter_buggy.sv" "" { Text "C:/altera/13.0sp1/projects/arbiter/rr_arbiter_buggy.sv" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576774624201 ""} { "Info" "ISGN_ENTITY_NAME" "6 rr_arbiter_buggy " "Found entity 6: rr_arbiter_buggy" {  } { { "rr_arbiter_buggy.sv" "" { Text "C:/altera/13.0sp1/projects/arbiter/rr_arbiter_buggy.sv" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576774624201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576774624201 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rr_arbiter_buggy " "Elaborating entity \"rr_arbiter_buggy\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576774624263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_reg priority_reg:r " "Elaborating entity \"priority_reg\" for hierarchy \"priority_reg:r\"" {  } { { "rr_arbiter_buggy.sv" "r" { Text "C:/altera/13.0sp1/projects/arbiter/rr_arbiter_buggy.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576774624326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter arbiter:a " "Elaborating entity \"arbiter\" for hierarchy \"arbiter:a\"" {  } { { "rr_arbiter_buggy.sv" "a" { Text "C:/altera/13.0sp1/projects/arbiter/rr_arbiter_buggy.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576774624373 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter rr_arbiter_buggy.sv(50) " "Verilog HDL or VHDL warning at rr_arbiter_buggy.sv(50): object \"counter\" assigned a value but never read" {  } { { "rr_arbiter_buggy.sv" "" { Text "C:/altera/13.0sp1/projects/arbiter/rr_arbiter_buggy.sv" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1576774624373 "|rr_arbiter_buggy|arbiter:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rr_arbiter_buggy.sv(43) " "Verilog HDL assignment warning at rr_arbiter_buggy.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "rr_arbiter_buggy.sv" "" { Text "C:/altera/13.0sp1/projects/arbiter/rr_arbiter_buggy.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576774624373 "|rr_arbiter_buggy|arbiter:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 rr_arbiter_buggy.sv(56) " "Verilog HDL assignment warning at rr_arbiter_buggy.sv(56): truncated value with size 32 to match size of target (3)" {  } { { "rr_arbiter_buggy.sv" "" { Text "C:/altera/13.0sp1/projects/arbiter/rr_arbiter_buggy.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576774624373 "|rr_arbiter_buggy|arbiter:a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_o_decoder q_o_decoder:b " "Elaborating entity \"q_o_decoder\" for hierarchy \"q_o_decoder:b\"" {  } { { "rr_arbiter_buggy.sv" "b" { Text "C:/altera/13.0sp1/projects/arbiter/rr_arbiter_buggy.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576774624419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_o_decoder cnt_o_decoder:c " "Elaborating entity \"cnt_o_decoder\" for hierarchy \"cnt_o_decoder:c\"" {  } { { "rr_arbiter_buggy.sv" "c" { Text "C:/altera/13.0sp1/projects/arbiter/rr_arbiter_buggy.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576774624466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grants_o_decoder grants_o_decoder:d " "Elaborating entity \"grants_o_decoder\" for hierarchy \"grants_o_decoder:d\"" {  } { { "rr_arbiter_buggy.sv" "d" { Text "C:/altera/13.0sp1/projects/arbiter/rr_arbiter_buggy.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576774624498 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/projects/arbiter/output_files/rr_arbiter_buggy.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/projects/arbiter/output_files/rr_arbiter_buggy.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1576774626592 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576774626935 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576774626935 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576774627045 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576774627045 ""} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Implemented 104 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576774627045 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576774627045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576774627123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 18:57:07 2019 " "Processing ended: Thu Dec 19 18:57:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576774627123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576774627123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576774627123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576774627123 ""}
