Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Sep 18 15:01:21 2018
| Host         : ColinKeenan-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file up_counter_control_sets_placed.rpt
| Design       : up_counter
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              54 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------+------------------------------+------------------+----------------+
|     Clock Signal     | Enable Signal |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------+---------------+------------------------------+------------------+----------------+
|  TFF1/Q_reg_0        |               |                              |                1 |              2 |
|  sys_clock_IBUF_BUFG |               |                              |                1 |              2 |
|  TFF0/QBar           |               |                              |                1 |              4 |
|  clockGen0/outSignal |               |                              |                1 |              4 |
|  sys_clock_IBUF_BUFG |               | clockGen0/counter[0]_i_1_n_0 |                7 |             54 |
+----------------------+---------------+------------------------------+------------------+----------------+


