Notes on Implementing RV32F
===========================

_WIP_


References 
==========
- [Modern Computer Arithmetics](https://members.loria.fr/PZimmermann/mca/mca-cup-0.5.9.pdf)

- [DSP48E1-FP github](https://github.com/fbrosser/DSP48E1-FP)
- [Iterative FP using DSPs](https://warwick.ac.uk/fac/sci/eng/people/suhaib_fahmy/publications/fpl2013-brosser.pdf)
- [iDEA SDP-based soft proc](https://warwick.ac.uk/fac/sci/eng/people/suhaib_fahmy/publications/trets2014-cheah.pdf)
- [DeCO](https://abhishekkumarjain.github.io/files/FCCM2016.pdf)
- [DeCO slides](https://abhishekkumarjain.github.io/files/FCCM2016-slides.pdf)
- [Reconfigurable Custom FP (1)](https://www.microsoft.com/en-us/research/publication/reconfigurable-custom-floating-point-instructions/)
- [Reconfigurable Custom FP (2)](https://www.microsoft.com/en-us/research/wp-content/uploads/2016/02/Reconfigurable20Custom20Floating-Point20Instructions_v2.pdf)

- [Newton-Raphson division](https://en.wikipedia.org/wiki/Division_algorithm#Fast_division_methods)
- [Dan Shanley's FPU](https://github.com/danshanley/FPU)
- [A risc-V FPU in verilog](https://github.com/taneroksuz/riscv-fpu)
- [Pulp risc-V FPU](https://github.com/pulp-platform/fpnew)
- [MIT course reports](http://csg.csail.mit.edu/6.375/6_375_2019_www/handouts/finals/Group_2_report.pdf)
- [Proc with FPU](https://github.com/cr88192/bgbtech_btsr1arch)

- [Bogdan Mihai Pasca Ph.D thesis](https://tel.archives-ouvertes.fr/tel-00654121v2/document)

- [A FPU written in system verilog](https://github.com/taneroksuz/riscv-fpu)
- [How to subtract IEEE-754 numbers](see https://stackoverflow.com/questions/8766237/how-to-subtract-ieee-754-numbers)
