<stg><name>write_data</name>


<trans_list>

<trans id="58" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:4 %store_ln97 = store i7 0, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:5 %store_ln97 = store i4 0, i4 %r

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:6 %store_ln97 = store i4 0, i4 %c

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
entry:7 %br_ln97 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:2 %icmp_ln97 = icmp_eq  i7 %indvar_flatten_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:3 %add_ln97_1 = add i7 %indvar_flatten_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln97_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln97 = br i1 %icmp_ln97, void %for.inc8, void %for.end10

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc8:0 %c_load = load i4 %c

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc8:1 %r_load = load i4 %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc8:2 %add_ln97 = add i4 %r_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc8:5 %icmp_ln99 = icmp_eq  i4 %c_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc8:6 %select_ln97 = select i1 %icmp_ln99, i4 0, i4 %c_load

]]></Node>
<StgValue><ssdm name="select_ln97"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc8:7 %select_ln97_1 = select i1 %icmp_ln99, i4 %add_ln97, i4 %r_load

]]></Node>
<StgValue><ssdm name="select_ln97_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="4">
<![CDATA[
for.inc8:8 %trunc_ln100 = trunc i4 %select_ln97_1

]]></Node>
<StgValue><ssdm name="trunc_ln100"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="4">
<![CDATA[
for.inc8:17 %trunc_ln100_1 = trunc i4 %select_ln97

]]></Node>
<StgValue><ssdm name="trunc_ln100_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc8:22 %add_ln99 = add i4 %select_ln97, i4 1

]]></Node>
<StgValue><ssdm name="add_ln99"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc8:23 %store_ln99 = store i7 %add_ln97_1, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc8:24 %store_ln99 = store i4 %select_ln97_1, i4 %r

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc8:25 %store_ln99 = store i4 %add_ln99, i4 %c

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc8:9 %tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln100, i3 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="4">
<![CDATA[
for.inc8:11 %zext_ln100_1 = zext i4 %select_ln97

]]></Node>
<StgValue><ssdm name="zext_ln100_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc8:12 %add_ln100 = add i6 %tmp, i6 %zext_ln100_1

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="6">
<![CDATA[
for.inc8:13 %zext_ln100_2 = zext i6 %add_ln100

]]></Node>
<StgValue><ssdm name="zext_ln100_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8:14 %buf_addr = getelementptr i16 %buf_r, i64 0, i64 %zext_ln100_2

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="6">
<![CDATA[
for.inc8:16 %buf_load = load i6 %buf_addr

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0">
<![CDATA[
for.end10:0 %ret_ln102 = ret

]]></Node>
<StgValue><ssdm name="ret_ln102"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc8:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WR_Loop_Row_WR_Loop_Col_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc8:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc8:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc8:15 %specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln94"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="6">
<![CDATA[
for.inc8:16 %buf_load = load i6 %buf_addr

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc8:18 %add_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln100, i3 %trunc_ln100_1

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="6">
<![CDATA[
for.inc8:19 %zext_ln100 = zext i6 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln100"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8:20 %output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="output_r_addr"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
for.inc8:21 %store_ln100 = store i16 %buf_load, i6 %output_r_addr

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
for.inc8:26 %br_ln99 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="59" name="buf_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="62" from="StgValue_61" to="c" fromId="61" toId="6">
</dataflow>
<dataflow id="63" from="StgValue_61" to="r" fromId="61" toId="7">
</dataflow>
<dataflow id="64" from="StgValue_61" to="indvar_flatten" fromId="61" toId="8">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="65" toId="9">
</dataflow>
<dataflow id="67" from="output_r" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="69" from="empty" to="specinterface_ln0" fromId="68" toId="9">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="72" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="74" from="empty_0" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="76" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="9">
</dataflow>
<dataflow id="77" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="78" from="empty_0" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="79" from="empty_0" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="80" from="empty_0" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="81" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="82" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="83" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="84" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="85" from="empty_0" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="86" from="empty_0" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="87" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="9">
</dataflow>
<dataflow id="88" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="90" from="StgValue_89" to="store_ln97" fromId="89" toId="10">
</dataflow>
<dataflow id="91" from="indvar_flatten" to="store_ln97" fromId="8" toId="10">
</dataflow>
<dataflow id="93" from="StgValue_92" to="store_ln97" fromId="92" toId="11">
</dataflow>
<dataflow id="94" from="r" to="store_ln97" fromId="7" toId="11">
</dataflow>
<dataflow id="95" from="StgValue_92" to="store_ln97" fromId="92" toId="12">
</dataflow>
<dataflow id="96" from="c" to="store_ln97" fromId="6" toId="12">
</dataflow>
<dataflow id="97" from="indvar_flatten" to="indvar_flatten_load" fromId="8" toId="14">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="100" from="StgValue_75" to="specpipeline_ln0" fromId="75" toId="15">
</dataflow>
<dataflow id="101" from="StgValue_70" to="specpipeline_ln0" fromId="70" toId="15">
</dataflow>
<dataflow id="102" from="StgValue_61" to="specpipeline_ln0" fromId="61" toId="15">
</dataflow>
<dataflow id="103" from="StgValue_70" to="specpipeline_ln0" fromId="70" toId="15">
</dataflow>
<dataflow id="105" from="p_str" to="specpipeline_ln0" fromId="104" toId="15">
</dataflow>
<dataflow id="106" from="indvar_flatten_load" to="icmp_ln97" fromId="14" toId="16">
</dataflow>
<dataflow id="108" from="StgValue_107" to="icmp_ln97" fromId="107" toId="16">
</dataflow>
<dataflow id="109" from="indvar_flatten_load" to="add_ln97_1" fromId="14" toId="17">
</dataflow>
<dataflow id="111" from="StgValue_110" to="add_ln97_1" fromId="110" toId="17">
</dataflow>
<dataflow id="112" from="icmp_ln97" to="br_ln97" fromId="16" toId="18">
</dataflow>
<dataflow id="113" from="c" to="c_load" fromId="6" toId="19">
</dataflow>
<dataflow id="114" from="r" to="r_load" fromId="7" toId="20">
</dataflow>
<dataflow id="115" from="r_load" to="add_ln97" fromId="20" toId="21">
</dataflow>
<dataflow id="117" from="StgValue_116" to="add_ln97" fromId="116" toId="21">
</dataflow>
<dataflow id="118" from="c_load" to="icmp_ln99" fromId="19" toId="22">
</dataflow>
<dataflow id="120" from="StgValue_119" to="icmp_ln99" fromId="119" toId="22">
</dataflow>
<dataflow id="121" from="icmp_ln99" to="select_ln97" fromId="22" toId="23">
</dataflow>
<dataflow id="122" from="StgValue_92" to="select_ln97" fromId="92" toId="23">
</dataflow>
<dataflow id="123" from="c_load" to="select_ln97" fromId="19" toId="23">
</dataflow>
<dataflow id="124" from="icmp_ln99" to="select_ln97_1" fromId="22" toId="24">
</dataflow>
<dataflow id="125" from="add_ln97" to="select_ln97_1" fromId="21" toId="24">
</dataflow>
<dataflow id="126" from="r_load" to="select_ln97_1" fromId="20" toId="24">
</dataflow>
<dataflow id="127" from="select_ln97_1" to="trunc_ln100" fromId="24" toId="25">
</dataflow>
<dataflow id="128" from="select_ln97" to="trunc_ln100_1" fromId="23" toId="26">
</dataflow>
<dataflow id="129" from="select_ln97" to="add_ln99" fromId="23" toId="27">
</dataflow>
<dataflow id="130" from="StgValue_116" to="add_ln99" fromId="116" toId="27">
</dataflow>
<dataflow id="131" from="add_ln97_1" to="store_ln99" fromId="17" toId="28">
</dataflow>
<dataflow id="132" from="indvar_flatten" to="store_ln99" fromId="8" toId="28">
</dataflow>
<dataflow id="133" from="select_ln97_1" to="store_ln99" fromId="24" toId="29">
</dataflow>
<dataflow id="134" from="r" to="store_ln99" fromId="7" toId="29">
</dataflow>
<dataflow id="135" from="add_ln99" to="store_ln99" fromId="27" toId="30">
</dataflow>
<dataflow id="136" from="c" to="store_ln99" fromId="6" toId="30">
</dataflow>
<dataflow id="138" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp" fromId="137" toId="31">
</dataflow>
<dataflow id="139" from="trunc_ln100" to="tmp" fromId="25" toId="31">
</dataflow>
<dataflow id="141" from="StgValue_140" to="tmp" fromId="140" toId="31">
</dataflow>
<dataflow id="142" from="select_ln97" to="zext_ln100_1" fromId="23" toId="32">
</dataflow>
<dataflow id="143" from="tmp" to="add_ln100" fromId="31" toId="33">
</dataflow>
<dataflow id="144" from="zext_ln100_1" to="add_ln100" fromId="32" toId="33">
</dataflow>
<dataflow id="145" from="add_ln100" to="zext_ln100_2" fromId="33" toId="34">
</dataflow>
<dataflow id="146" from="buf_r" to="buf_addr" fromId="59" toId="35">
</dataflow>
<dataflow id="148" from="StgValue_147" to="buf_addr" fromId="147" toId="35">
</dataflow>
<dataflow id="149" from="zext_ln100_2" to="buf_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="150" from="buf_addr" to="buf_load" fromId="35" toId="36">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="151" toId="37">
</dataflow>
<dataflow id="154" from="WR_Loop_Row_WR_Loop_Col_str" to="specloopname_ln0" fromId="153" toId="37">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="155" toId="38">
</dataflow>
<dataflow id="158" from="StgValue_157" to="empty" fromId="157" toId="38">
</dataflow>
<dataflow id="159" from="StgValue_157" to="empty" fromId="157" toId="38">
</dataflow>
<dataflow id="160" from="StgValue_157" to="empty" fromId="157" toId="38">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="98" toId="39">
</dataflow>
<dataflow id="162" from="StgValue_75" to="specpipeline_ln0" fromId="75" toId="39">
</dataflow>
<dataflow id="163" from="StgValue_70" to="specpipeline_ln0" fromId="70" toId="39">
</dataflow>
<dataflow id="164" from="StgValue_61" to="specpipeline_ln0" fromId="61" toId="39">
</dataflow>
<dataflow id="165" from="StgValue_70" to="specpipeline_ln0" fromId="70" toId="39">
</dataflow>
<dataflow id="166" from="p_str" to="specpipeline_ln0" fromId="104" toId="39">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecLoopName" to="specloopname_ln94" fromId="151" toId="40">
</dataflow>
<dataflow id="169" from="empty_6" to="specloopname_ln94" fromId="168" toId="40">
</dataflow>
<dataflow id="170" from="buf_addr" to="buf_load" fromId="35" toId="41">
</dataflow>
<dataflow id="171" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="add_ln" fromId="137" toId="42">
</dataflow>
<dataflow id="172" from="trunc_ln100" to="add_ln" fromId="25" toId="42">
</dataflow>
<dataflow id="173" from="trunc_ln100_1" to="add_ln" fromId="26" toId="42">
</dataflow>
<dataflow id="174" from="add_ln" to="zext_ln100" fromId="42" toId="43">
</dataflow>
<dataflow id="175" from="output_r" to="output_r_addr" fromId="60" toId="44">
</dataflow>
<dataflow id="176" from="StgValue_147" to="output_r_addr" fromId="147" toId="44">
</dataflow>
<dataflow id="177" from="zext_ln100" to="output_r_addr" fromId="43" toId="44">
</dataflow>
<dataflow id="178" from="buf_load" to="store_ln100" fromId="41" toId="45">
</dataflow>
<dataflow id="179" from="output_r_addr" to="store_ln100" fromId="44" toId="45">
</dataflow>
<dataflow id="180" from="icmp_ln97" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="181" from="icmp_ln97" to="StgValue_3" fromId="16" toId="3">
</dataflow>
</dataflows>


</stg>
