digraph "CFG for '_Z18unpack8bits_kernelPfS_PKa' function" {
	label="CFG for '_Z18unpack8bits_kernelPfS_PKa' function";

	Node0x52930e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %5 = getelementptr i8, i8 addrspace(4)* %4, i64 4\l  %6 = bitcast i8 addrspace(4)* %5 to i16 addrspace(4)*\l  %7 = load i16, i16 addrspace(4)* %6, align 4, !range !4, !invariant.load !5\l  %8 = zext i16 %7 to i32\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = mul i32 %9, %8\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = zext i32 %12 to i64\l  %14 = shl nuw nsw i64 %13, 1\l  %15 = getelementptr inbounds i8, i8 addrspace(1)* %2, i64 %14\l  %16 = load i8, i8 addrspace(1)* %15, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %17 = sitofp i8 %16 to float\l  %18 = getelementptr inbounds float, float addrspace(1)* %0, i64 %13\l  store float %17, float addrspace(1)* %18, align 4, !tbaa !10\l  %19 = add nuw nsw i64 %14, 1\l  %20 = getelementptr inbounds i8, i8 addrspace(1)* %2, i64 %19\l  %21 = load i8, i8 addrspace(1)* %20, align 1, !tbaa !7\l  %22 = sitofp i8 %21 to float\l  %23 = getelementptr inbounds float, float addrspace(1)* %1, i64 %13\l  store float %22, float addrspace(1)* %23, align 4, !tbaa !10\l  ret void\l}"];
}
