var arm__pl081_8h =
[
    [ "DMA_LLI", "struct_d_m_a___l_l_i.html", "struct_d_m_a___l_l_i" ],
    [ "DMA_TRANSFER_REQUEST", "struct_d_m_a___t_r_a_n_s_f_e_r___r_e_q_u_e_s_t.html", "struct_d_m_a___t_r_a_n_s_f_e_r___r_e_q_u_e_s_t" ],
    [ "dma_Init", "arm__pl081_8h.html#a17a68080120b0eb6645638a7d098049e", null ],
    [ "dma_RequestTransfer", "arm__pl081_8h.html#ad09079ba81bbde26af350fbfb2727377", null ],
    [ "dma_SetPeripheralDMACSync", "arm__pl081_8h.html#a998889e871da16f006d41202b24daaaf", null ],
    [ "DMACCXCONFIG_ACTIVE", "arm__pl081_8h.html#a86ffbca9c074660ae05efaa207ae6350", null ],
    [ "DMACCXCONFIG_CHANNEL_ENABLED", "arm__pl081_8h.html#a5d5d40e2889e1352c5c10fb2a0624c45", null ],
    [ "DMACCXCONFIG_DEST_PERIPHERAL_INDEX_MASK", "arm__pl081_8h.html#a5bc31f17f561b68ed479b915bf734114", null ],
    [ "DMACCXCONFIG_DEST_PERIPHERAL_INDEX_SHIFT", "arm__pl081_8h.html#a28b391e5245999ecd3d6e7fa3669b90f", null ],
    [ "DMACCXCONFIG_DMA_DONE_INTERRUPT_ENABLE", "arm__pl081_8h.html#afa02e5bf1be885da00fe25a074e07ae9", null ],
    [ "DMACCXCONFIG_DMA_ERROR_INTERRUPT_ENABLE", "arm__pl081_8h.html#a7beb7986aae080fe070eb14e32bba32d", null ],
    [ "DMACCXCONFIG_FLOWCNTRL_MASK", "arm__pl081_8h.html#a148b7429dba1ce466382814dc6fc9434", null ],
    [ "DMACCXCONFIG_FLOWCNTRL_MEMORY_TO_MEMORY", "arm__pl081_8h.html#a800fd352260a734d69c253b734bd1934", null ],
    [ "DMACCXCONFIG_FLOWCNTRL_MEMORY_TO_PERIPH_DEST_FLOW", "arm__pl081_8h.html#a16c4c52cb575b7d5c18ccad0dbd87a07", null ],
    [ "DMACCXCONFIG_FLOWCNTRL_MEMORY_TO_PERIPH_NO_FLOW", "arm__pl081_8h.html#ae525d6c204d445ac0b8688ee28901458", null ],
    [ "DMACCXCONFIG_FLOWCNTRL_PERIPH_TO_MEMORY_NO_FLOW", "arm__pl081_8h.html#a3abf2efb79e03070089dda18bea29f12", null ],
    [ "DMACCXCONFIG_FLOWCNTRL_PERIPH_TO_MEMORY_SRC_FLOW", "arm__pl081_8h.html#afa5071be19eb75da479a7cdce8b2524b", null ],
    [ "DMACCXCONFIG_FLOWCNTRL_PERIPH_TO_PERIPH_DEST_FLOW", "arm__pl081_8h.html#a21f6ae6151c3d2b12bbc293b1967563e", null ],
    [ "DMACCXCONFIG_FLOWCNTRL_PERIPH_TO_PERIPH_NO_FLOW", "arm__pl081_8h.html#a85f9f5f911861b15da189e611375ce3b", null ],
    [ "DMACCXCONFIG_FLOWCNTRL_PERIPH_TO_PERIPH_SRC_FLOW", "arm__pl081_8h.html#a6c088bbfa7d2cbdd204ab57b793ca2d2", null ],
    [ "DMACCXCONFIG_HALT", "arm__pl081_8h.html#a5a585e00883ffd20c9294b2e3c3ddac8", null ],
    [ "DMACCXCONFIG_LOCK", "arm__pl081_8h.html#ad322a077a50d4c3941a4690749697f99", null ],
    [ "DMACCXCONFIG_SRC_PERIPHERAL_INDEX_MASK", "arm__pl081_8h.html#a0b619d59768ddbf7d1a0f78dc0882ab0", null ],
    [ "DMACCXCONFIG_SRC_PERIPHERAL_INDEX_SHIFT", "arm__pl081_8h.html#a19ce134b6cec20e69a19e29b42118a89", null ],
    [ "DMACCXCONTROL_DEST_BURST_SIZE_128_TRANSFERS", "arm__pl081_8h.html#ab8773ffc2a90a3b31d61b3a751a1f136", null ],
    [ "DMACCXCONTROL_DEST_BURST_SIZE_16_TRANSFERS", "arm__pl081_8h.html#ab4ecb140a52fd9d48bdfccf72fcf14a9", null ],
    [ "DMACCXCONTROL_DEST_BURST_SIZE_1_TRANSFER", "arm__pl081_8h.html#ab6447541c1277ac24abb96df75db3d4b", null ],
    [ "DMACCXCONTROL_DEST_BURST_SIZE_256_TRANSFERS", "arm__pl081_8h.html#a301686f4ad558718e32fac3d2b5c2a5b", null ],
    [ "DMACCXCONTROL_DEST_BURST_SIZE_32_TRANSFERS", "arm__pl081_8h.html#a494b073d342393790852002d9f8b7d17", null ],
    [ "DMACCXCONTROL_DEST_BURST_SIZE_4_TRANSFERS", "arm__pl081_8h.html#a048fdb8091f1dc964d11bd274bb31d50", null ],
    [ "DMACCXCONTROL_DEST_BURST_SIZE_64_TRANSFERS", "arm__pl081_8h.html#ac226c5d31a8e9800309d857bad984098", null ],
    [ "DMACCXCONTROL_DEST_BURST_SIZE_8_TRANSFERS", "arm__pl081_8h.html#adc98f604e100ce11a7bf61bb28ad64f2", null ],
    [ "DMACCXCONTROL_DEST_BURST_SIZE_MASK", "arm__pl081_8h.html#a46add21633082f9a400603923b82f63c", null ],
    [ "DMACCXCONTROL_DEST_INCREMENT", "arm__pl081_8h.html#a74262d795940597e01f47f5abf3e56ef", null ],
    [ "DMACCXCONTROL_DEST_WIDTH_16_BITS", "arm__pl081_8h.html#aaacd4f352bc7b8db7bf36ab3708bc06b", null ],
    [ "DMACCXCONTROL_DEST_WIDTH_32_BITS", "arm__pl081_8h.html#a0c3077bc52ee79787118422caf193807", null ],
    [ "DMACCXCONTROL_DEST_WIDTH_8_BITS", "arm__pl081_8h.html#a773c7ee7302c5dc9ac8ed7373d9dabf4", null ],
    [ "DMACCXCONTROL_DEST_WIDTH_MASK", "arm__pl081_8h.html#a90ba92c147b8a75cde2d9e345a3ac1ee", null ],
    [ "DMACCXCONTROL_DMA_DONE_INTERRUPT_ENABLE", "arm__pl081_8h.html#a7413e2330ef28a266d8f98936f9f833c", null ],
    [ "DMACCXCONTROL_PROT_BUFFERABLE", "arm__pl081_8h.html#a8d34ad8fadbefc092ecf5e4ee3c34962", null ],
    [ "DMACCXCONTROL_PROT_CACHEABLE", "arm__pl081_8h.html#ac6b5c185193cd9f7efd0774d63968a8f", null ],
    [ "DMACCXCONTROL_PROT_PRIVILEGED", "arm__pl081_8h.html#aff0cece1b886d0b19f51466e82749820", null ],
    [ "DMACCXCONTROL_SRC_BURST_SIZE_128_TRANSFERS", "arm__pl081_8h.html#acaa935747aca3370e9cdd3e43aac2c96", null ],
    [ "DMACCXCONTROL_SRC_BURST_SIZE_16_TRANSFERS", "arm__pl081_8h.html#a6afab060962a8619134e2d86eb0f1ac9", null ],
    [ "DMACCXCONTROL_SRC_BURST_SIZE_1_TRANSFER", "arm__pl081_8h.html#afd071072899eb634df90058531158c30", null ],
    [ "DMACCXCONTROL_SRC_BURST_SIZE_256_TRANSFERS", "arm__pl081_8h.html#a546328b21b2a6759d2c182eca20f462e", null ],
    [ "DMACCXCONTROL_SRC_BURST_SIZE_32_TRANSFERS", "arm__pl081_8h.html#af3fb85bb53e994b761921f3b2bbdb7ac", null ],
    [ "DMACCXCONTROL_SRC_BURST_SIZE_4_TRANSFERS", "arm__pl081_8h.html#af2af34210040074a882dab1fbfb4a9fa", null ],
    [ "DMACCXCONTROL_SRC_BURST_SIZE_64_TRANSFERS", "arm__pl081_8h.html#aad6932188546502bc296cfdf7d423231", null ],
    [ "DMACCXCONTROL_SRC_BURST_SIZE_8_TRANSFERS", "arm__pl081_8h.html#a56f7bda494e4976d135b4fa38347e26e", null ],
    [ "DMACCXCONTROL_SRC_BURST_SIZE_MASK", "arm__pl081_8h.html#a05236a518ff5b5ffce39e474c1735048", null ],
    [ "DMACCXCONTROL_SRC_INCREMENT", "arm__pl081_8h.html#a82fd7d2d7053f3b51d0ec43dec10fbd8", null ],
    [ "DMACCXCONTROL_SRC_WIDTH_16_BITS", "arm__pl081_8h.html#ac86375777362a616980788224fd33f45", null ],
    [ "DMACCXCONTROL_SRC_WIDTH_32_BITS", "arm__pl081_8h.html#ab88296ab4fc15e5e3a163f9d62d00e45", null ],
    [ "DMACCXCONTROL_SRC_WIDTH_8_BITS", "arm__pl081_8h.html#af4cb2cfe3cacf8e18093f56e7a427c27", null ],
    [ "DMACCXCONTROL_SRC_WIDTH_MASK", "arm__pl081_8h.html#a0fbe0d07916977808ba11ce1a4b6b55b", null ],
    [ "DMACCXCONTROL_TRANSFER_SIZE_MASK", "arm__pl081_8h.html#af8c61dd4ea53f1ab79ccd178eb8ec235", null ],
    [ "DMA_LLI_t", "arm__pl081_8h.html#a9ef48445516e08dba499e71fa6b79e1d", null ],
    [ "DMA_TRANSFER_REQUEST_t", "arm__pl081_8h.html#a076860bba03a0af9ffa86f526bf03bc7", null ],
    [ "fp_DoneInterrupt_t", "arm__pl081_8h.html#ab84af6967822ab48cc3c0bfabd215532", null ]
];