Fitter report for uart_sdram
Fri Jan 22 00:01:38 2021
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Bidir Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Fitter RAM Summary
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Fri Jan 22 00:01:38 2021           ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                      ; uart_sdram                                      ;
; Top-level Entity Name              ; uart_sdram                                      ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE22F17I7                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 729 / 22,320 ( 3 % )                            ;
;     Total combinational functions  ; 675 / 22,320 ( 3 % )                            ;
;     Dedicated logic registers      ; 488 / 22,320 ( 2 % )                            ;
; Total registers                    ; 488                                             ;
; Total pins                         ; 43 / 154 ( 28 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 32,768 / 608,256 ( 5 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                                 ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                  ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17I7                          ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.4%      ;
;     Processor 3            ;   1.4%      ;
;     Processor 4            ;   1.4%      ;
;     Processor 5            ;   1.3%      ;
;     Processor 6            ;   1.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1311 ) ; 0.00 % ( 0 / 1311 )        ; 0.00 % ( 0 / 1311 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1311 ) ; 0.00 % ( 0 / 1311 )        ; 0.00 % ( 0 / 1311 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1299 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/output_files/uart_sdram.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 729 / 22,320 ( 3 % )     ;
;     -- Combinational with no register       ; 241                      ;
;     -- Register only                        ; 54                       ;
;     -- Combinational with a register        ; 434                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 304                      ;
;     -- 3 input functions                    ; 122                      ;
;     -- <=2 input functions                  ; 249                      ;
;     -- Register only                        ; 54                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 500                      ;
;     -- arithmetic mode                      ; 175                      ;
;                                             ;                          ;
; Total registers*                            ; 488 / 23,018 ( 2 % )     ;
;     -- Dedicated logic registers            ; 488 / 22,320 ( 2 % )     ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 53 / 1,395 ( 4 % )       ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 43 / 154 ( 28 % )        ;
;     -- Clock pins                           ; 2 / 7 ( 29 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; M9Ks                                        ; 4 / 66 ( 6 % )           ;
; Total block memory bits                     ; 32,768 / 608,256 ( 5 % ) ;
; Total block memory implementation bits      ; 36,864 / 608,256 ( 6 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )          ;
; PLLs                                        ; 1 / 4 ( 25 % )           ;
; Global signals                              ; 6                        ;
;     -- Global clocks                        ; 6 / 20 ( 30 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 0.8% / 0.8% / 0.8%       ;
; Peak interconnect usage (total/H/V)         ; 6.1% / 6.0% / 6.2%       ;
; Maximum fan-out                             ; 364                      ;
; Highest non-global fan-out                  ; 28                       ;
; Total fan-out                               ; 3977                     ;
; Average fan-out                             ; 3.01                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 729 / 22320 ( 3 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 241                 ; 0                              ;
;     -- Register only                        ; 54                  ; 0                              ;
;     -- Combinational with a register        ; 434                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 304                 ; 0                              ;
;     -- 3 input functions                    ; 122                 ; 0                              ;
;     -- <=2 input functions                  ; 249                 ; 0                              ;
;     -- Register only                        ; 54                  ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 500                 ; 0                              ;
;     -- arithmetic mode                      ; 175                 ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 488                 ; 0                              ;
;     -- Dedicated logic registers            ; 488 / 22320 ( 2 % ) ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 53 / 1395 ( 4 % )   ; 0 / 1395 ( 0 % )               ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 43                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )     ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 32768               ; 0                              ;
; Total RAM block bits                        ; 36864               ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )       ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 4 / 66 ( 6 % )      ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 3 / 24 ( 12 % )     ; 3 / 24 ( 12 % )                ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 494                 ; 2                              ;
;     -- Registered Input Connections         ; 474                 ; 0                              ;
;     -- Output Connections                   ; 18                  ; 478                            ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 3993                ; 488                            ;
;     -- Registered Connections               ; 2088                ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 32                  ; 480                            ;
;     -- hard_block:auto_generated_inst       ; 480                 ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 3                   ; 2                              ;
;     -- Output Ports                         ; 24                  ; 4                              ;
;     -- Bidir Ports                          ; 16                  ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; rx        ; P2    ; 2        ; 0            ; 4            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; sys_clk   ; T8    ; 3        ; 27           ; 0            ; 14           ; 21                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; sys_rst_n ; E15   ; 6        ; 53           ; 17           ; 0            ; 97                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; sdram_addr[0]  ; M7    ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; M8    ; 3        ; 20           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; D14   ; 7        ; 51           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[12] ; C16   ; 6        ; 53           ; 30           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; L13   ; 5        ; 53           ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; L8    ; 3        ; 18           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; J13   ; 5        ; 53           ; 16           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; F15   ; 6        ; 53           ; 22           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; F14   ; 6        ; 53           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; F13   ; 6        ; 53           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; E11   ; 7        ; 45           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; D16   ; 6        ; 53           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; D15   ; 6        ; 53           ; 26           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[0]    ; N12   ; 4        ; 47           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[1]    ; M10   ; 4        ; 43           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n    ; P11   ; 4        ; 38           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; E10   ; 7        ; 45           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sdram_clk      ; A14   ; 7        ; 47           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n     ; T15   ; 4        ; 45           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[0]   ; R14   ; 4        ; 49           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[1]   ; C15   ; 6        ; 53           ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n    ; N14   ; 5        ; 53           ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n     ; P14   ; 4        ; 49           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tx             ; P1    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                     ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; sdram_dq[0]  ; R16   ; 5        ; 53           ; 8            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ;
; sdram_dq[10] ; J15   ; 5        ; 53           ; 14           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ;
; sdram_dq[11] ; J16   ; 5        ; 53           ; 14           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ;
; sdram_dq[12] ; J14   ; 5        ; 53           ; 15           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ;
; sdram_dq[13] ; G16   ; 6        ; 53           ; 20           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ;
; sdram_dq[14] ; G15   ; 6        ; 53           ; 20           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ;
; sdram_dq[15] ; F16   ; 6        ; 53           ; 21           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ;
; sdram_dq[1]  ; P15   ; 5        ; 53           ; 6            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ;
; sdram_dq[2]  ; P16   ; 5        ; 53           ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ;
; sdram_dq[3]  ; N15   ; 5        ; 53           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ;
; sdram_dq[4]  ; N16   ; 5        ; 53           ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ;
; sdram_dq[5]  ; L14   ; 5        ; 53           ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ;
; sdram_dq[6]  ; L15   ; 5        ; 53           ; 11           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ;
; sdram_dq[7]  ; L16   ; 5        ; 53           ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ;
; sdram_dq[8]  ; K15   ; 5        ; 53           ; 13           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ;
; sdram_dq[9]  ; K16   ; 5        ; 53           ; 12           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                    ;
+----------+----------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                               ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+----------------------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO                ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO            ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                                   ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                                  ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R9n, DEV_OE                     ; Use as regular IO        ; sdram_dq[11]            ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R9p, DEV_CLRn                   ; Use as regular IO        ; sdram_dq[10]            ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                              ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R5n, INIT_DONE                  ; Use as regular IO        ; sdram_dq[13]            ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R5p, CRC_ERROR                  ; Use as regular IO        ; sdram_dq[14]            ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R4n, nCEO                       ; Use as programming pin   ; sdram_dq[15]            ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R4p, CLKUSR                     ; Use as regular IO        ; sdram_addr[4]           ; Dual Purpose Pin          ;
; D16      ;                                        ; Use as regular IO        ; sdram_addr[8]           ; Dual Purpose Pin          ;
; D15      ; PADD23                                 ; Use as regular IO        ; sdram_addr[9]           ; Dual Purpose Pin          ;
; C16      ; DIFFIO_R1n, PADD20, DQS2R/CQ3R,CDPCLK5 ; Use as regular IO        ; sdram_addr[12]          ; Dual Purpose Pin          ;
+----------+----------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 4 / 14 ( 29 % )  ; 2.5V          ; --           ;
; 2        ; 2 / 16 ( 13 % )  ; 2.5V          ; --           ;
; 3        ; 4 / 25 ( 16 % )  ; 2.5V          ; --           ;
; 4        ; 6 / 20 ( 30 % )  ; 2.5V          ; --           ;
; 5        ; 16 / 18 ( 89 % ) ; 2.5V          ; --           ;
; 6        ; 11 / 13 ( 85 % ) ; 2.5V          ; --           ;
; 7        ; 4 / 24 ( 17 % )  ; 2.5V          ; --           ;
; 8        ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 181        ; 7        ; sdram_clk                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 191        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; sdram_dqm[1]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 173        ; 6        ; sdram_addr[12]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; sdram_addr[11]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 170        ; 6        ; sdram_addr[9]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 169        ; 6        ; sdram_addr[8]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 26         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; sdram_cke                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 183        ; 7        ; sdram_addr[7]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; sys_rst_n                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; sdram_addr[6]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 167        ; 6        ; sdram_addr[5]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 163        ; 6        ; sdram_addr[4]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 162        ; 6        ; sdram_dq[15]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; sdram_dq[14]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 159        ; 6        ; sdram_dq[13]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 20         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; sdram_addr[3]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 144        ; 5        ; sdram_dq[12]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 143        ; 5        ; sdram_dq[10]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; sdram_dq[11]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; sdram_dq[8]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 140        ; 5        ; sdram_dq[9]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; sdram_addr[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; sdram_addr[1]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 134        ; 5        ; sdram_dq[5]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 138        ; 5        ; sdram_dq[6]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 137        ; 5        ; sdram_dq[7]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; sdram_addr[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 81         ; 3        ; sdram_addr[10]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; sdram_ba[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; sdram_ba[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; sdram_ras_n                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 133        ; 5        ; sdram_dq[3]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 132        ; 5        ; sdram_dq[4]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 51         ; 2        ; tx                                                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 50         ; 2        ; rx                                                        ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; sdram_cas_n                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; sdram_we_n                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 127        ; 5        ; sdram_dq[1]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 128        ; 5        ; sdram_dq[2]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 86         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; sdram_dqm[0]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; sdram_dq[0]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 87         ; 3        ; sys_clk                                                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; sdram_cs_n                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                     ;
+-------------------------------+---------------------------------------------------------------------------------+
; Name                          ; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------------------+
; SDC pin name                  ; clk_gen_inst|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                          ;
; Compensate clock              ; clock0                                                                          ;
; Compensated input/output pins ; --                                                                              ;
; Switchover type               ; --                                                                              ;
; Input frequency 0             ; 50.0 MHz                                                                        ;
; Input frequency 1             ; --                                                                              ;
; Nominal PFD frequency         ; 50.0 MHz                                                                        ;
; Nominal VCO frequency         ; 600.0 MHz                                                                       ;
; VCO post scale K counter      ; 2                                                                               ;
; VCO frequency control         ; Auto                                                                            ;
; VCO phase shift step          ; 208 ps                                                                          ;
; VCO multiply                  ; --                                                                              ;
; VCO divide                    ; --                                                                              ;
; Freq min lock                 ; 25.0 MHz                                                                        ;
; Freq max lock                 ; 54.18 MHz                                                                       ;
; M VCO Tap                     ; 7                                                                               ;
; M Initial                     ; 1                                                                               ;
; M value                       ; 12                                                                              ;
; N value                       ; 1                                                                               ;
; Charge pump current           ; setting 1                                                                       ;
; Loop filter resistance        ; setting 27                                                                      ;
; Loop filter capacitance       ; setting 0                                                                       ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                              ;
; Bandwidth type                ; Medium                                                                          ;
; Real time reconfigurable      ; Off                                                                             ;
; Scan chain MIF file           ; --                                                                              ;
; Preserve PLL counter order    ; Off                                                                             ;
; PLL location                  ; PLL_4                                                                           ;
; Inclk0 signal                 ; sys_clk                                                                         ;
; Inclk1 signal                 ; --                                                                              ;
; Inclk0 signal type            ; Dedicated Pin                                                                   ;
; Inclk1 signal type            ; --                                                                              ;
+-------------------------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; Name                                                                                        ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                             ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 3.75 (208 ps)    ; 50/50      ; C0      ; 12            ; 6/6 Even   ; --            ; 1       ; 7       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 6    ; 5   ; 60.0 MHz         ; 0 (0 ps)       ; 4.50 (208 ps)    ; 50/50      ; C1      ; 10            ; 5/5 Even   ; --            ; 1       ; 7       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 6    ; 5   ; 60.0 MHz         ; -31 (-1458 ps) ; 4.50 (208 ps)    ; 50/50      ; C2      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+----------------+--------------------------------------+
; Pin Name       ; Reason                               ;
+----------------+--------------------------------------+
; tx             ; Missing drive strength and slew rate ;
; sdram_clk      ; Missing drive strength and slew rate ;
; sdram_cke      ; Missing drive strength and slew rate ;
; sdram_cs_n     ; Missing drive strength and slew rate ;
; sdram_cas_n    ; Missing drive strength and slew rate ;
; sdram_ras_n    ; Missing drive strength and slew rate ;
; sdram_we_n     ; Missing drive strength and slew rate ;
; sdram_ba[0]    ; Missing drive strength and slew rate ;
; sdram_ba[1]    ; Missing drive strength and slew rate ;
; sdram_addr[0]  ; Missing drive strength and slew rate ;
; sdram_addr[1]  ; Missing drive strength and slew rate ;
; sdram_addr[2]  ; Missing drive strength and slew rate ;
; sdram_addr[3]  ; Missing drive strength and slew rate ;
; sdram_addr[4]  ; Missing drive strength and slew rate ;
; sdram_addr[5]  ; Missing drive strength and slew rate ;
; sdram_addr[6]  ; Missing drive strength and slew rate ;
; sdram_addr[7]  ; Missing drive strength and slew rate ;
; sdram_addr[8]  ; Missing drive strength and slew rate ;
; sdram_addr[9]  ; Missing drive strength and slew rate ;
; sdram_addr[10] ; Missing drive strength and slew rate ;
; sdram_addr[11] ; Missing drive strength and slew rate ;
; sdram_addr[12] ; Missing drive strength and slew rate ;
; sdram_dqm[0]   ; Missing drive strength and slew rate ;
; sdram_dqm[1]   ; Missing drive strength and slew rate ;
; sdram_dq[0]    ; Missing drive strength and slew rate ;
; sdram_dq[1]    ; Missing drive strength and slew rate ;
; sdram_dq[2]    ; Missing drive strength and slew rate ;
; sdram_dq[3]    ; Missing drive strength and slew rate ;
; sdram_dq[4]    ; Missing drive strength and slew rate ;
; sdram_dq[5]    ; Missing drive strength and slew rate ;
; sdram_dq[6]    ; Missing drive strength and slew rate ;
; sdram_dq[7]    ; Missing drive strength and slew rate ;
; sdram_dq[8]    ; Missing drive strength and slew rate ;
; sdram_dq[9]    ; Missing drive strength and slew rate ;
; sdram_dq[10]   ; Missing drive strength and slew rate ;
; sdram_dq[11]   ; Missing drive strength and slew rate ;
; sdram_dq[12]   ; Missing drive strength and slew rate ;
; sdram_dq[13]   ; Missing drive strength and slew rate ;
; sdram_dq[14]   ; Missing drive strength and slew rate ;
; sdram_dq[15]   ; Missing drive strength and slew rate ;
; sdram_cke      ; Missing location assignment          ;
+----------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                          ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                      ; Entity Name        ; Library Name ;
+-----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |uart_sdram                                         ; 729 (76)    ; 488 (41)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 43   ; 0            ; 241 (35)     ; 54 (0)            ; 434 (42)         ; |uart_sdram                                                                                                                                                                              ; uart_sdram         ; work         ;
;    |clk_gen:clk_gen_inst|                           ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |uart_sdram|clk_gen:clk_gen_inst                                                                                                                                                         ; clk_gen            ; work         ;
;       |altpll:altpll_component|                     ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |uart_sdram|clk_gen:clk_gen_inst|altpll:altpll_component                                                                                                                                 ; altpll             ; work         ;
;          |clk_gen_altpll:auto_generated|            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |uart_sdram|clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated                                                                                                   ; clk_gen_altpll     ; work         ;
;    |fifo_read:fifo_read_inst|                       ; 89 (48)     ; 65 (33)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (15)      ; 1 (1)             ; 64 (32)          ; |uart_sdram|fifo_read:fifo_read_inst                                                                                                                                                     ; fifo_read          ; work         ;
;       |read_fifo:read_fifo_inst|                    ; 41 (0)      ; 32 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 32 (0)           ; |uart_sdram|fifo_read:fifo_read_inst|read_fifo:read_fifo_inst                                                                                                                            ; read_fifo          ; work         ;
;          |scfifo:scfifo_component|                  ; 41 (0)      ; 32 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 32 (0)           ; |uart_sdram|fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component                                                                                                    ; scfifo             ; work         ;
;             |scfifo_un21:auto_generated|            ; 41 (0)      ; 32 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 32 (0)           ; |uart_sdram|fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated                                                                         ; scfifo_un21        ; work         ;
;                |a_dpfifo_5u21:dpfifo|               ; 41 (2)      ; 32 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (2)        ; 0 (0)             ; 32 (0)           ; |uart_sdram|fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo                                                    ; a_dpfifo_5u21      ; work         ;
;                   |a_fefifo_jaf:fifo_state|         ; 19 (9)      ; 12 (2)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 12 (2)           ; |uart_sdram|fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|a_fefifo_jaf:fifo_state                            ; a_fefifo_jaf       ; work         ;
;                      |cntr_op7:count_usedw|         ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |uart_sdram|fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw       ; cntr_op7           ; work         ;
;                   |altsyncram_2qm1:FIFOram|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |uart_sdram|fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|altsyncram_2qm1:FIFOram                            ; altsyncram_2qm1    ; work         ;
;                   |cntr_cpb:rd_ptr_count|           ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |uart_sdram|fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|cntr_cpb:rd_ptr_count                              ; cntr_cpb           ; work         ;
;                   |cntr_cpb:wr_ptr|                 ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |uart_sdram|fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|cntr_cpb:wr_ptr                                    ; cntr_cpb           ; work         ;
;    |sdram_top:sdram_top_inst|                       ; 476 (0)     ; 320 (0)                   ; 0 (0)         ; 24576       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 155 (0)      ; 37 (0)            ; 284 (0)          ; |uart_sdram|sdram_top:sdram_top_inst                                                                                                                                                     ; sdram_top          ; work         ;
;       |fifo_ctrl:fifo_ctrl_inst|                    ; 266 (7)     ; 198 (2)                   ; 0 (0)         ; 24576       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (5)       ; 35 (0)            ; 164 (2)          ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst                                                                                                                            ; fifo_ctrl          ; work         ;
;          |fifo_data:rd_fifo_data|                   ; 124 (0)     ; 98 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 13 (0)            ; 85 (0)           ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data                                                                                                     ; fifo_data          ; work         ;
;             |dcfifo:dcfifo_component|               ; 124 (0)     ; 98 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 13 (0)            ; 85 (0)           ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;                |dcfifo_3fk1:auto_generated|         ; 124 (47)    ; 98 (37)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (2)       ; 13 (9)            ; 85 (13)          ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated                                                  ; dcfifo_3fk1        ; work         ;
;                   |a_gray2bin_7ib:wrptr_g_gray2bin| ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                  ; a_gray2bin_7ib     ; work         ;
;                   |a_gray2bin_7ib:ws_dgrp_gray2bin| ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                  ; a_gray2bin_7ib     ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|     ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 15 (15)          ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ; a_graycounter_2lc  ; work         ;
;                   |a_graycounter_677:rdptr_g1p|     ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 15 (15)          ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p                      ; a_graycounter_677  ; work         ;
;                   |alt_synch_pipe_0e8:ws_dgrp|      ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 9 (0)            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                       ; alt_synch_pipe_0e8 ; work         ;
;                      |dffpipe_re9:dffpipe15|        ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 9 (9)            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15 ; dffpipe_re9        ; work         ;
;                   |altsyncram_8271:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram                         ; altsyncram_8271    ; work         ;
;                   |dffpipe_pe9:ws_brp|              ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 9 (9)            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp                               ; dffpipe_pe9        ; work         ;
;                   |dffpipe_pe9:ws_bwp|              ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 9 (9)            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_bwp                               ; dffpipe_pe9        ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; mux_j28            ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; mux_j28            ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; mux_j28            ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; mux_j28            ; work         ;
;          |fifo_data:wr_fifo_data|                   ; 135 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 22 (0)            ; 77 (0)           ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data                                                                                                     ; fifo_data          ; work         ;
;             |dcfifo:dcfifo_component|               ; 135 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 22 (0)            ; 77 (0)           ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;                |dcfifo_3fk1:auto_generated|         ; 135 (51)    ; 98 (37)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (13)      ; 22 (10)           ; 77 (3)           ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated                                                  ; dcfifo_3fk1        ; work         ;
;                   |a_gray2bin_7ib:rdptr_g_gray2bin| ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                  ; a_gray2bin_7ib     ; work         ;
;                   |a_gray2bin_7ib:rs_dgwp_gray2bin| ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                  ; a_gray2bin_7ib     ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|     ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 15 (15)          ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ; a_graycounter_2lc  ; work         ;
;                   |a_graycounter_677:rdptr_g1p|     ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 15 (15)          ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p                      ; a_graycounter_677  ; work         ;
;                   |alt_synch_pipe_vd8:rs_dgwp|      ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (0)             ; 2 (0)            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                       ; alt_synch_pipe_vd8 ; work         ;
;                      |dffpipe_qe9:dffpipe13|        ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 2 (2)            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13 ; dffpipe_qe9        ; work         ;
;                   |altsyncram_8271:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram                         ; altsyncram_8271    ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_lsb|     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                      ; cmpr_c66           ; work         ;
;                   |dffpipe_pe9:rs_brp|              ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 8 (8)            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp                               ; dffpipe_pe9        ; work         ;
;                   |dffpipe_pe9:rs_bwp|              ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 9 (9)            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp                               ; dffpipe_pe9        ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; mux_j28            ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; mux_j28            ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; mux_j28            ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; mux_j28            ; work         ;
;       |sdram_ctrl:sdram_ctrl_inst|                  ; 210 (0)     ; 122 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (0)       ; 2 (0)             ; 120 (0)          ; |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst                                                                                                                          ; sdram_ctrl         ; work         ;
;          |sdram_a_ref:sdram_a_ref_inst|             ; 49 (49)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 25 (25)          ; |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst                                                                                             ; sdram_a_ref        ; work         ;
;          |sdram_arbit:sdram_arbit_inst|             ; 29 (29)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 11 (11)          ; |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst                                                                                             ; sdram_arbit        ; work         ;
;          |sdram_init:sdram_init_inst|               ; 51 (51)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 34 (34)          ; |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst                                                                                               ; sdram_init         ; work         ;
;          |sdram_read:sdram_read_inst|               ; 47 (47)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 32 (32)          ; |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst                                                                                               ; sdram_read         ; work         ;
;          |sdram_write:sdram_write_inst|             ; 38 (38)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 2 (2)             ; 22 (22)          ; |uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst                                                                                             ; sdram_write        ; work         ;
;    |uart_rx:uart_rx_inst|                           ; 50 (50)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 15 (15)           ; 26 (26)          ; |uart_sdram|uart_rx:uart_rx_inst                                                                                                                                                         ; uart_rx            ; work         ;
;    |uart_tx:uart_tx_inst|                           ; 39 (39)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 1 (1)             ; 20 (20)          ; |uart_sdram|uart_tx:uart_tx_inst                                                                                                                                                         ; uart_tx            ; work         ;
+-----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; tx             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_clk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cs_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cas_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ras_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_we_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dq[0]    ; Bidir    ; --            ; (6) 1209 ps   ; --                    ; --  ; --   ;
; sdram_dq[1]    ; Bidir    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[2]    ; Bidir    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[3]    ; Bidir    ; --            ; (6) 1209 ps   ; --                    ; --  ; --   ;
; sdram_dq[4]    ; Bidir    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[5]    ; Bidir    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[6]    ; Bidir    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[7]    ; Bidir    ; --            ; (6) 1209 ps   ; --                    ; --  ; --   ;
; sdram_dq[8]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dq[9]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dq[10]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dq[11]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dq[12]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dq[13]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dq[14]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dq[15]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sys_clk        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; sys_rst_n      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rx             ; Input    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                     ;
+------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                  ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------+-------------------+---------+
; sdram_dq[0]                                                                                          ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[0] ; 1                 ; 6       ;
; sdram_dq[1]                                                                                          ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[1] ; 0                 ; 6       ;
; sdram_dq[2]                                                                                          ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[2] ; 0                 ; 6       ;
; sdram_dq[3]                                                                                          ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[3] ; 1                 ; 6       ;
; sdram_dq[4]                                                                                          ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[4] ; 0                 ; 6       ;
; sdram_dq[5]                                                                                          ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[5] ; 0                 ; 6       ;
; sdram_dq[6]                                                                                          ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[6] ; 0                 ; 6       ;
; sdram_dq[7]                                                                                          ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[7] ; 1                 ; 6       ;
; sdram_dq[8]                                                                                          ;                   ;         ;
; sdram_dq[9]                                                                                          ;                   ;         ;
; sdram_dq[10]                                                                                         ;                   ;         ;
; sdram_dq[11]                                                                                         ;                   ;         ;
; sdram_dq[12]                                                                                         ;                   ;         ;
; sdram_dq[13]                                                                                         ;                   ;         ;
; sdram_dq[14]                                                                                         ;                   ;         ;
; sdram_dq[15]                                                                                         ;                   ;         ;
; sys_clk                                                                                              ;                   ;         ;
; sys_rst_n                                                                                            ;                   ;         ;
; rx                                                                                                   ;                   ;         ;
;      - uart_rx:uart_rx_inst|rx_reg1~0                                                                ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                  ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0]                                                           ; PLL_4              ; 218     ; Clock                      ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[1]                                                           ; PLL_4              ; 256     ; Clock                      ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_locked                                                           ; PLL_4              ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; fifo_read:fifo_read_inst|Equal2~2                                                                                                                     ; LCCOMB_X38_Y17_N26 ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fifo_read:fifo_read_inst|Equal4~3                                                                                                                     ; LCCOMB_X36_Y21_N6  ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|a_fefifo_jaf:fifo_state|_~0 ; LCCOMB_X31_Y17_N6  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|valid_rreq                  ; LCCOMB_X31_Y17_N10 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|valid_wreq                  ; LCCOMB_X31_Y17_N14 ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; read_valid                                                                                                                                            ; FF_X37_Y17_N9      ; 27      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; rst_n~0                                                                                                                                               ; LCCOMB_X52_Y17_N6  ; 364     ; Async. clear               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|valid_rdreq~0             ; LCCOMB_X34_Y16_N24 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|valid_wrreq~0             ; LCCOMB_X37_Y16_N20 ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|valid_rdreq~1             ; LCCOMB_X34_Y11_N2  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|valid_wrreq~0             ; LCCOMB_X34_Y13_N2  ; 26      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[3]~1                                                        ; LCCOMB_X38_Y13_N16 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]~3                                                   ; LCCOMB_X39_Y10_N8  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|aref_en~0                                                            ; LCCOMB_X41_Y10_N30 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]~3                                                     ; LCCOMB_X40_Y13_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~2                                                            ; LCCOMB_X41_Y12_N26 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~2                                                          ; LCCOMB_X43_Y11_N22 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en                                                          ; FF_X52_Y11_N25     ; 16      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                               ; PIN_T8             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                               ; PIN_T8             ; 20      ; Clock                      ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; sys_rst_n                                                                                                                                             ; PIN_E15            ; 96      ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; uart_rx:uart_rx_inst|always5~0                                                                                                                        ; LCCOMB_X30_Y9_N2   ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|always8~0                                                                                                                        ; LCCOMB_X30_Y9_N28  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|rx_flag                                                                                                                          ; FF_X30_Y9_N13      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; uart_tx:uart_tx_inst|always1~0                                                                                                                        ; LCCOMB_X31_Y17_N26 ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                        ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] ; PLL_4             ; 218     ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[1] ; PLL_4             ; 256     ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[2] ; PLL_4             ; 1       ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; rst_n~0                                                                                     ; LCCOMB_X52_Y17_N6 ; 364     ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; sys_clk                                                                                     ; PIN_T8            ; 20      ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; sys_rst_n                                                                                   ; PIN_E15           ; 96      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+---------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                            ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|altsyncram_2qm1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None ; M9K_X33_Y14_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None ; M9K_X33_Y16_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None ; M9K_X33_Y10_N0, M9K_X33_Y11_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 793 / 71,559 ( 1 % )   ;
; C16 interconnects     ; 13 / 2,597 ( < 1 % )   ;
; C4 interconnects      ; 344 / 46,848 ( < 1 % ) ;
; Direct links          ; 249 / 71,559 ( < 1 % ) ;
; Global clocks         ; 6 / 20 ( 30 % )        ;
; Local interconnects   ; 479 / 24,624 ( 2 % )   ;
; R24 interconnects     ; 29 / 2,496 ( 1 % )     ;
; R4 interconnects      ; 431 / 62,424 ( < 1 % ) ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 13.75) ; Number of LABs  (Total = 53) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 3                            ;
; 2                                           ; 1                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 0                            ;
; 10                                          ; 2                            ;
; 11                                          ; 2                            ;
; 12                                          ; 3                            ;
; 13                                          ; 1                            ;
; 14                                          ; 5                            ;
; 15                                          ; 5                            ;
; 16                                          ; 30                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.26) ; Number of LABs  (Total = 53) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 48                           ;
; 1 Clock                            ; 46                           ;
; 1 Clock enable                     ; 13                           ;
; 1 Sync. clear                      ; 7                            ;
; 2 Clock enables                    ; 1                            ;
; 2 Clocks                           ; 5                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 22.66) ; Number of LABs  (Total = 53) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 2                            ;
; 2                                            ; 1                            ;
; 3                                            ; 1                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 2                            ;
; 15                                           ; 1                            ;
; 16                                           ; 2                            ;
; 17                                           ; 0                            ;
; 18                                           ; 2                            ;
; 19                                           ; 1                            ;
; 20                                           ; 1                            ;
; 21                                           ; 1                            ;
; 22                                           ; 3                            ;
; 23                                           ; 5                            ;
; 24                                           ; 4                            ;
; 25                                           ; 3                            ;
; 26                                           ; 8                            ;
; 27                                           ; 2                            ;
; 28                                           ; 4                            ;
; 29                                           ; 6                            ;
; 30                                           ; 2                            ;
; 31                                           ; 1                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.19) ; Number of LABs  (Total = 53) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 6                            ;
; 2                                               ; 2                            ;
; 3                                               ; 4                            ;
; 4                                               ; 2                            ;
; 5                                               ; 2                            ;
; 6                                               ; 2                            ;
; 7                                               ; 1                            ;
; 8                                               ; 6                            ;
; 9                                               ; 5                            ;
; 10                                              ; 4                            ;
; 11                                              ; 8                            ;
; 12                                              ; 4                            ;
; 13                                              ; 2                            ;
; 14                                              ; 0                            ;
; 15                                              ; 2                            ;
; 16                                              ; 2                            ;
; 17                                              ; 0                            ;
; 18                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 10.77) ; Number of LABs  (Total = 53) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 1                            ;
; 3                                            ; 7                            ;
; 4                                            ; 5                            ;
; 5                                            ; 7                            ;
; 6                                            ; 1                            ;
; 7                                            ; 3                            ;
; 8                                            ; 2                            ;
; 9                                            ; 1                            ;
; 10                                           ; 2                            ;
; 11                                           ; 3                            ;
; 12                                           ; 2                            ;
; 13                                           ; 1                            ;
; 14                                           ; 1                            ;
; 15                                           ; 3                            ;
; 16                                           ; 2                            ;
; 17                                           ; 2                            ;
; 18                                           ; 1                            ;
; 19                                           ; 1                            ;
; 20                                           ; 1                            ;
; 21                                           ; 1                            ;
; 22                                           ; 0                            ;
; 23                                           ; 1                            ;
; 24                                           ; 0                            ;
; 25                                           ; 5                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 42           ; 0            ; 42           ; 0            ; 0            ; 43        ; 42           ; 0            ; 43        ; 43        ; 0            ; 40           ; 0            ; 0            ; 19           ; 0            ; 40           ; 19           ; 0            ; 0            ; 0            ; 40           ; 0            ; 0            ; 0            ; 0            ; 0            ; 43        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 1            ; 43           ; 1            ; 43           ; 43           ; 0         ; 1            ; 43           ; 0         ; 0         ; 43           ; 3            ; 43           ; 43           ; 24           ; 43           ; 3            ; 24           ; 43           ; 43           ; 43           ; 3            ; 43           ; 43           ; 43           ; 43           ; 43           ; 0         ; 43           ; 43           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; tx                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[12]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[13]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[14]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[15]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_rst_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                   ;
+------------------------------------------------------------------+----------------------------------------------------------+-------------------+
; Source Clock(s)                                                  ; Destination Clock(s)                                     ; Delay Added in ns ;
+------------------------------------------------------------------+----------------------------------------------------------+-------------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0],sys_clk ; sys_clk                                                  ; 4.7               ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.0               ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.1               ;
+------------------------------------------------------------------+----------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                   ; Destination Register                                                                                                                                                                  ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; fifo_read:fifo_read_inst|tx_flag                                                                                                                                                  ; uart_tx:uart_tx_inst|work_en                                                                                                                                                          ; 4.030             ;
; uart_tx:uart_tx_inst|bit_cnt[3]                                                                                                                                                   ; uart_tx:uart_tx_inst|work_en                                                                                                                                                          ; 4.030             ;
; uart_tx:uart_tx_inst|bit_cnt[0]                                                                                                                                                   ; uart_tx:uart_tx_inst|work_en                                                                                                                                                          ; 4.030             ;
; uart_tx:uart_tx_inst|bit_cnt[1]                                                                                                                                                   ; uart_tx:uart_tx_inst|work_en                                                                                                                                                          ; 4.030             ;
; uart_tx:uart_tx_inst|bit_flag                                                                                                                                                     ; uart_tx:uart_tx_inst|work_en                                                                                                                                                          ; 4.030             ;
; uart_tx:uart_tx_inst|bit_cnt[2]                                                                                                                                                   ; uart_tx:uart_tx_inst|work_en                                                                                                                                                          ; 4.030             ;
; uart_tx:uart_tx_inst|work_en                                                                                                                                                      ; uart_tx:uart_tx_inst|work_en                                                                                                                                                          ; 4.030             ;
; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|altsyncram_2qm1:FIFOram|ram_block1a7~portb_address_reg0 ; uart_tx:uart_tx_inst|tx                                                                                                                                                               ; 0.488             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[7]                                            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 0.338             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a0~portb_address_reg0 ; 0.308             ;
; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                      ; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|altsyncram_2qm1:FIFOram|ram_block1a5~porta_address_reg0     ; 0.308             ;
; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]                      ; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|altsyncram_2qm1:FIFOram|ram_block1a5~porta_address_reg0     ; 0.308             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a9~portb_address_reg0 ; 0.193             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a9~portb_address_reg0 ; 0.193             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a9~portb_address_reg0 ; 0.192             ;
; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5]                ; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|altsyncram_2qm1:FIFOram|ram_block1a5~portb_address_reg0     ; 0.192             ;
; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4]                ; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|altsyncram_2qm1:FIFOram|ram_block1a5~portb_address_reg0     ; 0.192             ;
; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[8]                ; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|altsyncram_2qm1:FIFOram|ram_block1a5~portb_address_reg0     ; 0.191             ;
; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7]                ; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|altsyncram_2qm1:FIFOram|ram_block1a5~portb_address_reg0     ; 0.191             ;
; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6]                ; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|altsyncram_2qm1:FIFOram|ram_block1a5~portb_address_reg0     ; 0.191             ;
; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3]                ; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|altsyncram_2qm1:FIFOram|ram_block1a5~portb_address_reg0     ; 0.191             ;
; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2]                ; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|altsyncram_2qm1:FIFOram|ram_block1a5~portb_address_reg0     ; 0.191             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a5~portb_address_reg0 ; 0.191             ;
; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9]                ; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|altsyncram_2qm1:FIFOram|ram_block1a5~portb_address_reg0     ; 0.191             ;
; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|altsyncram_2qm1:FIFOram|ram_block1a1~portb_address_reg0 ; uart_tx:uart_tx_inst|tx                                                                                                                                                               ; 0.179             ;
; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|altsyncram_2qm1:FIFOram|ram_block1a0~portb_address_reg0 ; uart_tx:uart_tx_inst|tx                                                                                                                                                               ; 0.179             ;
; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|altsyncram_2qm1:FIFOram|ram_block1a2~portb_address_reg0 ; uart_tx:uart_tx_inst|tx                                                                                                                                                               ; 0.179             ;
; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|altsyncram_2qm1:FIFOram|ram_block1a6~portb_address_reg0 ; uart_tx:uart_tx_inst|tx                                                                                                                                                               ; 0.179             ;
; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|altsyncram_2qm1:FIFOram|ram_block1a3~portb_address_reg0 ; uart_tx:uart_tx_inst|tx                                                                                                                                                               ; 0.179             ;
; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|altsyncram_2qm1:FIFOram|ram_block1a4~portb_address_reg0 ; uart_tx:uart_tx_inst|tx                                                                                                                                                               ; 0.179             ;
; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|altsyncram_2qm1:FIFOram|ram_block1a5~portb_address_reg0 ; uart_tx:uart_tx_inst|tx                                                                                                                                                               ; 0.179             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[6]                                            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 0.166             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[7]                                            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 0.166             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[8]                                            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 0.166             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[10]                                           ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 0.166             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[10]                                           ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 0.166             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[9]                                            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 0.166             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[8]                                            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 0.166             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[7]                                            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 0.166             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[6]                                            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 0.166             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[9]                                            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 0.166             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 0.149             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 0.149             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 0.149             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 0.149             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 0.149             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[0]                                            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a9~porta_address_reg0 ; 0.112             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a9~porta_address_reg0 ; 0.112             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[4]                                            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a9~porta_address_reg0 ; 0.109             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[2]                                            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a9~porta_address_reg0 ; 0.109             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[3]                                            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a9~porta_address_reg0 ; 0.109             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; 0.099             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; 0.099             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; 0.099             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; 0.096             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; 0.096             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; 0.096             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; 0.094             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; 0.093             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; 0.092             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]                                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_END                                                                                  ; 0.072             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[4]                                            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a5~porta_address_reg0 ; 0.066             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; 0.063             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[0]                                            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a5~porta_address_reg0 ; 0.063             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_req                                                                                         ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF                                                                                           ; 0.063             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                                            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a5~porta_address_reg0 ; 0.046             ;
; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]                      ; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|altsyncram_2qm1:FIFOram|ram_block1a5~porta_address_reg0     ; 0.032             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[0]                                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_END                                                                                  ; 0.032             ;
; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                      ; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|altsyncram_2qm1:FIFOram|ram_block1a5~porta_address_reg0     ; 0.028             ;
; uart_rx:uart_rx_inst|po_data[7]                                                                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a7~porta_datain_reg0  ; 0.027             ;
; uart_rx:uart_rx_inst|po_data[5]                                                                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a5~porta_datain_reg0  ; 0.027             ;
; uart_rx:uart_rx_inst|po_data[3]                                                                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a3~porta_datain_reg0  ; 0.027             ;
; uart_rx:uart_rx_inst|po_data[1]                                                                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a1~porta_datain_reg0  ; 0.027             ;
; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                      ; fifo_read:fifo_read_inst|read_fifo:read_fifo_inst|scfifo:scfifo_component|scfifo_un21:auto_generated|a_dpfifo_5u21:dpfifo|altsyncram_2qm1:FIFOram|ram_block1a5~porta_address_reg0     ; 0.025             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a0~portb_address_reg0 ; 0.021             ;
; uart_rx:uart_rx_inst|po_data[2]                                                                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a2~porta_datain_reg0  ; 0.021             ;
; uart_rx:uart_rx_inst|po_data[0]                                                                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a0~porta_datain_reg0  ; 0.021             ;
; uart_rx:uart_rx_inst|po_data[6]                                                                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a6~porta_datain_reg0  ; 0.020             ;
; uart_rx:uart_rx_inst|po_data[4]                                                                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a4~porta_datain_reg0  ; 0.020             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_8271:fifo_ram|ram_block11a0~portb_address_reg0 ; 0.017             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 80 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device EP4CE22F17I7 for design "uart_sdram"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (15536): Implemented PLL "clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|pll1" as Cyclone IV E PLL type, but with warnings File: F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/clk_gen_altpll.v Line: 51
    Warning (15559): Can't achieve requested value -30.0 degrees for clock output clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[2] of parameter phase shift -- achieved value of -31.5 degrees File: F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/clk_gen_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] port File: F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/clk_gen_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 6, clock division of 5, and phase shift of 0 degrees (0 ps) for clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[1] port File: F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/clk_gen_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 6, clock division of 5, and phase shift of -31 degrees (-1458 ps) for clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[2] port File: F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/clk_gen_altpll.v Line: 51
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17A7 is compatible
    Info (176445): Device EP4CE10F17C7 is compatible
    Info (176445): Device EP4CE10F17I7 is compatible
    Info (176445): Device EP4CE6F17A7 is compatible
    Info (176445): Device EP4CE6F17C7 is compatible
    Info (176445): Device EP4CE6F17I7 is compatible
    Info (176445): Device EP4CE15F17A7 is compatible
    Info (176445): Device EP4CE15F17C7 is compatible
    Info (176445): Device EP4CE15F17I7 is compatible
    Info (176445): Device EP4CE22F17A7 is compatible
    Info (176445): Device EP4CE22F17C7 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 43 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_3fk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uart_sdram.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_4) File: F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/clk_gen_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_4) File: F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/clk_gen_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C2 of PLL_4) File: F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/clk_gen_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node sys_clk~input (placed in PIN T8 (CLK14, DIFFCLK_6n)) File: F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_sdram.v Line: 22
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16
Info (176353): Automatically promoted node sys_rst_n~input (placed in PIN E15 (CLK4, DIFFCLK_2p)) File: F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_sdram.v Line: 23
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node rst_n~0 File: F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_sdram.v Line: 66
Info (176353): Automatically promoted node rst_n~0  File: F:/FILE/FPGA/OpenCY4/44_uart_sdram/rtl/uart_sdram.v Line: 66
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  21 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  21 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Warning (15064): PLL "clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|pll1" output port clk[2] feeds output pin "sdram_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/db/clk_gen_altpll.v Line: 51
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.71 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00
Info (144001): Generated suppressed messages file F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/output_files/uart_sdram.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 5692 megabytes
    Info: Processing ended: Fri Jan 22 00:01:38 2021
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:13


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in F:/FILE/FPGA/OpenCY4/44_uart_sdram/project/output_files/uart_sdram.fit.smsg.


