# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_10.srcs/sources_1/new/MUX_2_way_3_bit.vhd" \
"../../../../Lab_10.srcs/sim_1/new/MUX_2_way_3_bit_TB.vhd" \

# Do not sort compile order
nosort
