{
  "creator": "Next Generation Place and Route (Version nextpnr-0.7-52-geb099a92)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "/Users/computera/Documents/files/Documents1/FPGA/flash/tangnano9k.cst",
        "packer.partno": "GW1NR-LV9QN88PC6/I5",
        "packer.chipdb": "GW1N-9C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:3.1-61.10"
      },
      "ports": {
        "ioSdin": {
          "direction": "output",
          "bits": [ 7324 ]
        },
        "ioSclk": {
          "direction": "output",
          "bits": [ 7323 ]
        },
        "ioReset": {
          "direction": "output",
          "bits": [ 7322 ]
        },
        "ioDc": {
          "direction": "output",
          "bits": [ 7321 ]
        },
        "ioCs": {
          "direction": "output",
          "bits": [ 7320 ]
        },
        "flashMosi": {
          "direction": "output",
          "bits": [ 7319 ]
        },
        "flashMiso": {
          "direction": "input",
          "bits": [ 7318 ]
        },
        "flashCs": {
          "direction": "output",
          "bits": [ 7317 ]
        },
        "flashClk": {
          "direction": "output",
          "bits": [ 7316 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 7315 ]
        },
        "btn2": {
          "direction": "input",
          "bits": [ 7314 ]
        },
        "btn1": {
          "direction": "input",
          "bits": [ 7313 ]
        }
      },
      "cells": {
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 12996 ]
          }
        },
        "te.fontBuffer.0.0_AD_LUT2_F_I1_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y11/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7676 ],
            "I2": [ 7625 ],
            "I1": [ 7620 ],
            "I0": [ 7598 ],
            "F": [ 12978 ]
          }
        },
        "te.fontBuffer.0.0_AD_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y11/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12978 ],
            "I2": [ 7770 ],
            "I1": [ 7755 ],
            "I0": [ 7603 ],
            "F": [ 12797 ]
          }
        },
        "te.fontBuffer.0.0_AD_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y11/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7603 ],
            "I0": [ 7598 ],
            "F": [ 12796 ]
          }
        },
        "te.fontBuffer.0.0_AD_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y11/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12797 ],
            "I0": [ 7598 ],
            "F": [ 12814 ]
          }
        },
        "te.fontBuffer.0.0": {
          "hide_name": 0,
          "type": "SP",
          "parameters": {
            "WRITE_MODE": "00000000000000000000000000000010",
            "RESET_MODE": "ASYNC",
            "READ_MODE": "0",
            "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000001000000000000000001000000000000000000010000000000000001000000000000000000000000000000000000000000000",
            "INIT_RAM_2E": "000000000000000000000000000000000000000000001000000000000000110011000000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111011100000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_2D": "000000000000000000000000000000000000000001000000100000000000110011000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000010000000000001001010000000000001010010000000000001100010000000000001000010000000000000000000000000000000000000000000",
            "INIT_RAM_2C": "000000000000000000000011111010000000000101000000000000000101000000000000000101000000000000000000111010000000000000000000000000000000000000000000000000000000000000000001000010000000000000101000000000000000010000000000000000101000000000000001000010000000000000000000000000000000000000000000",
            "INIT_RAM_2B": "000000000000000000000000111010000000000001000000000000000000110000000000000001000000000000000000111010000000000000000000000000000000000000000000000000000000000000000000011010000000000000100000000000000001000000000000000000100000000000000000011010000000000000000000000000000000000000000000",
            "INIT_RAM_2A": "000000000000000000000001111010000000000001000000000000000001000000000000000001000000000000000000111010000000000000000000000000000000000000000000000000000000000000000001000000000000000001000010000000000001000010000000000000111011100000000000000010000000000000000000000000000000000000000000",
            "INIT_RAM_29": "000000000000000000000000100010000000000001010010000000000001010010000000000001010010000000000001001000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000010000000000000000010000000000000001000000000000001111010000000000000000000000000000000000000000000",
            "INIT_RAM_28": "000000000000000000000111111010000000000001000010000000000001000010000000000001000010000000000000111000000000000000000000000000000000000000000000000000000000000000000000111000000000000001000010000000000001000010000000000001000010000000000111111010000000000000000000000000000000000000000000",
            "INIT_RAM_27": "000000000000000000000000111000000000000001000010000000000001000010000000000001000010000000000000111000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000010000000000000000010000000000000000010000000000001111010000000000000000000000000000000000000000000",
            "INIT_RAM_26": "000000000000000000000001111000000000000000000010000000000001111010000000000000000010000000000001111010000000000000000000000000000000000000000000000000000000000000000001000000000000000001000000000000000001000000000000000000111011100000000000000000100000000000000000000000000000000000000000",
            "INIT_RAM_25": "000000000000000000000001000010000000000000101000000000000000010000000000000000010000000000000001111011100000000000000000000000000000000000000000000000000000000000000011111010100000000100000010000000000100000000000000000100000000000000000010000000000000000000000000000000000000000000000000",
            "INIT_RAM_24": "000000000000000000000001000000000000000001000000000000000001111010100000000001000010000000000001000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000010000000000000000010000000000000000010000000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_23": "000000000000000000000011111010000000000101000010000000000101000010000000000101000010000000000000111000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001000100000000000001000100000000001111011000000000000001000000000000000000000000000000000000000000000",
            "INIT_RAM_22": "000000000000000000000000011000000000000001010010000000000001010010000000000001010010000000000000111000000000000000000000000000000000000000000000000000000000000000000001111011100000000001000010000000000001000010000000000001000010000000000000111000000000000000000000000000000000000000000000",
            "INIT_RAM_21": "000000000000000000000000101000000000000001000010000000000001000010000000000001000010000000000000111000000000000000000000000000000000000000000000000000000000000000000000111000000000000001000010000000000001000010000000000001000010000000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_20": "000000000000000000000001111010000000000001000010000000000001000010000000000001000010000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000100000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_1F": "000000000000000000000001000000000000000001000000000000000001000000000000000001000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000001000000000000000000100000000000000001000000000000000010000000000000000000000000000000000000000000",
            "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000001111011100000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000010000000000000000001000000000000000000010000000000000000001100000000000000000000000000000000000000000",
            "INIT_RAM_1D": "000000000000000000000000000000000000000001000000100000000001111011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001100000000001000010100000000001001000100000000001010000100000000001100000100000000000000000000000000000000000000000",
            "INIT_RAM_1C": "000000000000000000000000000001100000000000000010000000000001111000000000000000000010000000000000000001100000000000000000000000000000000000000000000000000000000000000001100001100000000000010010000000000000001000000000000000010010000000000001100001100000000000000000000000000000000000000000",
            "INIT_RAM_1B": "000000000000000000000001111011100000000000100000000000000000010000000000000000100000000000000001111011100000000000000000000000000000000000000000000000000000000000000000001011100000000000110000000000000001000000000000000000110000000000000000001011100000000000000000000000000000000000000000",
            "INIT_RAM_1A": "000000000000000000000000111011100000000001000000000000000001000000000000000001000000000000000000111011100000000000000000000000000000000000000000000000000000000000000000000000100000000000000000100000000001111011100000000000000000100000000000000000100000000000000000000000000000000000000000",
            "INIT_RAM_19": "000000000000000000000000110001000000000001001000100000000001001000100000000001001000100000000000100011000000000000000000000000000000000000000000000000000000000000000001110011000000000000001000100000000000001000100000000000001000100000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_18": "000000000000000000000010111011000000000011000000100000000001000000100000000001000000100000000000111011000000000000000000000000000000000000000000000000000000000000000000000011000000000000001000100000000000001000100000000000001000100000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_17": "000000000000000000000000111011000000000001000000100000000001000000100000000001000000100000000000111011000000000000000000000000000000000000000000000000000000000000000001111011100000000000010000000000000000001000000000000000000010000000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_16": "000000000000000000000001111011100000000000000001000000000000000010000000000000000001000000000001111011100000000000000000000000000000000000000000000000000000000000000001000000000000000001000000000000000001000000000000000001000000000000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_15": "000000000000000000000001000000100000000000100001000000000000010010000000000000001000000000000001111011100000000000000000000000000000000000000000000000000000000000000000111011100000000001000000000000000001000000000000000001000000000000000000110000000000000000000000000000000000000000000000",
            "INIT_RAM_14": "000000000000000000000001000000100000000001000000100000000001111011100000000001000000100000000001000000100000000000000000000000000000000000000000000000000000000000000001111011100000000000001000000000000000001000000000000000001000000000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_13": "000000000000000000000000111001000000000001001000100000000001001000100000000001000000100000000000111011000000000000000000000000000000000000000000000000000000000000000000000000100000000000001000100000000000001000100000000000001000100000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_12": "000000000000000000000001000000100000000001001000100000000001001000100000000001001000100000000001111011100000000000000000000000000000000000000000000000000000000000000000111011000000000001000000100000000001000000100000000001000000100000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_11": "000000000000000000000000100001000000000001000000100000000001000000100000000001000000100000000000111011000000000000000000000000000000000000000000000000000000000000000000110011000000000001001000100000000001001000100000000001001000100000000001111011100000000000000000000000000000000000000000",
            "INIT_RAM_10": "000000000000000000000001111011000000000000010000100000000000010000100000000000010000100000000001111011000000000000000000000000000000000000000000000000000000000000000000011011000000000001010001100000000001001010100000000001000000100000000000111011000000000000000000000000000000000000000000",
            "INIT_RAM_0F": "000000000000000000000000000011000000000000001000100000000001010000100000000000000000100000000000000001000000000000000000000000000000000000000000000000000000000000000000001000000000000000010010000000000000010010000000000000100001000000000000100001000000000000000000000000000000000000000000",
            "INIT_RAM_0E": "000000000000000000000000010010000000000000010010000000000000010010000000000000010010000000000000010010000000000000000000000000000000000000000000000000000000000000000000100001000000000000100001000000000000010010000000000000010010000000000000001000000000000000000000000000000000000000000000",
            "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000001100011000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100011000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_0C": "000000000000000000000000111011000000000001001000100000000001001000100000000001001000100000000000100011000000000000000000000000000000000000000000000000000000000000000000110011000000000001001000100000000001001000100000000001001000100000000000110011000000000000000000000000000000000000000000",
            "INIT_RAM_0B": "000000000000000000000000000011100000000000001000100000000001110000100000000000000000100000000000000000100000000000000000000000000000000000000000000000000000000000000000110000000000000001001000100000000001001000100000000001001000100000000000111011000000000000000000000000000000000000000000",
            "INIT_RAM_0A": "000000000000000000000000111000100000000001000010100000000001000010100000000001000010100000000000100011100000000000000000000000000000000000000000000000000000000000000001111011100000000000001000000000000000001000000000000000001001100000000000001010000000000000000000000000000000000000000000",
            "INIT_RAM_09": "000000000000000000000000110011000000000001001000100000000001001000100000000001000000100000000000100001000000000000000000000000000000000000000000000000000000000000000001000011000000000001001000100000000001010000100000000001100000100000000001000001000000000000000000000000000000000000000000",
            "INIT_RAM_08": "000000000000000000000001000000000000000001000000000000000001111011100000000001000001000000000001000000000000000000000000000000000000000000000000000000000000000000000000111011000000000001000010100000000001001000100000000001010000100000000000111011000000000000000000000000000000000000000000",
            "INIT_RAM_07": "000000000000000000000000000001100000000000000010000000000000001000000000000000010000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_06": "000000000000000000000000001000000000000000001000000000000000001000000000000000001000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000010000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_05": "000000000000000000000000001000000000000000001000000000000000111011000000000000001000000000000000001000000000000000000000000000000000000000000000000000000000000000000000010010000000000000001000000000000000111011000000000000001000000000000000010010000000000000000000000000000000000000000000",
            "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000111011000000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000100000000000111011000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000000000000000111011000000000001001000100000000001001000100000000000110011000000000000000000000000000000000000000000",
            "INIT_RAM_02": "000000000000000000000001100001100000000000000010000000000000001000000000000000010000000000000001100001100000000000000000000000000000000000000000000000000000000000000000010001000000000000101001000000000001111011100000000000101001000000000000100010000000000000000000000000000000000000000000",
            "INIT_RAM_01": "000000000000000000000000100010000000000001111011000000000000100010000000000001111011000000000000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000",
            "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000001011011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "BLK_SEL": "000",
            "BIT_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y9/BSRAM",
            "BSRAM_SUBTYPE": "X9",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:150.4-160.3",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "DO35": "output",
            "RESET": "input",
            "OCE": "input",
            "DO34": "output",
            "DO33": "output",
            "DO32": "output",
            "DO31": "output",
            "DO30": "output",
            "DO29": "output",
            "DO28": "output",
            "DO27": "output",
            "DO26": "output",
            "DO25": "output",
            "DO24": "output",
            "DO23": "output",
            "DO22": "output",
            "DO21": "output",
            "DO20": "output",
            "DO19": "output",
            "DO18": "output",
            "DO17": "output",
            "DO16": "output",
            "DO15": "output",
            "DO14": "output",
            "DO13": "output",
            "DO12": "output",
            "DO11": "output",
            "DO10": "output",
            "DO9": "output",
            "DO8": "output",
            "DO7": "output",
            "DO6": "output",
            "DO5": "output",
            "DO4": "output",
            "DO3": "output",
            "DO2": "output",
            "DO1": "output",
            "DO0": "output",
            "DI35": "input",
            "DI34": "input",
            "DI33": "input",
            "DI32": "input",
            "DI31": "input",
            "DI30": "input",
            "DI29": "input",
            "DI28": "input",
            "DI27": "input",
            "DI26": "input",
            "DI25": "input",
            "DI24": "input",
            "DI23": "input",
            "DI22": "input",
            "DI21": "input",
            "DI20": "input",
            "DI19": "input",
            "DI18": "input",
            "DI17": "input",
            "DI16": "input",
            "DI15": "input",
            "DI14": "input",
            "DI13": "input",
            "DI12": "input",
            "DI11": "input",
            "DI10": "input",
            "DI9": "input",
            "DI8": "input",
            "DI7": "input",
            "DI6": "input",
            "DI5": "input",
            "DI4": "input",
            "DI3": "input",
            "DI2": "input",
            "DI1": "input",
            "DI0": "input",
            "AD13": "input",
            "CLK": "input",
            "CE": "input",
            "BLKSEL1": "input",
            "BLKSEL0": "input",
            "WRE": "input",
            "AD12": "input",
            "AD11": "input",
            "AD10": "input",
            "AD9": "input",
            "AD8": "input",
            "AD7": "input",
            "AD6": "input",
            "AD5": "input",
            "AD4": "input",
            "AD3": "input",
            "AD2": "input",
            "AD1": "input",
            "AD0": "input",
            "BLKSEL2": "input"
          },
          "connections": {
            "DO35": [ 12910 ],
            "RESET": [ 12997 ],
            "OCE": [ 12996 ],
            "DO34": [ 12908 ],
            "DO33": [ 12906 ],
            "DO32": [ 12904 ],
            "DO31": [ 12902 ],
            "DO30": [ 12900 ],
            "DO29": [ 12898 ],
            "DO28": [ 12896 ],
            "DO27": [ 12894 ],
            "DO26": [ 12892 ],
            "DO25": [ 12890 ],
            "DO24": [ 12888 ],
            "DO23": [ 12886 ],
            "DO22": [ 12884 ],
            "DO21": [ 12882 ],
            "DO20": [ 12880 ],
            "DO19": [ 12878 ],
            "DO18": [ 12876 ],
            "DO17": [ 12874 ],
            "DO16": [ 12872 ],
            "DO15": [ 12870 ],
            "DO14": [ 12868 ],
            "DO13": [ 12866 ],
            "DO12": [ 12864 ],
            "DO11": [ 12862 ],
            "DO10": [ 12860 ],
            "DO9": [ 12858 ],
            "DO8": [ 12856 ],
            "DO7": [ 12642 ],
            "DO6": [ 12529 ],
            "DO5": [ 12547 ],
            "DO4": [ 12567 ],
            "DO3": [ 12582 ],
            "DO2": [ 12601 ],
            "DO1": [ 12619 ],
            "DO0": [ 12661 ],
            "DI35": [ 12997 ],
            "DI34": [ 12997 ],
            "DI33": [ 12997 ],
            "DI32": [ 12997 ],
            "DI31": [ 12997 ],
            "DI30": [ 12997 ],
            "DI29": [ 12997 ],
            "DI28": [ 12997 ],
            "DI27": [ 12997 ],
            "DI26": [ 12997 ],
            "DI25": [ 12997 ],
            "DI24": [ 12997 ],
            "DI23": [ 12997 ],
            "DI22": [ 12997 ],
            "DI21": [ 12997 ],
            "DI20": [ 12997 ],
            "DI19": [ 12997 ],
            "DI18": [ 12997 ],
            "DI17": [ 12997 ],
            "DI16": [ 12997 ],
            "DI15": [ 12997 ],
            "DI14": [ 12997 ],
            "DI13": [ 12997 ],
            "DI12": [ 12997 ],
            "DI11": [ 12997 ],
            "DI10": [ 12997 ],
            "DI9": [ 12997 ],
            "DI8": [ 12997 ],
            "DI7": [ 12997 ],
            "DI6": [ 12997 ],
            "DI5": [ 12997 ],
            "DI4": [ 12997 ],
            "DI3": [ 12997 ],
            "DI2": [ 12997 ],
            "DI1": [ 12997 ],
            "DI0": [ 12997 ],
            "AD13": [ 12814 ],
            "CLK": [ 7328 ],
            "CE": [ 12996 ],
            "BLKSEL1": [ 12997 ],
            "BLKSEL0": [ 12997 ],
            "WRE": [ 12997 ],
            "AD12": [ 12796 ],
            "AD11": [ 12784 ],
            "AD10": [ 12787 ],
            "AD9": [ 12789 ],
            "AD8": [ 12791 ],
            "AD7": [ 12793 ],
            "AD6": [ 11859 ],
            "AD5": [ 11864 ],
            "AD4": [ 11869 ],
            "AD3": [ 12674 ],
            "AD2": [ 12997 ],
            "AD1": [ 12997 ],
            "AD0": [ 12997 ],
            "BLKSEL2": [ 12997 ]
          }
        },
        "te.chosenChar_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y11/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12797 ],
            "I0": [ 12796 ],
            "F": [ 12785 ]
          }
        },
        "te.chosenChar_LUT2_F_4": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y11/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12785 ],
            "I0": [ 7770 ],
            "F": [ 12793 ]
          }
        },
        "te.chosenChar_LUT2_F_3": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y10/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12785 ],
            "I0": [ 7755 ],
            "F": [ 12791 ]
          }
        },
        "te.chosenChar_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y10/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12785 ],
            "I0": [ 7676 ],
            "F": [ 12789 ]
          }
        },
        "te.chosenChar_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y11/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12785 ],
            "I0": [ 7625 ],
            "F": [ 12787 ]
          }
        },
        "te.chosenChar_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y11/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12785 ],
            "I0": [ 7620 ],
            "F": [ 12784 ]
          }
        },
        "scr.state_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12148 ],
            "I0": [ 12146 ],
            "F": [ 12127 ]
          }
        },
        "scr.state_DFF_Q_D_LUT4_F_I3_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12177 ],
            "I2": [ 12175 ],
            "I1": [ 12173 ],
            "I0": [ 12197 ],
            "F": [ 12777 ]
          }
        },
        "scr.state_DFF_Q_D_LUT4_F_I3_LUT2_F_I1_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100101101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y8/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12177 ],
            "I2": [ 12175 ],
            "I1": [ 12173 ],
            "I0": [ 12197 ],
            "F": [ 12665 ]
          }
        },
        "scr.state_DFF_Q_D_LUT4_F_I3_LUT2_F_I1_LUT2_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y8/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12177 ],
            "I1": [ 12175 ],
            "I0": [ 12173 ],
            "F": [ 12664 ]
          }
        },
        "scr.state_DFF_Q_D_LUT4_F_I3_LUT2_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12777 ],
            "I0": [ 12169 ],
            "F": [ 12189 ]
          }
        },
        "scr.state_DFF_Q_D_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12777 ],
            "I0": [ 12169 ],
            "F": [ 12773 ]
          }
        },
        "scr.state_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110100010101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y10/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12773 ],
            "I2": [ 12148 ],
            "I1": [ 12123 ],
            "I0": [ 12146 ],
            "F": [ 12763 ]
          }
        },
        "scr.state_DFF_Q_2_D_LUT3_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y10/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12254 ],
            "I2": [ 12151 ],
            "I1": [ 12142 ],
            "I0": [ 12144 ],
            "F": [ 12771 ]
          }
        },
        "scr.state_DFF_Q_2_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110111101101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y10/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12773 ],
            "I2": [ 12148 ],
            "I1": [ 12123 ],
            "I0": [ 12146 ],
            "F": [ 12770 ]
          }
        },
        "scr.state_DFF_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y10/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12771 ],
            "I1": [ 12770 ],
            "I0": [ 12148 ],
            "F": [ 12768 ]
          }
        },
        "scr.state_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y10/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12148 ],
            "D": [ 12768 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.state_DFF_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12123 ],
            "I1": [ 12146 ],
            "I0": [ 12148 ],
            "F": [ 12765 ]
          }
        },
        "scr.state_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12123 ],
            "D": [ 12765 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.state_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y10/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12146 ],
            "D": [ 12763 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.sdin_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12116 ],
            "I2": [ 12115 ],
            "I1": [ 12591 ],
            "I0": [ 12572 ],
            "F": [ 12753 ]
          }
        },
        "scr.sdin_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12630 ],
            "I2": [ 12116 ],
            "I1": [ 12609 ],
            "I0": [ 12115 ],
            "F": [ 12752 ]
          }
        },
        "scr.sdin_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y8/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12116 ],
            "I2": [ 12115 ],
            "I1": [ 12519 ],
            "I0": [ 12515 ],
            "F": [ 12757 ]
          }
        },
        "scr.sdin_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y8/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12116 ],
            "I2": [ 12115 ],
            "I1": [ 12557 ],
            "I0": [ 12537 ],
            "F": [ 12756 ]
          }
        },
        "scr.sdin_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y8/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12757 ],
            "I0": [ 12756 ],
            "F": [ 12754 ]
          }
        },
        "scr.sdin_DFF_Q_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12754 ],
            "I2": [ 12753 ],
            "I1": [ 12752 ],
            "I0": [ 12100 ],
            "F": [ 12750 ]
          }
        },
        "scr.sdin_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y13/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12142 ],
            "I1": [ 12750 ],
            "I0": [ 12090 ],
            "F": [ 12748 ]
          }
        },
        "scr.sdin_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y13/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12090 ],
            "D": [ 12748 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.sclk_DFFS_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12142 ],
            "I2": [ 12127 ],
            "I1": [ 12087 ],
            "I0": [ 12123 ],
            "F": [ 12745 ]
          }
        },
        "scr.sclk_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y14/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 12997 ],
            "Q": [ 12087 ],
            "D": [ 12745 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12411 ],
            "I2": [ 12359 ],
            "I1": [ 12355 ],
            "I0": [ 12351 ],
            "F": [ 12742 ]
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_I2_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000001110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12742 ],
            "I2": [ 12328 ],
            "I1": [ 12346 ],
            "I0": [ 12308 ],
            "F": [ 12738 ]
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_I2_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12304 ],
            "I1": [ 12295 ],
            "I0": [ 12287 ],
            "F": [ 12323 ]
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_I2_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12378 ],
            "I0": [ 12343 ],
            "F": [ 12328 ]
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110010001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12738 ],
            "I2": [ 12323 ],
            "I1": [ 12268 ],
            "I0": [ 12335 ],
            "F": [ 12712 ]
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_I1_LUT4_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y12/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12453 ],
            "I2": [ 12445 ],
            "I1": [ 12439 ],
            "I0": [ 12415 ],
            "F": [ 12734 ]
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_I1_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y12/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12212 ],
            "I2": [ 12463 ],
            "I1": [ 12462 ],
            "I0": [ 12460 ],
            "F": [ 12733 ]
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12734 ],
            "I2": [ 12733 ],
            "I1": [ 12280 ],
            "I0": [ 12273 ],
            "F": [ 12723 ]
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12250 ],
            "I0": [ 12219 ],
            "F": [ 12711 ]
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_1_I2_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12153 ],
            "I2": [ 12415 ],
            "I1": [ 12411 ],
            "I0": [ 12359 ],
            "F": [ 12729 ]
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_1_I2_LUT3_F_I2_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12729 ],
            "I2": [ 12311 ],
            "I1": [ 12304 ],
            "I0": [ 12295 ],
            "F": [ 12727 ]
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_1_I2_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12727 ],
            "I2": [ 12287 ],
            "I1": [ 12280 ],
            "I0": [ 12273 ],
            "F": [ 12725 ]
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_1_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12725 ],
            "I1": [ 12219 ],
            "I0": [ 12239 ],
            "F": [ 12714 ]
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_1_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12723 ],
            "I2": [ 12711 ],
            "I1": [ 12411 ],
            "I0": [ 12359 ],
            "F": [ 12157 ]
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12323 ],
            "I2": [ 12328 ],
            "I1": [ 12335 ],
            "I0": [ 12239 ],
            "F": [ 12154 ]
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12355 ],
            "I2": [ 12351 ],
            "I1": [ 12346 ],
            "I0": [ 12308 ],
            "F": [ 12153 ]
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_1_I1_LUT3_F_I1_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y11/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12468 ],
            "I1": [ 12393 ],
            "I0": [ 12215 ],
            "F": [ 12718 ]
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_1_I1_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12718 ],
            "I1": [ 12491 ],
            "I0": [ 12486 ],
            "F": [ 12230 ]
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_1_I1_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y11/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12499 ],
            "I0": [ 12495 ],
            "F": [ 12245 ]
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_1_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12230 ],
            "I1": [ 12245 ],
            "I0": [ 12234 ],
            "F": [ 12156 ]
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12714 ],
            "I1": [ 12156 ],
            "I0": [ 12250 ],
            "F": [ 12708 ]
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12712 ],
            "I1": [ 12711 ],
            "I0": [ 12239 ],
            "F": [ 12707 ]
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111110101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12254 ],
            "I2": [ 12708 ],
            "I1": [ 12707 ],
            "I0": [ 12083 ],
            "F": [ 12705 ]
          }
        },
        "scr.reset_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 12997 ],
            "Q": [ 12083 ],
            "D": [ 12705 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.pixelCounter_DFF_Q_D_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11856 ],
            "I0": [ 11470 ],
            "F": [ 12678 ]
          }
        },
        "scr.pixelCounter_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y13/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12678 ],
            "I2": [ 12674 ],
            "I1": [ 7838 ],
            "I0": [ 7815 ],
            "F": [ 12669 ]
          }
        },
        "scr.pixelCounter_DFF_Q_8_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11874 ],
            "I0": [ 11869 ],
            "F": [ 12700 ]
          }
        },
        "scr.pixelCounter_DFF_Q_8": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11869 ],
            "D": [ 12700 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.pixelCounter_DFF_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11874 ],
            "I1": [ 11869 ],
            "I0": [ 11864 ],
            "F": [ 12697 ]
          }
        },
        "scr.pixelCounter_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11864 ],
            "D": [ 12697 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.pixelCounter_DFF_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11874 ],
            "I2": [ 11869 ],
            "I1": [ 11864 ],
            "I0": [ 11859 ],
            "F": [ 12694 ]
          }
        },
        "scr.pixelCounter_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11859 ],
            "D": [ 12694 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.pixelCounter_DFF_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12685 ],
            "I0": [ 7645 ],
            "F": [ 12691 ]
          }
        },
        "scr.pixelCounter_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7645 ],
            "D": [ 12691 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.pixelCounter_DFF_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12685 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 12688 ]
          }
        },
        "scr.pixelCounter_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7740 ],
            "D": [ 12688 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.pixelCounter_DFF_Q_3_D_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y14/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11856 ],
            "I0": [ 7661 ],
            "F": [ 12685 ]
          }
        },
        "scr.pixelCounter_DFF_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12685 ],
            "I2": [ 7645 ],
            "I1": [ 7740 ],
            "I0": [ 7690 ],
            "F": [ 12683 ]
          }
        },
        "scr.pixelCounter_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y14/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7690 ],
            "D": [ 12683 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.pixelCounter_DFF_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y13/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12678 ],
            "I0": [ 12674 ],
            "F": [ 12680 ]
          }
        },
        "scr.pixelCounter_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y13/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12674 ],
            "D": [ 12680 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.pixelCounter_DFF_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12678 ],
            "I1": [ 12674 ],
            "I0": [ 7838 ],
            "F": [ 12671 ]
          }
        },
        "scr.pixelCounter_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y13/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7838 ],
            "D": [ 12671 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.pixelCounter_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y13/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7815 ],
            "D": [ 12669 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.dc_DFFS_Q_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y12/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12148 ],
            "I1": [ 12123 ],
            "I0": [ 12146 ],
            "F": [ 11874 ]
          }
        },
        "scr.dc_DFFS_Q_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12148 ],
            "I1": [ 12123 ],
            "I0": [ 12146 ],
            "F": [ 12179 ]
          }
        },
        "scr.dc_DFFS_Q_D_LUT3_F_I1_LUT2_I0_F_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y8/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12189 ],
            "I2": [ 12665 ],
            "I1": [ 11874 ],
            "I0": [ 12664 ],
            "F": [ 12662 ]
          }
        },
        "scr.dc_DFFS_Q_D_LUT3_F_I1_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y8/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12662 ],
            "I1": [ 11874 ],
            "I0": [ 12661 ],
            "F": [ 12632 ]
          }
        },
        "scr.dc_DFFS_Q_D_LUT3_F_I1_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y10/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11874 ],
            "I0": [ 12179 ],
            "F": [ 12105 ]
          }
        },
        "scr.dc_DFFS_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11874 ],
            "I1": [ 12179 ],
            "I0": [ 12080 ],
            "F": [ 12651 ]
          }
        },
        "scr.dc_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 12997 ],
            "Q": [ 12080 ],
            "D": [ 12651 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.dataToSend_DFF_Q_D_LUT2_F_I0_LUT4_F_1_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y8/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12189 ],
            "I2": [ 12177 ],
            "I1": [ 12175 ],
            "I0": [ 12173 ],
            "F": [ 12646 ]
          }
        },
        "scr.dataToSend_DFF_Q_D_LUT2_F_I0_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y8/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12189 ],
            "I2": [ 12177 ],
            "I1": [ 12175 ],
            "I0": [ 12173 ],
            "F": [ 12645 ]
          }
        },
        "scr.dataToSend_DFF_Q_D_LUT2_F_I0_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011110110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y8/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12177 ],
            "I2": [ 12175 ],
            "I1": [ 12173 ],
            "I0": [ 12197 ],
            "F": [ 12644 ]
          }
        },
        "scr.dataToSend_DFF_Q_D_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y8/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12646 ],
            "I2": [ 12645 ],
            "I1": [ 12644 ],
            "I0": [ 12179 ],
            "F": [ 12635 ]
          }
        },
        "scr.dataToSend_DFF_Q_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y8/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12105 ],
            "I2": [ 11874 ],
            "I1": [ 12515 ],
            "I0": [ 12642 ],
            "F": [ 12634 ]
          }
        },
        "scr.dataToSend_DFF_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y8/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12635 ],
            "I0": [ 12634 ],
            "F": [ 12514 ]
          }
        },
        "scr.dataToSend_DFF_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12632 ],
            "I1": [ 12105 ],
            "I0": [ 12630 ],
            "F": [ 12628 ]
          }
        },
        "scr.dataToSend_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12630 ],
            "D": [ 12628 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.dataToSend_DFF_Q_6_D_LUT4_F_I1_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110011011001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12177 ],
            "I2": [ 12175 ],
            "I1": [ 12173 ],
            "I0": [ 12197 ],
            "F": [ 12603 ]
          }
        },
        "scr.dataToSend_DFF_Q_6_D_LUT4_F_I1_LUT3_F_I2_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12189 ],
            "I2": [ 12177 ],
            "I1": [ 12175 ],
            "I0": [ 12173 ],
            "F": [ 12624 ]
          }
        },
        "scr.dataToSend_DFF_Q_6_D_LUT4_F_I1_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12624 ],
            "I0": [ 11874 ],
            "F": [ 12605 ]
          }
        },
        "scr.dataToSend_DFF_Q_6_D_LUT4_F_I1_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011011010110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12177 ],
            "I2": [ 12175 ],
            "I1": [ 12173 ],
            "I0": [ 12197 ],
            "F": [ 12621 ]
          }
        },
        "scr.dataToSend_DFF_Q_6_D_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12605 ],
            "I1": [ 12189 ],
            "I0": [ 12621 ],
            "F": [ 12612 ]
          }
        },
        "scr.dataToSend_DFF_Q_6_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11874 ],
            "I0": [ 12619 ],
            "F": [ 12611 ]
          }
        },
        "scr.dataToSend_DFF_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000010100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12612 ],
            "I2": [ 12105 ],
            "I1": [ 12611 ],
            "I0": [ 12609 ],
            "F": [ 12607 ]
          }
        },
        "scr.dataToSend_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12609 ],
            "D": [ 12607 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.dataToSend_DFF_Q_5_D_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12605 ],
            "I2": [ 12105 ],
            "I1": [ 12189 ],
            "I0": [ 12603 ],
            "F": [ 12594 ]
          }
        },
        "scr.dataToSend_DFF_Q_5_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110010101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12105 ],
            "I2": [ 11874 ],
            "I1": [ 12591 ],
            "I0": [ 12601 ],
            "F": [ 12593 ]
          }
        },
        "scr.dataToSend_DFF_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12594 ],
            "I0": [ 12593 ],
            "F": [ 12590 ]
          }
        },
        "scr.dataToSend_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12591 ],
            "D": [ 12590 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.dataToSend_DFF_Q_4_D_LUT3_F_I2_LUT3_F_I2_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011000111001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12177 ],
            "I2": [ 12175 ],
            "I1": [ 12173 ],
            "I0": [ 12197 ],
            "F": [ 12586 ]
          }
        },
        "scr.dataToSend_DFF_Q_4_D_LUT3_F_I2_LUT3_F_I2_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12177 ],
            "I1": [ 12175 ],
            "I0": [ 12173 ],
            "F": [ 12585 ]
          }
        },
        "scr.dataToSend_DFF_Q_4_D_LUT3_F_I2_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12189 ],
            "I2": [ 12586 ],
            "I1": [ 11874 ],
            "I0": [ 12585 ],
            "F": [ 12583 ]
          }
        },
        "scr.dataToSend_DFF_Q_4_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12583 ],
            "I1": [ 11874 ],
            "I0": [ 12582 ],
            "F": [ 12574 ]
          }
        },
        "scr.dataToSend_DFF_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12574 ],
            "I1": [ 12105 ],
            "I0": [ 12572 ],
            "F": [ 12570 ]
          }
        },
        "scr.dataToSend_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12572 ],
            "D": [ 12570 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.dataToSend_DFF_Q_3_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12203 ],
            "I2": [ 12199 ],
            "I1": [ 12201 ],
            "I0": [ 12169 ],
            "F": [ 12560 ]
          }
        },
        "scr.dataToSend_DFF_Q_3_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y8/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11874 ],
            "I0": [ 12567 ],
            "F": [ 12559 ]
          }
        },
        "scr.dataToSend_DFF_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111110101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y8/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12560 ],
            "I2": [ 12105 ],
            "I1": [ 12559 ],
            "I0": [ 12557 ],
            "F": [ 12555 ]
          }
        },
        "scr.dataToSend_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y8/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12557 ],
            "D": [ 12555 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.dataToSend_DFF_Q_2_D_LUT3_F_I2_LUT4_F_I3_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110110010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y8/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12177 ],
            "I2": [ 12175 ],
            "I1": [ 12173 ],
            "I0": [ 12197 ],
            "F": [ 12551 ]
          }
        },
        "scr.dataToSend_DFF_Q_2_D_LUT3_F_I2_LUT4_F_I3_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y8/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12177 ],
            "I1": [ 12175 ],
            "I0": [ 12173 ],
            "F": [ 12550 ]
          }
        },
        "scr.dataToSend_DFF_Q_2_D_LUT3_F_I2_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y8/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12189 ],
            "I1": [ 12551 ],
            "I0": [ 12550 ],
            "F": [ 12548 ]
          }
        },
        "scr.dataToSend_DFF_Q_2_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y8/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12548 ],
            "I2": [ 12105 ],
            "I1": [ 11874 ],
            "I0": [ 12547 ],
            "F": [ 12539 ]
          }
        },
        "scr.dataToSend_DFF_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12539 ],
            "I1": [ 12105 ],
            "I0": [ 12537 ],
            "F": [ 12535 ]
          }
        },
        "scr.dataToSend_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12537 ],
            "D": [ 12535 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.dataToSend_DFF_Q_1_D_LUT4_F_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y8/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12177 ],
            "I2": [ 12175 ],
            "I1": [ 12173 ],
            "I0": [ 12197 ],
            "F": [ 12531 ]
          }
        },
        "scr.dataToSend_DFF_Q_1_D_LUT4_F_I1_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y8/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12177 ],
            "I0": [ 12175 ],
            "F": [ 12208 ]
          }
        },
        "scr.dataToSend_DFF_Q_1_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001000110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y8/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12189 ],
            "I2": [ 12531 ],
            "I1": [ 11874 ],
            "I0": [ 12208 ],
            "F": [ 12522 ]
          }
        },
        "scr.dataToSend_DFF_Q_1_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y10/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11874 ],
            "I0": [ 12529 ],
            "F": [ 12521 ]
          }
        },
        "scr.dataToSend_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111110101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y10/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12522 ],
            "I2": [ 12105 ],
            "I1": [ 12521 ],
            "I0": [ 12519 ],
            "F": [ 12517 ]
          }
        },
        "scr.dataToSend_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y10/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12519 ],
            "D": [ 12517 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.dataToSend_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y8/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12515 ],
            "D": [ 12514 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.cs_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011100010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12148 ],
            "I2": [ 12123 ],
            "I1": [ 12146 ],
            "I0": [ 12077 ],
            "F": [ 12511 ]
          }
        },
        "scr.cs_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12077 ],
            "D": [ 12511 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011111110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y11/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12254 ],
            "I2": [ 12142 ],
            "I1": [ 12127 ],
            "I0": [ 12212 ],
            "F": [ 12211 ]
          }
        },
        "scr.counter_DFF_Q_9_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111101000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12254 ],
            "I2": [ 12318 ],
            "I1": [ 12127 ],
            "I0": [ 12239 ],
            "F": [ 12507 ]
          }
        },
        "scr.counter_DFF_Q_9": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12239 ],
            "D": [ 12507 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_8_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12254 ],
            "I2": [ 12318 ],
            "I1": [ 12239 ],
            "I0": [ 12234 ],
            "F": [ 12504 ]
          }
        },
        "scr.counter_DFF_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y11/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12504 ],
            "I1": [ 12127 ],
            "I0": [ 12234 ],
            "F": [ 12502 ]
          }
        },
        "scr.counter_DFF_Q_8": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y11/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12234 ],
            "D": [ 12502 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_7_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y11/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12127 ],
            "I0": [ 12499 ],
            "F": [ 12498 ]
          }
        },
        "scr.counter_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y11/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12499 ],
            "D": [ 12498 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y11/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12127 ],
            "I0": [ 12495 ],
            "F": [ 12494 ]
          }
        },
        "scr.counter_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y11/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12495 ],
            "D": [ 12494 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12127 ],
            "I0": [ 12491 ],
            "F": [ 12489 ]
          }
        },
        "scr.counter_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12491 ],
            "D": [ 12489 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_4_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12127 ],
            "I0": [ 12486 ],
            "F": [ 12484 ]
          }
        },
        "scr.counter_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12486 ],
            "D": [ 12484 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y11/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12127 ],
            "I0": [ 12468 ],
            "F": [ 12467 ]
          }
        },
        "scr.counter_DFF_Q_32_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y11/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12254 ],
            "I2": [ 12127 ],
            "I1": [ 12212 ],
            "I0": [ 12463 ],
            "F": [ 12480 ]
          }
        },
        "scr.counter_DFF_Q_32": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y11/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12463 ],
            "D": [ 12480 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_31_D_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y12/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12212 ],
            "I1": [ 12463 ],
            "I0": [ 12462 ],
            "F": [ 12477 ]
          }
        },
        "scr.counter_DFF_Q_31_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010100001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y12/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12254 ],
            "I2": [ 12127 ],
            "I1": [ 12462 ],
            "I0": [ 12477 ],
            "F": [ 12475 ]
          }
        },
        "scr.counter_DFF_Q_31": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y12/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12462 ],
            "D": [ 12475 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_30_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y12/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12212 ],
            "I1": [ 12463 ],
            "I0": [ 12462 ],
            "F": [ 12472 ]
          }
        },
        "scr.counter_DFF_Q_30_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111101000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y12/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12254 ],
            "I2": [ 12472 ],
            "I1": [ 12127 ],
            "I0": [ 12460 ],
            "F": [ 12470 ]
          }
        },
        "scr.counter_DFF_Q_30": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y12/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12460 ],
            "D": [ 12470 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y11/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12468 ],
            "D": [ 12467 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y11/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12127 ],
            "I0": [ 12393 ],
            "F": [ 12391 ]
          }
        },
        "scr.counter_DFF_Q_29_D_LUT4_F_I2_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y12/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12454 ],
            "I2": [ 12453 ],
            "I1": [ 12445 ],
            "I0": [ 12439 ],
            "F": [ 12416 ]
          }
        },
        "scr.counter_DFF_Q_29_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y12/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12212 ],
            "I2": [ 12463 ],
            "I1": [ 12462 ],
            "I0": [ 12460 ],
            "F": [ 12454 ]
          }
        },
        "scr.counter_DFF_Q_29_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111101000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y12/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12254 ],
            "I2": [ 12454 ],
            "I1": [ 12127 ],
            "I0": [ 12453 ],
            "F": [ 12456 ]
          }
        },
        "scr.counter_DFF_Q_29": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y12/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12453 ],
            "D": [ 12456 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_28_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y12/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12454 ],
            "I0": [ 12453 ],
            "F": [ 12447 ]
          }
        },
        "scr.counter_DFF_Q_28_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111101000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y11/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12254 ],
            "I2": [ 12447 ],
            "I1": [ 12127 ],
            "I0": [ 12445 ],
            "F": [ 12449 ]
          }
        },
        "scr.counter_DFF_Q_28": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y11/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12445 ],
            "D": [ 12449 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_27_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y11/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12447 ],
            "I0": [ 12445 ],
            "F": [ 12442 ]
          }
        },
        "scr.counter_DFF_Q_27_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111101000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y11/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12254 ],
            "I2": [ 12442 ],
            "I1": [ 12127 ],
            "I0": [ 12439 ],
            "F": [ 12437 ]
          }
        },
        "scr.counter_DFF_Q_27": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y11/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12439 ],
            "D": [ 12437 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_26_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111101000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12254 ],
            "I2": [ 12416 ],
            "I1": [ 12127 ],
            "I0": [ 12415 ],
            "F": [ 12434 ]
          }
        },
        "scr.counter_DFF_Q_26": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12415 ],
            "D": [ 12434 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_25_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12416 ],
            "I0": [ 12415 ],
            "F": [ 12428 ]
          }
        },
        "scr.counter_DFF_Q_25_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111101000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12254 ],
            "I2": [ 12428 ],
            "I1": [ 12127 ],
            "I0": [ 12411 ],
            "F": [ 12430 ]
          }
        },
        "scr.counter_DFF_Q_25": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12411 ],
            "D": [ 12430 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_24_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12428 ],
            "I0": [ 12411 ],
            "F": [ 12426 ]
          }
        },
        "scr.counter_DFF_Q_24_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111101000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12254 ],
            "I2": [ 12426 ],
            "I1": [ 12127 ],
            "I0": [ 12359 ],
            "F": [ 12424 ]
          }
        },
        "scr.counter_DFF_Q_24": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12359 ],
            "D": [ 12424 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_23_D_LUT4_F_I2_LUT4_I3_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12378 ],
            "I1": [ 12343 ],
            "I0": [ 12335 ],
            "F": [ 12311 ]
          }
        },
        "scr.counter_DFF_Q_23_D_LUT4_F_I2_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12402 ],
            "I2": [ 12355 ],
            "I1": [ 12351 ],
            "I0": [ 12346 ],
            "F": [ 12312 ]
          }
        },
        "scr.counter_DFF_Q_23_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12416 ],
            "I2": [ 12415 ],
            "I1": [ 12411 ],
            "I0": [ 12359 ],
            "F": [ 12402 ]
          }
        },
        "scr.counter_DFF_Q_23_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111101000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12254 ],
            "I2": [ 12402 ],
            "I1": [ 12127 ],
            "I0": [ 12355 ],
            "F": [ 12418 ]
          }
        },
        "scr.counter_DFF_Q_23": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12355 ],
            "D": [ 12418 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_22_D_LUT4_F_I2_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12416 ],
            "I2": [ 12415 ],
            "I1": [ 12411 ],
            "I0": [ 12359 ],
            "F": [ 12408 ]
          }
        },
        "scr.counter_DFF_Q_22_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12408 ],
            "I0": [ 12355 ],
            "F": [ 12406 ]
          }
        },
        "scr.counter_DFF_Q_22_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111101000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12254 ],
            "I2": [ 12406 ],
            "I1": [ 12127 ],
            "I0": [ 12351 ],
            "F": [ 12404 ]
          }
        },
        "scr.counter_DFF_Q_22": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12351 ],
            "D": [ 12404 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_21_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12402 ],
            "I1": [ 12355 ],
            "I0": [ 12351 ],
            "F": [ 12400 ]
          }
        },
        "scr.counter_DFF_Q_21_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111101000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12254 ],
            "I2": [ 12400 ],
            "I1": [ 12127 ],
            "I0": [ 12346 ],
            "F": [ 12398 ]
          }
        },
        "scr.counter_DFF_Q_21": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12346 ],
            "D": [ 12398 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_20_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111101000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12254 ],
            "I2": [ 12312 ],
            "I1": [ 12127 ],
            "I0": [ 12308 ],
            "F": [ 12395 ]
          }
        },
        "scr.counter_DFF_Q_20": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12308 ],
            "D": [ 12395 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y11/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12393 ],
            "D": [ 12391 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y11/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12127 ],
            "I0": [ 12215 ],
            "F": [ 12214 ]
          }
        },
        "scr.counter_DFF_Q_19_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12312 ],
            "I0": [ 12308 ],
            "F": [ 12384 ]
          }
        },
        "scr.counter_DFF_Q_19_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111101000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12254 ],
            "I2": [ 12384 ],
            "I1": [ 12127 ],
            "I0": [ 12378 ],
            "F": [ 12386 ]
          }
        },
        "scr.counter_DFF_Q_19": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12378 ],
            "D": [ 12386 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_18_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12254 ],
            "I2": [ 12384 ],
            "I1": [ 12378 ],
            "I0": [ 12343 ],
            "F": [ 12382 ]
          }
        },
        "scr.counter_DFF_Q_18_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12382 ],
            "I1": [ 12127 ],
            "I0": [ 12343 ],
            "F": [ 12380 ]
          }
        },
        "scr.counter_DFF_Q_18": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12343 ],
            "D": [ 12380 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_17_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12308 ],
            "I2": [ 12378 ],
            "I1": [ 12343 ],
            "I0": [ 12312 ],
            "F": [ 12370 ]
          }
        },
        "scr.counter_DFF_Q_17_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111101000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y15/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12254 ],
            "I2": [ 12370 ],
            "I1": [ 12127 ],
            "I0": [ 12335 ],
            "F": [ 12374 ]
          }
        },
        "scr.counter_DFF_Q_17": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y15/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12335 ],
            "D": [ 12374 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_16_D_LUT4_F_I2_LUT4_I3_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12280 ],
            "I0": [ 12273 ],
            "F": [ 12268 ]
          }
        },
        "scr.counter_DFF_Q_16_D_LUT4_F_I2_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y15/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12368 ],
            "I2": [ 12304 ],
            "I1": [ 12295 ],
            "I0": [ 12287 ],
            "F": [ 12269 ]
          }
        },
        "scr.counter_DFF_Q_16_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y15/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12370 ],
            "I0": [ 12335 ],
            "F": [ 12368 ]
          }
        },
        "scr.counter_DFF_Q_16_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111101000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y15/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12254 ],
            "I2": [ 12368 ],
            "I1": [ 12127 ],
            "I0": [ 12304 ],
            "F": [ 12366 ]
          }
        },
        "scr.counter_DFF_Q_16": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y15/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12304 ],
            "D": [ 12366 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_I3_F_LUT3_I1_2_F_LUT4_F_I1_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12308 ],
            "I0": [ 12343 ],
            "F": [ 12363 ]
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_I3_F_LUT3_I1_2_F_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12363 ],
            "I2": [ 12359 ],
            "I1": [ 12355 ],
            "I0": [ 12351 ],
            "F": [ 12332 ]
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_I3_F_LUT3_I1_2_F_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12346 ],
            "I1": [ 12308 ],
            "I0": [ 12343 ],
            "F": [ 12330 ]
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_I3_F_LUT3_I1_2_F_LUT4_F_I1_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12295 ],
            "I2": [ 12287 ],
            "I1": [ 12280 ],
            "I0": [ 12219 ],
            "F": [ 12339 ]
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_I3_F_LUT3_I1_2_F_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12339 ],
            "I0": [ 12335 ],
            "F": [ 12331 ]
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_I3_F_LUT3_I1_2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12332 ],
            "I2": [ 12331 ],
            "I1": [ 12330 ],
            "I0": [ 12328 ],
            "F": [ 12325 ]
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_I3_F_LUT3_I1_2_F_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12325 ],
            "I1": [ 12321 ],
            "I0": [ 12219 ],
            "F": [ 12246 ]
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_I3_F_LUT3_I1_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12323 ],
            "I1": [ 12315 ],
            "I0": [ 12280 ],
            "F": [ 12321 ]
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_I3_F_LUT3_I1_1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y12/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12226 ],
            "I1": [ 12127 ],
            "I0": [ 12123 ],
            "F": [ 12254 ]
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_I3_F_LUT3_I1_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12276 ],
            "I1": [ 12315 ],
            "I0": [ 12219 ],
            "F": [ 12318 ]
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_I3_F_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12276 ],
            "I1": [ 12315 ],
            "I0": [ 12219 ],
            "F": [ 12227 ]
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_I3_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12273 ],
            "I0": [ 12250 ],
            "F": [ 12315 ]
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12298 ],
            "I2": [ 12295 ],
            "I1": [ 12287 ],
            "I0": [ 12280 ],
            "F": [ 12276 ]
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12312 ],
            "I2": [ 12311 ],
            "I1": [ 12308 ],
            "I0": [ 12304 ],
            "F": [ 12298 ]
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111101000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y15/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12254 ],
            "I2": [ 12298 ],
            "I1": [ 12127 ],
            "I0": [ 12295 ],
            "F": [ 12300 ]
          }
        },
        "scr.counter_DFF_Q_15": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y15/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12295 ],
            "D": [ 12300 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_14_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12298 ],
            "I0": [ 12295 ],
            "F": [ 12292 ]
          }
        },
        "scr.counter_DFF_Q_14_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111101000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12254 ],
            "I2": [ 12292 ],
            "I1": [ 12127 ],
            "I0": [ 12287 ],
            "F": [ 12285 ]
          }
        },
        "scr.counter_DFF_Q_14": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12287 ],
            "D": [ 12285 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_13_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111101000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y14/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12254 ],
            "I2": [ 12269 ],
            "I1": [ 12127 ],
            "I0": [ 12280 ],
            "F": [ 12278 ]
          }
        },
        "scr.counter_DFF_Q_13": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y14/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12280 ],
            "D": [ 12278 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_12_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111101000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12254 ],
            "I2": [ 12276 ],
            "I1": [ 12127 ],
            "I0": [ 12273 ],
            "F": [ 12271 ]
          }
        },
        "scr.counter_DFF_Q_12": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12273 ],
            "D": [ 12271 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_11_D_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12269 ],
            "I0": [ 12268 ],
            "F": [ 12265 ]
          }
        },
        "scr.counter_DFF_Q_11_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111001010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12265 ],
            "I2": [ 12254 ],
            "I1": [ 12127 ],
            "I0": [ 12250 ],
            "F": [ 12248 ]
          }
        },
        "scr.counter_DFF_Q_11": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12250 ],
            "D": [ 12248 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_10_D_LUT4_F_I3_LUT2_F_I0_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000001110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12246 ],
            "I2": [ 12245 ],
            "I1": [ 12239 ],
            "I0": [ 12234 ],
            "F": [ 12231 ]
          }
        },
        "scr.counter_DFF_Q_10_D_LUT4_F_I3_LUT2_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12231 ],
            "I0": [ 12230 ],
            "F": [ 12226 ]
          }
        },
        "scr.counter_DFF_Q_10_D_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y12/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12227 ],
            "I0": [ 12226 ],
            "F": [ 12224 ]
          }
        },
        "scr.counter_DFF_Q_10_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011101000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y11/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12224 ],
            "I2": [ 12127 ],
            "I1": [ 12123 ],
            "I0": [ 12219 ],
            "F": [ 12217 ]
          }
        },
        "scr.counter_DFF_Q_10": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y11/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12219 ],
            "D": [ 12217 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y11/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12215 ],
            "D": [ 12214 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.counter_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y11/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12212 ],
            "D": [ 12211 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.commandIndex_DFF_Q_D_LUT3_F_I2_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12177 ],
            "I2": [ 12175 ],
            "I1": [ 12173 ],
            "I0": [ 12197 ],
            "F": [ 12204 ]
          }
        },
        "scr.commandIndex_DFF_Q_D_LUT3_F_I2_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y8/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12208 ],
            "I0": [ 12173 ],
            "F": [ 12205 ]
          }
        },
        "scr.commandIndex_DFF_Q_D_LUT3_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12177 ],
            "I2": [ 12175 ],
            "I1": [ 12173 ],
            "I0": [ 12197 ],
            "F": [ 12199 ]
          }
        },
        "scr.commandIndex_DFF_Q_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000001010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12189 ],
            "I2": [ 12205 ],
            "I1": [ 12204 ],
            "I0": [ 11874 ],
            "F": [ 12203 ]
          }
        },
        "scr.commandIndex_DFF_Q_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12177 ],
            "I1": [ 12175 ],
            "I0": [ 12173 ],
            "F": [ 12201 ]
          }
        },
        "scr.commandIndex_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12199 ],
            "I1": [ 12179 ],
            "I0": [ 12197 ],
            "F": [ 12196 ]
          }
        },
        "scr.commandIndex_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12197 ],
            "D": [ 12196 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.commandIndex_DFFS_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12189 ],
            "I1": [ 12179 ],
            "I0": [ 12169 ],
            "F": [ 12167 ]
          }
        },
        "scr.commandIndex_DFFS_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y10/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12179 ],
            "I0": [ 12177 ],
            "F": [ 12185 ]
          }
        },
        "scr.commandIndex_DFFS_Q_3": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y10/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 12997 ],
            "Q": [ 12177 ],
            "D": [ 12185 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.commandIndex_DFFS_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10011010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y10/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12179 ],
            "I1": [ 12177 ],
            "I0": [ 12175 ],
            "F": [ 12182 ]
          }
        },
        "scr.commandIndex_DFFS_Q_2": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y10/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 12997 ],
            "Q": [ 12175 ],
            "D": [ 12182 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.commandIndex_DFFS_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100110101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12179 ],
            "I2": [ 12177 ],
            "I1": [ 12175 ],
            "I0": [ 12173 ],
            "F": [ 12172 ]
          }
        },
        "scr.commandIndex_DFFS_Q_1": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 12997 ],
            "Q": [ 12173 ],
            "D": [ 12172 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.commandIndex_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 12997 ],
            "Q": [ 12169 ],
            "D": [ 12167 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.bitNumber_DFF_Q_D_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y10/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12151 ],
            "I0": [ 12105 ],
            "F": [ 12113 ]
          }
        },
        "scr.bitNumber_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y10/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12113 ],
            "I2": [ 12105 ],
            "I1": [ 12119 ],
            "I0": [ 12095 ],
            "F": [ 12093 ]
          }
        },
        "scr.bitNumber_DFF_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y10/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12113 ],
            "I1": [ 12105 ],
            "I0": [ 12116 ],
            "F": [ 12162 ]
          }
        },
        "scr.bitNumber_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y10/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12116 ],
            "D": [ 12162 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.bitNumber_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001111110101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y10/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12151 ],
            "I2": [ 12105 ],
            "I1": [ 12116 ],
            "I0": [ 12115 ],
            "F": [ 12159 ]
          }
        },
        "scr.bitNumber_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y10/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12115 ],
            "D": [ 12159 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12157 ],
            "I2": [ 12156 ],
            "I1": [ 12154 ],
            "I0": [ 12153 ],
            "F": [ 12139 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT3_F_I2_LUT3_I2_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y10/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12121 ],
            "I1": [ 12119 ],
            "I0": [ 12095 ],
            "F": [ 12151 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT3_F_I2_LUT3_I2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y10/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12148 ],
            "I1": [ 12123 ],
            "I0": [ 12146 ],
            "F": [ 12144 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT3_F_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y13/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12139 ],
            "I1": [ 12127 ],
            "I0": [ 12123 ],
            "F": [ 12142 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y11/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12139 ],
            "I1": [ 12127 ],
            "I0": [ 12123 ],
            "F": [ 12121 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y10/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12103 ],
            "I0": [ 12100 ],
            "F": [ 12119 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y10/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12116 ],
            "I0": [ 12115 ],
            "F": [ 12103 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101001101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y10/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12113 ],
            "I2": [ 12105 ],
            "I1": [ 12103 ],
            "I0": [ 12100 ],
            "F": [ 12098 ]
          }
        },
        "scr.bitNumber_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y10/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12100 ],
            "D": [ 12098 ],
            "CLK": [ 7328 ]
          }
        },
        "scr.bitNumber_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y10/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12095 ],
            "D": [ 12093 ],
            "CLK": [ 7328 ]
          }
        },
        "ioSdin_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y28/IOBB",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:10.12-10.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7324 ],
            "I": [ 12090 ]
          }
        },
        "ioSclk_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y28/IOBA",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:9.12-9.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 12997 ],
            "BOTTOM_IO_PORT_A": [ 12997 ],
            "O": [ 7323 ],
            "I": [ 12087 ]
          }
        },
        "ioReset_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y28/IOBA",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:13.12-13.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 12997 ],
            "BOTTOM_IO_PORT_A": [ 12997 ],
            "O": [ 7322 ],
            "I": [ 12083 ]
          }
        },
        "ioDc_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X32Y28/IOBA",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:12.12-12.16",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 12997 ],
            "BOTTOM_IO_PORT_A": [ 12997 ],
            "O": [ 7321 ],
            "I": [ 12080 ]
          }
        },
        "ioCs_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X28Y28/IOBB",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:11.12-11.16",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7320 ],
            "I": [ 12077 ]
          }
        },
        "flashMosi_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y10/IOBB",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:16.12-16.21",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7319 ],
            "I": [ 11756 ]
          }
        },
        "flashCs_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y11/IOBA",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:17.12-17.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7317 ],
            "I": [ 11749 ]
          }
        },
        "flashClk_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y11/IOBB",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:14.12-14.20",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7316 ],
            "I": [ 11730 ]
          }
        },
        "externalFlash.state_DFF_Q_D_LUT3_F_I2_LUT4_F_I1_LUT4_I3_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y4/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9137 ],
            "I2": [ 10500 ],
            "I1": [ 9113 ],
            "I0": [ 9107 ],
            "F": [ 9123 ]
          }
        },
        "externalFlash.state_DFF_Q_D_LUT3_F_I2_LUT4_F_I1_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y5/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9137 ],
            "I2": [ 10500 ],
            "I1": [ 9113 ],
            "I0": [ 9107 ],
            "F": [ 10419 ]
          }
        },
        "externalFlash.state_DFF_Q_D_LUT3_F_I2_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y4/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8986 ],
            "I0": [ 8763 ],
            "F": [ 9137 ]
          }
        },
        "externalFlash.state_DFF_Q_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y5/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9103 ],
            "I2": [ 7561 ],
            "I1": [ 9137 ],
            "I0": [ 9147 ],
            "F": [ 12059 ]
          }
        },
        "externalFlash.state_DFF_Q_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y5/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8763 ],
            "I1": [ 7590 ],
            "I0": [ 12043 ],
            "F": [ 12066 ]
          }
        },
        "externalFlash.state_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y5/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12059 ],
            "I1": [ 12066 ],
            "I0": [ 7495 ],
            "F": [ 12053 ]
          }
        },
        "externalFlash.state_DFF_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y5/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12059 ],
            "I1": [ 12051 ],
            "I0": [ 7503 ],
            "F": [ 12063 ]
          }
        },
        "externalFlash.state_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y5/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7503 ],
            "D": [ 12063 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.state_DFF_Q_1_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y5/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7590 ],
            "I1": [ 7516 ],
            "I0": [ 12047 ],
            "F": [ 12057 ]
          }
        },
        "externalFlash.state_DFF_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y5/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12059 ],
            "I1": [ 12057 ],
            "I0": [ 7499 ],
            "F": [ 12055 ]
          }
        },
        "externalFlash.state_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y5/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7499 ],
            "D": [ 12055 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.state_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y5/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7495 ],
            "D": [ 12053 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.returnState_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101111100010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y5/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7503 ],
            "I2": [ 7499 ],
            "I1": [ 12047 ],
            "I0": [ 7495 ],
            "F": [ 12051 ]
          }
        },
        "externalFlash.returnState_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y5/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7516 ],
            "I1": [ 7499 ],
            "I0": [ 12043 ],
            "F": [ 12042 ]
          }
        },
        "externalFlash.returnState_DFF_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y5/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7516 ],
            "I1": [ 7499 ],
            "I0": [ 12047 ],
            "F": [ 12045 ]
          }
        },
        "externalFlash.returnState_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y5/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12047 ],
            "D": [ 12045 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.returnState_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y5/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12043 ],
            "D": [ 12042 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y4/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11981 ],
            "I0": [ 11586 ],
            "F": [ 11971 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y4/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11980 ],
            "I0": [ 11586 ],
            "F": [ 11970 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y4/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11971 ],
            "I2": [ 11970 ],
            "I1": [ 11576 ],
            "I0": [ 7334 ],
            "F": [ 12036 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_D_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7488 ],
            "I0": [ 7485 ],
            "F": [ 11890 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y5/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12036 ],
            "I1": [ 11890 ],
            "I0": [ 11567 ],
            "F": [ 11883 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_9_D_LUT3_F_I2_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y2/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11926 ],
            "I2": [ 11682 ],
            "I1": [ 11670 ],
            "I0": [ 11659 ],
            "F": [ 11907 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_9_D_LUT3_F_I2_LUT4_F_I3_LUT3_I2_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y2/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12028 ],
            "I2": [ 11507 ],
            "I1": [ 11631 ],
            "I0": [ 7334 ],
            "F": [ 11995 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_9_D_LUT3_F_I2_LUT4_F_I3_LUT3_I2_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y2/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12028 ],
            "I2": [ 12031 ],
            "I1": [ 11507 ],
            "I0": [ 11631 ],
            "F": [ 11981 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_9_D_LUT3_F_I2_LUT4_F_I3_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y2/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11622 ],
            "I2": [ 11613 ],
            "I1": [ 11604 ],
            "I0": [ 11595 ],
            "F": [ 12031 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_9_D_LUT3_F_I2_LUT4_F_I3_LUT3_I2_F_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y2/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12028 ],
            "I0": [ 7334 ],
            "F": [ 12010 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_9_D_LUT3_F_I2_LUT4_F_I3_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y2/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11907 ],
            "I1": [ 11739 ],
            "I0": [ 11638 ],
            "F": [ 12028 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_9_D_LUT3_F_I2_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y2/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11925 ],
            "I2": [ 11682 ],
            "I1": [ 11670 ],
            "I0": [ 11659 ],
            "F": [ 11906 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_9_D_LUT3_F_I2_LUT4_F_I2_LUT3_I2_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y3/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12020 ],
            "I2": [ 11507 ],
            "I1": [ 11631 ],
            "I0": [ 7334 ],
            "F": [ 11993 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_9_D_LUT3_F_I2_LUT4_F_I2_LUT3_I2_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y3/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12020 ],
            "I2": [ 12023 ],
            "I1": [ 11507 ],
            "I0": [ 11631 ],
            "F": [ 11980 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_9_D_LUT3_F_I2_LUT4_F_I2_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y3/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11622 ],
            "I2": [ 11613 ],
            "I1": [ 11604 ],
            "I0": [ 11595 ],
            "F": [ 12023 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_9_D_LUT3_F_I2_LUT4_F_I2_LUT3_I2_F_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y3/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12020 ],
            "I0": [ 7334 ],
            "F": [ 12009 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_9_D_LUT3_F_I2_LUT4_F_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y2/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11906 ],
            "I1": [ 11739 ],
            "I0": [ 11638 ],
            "F": [ 12020 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_9_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y2/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11907 ],
            "I2": [ 11906 ],
            "I1": [ 11739 ],
            "I0": [ 7334 ],
            "F": [ 12017 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_9_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y2/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12017 ],
            "I1": [ 11890 ],
            "I0": [ 11638 ],
            "F": [ 12015 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_9": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y2/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11638 ],
            "D": [ 12015 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_8_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110011001101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y3/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12010 ],
            "I2": [ 12009 ],
            "I1": [ 11890 ],
            "I0": [ 11507 ],
            "F": [ 12012 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_8": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y3/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11507 ],
            "D": [ 12012 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_7_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100100001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y3/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12010 ],
            "I2": [ 12009 ],
            "I1": [ 11890 ],
            "I0": [ 11507 ],
            "F": [ 12007 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_7_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y3/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12007 ],
            "I0": [ 11631 ],
            "F": [ 12005 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y3/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11631 ],
            "D": [ 12005 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110011001101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y3/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11995 ],
            "I2": [ 11993 ],
            "I1": [ 11890 ],
            "I0": [ 11622 ],
            "F": [ 12002 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y3/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11622 ],
            "D": [ 12002 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_5_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100100001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y3/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11995 ],
            "I2": [ 11993 ],
            "I1": [ 11890 ],
            "I0": [ 11622 ],
            "F": [ 11999 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y2/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11999 ],
            "I0": [ 11613 ],
            "F": [ 11997 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y2/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11613 ],
            "D": [ 11997 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_4_D_LUT4_F_I2_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y3/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11995 ],
            "I1": [ 11622 ],
            "I0": [ 11613 ],
            "F": [ 11988 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_4_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y3/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11993 ],
            "I1": [ 11622 ],
            "I0": [ 11613 ],
            "F": [ 11987 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110011001101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11988 ],
            "I2": [ 11987 ],
            "I1": [ 11890 ],
            "I0": [ 11604 ],
            "F": [ 11990 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11604 ],
            "D": [ 11990 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_3_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100100001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y3/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11988 ],
            "I2": [ 11987 ],
            "I1": [ 11890 ],
            "I0": [ 11604 ],
            "F": [ 11985 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11985 ],
            "I0": [ 11595 ],
            "F": [ 11983 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11595 ],
            "D": [ 11983 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_2_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y3/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11981 ],
            "I1": [ 11980 ],
            "I0": [ 7334 ],
            "F": [ 11978 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y3/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11978 ],
            "I1": [ 11890 ],
            "I0": [ 11586 ],
            "F": [ 11973 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_20_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y5/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11890 ],
            "I0": [ 11517 ],
            "F": [ 11975 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_20": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y5/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11517 ],
            "D": [ 11975 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y3/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11586 ],
            "D": [ 11973 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_1_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y4/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11971 ],
            "I2": [ 11970 ],
            "I1": [ 11890 ],
            "I0": [ 7334 ],
            "F": [ 11968 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11968 ],
            "I0": [ 11576 ],
            "F": [ 11885 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_19_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100111001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y5/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11890 ],
            "I2": [ 11517 ],
            "I1": [ 11557 ],
            "I0": [ 7334 ],
            "F": [ 11965 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_19": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y5/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11557 ],
            "D": [ 11965 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_18_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y6/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11890 ],
            "I2": [ 11517 ],
            "I1": [ 11557 ],
            "I0": [ 7334 ],
            "F": [ 11962 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_18_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y6/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11962 ],
            "I0": [ 11546 ],
            "F": [ 11960 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_18": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y6/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11546 ],
            "D": [ 11960 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_17_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100011001100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11517 ],
            "I2": [ 11557 ],
            "I1": [ 11546 ],
            "I0": [ 7334 ],
            "F": [ 11957 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_17_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11890 ],
            "I1": [ 11957 ],
            "I0": [ 11722 ],
            "F": [ 11955 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_17": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11722 ],
            "D": [ 11955 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_16_D_LUT3_F_I2_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11517 ],
            "I2": [ 11557 ],
            "I1": [ 11546 ],
            "I0": [ 11722 ],
            "F": [ 11941 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_16_D_LUT3_F_I2_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11517 ],
            "I2": [ 11557 ],
            "I1": [ 11546 ],
            "I0": [ 11722 ],
            "F": [ 11939 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_16_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11941 ],
            "I1": [ 11939 ],
            "I0": [ 7334 ],
            "F": [ 11950 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_16_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11950 ],
            "I1": [ 11890 ],
            "I0": [ 11513 ],
            "F": [ 11948 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_16": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11513 ],
            "D": [ 11948 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_15_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11941 ],
            "I2": [ 11939 ],
            "I1": [ 11513 ],
            "I0": [ 7334 ],
            "F": [ 11945 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_15_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11945 ],
            "I1": [ 11890 ],
            "I0": [ 11703 ],
            "F": [ 11943 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_15": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11703 ],
            "D": [ 11943 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_14_D_LUT3_F_I2_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11941 ],
            "I1": [ 11513 ],
            "I0": [ 11703 ],
            "F": [ 11931 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_14_D_LUT3_F_I2_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y4/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11939 ],
            "I1": [ 11513 ],
            "I0": [ 11703 ],
            "F": [ 11928 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_14_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y4/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11931 ],
            "I1": [ 11928 ],
            "I0": [ 7334 ],
            "F": [ 11936 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_14_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11936 ],
            "I1": [ 11890 ],
            "I0": [ 11693 ],
            "F": [ 11934 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_14": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11693 ],
            "D": [ 11934 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_13_D_LUT3_F_I2_LUT3_F_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y4/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11926 ],
            "I0": [ 11682 ],
            "F": [ 11914 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_13_D_LUT3_F_I2_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y4/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11931 ],
            "I0": [ 11693 ],
            "F": [ 11926 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_13_D_LUT3_F_I2_LUT3_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y4/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11925 ],
            "I0": [ 11682 ],
            "F": [ 11913 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_13_D_LUT3_F_I2_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y4/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11928 ],
            "I0": [ 11693 ],
            "F": [ 11925 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_13_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y3/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11926 ],
            "I1": [ 11925 ],
            "I0": [ 7334 ],
            "F": [ 11923 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_13_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y3/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11923 ],
            "I1": [ 11890 ],
            "I0": [ 11682 ],
            "F": [ 11921 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_13": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y3/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11682 ],
            "D": [ 11921 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_12_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y4/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11914 ],
            "I2": [ 11913 ],
            "I1": [ 11890 ],
            "I0": [ 7334 ],
            "F": [ 11918 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_12_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y5/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11918 ],
            "I0": [ 11670 ],
            "F": [ 11916 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_12": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y5/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11670 ],
            "D": [ 11916 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_11_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y4/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11914 ],
            "I2": [ 11913 ],
            "I1": [ 11670 ],
            "I0": [ 7334 ],
            "F": [ 11911 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_11_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11911 ],
            "I1": [ 11890 ],
            "I0": [ 11659 ],
            "F": [ 11909 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_11": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11659 ],
            "D": [ 11909 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_10_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y2/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11907 ],
            "I1": [ 11906 ],
            "I0": [ 7334 ],
            "F": [ 11904 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y2/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11904 ],
            "I1": [ 11890 ],
            "I0": [ 11739 ],
            "F": [ 11887 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_10": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y2/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11739 ],
            "D": [ 11887 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.readAddress_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11576 ],
            "D": [ 11885 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.readAddress_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y5/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11567 ],
            "D": [ 11883 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.lowerBit_DFF_Q_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11874 ],
            "I2": [ 11869 ],
            "I1": [ 11864 ],
            "I0": [ 11859 ],
            "F": [ 11856 ]
          }
        },
        "externalFlash.lowerBit_DFF_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y13/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11856 ],
            "I0": [ 7661 ],
            "F": [ 11854 ]
          }
        },
        "externalFlash.lowerBit_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y13/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7661 ],
            "D": [ 11854 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.hexConvert.hexChar_DFF_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11841 ],
            "I0": [ 11828 ],
            "F": [ 11834 ]
          }
        },
        "externalFlash.hexConvert.hexChar_DFF_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11824 ],
            "I0": [ 11826 ],
            "F": [ 11850 ]
          }
        },
        "externalFlash.hexConvert.hexChar_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y12/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:9.5-11.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7776 ],
            "D": [ 11850 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.hexConvert.hexChar_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11828 ],
            "I2": [ 11826 ],
            "I1": [ 11839 ],
            "I0": [ 11838 ],
            "F": [ 11847 ]
          }
        },
        "externalFlash.hexConvert.hexChar_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y11/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:9.5-11.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7760 ],
            "D": [ 11847 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.hexConvert.hexChar_DFF_Q_1_D_LUT4_F_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8353 ],
            "I1": [ 7970 ],
            "I0": [ 7661 ],
            "F": [ 11839 ]
          }
        },
        "externalFlash.hexConvert.hexChar_DFF_Q_1_D_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8254 ],
            "I1": [ 7812 ],
            "I0": [ 7661 ],
            "F": [ 11838 ]
          }
        },
        "externalFlash.hexConvert.hexChar_DFF_Q_1_D_LUT4_F_I0_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8157 ],
            "I1": [ 7809 ],
            "I0": [ 7661 ],
            "F": [ 11828 ]
          }
        },
        "externalFlash.hexConvert.hexChar_DFF_Q_1_D_LUT4_F_I0_LUT2_I0_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11841 ],
            "I0": [ 11828 ],
            "F": [ 11824 ]
          }
        },
        "externalFlash.hexConvert.hexChar_DFF_Q_1_D_LUT4_F_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11839 ],
            "I0": [ 11838 ],
            "F": [ 11841 ]
          }
        },
        "externalFlash.hexConvert.hexChar_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11828 ],
            "I2": [ 11826 ],
            "I1": [ 11839 ],
            "I0": [ 11838 ],
            "F": [ 11836 ]
          }
        },
        "externalFlash.hexConvert.hexChar_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:9.5-11.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7680 ],
            "D": [ 11836 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.hexConvert.hexChar_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:9.5-11.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7629 ],
            "D": [ 11834 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.hexConvert.hexChar_DFFS_Q_SET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y7/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8450 ],
            "I1": [ 8064 ],
            "I0": [ 7661 ],
            "F": [ 11826 ]
          }
        },
        "externalFlash.hexConvert.hexChar_DFFS_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11824 ],
            "I1": [ 11828 ],
            "I0": [ 11826 ],
            "F": [ 11830 ]
          }
        },
        "externalFlash.hexConvert.hexChar_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:9.5-11.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 11824 ],
            "Q": [ 11473 ],
            "D": [ 11830 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.hexConvert.hexChar_DFFR_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11824 ],
            "I1": [ 11828 ],
            "I0": [ 11826 ],
            "F": [ 11823 ]
          }
        },
        "externalFlash.hexConvert.hexChar_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:9.5-11.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 11824 ],
            "Q": [ 7804 ],
            "D": [ 11823 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_D_LUT2_F_I0_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y5/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11511 ],
            "I2": [ 11505 ],
            "I1": [ 11489 ],
            "I0": [ 11670 ],
            "F": [ 11819 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_D_LUT2_F_I0_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y5/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11604 ],
            "I1": [ 11567 ],
            "I0": [ 7661 ],
            "F": [ 11818 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y5/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11819 ],
            "I2": [ 11818 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 11770 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_D_LUT2_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y7/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11792 ],
            "I0": [ 11790 ],
            "F": [ 11783 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y8/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11783 ],
            "I0": [ 11770 ],
            "F": [ 11785 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y8/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11765 ],
            "I0": [ 11768 ],
            "F": [ 11813 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y10/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:9.5-11.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7781 ],
            "D": [ 11813 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y7/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11793 ],
            "I1": [ 11792 ],
            "I0": [ 11790 ],
            "F": [ 11810 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y7/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:9.5-11.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7765 ],
            "D": [ 11810 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_1_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y7/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11770 ],
            "I0": [ 11768 ],
            "F": [ 11793 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_1_D_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y4/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11682 ],
            "I2": [ 11638 ],
            "I1": [ 7661 ],
            "I0": [ 7645 ],
            "F": [ 11806 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_1_D_LUT3_F_I0_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y6/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11806 ],
            "I2": [ 11722 ],
            "I1": [ 7661 ],
            "I0": [ 7645 ],
            "F": [ 11796 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_1_D_LUT3_F_I0_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11613 ],
            "I1": [ 11576 ],
            "I0": [ 7661 ],
            "F": [ 11795 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_1_D_LUT3_F_I0_LUT4_F_1_I2_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y3/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11693 ],
            "I2": [ 11739 ],
            "I1": [ 7661 ],
            "I0": [ 7645 ],
            "F": [ 11802 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_1_D_LUT3_F_I0_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y4/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11802 ],
            "I2": [ 11546 ],
            "I1": [ 7661 ],
            "I0": [ 7645 ],
            "F": [ 11799 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_1_D_LUT3_F_I0_LUT4_F_1_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11622 ],
            "I1": [ 11586 ],
            "I0": [ 7661 ],
            "F": [ 11798 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_1_D_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000011110110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11799 ],
            "I2": [ 11798 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 11792 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_1_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000011110110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y6/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11796 ],
            "I2": [ 11795 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 11790 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y7/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11793 ],
            "I1": [ 11792 ],
            "I0": [ 11790 ],
            "F": [ 11787 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:9.5-11.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7685 ],
            "D": [ 11787 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y8/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:9.5-11.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7637 ],
            "D": [ 11785 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFFS_Q_SET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y8/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11783 ],
            "I0": [ 11770 ],
            "F": [ 11765 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFFS_Q_D_LUT3_F_I0_LUT4_F_I2_LUT3_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y4/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11557 ],
            "I2": [ 11659 ],
            "I1": [ 7661 ],
            "I0": [ 7645 ],
            "F": [ 11780 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFFS_Q_D_LUT3_F_I0_LUT4_F_I2_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y5/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11780 ],
            "I1": [ 11489 ],
            "I0": [ 11703 ],
            "F": [ 11777 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFFS_Q_D_LUT3_F_I0_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y3/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11631 ],
            "I1": [ 11595 ],
            "I0": [ 7661 ],
            "F": [ 11776 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFFS_Q_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000011110110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y5/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11777 ],
            "I2": [ 11776 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 11768 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFFS_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y8/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11765 ],
            "I1": [ 11770 ],
            "I0": [ 11768 ],
            "F": [ 11773 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y8/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:9.5-11.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 11765 ],
            "Q": [ 11480 ],
            "D": [ 11773 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFFR_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y8/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11765 ],
            "I1": [ 11770 ],
            "I0": [ 11768 ],
            "F": [ 11764 ]
          }
        },
        "externalFlash.hexConv.hexChar_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y8/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:9.5-11.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 11765 ],
            "Q": [ 11499 ],
            "D": [ 11764 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.flashMosi_LUT3_I1_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y5/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7485 ],
            "I1": [ 7503 ],
            "I0": [ 7499 ],
            "F": [ 7556 ]
          }
        },
        "externalFlash.flashMosi_LUT3_I1_I2_LUT2_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y3/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8974 ],
            "I1": [ 8971 ],
            "I0": [ 8948 ],
            "F": [ 11735 ]
          }
        },
        "externalFlash.flashMosi_LUT3_I1_I2_LUT2_F_I1_LUT2_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y6/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7503 ],
            "I1": [ 7499 ],
            "I0": [ 7495 ],
            "F": [ 8763 ]
          }
        },
        "externalFlash.flashMosi_LUT3_I1_I2_LUT2_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y4/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11735 ],
            "I0": [ 8930 ],
            "F": [ 8986 ]
          }
        },
        "externalFlash.flashMosi_LUT3_I1_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y5/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11735 ],
            "I0": [ 7590 ],
            "F": [ 7557 ]
          }
        },
        "externalFlash.flashMosi_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y4/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7557 ],
            "I1": [ 11756 ],
            "I0": [ 11562 ],
            "F": [ 11755 ]
          }
        },
        "externalFlash.flashMosi_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y4/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11756 ],
            "D": [ 11755 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.flashMiso_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y7/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9191 ],
            "I2": [ 9190 ],
            "I1": [ 9211 ],
            "I0": [ 11752 ],
            "F": [ 9213 ]
          }
        },
        "externalFlash.flashMiso_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y10/IOBA",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:15.11-15.20",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 11752 ],
            "I": [ 7318 ]
          }
        },
        "externalFlash.flashCs_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110001011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y6/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7503 ],
            "I2": [ 11749 ],
            "I1": [ 7499 ],
            "I0": [ 7495 ],
            "F": [ 11748 ]
          }
        },
        "externalFlash.flashCs_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y6/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 12997 ],
            "Q": [ 11749 ],
            "D": [ 11748 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.flashClk_LUT3_I0_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y6/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7503 ],
            "I1": [ 7499 ],
            "I0": [ 7495 ],
            "F": [ 7590 ]
          }
        },
        "externalFlash.flashClk_LUT3_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y4/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8763 ],
            "I0": [ 9006 ],
            "F": [ 9190 ]
          }
        },
        "externalFlash.flashClk_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y6/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8763 ],
            "I1": [ 7590 ],
            "I0": [ 11730 ],
            "F": [ 11732 ]
          }
        },
        "externalFlash.flashClk_DFF_Q_D_LUT3_F_I2_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y6/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7563 ],
            "I2": [ 7503 ],
            "I1": [ 7499 ],
            "I0": [ 7495 ],
            "F": [ 7530 ]
          }
        },
        "externalFlash.flashClk_DFF_Q_D_LUT3_F_I2_LUT3_I2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y1/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7549 ],
            "I1": [ 11653 ],
            "I0": [ 11739 ],
            "F": [ 11649 ]
          }
        },
        "externalFlash.flashClk_DFF_Q_D_LUT3_F_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y6/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7563 ],
            "I1": [ 7499 ],
            "I0": [ 7495 ],
            "F": [ 11534 ]
          }
        },
        "externalFlash.flashClk_DFF_Q_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y5/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11735 ],
            "I0": [ 7590 ],
            "F": [ 7563 ]
          }
        },
        "externalFlash.flashClk_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y6/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7563 ],
            "I1": [ 11732 ],
            "I0": [ 9190 ],
            "F": [ 11729 ]
          }
        },
        "externalFlash.flashClk_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y6/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11730 ],
            "D": [ 11729 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y1/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7549 ],
            "I1": [ 11526 ],
            "I0": [ 11507 ],
            "F": [ 11726 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y1/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11534 ],
            "I1": [ 11726 ],
            "I0": [ 11522 ],
            "F": [ 11520 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_9_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y3/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7549 ],
            "I1": [ 11530 ],
            "I0": [ 11722 ],
            "F": [ 11720 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_9_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y3/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11534 ],
            "I1": [ 11720 ],
            "I0": [ 11716 ],
            "F": [ 11718 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_9": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y3/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11716 ],
            "D": [ 11718 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_8_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y3/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7549 ],
            "I1": [ 11716 ],
            "I0": [ 11513 ],
            "F": [ 11713 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y3/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11534 ],
            "I1": [ 11713 ],
            "I0": [ 11709 ],
            "F": [ 11711 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_8": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y3/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11709 ],
            "D": [ 11711 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_7_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y3/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7549 ],
            "I1": [ 11709 ],
            "I0": [ 11703 ],
            "F": [ 11701 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y2/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11534 ],
            "I1": [ 11701 ],
            "I0": [ 11697 ],
            "F": [ 11699 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y2/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11697 ],
            "D": [ 11699 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_6_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y2/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7549 ],
            "I1": [ 11697 ],
            "I0": [ 11693 ],
            "F": [ 11690 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y1/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11534 ],
            "I1": [ 11690 ],
            "I0": [ 11686 ],
            "F": [ 11688 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y1/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11686 ],
            "D": [ 11688 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_5_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y1/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7549 ],
            "I1": [ 11686 ],
            "I0": [ 11682 ],
            "F": [ 11679 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y1/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11534 ],
            "I1": [ 11679 ],
            "I0": [ 11675 ],
            "F": [ 11677 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y1/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11675 ],
            "D": [ 11677 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_4_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y1/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7549 ],
            "I1": [ 11675 ],
            "I0": [ 11670 ],
            "F": [ 11667 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y1/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11534 ],
            "I1": [ 11667 ],
            "I0": [ 11663 ],
            "F": [ 11665 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y1/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11663 ],
            "D": [ 11665 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_3_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y1/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7549 ],
            "I1": [ 11663 ],
            "I0": [ 11659 ],
            "F": [ 11656 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y1/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11534 ],
            "I1": [ 11656 ],
            "I0": [ 11653 ],
            "F": [ 11651 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y1/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11653 ],
            "D": [ 11651 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y1/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11534 ],
            "I1": [ 11649 ],
            "I0": [ 11642 ],
            "F": [ 11644 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_20_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000011101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11534 ],
            "I2": [ 7549 ],
            "I1": [ 11517 ],
            "I0": [ 11558 ],
            "F": [ 11646 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_20": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11558 ],
            "D": [ 11646 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y1/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11642 ],
            "D": [ 11644 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_1_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y1/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7549 ],
            "I1": [ 11642 ],
            "I0": [ 11638 ],
            "F": [ 11635 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y1/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11534 ],
            "I1": [ 11635 ],
            "I0": [ 11526 ],
            "F": [ 11524 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_19_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101011001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y1/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7549 ],
            "I2": [ 7590 ],
            "I1": [ 11522 ],
            "I0": [ 11631 ],
            "F": [ 11628 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_19_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y1/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7530 ],
            "I1": [ 11628 ],
            "I0": [ 11624 ],
            "F": [ 11626 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_19": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y1/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11624 ],
            "D": [ 11626 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_18_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101011001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y1/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7549 ],
            "I2": [ 7590 ],
            "I1": [ 11624 ],
            "I0": [ 11622 ],
            "F": [ 11619 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_18_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y1/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7530 ],
            "I1": [ 11619 ],
            "I0": [ 11615 ],
            "F": [ 11617 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_18": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y1/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11615 ],
            "D": [ 11617 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_17_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y2/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7549 ],
            "I2": [ 7590 ],
            "I1": [ 11615 ],
            "I0": [ 11613 ],
            "F": [ 11610 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_17_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y2/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7530 ],
            "I1": [ 11610 ],
            "I0": [ 11606 ],
            "F": [ 11608 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_17": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y2/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11606 ],
            "D": [ 11608 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_16_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y2/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7549 ],
            "I2": [ 7590 ],
            "I1": [ 11606 ],
            "I0": [ 11604 ],
            "F": [ 11601 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_16_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7530 ],
            "I1": [ 11601 ],
            "I0": [ 11597 ],
            "F": [ 11599 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_16": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11597 ],
            "D": [ 11599 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_15_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7549 ],
            "I2": [ 7590 ],
            "I1": [ 11597 ],
            "I0": [ 11595 ],
            "F": [ 11592 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_15_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7530 ],
            "I1": [ 11592 ],
            "I0": [ 11588 ],
            "F": [ 11590 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_15": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11588 ],
            "D": [ 11590 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_14_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7549 ],
            "I2": [ 7590 ],
            "I1": [ 11588 ],
            "I0": [ 11586 ],
            "F": [ 11583 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_14_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7530 ],
            "I1": [ 11583 ],
            "I0": [ 11579 ],
            "F": [ 11581 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_14": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11579 ],
            "D": [ 11581 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_13_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7549 ],
            "I2": [ 7590 ],
            "I1": [ 11579 ],
            "I0": [ 11576 ],
            "F": [ 11573 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_13_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7530 ],
            "I1": [ 11573 ],
            "I0": [ 11569 ],
            "F": [ 11571 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_13": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11569 ],
            "D": [ 11571 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_12_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7549 ],
            "I2": [ 7590 ],
            "I1": [ 11569 ],
            "I0": [ 11567 ],
            "F": [ 11564 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_12_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y4/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7530 ],
            "I1": [ 11564 ],
            "I0": [ 11562 ],
            "F": [ 11560 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_12": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y4/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11562 ],
            "D": [ 11560 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_11_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7549 ],
            "I1": [ 11558 ],
            "I0": [ 11557 ],
            "F": [ 11554 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_11_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11534 ],
            "I1": [ 11554 ],
            "I0": [ 11550 ],
            "F": [ 11552 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_11": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11550 ],
            "D": [ 11552 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_10_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7549 ],
            "I1": [ 11550 ],
            "I0": [ 11546 ],
            "F": [ 11532 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y4/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11534 ],
            "I1": [ 11532 ],
            "I0": [ 11530 ],
            "F": [ 11528 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_10": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y4/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11530 ],
            "D": [ 11528 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y1/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11526 ],
            "D": [ 11524 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y1/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11522 ],
            "D": [ 11520 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataReady_LUT3_I0_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y3/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8771 ],
            "I0": [ 8989 ],
            "F": [ 9191 ]
          }
        },
        "externalFlash.dataReady_LUT3_I0_1_F_LUT4_F_I3_LUT2_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11517 ],
            "I2": [ 11513 ],
            "I1": [ 7661 ],
            "I0": [ 7645 ],
            "F": [ 11511 ]
          }
        },
        "externalFlash.dataReady_LUT3_I0_1_F_LUT4_F_I3_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110001001100110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11507 ],
            "I2": [ 7661 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 11505 ]
          }
        },
        "externalFlash.dataReady_LUT3_I0_1_F_LUT4_F_I3_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y5/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7661 ],
            "I0": [ 7645 ],
            "F": [ 11489 ]
          }
        },
        "externalFlash.dataReady_LUT3_I0_1_F_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y10/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11489 ],
            "I0": [ 7740 ],
            "F": [ 11501 ]
          }
        },
        "externalFlash.dataReady_LUT3_I0_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011110100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y10/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11501 ],
            "I2": [ 7786 ],
            "I1": [ 11499 ],
            "I0": [ 7690 ],
            "F": [ 7806 ]
          }
        },
        "externalFlash.dataReady_LUT3_I0_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y13/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11470 ],
            "I1": [ 7608 ],
            "I0": [ 11467 ],
            "F": [ 7632 ]
          }
        },
        "externalFlash.dataReady_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9191 ],
            "I1": [ 7488 ],
            "I0": [ 11467 ],
            "F": [ 11465 ]
          }
        },
        "externalFlash.dataReady_LUT2_I0_I1_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y7/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9474 ],
            "I2": [ 9429 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 7966 ]
          }
        },
        "externalFlash.dataReady_LUT2_I0_I1_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 7786 ]
          }
        },
        "externalFlash.dataReady_LUT2_I0_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7786 ],
            "I1": [ 7661 ],
            "I0": [ 7690 ],
            "F": [ 11470 ]
          }
        },
        "externalFlash.dataReady_LUT2_I0_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y13/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7838 ],
            "I0": [ 7815 ],
            "F": [ 7608 ]
          }
        },
        "externalFlash.dataReady_LUT2_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101001101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7661 ],
            "I2": [ 7645 ],
            "I1": [ 7740 ],
            "I0": [ 7690 ],
            "F": [ 7615 ]
          }
        },
        "externalFlash.dataReady_LUT2_I0_F_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y10/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11489 ],
            "I2": [ 7608 ],
            "I1": [ 7740 ],
            "I0": [ 7690 ],
            "F": [ 11485 ]
          }
        },
        "externalFlash.dataReady_LUT2_I0_F_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y10/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7740 ],
            "I0": [ 7690 ],
            "F": [ 7672 ]
          }
        },
        "externalFlash.dataReady_LUT2_I0_F_LUT3_F_I2_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y10/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11485 ],
            "I2": [ 7672 ],
            "I1": [ 7661 ],
            "I0": [ 7645 ],
            "F": [ 7766 ]
          }
        },
        "externalFlash.dataReady_LUT2_I0_F_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y10/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7766 ],
            "I2": [ 7786 ],
            "I1": [ 11480 ],
            "I0": [ 7690 ],
            "F": [ 11477 ]
          }
        },
        "externalFlash.dataReady_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11477 ],
            "I1": [ 7608 ],
            "I0": [ 11473 ],
            "F": [ 7617 ]
          }
        },
        "externalFlash.dataReady_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11470 ],
            "I0": [ 11467 ],
            "F": [ 7616 ]
          }
        },
        "externalFlash.dataReady_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11467 ],
            "D": [ 11465 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y4/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9179 ],
            "I1": [ 9143 ],
            "I0": [ 9119 ],
            "F": [ 10511 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y4/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9129 ],
            "I1": [ 10511 ],
            "I0": [ 10348 ],
            "F": [ 10350 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_9_D_LUT3_F_I1_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y3/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9163 ],
            "I0": [ 9162 ],
            "F": [ 10410 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_9_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y7/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9143 ],
            "I2": [ 10411 ],
            "I1": [ 10410 ],
            "I0": [ 9187 ],
            "F": [ 10552 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_9_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y8/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10403 ],
            "I1": [ 10552 ],
            "I0": [ 10345 ],
            "F": [ 11422 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_99_D_LUT3_F_I2_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9179 ],
            "I1": [ 9143 ],
            "I0": [ 9165 ],
            "F": [ 10956 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_99_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y7/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10419 ],
            "I1": [ 9165 ],
            "I0": [ 9113 ],
            "F": [ 10360 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_99_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9196 ],
            "I1": [ 9143 ],
            "I0": [ 9165 ],
            "F": [ 10973 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_99_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y14/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10360 ],
            "I1": [ 10973 ],
            "I0": [ 10342 ],
            "F": [ 11454 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_99": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y14/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10342 ],
            "D": [ 11454 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_98_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y10/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9189 ],
            "I1": [ 9143 ],
            "I0": [ 9165 ],
            "F": [ 10969 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_98_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y10/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10360 ],
            "I1": [ 10969 ],
            "I0": [ 10337 ],
            "F": [ 11450 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_98": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y10/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10337 ],
            "D": [ 11450 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_97_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9187 ],
            "I1": [ 9143 ],
            "I0": [ 9165 ],
            "F": [ 10965 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_97_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y14/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10360 ],
            "I1": [ 10965 ],
            "I0": [ 10332 ],
            "F": [ 11446 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_97": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y14/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10332 ],
            "D": [ 11446 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_96_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10360 ],
            "I1": [ 10956 ],
            "I0": [ 10327 ],
            "F": [ 11443 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_96": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10327 ],
            "D": [ 11443 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_95_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y5/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9163 ],
            "I2": [ 9162 ],
            "I1": [ 9155 ],
            "I0": [ 9113 ],
            "F": [ 10926 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_95_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y6/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10926 ],
            "I1": [ 9211 ],
            "I0": [ 10322 ],
            "F": [ 11439 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_95": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y6/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10322 ],
            "D": [ 11439 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_94_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y11/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10926 ],
            "I1": [ 9144 ],
            "I0": [ 10318 ],
            "F": [ 11436 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_94": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y11/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10318 ],
            "D": [ 11436 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_93_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y7/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10926 ],
            "I1": [ 9204 ],
            "I0": [ 10314 ],
            "F": [ 11433 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_93": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y7/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10314 ],
            "D": [ 11433 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_92_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y8/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10926 ],
            "I1": [ 9200 ],
            "I0": [ 10310 ],
            "F": [ 11430 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_92": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y8/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10310 ],
            "D": [ 11430 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_91_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y8/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10926 ],
            "I1": [ 9196 ],
            "I0": [ 10306 ],
            "F": [ 11427 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_91": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y8/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10306 ],
            "D": [ 11427 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_90_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y8/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10926 ],
            "I1": [ 9189 ],
            "I0": [ 10302 ],
            "F": [ 11424 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_90": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y8/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10302 ],
            "D": [ 11424 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_9": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y8/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10345 ],
            "D": [ 11422 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y7/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10403 ],
            "I1": [ 10547 ],
            "I0": [ 10296 ],
            "F": [ 11372 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_89_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10926 ],
            "I1": [ 9187 ],
            "I0": [ 10293 ],
            "F": [ 11418 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_89": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y14/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10293 ],
            "D": [ 11418 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_88_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10926 ],
            "I1": [ 9179 ],
            "I0": [ 10289 ],
            "F": [ 11415 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_88": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y13/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10289 ],
            "D": [ 11415 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_87_D_LUT3_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9179 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10887 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_87_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y10/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10466 ],
            "I1": [ 9155 ],
            "I0": [ 9113 ],
            "F": [ 11377 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_87_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y7/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9211 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10921 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_87_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y7/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11377 ],
            "I1": [ 10921 ],
            "I0": [ 10284 ],
            "F": [ 11409 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_87": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y7/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10284 ],
            "D": [ 11409 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_86_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9144 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10917 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_86_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y13/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11377 ],
            "I1": [ 10917 ],
            "I0": [ 10279 ],
            "F": [ 11405 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_86": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y13/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10279 ],
            "D": [ 11405 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_85_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y8/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9204 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10913 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_85_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y8/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11377 ],
            "I1": [ 10913 ],
            "I0": [ 10274 ],
            "F": [ 11401 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_85": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y8/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10274 ],
            "D": [ 11401 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_84_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y12/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9200 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10909 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_84_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y11/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11377 ],
            "I1": [ 10909 ],
            "I0": [ 10269 ],
            "F": [ 11397 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_84": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y11/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10269 ],
            "D": [ 11397 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_83_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9196 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10905 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_83_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11377 ],
            "I1": [ 10905 ],
            "I0": [ 10264 ],
            "F": [ 11393 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_83": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y14/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10264 ],
            "D": [ 11393 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_82_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9189 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10901 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_82_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y13/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11377 ],
            "I1": [ 10901 ],
            "I0": [ 10259 ],
            "F": [ 11389 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_82": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y13/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10259 ],
            "D": [ 11389 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_81_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9187 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10892 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_81_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11377 ],
            "I1": [ 10892 ],
            "I0": [ 10254 ],
            "F": [ 11385 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_81": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y14/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10254 ],
            "D": [ 11385 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_80_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y14/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11377 ],
            "I1": [ 10887 ],
            "I0": [ 10249 ],
            "F": [ 11374 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_80": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y14/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10249 ],
            "D": [ 11374 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_8": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y7/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10296 ],
            "D": [ 11372 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_7_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y1/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9211 ],
            "I1": [ 9143 ],
            "I0": [ 9119 ],
            "F": [ 10543 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y1/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9129 ],
            "I1": [ 10543 ],
            "I0": [ 10242 ],
            "F": [ 11319 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_79_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y7/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9143 ],
            "I2": [ 10411 ],
            "I1": [ 10410 ],
            "I0": [ 9211 ],
            "F": [ 10882 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_79_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y7/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11333 ],
            "I1": [ 10882 ],
            "I0": [ 10239 ],
            "F": [ 11366 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_79": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y7/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10239 ],
            "D": [ 11366 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_78_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y10/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10410 ],
            "I1": [ 9155 ],
            "I0": [ 9113 ],
            "F": [ 10877 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_78_D_LUT4_F_I2_LUT2_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9143 ],
            "I2": [ 10411 ],
            "I1": [ 10410 ],
            "I0": [ 9179 ],
            "F": [ 10852 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_78_D_LUT4_F_I2_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y10/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10419 ],
            "I0": [ 10877 ],
            "F": [ 11333 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_78_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y10/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10877 ],
            "I1": [ 9144 ],
            "I0": [ 10234 ],
            "F": [ 11360 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_78": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y10/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10234 ],
            "D": [ 11360 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_77_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y8/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9143 ],
            "I2": [ 10411 ],
            "I1": [ 10410 ],
            "I0": [ 9204 ],
            "F": [ 10873 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_77_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y8/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11333 ],
            "I1": [ 10873 ],
            "I0": [ 10230 ],
            "F": [ 11356 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_77": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y8/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10230 ],
            "D": [ 11356 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_76_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y12/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9143 ],
            "I2": [ 10411 ],
            "I1": [ 10410 ],
            "I0": [ 9200 ],
            "F": [ 10869 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_76_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y12/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11333 ],
            "I1": [ 10869 ],
            "I0": [ 10225 ],
            "F": [ 11352 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_76": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y12/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10225 ],
            "D": [ 11352 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_75_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y12/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9143 ],
            "I2": [ 10411 ],
            "I1": [ 10410 ],
            "I0": [ 9196 ],
            "F": [ 10865 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_75_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y12/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11333 ],
            "I1": [ 10865 ],
            "I0": [ 10220 ],
            "F": [ 11348 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_75": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y12/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10220 ],
            "D": [ 11348 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_74_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9143 ],
            "I2": [ 10411 ],
            "I1": [ 10410 ],
            "I0": [ 9189 ],
            "F": [ 10861 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_74_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y12/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11333 ],
            "I1": [ 10861 ],
            "I0": [ 10215 ],
            "F": [ 11344 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_74": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y12/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10215 ],
            "D": [ 11344 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_73_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y14/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9143 ],
            "I2": [ 10411 ],
            "I1": [ 10410 ],
            "I0": [ 9187 ],
            "F": [ 10857 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_73_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y14/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11333 ],
            "I1": [ 10857 ],
            "I0": [ 10210 ],
            "F": [ 11340 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_73": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y14/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10210 ],
            "D": [ 11340 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_72_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11333 ],
            "I1": [ 10852 ],
            "I0": [ 10205 ],
            "F": [ 11330 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_72": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y13/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10205 ],
            "D": [ 11330 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_71_D_LUT3_F_I2_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "I1": [ 9143 ],
            "I0": [ 9119 ],
            "F": [ 10834 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_71_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y8/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10419 ],
            "I1": [ 9119 ],
            "I0": [ 9113 ],
            "F": [ 11289 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_71_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y7/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9211 ],
            "I1": [ 9143 ],
            "I0": [ 9119 ],
            "F": [ 10839 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_71_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y7/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11289 ],
            "I1": [ 10839 ],
            "I0": [ 10200 ],
            "F": [ 11324 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_71": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y7/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10200 ],
            "D": [ 11324 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_70_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y13/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11289 ],
            "I1": [ 10834 ],
            "I0": [ 10195 ],
            "F": [ 11321 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_70": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y13/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10195 ],
            "D": [ 11321 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y1/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10242 ],
            "D": [ 11319 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y2/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9129 ],
            "I1": [ 9141 ],
            "I0": [ 10188 ],
            "F": [ 11272 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_69_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y8/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9204 ],
            "I1": [ 9143 ],
            "I0": [ 9119 ],
            "F": [ 10830 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_69_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y8/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11289 ],
            "I1": [ 10830 ],
            "I0": [ 10185 ],
            "F": [ 11314 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_69": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y8/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10185 ],
            "D": [ 11314 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_68_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y11/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9200 ],
            "I1": [ 9143 ],
            "I0": [ 9119 ],
            "F": [ 10826 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_68_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y11/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11289 ],
            "I1": [ 10826 ],
            "I0": [ 10180 ],
            "F": [ 11310 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_68": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y11/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10180 ],
            "D": [ 11310 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_67_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9196 ],
            "I1": [ 9143 ],
            "I0": [ 9119 ],
            "F": [ 10822 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_67_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11289 ],
            "I1": [ 10822 ],
            "I0": [ 10175 ],
            "F": [ 11306 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_67": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10175 ],
            "D": [ 11306 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_66_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y11/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9189 ],
            "I1": [ 9143 ],
            "I0": [ 9119 ],
            "F": [ 10818 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_66_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y11/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11289 ],
            "I1": [ 10818 ],
            "I0": [ 10170 ],
            "F": [ 11302 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_66": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y11/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10170 ],
            "D": [ 11302 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_65_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9187 ],
            "I1": [ 9143 ],
            "I0": [ 9119 ],
            "F": [ 10814 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_65_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11289 ],
            "I1": [ 10814 ],
            "I0": [ 10165 ],
            "F": [ 11298 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_65": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y13/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10165 ],
            "D": [ 11298 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_64_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y14/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9179 ],
            "I1": [ 9143 ],
            "I0": [ 9119 ],
            "F": [ 10809 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_64_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11289 ],
            "I1": [ 10809 ],
            "I0": [ 10160 ],
            "F": [ 11286 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_64": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y14/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10160 ],
            "D": [ 11286 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_63_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y2/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10502 ],
            "I1": [ 9211 ],
            "I0": [ 10155 ],
            "F": [ 11283 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_63": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y2/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10155 ],
            "D": [ 11283 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_62_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y3/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10502 ],
            "I1": [ 9144 ],
            "I0": [ 10151 ],
            "F": [ 11280 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_62": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y3/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10151 ],
            "D": [ 11280 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_61_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y6/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10502 ],
            "I1": [ 9204 ],
            "I0": [ 10147 ],
            "F": [ 11277 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_61": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y6/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10147 ],
            "D": [ 11277 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_60_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y6/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10502 ],
            "I1": [ 9200 ],
            "I0": [ 10143 ],
            "F": [ 11274 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_60": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y6/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10143 ],
            "D": [ 11274 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y2/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10188 ],
            "D": [ 11272 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_5_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y1/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9204 ],
            "I1": [ 9143 ],
            "I0": [ 9119 ],
            "F": [ 10536 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y1/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9129 ],
            "I1": [ 10536 ],
            "I0": [ 10137 ],
            "F": [ 11231 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_59_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y5/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10502 ],
            "I1": [ 9196 ],
            "I0": [ 10134 ],
            "F": [ 11267 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_59": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y5/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10134 ],
            "D": [ 11267 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_58_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y8/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10502 ],
            "I1": [ 9189 ],
            "I0": [ 10130 ],
            "F": [ 11264 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_58": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y8/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10130 ],
            "D": [ 11264 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_57_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10502 ],
            "I1": [ 9187 ],
            "I0": [ 10126 ],
            "F": [ 11261 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_57": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y13/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10126 ],
            "D": [ 11261 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_56_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110001010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y14/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 9179 ],
            "I1": [ 10502 ],
            "I0": [ 10122 ],
            "F": [ 11258 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_56": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y14/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10122 ],
            "D": [ 11258 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_55_D_LUT3_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y5/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9200 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10765 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_55_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 9143 ],
            "I1": [ 10466 ],
            "I0": [ 9155 ],
            "F": [ 11217 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_55_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y3/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9211 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10777 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_55_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y3/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11217 ],
            "I1": [ 10777 ],
            "I0": [ 10117 ],
            "F": [ 11252 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_55": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y3/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10117 ],
            "D": [ 11252 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_54_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y4/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9144 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10773 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_54_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y4/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11217 ],
            "I1": [ 10773 ],
            "I0": [ 10112 ],
            "F": [ 11248 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_54": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y4/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10112 ],
            "D": [ 11248 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_53_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y6/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9204 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10769 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_53_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y6/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11217 ],
            "I1": [ 10769 ],
            "I0": [ 10107 ],
            "F": [ 11244 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_53": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y6/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10107 ],
            "D": [ 11244 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_52_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y5/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11217 ],
            "I1": [ 10765 ],
            "I0": [ 10102 ],
            "F": [ 11241 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_52": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y5/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10102 ],
            "D": [ 11241 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_51_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y4/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9196 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10757 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_51_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11217 ],
            "I1": [ 10757 ],
            "I0": [ 10097 ],
            "F": [ 11237 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_51": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10097 ],
            "D": [ 11237 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_50_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y11/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9189 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10753 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_50_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y11/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11217 ],
            "I1": [ 10753 ],
            "I0": [ 10092 ],
            "F": [ 11233 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_50": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y11/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10092 ],
            "D": [ 11233 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y1/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10137 ],
            "D": [ 11231 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_4_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y2/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9200 ],
            "I1": [ 9143 ],
            "I0": [ 9119 ],
            "F": [ 10532 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y2/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9129 ],
            "I1": [ 10532 ],
            "I0": [ 10085 ],
            "F": [ 11177 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_49_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9187 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10749 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_49_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y14/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11217 ],
            "I1": [ 10749 ],
            "I0": [ 10082 ],
            "F": [ 11225 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_49": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y14/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10082 ],
            "D": [ 11225 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_48_D_LUT3_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y6/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 9143 ],
            "I1": [ 10466 ],
            "I0": [ 9155 ],
            "F": [ 10745 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_48_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9179 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10743 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_48_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11217 ],
            "I1": [ 10743 ],
            "I0": [ 10078 ],
            "F": [ 11214 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_48": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10078 ],
            "D": [ 11214 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_47_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y4/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10419 ],
            "I0": [ 10735 ],
            "F": [ 11181 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_47_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y3/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9143 ],
            "I2": [ 10411 ],
            "I1": [ 10410 ],
            "I0": [ 9211 ],
            "F": [ 10739 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_47_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y3/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11181 ],
            "I1": [ 10739 ],
            "I0": [ 10074 ],
            "F": [ 11209 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_47": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y3/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10074 ],
            "D": [ 11209 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_46_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y5/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9143 ],
            "I1": [ 10410 ],
            "I0": [ 9155 ],
            "F": [ 10735 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_46_D_LUT4_F_I2_LUT2_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y11/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9143 ],
            "I2": [ 10411 ],
            "I1": [ 10410 ],
            "I0": [ 9189 ],
            "F": [ 10719 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_46_D_LUT4_F_I2_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y4/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9123 ],
            "I0": [ 10735 ],
            "F": [ 10702 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_46_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y4/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10735 ],
            "I1": [ 9144 ],
            "I0": [ 10070 ],
            "F": [ 11203 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_46": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y4/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10070 ],
            "D": [ 11203 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_45_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y6/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9143 ],
            "I2": [ 10411 ],
            "I1": [ 10410 ],
            "I0": [ 9204 ],
            "F": [ 10731 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_45_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y6/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11181 ],
            "I1": [ 10731 ],
            "I0": [ 10066 ],
            "F": [ 11199 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_45": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y6/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10066 ],
            "D": [ 11199 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_44_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y7/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9143 ],
            "I2": [ 10411 ],
            "I1": [ 10410 ],
            "I0": [ 9200 ],
            "F": [ 10727 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_44_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y6/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11181 ],
            "I1": [ 10727 ],
            "I0": [ 10062 ],
            "F": [ 11195 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_44": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y6/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10062 ],
            "D": [ 11195 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_43_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y5/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9143 ],
            "I2": [ 10411 ],
            "I1": [ 10410 ],
            "I0": [ 9196 ],
            "F": [ 10723 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_43_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y5/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11181 ],
            "I1": [ 10723 ],
            "I0": [ 10058 ],
            "F": [ 11191 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_43": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y5/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10058 ],
            "D": [ 11191 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_42_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11181 ],
            "I1": [ 10719 ],
            "I0": [ 10054 ],
            "F": [ 11188 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_42": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10054 ],
            "D": [ 11188 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_41_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y12/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9143 ],
            "I2": [ 10411 ],
            "I1": [ 10410 ],
            "I0": [ 9187 ],
            "F": [ 10711 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_41_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y12/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11181 ],
            "I1": [ 10711 ],
            "I0": [ 10050 ],
            "F": [ 11184 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_41": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y12/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10050 ],
            "D": [ 11184 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_40_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9143 ],
            "I2": [ 10411 ],
            "I1": [ 10410 ],
            "I0": [ 9179 ],
            "F": [ 10700 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_40_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11181 ],
            "I1": [ 10700 ],
            "I0": [ 10046 ],
            "F": [ 11179 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_40": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10046 ],
            "D": [ 11179 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y2/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10085 ],
            "D": [ 11177 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_3_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y2/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9196 ],
            "I1": [ 9143 ],
            "I0": [ 9119 ],
            "F": [ 10528 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y1/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9129 ],
            "I1": [ 10528 ],
            "I0": [ 10039 ],
            "F": [ 11129 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_39_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y5/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10419 ],
            "I1": [ 9165 ],
            "I0": [ 9113 ],
            "F": [ 11141 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_39_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y4/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9211 ],
            "I1": [ 9143 ],
            "I0": [ 9165 ],
            "F": [ 10695 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_39_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y4/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11141 ],
            "I1": [ 10695 ],
            "I0": [ 10036 ],
            "F": [ 11170 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_39": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y4/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10036 ],
            "D": [ 11170 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_38_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y5/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "I1": [ 9143 ],
            "I0": [ 9165 ],
            "F": [ 10691 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_38_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y5/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11141 ],
            "I1": [ 10691 ],
            "I0": [ 10032 ],
            "F": [ 11166 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_38": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y5/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10032 ],
            "D": [ 11166 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_37_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y6/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9204 ],
            "I1": [ 9143 ],
            "I0": [ 9165 ],
            "F": [ 10687 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_37_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y6/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11141 ],
            "I1": [ 10687 ],
            "I0": [ 10027 ],
            "F": [ 11162 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_37": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y6/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10027 ],
            "D": [ 11162 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_36_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y7/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9200 ],
            "I1": [ 9143 ],
            "I0": [ 9165 ],
            "F": [ 10683 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_36_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y6/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11141 ],
            "I1": [ 10683 ],
            "I0": [ 10022 ],
            "F": [ 11158 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_36": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y6/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10022 ],
            "D": [ 11158 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_35_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y4/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9196 ],
            "I1": [ 9143 ],
            "I0": [ 9165 ],
            "F": [ 10679 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_35_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y4/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11141 ],
            "I1": [ 10679 ],
            "I0": [ 10018 ],
            "F": [ 11154 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_35": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y4/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10018 ],
            "D": [ 11154 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_34_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y11/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9189 ],
            "I1": [ 9143 ],
            "I0": [ 9165 ],
            "F": [ 10675 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_34_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y11/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11141 ],
            "I1": [ 10675 ],
            "I0": [ 10014 ],
            "F": [ 11150 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_34": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y11/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10014 ],
            "D": [ 11150 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_33_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y13/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9187 ],
            "I1": [ 9143 ],
            "I0": [ 9165 ],
            "F": [ 10671 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_33_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y13/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11141 ],
            "I1": [ 10671 ],
            "I0": [ 10010 ],
            "F": [ 11146 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_33": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y13/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10010 ],
            "D": [ 11146 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_32_D_LUT3_F_I1_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9123 ],
            "I1": [ 9165 ],
            "I0": [ 9113 ],
            "F": [ 10663 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_32_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9179 ],
            "I1": [ 9143 ],
            "I0": [ 9165 ],
            "F": [ 10661 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_32_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11141 ],
            "I1": [ 10661 ],
            "I0": [ 10006 ],
            "F": [ 11138 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_32": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10006 ],
            "D": [ 11138 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_31_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y5/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9163 ],
            "I2": [ 9162 ],
            "I1": [ 9155 ],
            "I0": [ 9113 ],
            "F": [ 10631 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_31_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y1/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10631 ],
            "I1": [ 9211 ],
            "I0": [ 10001 ],
            "F": [ 11134 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_31": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y1/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10001 ],
            "D": [ 11134 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_30_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y2/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10631 ],
            "I1": [ 9144 ],
            "I0": [ 9997 ],
            "F": [ 11131 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_30": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y2/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9997 ],
            "D": [ 11131 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y1/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10039 ],
            "D": [ 11129 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_2_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y3/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9189 ],
            "I1": [ 9143 ],
            "I0": [ 9119 ],
            "F": [ 10524 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y3/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9129 ],
            "I1": [ 10524 ],
            "I0": [ 9991 ],
            "F": [ 10846 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_29_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y1/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10631 ],
            "I1": [ 9204 ],
            "I0": [ 9988 ],
            "F": [ 11124 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_29": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y1/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9988 ],
            "D": [ 11124 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_28_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y2/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10631 ],
            "I1": [ 9200 ],
            "I0": [ 9984 ],
            "F": [ 11121 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_28": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y2/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9984 ],
            "D": [ 11121 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_27_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y1/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10631 ],
            "I1": [ 9196 ],
            "I0": [ 9980 ],
            "F": [ 11118 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_27": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y1/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9980 ],
            "D": [ 11118 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_26_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y6/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10631 ],
            "I1": [ 9189 ],
            "I0": [ 9976 ],
            "F": [ 11115 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_26": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y6/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9976 ],
            "D": [ 11115 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_25_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y8/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10631 ],
            "I1": [ 9187 ],
            "I0": [ 9972 ],
            "F": [ 11091 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_255_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y4/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11085 ],
            "I1": [ 9211 ],
            "I0": [ 9970 ],
            "F": [ 11111 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_255": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y4/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9970 ],
            "D": [ 11111 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_254_D_LUT3_F_I2_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y4/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10500 ],
            "I1": [ 9113 ],
            "I0": [ 9107 ],
            "F": [ 11108 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_254_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y4/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9137 ],
            "I0": [ 11108 ],
            "F": [ 11085 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_254_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y8/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11085 ],
            "I1": [ 9144 ],
            "I0": [ 9966 ],
            "F": [ 11105 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_254": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y8/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9966 ],
            "D": [ 11105 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_253_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y5/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11085 ],
            "I1": [ 9962 ],
            "I0": [ 9204 ],
            "F": [ 11102 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_253": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y5/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9962 ],
            "D": [ 11102 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_252_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y6/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11085 ],
            "I1": [ 9958 ],
            "I0": [ 9200 ],
            "F": [ 11099 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_252": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y6/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9958 ],
            "D": [ 11099 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_251_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y6/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11085 ],
            "I1": [ 9954 ],
            "I0": [ 9196 ],
            "F": [ 11096 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_251": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y6/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9954 ],
            "D": [ 11096 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_250_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y6/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11085 ],
            "I1": [ 9950 ],
            "I0": [ 9189 ],
            "F": [ 11093 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_250": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y6/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9950 ],
            "D": [ 11093 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_25": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9972 ],
            "D": [ 11091 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_24_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y4/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10631 ],
            "I1": [ 9179 ],
            "I0": [ 9944 ],
            "F": [ 11040 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_249_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y7/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11085 ],
            "I1": [ 9942 ],
            "I0": [ 9187 ],
            "F": [ 11087 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_249": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y7/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9942 ],
            "D": [ 11087 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_248_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y6/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11085 ],
            "I1": [ 9179 ],
            "I0": [ 9938 ],
            "F": [ 11083 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_248": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y6/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9938 ],
            "D": [ 11083 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_247_D_LUT3_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y7/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 9143 ],
            "I1": [ 10466 ],
            "I0": [ 9155 ],
            "F": [ 11045 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_247_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9187 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10438 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_247_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y7/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9211 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10463 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_247_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y7/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11045 ],
            "I1": [ 10463 ],
            "I0": [ 9933 ],
            "F": [ 11077 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_247": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y7/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9933 ],
            "D": [ 11077 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_246_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y11/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9144 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10458 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_246_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y11/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11045 ],
            "I1": [ 10458 ],
            "I0": [ 9928 ],
            "F": [ 11073 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_246": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y11/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9928 ],
            "D": [ 11073 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_245_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y7/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9204 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10454 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_245_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y7/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11045 ],
            "I1": [ 10454 ],
            "I0": [ 9923 ],
            "F": [ 11069 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_245": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y7/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9923 ],
            "D": [ 11069 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_244_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y10/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9200 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10450 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_244_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y10/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11045 ],
            "I1": [ 10450 ],
            "I0": [ 9918 ],
            "F": [ 11065 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_244": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y10/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9918 ],
            "D": [ 11065 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_243_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9196 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10446 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_243_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y15/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11045 ],
            "I1": [ 10446 ],
            "I0": [ 9913 ],
            "F": [ 11061 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_243": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y15/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9913 ],
            "D": [ 11061 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_242_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y6/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9189 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10442 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_242_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y7/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11045 ],
            "I1": [ 10442 ],
            "I0": [ 9908 ],
            "F": [ 11057 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_242": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y7/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9908 ],
            "D": [ 11057 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_241_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y15/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11045 ],
            "I1": [ 10438 ],
            "I0": [ 9903 ],
            "F": [ 11054 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_241": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y15/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9903 ],
            "D": [ 11054 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_240_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9179 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10433 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_240_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11045 ],
            "I1": [ 10433 ],
            "I0": [ 9898 ],
            "F": [ 11042 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_240": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9898 ],
            "D": [ 11042 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_24": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y4/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9944 ],
            "D": [ 11040 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_23_D_LUT3_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y7/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9179 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10584 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_23_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y6/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10466 ],
            "I1": [ 9155 ],
            "I0": [ 9113 ],
            "F": [ 10713 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_23_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y3/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9211 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10626 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_23_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y1/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10713 ],
            "I1": [ 10626 ],
            "I0": [ 9891 ],
            "F": [ 10985 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_239_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y7/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9143 ],
            "I2": [ 10411 ],
            "I1": [ 10410 ],
            "I0": [ 9211 ],
            "F": [ 10428 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_239_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y7/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10999 ],
            "I1": [ 10428 ],
            "I0": [ 9889 ],
            "F": [ 11032 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_239": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y7/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9889 ],
            "D": [ 11032 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_238_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y10/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9143 ],
            "I1": [ 10410 ],
            "I0": [ 9155 ],
            "F": [ 10417 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_238_D_LUT4_F_I2_LUT2_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9143 ],
            "I2": [ 10411 ],
            "I1": [ 10410 ],
            "I0": [ 9179 ],
            "F": [ 10378 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_238_D_LUT4_F_I2_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y10/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9123 ],
            "I0": [ 10417 ],
            "F": [ 10999 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_238_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y10/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10417 ],
            "I1": [ 9144 ],
            "I0": [ 9884 ],
            "F": [ 11026 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_238": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y10/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9884 ],
            "D": [ 11026 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_237_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9143 ],
            "I2": [ 10411 ],
            "I1": [ 10410 ],
            "I0": [ 9204 ],
            "F": [ 10399 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_237_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10999 ],
            "I1": [ 10399 ],
            "I0": [ 9880 ],
            "F": [ 11022 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_237": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9880 ],
            "D": [ 11022 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_236_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y8/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9143 ],
            "I2": [ 10411 ],
            "I1": [ 10410 ],
            "I0": [ 9200 ],
            "F": [ 10395 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_236_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10999 ],
            "I1": [ 10395 ],
            "I0": [ 9875 ],
            "F": [ 11018 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_236": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9875 ],
            "D": [ 11018 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_235_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y12/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9143 ],
            "I2": [ 10411 ],
            "I1": [ 10410 ],
            "I0": [ 9196 ],
            "F": [ 10391 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_235_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y12/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10999 ],
            "I1": [ 10391 ],
            "I0": [ 9870 ],
            "F": [ 11014 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_235": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y12/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9870 ],
            "D": [ 11014 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_234_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y7/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9143 ],
            "I2": [ 10411 ],
            "I1": [ 10410 ],
            "I0": [ 9189 ],
            "F": [ 10387 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_234_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10999 ],
            "I1": [ 10387 ],
            "I0": [ 9865 ],
            "F": [ 11010 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_234": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9865 ],
            "D": [ 11010 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_233_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9143 ],
            "I2": [ 10411 ],
            "I1": [ 10410 ],
            "I0": [ 9187 ],
            "F": [ 10383 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_233_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y13/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10999 ],
            "I1": [ 10383 ],
            "I0": [ 9860 ],
            "F": [ 11006 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_233": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y13/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9860 ],
            "D": [ 11006 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_232_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y12/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10999 ],
            "I1": [ 10378 ],
            "I0": [ 9855 ],
            "F": [ 10996 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_232": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y12/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9855 ],
            "D": [ 10996 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_231_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y11/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9123 ],
            "I1": [ 9165 ],
            "I0": [ 9113 ],
            "F": [ 10958 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_231_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y7/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9211 ],
            "I1": [ 9143 ],
            "I0": [ 9165 ],
            "F": [ 10374 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_231_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y7/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10958 ],
            "I1": [ 10374 ],
            "I0": [ 9850 ],
            "F": [ 10991 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_231": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y7/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9850 ],
            "D": [ 10991 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_230_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y11/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "I1": [ 9143 ],
            "I0": [ 9165 ],
            "F": [ 10370 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_230_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y10/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10958 ],
            "I1": [ 10370 ],
            "I0": [ 9845 ],
            "F": [ 10987 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_230": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y10/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9845 ],
            "D": [ 10987 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_23": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y1/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9891 ],
            "D": [ 10985 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_22_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y3/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9144 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10622 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_22_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y3/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10713 ],
            "I1": [ 10622 ],
            "I0": [ 9838 ],
            "F": [ 10939 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_229_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y10/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9204 ],
            "I1": [ 9143 ],
            "I0": [ 9165 ],
            "F": [ 10366 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_229_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y10/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10958 ],
            "I1": [ 10366 ],
            "I0": [ 9836 ],
            "F": [ 10979 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_229": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y10/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9836 ],
            "D": [ 10979 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_228_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y8/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9200 ],
            "I1": [ 9143 ],
            "I0": [ 9165 ],
            "F": [ 10358 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_228_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y8/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10958 ],
            "I1": [ 10358 ],
            "I0": [ 9831 ],
            "F": [ 10975 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_228": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y8/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9831 ],
            "D": [ 10975 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_227_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10958 ],
            "I1": [ 10973 ],
            "I0": [ 9826 ],
            "F": [ 10971 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_227": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9826 ],
            "D": [ 10971 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_226_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y11/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10958 ],
            "I1": [ 10969 ],
            "I0": [ 9822 ],
            "F": [ 10967 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_226": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y11/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9822 ],
            "D": [ 10967 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_225_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y14/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10958 ],
            "I1": [ 10965 ],
            "I0": [ 9818 ],
            "F": [ 10963 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_225": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y14/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9818 ],
            "D": [ 10963 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_224_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10958 ],
            "I1": [ 10956 ],
            "I0": [ 9814 ],
            "F": [ 10953 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_224": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y14/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9814 ],
            "D": [ 10953 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_223_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y5/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10926 ],
            "I1": [ 9211 ],
            "I0": [ 9809 ],
            "F": [ 10950 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_223": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y5/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9809 ],
            "D": [ 10950 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_222_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y8/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10926 ],
            "I1": [ 9144 ],
            "I0": [ 9805 ],
            "F": [ 10947 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_222": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y8/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9805 ],
            "D": [ 10947 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_221_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y6/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10926 ],
            "I1": [ 9204 ],
            "I0": [ 9801 ],
            "F": [ 10944 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_221": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y6/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9801 ],
            "D": [ 10944 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_220_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y11/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10926 ],
            "I1": [ 9200 ],
            "I0": [ 9797 ],
            "F": [ 10941 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_220": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y11/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9797 ],
            "D": [ 10941 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_22": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y3/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9838 ],
            "D": [ 10939 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_21_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9204 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10612 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_21_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10713 ],
            "I1": [ 10612 ],
            "I0": [ 9791 ],
            "F": [ 10896 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_219_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y11/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10926 ],
            "I1": [ 9196 ],
            "I0": [ 9789 ],
            "F": [ 10934 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_219": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y11/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9789 ],
            "D": [ 10934 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_218_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y10/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10926 ],
            "I1": [ 9189 ],
            "I0": [ 9785 ],
            "F": [ 10931 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_218": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y10/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9785 ],
            "D": [ 10931 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_217_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y12/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10926 ],
            "I1": [ 9187 ],
            "I0": [ 9781 ],
            "F": [ 10928 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_217": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y12/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9781 ],
            "D": [ 10928 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_216_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y13/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10926 ],
            "I1": [ 9179 ],
            "I0": [ 9777 ],
            "F": [ 10924 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_216": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y13/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9777 ],
            "D": [ 10924 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_215_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y10/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10466 ],
            "I1": [ 9155 ],
            "I0": [ 9113 ],
            "F": [ 10888 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_215_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y8/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10888 ],
            "I1": [ 10921 ],
            "I0": [ 9773 ],
            "F": [ 10919 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_215": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y8/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9773 ],
            "D": [ 10919 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_214_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y13/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10888 ],
            "I1": [ 10917 ],
            "I0": [ 9769 ],
            "F": [ 10915 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_214": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y13/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9769 ],
            "D": [ 10915 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_213_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y8/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10888 ],
            "I1": [ 10913 ],
            "I0": [ 9765 ],
            "F": [ 10911 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_213": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y8/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9765 ],
            "D": [ 10911 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_212_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y12/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10888 ],
            "I1": [ 10909 ],
            "I0": [ 9761 ],
            "F": [ 10907 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_212": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y12/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9761 ],
            "D": [ 10907 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_211_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y14/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10888 ],
            "I1": [ 10905 ],
            "I0": [ 9757 ],
            "F": [ 10903 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_211": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y14/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9757 ],
            "D": [ 10903 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_210_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y11/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10888 ],
            "I1": [ 10901 ],
            "I0": [ 9753 ],
            "F": [ 10898 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_210": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y11/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9753 ],
            "D": [ 10898 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_21": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9791 ],
            "D": [ 10896 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_20_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y3/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9200 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10608 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_20_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10713 ],
            "I1": [ 10608 ],
            "I0": [ 9746 ],
            "F": [ 10848 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_209_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y14/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10888 ],
            "I1": [ 10892 ],
            "I0": [ 9744 ],
            "F": [ 10890 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_209": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y14/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9744 ],
            "D": [ 10890 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_208_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10888 ],
            "I1": [ 10887 ],
            "I0": [ 9740 ],
            "F": [ 10885 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_208": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y14/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9740 ],
            "D": [ 10885 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_207_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y10/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9123 ],
            "I0": [ 10877 ],
            "F": [ 10853 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_207_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y7/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10853 ],
            "I1": [ 10882 ],
            "I0": [ 9736 ],
            "F": [ 10879 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_207": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y7/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9736 ],
            "D": [ 10879 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_206_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y10/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10877 ],
            "I1": [ 9144 ],
            "I0": [ 9731 ],
            "F": [ 10875 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_206": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y10/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9731 ],
            "D": [ 10875 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_205_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y8/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10853 ],
            "I1": [ 10873 ],
            "I0": [ 9727 ],
            "F": [ 10871 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_205": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y8/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9727 ],
            "D": [ 10871 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_204_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y12/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10853 ],
            "I1": [ 10869 ],
            "I0": [ 9723 ],
            "F": [ 10867 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_204": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y12/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9723 ],
            "D": [ 10867 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_203_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y12/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10853 ],
            "I1": [ 10865 ],
            "I0": [ 9719 ],
            "F": [ 10863 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_203": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y12/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9719 ],
            "D": [ 10863 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_202_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y13/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10853 ],
            "I1": [ 10861 ],
            "I0": [ 9715 ],
            "F": [ 10859 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_202": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y13/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9715 ],
            "D": [ 10859 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_201_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y14/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10853 ],
            "I1": [ 10857 ],
            "I0": [ 9711 ],
            "F": [ 10855 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_201": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y14/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9711 ],
            "D": [ 10855 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_200_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y13/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10853 ],
            "I1": [ 10852 ],
            "I0": [ 9707 ],
            "F": [ 10850 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_200": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y13/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9707 ],
            "D": [ 10850 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_20": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9746 ],
            "D": [ 10848 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y3/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9991 ],
            "D": [ 10846 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_1_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y5/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9187 ],
            "I1": [ 9143 ],
            "I0": [ 9119 ],
            "F": [ 10515 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y5/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9129 ],
            "I1": [ 10515 ],
            "I0": [ 9699 ],
            "F": [ 10352 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_19_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y5/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9196 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10604 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_19_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y5/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10713 ],
            "I1": [ 10604 ],
            "I0": [ 9696 ],
            "F": [ 10799 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_199_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9123 ],
            "I1": [ 9119 ],
            "I0": [ 9113 ],
            "F": [ 10810 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_199_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y7/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10810 ],
            "I1": [ 10839 ],
            "I0": [ 9694 ],
            "F": [ 10836 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_199": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y7/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9694 ],
            "D": [ 10836 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_198_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y13/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10810 ],
            "I1": [ 10834 ],
            "I0": [ 9689 ],
            "F": [ 10832 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_198": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y13/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9689 ],
            "D": [ 10832 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_197_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y8/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10810 ],
            "I1": [ 10830 ],
            "I0": [ 9685 ],
            "F": [ 10828 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_197": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y8/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9685 ],
            "D": [ 10828 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_196_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y11/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10810 ],
            "I1": [ 10826 ],
            "I0": [ 9681 ],
            "F": [ 10824 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_196": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y11/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9681 ],
            "D": [ 10824 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_195_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10810 ],
            "I1": [ 10822 ],
            "I0": [ 9677 ],
            "F": [ 10820 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_195": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9677 ],
            "D": [ 10820 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_194_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y11/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10810 ],
            "I1": [ 10818 ],
            "I0": [ 9673 ],
            "F": [ 10816 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_194": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y11/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9673 ],
            "D": [ 10816 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_193_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y14/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10810 ],
            "I1": [ 10814 ],
            "I0": [ 9669 ],
            "F": [ 10812 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_193": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y14/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9669 ],
            "D": [ 10812 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_192_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y14/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10810 ],
            "I1": [ 10809 ],
            "I0": [ 9665 ],
            "F": [ 10807 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_192": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y14/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9665 ],
            "D": [ 10807 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_191_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y3/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10502 ],
            "I1": [ 9211 ],
            "I0": [ 9661 ],
            "F": [ 10804 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_191": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y3/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9661 ],
            "D": [ 10804 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_190_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y4/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10502 ],
            "I1": [ 9144 ],
            "I0": [ 9657 ],
            "F": [ 10801 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_190": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y4/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9657 ],
            "D": [ 10801 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_19": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y5/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9696 ],
            "D": [ 10799 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_18_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y5/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9189 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10600 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_18_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y4/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10713 ],
            "I1": [ 10600 ],
            "I0": [ 9651 ],
            "F": [ 10761 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_189_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y6/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10502 ],
            "I1": [ 9204 ],
            "I0": [ 9649 ],
            "F": [ 10794 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_189": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y6/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9649 ],
            "D": [ 10794 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_188_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y8/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10502 ],
            "I1": [ 9200 ],
            "I0": [ 9645 ],
            "F": [ 10791 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_188": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y8/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9645 ],
            "D": [ 10791 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_187_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y3/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10502 ],
            "I1": [ 9196 ],
            "I0": [ 9641 ],
            "F": [ 10788 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_187": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y3/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9641 ],
            "D": [ 10788 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_186_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10502 ],
            "I1": [ 9189 ],
            "I0": [ 9637 ],
            "F": [ 10785 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_186": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y13/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9637 ],
            "D": [ 10785 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_185_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10502 ],
            "I1": [ 9187 ],
            "I0": [ 9633 ],
            "F": [ 10782 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_185": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9633 ],
            "D": [ 10782 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_184_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y10/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10502 ],
            "I1": [ 9179 ],
            "I0": [ 9629 ],
            "F": [ 10779 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_184": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y10/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9629 ],
            "D": [ 10779 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_183_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y3/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10745 ],
            "I1": [ 10777 ],
            "I0": [ 9625 ],
            "F": [ 10775 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_183": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y3/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9625 ],
            "D": [ 10775 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_182_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y5/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10745 ],
            "I1": [ 10773 ],
            "I0": [ 9621 ],
            "F": [ 10771 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_182": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y5/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9621 ],
            "D": [ 10771 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_181_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y6/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10745 ],
            "I1": [ 10769 ],
            "I0": [ 9617 ],
            "F": [ 10767 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_181": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y6/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9617 ],
            "D": [ 10767 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_180_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y7/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10745 ],
            "I1": [ 10765 ],
            "I0": [ 9613 ],
            "F": [ 10763 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_180": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y7/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9613 ],
            "D": [ 10763 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_18": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y4/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9651 ],
            "D": [ 10761 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_17_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y7/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9187 ],
            "I2": [ 9143 ],
            "I1": [ 10411 ],
            "I0": [ 10466 ],
            "F": [ 10596 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_17_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y7/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10713 ],
            "I1": [ 10596 ],
            "I0": [ 9607 ],
            "F": [ 10715 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_179_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y4/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10745 ],
            "I1": [ 10757 ],
            "I0": [ 9605 ],
            "F": [ 10755 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_179": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y4/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9605 ],
            "D": [ 10755 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_178_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y12/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10745 ],
            "I1": [ 10753 ],
            "I0": [ 9601 ],
            "F": [ 10751 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_178": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y12/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9601 ],
            "D": [ 10751 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_177_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y14/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10745 ],
            "I1": [ 10749 ],
            "I0": [ 9597 ],
            "F": [ 10747 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_177": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y14/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9597 ],
            "D": [ 10747 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_176_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10745 ],
            "I1": [ 10743 ],
            "I0": [ 9592 ],
            "F": [ 10741 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_176": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9592 ],
            "D": [ 10741 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_175_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y2/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10702 ],
            "I1": [ 10739 ],
            "I0": [ 9587 ],
            "F": [ 10737 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_175": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y2/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9587 ],
            "D": [ 10737 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_174_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y5/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10735 ],
            "I1": [ 9144 ],
            "I0": [ 9582 ],
            "F": [ 10733 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_174": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y5/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9582 ],
            "D": [ 10733 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_173_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y6/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10702 ],
            "I1": [ 10731 ],
            "I0": [ 9578 ],
            "F": [ 10729 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_173": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y6/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9578 ],
            "D": [ 10729 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_172_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y10/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10702 ],
            "I1": [ 10727 ],
            "I0": [ 9573 ],
            "F": [ 10725 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_172": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y10/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9573 ],
            "D": [ 10725 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_171_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y5/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10702 ],
            "I1": [ 10723 ],
            "I0": [ 9568 ],
            "F": [ 10721 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_171": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y5/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9568 ],
            "D": [ 10721 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_170_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y11/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10702 ],
            "I1": [ 10719 ],
            "I0": [ 9563 ],
            "F": [ 10717 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_170": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y11/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9563 ],
            "D": [ 10717 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_17": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y7/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9607 ],
            "D": [ 10715 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_16_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y5/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10713 ],
            "I1": [ 10584 ],
            "I0": [ 9556 ],
            "F": [ 10656 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_169_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y12/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10702 ],
            "I1": [ 10711 ],
            "I0": [ 9553 ],
            "F": [ 10709 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_169": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y12/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9553 ],
            "D": [ 10709 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_168_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10702 ],
            "I1": [ 10700 ],
            "I0": [ 9548 ],
            "F": [ 10697 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_168": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9548 ],
            "D": [ 10697 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_167_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y4/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10663 ],
            "I1": [ 10695 ],
            "I0": [ 9543 ],
            "F": [ 10693 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_167": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y2/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9543 ],
            "D": [ 10693 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_166_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y5/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10663 ],
            "I1": [ 10691 ],
            "I0": [ 9538 ],
            "F": [ 10689 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_166": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y5/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9538 ],
            "D": [ 10689 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_165_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y6/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10663 ],
            "I1": [ 10687 ],
            "I0": [ 9534 ],
            "F": [ 10685 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_165": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y6/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9534 ],
            "D": [ 10685 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_164_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y10/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10663 ],
            "I1": [ 10683 ],
            "I0": [ 9530 ],
            "F": [ 10681 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_164": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y10/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9530 ],
            "D": [ 10681 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_163_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y4/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10663 ],
            "I1": [ 10679 ],
            "I0": [ 9525 ],
            "F": [ 10677 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_163": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y4/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9525 ],
            "D": [ 10677 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_162_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y12/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10663 ],
            "I1": [ 10675 ],
            "I0": [ 9520 ],
            "F": [ 10673 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_162": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y12/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9520 ],
            "D": [ 10673 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_161_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10663 ],
            "I1": [ 10671 ],
            "I0": [ 9515 ],
            "F": [ 10669 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_161": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y13/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9515 ],
            "D": [ 10669 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_160_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10663 ],
            "I1": [ 10661 ],
            "I0": [ 9510 ],
            "F": [ 10658 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_160": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9510 ],
            "D": [ 10658 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_16": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y5/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9556 ],
            "D": [ 10656 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_15_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y2/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9143 ],
            "I2": [ 10411 ],
            "I1": [ 10410 ],
            "I0": [ 9211 ],
            "F": [ 10578 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_15_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y1/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10403 ],
            "I1": [ 10578 ],
            "I0": [ 9503 ],
            "F": [ 10618 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_159_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y2/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10631 ],
            "I1": [ 9211 ],
            "I0": [ 9500 ],
            "F": [ 10651 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_159": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y2/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9500 ],
            "D": [ 10651 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_158_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y2/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10631 ],
            "I1": [ 9144 ],
            "I0": [ 9496 ],
            "F": [ 10648 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_158": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y2/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9496 ],
            "D": [ 10648 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_157_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y6/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10631 ],
            "I1": [ 9204 ],
            "I0": [ 9492 ],
            "F": [ 10645 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_157": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y6/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9492 ],
            "D": [ 10645 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_156_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y5/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10631 ],
            "I1": [ 9200 ],
            "I0": [ 9488 ],
            "F": [ 10642 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_156": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y5/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9488 ],
            "D": [ 10642 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_155_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y2/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10631 ],
            "I1": [ 9196 ],
            "I0": [ 9484 ],
            "F": [ 10639 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_155": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y2/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9484 ],
            "D": [ 10639 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_154_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y4/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10631 ],
            "I1": [ 9189 ],
            "I0": [ 9480 ],
            "F": [ 10636 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_154": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y4/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9480 ],
            "D": [ 10636 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_153_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y5/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10631 ],
            "I1": [ 9187 ],
            "I0": [ 9476 ],
            "F": [ 10633 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_153": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y5/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9476 ],
            "D": [ 10633 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_152_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y3/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10631 ],
            "I1": [ 9179 ],
            "I0": [ 9471 ],
            "F": [ 10629 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_152": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y3/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9471 ],
            "D": [ 10629 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_151_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y6/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10466 ],
            "I1": [ 9155 ],
            "I0": [ 9113 ],
            "F": [ 10586 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_151_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y2/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10586 ],
            "I1": [ 10626 ],
            "I0": [ 9466 ],
            "F": [ 10624 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_151": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y2/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9466 ],
            "D": [ 10624 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_150_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y2/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10586 ],
            "I1": [ 10622 ],
            "I0": [ 9461 ],
            "F": [ 10620 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_150": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y2/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9461 ],
            "D": [ 10620 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_15": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y1/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9503 ],
            "D": [ 10618 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_14_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y3/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10410 ],
            "I1": [ 9155 ],
            "I0": [ 9113 ],
            "F": [ 10573 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_14_D_LUT4_F_I2_LUT2_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y7/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9143 ],
            "I2": [ 10411 ],
            "I1": [ 10410 ],
            "I0": [ 9179 ],
            "F": [ 10547 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_14_D_LUT4_F_I2_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y3/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10419 ],
            "I0": [ 10573 ],
            "F": [ 10403 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_14_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y3/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10573 ],
            "I1": [ 9144 ],
            "I0": [ 9454 ],
            "F": [ 10563 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_149_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y5/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10586 ],
            "I1": [ 10612 ],
            "I0": [ 9452 ],
            "F": [ 10610 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_149": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y5/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9452 ],
            "D": [ 10610 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_148_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y3/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10586 ],
            "I1": [ 10608 ],
            "I0": [ 9447 ],
            "F": [ 10606 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_148": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y3/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9447 ],
            "D": [ 10606 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_147_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y5/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10586 ],
            "I1": [ 10604 ],
            "I0": [ 9442 ],
            "F": [ 10602 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_147": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y5/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9442 ],
            "D": [ 10602 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_146_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y5/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10586 ],
            "I1": [ 10600 ],
            "I0": [ 9437 ],
            "F": [ 10598 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_146": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y5/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9437 ],
            "D": [ 10598 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_145_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y7/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10586 ],
            "I1": [ 10596 ],
            "I0": [ 9432 ],
            "F": [ 10594 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_145": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y7/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9432 ],
            "D": [ 10594 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_144_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y7/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10586 ],
            "I1": [ 10584 ],
            "I0": [ 9426 ],
            "F": [ 10581 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_144": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y7/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9426 ],
            "D": [ 10581 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_143_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y3/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9123 ],
            "I0": [ 10573 ],
            "F": [ 10548 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_143_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y2/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10548 ],
            "I1": [ 10578 ],
            "I0": [ 9421 ],
            "F": [ 10575 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_143": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y2/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9421 ],
            "D": [ 10575 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_142_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y3/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9123 ],
            "I2": [ 10573 ],
            "I1": [ 9144 ],
            "I0": [ 9416 ],
            "F": [ 10571 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_142": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y3/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9416 ],
            "D": [ 10571 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_141_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y3/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10548 ],
            "I1": [ 10560 ],
            "I0": [ 9412 ],
            "F": [ 10568 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_141": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y3/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9412 ],
            "D": [ 10568 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_140_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y2/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10548 ],
            "I1": [ 10517 ],
            "I0": [ 9408 ],
            "F": [ 10565 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_140": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y2/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9408 ],
            "D": [ 10565 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_14": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y3/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9454 ],
            "D": [ 10563 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_13_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y2/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9143 ],
            "I2": [ 10411 ],
            "I1": [ 10410 ],
            "I0": [ 9204 ],
            "F": [ 10560 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_13_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y2/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10403 ],
            "I1": [ 10560 ],
            "I0": [ 9402 ],
            "F": [ 10520 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_139_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y2/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10548 ],
            "I1": [ 10469 ],
            "I0": [ 9399 ],
            "F": [ 10557 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_139": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y2/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9399 ],
            "D": [ 10557 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_138_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y5/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10548 ],
            "I1": [ 10401 ],
            "I0": [ 9395 ],
            "F": [ 10554 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_138": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y5/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9395 ],
            "D": [ 10554 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_137_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y7/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10548 ],
            "I1": [ 10552 ],
            "I0": [ 9391 ],
            "F": [ 10550 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_137": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y7/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9391 ],
            "D": [ 10550 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_136_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y7/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10548 ],
            "I1": [ 10547 ],
            "I0": [ 9387 ],
            "F": [ 10545 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_136": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y7/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9387 ],
            "D": [ 10545 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_135_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y1/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9121 ],
            "I1": [ 10543 ],
            "I0": [ 9383 ],
            "F": [ 10541 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_135": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y1/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9383 ],
            "D": [ 10541 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_134_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y1/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9121 ],
            "I1": [ 9141 ],
            "I0": [ 9379 ],
            "F": [ 10538 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_134": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y1/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9379 ],
            "D": [ 10538 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_133_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y1/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9121 ],
            "I1": [ 10536 ],
            "I0": [ 9375 ],
            "F": [ 10534 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_133": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y1/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9375 ],
            "D": [ 10534 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_132_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y3/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9121 ],
            "I1": [ 10532 ],
            "I0": [ 9371 ],
            "F": [ 10530 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_132": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y3/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9371 ],
            "D": [ 10530 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_131_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y2/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9121 ],
            "I1": [ 10528 ],
            "I0": [ 9367 ],
            "F": [ 10526 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_131": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y2/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9367 ],
            "D": [ 10526 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_130_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y1/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9121 ],
            "I1": [ 10524 ],
            "I0": [ 9363 ],
            "F": [ 10522 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_130": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y1/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9363 ],
            "D": [ 10522 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_13": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y2/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9402 ],
            "D": [ 10520 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_12_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y2/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9143 ],
            "I2": [ 10411 ],
            "I1": [ 10410 ],
            "I0": [ 9200 ],
            "F": [ 10517 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_12_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y1/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10403 ],
            "I1": [ 10517 ],
            "I0": [ 9357 ],
            "F": [ 10472 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_129_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y5/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9121 ],
            "I1": [ 10515 ],
            "I0": [ 9354 ],
            "F": [ 10513 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_129": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y5/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9354 ],
            "D": [ 10513 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_128_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y3/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9121 ],
            "I1": [ 10511 ],
            "I0": [ 9350 ],
            "F": [ 10508 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_128": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y3/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9350 ],
            "D": [ 10508 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_127_D_LUT3_F_I2_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y4/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9163 ],
            "I1": [ 9162 ],
            "I0": [ 9155 ],
            "F": [ 10500 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_127_D_LUT3_F_I2_LUT4_F_I2_LUT2_I1_1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y5/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9163 ],
            "I1": [ 9162 ],
            "I0": [ 9155 ],
            "F": [ 10411 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_127_D_LUT3_F_I2_LUT4_F_I2_LUT2_I1_1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y5/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9163 ],
            "I0": [ 9162 ],
            "F": [ 10466 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_127_D_LUT3_F_I2_LUT4_F_I2_LUT2_I1_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y4/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10500 ],
            "I0": [ 9113 ],
            "F": [ 9143 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_127_D_LUT3_F_I2_LUT4_F_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y4/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10500 ],
            "I0": [ 9113 ],
            "F": [ 10502 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_127_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y5/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9137 ],
            "I2": [ 10500 ],
            "I1": [ 9113 ],
            "I0": [ 9107 ],
            "F": [ 10476 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_127_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y5/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10476 ],
            "I1": [ 9211 ],
            "I0": [ 9345 ],
            "F": [ 10496 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_127": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y5/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9345 ],
            "D": [ 10496 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_126_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y8/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10476 ],
            "I1": [ 9144 ],
            "I0": [ 9341 ],
            "F": [ 10493 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_126": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y8/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9341 ],
            "D": [ 10493 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_125_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y8/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10476 ],
            "I1": [ 9204 ],
            "I0": [ 9337 ],
            "F": [ 10490 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_125": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y8/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9337 ],
            "D": [ 10490 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_124_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y5/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10476 ],
            "I1": [ 9200 ],
            "I0": [ 9333 ],
            "F": [ 10487 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_124": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y5/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9333 ],
            "D": [ 10487 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_123_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10476 ],
            "I1": [ 9196 ],
            "I0": [ 9329 ],
            "F": [ 10484 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_123": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9329 ],
            "D": [ 10484 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_122_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y5/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10476 ],
            "I1": [ 9189 ],
            "I0": [ 9325 ],
            "F": [ 10481 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_122": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y5/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9325 ],
            "D": [ 10481 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_121_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y14/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10476 ],
            "I1": [ 9187 ],
            "I0": [ 9321 ],
            "F": [ 10478 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_121": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y14/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9321 ],
            "D": [ 10478 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_120_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y12/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10476 ],
            "I1": [ 9179 ],
            "I0": [ 9316 ],
            "F": [ 10474 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_120": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y12/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9316 ],
            "D": [ 10474 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_12": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y1/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9357 ],
            "D": [ 10472 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_11_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y3/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9143 ],
            "I2": [ 10411 ],
            "I1": [ 10410 ],
            "I0": [ 9196 ],
            "F": [ 10469 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_11_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y3/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10403 ],
            "I1": [ 10469 ],
            "I0": [ 9310 ],
            "F": [ 10413 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_119_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y6/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 9143 ],
            "I1": [ 10466 ],
            "I0": [ 9155 ],
            "F": [ 10434 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_119_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y7/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10434 ],
            "I1": [ 10463 ],
            "I0": [ 9307 ],
            "F": [ 10460 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_119": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y7/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9307 ],
            "D": [ 10460 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_118_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y11/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10434 ],
            "I1": [ 10458 ],
            "I0": [ 9302 ],
            "F": [ 10456 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_118": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y11/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9302 ],
            "D": [ 10456 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_117_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y11/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10434 ],
            "I1": [ 10454 ],
            "I0": [ 9298 ],
            "F": [ 10452 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_117": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y11/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9298 ],
            "D": [ 10452 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_116_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y8/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10434 ],
            "I1": [ 10450 ],
            "I0": [ 9294 ],
            "F": [ 10448 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_116": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y8/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9294 ],
            "D": [ 10448 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_115_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y15/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10434 ],
            "I1": [ 10446 ],
            "I0": [ 9290 ],
            "F": [ 10444 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_115": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y15/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9290 ],
            "D": [ 10444 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_114_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y6/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10434 ],
            "I1": [ 10442 ],
            "I0": [ 9286 ],
            "F": [ 10440 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_114": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y6/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9286 ],
            "D": [ 10440 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_113_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y15/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10434 ],
            "I1": [ 10438 ],
            "I0": [ 9282 ],
            "F": [ 10436 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_113": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y15/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9282 ],
            "D": [ 10436 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_112_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10434 ],
            "I1": [ 10433 ],
            "I0": [ 9278 ],
            "F": [ 10431 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_112": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9278 ],
            "D": [ 10431 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_111_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y10/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10419 ],
            "I0": [ 10417 ],
            "F": [ 10379 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_111_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y7/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10379 ],
            "I1": [ 10428 ],
            "I0": [ 9274 ],
            "F": [ 10425 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_111": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y7/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9274 ],
            "D": [ 10425 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_110_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y10/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10419 ],
            "I2": [ 10417 ],
            "I1": [ 9144 ],
            "I0": [ 9269 ],
            "F": [ 10415 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_110": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y10/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9269 ],
            "D": [ 10415 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_11": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y3/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9310 ],
            "D": [ 10413 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_10_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y5/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9143 ],
            "I2": [ 10411 ],
            "I1": [ 10410 ],
            "I0": [ 9189 ],
            "F": [ 10401 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y8/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10403 ],
            "I1": [ 10401 ],
            "I0": [ 9263 ],
            "F": [ 10354 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_109_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y11/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10379 ],
            "I1": [ 10399 ],
            "I0": [ 9260 ],
            "F": [ 10397 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_109": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y11/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9260 ],
            "D": [ 10397 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_108_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y8/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10379 ],
            "I1": [ 10395 ],
            "I0": [ 9256 ],
            "F": [ 10393 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_108": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y8/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9256 ],
            "D": [ 10393 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_107_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y12/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10379 ],
            "I1": [ 10391 ],
            "I0": [ 9252 ],
            "F": [ 10389 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_107": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y12/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9252 ],
            "D": [ 10389 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_106_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y7/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10379 ],
            "I1": [ 10387 ],
            "I0": [ 9248 ],
            "F": [ 10385 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_106": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y7/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9248 ],
            "D": [ 10385 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_105_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10379 ],
            "I1": [ 10383 ],
            "I0": [ 9244 ],
            "F": [ 10381 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_105": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9244 ],
            "D": [ 10381 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_104_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y12/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10379 ],
            "I1": [ 10378 ],
            "I0": [ 9240 ],
            "F": [ 10376 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_104": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y12/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9240 ],
            "D": [ 10376 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_103_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y7/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10360 ],
            "I1": [ 10374 ],
            "I0": [ 9236 ],
            "F": [ 10372 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_103": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y7/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9236 ],
            "D": [ 10372 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_102_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y12/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10360 ],
            "I1": [ 10370 ],
            "I0": [ 9232 ],
            "F": [ 10368 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_102": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y12/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9232 ],
            "D": [ 10368 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_101_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y11/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10360 ],
            "I1": [ 10366 ],
            "I0": [ 9228 ],
            "F": [ 10364 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_101": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y11/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9228 ],
            "D": [ 10364 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_100_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y8/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10360 ],
            "I1": [ 10358 ],
            "I0": [ 9224 ],
            "F": [ 10356 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_100": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y8/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9224 ],
            "D": [ 10356 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_10": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y8/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9263 ],
            "D": [ 10354 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y5/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9699 ],
            "D": [ 10352 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataIn_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y4/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10348 ],
            "D": [ 10350 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y4/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8628 ],
            "I0": [ 10348 ],
            "F": [ 9216 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_9_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y8/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10345 ],
            "I0": [ 7883 ],
            "F": [ 10298 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_99_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8136 ],
            "I0": [ 10342 ],
            "F": [ 10339 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_99": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8136 ],
            "D": [ 10339 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_98_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y10/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10337 ],
            "I0": [ 7995 ],
            "F": [ 10334 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_98": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y10/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7995 ],
            "D": [ 10334 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_97_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y14/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 7898 ],
            "I0": [ 10332 ],
            "F": [ 10329 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_97": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y14/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7898 ],
            "D": [ 10329 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_96_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10327 ],
            "I0": [ 8607 ],
            "F": [ 10324 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_96": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8607 ],
            "D": [ 10324 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_95_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y6/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10322 ],
            "I0": [ 8525 ],
            "F": [ 10320 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_95": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y6/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8525 ],
            "D": [ 10320 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_94_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y12/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10318 ],
            "I0": [ 8376 ],
            "F": [ 10316 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_94": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y12/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8376 ],
            "D": [ 10316 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_93_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y7/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8293 ],
            "I0": [ 10314 ],
            "F": [ 10312 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_93": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y7/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8293 ],
            "D": [ 10312 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_92_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y8/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10310 ],
            "I0": [ 8236 ],
            "F": [ 10308 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_92": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y8/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8236 ],
            "D": [ 10308 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_91_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y11/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10306 ],
            "I0": [ 8126 ],
            "F": [ 10304 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_91": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y11/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8126 ],
            "D": [ 10304 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_90_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y8/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10302 ],
            "I0": [ 7991 ],
            "F": [ 10300 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_90": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y8/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7991 ],
            "D": [ 10300 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_9": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y8/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7883 ],
            "D": [ 10298 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y7/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10296 ],
            "I0": [ 8624 ],
            "F": [ 10244 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_89_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y14/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10293 ],
            "I0": [ 7893 ],
            "F": [ 10291 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_89": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y14/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7893 ],
            "D": [ 10291 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_88_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y13/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10289 ],
            "I0": [ 8596 ],
            "F": [ 10286 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_88": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y13/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8596 ],
            "D": [ 10286 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_87_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y6/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8524 ],
            "I0": [ 10284 ],
            "F": [ 10281 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_87": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y6/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8524 ],
            "D": [ 10281 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_86_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y13/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8383 ],
            "I0": [ 10279 ],
            "F": [ 10276 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_86": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y13/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8383 ],
            "D": [ 10276 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_85_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y7/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8292 ],
            "I0": [ 10274 ],
            "F": [ 10271 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_85": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y7/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8292 ],
            "D": [ 10271 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_84_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y10/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8235 ],
            "I0": [ 10269 ],
            "F": [ 10266 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_84": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y10/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8235 ],
            "D": [ 10266 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_83_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y15/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8129 ],
            "I0": [ 10264 ],
            "F": [ 10261 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_83": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y15/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8129 ],
            "D": [ 10261 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_82_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y12/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8006 ],
            "I0": [ 10259 ],
            "F": [ 10256 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_82": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y12/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8006 ],
            "D": [ 10256 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_81_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y15/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10254 ],
            "I0": [ 7890 ],
            "F": [ 10251 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_81": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y15/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7890 ],
            "D": [ 10251 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_80_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y14/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10249 ],
            "I0": [ 8600 ],
            "F": [ 10246 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_80": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y14/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8600 ],
            "D": [ 10246 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_8": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y7/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8624 ],
            "D": [ 10244 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y1/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10242 ],
            "I0": [ 8488 ],
            "F": [ 10190 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_79_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y7/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8521 ],
            "I0": [ 10239 ],
            "F": [ 10236 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_79": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y7/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8521 ],
            "D": [ 10236 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_78_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y11/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8380 ],
            "I0": [ 10234 ],
            "F": [ 10232 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_78": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y11/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8380 ],
            "D": [ 10232 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_77_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y8/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8289 ],
            "I0": [ 10230 ],
            "F": [ 10227 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_77": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y8/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8289 ],
            "D": [ 10227 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_76_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y10/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8233 ],
            "I0": [ 10225 ],
            "F": [ 10222 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_76": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y10/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8233 ],
            "D": [ 10222 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_75_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y12/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8125 ],
            "I0": [ 10220 ],
            "F": [ 10217 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_75": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y12/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8125 ],
            "D": [ 10217 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_74_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y11/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10215 ],
            "I0": [ 8005 ],
            "F": [ 10212 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_74": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y11/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8005 ],
            "D": [ 10212 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_73_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y15/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10210 ],
            "I0": [ 7889 ],
            "F": [ 10207 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_73": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y15/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7889 ],
            "D": [ 10207 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_72_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y14/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10205 ],
            "I0": [ 8599 ],
            "F": [ 10202 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_72": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y14/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8599 ],
            "D": [ 10202 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_71_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y7/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8517 ],
            "I0": [ 10200 ],
            "F": [ 10197 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_71": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y7/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8517 ],
            "D": [ 10197 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_70_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y13/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8382 ],
            "I0": [ 10195 ],
            "F": [ 10192 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_70": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y13/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8382 ],
            "D": [ 10192 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y1/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8488 ],
            "D": [ 10190 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y2/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8443 ],
            "I0": [ 10188 ],
            "F": [ 10139 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_69_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y8/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10185 ],
            "I0": [ 8285 ],
            "F": [ 10182 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_69": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y8/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8285 ],
            "D": [ 10182 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_68_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y10/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10180 ],
            "I0": [ 8232 ],
            "F": [ 10177 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_68": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y10/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8232 ],
            "D": [ 10177 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_67_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y15/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10175 ],
            "I0": [ 8128 ],
            "F": [ 10172 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_67": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y15/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8128 ],
            "D": [ 10172 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_66_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y11/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10170 ],
            "I0": [ 7986 ],
            "F": [ 10167 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_66": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y11/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7986 ],
            "D": [ 10167 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_65_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10165 ],
            "I0": [ 7892 ],
            "F": [ 10162 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_65": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y13/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7892 ],
            "D": [ 10162 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_64_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10160 ],
            "I0": [ 8592 ],
            "F": [ 10157 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_64": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8592 ],
            "D": [ 10157 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_63_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y2/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8495 ],
            "I0": [ 10155 ],
            "F": [ 10153 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_63": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y2/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8495 ],
            "D": [ 10153 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_62_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y4/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10151 ],
            "I0": [ 8441 ],
            "F": [ 10149 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_62": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y4/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8441 ],
            "D": [ 10149 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_61_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y7/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8308 ],
            "I0": [ 10147 ],
            "F": [ 10145 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_61": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y7/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8308 ],
            "D": [ 10145 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_60_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y6/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10143 ],
            "I0": [ 8248 ],
            "F": [ 10141 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_60": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y6/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8248 ],
            "D": [ 10141 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y2/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8443 ],
            "D": [ 10139 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y1/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8304 ],
            "I0": [ 10137 ],
            "F": [ 10087 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_59_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8115 ],
            "I0": [ 10134 ],
            "F": [ 10132 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_59": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8115 ],
            "D": [ 10132 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_58_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y8/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10130 ],
            "I0": [ 8012 ],
            "F": [ 10128 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_58": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y8/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8012 ],
            "D": [ 10128 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_57_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y14/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10126 ],
            "I0": [ 7875 ],
            "F": [ 10124 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_57": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y14/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7875 ],
            "D": [ 10124 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_56_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10122 ],
            "I0": [ 8618 ],
            "F": [ 10119 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_56": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8618 ],
            "D": [ 10119 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_55_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y3/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10117 ],
            "I0": [ 8492 ],
            "F": [ 10114 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_55": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y3/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8492 ],
            "D": [ 10114 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_54_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y4/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10112 ],
            "I0": [ 8438 ],
            "F": [ 10109 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_54": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y4/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8438 ],
            "D": [ 10109 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_53_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y6/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10107 ],
            "I0": [ 8307 ],
            "F": [ 10104 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_53": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y6/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8307 ],
            "D": [ 10104 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_52_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y5/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10102 ],
            "I0": [ 8251 ],
            "F": [ 10099 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_52": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y5/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8251 ],
            "D": [ 10099 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_51_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y5/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8112 ],
            "I0": [ 10097 ],
            "F": [ 10094 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_51": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y5/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8112 ],
            "D": [ 10094 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_50_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10092 ],
            "I0": [ 8015 ],
            "F": [ 10089 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_50": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8015 ],
            "D": [ 10089 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y1/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8304 ],
            "D": [ 10087 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8244 ],
            "I0": [ 10085 ],
            "F": [ 10041 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_49_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y14/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10082 ],
            "I0": [ 7878 ],
            "F": [ 10080 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_49": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y14/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7878 ],
            "D": [ 10080 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_48_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10078 ],
            "I0": [ 8617 ],
            "F": [ 10076 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_48": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8617 ],
            "D": [ 10076 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_47_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y3/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8491 ],
            "I0": [ 10074 ],
            "F": [ 10072 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_47": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y3/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8491 ],
            "D": [ 10072 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_46_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y4/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10070 ],
            "I0": [ 8437 ],
            "F": [ 10068 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_46": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y4/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8437 ],
            "D": [ 10068 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_45_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y7/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8311 ],
            "I0": [ 10066 ],
            "F": [ 10064 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_45": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y7/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8311 ],
            "D": [ 10064 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_44_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y6/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8250 ],
            "I0": [ 10062 ],
            "F": [ 10060 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_44": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y6/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8250 ],
            "D": [ 10060 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_43_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y4/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10058 ],
            "I0": [ 8111 ],
            "F": [ 10056 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_43": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y4/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8111 ],
            "D": [ 10056 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_42_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y8/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10054 ],
            "I0": [ 8011 ],
            "F": [ 10052 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_42": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y8/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8011 ],
            "D": [ 10052 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_41_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y13/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10050 ],
            "I0": [ 7877 ],
            "F": [ 10048 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_41": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y13/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7877 ],
            "D": [ 10048 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_40_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y12/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8621 ],
            "I0": [ 10046 ],
            "F": [ 10043 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_40": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y12/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8621 ],
            "D": [ 10043 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8244 ],
            "D": [ 10041 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y1/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8108 ],
            "I0": [ 10039 ],
            "F": [ 9993 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_39_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y3/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10036 ],
            "I0": [ 8494 ],
            "F": [ 10034 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_39": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y3/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8494 ],
            "D": [ 10034 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_38_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y4/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10032 ],
            "I0": [ 8440 ],
            "F": [ 10029 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_38": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y4/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8440 ],
            "D": [ 10029 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_37_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y6/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8310 ],
            "I0": [ 10027 ],
            "F": [ 10024 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_37": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y6/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8310 ],
            "D": [ 10024 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_36_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y6/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10022 ],
            "I0": [ 8247 ],
            "F": [ 10020 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_36": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y6/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8247 ],
            "D": [ 10020 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_35_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y4/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10018 ],
            "I0": [ 8114 ],
            "F": [ 10016 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_35": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y4/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8114 ],
            "D": [ 10016 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_34_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 10014 ],
            "I0": [ 8014 ],
            "F": [ 10012 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_34": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8014 ],
            "D": [ 10012 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_33_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y14/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 7874 ],
            "I0": [ 10010 ],
            "F": [ 10008 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_33": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y14/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7874 ],
            "D": [ 10008 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_32_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8620 ],
            "I0": [ 10006 ],
            "F": [ 10003 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_32": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8620 ],
            "D": [ 10003 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_31_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y1/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8489 ],
            "I0": [ 10001 ],
            "F": [ 9999 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_31": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y1/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8489 ],
            "D": [ 9999 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_30_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y2/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9997 ],
            "I0": [ 8447 ],
            "F": [ 9995 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_30": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y2/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8447 ],
            "D": [ 9995 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y1/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8108 ],
            "D": [ 9993 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y4/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9991 ],
            "I0": [ 8017 ],
            "F": [ 9701 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_29_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y1/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9988 ],
            "I0": [ 8305 ],
            "F": [ 9986 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_29": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y1/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8305 ],
            "D": [ 9986 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_28_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y1/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8242 ],
            "I0": [ 9984 ],
            "F": [ 9982 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_28": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y1/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8242 ],
            "D": [ 9982 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_27_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y1/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9980 ],
            "I0": [ 8109 ],
            "F": [ 9978 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_27": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y1/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8109 ],
            "D": [ 9978 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_26_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y7/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8021 ],
            "I0": [ 9976 ],
            "F": [ 9974 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_26": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y7/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8021 ],
            "D": [ 9974 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_25_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 7884 ],
            "I0": [ 9972 ],
            "F": [ 9946 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_255_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y4/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8537 ],
            "I0": [ 9970 ],
            "F": [ 9968 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_255": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y4/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8537 ],
            "D": [ 9968 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_254_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y8/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8392 ],
            "I0": [ 9966 ],
            "F": [ 9964 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_254": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y8/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8392 ],
            "D": [ 9964 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_253_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y6/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9962 ],
            "I0": [ 8347 ],
            "F": [ 9960 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_253": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y6/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8347 ],
            "D": [ 9960 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_252_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y7/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9958 ],
            "I0": [ 8185 ],
            "F": [ 9956 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_252": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y7/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8185 ],
            "D": [ 9956 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_251_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y8/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9954 ],
            "I0": [ 8151 ],
            "F": [ 9952 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_251": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y8/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8151 ],
            "D": [ 9952 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_250_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y6/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8051 ],
            "I0": [ 9950 ],
            "F": [ 9948 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_250": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y6/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8051 ],
            "D": [ 9948 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_25": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7884 ],
            "D": [ 9946 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_24_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y5/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9944 ],
            "I0": [ 8631 ],
            "F": [ 9893 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_249_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y8/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9942 ],
            "I0": [ 7914 ],
            "F": [ 9940 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_249": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y8/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7914 ],
            "D": [ 9940 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_248_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y6/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9938 ],
            "I0": [ 8585 ],
            "F": [ 9935 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_248": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y6/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8585 ],
            "D": [ 9935 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_247_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y6/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8540 ],
            "I0": [ 9933 ],
            "F": [ 9930 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_247": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y6/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8540 ],
            "D": [ 9930 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_246_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y12/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9928 ],
            "I0": [ 8389 ],
            "F": [ 9925 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_246": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y12/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8389 ],
            "D": [ 9925 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_245_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y6/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8346 ],
            "I0": [ 9923 ],
            "F": [ 9920 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_245": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y6/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8346 ],
            "D": [ 9920 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_244_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9918 ],
            "I0": [ 8188 ],
            "F": [ 9915 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_244": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8188 ],
            "D": [ 9915 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_243_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y15/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9913 ],
            "I0": [ 8154 ],
            "F": [ 9910 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_243": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y15/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8154 ],
            "D": [ 9910 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_242_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y7/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9908 ],
            "I0": [ 8050 ],
            "F": [ 9905 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_242": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y7/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8050 ],
            "D": [ 9905 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_241_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8277 ],
            "I0": [ 9903 ],
            "F": [ 9900 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_241": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8277 ],
            "D": [ 9900 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_240_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8582 ],
            "I0": [ 9898 ],
            "F": [ 9895 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_240": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8582 ],
            "D": [ 9895 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_24": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y5/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8631 ],
            "D": [ 9893 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_23_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y1/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9891 ],
            "I0": [ 8486 ],
            "F": [ 9840 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_239_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y5/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8536 ],
            "I0": [ 9889 ],
            "F": [ 9886 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_239": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y5/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8536 ],
            "D": [ 9886 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_238_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y10/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9884 ],
            "I0": [ 8391 ],
            "F": [ 9882 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_238": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y10/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8391 ],
            "D": [ 9882 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_237_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y8/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8350 ],
            "I0": [ 9880 ],
            "F": [ 9877 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_237": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y8/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8350 ],
            "D": [ 9877 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_236_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8187 ],
            "I0": [ 9875 ],
            "F": [ 9872 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_236": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8187 ],
            "D": [ 9872 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_235_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y12/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9870 ],
            "I0": [ 8150 ],
            "F": [ 9867 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_235": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y12/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8150 ],
            "D": [ 9867 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_234_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y11/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9865 ],
            "I0": [ 8048 ],
            "F": [ 9862 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_234": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y11/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8048 ],
            "D": [ 9862 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_233_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y15/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9860 ],
            "I0": [ 8274 ],
            "F": [ 9857 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_233": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y15/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8274 ],
            "D": [ 9857 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_232_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y13/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8584 ],
            "I0": [ 9855 ],
            "F": [ 9852 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_232": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y13/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8584 ],
            "D": [ 9852 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_231_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y6/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9850 ],
            "I0": [ 8539 ],
            "F": [ 9847 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_231": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y6/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8539 ],
            "D": [ 9847 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_230_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y10/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9845 ],
            "I0": [ 8388 ],
            "F": [ 9842 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_230": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y10/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8388 ],
            "D": [ 9842 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_23": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y1/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8486 ],
            "D": [ 9840 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_22_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y3/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9838 ],
            "I0": [ 8444 ],
            "F": [ 9793 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_229_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y8/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9836 ],
            "I0": [ 8349 ],
            "F": [ 9833 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_229": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y8/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8349 ],
            "D": [ 9833 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_228_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y8/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9831 ],
            "I0": [ 8184 ],
            "F": [ 9828 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_228": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y8/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8184 ],
            "D": [ 9828 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_227_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9826 ],
            "I0": [ 8153 ],
            "F": [ 9824 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_227": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y13/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8153 ],
            "D": [ 9824 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_226_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8047 ],
            "I0": [ 9822 ],
            "F": [ 9820 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_226": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8047 ],
            "D": [ 9820 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_225_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9818 ],
            "I0": [ 7910 ],
            "F": [ 9816 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_225": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7910 ],
            "D": [ 9816 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_224_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8581 ],
            "I0": [ 9814 ],
            "F": [ 9811 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_224": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8581 ],
            "D": [ 9811 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_223_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y6/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9809 ],
            "I0": [ 8531 ],
            "F": [ 9807 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_223": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y6/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8531 ],
            "D": [ 9807 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_222_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y8/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9805 ],
            "I0": [ 8395 ],
            "F": [ 9803 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_222": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y8/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8395 ],
            "D": [ 9803 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_221_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y6/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9801 ],
            "I0": [ 8341 ],
            "F": [ 9799 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_221": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y6/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8341 ],
            "D": [ 9799 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_220_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y11/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8179 ],
            "I0": [ 9797 ],
            "F": [ 9795 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_220": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y11/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8179 ],
            "D": [ 9795 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_22": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y3/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8444 ],
            "D": [ 9793 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_21_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y1/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9791 ],
            "I0": [ 8302 ],
            "F": [ 9748 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_219_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y12/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9789 ],
            "I0": [ 8145 ],
            "F": [ 9787 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_219": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y12/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8145 ],
            "D": [ 9787 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_218_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8058 ],
            "I0": [ 9785 ],
            "F": [ 9783 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_218": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8058 ],
            "D": [ 9783 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_217_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y15/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9781 ],
            "I0": [ 7946 ],
            "F": [ 9779 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_217": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y15/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7946 ],
            "D": [ 9779 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_216_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8576 ],
            "I0": [ 9777 ],
            "F": [ 9775 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_216": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y13/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8576 ],
            "D": [ 9775 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_215_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y8/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8534 ],
            "I0": [ 9773 ],
            "F": [ 9771 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_215": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y8/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8534 ],
            "D": [ 9771 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_214_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y12/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8398 ],
            "I0": [ 9769 ],
            "F": [ 9767 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_214": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y12/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8398 ],
            "D": [ 9767 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_213_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y7/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9765 ],
            "I0": [ 8344 ],
            "F": [ 9763 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_213": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y7/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8344 ],
            "D": [ 9763 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_212_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y12/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8182 ],
            "I0": [ 9761 ],
            "F": [ 9759 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_212": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y12/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8182 ],
            "D": [ 9759 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_211_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y15/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9757 ],
            "I0": [ 8148 ],
            "F": [ 9755 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_211": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y15/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8148 ],
            "D": [ 9755 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_210_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y11/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9753 ],
            "I0": [ 8061 ],
            "F": [ 9750 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_210": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y11/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8061 ],
            "D": [ 9750 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_21": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y1/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8302 ],
            "D": [ 9748 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_20_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9746 ],
            "I0": [ 8245 ],
            "F": [ 9703 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_209_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y15/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9744 ],
            "I0": [ 7945 ],
            "F": [ 9742 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_209": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y15/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7945 ],
            "D": [ 9742 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_208_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8579 ],
            "I0": [ 9740 ],
            "F": [ 9738 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_208": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y13/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8579 ],
            "D": [ 9738 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_207_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y6/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8530 ],
            "I0": [ 9736 ],
            "F": [ 9733 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_207": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y6/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8530 ],
            "D": [ 9733 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_206_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y10/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9731 ],
            "I0": [ 8394 ],
            "F": [ 9729 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_206": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y10/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8394 ],
            "D": [ 9729 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_205_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y8/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8340 ],
            "I0": [ 9727 ],
            "F": [ 9725 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_205": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y8/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8340 ],
            "D": [ 9725 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_204_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y12/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8181 ],
            "I0": [ 9723 ],
            "F": [ 9721 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_204": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y12/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8181 ],
            "D": [ 9721 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_203_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y12/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8144 ],
            "I0": [ 9719 ],
            "F": [ 9717 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_203": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y12/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8144 ],
            "D": [ 9717 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_202_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y12/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9715 ],
            "I0": [ 8060 ],
            "F": [ 9713 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_202": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y12/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8060 ],
            "D": [ 9713 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_201_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y15/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9711 ],
            "I0": [ 7933 ],
            "F": [ 9709 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_201": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y15/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7933 ],
            "D": [ 9709 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_200_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y13/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9707 ],
            "I0": [ 8575 ],
            "F": [ 9705 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_200": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y13/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8575 ],
            "D": [ 9705 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_20": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8245 ],
            "D": [ 9703 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y4/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8017 ],
            "D": [ 9701 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y5/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 7880 ],
            "I0": [ 9699 ],
            "F": [ 9218 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_19_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8106 ],
            "I0": [ 9696 ],
            "F": [ 9653 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_199_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y6/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9694 ],
            "I0": [ 8533 ],
            "F": [ 9691 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_199": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y6/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8533 ],
            "D": [ 9691 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_198_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y12/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9689 ],
            "I0": [ 8397 ],
            "F": [ 9687 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_198": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y12/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8397 ],
            "D": [ 9687 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_197_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y7/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9685 ],
            "I0": [ 8343 ],
            "F": [ 9683 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_197": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y7/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8343 ],
            "D": [ 9683 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_196_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y11/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9681 ],
            "I0": [ 8178 ],
            "F": [ 9679 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_196": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y11/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8178 ],
            "D": [ 9679 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_195_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y15/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9677 ],
            "I0": [ 8147 ],
            "F": [ 9675 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_195": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y15/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8147 ],
            "D": [ 9675 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_194_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y11/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9673 ],
            "I0": [ 8054 ],
            "F": [ 9671 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_194": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y11/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8054 ],
            "D": [ 9671 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_193_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y15/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 7929 ],
            "I0": [ 9669 ],
            "F": [ 9667 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_193": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y15/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7929 ],
            "D": [ 9667 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_192_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y14/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9665 ],
            "I0": [ 8578 ],
            "F": [ 9663 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_192": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y14/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8578 ],
            "D": [ 9663 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_191_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y3/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8470 ],
            "I0": [ 9661 ],
            "F": [ 9659 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_191": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y3/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8470 ],
            "D": [ 9659 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_190_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y4/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9657 ],
            "I0": [ 8432 ],
            "F": [ 9655 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_190": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y4/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8432 ],
            "D": [ 9655 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_19": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8106 ],
            "D": [ 9653 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_18_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y5/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9651 ],
            "I0": [ 8018 ],
            "F": [ 9609 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_189_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y4/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8335 ],
            "I0": [ 9649 ],
            "F": [ 9647 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_189": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y4/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8335 ],
            "D": [ 9647 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_188_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y8/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8207 ],
            "I0": [ 9645 ],
            "F": [ 9643 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_188": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y8/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8207 ],
            "D": [ 9643 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_187_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y4/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9641 ],
            "I0": [ 8093 ],
            "F": [ 9639 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_187": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y4/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8093 ],
            "D": [ 9639 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_186_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y13/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9637 ],
            "I0": [ 8038 ],
            "F": [ 9635 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_186": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y13/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8038 ],
            "D": [ 9635 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_185_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9633 ],
            "I0": [ 7962 ],
            "F": [ 9631 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_185": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7962 ],
            "D": [ 9631 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_184_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y10/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9629 ],
            "I0": [ 8563 ],
            "F": [ 9627 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_184": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y10/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8563 ],
            "D": [ 9627 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_183_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y2/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9625 ],
            "I0": [ 8467 ],
            "F": [ 9623 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_183": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y2/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8467 ],
            "D": [ 9623 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_182_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y4/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8428 ],
            "I0": [ 9621 ],
            "F": [ 9619 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_182": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y4/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8428 ],
            "D": [ 9619 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_181_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9617 ],
            "I0": [ 8334 ],
            "F": [ 9615 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_181": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8334 ],
            "D": [ 9615 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_180_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y10/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8191 ],
            "I0": [ 9613 ],
            "F": [ 9611 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_180": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y10/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8191 ],
            "D": [ 9611 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_18": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y5/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8018 ],
            "D": [ 9609 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_17_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y8/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 7881 ],
            "I0": [ 9607 ],
            "F": [ 9558 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_179_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y4/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9605 ],
            "I0": [ 8089 ],
            "F": [ 9603 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_179": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y4/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8089 ],
            "D": [ 9603 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_178_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y13/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8045 ],
            "I0": [ 9601 ],
            "F": [ 9599 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_178": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y13/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8045 ],
            "D": [ 9599 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_177_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y15/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 7961 ],
            "I0": [ 9597 ],
            "F": [ 9594 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_177": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y15/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7961 ],
            "D": [ 9594 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_176_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8570 ],
            "I0": [ 9592 ],
            "F": [ 9589 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_176": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8570 ],
            "D": [ 9589 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_175_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y2/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9587 ],
            "I0": [ 8469 ],
            "F": [ 9584 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_175": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y2/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8469 ],
            "D": [ 9584 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_174_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y5/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9582 ],
            "I0": [ 8424 ],
            "F": [ 9580 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_174": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y5/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8424 ],
            "D": [ 9580 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_173_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y6/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9578 ],
            "I0": [ 8332 ],
            "F": [ 9575 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_173": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y6/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8332 ],
            "D": [ 9575 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_172_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y10/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8211 ],
            "I0": [ 9573 ],
            "F": [ 9570 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_172": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y10/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8211 ],
            "D": [ 9570 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_171_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y5/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9568 ],
            "I0": [ 8097 ],
            "F": [ 9565 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_171": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y5/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8097 ],
            "D": [ 9565 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_170_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y12/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9563 ],
            "I0": [ 8044 ],
            "F": [ 9560 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_170": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y12/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8044 ],
            "D": [ 9560 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_17": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y8/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7881 ],
            "D": [ 9558 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_16_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y6/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8630 ],
            "I0": [ 9556 ],
            "F": [ 9505 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_169_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y12/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9553 ],
            "I0": [ 7959 ],
            "F": [ 9550 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_169": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y12/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7959 ],
            "D": [ 9550 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_168_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9548 ],
            "I0": [ 8567 ],
            "F": [ 9545 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_168": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8567 ],
            "D": [ 9545 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_167_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y2/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9543 ],
            "I0": [ 8466 ],
            "F": [ 9540 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_167": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y2/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8466 ],
            "D": [ 9540 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_166_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y5/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9538 ],
            "I0": [ 8431 ],
            "F": [ 9536 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_166": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y5/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8431 ],
            "D": [ 9536 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_165_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y6/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9534 ],
            "I0": [ 8328 ],
            "F": [ 9532 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_165": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y6/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8328 ],
            "D": [ 9532 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_164_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y10/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9530 ],
            "I0": [ 8213 ],
            "F": [ 9527 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_164": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y10/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8213 ],
            "D": [ 9527 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_163_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y4/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8096 ],
            "I0": [ 9525 ],
            "F": [ 9522 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_163": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y4/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8096 ],
            "D": [ 9522 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_162_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y12/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9520 ],
            "I0": [ 8042 ],
            "F": [ 9517 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_162": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y12/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8042 ],
            "D": [ 9517 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_161_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y13/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9515 ],
            "I0": [ 7958 ],
            "F": [ 9512 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_161": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y13/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7958 ],
            "D": [ 9512 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_160_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y12/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9510 ],
            "I0": [ 8569 ],
            "F": [ 9507 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_160": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y12/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8569 ],
            "D": [ 9507 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_16": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y6/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8630 ],
            "D": [ 9505 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_15_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y1/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9503 ],
            "I0": [ 8485 ],
            "F": [ 9456 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_159_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y1/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9500 ],
            "I0": [ 8480 ],
            "F": [ 9498 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_159": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y1/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8480 ],
            "D": [ 9498 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_158_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y2/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9496 ],
            "I0": [ 8413 ],
            "F": [ 9494 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_158": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y2/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8413 ],
            "D": [ 9494 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_157_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y5/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8322 ],
            "I0": [ 9492 ],
            "F": [ 9490 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_157": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y5/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8322 ],
            "D": [ 9490 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_156_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y3/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8203 ],
            "I0": [ 9488 ],
            "F": [ 9486 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_156": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y3/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8203 ],
            "D": [ 9486 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_155_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y2/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9484 ],
            "I0": [ 8100 ],
            "F": [ 9482 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_155": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y2/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8100 ],
            "D": [ 9482 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_154_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y2/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8032 ],
            "I0": [ 9480 ],
            "F": [ 9478 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_154": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y2/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8032 ],
            "D": [ 9478 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_153_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y7/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9476 ],
            "I0": [ 9474 ],
            "F": [ 9473 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_153": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y7/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9474 ],
            "D": [ 9473 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_152_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y3/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8557 ],
            "I0": [ 9471 ],
            "F": [ 9468 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_152": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y3/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8557 ],
            "D": [ 9468 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_151_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y2/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8477 ],
            "I0": [ 9466 ],
            "F": [ 9463 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_151": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y2/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8477 ],
            "D": [ 9463 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_150_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y1/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9461 ],
            "I0": [ 8417 ],
            "F": [ 9458 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_150": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y1/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8417 ],
            "D": [ 9458 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_15": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y1/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8485 ],
            "D": [ 9456 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_14_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y2/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8446 ],
            "I0": [ 9454 ],
            "F": [ 9404 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_149_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y5/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9452 ],
            "I0": [ 8321 ],
            "F": [ 9449 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_149": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y5/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8321 ],
            "D": [ 9449 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_148_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y3/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9447 ],
            "I0": [ 8199 ],
            "F": [ 9444 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_148": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y3/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8199 ],
            "D": [ 9444 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_147_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y5/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9442 ],
            "I0": [ 8080 ],
            "F": [ 9439 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_147": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y5/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8080 ],
            "D": [ 9439 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_146_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y5/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8035 ],
            "I0": [ 9437 ],
            "F": [ 9434 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_146": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y5/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8035 ],
            "D": [ 9434 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_145_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y6/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9429 ],
            "I0": [ 9432 ],
            "F": [ 9428 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_145": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y6/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9429 ],
            "D": [ 9428 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_144_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y7/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9426 ],
            "I0": [ 8560 ],
            "F": [ 9423 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_144": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y7/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8560 ],
            "D": [ 9423 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_143_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y1/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8479 ],
            "I0": [ 9421 ],
            "F": [ 9418 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_143": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y1/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8479 ],
            "D": [ 9418 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_142_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y3/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8405 ],
            "I0": [ 9416 ],
            "F": [ 9414 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_142": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y3/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8405 ],
            "D": [ 9414 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_141_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y5/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8325 ],
            "I0": [ 9412 ],
            "F": [ 9410 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_141": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y5/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8325 ],
            "D": [ 9410 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_140_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y3/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9408 ],
            "I0": [ 8202 ],
            "F": [ 9406 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_140": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y3/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8202 ],
            "D": [ 9406 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_14": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y2/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8446 ],
            "D": [ 9404 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_13_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y1/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8301 ],
            "I0": [ 9402 ],
            "F": [ 9359 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_139_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y2/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9399 ],
            "I0": [ 8099 ],
            "F": [ 9397 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_139": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y2/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8099 ],
            "D": [ 9397 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_138_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y5/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9395 ],
            "I0": [ 8034 ],
            "F": [ 9393 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_138": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y5/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8034 ],
            "D": [ 9393 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_137_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y7/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9391 ],
            "I0": [ 8410 ],
            "F": [ 9389 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_137": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y7/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8410 ],
            "D": [ 9389 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_136_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y7/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8559 ],
            "I0": [ 9387 ],
            "F": [ 9385 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_136": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y7/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8559 ],
            "D": [ 9385 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_135_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y1/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9383 ],
            "I0": [ 8473 ],
            "F": [ 9381 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_135": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y1/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8473 ],
            "D": [ 9381 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_134_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y1/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8416 ],
            "I0": [ 9379 ],
            "F": [ 9377 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_134": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y1/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8416 ],
            "D": [ 9377 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_133_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y4/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9375 ],
            "I0": [ 8324 ],
            "F": [ 9373 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_133": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y4/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8324 ],
            "D": [ 9373 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_132_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y3/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9371 ],
            "I0": [ 8195 ],
            "F": [ 9369 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_132": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y3/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8195 ],
            "D": [ 9369 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_131_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y2/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9367 ],
            "I0": [ 8085 ],
            "F": [ 9365 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_131": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y2/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8085 ],
            "D": [ 9365 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_130_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y1/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9363 ],
            "I0": [ 8031 ],
            "F": [ 9361 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_130": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y1/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8031 ],
            "D": [ 9361 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_13": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y1/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8301 ],
            "D": [ 9359 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_12_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y1/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9357 ],
            "I0": [ 8241 ],
            "F": [ 9312 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_129_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y5/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9354 ],
            "I0": [ 7965 ],
            "F": [ 9352 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_129": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y5/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7965 ],
            "D": [ 9352 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_128_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y3/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9350 ],
            "I0": [ 8556 ],
            "F": [ 9347 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_128": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y3/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8556 ],
            "D": [ 9347 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_127_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y4/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9345 ],
            "I0": [ 8514 ],
            "F": [ 9343 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_127": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y4/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8514 ],
            "D": [ 9343 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_126_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y11/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9341 ],
            "I0": [ 8370 ],
            "F": [ 9339 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_126": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y11/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8370 ],
            "D": [ 9339 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_125_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y8/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9337 ],
            "I0": [ 8270 ],
            "F": [ 9335 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_125": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y8/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8270 ],
            "D": [ 9335 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_124_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y8/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8227 ],
            "I0": [ 9333 ],
            "F": [ 9331 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_124": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y8/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8227 ],
            "D": [ 9331 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_123_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9329 ],
            "I0": [ 8139 ],
            "F": [ 9327 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_123": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8139 ],
            "D": [ 9327 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_122_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y6/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8003 ],
            "I0": [ 9325 ],
            "F": [ 9323 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_122": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y6/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8003 ],
            "D": [ 9323 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_121_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y15/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9321 ],
            "I0": [ 7899 ],
            "F": [ 9318 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_121": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y15/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7899 ],
            "D": [ 9318 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_120_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y14/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9316 ],
            "I0": [ 8615 ],
            "F": [ 9314 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_120": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y14/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8615 ],
            "D": [ 9314 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_12": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y1/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8241 ],
            "D": [ 9312 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_11_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y3/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8105 ],
            "I0": [ 9310 ],
            "F": [ 9265 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_119_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y6/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8510 ],
            "I0": [ 9307 ],
            "F": [ 9304 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_119": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y6/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8510 ],
            "D": [ 9304 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_118_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y11/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9302 ],
            "I0": [ 8373 ],
            "F": [ 9300 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_118": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y11/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8373 ],
            "D": [ 9300 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_117_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y11/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9298 ],
            "I0": [ 8281 ],
            "F": [ 9296 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_117": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y11/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8281 ],
            "D": [ 9296 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_116_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y8/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9294 ],
            "I0": [ 8226 ],
            "F": [ 9292 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_116": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y8/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8226 ],
            "D": [ 9292 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_115_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y15/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9290 ],
            "I0": [ 8132 ],
            "F": [ 9288 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_115": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y15/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8132 ],
            "D": [ 9288 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_114_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y7/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9286 ],
            "I0": [ 8002 ],
            "F": [ 9284 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_114": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y7/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8002 ],
            "D": [ 9284 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_113_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y15/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 7896 ],
            "I0": [ 9282 ],
            "F": [ 9280 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_113": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y15/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7896 ],
            "D": [ 9280 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_112_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y15/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8611 ],
            "I0": [ 9278 ],
            "F": [ 9276 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_112": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y15/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8611 ],
            "D": [ 9276 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_111_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y6/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8506 ],
            "I0": [ 9274 ],
            "F": [ 9271 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_111": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y6/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8506 ],
            "D": [ 9271 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_110_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y10/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9269 ],
            "I0": [ 8372 ],
            "F": [ 9267 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_110": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y10/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8372 ],
            "D": [ 9267 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_11": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y3/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8105 ],
            "D": [ 9265 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y8/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9263 ],
            "I0": [ 8020 ],
            "F": [ 9220 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_109_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8296 ],
            "I0": [ 9260 ],
            "F": [ 9258 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_109": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8296 ],
            "D": [ 9258 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_108_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y10/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9256 ],
            "I0": [ 8230 ],
            "F": [ 9254 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_108": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y10/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8230 ],
            "D": [ 9254 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_107_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y15/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8138 ],
            "I0": [ 9252 ],
            "F": [ 9250 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_107": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y15/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8138 ],
            "D": [ 9250 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_106_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y7/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 7999 ],
            "I0": [ 9248 ],
            "F": [ 9246 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_106": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y7/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7999 ],
            "D": [ 9246 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_105_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y15/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 7895 ],
            "I0": [ 9244 ],
            "F": [ 9242 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_105": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y15/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7895 ],
            "D": [ 9242 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_104_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y12/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8614 ],
            "I0": [ 9240 ],
            "F": [ 9238 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_104": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y12/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8614 ],
            "D": [ 9238 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_103_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y6/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9236 ],
            "I0": [ 8513 ],
            "F": [ 9234 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_103": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y6/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8513 ],
            "D": [ 9234 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_102_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y12/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 9232 ],
            "I0": [ 8369 ],
            "F": [ 9230 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_102": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y12/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8369 ],
            "D": [ 9230 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_101_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y10/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8295 ],
            "I0": [ 9228 ],
            "F": [ 9226 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_101": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y10/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8295 ],
            "D": [ 9226 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_100_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y8/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7488 ],
            "I1": [ 8229 ],
            "I0": [ 9224 ],
            "F": [ 9222 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_100": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y8/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8229 ],
            "D": [ 9222 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_10": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y8/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8020 ],
            "D": [ 9220 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y5/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7880 ],
            "D": [ 9218 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.dataInBuffer_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y4/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8628 ],
            "D": [ 9216 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y4/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9191 ],
            "I2": [ 9190 ],
            "I1": [ 9179 ],
            "I0": [ 9187 ],
            "F": [ 9177 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y7/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9211 ],
            "D": [ 9213 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y3/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9191 ],
            "I2": [ 9190 ],
            "I1": [ 9144 ],
            "I0": [ 9211 ],
            "F": [ 9209 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y3/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9144 ],
            "D": [ 9209 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y5/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9191 ],
            "I2": [ 9190 ],
            "I1": [ 9204 ],
            "I0": [ 9144 ],
            "F": [ 9206 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y5/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9204 ],
            "D": [ 9206 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y5/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9191 ],
            "I2": [ 9190 ],
            "I1": [ 9200 ],
            "I0": [ 9204 ],
            "F": [ 9202 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y5/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9200 ],
            "D": [ 9202 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y3/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9191 ],
            "I2": [ 9190 ],
            "I1": [ 9196 ],
            "I0": [ 9200 ],
            "F": [ 9198 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y3/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9196 ],
            "D": [ 9198 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y3/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9191 ],
            "I2": [ 9190 ],
            "I1": [ 9189 ],
            "I0": [ 9196 ],
            "F": [ 9193 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y3/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9189 ],
            "D": [ 9193 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y4/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9191 ],
            "I2": [ 9190 ],
            "I1": [ 9187 ],
            "I0": [ 9189 ],
            "F": [ 9185 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y4/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9187 ],
            "D": [ 9185 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y4/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9179 ],
            "D": [ 9177 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_D_LUT4_F_I2_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111010111100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y4/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9006 ],
            "I2": [ 7503 ],
            "I1": [ 7499 ],
            "I0": [ 7495 ],
            "F": [ 9101 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y4/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9103 ],
            "I1": [ 9101 ],
            "I0": [ 8763 ],
            "F": [ 9090 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y3/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9091 ],
            "I2": [ 9090 ],
            "I1": [ 9088 ],
            "I0": [ 9084 ],
            "F": [ 9082 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y3/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9099 ],
            "I1": [ 8763 ],
            "I0": [ 9163 ],
            "F": [ 9171 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y3/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9163 ],
            "D": [ 9171 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y3/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9099 ],
            "I2": [ 8763 ],
            "I1": [ 9163 ],
            "I0": [ 9162 ],
            "F": [ 9168 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y3/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9162 ],
            "D": [ 9168 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_5_D_LUT4_F_I1_LUT2_I1_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y5/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9160 ],
            "I0": [ 9155 ],
            "F": [ 9119 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_5_D_LUT4_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y5/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9160 ],
            "I0": [ 9155 ],
            "F": [ 9165 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_5_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y5/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9163 ],
            "I0": [ 9162 ],
            "F": [ 9160 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y5/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9099 ],
            "I2": [ 8763 ],
            "I1": [ 9160 ],
            "I0": [ 9155 ],
            "F": [ 9153 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y5/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9155 ],
            "D": [ 9153 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100100010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y3/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9099 ],
            "I2": [ 9119 ],
            "I1": [ 8763 ],
            "I0": [ 9113 ],
            "F": [ 9150 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y3/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9113 ],
            "D": [ 9150 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_3_D_LUT4_F_I2_LUT2_I1_F_LUT4_I3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y4/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8983 ],
            "I2": [ 8985 ],
            "I1": [ 8989 ],
            "I0": [ 7485 ],
            "F": [ 9103 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_3_D_LUT4_F_I2_LUT2_I1_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y4/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9098 ],
            "I2": [ 9095 ],
            "I1": [ 9088 ],
            "I0": [ 9084 ],
            "F": [ 9147 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_3_D_LUT4_F_I2_LUT2_I1_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y4/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9103 ],
            "I2": [ 9098 ],
            "I1": [ 9101 ],
            "I0": [ 9095 ],
            "F": [ 9091 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_3_D_LUT4_F_I2_LUT2_I1_F_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y2/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "I1": [ 9143 ],
            "I0": [ 9119 ],
            "F": [ 9141 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_3_D_LUT4_F_I2_LUT2_I1_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y4/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9137 ],
            "I0": [ 9098 ],
            "F": [ 9129 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_3_D_LUT4_F_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y3/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9110 ],
            "I0": [ 9107 ],
            "F": [ 9098 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_3_D_LUT4_F_I2_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y3/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9123 ],
            "I0": [ 9110 ],
            "F": [ 9121 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_3_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y3/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9119 ],
            "I0": [ 9113 ],
            "F": [ 9110 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100100010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y3/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9099 ],
            "I2": [ 9110 ],
            "I1": [ 8763 ],
            "I0": [ 9107 ],
            "F": [ 9105 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y3/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9107 ],
            "D": [ 9105 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_2_D_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y4/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9103 ],
            "I0": [ 9101 ],
            "F": [ 9099 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100100010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y3/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9099 ],
            "I2": [ 9098 ],
            "I1": [ 8763 ],
            "I0": [ 9095 ],
            "F": [ 9093 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y3/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9095 ],
            "D": [ 9093 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y3/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9091 ],
            "I1": [ 9090 ],
            "I0": [ 9088 ],
            "F": [ 9086 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y3/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9088 ],
            "D": [ 9086 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.currentByteNum_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y3/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9084 ],
            "D": [ 9082 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y1/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8849 ],
            "I2": [ 8726 ],
            "I1": [ 8718 ],
            "I0": [ 8714 ],
            "F": [ 8712 ]
          }
        },
        "externalFlash.counter_DFF_Q_9_D_LUT4_F_I3_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y4/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8983 ],
            "I0": [ 7485 ],
            "F": [ 8771 ]
          }
        },
        "externalFlash.counter_DFF_Q_9_D_LUT4_F_I3_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y1/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8750 ],
            "I2": [ 8738 ],
            "I1": [ 8741 ],
            "I0": [ 8980 ],
            "F": [ 9072 ]
          }
        },
        "externalFlash.counter_DFF_Q_9_D_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y2/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8744 ],
            "I0": [ 7488 ],
            "F": [ 8785 ]
          }
        },
        "externalFlash.counter_DFF_Q_9_D_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y2/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8744 ],
            "I0": [ 8780 ],
            "F": [ 8783 ]
          }
        },
        "externalFlash.counter_DFF_Q_9_D_LUT4_F_I3_LUT4_F_I0_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y3/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8771 ],
            "I1": [ 8763 ],
            "I0": [ 8757 ],
            "F": [ 8789 ]
          }
        },
        "externalFlash.counter_DFF_Q_9_D_LUT4_F_I3_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11011001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y4/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7503 ],
            "I1": [ 7499 ],
            "I0": [ 7495 ],
            "F": [ 8757 ]
          }
        },
        "externalFlash.counter_DFF_Q_9_D_LUT4_F_I3_LUT4_F_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y3/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8989 ],
            "I0": [ 8757 ],
            "F": [ 8744 ]
          }
        },
        "externalFlash.counter_DFF_Q_9_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y3/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8771 ],
            "I2": [ 9072 ],
            "I1": [ 8763 ],
            "I0": [ 8757 ],
            "F": [ 9070 ]
          }
        },
        "externalFlash.counter_DFF_Q_9_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111110101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y3/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9070 ],
            "I2": [ 8744 ],
            "I1": [ 7488 ],
            "I0": [ 8980 ],
            "F": [ 9068 ]
          }
        },
        "externalFlash.counter_DFF_Q_9": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y3/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8980 ],
            "D": [ 9068 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_8_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y1/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8724 ],
            "I1": [ 8738 ],
            "I0": [ 8980 ],
            "F": [ 9065 ]
          }
        },
        "externalFlash.counter_DFF_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y1/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8726 ],
            "I1": [ 9065 ],
            "I0": [ 8962 ],
            "F": [ 9063 ]
          }
        },
        "externalFlash.counter_DFF_Q_8": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y1/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8962 ],
            "D": [ 9063 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_7_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y1/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8724 ],
            "I2": [ 8738 ],
            "I1": [ 8980 ],
            "I0": [ 8962 ],
            "F": [ 9047 ]
          }
        },
        "externalFlash.counter_DFF_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y1/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8726 ],
            "I1": [ 9047 ],
            "I0": [ 8960 ],
            "F": [ 9059 ]
          }
        },
        "externalFlash.counter_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y1/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8960 ],
            "D": [ 9059 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_6_D_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y1/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9047 ],
            "I0": [ 8960 ],
            "F": [ 9053 ]
          }
        },
        "externalFlash.counter_DFF_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y1/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8726 ],
            "I1": [ 9053 ],
            "I0": [ 8957 ],
            "F": [ 9055 ]
          }
        },
        "externalFlash.counter_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y1/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8957 ],
            "D": [ 9055 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y1/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8726 ],
            "I2": [ 9053 ],
            "I1": [ 8957 ],
            "I0": [ 8954 ],
            "F": [ 9051 ]
          }
        },
        "externalFlash.counter_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y1/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8954 ],
            "D": [ 9051 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_4_D_LUT3_F_I1_LUT4_I3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101101011011011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y4/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8771 ],
            "I2": [ 7503 ],
            "I1": [ 7499 ],
            "I0": [ 7495 ],
            "F": [ 8726 ]
          }
        },
        "externalFlash.counter_DFF_Q_4_D_LUT3_F_I1_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y1/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9042 ],
            "I2": [ 8969 ],
            "I1": [ 8966 ],
            "I0": [ 8853 ],
            "F": [ 8849 ]
          }
        },
        "externalFlash.counter_DFF_Q_4_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y1/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9047 ],
            "I2": [ 8960 ],
            "I1": [ 8957 ],
            "I0": [ 8954 ],
            "F": [ 9042 ]
          }
        },
        "externalFlash.counter_DFF_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y1/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8726 ],
            "I1": [ 9042 ],
            "I0": [ 8969 ],
            "F": [ 9044 ]
          }
        },
        "externalFlash.counter_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y1/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8969 ],
            "D": [ 9044 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_3_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y1/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9042 ],
            "I0": [ 8969 ],
            "F": [ 9025 ]
          }
        },
        "externalFlash.counter_DFF_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y1/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9025 ],
            "I1": [ 8726 ],
            "I0": [ 8966 ],
            "F": [ 9027 ]
          }
        },
        "externalFlash.counter_DFF_Q_32_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011100110110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y4/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8726 ],
            "I2": [ 7557 ],
            "I1": [ 8744 ],
            "I0": [ 9006 ],
            "F": [ 9038 ]
          }
        },
        "externalFlash.counter_DFF_Q_32": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y4/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9006 ],
            "D": [ 9038 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_31_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y4/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8726 ],
            "I2": [ 8744 ],
            "I1": [ 9006 ],
            "I0": [ 9005 ],
            "F": [ 9035 ]
          }
        },
        "externalFlash.counter_DFF_Q_31": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y4/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9005 ],
            "D": [ 9035 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_30_D_LUT3_F_I1_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y3/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9002 ],
            "I1": [ 9001 ],
            "I0": [ 8999 ],
            "F": [ 8917 ]
          }
        },
        "externalFlash.counter_DFF_Q_30_D_LUT3_F_I1_LUT2_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y4/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9006 ],
            "I0": [ 9005 ],
            "F": [ 8916 ]
          }
        },
        "externalFlash.counter_DFF_Q_30_D_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y4/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8744 ],
            "I0": [ 8916 ],
            "F": [ 9023 ]
          }
        },
        "externalFlash.counter_DFF_Q_30_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y4/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8726 ],
            "I1": [ 9023 ],
            "I0": [ 8914 ],
            "F": [ 9029 ]
          }
        },
        "externalFlash.counter_DFF_Q_30": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y4/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8914 ],
            "D": [ 9029 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y1/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8966 ],
            "D": [ 9027 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y1/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9025 ],
            "I2": [ 8726 ],
            "I1": [ 8966 ],
            "I0": [ 8853 ],
            "F": [ 8851 ]
          }
        },
        "externalFlash.counter_DFF_Q_29_D_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y4/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9023 ],
            "I0": [ 8914 ],
            "F": [ 9015 ]
          }
        },
        "externalFlash.counter_DFF_Q_29_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y4/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8726 ],
            "I1": [ 9015 ],
            "I0": [ 8911 ],
            "F": [ 9020 ]
          }
        },
        "externalFlash.counter_DFF_Q_29": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y4/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8911 ],
            "D": [ 9020 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_28_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y4/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8726 ],
            "I2": [ 9015 ],
            "I1": [ 8911 ],
            "I0": [ 9002 ],
            "F": [ 9017 ]
          }
        },
        "externalFlash.counter_DFF_Q_28": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y4/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9002 ],
            "D": [ 9017 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_27_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y4/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9015 ],
            "I1": [ 8911 ],
            "I0": [ 9002 ],
            "F": [ 9010 ]
          }
        },
        "externalFlash.counter_DFF_Q_27_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y3/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8726 ],
            "I1": [ 9010 ],
            "I0": [ 9001 ],
            "F": [ 9012 ]
          }
        },
        "externalFlash.counter_DFF_Q_27": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y3/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9001 ],
            "D": [ 9012 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_26_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y3/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8726 ],
            "I2": [ 9010 ],
            "I1": [ 9001 ],
            "I0": [ 8999 ],
            "F": [ 9008 ]
          }
        },
        "externalFlash.counter_DFF_Q_26": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y3/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8999 ],
            "D": [ 9008 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y4/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9006 ],
            "I2": [ 9005 ],
            "I1": [ 8914 ],
            "I0": [ 8911 ],
            "F": [ 8930 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y2/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8780 ],
            "I2": [ 8721 ],
            "I1": [ 8980 ],
            "I0": [ 8714 ],
            "F": [ 8972 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y3/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9002 ],
            "I1": [ 9001 ],
            "I0": [ 8999 ],
            "F": [ 8928 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_I2_LUT4_I2_F_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y1/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8741 ],
            "I0": [ 8723 ],
            "F": [ 8975 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_I2_LUT4_I2_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y2/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8805 ],
            "I0": [ 8798 ],
            "F": [ 8943 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_I2_LUT4_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y2/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8899 ],
            "I0": [ 8892 ],
            "F": [ 8935 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_I2_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y2/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8993 ],
            "I2": [ 8939 ],
            "I1": [ 8879 ],
            "I0": [ 8870 ],
            "F": [ 8976 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y2/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8845 ],
            "I2": [ 8840 ],
            "I1": [ 8813 ],
            "I0": [ 8794 ],
            "F": [ 8993 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y2/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8833 ],
            "I0": [ 8830 ],
            "F": [ 8939 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y4/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7503 ],
            "I1": [ 7499 ],
            "I0": [ 7495 ],
            "F": [ 8989 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y4/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8986 ],
            "I0": [ 8763 ],
            "F": [ 8985 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y3/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8941 ],
            "I2": [ 8947 ],
            "I1": [ 8978 ],
            "I0": [ 8945 ],
            "F": [ 8983 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y3/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8975 ],
            "I1": [ 8721 ],
            "I0": [ 8980 ],
            "F": [ 8978 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT2_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y2/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8976 ],
            "I2": [ 8975 ],
            "I1": [ 8943 ],
            "I0": [ 8935 ],
            "F": [ 8974 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT2_F_1_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y3/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8930 ],
            "I1": [ 8972 ],
            "I0": [ 8928 ],
            "F": [ 8971 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT2_F_1_I1_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y1/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8969 ],
            "I2": [ 8966 ],
            "I1": [ 8853 ],
            "I0": [ 8718 ],
            "F": [ 8951 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT2_F_1_I1_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y1/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8962 ],
            "I2": [ 8960 ],
            "I1": [ 8957 ],
            "I0": [ 8954 ],
            "F": [ 8950 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT2_F_1_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y1/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8951 ],
            "I0": [ 8950 ],
            "F": [ 8948 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y3/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8948 ],
            "I0": [ 8714 ],
            "F": [ 8947 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y3/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8723 ],
            "I0": [ 8721 ],
            "F": [ 8945 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y2/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8937 ],
            "I2": [ 8943 ],
            "I1": [ 8794 ],
            "I0": [ 8780 ],
            "F": [ 8941 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101010001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y2/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8933 ],
            "I2": [ 8939 ],
            "I1": [ 8840 ],
            "I0": [ 8813 ],
            "F": [ 8937 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y2/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8926 ],
            "I1": [ 8935 ],
            "I0": [ 8845 ],
            "F": [ 8933 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y3/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8930 ],
            "I2": [ 8928 ],
            "I1": [ 8920 ],
            "I0": [ 8892 ],
            "F": [ 8926 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y2/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8879 ],
            "I0": [ 8870 ],
            "F": [ 8920 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y2/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8847 ],
            "I2": [ 8922 ],
            "I1": [ 8845 ],
            "I0": [ 8840 ],
            "F": [ 8811 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y2/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8833 ],
            "I0": [ 8830 ],
            "F": [ 8922 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y2/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8900 ],
            "I2": [ 8920 ],
            "I1": [ 8899 ],
            "I0": [ 8892 ],
            "F": [ 8847 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y4/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8917 ],
            "I2": [ 8916 ],
            "I1": [ 8914 ],
            "I0": [ 8911 ],
            "F": [ 8900 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y3/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8744 ],
            "I0": [ 8899 ],
            "F": [ 8906 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y3/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8900 ],
            "I0": [ 8899 ],
            "F": [ 8905 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y3/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8789 ],
            "I2": [ 8785 ],
            "I1": [ 8906 ],
            "I0": [ 8905 ],
            "F": [ 8903 ]
          }
        },
        "externalFlash.counter_DFF_Q_25": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y3/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8899 ],
            "D": [ 8903 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_24_D_LUT4_F_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y2/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8896 ],
            "I0": [ 8892 ],
            "F": [ 8881 ]
          }
        },
        "externalFlash.counter_DFF_Q_24_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y2/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8900 ],
            "I0": [ 8899 ],
            "F": [ 8896 ]
          }
        },
        "externalFlash.counter_DFF_Q_24_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y2/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8726 ],
            "I2": [ 8896 ],
            "I1": [ 8744 ],
            "I0": [ 8892 ],
            "F": [ 8890 ]
          }
        },
        "externalFlash.counter_DFF_Q_24": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y2/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8892 ],
            "D": [ 8890 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_23_D_LUT4_F_I0_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y2/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8881 ],
            "I0": [ 8879 ],
            "F": [ 8886 ]
          }
        },
        "externalFlash.counter_DFF_Q_23_D_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y2/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8744 ],
            "I0": [ 8879 ],
            "F": [ 8885 ]
          }
        },
        "externalFlash.counter_DFF_Q_23_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y2/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8789 ],
            "I2": [ 8886 ],
            "I1": [ 8785 ],
            "I0": [ 8885 ],
            "F": [ 8883 ]
          }
        },
        "externalFlash.counter_DFF_Q_23": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y2/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8879 ],
            "D": [ 8883 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_22_D_LUT4_F_I3_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y2/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8881 ],
            "I1": [ 8879 ],
            "I0": [ 8870 ],
            "F": [ 8876 ]
          }
        },
        "externalFlash.counter_DFF_Q_22_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y1/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8771 ],
            "I2": [ 8876 ],
            "I1": [ 8763 ],
            "I0": [ 8757 ],
            "F": [ 8874 ]
          }
        },
        "externalFlash.counter_DFF_Q_22_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111110101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y1/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8874 ],
            "I2": [ 8744 ],
            "I1": [ 7488 ],
            "I0": [ 8870 ],
            "F": [ 8868 ]
          }
        },
        "externalFlash.counter_DFF_Q_22": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y1/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8870 ],
            "D": [ 8868 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_21_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y2/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8726 ],
            "I2": [ 8847 ],
            "I1": [ 8744 ],
            "I0": [ 8845 ],
            "F": [ 8865 ]
          }
        },
        "externalFlash.counter_DFF_Q_21": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y2/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8845 ],
            "D": [ 8865 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_20_D_LUT4_F_I3_LUT4_F_I2_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y1/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8847 ],
            "I0": [ 8845 ],
            "F": [ 8862 ]
          }
        },
        "externalFlash.counter_DFF_Q_20_D_LUT4_F_I3_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y1/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8862 ],
            "I0": [ 8840 ],
            "F": [ 8860 ]
          }
        },
        "externalFlash.counter_DFF_Q_20_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y1/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8771 ],
            "I2": [ 8860 ],
            "I1": [ 8763 ],
            "I0": [ 8757 ],
            "F": [ 8858 ]
          }
        },
        "externalFlash.counter_DFF_Q_20_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111110101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y1/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8858 ],
            "I2": [ 8744 ],
            "I1": [ 7488 ],
            "I0": [ 8840 ],
            "F": [ 8856 ]
          }
        },
        "externalFlash.counter_DFF_Q_20": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y1/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8840 ],
            "D": [ 8856 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y1/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8853 ],
            "D": [ 8851 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y1/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8849 ],
            "I1": [ 8726 ],
            "I0": [ 8718 ],
            "F": [ 8716 ]
          }
        },
        "externalFlash.counter_DFF_Q_19_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y2/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8847 ],
            "I2": [ 8744 ],
            "I1": [ 8845 ],
            "I0": [ 8840 ],
            "F": [ 8834 ]
          }
        },
        "externalFlash.counter_DFF_Q_19_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y2/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8726 ],
            "I1": [ 8834 ],
            "I0": [ 8833 ],
            "F": [ 8836 ]
          }
        },
        "externalFlash.counter_DFF_Q_19": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y2/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8833 ],
            "D": [ 8836 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_18_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y2/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8726 ],
            "I2": [ 8834 ],
            "I1": [ 8833 ],
            "I0": [ 8830 ],
            "F": [ 8828 ]
          }
        },
        "externalFlash.counter_DFF_Q_18": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y2/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8830 ],
            "D": [ 8828 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_17_D_LUT4_F_I3_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y2/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8811 ],
            "I0": [ 8813 ],
            "F": [ 8825 ]
          }
        },
        "externalFlash.counter_DFF_Q_17_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y2/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8771 ],
            "I2": [ 8825 ],
            "I1": [ 8763 ],
            "I0": [ 8757 ],
            "F": [ 8823 ]
          }
        },
        "externalFlash.counter_DFF_Q_17_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111110101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y2/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8823 ],
            "I2": [ 8744 ],
            "I1": [ 7488 ],
            "I0": [ 8813 ],
            "F": [ 8821 ]
          }
        },
        "externalFlash.counter_DFF_Q_17": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y2/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8813 ],
            "D": [ 8821 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_16_D_LUT4_F_I2_LUT2_F_I0_LUT4_I2_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y2/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8811 ],
            "I2": [ 8817 ],
            "I1": [ 8813 ],
            "I0": [ 8780 ],
            "F": [ 8787 ]
          }
        },
        "externalFlash.counter_DFF_Q_16_D_LUT4_F_I2_LUT2_F_I0_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y2/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8811 ],
            "I2": [ 8817 ],
            "I1": [ 8813 ],
            "I0": [ 8780 ],
            "F": [ 8750 ]
          }
        },
        "externalFlash.counter_DFF_Q_16_D_LUT4_F_I2_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y2/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8805 ],
            "I1": [ 8798 ],
            "I0": [ 8794 ],
            "F": [ 8817 ]
          }
        },
        "externalFlash.counter_DFF_Q_16_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y2/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8813 ],
            "I0": [ 8811 ],
            "F": [ 8806 ]
          }
        },
        "externalFlash.counter_DFF_Q_16_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y1/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8726 ],
            "I2": [ 8806 ],
            "I1": [ 8744 ],
            "I0": [ 8805 ],
            "F": [ 8808 ]
          }
        },
        "externalFlash.counter_DFF_Q_16": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y1/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8805 ],
            "D": [ 8808 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_15_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y1/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8806 ],
            "I1": [ 8744 ],
            "I0": [ 8805 ],
            "F": [ 8799 ]
          }
        },
        "externalFlash.counter_DFF_Q_15_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y1/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8726 ],
            "I1": [ 8799 ],
            "I0": [ 8798 ],
            "F": [ 8801 ]
          }
        },
        "externalFlash.counter_DFF_Q_15": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y1/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8798 ],
            "D": [ 8801 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_14_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y2/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8726 ],
            "I2": [ 8799 ],
            "I1": [ 8798 ],
            "I0": [ 8794 ],
            "F": [ 8792 ]
          }
        },
        "externalFlash.counter_DFF_Q_14": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y2/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8794 ],
            "D": [ 8792 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_13_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y2/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8789 ],
            "I2": [ 8787 ],
            "I1": [ 8785 ],
            "I0": [ 8783 ],
            "F": [ 8778 ]
          }
        },
        "externalFlash.counter_DFF_Q_13": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y2/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8780 ],
            "D": [ 8778 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_12_D_LUT4_F_I3_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y1/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8750 ],
            "I0": [ 8741 ],
            "F": [ 8769 ]
          }
        },
        "externalFlash.counter_DFF_Q_12_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y1/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8771 ],
            "I2": [ 8769 ],
            "I1": [ 8763 ],
            "I0": [ 8757 ],
            "F": [ 8754 ]
          }
        },
        "externalFlash.counter_DFF_Q_12_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111110101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y1/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8754 ],
            "I2": [ 8744 ],
            "I1": [ 7488 ],
            "I0": [ 8741 ],
            "F": [ 8752 ]
          }
        },
        "externalFlash.counter_DFF_Q_12": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y1/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8741 ],
            "D": [ 8752 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_11_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y1/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8750 ],
            "I1": [ 8744 ],
            "I0": [ 8741 ],
            "F": [ 8724 ]
          }
        },
        "externalFlash.counter_DFF_Q_11_D_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y1/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8723 ],
            "I0": [ 8721 ],
            "F": [ 8738 ]
          }
        },
        "externalFlash.counter_DFF_Q_11_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y3/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8726 ],
            "I1": [ 8724 ],
            "I0": [ 8723 ],
            "F": [ 8735 ]
          }
        },
        "externalFlash.counter_DFF_Q_11": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y3/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8723 ],
            "D": [ 8735 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_10_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y2/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8726 ],
            "I2": [ 8724 ],
            "I1": [ 8723 ],
            "I0": [ 8721 ],
            "F": [ 8720 ]
          }
        },
        "externalFlash.counter_DFF_Q_10": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y2/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8721 ],
            "D": [ 8720 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y1/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8718 ],
            "D": [ 8716 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.counter_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y1/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8714 ],
            "D": [ 8712 ],
            "CLK": [ 7328 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 12997 ]
          }
        },
        "externalFlash.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y16/IOBA",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:8.11-8.14",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7328 ],
            "I": [ 7315 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y6/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8631 ],
            "I2": [ 8630 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8625 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_2_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y4/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7786 ],
            "I0": [ 8628 ],
            "F": [ 8626 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y7/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8626 ],
            "I2": [ 8625 ],
            "I1": [ 7935 ],
            "I0": [ 8624 ],
            "F": [ 8604 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y12/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8621 ],
            "I2": [ 8620 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8603 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8618 ],
            "I2": [ 8617 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8602 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_1_I3_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7916 ],
            "I1": [ 8615 ],
            "I0": [ 8614 ],
            "F": [ 8612 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_1_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8612 ],
            "I1": [ 7948 ],
            "I0": [ 8611 ],
            "F": [ 8608 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8608 ],
            "I2": [ 7786 ],
            "I1": [ 8607 ],
            "I0": [ 7690 ],
            "F": [ 8589 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y12/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8604 ],
            "I2": [ 8603 ],
            "I1": [ 8602 ],
            "I0": [ 7690 ],
            "F": [ 8588 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT3_F_I2_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8600 ],
            "I2": [ 8599 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8597 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8597 ],
            "I2": [ 7916 ],
            "I1": [ 8596 ],
            "I0": [ 7690 ],
            "F": [ 8593 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y13/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8593 ],
            "I1": [ 7786 ],
            "I0": [ 8592 ],
            "F": [ 8587 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101111101001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8589 ],
            "I2": [ 8588 ],
            "I1": [ 8587 ],
            "I0": [ 7838 ],
            "F": [ 8543 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8585 ],
            "I2": [ 8584 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8549 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8582 ],
            "I2": [ 8581 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8548 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y13/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8579 ],
            "I2": [ 8578 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8573 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8576 ],
            "I2": [ 8575 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8572 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y13/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8573 ],
            "I0": [ 8572 ],
            "F": [ 8550 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8570 ],
            "I2": [ 8569 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8564 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y12/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7935 ],
            "I0": [ 8567 ],
            "F": [ 8565 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y10/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8565 ],
            "I2": [ 8564 ],
            "I1": [ 7916 ],
            "I0": [ 8563 ],
            "F": [ 8554 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y7/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8560 ],
            "I2": [ 8559 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8553 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y3/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8557 ],
            "I2": [ 8556 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8552 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y8/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8554 ],
            "I2": [ 8553 ],
            "I1": [ 8552 ],
            "I0": [ 7690 ],
            "F": [ 8546 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8550 ],
            "I2": [ 8549 ],
            "I1": [ 8548 ],
            "I0": [ 7690 ],
            "F": [ 8545 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8546 ],
            "I1": [ 8545 ],
            "I0": [ 7838 ],
            "F": [ 8542 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8543 ],
            "I1": [ 8542 ],
            "I0": [ 7815 ],
            "F": [ 7808 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y6/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8540 ],
            "I2": [ 8539 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8502 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y5/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8537 ],
            "I2": [ 8536 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8501 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y6/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8534 ],
            "I2": [ 8533 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8528 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y6/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8531 ],
            "I2": [ 8530 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8527 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y6/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8528 ],
            "I0": [ 8527 ],
            "F": [ 8503 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_2_I3_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y6/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7948 ],
            "I2": [ 7916 ],
            "I1": [ 8525 ],
            "I0": [ 8524 ],
            "F": [ 8522 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_2_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y6/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8522 ],
            "I1": [ 7935 ],
            "I0": [ 8521 ],
            "F": [ 8518 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y6/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8518 ],
            "I2": [ 7786 ],
            "I1": [ 8517 ],
            "I0": [ 7690 ],
            "F": [ 8499 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_1_I3_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y6/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7786 ],
            "I2": [ 7916 ],
            "I1": [ 8514 ],
            "I0": [ 8513 ],
            "F": [ 8511 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_1_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y6/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8511 ],
            "I1": [ 7948 ],
            "I0": [ 8510 ],
            "F": [ 8507 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y6/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8507 ],
            "I2": [ 7935 ],
            "I1": [ 8506 ],
            "I0": [ 7690 ],
            "F": [ 8498 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y6/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8503 ],
            "I2": [ 8502 ],
            "I1": [ 8501 ],
            "I0": [ 7690 ],
            "F": [ 8497 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101110110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y6/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8499 ],
            "I2": [ 8498 ],
            "I1": [ 8497 ],
            "I0": [ 7815 ],
            "F": [ 8453 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y3/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8495 ],
            "I2": [ 8494 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8459 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y3/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8492 ],
            "I2": [ 8491 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8458 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y1/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8489 ],
            "I2": [ 8488 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8483 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y1/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8486 ],
            "I2": [ 8485 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8482 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y1/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8483 ],
            "I0": [ 8482 ],
            "F": [ 8460 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y1/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8480 ],
            "I2": [ 8479 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8474 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y2/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7948 ],
            "I0": [ 8477 ],
            "F": [ 8475 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y2/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8475 ],
            "I2": [ 8474 ],
            "I1": [ 7786 ],
            "I0": [ 8473 ],
            "F": [ 8464 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y2/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8470 ],
            "I2": [ 8469 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8463 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y2/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8467 ],
            "I2": [ 8466 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8462 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y2/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8464 ],
            "I2": [ 8463 ],
            "I1": [ 8462 ],
            "I0": [ 7690 ],
            "F": [ 8456 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y3/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8460 ],
            "I2": [ 8459 ],
            "I1": [ 8458 ],
            "I0": [ 7690 ],
            "F": [ 8455 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y3/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8456 ],
            "I1": [ 8455 ],
            "I0": [ 7815 ],
            "F": [ 8452 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y6/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8453 ],
            "I1": [ 8452 ],
            "I0": [ 7838 ],
            "F": [ 8449 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y7/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:137.3-155.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8450 ],
            "D": [ 8449 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y2/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8447 ],
            "I2": [ 8446 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8420 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y2/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8444 ],
            "I2": [ 8443 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8419 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y4/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8441 ],
            "I2": [ 8440 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8435 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y4/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8438 ],
            "I2": [ 8437 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8434 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y4/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8435 ],
            "I0": [ 8434 ],
            "F": [ 8421 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_1_I3_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y4/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7786 ],
            "I2": [ 7916 ],
            "I1": [ 8432 ],
            "I0": [ 8431 ],
            "F": [ 8429 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_1_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y4/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8429 ],
            "I1": [ 7948 ],
            "I0": [ 8428 ],
            "F": [ 8425 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y4/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8425 ],
            "I2": [ 7935 ],
            "I1": [ 8424 ],
            "I0": [ 7690 ],
            "F": [ 8402 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100011111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y3/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8421 ],
            "I2": [ 8420 ],
            "I1": [ 8419 ],
            "I0": [ 7690 ],
            "F": [ 8401 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1_LUT3_F_I2_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y1/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8417 ],
            "I2": [ 8416 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8414 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y2/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8414 ],
            "I2": [ 7916 ],
            "I1": [ 8413 ],
            "I0": [ 7690 ],
            "F": [ 8406 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1_LUT3_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y7/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7935 ],
            "I0": [ 8410 ],
            "F": [ 7967 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y15/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 7935 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y3/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8406 ],
            "I1": [ 7935 ],
            "I0": [ 8405 ],
            "F": [ 8400 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101111101001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y3/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8402 ],
            "I2": [ 8401 ],
            "I1": [ 8400 ],
            "I0": [ 7815 ],
            "F": [ 8356 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y12/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8398 ],
            "I2": [ 8397 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8362 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y10/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8395 ],
            "I2": [ 8394 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8361 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y10/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8392 ],
            "I2": [ 8391 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8386 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y11/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8389 ],
            "I2": [ 8388 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8385 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y11/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8386 ],
            "I0": [ 8385 ],
            "F": [ 8363 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8383 ],
            "I2": [ 8382 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8377 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y11/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7935 ],
            "I0": [ 8380 ],
            "F": [ 8378 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y12/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8378 ],
            "I2": [ 8377 ],
            "I1": [ 7916 ],
            "I0": [ 8376 ],
            "F": [ 8367 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y11/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8373 ],
            "I2": [ 8372 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8366 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y11/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8370 ],
            "I2": [ 8369 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8365 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y11/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8367 ],
            "I2": [ 8366 ],
            "I1": [ 8365 ],
            "I0": [ 7690 ],
            "F": [ 8359 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100011111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y11/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8363 ],
            "I2": [ 8362 ],
            "I1": [ 8361 ],
            "I0": [ 7690 ],
            "F": [ 8358 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y11/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8359 ],
            "I1": [ 8358 ],
            "I0": [ 7815 ],
            "F": [ 8355 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y11/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8356 ],
            "I1": [ 8355 ],
            "I0": [ 7838 ],
            "F": [ 8352 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:137.3-155.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8353 ],
            "D": [ 8352 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y8/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8350 ],
            "I2": [ 8349 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8314 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y6/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8347 ],
            "I2": [ 8346 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8313 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y7/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8344 ],
            "I2": [ 8343 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8338 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y7/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8341 ],
            "I2": [ 8340 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8337 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y7/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8338 ],
            "I0": [ 8337 ],
            "F": [ 8315 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y4/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8335 ],
            "I2": [ 8334 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8329 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y6/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7935 ],
            "I0": [ 8332 ],
            "F": [ 8330 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y6/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8330 ],
            "I2": [ 8329 ],
            "I1": [ 7786 ],
            "I0": [ 8328 ],
            "F": [ 8319 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y5/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8325 ],
            "I2": [ 8324 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8318 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y5/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8322 ],
            "I2": [ 8321 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8317 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100011111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y5/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8319 ],
            "I2": [ 8318 ],
            "I1": [ 8317 ],
            "I0": [ 7690 ],
            "F": [ 8260 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y7/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8315 ],
            "I2": [ 8314 ],
            "I1": [ 8313 ],
            "I0": [ 7690 ],
            "F": [ 8259 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y7/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8311 ],
            "I2": [ 8310 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8266 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y7/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8308 ],
            "I2": [ 8307 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8265 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y1/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8305 ],
            "I2": [ 8304 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8299 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y1/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8302 ],
            "I2": [ 8301 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8298 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y1/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8299 ],
            "I0": [ 8298 ],
            "F": [ 8267 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7786 ],
            "I1": [ 8296 ],
            "I0": [ 8295 ],
            "F": [ 8282 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_1_I3_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y7/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8293 ],
            "I2": [ 8292 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8290 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_1_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y8/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8290 ],
            "I1": [ 7935 ],
            "I0": [ 8289 ],
            "F": [ 8286 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y8/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8286 ],
            "I2": [ 7786 ],
            "I1": [ 8285 ],
            "I0": [ 7690 ],
            "F": [ 8272 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8282 ],
            "I2": [ 7948 ],
            "I1": [ 8281 ],
            "I0": [ 7690 ],
            "F": [ 8271 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I1_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y13/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 7916 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I1_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7948 ],
            "I0": [ 8277 ],
            "F": [ 7926 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y15/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7935 ],
            "I0": [ 8274 ],
            "F": [ 7925 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y8/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8272 ],
            "I2": [ 8271 ],
            "I1": [ 7916 ],
            "I0": [ 8270 ],
            "F": [ 8263 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y7/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8267 ],
            "I2": [ 8266 ],
            "I1": [ 8265 ],
            "I0": [ 7690 ],
            "F": [ 8262 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y8/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8263 ],
            "I1": [ 8262 ],
            "I0": [ 7838 ],
            "F": [ 8257 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y7/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8260 ],
            "I1": [ 8259 ],
            "I0": [ 7838 ],
            "F": [ 8256 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y8/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8257 ],
            "I1": [ 8256 ],
            "I0": [ 7815 ],
            "F": [ 8253 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:137.3-155.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8254 ],
            "D": [ 8253 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y6/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8251 ],
            "I2": [ 8250 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8216 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y6/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8248 ],
            "I2": [ 8247 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8215 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8245 ],
            "I2": [ 8244 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8239 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y1/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8242 ],
            "I2": [ 8241 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8238 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y2/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8239 ],
            "I0": [ 8238 ],
            "F": [ 8217 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y10/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8236 ],
            "I2": [ 8235 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8220 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y10/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8233 ],
            "I2": [ 8232 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8219 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y10/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8230 ],
            "I2": [ 8229 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8224 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y8/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8227 ],
            "I2": [ 8226 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8223 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y10/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8224 ],
            "I0": [ 8223 ],
            "F": [ 8221 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100011111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y10/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8221 ],
            "I2": [ 8220 ],
            "I1": [ 8219 ],
            "I0": [ 7690 ],
            "F": [ 8163 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y6/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8217 ],
            "I2": [ 8216 ],
            "I1": [ 8215 ],
            "I0": [ 7690 ],
            "F": [ 8162 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT4_F_I3_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y10/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7786 ],
            "I1": [ 8213 ],
            "I0": [ 7690 ],
            "F": [ 8209 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT4_F_I3_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y10/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7935 ],
            "I0": [ 8211 ],
            "F": [ 8208 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y8/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8209 ],
            "I2": [ 8208 ],
            "I1": [ 7916 ],
            "I0": [ 8207 ],
            "F": [ 8192 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y2/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 7948 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT4_F_1_I3_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y3/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7916 ],
            "I1": [ 8203 ],
            "I0": [ 8202 ],
            "F": [ 8200 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT4_F_1_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y3/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8200 ],
            "I1": [ 7948 ],
            "I0": [ 8199 ],
            "F": [ 8196 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y5/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8196 ],
            "I2": [ 7786 ],
            "I1": [ 8195 ],
            "I0": [ 7690 ],
            "F": [ 8166 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y8/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8192 ],
            "I2": [ 7948 ],
            "I1": [ 8191 ],
            "I0": [ 7838 ],
            "F": [ 8165 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT2_F_I1_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8188 ],
            "I2": [ 8187 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8172 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT2_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y8/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8185 ],
            "I2": [ 8184 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8171 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT2_F_I1_LUT4_F_I1_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y12/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8182 ],
            "I2": [ 8181 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8176 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT2_F_I1_LUT4_F_I1_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y11/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8179 ],
            "I2": [ 8178 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8175 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT2_F_I1_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y11/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8176 ],
            "I0": [ 8175 ],
            "F": [ 8173 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8173 ],
            "I2": [ 8172 ],
            "I1": [ 8171 ],
            "I0": [ 7690 ],
            "F": [ 8169 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8169 ],
            "I0": [ 7838 ],
            "F": [ 8167 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y8/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8167 ],
            "I1": [ 8166 ],
            "I0": [ 8165 ],
            "F": [ 8160 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y8/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8163 ],
            "I1": [ 8162 ],
            "I0": [ 7838 ],
            "F": [ 8159 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y8/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8160 ],
            "I1": [ 8159 ],
            "I0": [ 7815 ],
            "F": [ 8156 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y10/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:137.3-155.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8157 ],
            "D": [ 8156 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y13/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8154 ],
            "I2": [ 8153 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8118 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y12/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8151 ],
            "I2": [ 8150 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8117 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y15/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8148 ],
            "I2": [ 8147 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8142 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y12/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8145 ],
            "I2": [ 8144 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8141 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y12/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8142 ],
            "I0": [ 8141 ],
            "F": [ 8119 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y15/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8139 ],
            "I2": [ 8138 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8133 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y15/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7786 ],
            "I0": [ 8136 ],
            "F": [ 8134 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y15/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8134 ],
            "I2": [ 8133 ],
            "I1": [ 7948 ],
            "I0": [ 8132 ],
            "F": [ 8123 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y15/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8129 ],
            "I2": [ 8128 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8122 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y12/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8126 ],
            "I2": [ 8125 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8121 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100011111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8123 ],
            "I2": [ 8122 ],
            "I1": [ 8121 ],
            "I0": [ 7690 ],
            "F": [ 8070 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y12/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8119 ],
            "I2": [ 8118 ],
            "I1": [ 8117 ],
            "I0": [ 7690 ],
            "F": [ 8069 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y4/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8115 ],
            "I2": [ 8114 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8076 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y4/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8112 ],
            "I2": [ 8111 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8075 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y1/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8109 ],
            "I2": [ 8108 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8103 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8106 ],
            "I2": [ 8105 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8102 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8103 ],
            "I0": [ 8102 ],
            "F": [ 8077 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y2/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7916 ],
            "I1": [ 8100 ],
            "I0": [ 8099 ],
            "F": [ 8086 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_1_I3_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y4/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8097 ],
            "I2": [ 8096 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8094 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_1_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y4/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8094 ],
            "I1": [ 7916 ],
            "I0": [ 8093 ],
            "F": [ 8090 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y4/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8090 ],
            "I2": [ 7948 ],
            "I1": [ 8089 ],
            "I0": [ 7690 ],
            "F": [ 8082 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y2/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8086 ],
            "I2": [ 7786 ],
            "I1": [ 8085 ],
            "I0": [ 7690 ],
            "F": [ 8081 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y3/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8082 ],
            "I2": [ 8081 ],
            "I1": [ 7948 ],
            "I0": [ 8080 ],
            "F": [ 8073 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y4/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8077 ],
            "I2": [ 8076 ],
            "I1": [ 8075 ],
            "I0": [ 7690 ],
            "F": [ 8072 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y4/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8073 ],
            "I1": [ 8072 ],
            "I0": [ 7815 ],
            "F": [ 8067 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y12/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8070 ],
            "I1": [ 8069 ],
            "I0": [ 7815 ],
            "F": [ 8066 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y7/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8067 ],
            "I1": [ 8066 ],
            "I0": [ 7838 ],
            "F": [ 8063 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y7/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:137.3-155.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8064 ],
            "D": [ 8063 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT4_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y11/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8061 ],
            "I2": [ 8060 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8055 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT4_F_2_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y11/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7916 ],
            "I0": [ 8058 ],
            "F": [ 8056 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y11/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8056 ],
            "I2": [ 8055 ],
            "I1": [ 7786 ],
            "I0": [ 8054 ],
            "F": [ 8025 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y7/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8051 ],
            "I2": [ 8050 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8024 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y11/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8048 ],
            "I2": [ 8047 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8023 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y12/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8045 ],
            "I2": [ 8044 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8039 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y12/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7786 ],
            "I0": [ 8042 ],
            "F": [ 8040 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y12/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8040 ],
            "I2": [ 8039 ],
            "I1": [ 7916 ],
            "I0": [ 8038 ],
            "F": [ 8029 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y5/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8035 ],
            "I2": [ 8034 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8028 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y2/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8032 ],
            "I2": [ 8031 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8027 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y6/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8029 ],
            "I2": [ 8028 ],
            "I1": [ 8027 ],
            "I0": [ 7690 ],
            "F": [ 7976 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y11/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8025 ],
            "I2": [ 8024 ],
            "I1": [ 8023 ],
            "I0": [ 7690 ],
            "F": [ 7975 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y8/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8021 ],
            "I2": [ 8020 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 7982 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y5/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8018 ],
            "I2": [ 8017 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 7981 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8015 ],
            "I2": [ 8014 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8009 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y8/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8012 ],
            "I2": [ 8011 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 8008 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y8/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8009 ],
            "I0": [ 8008 ],
            "F": [ 7983 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y11/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8006 ],
            "I2": [ 8005 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 7992 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_1_I3_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y7/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7948 ],
            "I2": [ 7916 ],
            "I1": [ 8003 ],
            "I0": [ 8002 ],
            "F": [ 8000 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_1_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y7/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8000 ],
            "I1": [ 7935 ],
            "I0": [ 7999 ],
            "F": [ 7996 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7996 ],
            "I2": [ 7786 ],
            "I1": [ 7995 ],
            "I0": [ 7690 ],
            "F": [ 7988 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y11/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7992 ],
            "I2": [ 7916 ],
            "I1": [ 7991 ],
            "I0": [ 7690 ],
            "F": [ 7987 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y11/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7988 ],
            "I2": [ 7987 ],
            "I1": [ 7786 ],
            "I0": [ 7986 ],
            "F": [ 7979 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100011111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y8/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7983 ],
            "I2": [ 7982 ],
            "I1": [ 7981 ],
            "I0": [ 7690 ],
            "F": [ 7978 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7979 ],
            "I1": [ 7978 ],
            "I0": [ 7838 ],
            "F": [ 7973 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y11/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7976 ],
            "I1": [ 7975 ],
            "I0": [ 7838 ],
            "F": [ 7972 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7973 ],
            "I1": [ 7972 ],
            "I0": [ 7815 ],
            "F": [ 7969 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:137.3-155.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7970 ],
            "D": [ 7969 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y7/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7967 ],
            "I2": [ 7966 ],
            "I1": [ 7786 ],
            "I0": [ 7965 ],
            "F": [ 7907 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7962 ],
            "I2": [ 7961 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 7906 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y12/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7959 ],
            "I2": [ 7958 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 7905 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_2_I3_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y15/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7948 ],
            "I2": [ 7916 ],
            "I1": [ 7946 ],
            "I0": [ 7945 ],
            "F": [ 7943 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_2_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y15/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7943 ],
            "I1": [ 7935 ],
            "I0": [ 7933 ],
            "F": [ 7930 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y15/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7930 ],
            "I2": [ 7786 ],
            "I1": [ 7929 ],
            "I0": [ 7690 ],
            "F": [ 7903 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7926 ],
            "I2": [ 7925 ],
            "I1": [ 7916 ],
            "I0": [ 7914 ],
            "F": [ 7911 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7911 ],
            "I2": [ 7786 ],
            "I1": [ 7910 ],
            "I0": [ 7690 ],
            "F": [ 7902 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y12/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7907 ],
            "I2": [ 7906 ],
            "I1": [ 7905 ],
            "I0": [ 7690 ],
            "F": [ 7901 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011101110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y13/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7903 ],
            "I2": [ 7902 ],
            "I1": [ 7901 ],
            "I0": [ 7838 ],
            "F": [ 7835 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y15/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7899 ],
            "I2": [ 7898 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 7864 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y15/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7896 ],
            "I2": [ 7895 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 7863 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y14/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7893 ],
            "I2": [ 7892 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 7887 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y15/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7890 ],
            "I2": [ 7889 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 7886 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y15/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7887 ],
            "I0": [ 7886 ],
            "F": [ 7865 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7884 ],
            "I2": [ 7883 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 7868 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y8/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7881 ],
            "I2": [ 7880 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 7867 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y14/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7878 ],
            "I2": [ 7877 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 7872 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y14/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7875 ],
            "I2": [ 7874 ],
            "I1": [ 7645 ],
            "I0": [ 7740 ],
            "F": [ 7871 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y14/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7872 ],
            "I0": [ 7871 ],
            "F": [ 7869 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100011111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y12/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7869 ],
            "I2": [ 7868 ],
            "I1": [ 7867 ],
            "I0": [ 7690 ],
            "F": [ 7861 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y15/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7865 ],
            "I2": [ 7864 ],
            "I1": [ 7863 ],
            "I0": [ 7690 ],
            "F": [ 7860 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y13/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7861 ],
            "I1": [ 7860 ],
            "I0": [ 7838 ],
            "F": [ 7834 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y13/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7835 ],
            "I1": [ 7834 ],
            "I0": [ 7815 ],
            "F": [ 7811 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y12/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:137.3-155.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7812 ],
            "D": [ 7811 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.chosenByte_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y12/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:137.3-155.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7809 ],
            "D": [ 7808 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.charOutput_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111011101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7632 ],
            "I2": [ 7806 ],
            "I1": [ 7608 ],
            "I0": [ 7804 ],
            "F": [ 7596 ]
          }
        },
        "externalFlash.charOutput_DFF_Q_6_D_LUT3_F_I2_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y11/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7661 ],
            "I2": [ 7645 ],
            "I1": [ 7740 ],
            "I0": [ 7690 ],
            "F": [ 7783 ]
          }
        },
        "externalFlash.charOutput_DFF_Q_6_D_LUT3_F_I2_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y10/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7786 ],
            "I0": [ 7690 ],
            "F": [ 7641 ]
          }
        },
        "externalFlash.charOutput_DFF_Q_6_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y11/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7641 ],
            "I1": [ 7783 ],
            "I0": [ 7781 ],
            "F": [ 7778 ]
          }
        },
        "externalFlash.charOutput_DFF_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y12/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7778 ],
            "I1": [ 7608 ],
            "I0": [ 7776 ],
            "F": [ 7768 ]
          }
        },
        "externalFlash.charOutput_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y12/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:137.3-155.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7770 ],
            "D": [ 7768 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.charOutput_DFF_Q_5_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y10/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7766 ],
            "I1": [ 7641 ],
            "I0": [ 7765 ],
            "F": [ 7762 ]
          }
        },
        "externalFlash.charOutput_DFF_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y11/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7762 ],
            "I1": [ 7608 ],
            "I0": [ 7760 ],
            "F": [ 7753 ]
          }
        },
        "externalFlash.charOutput_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y11/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:137.3-155.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7755 ],
            "D": [ 7753 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.charOutput_DFF_Q_4_D_LUT3_F_I2_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/LUT4",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7661 ],
            "I2": [ 7645 ],
            "I1": [ 7740 ],
            "I0": [ 7690 ],
            "F": [ 7687 ]
          }
        },
        "externalFlash.charOutput_DFF_Q_4_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7632 ],
            "I2": [ 7641 ],
            "I1": [ 7687 ],
            "I0": [ 7685 ],
            "F": [ 7682 ]
          }
        },
        "externalFlash.charOutput_DFF_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7682 ],
            "I1": [ 7608 ],
            "I0": [ 7680 ],
            "F": [ 7674 ]
          }
        },
        "externalFlash.charOutput_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:137.3-155.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7676 ],
            "D": [ 7674 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.charOutput_DFF_Q_3_D_LUT4_F_I3_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y10/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7672 ],
            "I1": [ 7661 ],
            "I0": [ 7645 ],
            "F": [ 7639 ]
          }
        },
        "externalFlash.charOutput_DFF_Q_3_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y10/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7641 ],
            "I1": [ 7639 ],
            "I0": [ 7637 ],
            "F": [ 7634 ]
          }
        },
        "externalFlash.charOutput_DFF_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111011101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7634 ],
            "I2": [ 7632 ],
            "I1": [ 7608 ],
            "I0": [ 7629 ],
            "F": [ 7623 ]
          }
        },
        "externalFlash.charOutput_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:137.3-155.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7625 ],
            "D": [ 7623 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.charOutput_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:137.3-155.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7620 ],
            "D": [ 7617 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.charOutput_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7617 ],
            "I2": [ 7616 ],
            "I1": [ 7615 ],
            "I0": [ 7608 ],
            "F": [ 7601 ]
          }
        },
        "externalFlash.charOutput_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:137.3-155.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7603 ],
            "D": [ 7601 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.charOutput_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:137.3-155.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7598 ],
            "D": [ 7596 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_D_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y4/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7525 ],
            "I0": [ 7523 ],
            "F": [ 7519 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_D_LUT4_F_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y5/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7516 ],
            "I0": [ 7499 ],
            "F": [ 7549 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y5/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7503 ],
            "I0": [ 7495 ],
            "F": [ 7516 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100100001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y4/LUT2",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7519 ],
            "I2": [ 7516 ],
            "I1": [ 7513 ],
            "I0": [ 7509 ],
            "F": [ 7507 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y6/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7530 ],
            "I1": [ 7590 ],
            "I0": [ 7573 ],
            "F": [ 7588 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_8": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y6/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7573 ],
            "D": [ 7588 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_7_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100100001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y5/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7530 ],
            "I2": [ 7516 ],
            "I1": [ 7573 ],
            "I0": [ 7571 ],
            "F": [ 7585 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y5/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7571 ],
            "D": [ 7585 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_6_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100110101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y5/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7530 ],
            "I2": [ 7573 ],
            "I1": [ 7571 ],
            "I0": [ 7569 ],
            "F": [ 7582 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y5/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7582 ],
            "I0": [ 7516 ],
            "F": [ 7580 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y5/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7569 ],
            "D": [ 7580 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_5_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y5/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7530 ],
            "I2": [ 7573 ],
            "I1": [ 7571 ],
            "I0": [ 7569 ],
            "F": [ 7577 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11011110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y5/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7577 ],
            "I1": [ 7516 ],
            "I0": [ 7567 ],
            "F": [ 7575 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y5/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7567 ],
            "D": [ 7575 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_4_D_LUT4_F_I3_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y5/LUT7",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7573 ],
            "I2": [ 7571 ],
            "I1": [ 7569 ],
            "I0": [ 7567 ],
            "F": [ 7552 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_4_D_LUT4_F_I3_LUT4_F_I2_LUT2_I1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y5/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7555 ],
            "I2": [ 7563 ],
            "I1": [ 7528 ],
            "I0": [ 7559 ],
            "F": [ 7561 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_4_D_LUT4_F_I3_LUT4_F_I2_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y4/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7527 ],
            "I2": [ 7523 ],
            "I1": [ 7513 ],
            "I0": [ 7509 ],
            "F": [ 7559 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_4_D_LUT4_F_I3_LUT4_F_I2_LUT2_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y5/LUT1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7557 ],
            "I1": [ 7556 ],
            "I0": [ 7495 ],
            "F": [ 7555 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_4_D_LUT4_F_I3_LUT4_F_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y5/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7552 ],
            "I0": [ 7545 ],
            "F": [ 7528 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_4_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001000110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y5/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7530 ],
            "I2": [ 7552 ],
            "I1": [ 7516 ],
            "I0": [ 7545 ],
            "F": [ 7550 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101011001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y5/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7550 ],
            "I2": [ 7530 ],
            "I1": [ 7549 ],
            "I0": [ 7545 ],
            "F": [ 7543 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y5/DFF4",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7545 ],
            "D": [ 7543 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y4/LUT5",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7530 ],
            "I2": [ 7528 ],
            "I1": [ 7516 ],
            "I0": [ 7527 ],
            "F": [ 7540 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y4/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7527 ],
            "D": [ 7540 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_2_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y4/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7530 ],
            "I1": [ 7528 ],
            "I0": [ 7527 ],
            "F": [ 7525 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y4/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7525 ],
            "I1": [ 7516 ],
            "I0": [ 7523 ],
            "F": [ 7521 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y4/DFF3",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7523 ],
            "D": [ 7521 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y4/LUT0",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7519 ],
            "I1": [ 7516 ],
            "I0": [ 7513 ],
            "F": [ 7511 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y4/DFF0",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7513 ],
            "D": [ 7511 ],
            "CLK": [ 7328 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X31Y4/DFF2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:53.3-127.6|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7509 ],
            "D": [ 7507 ],
            "CLK": [ 7328 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 12996 ]
          }
        },
        "btn2_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y4/IOBA",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:19.11-19.15",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7480 ],
            "I": [ 7314 ]
          }
        },
        "btn2Reg_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X28Y6/LUT6",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7503 ],
            "I1": [ 7499 ],
            "I0": [ 7495 ],
            "F": [ 7488 ]
          }
        },
        "btn2Reg_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/LUT3",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7334 ],
            "I0": [ 7482 ],
            "F": [ 7485 ]
          }
        },
        "btn2Reg_DFFNS_Q": {
          "hide_name": 0,
          "type": "DFFNS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/DFF1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:26.5-29.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:61.8-61.58",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 12997 ],
            "Q": [ 7482 ],
            "D": [ 7480 ],
            "CLK": [ 7328 ]
          }
        },
        "btn1_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y0/IOBA",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:18.11-18.15",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7332 ],
            "I": [ 7313 ]
          }
        },
        "btn1Reg_DFFNS_Q": {
          "hide_name": 0,
          "type": "DFFNS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y1/DFF5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:26.5-29.8|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:61.8-61.58",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 12997 ],
            "Q": [ 7334 ],
            "D": [ 7332 ],
            "CLK": [ 7328 ]
          }
        }
      },
      "netnames": {
        "te.fontBuffer.0.0_AD_LUT2_F_I1_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 12978 ] ,
          "attributes": {
            "ROUTING": "X17Y11/F3;;1;X17Y11/X06;X17Y11/X06/F3;1;X17Y11/D2;X17Y11/D2/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.fontBuffer.0.0_DO[35]": {
          "hide_name": 0,
          "bits": [ 12910 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[34]": {
          "hide_name": 0,
          "bits": [ 12908 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[33]": {
          "hide_name": 0,
          "bits": [ 12906 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[32]": {
          "hide_name": 0,
          "bits": [ 12904 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[31]": {
          "hide_name": 0,
          "bits": [ 12902 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[30]": {
          "hide_name": 0,
          "bits": [ 12900 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[29]": {
          "hide_name": 0,
          "bits": [ 12898 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[28]": {
          "hide_name": 0,
          "bits": [ 12896 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[27]": {
          "hide_name": 0,
          "bits": [ 12894 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[26]": {
          "hide_name": 0,
          "bits": [ 12892 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[25]": {
          "hide_name": 0,
          "bits": [ 12890 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[24]": {
          "hide_name": 0,
          "bits": [ 12888 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[23]": {
          "hide_name": 0,
          "bits": [ 12886 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[22]": {
          "hide_name": 0,
          "bits": [ 12884 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[21]": {
          "hide_name": 0,
          "bits": [ 12882 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[20]": {
          "hide_name": 0,
          "bits": [ 12880 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[19]": {
          "hide_name": 0,
          "bits": [ 12878 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[18]": {
          "hide_name": 0,
          "bits": [ 12876 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[17]": {
          "hide_name": 0,
          "bits": [ 12874 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[16]": {
          "hide_name": 0,
          "bits": [ 12872 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[15]": {
          "hide_name": 0,
          "bits": [ 12870 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[14]": {
          "hide_name": 0,
          "bits": [ 12868 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[13]": {
          "hide_name": 0,
          "bits": [ 12866 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[12]": {
          "hide_name": 0,
          "bits": [ 12864 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[11]": {
          "hide_name": 0,
          "bits": [ 12862 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[10]": {
          "hide_name": 0,
          "bits": [ 12860 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[9]": {
          "hide_name": 0,
          "bits": [ 12858 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_DO[8]": {
          "hide_name": 0,
          "bits": [ 12856 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "8",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/brams_map.v:139.14-139.16"
          }
        },
        "te.fontBuffer.0.0_AD[1]": {
          "hide_name": 0,
          "bits": [ 12814 ] ,
          "attributes": {
            "ROUTING": "X17Y11/F6;;1;X17Y11/N260;X17Y11/N260/F6;1;X16Y9/BSRAMADA13C3;X17Y9/C3/N262;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/text.v:20.38-20.54|/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.fontBuffer.0.0_AD_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12797 ] ,
          "attributes": {
            "ROUTING": "X17Y11/EW10;X17Y11/EW10/F2;1;X16Y11/B5;X16Y11/B5/W111;1;X17Y11/F2;;1;X17Y11/W130;X17Y11/W130/F2;1;X17Y11/B6;X17Y11/B6/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.fontBuffer.0.0_AD[0]": {
          "hide_name": 0,
          "bits": [ 12796 ] ,
          "attributes": {
            "ROUTING": "X17Y11/N250;X17Y11/N250/F5;1;X17Y9/X04;X17Y9/X04/N252;1;X16Y9/BSRAMAD12C2;X17Y9/C2/X04;1;X17Y11/F5;;1;X17Y11/W100;X17Y11/W100/F5;1;X16Y11/S200;X16Y11/S200/W101;1;X16Y11/A5;X16Y11/A5/S200;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.chosenChar[0]": {
          "hide_name": 0,
          "bits": [ 12793 ] ,
          "attributes": {
            "ROUTING": "X16Y11/F4;;1;X16Y11/SN20;X16Y11/SN20/F4;1;X16Y10/N260;X16Y10/N260/N121;1;X16Y9/C1;X16Y9/C1/N261;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/text.v:17.16-17.26",
            "hdlname": "te chosenChar"
          }
        },
        "te.chosenChar[1]": {
          "hide_name": 0,
          "bits": [ 12791 ] ,
          "attributes": {
            "ROUTING": "X16Y10/F0;;1;X16Y10/N200;X16Y10/N200/F0;1;X16Y9/X01;X16Y9/X01/N201;1;X16Y9/C2;X16Y9/C2/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/text.v:17.16-17.26",
            "hdlname": "te chosenChar"
          }
        },
        "te.chosenChar[2]": {
          "hide_name": 0,
          "bits": [ 12789 ] ,
          "attributes": {
            "ROUTING": "X16Y10/F5;;1;X16Y10/SN20;X16Y10/SN20/F5;1;X16Y9/C3;X16Y9/C3/N121;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/text.v:17.16-17.26",
            "hdlname": "te chosenChar"
          }
        },
        "te.chosenChar[3]": {
          "hide_name": 0,
          "bits": [ 12787 ] ,
          "attributes": {
            "ROUTING": "X16Y11/F6;;1;X16Y11/N130;X16Y11/N130/F6;1;X16Y10/N230;X16Y10/N230/N131;1;X16Y9/E230;X16Y9/E230/N231;1;X16Y9/C4;X16Y9/C4/E230;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/text.v:17.16-17.26",
            "hdlname": "te chosenChar"
          }
        },
        "te.chosenChar_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12785 ] ,
          "attributes": {
            "ROUTING": "X16Y11/B6;X16Y11/B6/N250;1;X16Y10/W250;X16Y10/W250/N251;1;X16Y10/B0;X16Y10/B0/W250;1;X16Y11/B7;X16Y11/B7/N250;1;X16Y11/W100;X16Y11/W100/F5;1;X16Y11/B4;X16Y11/B4/W100;1;X16Y11/F5;;1;X16Y11/N250;X16Y11/N250/F5;1;X16Y10/B5;X16Y10/B5/N251;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.chosenChar[4]": {
          "hide_name": 0,
          "bits": [ 12784 ] ,
          "attributes": {
            "ROUTING": "X16Y11/F7;;1;X16Y11/N100;X16Y11/N100/F7;1;X16Y10/N240;X16Y10/N240/N101;1;X16Y9/X05;X16Y9/X05/N241;1;X16Y9/C5;X16Y9/C5/X05;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/text.v:17.16-17.26",
            "hdlname": "te chosenChar"
          }
        },
        "scr.state_DFF_Q_D_LUT4_F_I3_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12777 ] ,
          "attributes": {
            "ROUTING": "X16Y7/B0;X16Y7/B0/F3;1;X16Y7/F3;;1;X16Y7/B1;X16Y7/B1/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.state_DFF_Q_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 12773 ] ,
          "attributes": {
            "ROUTING": "X16Y10/X02;X16Y10/X02/S272;1;X16Y10/D7;X16Y10/D7/X02;1;X16Y7/F1;;1;X16Y7/S130;X16Y7/S130/F1;1;X16Y8/S270;X16Y8/S270/S131;1;X16Y10/X06;X16Y10/X06/S272;1;X16Y10/D3;X16Y10/D3/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.state_DFF_Q_2_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 12771 ] ,
          "attributes": {
            "ROUTING": "X15Y10/F6;;1;X15Y10/E260;X15Y10/E260/F6;1;X16Y10/C1;X16Y10/C1/E261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.state_DFF_Q_2_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12770 ] ,
          "attributes": {
            "ROUTING": "X16Y10/F3;;1;X16Y10/B1;X16Y10/B1/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.state_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 12768 ] ,
          "attributes": {
            "ROUTING": "X16Y10/F1;;1;X16Y10/B2;X16Y10/B2/F1;1;X16Y10/XD2;X16Y10/XD2/B2;1"
          }
        },
        "scr.state_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 12765 ] ,
          "attributes": {
            "ROUTING": "X16Y14/F0;;1;X16Y14/XD0;X16Y14/XD0/F0;1"
          }
        },
        "scr.state_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 12763 ] ,
          "attributes": {
            "ROUTING": "X16Y10/F7;;1;X16Y10/A4;X16Y10/A4/F7;1;X16Y10/XD4;X16Y10/XD4/A4;1"
          }
        },
        "scr.sdin_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 12757 ] ,
          "attributes": {
            "ROUTING": "X15Y8/F6;;1;X15Y8/X03;X15Y8/X03/F6;1;X15Y8/B5;X15Y8/B5/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 12756 ] ,
          "attributes": {
            "ROUTING": "X15Y8/F3;;1;X15Y8/N100;X15Y8/N100/F3;1;X15Y8/S200;X15Y8/S200/N100;1;X15Y8/A5;X15Y8/A5/S200;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFF_Q_D_LUT3_F_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 12754 ] ,
          "attributes": {
            "ROUTING": "X15Y8/F5;;1;X15Y8/W130;X15Y8/W130/F5;1;X14Y8/W270;X14Y8/W270/W131;1;X14Y8/D4;X14Y8/D4/W270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFF_Q_D_LUT3_F_I1_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 12753 ] ,
          "attributes": {
            "ROUTING": "X14Y8/F7;;1;X14Y8/E100;X14Y8/E100/F7;1;X14Y8/S220;X14Y8/S220/E100;1;X14Y8/C4;X14Y8/C4/S220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFF_Q_D_LUT3_F_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12752 ] ,
          "attributes": {
            "ROUTING": "X14Y8/F6;;1;X14Y8/X03;X14Y8/X03/F6;1;X14Y8/B4;X14Y8/B4/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFF_Q_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12750 ] ,
          "attributes": {
            "ROUTING": "X14Y8/F4;;1;X14Y8/S820;X14Y8/S820/F4;1;X14Y12/W240;X14Y12/W240/S824;1;X13Y12/S240;X13Y12/S240/W241;1;X13Y13/X05;X13Y13/X05/S241;1;X13Y13/B1;X13Y13/B1/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 12748 ] ,
          "attributes": {
            "ROUTING": "X13Y13/F1;;1;X13Y13/XD1;X13Y13/XD1/F1;1"
          }
        },
        "scr.sclk_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 12745 ] ,
          "attributes": {
            "ROUTING": "X13Y14/F7;;1;X13Y14/A0;X13Y14/A0/F7;1;X13Y14/XD0;X13Y14/XD0/A0;1"
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 12742 ] ,
          "attributes": {
            "ROUTING": "X16Y13/F7;;1;X16Y13/X04;X16Y13/X04/F7;1;X16Y13/D6;X16Y13/D6/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_I2_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 12738 ] ,
          "attributes": {
            "ROUTING": "X16Y13/F6;;1;X16Y13/EW20;X16Y13/EW20/F6;1;X15Y13/D6;X15Y13/D6/W121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_I1_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 12734 ] ,
          "attributes": {
            "ROUTING": "X14Y12/F7;;1;X14Y12/SN10;X14Y12/SN10/F7;1;X14Y13/D7;X14Y13/D7/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_I1_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12733 ] ,
          "attributes": {
            "ROUTING": "X14Y12/F2;;1;X14Y12/E130;X14Y12/E130/F2;1;X14Y12/S260;X14Y12/S260/E130;1;X14Y13/X05;X14Y13/X05/S261;1;X14Y13/C7;X14Y13/C7/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_1_I2_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 12729 ] ,
          "attributes": {
            "ROUTING": "X15Y13/F1;;1;X15Y13/E130;X15Y13/E130/F1;1;X15Y13/S260;X15Y13/S260/E130;1;X15Y14/D7;X15Y14/D7/S261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_1_I2_LUT3_F_I2_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 12727 ] ,
          "attributes": {
            "ROUTING": "X15Y14/F7;;1;X15Y14/W270;X15Y14/W270/F7;1;X14Y14/N270;X14Y14/N270/W271;1;X14Y14/D6;X14Y14/D6/N270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_1_I2_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12725 ] ,
          "attributes": {
            "ROUTING": "X14Y14/F6;;1;X14Y14/C7;X14Y14/C7/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 12723 ] ,
          "attributes": {
            "ROUTING": "X14Y13/F7;;1;X14Y13/E100;X14Y13/E100/F7;1;X15Y13/D5;X15Y13/D5/E101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_1_I1_LUT3_F_I1_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12718 ] ,
          "attributes": {
            "ROUTING": "X15Y11/F5;;1;X15Y11/SN20;X15Y11/SN20/F5;1;X15Y12/E220;X15Y12/E220/S121;1;X16Y12/X05;X16Y12/X05/E221;1;X16Y12/C6;X16Y12/C6/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 12714 ] ,
          "attributes": {
            "ROUTING": "X14Y14/F7;;1;X14Y14/E100;X14Y14/E100/F7;1;X14Y14/S220;X14Y14/S220/E100;1;X14Y14/C4;X14Y14/C4/S220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12712 ] ,
          "attributes": {
            "ROUTING": "X15Y13/F6;;1;X15Y13/W100;X15Y13/W100/F6;1;X14Y13/C6;X14Y13/C6/W101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 12711 ] ,
          "attributes": {
            "ROUTING": "X14Y13/EW20;X14Y13/EW20/F5;1;X15Y13/C5;X15Y13/C5/E121;1;X14Y13/F5;;1;X14Y13/W130;X14Y13/W130/F5;1;X14Y13/B6;X14Y13/B6/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 12708 ] ,
          "attributes": {
            "ROUTING": "X14Y14/F4;;1;X14Y14/C1;X14Y14/C1/F4;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12707 ] ,
          "attributes": {
            "ROUTING": "X14Y13/F6;;1;X14Y13/SN10;X14Y13/SN10/F6;1;X14Y14/B1;X14Y14/B1/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 12705 ] ,
          "attributes": {
            "ROUTING": "X14Y14/F1;;1;X14Y14/B3;X14Y14/B3/F1;1;X14Y14/XD3;X14Y14/XD3/B3;1"
          }
        },
        "scr.pixelCounter_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 12700 ] ,
          "attributes": {
            "ROUTING": "X17Y15/F4;;1;X17Y15/XD4;X17Y15/XD4/F4;1"
          }
        },
        "scr.pixelCounter_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 12697 ] ,
          "attributes": {
            "ROUTING": "X16Y12/F7;;1;X16Y12/A1;X16Y12/A1/F7;1;X16Y12/XD1;X16Y12/XD1/A1;1"
          }
        },
        "scr.pixelCounter_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 12694 ] ,
          "attributes": {
            "ROUTING": "X16Y12/F5;;1;X16Y12/A4;X16Y12/A4/F5;1;X16Y12/XD4;X16Y12/XD4/A4;1"
          }
        },
        "scr.pixelCounter_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 12691 ] ,
          "attributes": {
            "ROUTING": "X18Y15/F1;;1;X18Y15/B2;X18Y15/B2/F1;1;X18Y15/XD2;X18Y15/XD2/B2;1"
          }
        },
        "scr.pixelCounter_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 12688 ] ,
          "attributes": {
            "ROUTING": "X18Y15/F3;;1;X18Y15/B0;X18Y15/B0/F3;1;X18Y15/XD0;X18Y15/XD0/B0;1"
          }
        },
        "scr.pixelCounter_DFF_Q_3_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 12685 ] ,
          "attributes": {
            "ROUTING": "X18Y14/S230;X18Y14/S230/F3;1;X18Y15/B1;X18Y15/B1/S231;1;X18Y14/W100;X18Y14/W100/F3;1;X18Y14/D0;X18Y14/D0/W100;1;X18Y14/F3;;1;X18Y14/SN20;X18Y14/SN20/F3;1;X18Y15/W220;X18Y15/W220/S121;1;X18Y15/C3;X18Y15/C3/W220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 12683 ] ,
          "attributes": {
            "ROUTING": "X18Y14/F0;;1;X18Y14/D1;X18Y14/D1/F0;1;X18Y14/XD1;X18Y14/XD1/D1;1"
          }
        },
        "scr.pixelCounter_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 12680 ] ,
          "attributes": {
            "ROUTING": "X18Y13/F1;;1;X18Y13/XD1;X18Y13/XD1/F1;1"
          }
        },
        "scr.pixelCounter_DFF_Q_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 12678 ] ,
          "attributes": {
            "ROUTING": "X18Y13/S130;X18Y13/S130/F6;1;X18Y13/W250;X18Y13/W250/S130;1;X18Y13/B1;X18Y13/B1/W250;1;X18Y13/N260;X18Y13/N260/F6;1;X18Y13/D5;X18Y13/D5/N260;1;X18Y13/F6;;1;X18Y13/C0;X18Y13/C0/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelAddress[7]": {
          "hide_name": 0,
          "bits": [ 12674 ] ,
          "attributes": {
            "ROUTING": "X18Y13/N810;X18Y13/N810/Q1;1;X18Y9/W220;X18Y9/W220/N814;1;X17Y9/X05;X17Y9/X05/W221;1;X16Y9/BSRAMADA3C7;X17Y9/C7/X05;1;X18Y13/X06;X18Y13/X06/Q1;1;X18Y13/C5;X18Y13/C5/X06;1;X18Y13/S100;X18Y13/S100/Q1;1;X18Y13/B0;X18Y13/B0/S100;1;X18Y13/Q1;;1;X18Y13/X02;X18Y13/X02/Q1;1;X18Y13/A1;X18Y13/A1/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/text.v:5.17-5.29"
          }
        },
        "scr.pixelCounter_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 12671 ] ,
          "attributes": {
            "ROUTING": "X18Y13/F0;;1;X18Y13/XD0;X18Y13/XD0/F0;1"
          }
        },
        "scr.pixelCounter_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 12669 ] ,
          "attributes": {
            "ROUTING": "X18Y13/F5;;1;X18Y13/XD5;X18Y13/XD5/F5;1"
          }
        },
        "scr.state_DFF_Q_D_LUT4_F_I3_LUT2_F_I1_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 12665 ] ,
          "attributes": {
            "ROUTING": "X15Y8/F7;;1;X15Y8/EW20;X15Y8/EW20/F7;1;X16Y8/C2;X16Y8/C2/E121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.state_DFF_Q_D_LUT4_F_I3_LUT2_F_I1_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 12664 ] ,
          "attributes": {
            "ROUTING": "X16Y8/F7;;1;X16Y8/A2;X16Y8/A2/F7;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dc_DFFS_Q_D_LUT3_F_I1_LUT2_I0_F_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12662 ] ,
          "attributes": {
            "ROUTING": "X16Y8/F2;;1;X16Y8/X05;X16Y8/X05/F2;1;X16Y8/C6;X16Y8/C6/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "textPixelData[0]": {
          "hide_name": 0,
          "bits": [ 12661 ] ,
          "attributes": {
            "ROUTING": "X16Y9/F0;;1;X16Y9/SN20;X16Y9/SN20/F0;1;X16Y8/A6;X16Y8/A6/N121;1",
            "unused_bits": "8",
            "hdlname": "te pixelData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:22.16-22.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dc_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 12651 ] ,
          "attributes": {
            "ROUTING": "X17Y15/F1;;1;X17Y15/B2;X17Y15/B2/F1;1;X17Y15/XD2;X17Y15/XD2/B2;1"
          }
        },
        "scr.dataToSend_DFF_Q_D_LUT2_F_I0_LUT4_F_1_I1[3]": {
          "hide_name": 0,
          "bits": [ 12646 ] ,
          "attributes": {
            "ROUTING": "X17Y8/F3;;1;X17Y8/S100;X17Y8/S100/F3;1;X17Y8/D4;X17Y8/D4/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFF_Q_D_LUT2_F_I0_LUT4_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 12645 ] ,
          "attributes": {
            "ROUTING": "X17Y8/F6;;1;X17Y8/C4;X17Y8/C4/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFF_Q_D_LUT2_F_I0_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 12644 ] ,
          "attributes": {
            "ROUTING": "X17Y8/F2;;1;X17Y8/N130;X17Y8/N130/F2;1;X17Y8/N240;X17Y8/N240/N130;1;X17Y8/B4;X17Y8/B4/N240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "textPixelData[7]": {
          "hide_name": 0,
          "bits": [ 12642 ] ,
          "attributes": {
            "ROUTING": "X16Y9/BSRAMDOA7F1;;1;X17Y9/W130;X17Y9/W130/F1;1;X16Y9/N270;X16Y9/N270/W131;1;X16Y8/A1;X16Y8/A1/N271;1",
            "unused_bits": "8",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:22.16-22.29",
            "hdlname": "te pixelData"
          }
        },
        "scr.dataToSend_DFF_Q_D_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 12635 ] ,
          "attributes": {
            "ROUTING": "X17Y8/F4;;1;X17Y8/EW10;X17Y8/EW10/F4;1;X16Y8/B0;X16Y8/B0/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFF_Q_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 12634 ] ,
          "attributes": {
            "ROUTING": "X16Y8/F1;;1;X16Y8/N100;X16Y8/N100/F1;1;X16Y8/A0;X16Y8/A0/N100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dc_DFFS_Q_D_LUT3_F_I1_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 12632 ] ,
          "attributes": {
            "ROUTING": "X16Y8/F6;;1;X16Y8/W260;X16Y8/W260/F6;1;X14Y8/C5;X14Y8/C5/W262;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[0]": {
          "hide_name": 0,
          "bits": [ 12630 ] ,
          "attributes": {
            "ROUTING": "X14Y8/A5;X14Y8/A5/Q5;1;X14Y8/Q5;;1;X14Y8/S130;X14Y8/S130/Q5;1;X14Y8/D6;X14Y8/D6/S130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr dataToSend"
          }
        },
        "scr.dataToSend_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 12628 ] ,
          "attributes": {
            "ROUTING": "X14Y8/F5;;1;X14Y8/XD5;X14Y8/XD5/F5;1"
          }
        },
        "scr.dataToSend_DFF_Q_6_D_LUT4_F_I1_LUT3_F_I2_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12624 ] ,
          "attributes": {
            "ROUTING": "X14Y8/F1;;1;X14Y8/B0;X14Y8/B0/F1;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFF_Q_6_D_LUT4_F_I1_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 12621 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F4;;1;X14Y7/E100;X14Y7/E100/F4;1;X14Y7/A5;X14Y7/A5/E100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "textPixelData[1]": {
          "hide_name": 0,
          "bits": [ 12619 ] ,
          "attributes": {
            "ROUTING": "X16Y9/F1;;1;X16Y9/SN10;X16Y9/SN10/F1;1;X16Y8/W210;X16Y8/W210/N111;1;X14Y8/N210;X14Y8/N210/W212;1;X14Y7/A6;X14Y7/A6/N211;1",
            "unused_bits": "8",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:22.16-22.29",
            "hdlname": "te pixelData"
          }
        },
        "scr.dataToSend_DFF_Q_6_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 12612 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F5;;1;X14Y7/W130;X14Y7/W130/F5;1;X14Y7/D3;X14Y7/D3/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFF_Q_6_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12611 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F6;;1;X14Y7/X03;X14Y7/X03/F6;1;X14Y7/B3;X14Y7/B3/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[1]": {
          "hide_name": 0,
          "bits": [ 12609 ] ,
          "attributes": {
            "ROUTING": "X14Y7/S100;X14Y7/S100/Q3;1;X14Y8/E240;X14Y8/E240/S101;1;X14Y8/B6;X14Y8/B6/E240;1;X14Y7/Q3;;1;X14Y7/N130;X14Y7/N130/Q3;1;X14Y7/A3;X14Y7/A3/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr dataToSend"
          }
        },
        "scr.dataToSend_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 12607 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F3;;1;X14Y7/XD3;X14Y7/XD3/F3;1"
          }
        },
        "scr.dataToSend_DFF_Q_6_D_LUT4_F_I1_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 12605 ] ,
          "attributes": {
            "ROUTING": "X14Y8/SN20;X14Y8/SN20/F0;1;X14Y7/W260;X14Y7/W260/N121;1;X14Y7/D7;X14Y7/D7/W260;1;X14Y8/F0;;1;X14Y8/N200;X14Y8/N200/F0;1;X14Y7/C5;X14Y7/C5/N201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFF_Q_6_D_LUT4_F_I1_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 12603 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F0;;1;X14Y7/E130;X14Y7/E130/F0;1;X14Y7/A7;X14Y7/A7/E130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "textPixelData[2]": {
          "hide_name": 0,
          "bits": [ 12601 ] ,
          "attributes": {
            "ROUTING": "X16Y9/F2;;1;X16Y9/N130;X16Y9/N130/F2;1;X16Y8/W230;X16Y8/W230/N131;1;X14Y8/X02;X14Y8/X02/W232;1;X14Y8/A2;X14Y8/A2/X02;1",
            "unused_bits": "8",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:22.16-22.29",
            "hdlname": "te pixelData"
          }
        },
        "scr.dataToSend_DFF_Q_5_D_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 12594 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F7;;1;X14Y7/S130;X14Y7/S130/F7;1;X14Y7/B2;X14Y7/B2/S130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFF_Q_5_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 12593 ] ,
          "attributes": {
            "ROUTING": "X14Y8/F2;;1;X14Y8/SN10;X14Y8/SN10/F2;1;X14Y7/A2;X14Y7/A2/N111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[2]": {
          "hide_name": 0,
          "bits": [ 12591 ] ,
          "attributes": {
            "ROUTING": "X14Y7/SN10;X14Y7/SN10/Q2;1;X14Y8/B2;X14Y8/B2/S111;1;X14Y7/Q2;;1;X14Y7/SN20;X14Y7/SN20/Q2;1;X14Y8/B7;X14Y8/B7/S121;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "scr.dataToSend_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 12590 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F2;;1;X14Y7/XD2;X14Y7/XD2/F2;1"
          }
        },
        "scr.dataToSend_DFF_Q_4_D_LUT3_F_I2_LUT3_F_I2_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 12586 ] ,
          "attributes": {
            "ROUTING": "X16Y7/F2;;1;X16Y7/N100;X16Y7/N100/F2;1;X16Y7/C5;X16Y7/C5/N100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFF_Q_4_D_LUT3_F_I2_LUT3_F_I2_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 12585 ] ,
          "attributes": {
            "ROUTING": "X16Y7/F6;;1;X16Y7/X07;X16Y7/X07/F6;1;X16Y7/A5;X16Y7/A5/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFF_Q_4_D_LUT3_F_I2_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12583 ] ,
          "attributes": {
            "ROUTING": "X16Y7/F5;;1;X16Y7/N130;X16Y7/N130/F5;1;X16Y7/C7;X16Y7/C7/N130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "textPixelData[3]": {
          "hide_name": 0,
          "bits": [ 12582 ] ,
          "attributes": {
            "ROUTING": "X16Y9/F3;;1;X16Y9/N230;X16Y9/N230/F3;1;X16Y7/A7;X16Y7/A7/N232;1",
            "unused_bits": "8",
            "hdlname": "te pixelData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:22.16-22.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFF_Q_4_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12574 ] ,
          "attributes": {
            "ROUTING": "X16Y7/F7;;1;X16Y7/EW10;X16Y7/EW10/F7;1;X15Y7/W250;X15Y7/W250/W111;1;X14Y7/X04;X14Y7/X04/W251;1;X14Y7/C1;X14Y7/C1/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[3]": {
          "hide_name": 0,
          "bits": [ 12572 ] ,
          "attributes": {
            "ROUTING": "X14Y7/N100;X14Y7/N100/Q1;1;X14Y7/A1;X14Y7/A1/N100;1;X14Y7/Q1;;1;X14Y7/S210;X14Y7/S210/Q1;1;X14Y8/A7;X14Y8/A7/S211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr dataToSend"
          }
        },
        "scr.dataToSend_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 12570 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F1;;1;X14Y7/XD1;X14Y7/XD1/F1;1"
          }
        },
        "textPixelData[4]": {
          "hide_name": 0,
          "bits": [ 12567 ] ,
          "attributes": {
            "ROUTING": "X16Y9/F4;;1;X16Y9/S100;X16Y9/S100/F4;1;X16Y9/N210;X16Y9/N210/S100;1;X16Y8/A5;X16Y8/A5/N211;1",
            "unused_bits": "8",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:22.16-22.29",
            "hdlname": "te pixelData"
          }
        },
        "scr.dataToSend_DFF_Q_3_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 12560 ] ,
          "attributes": {
            "ROUTING": "X15Y7/F6;;1;X15Y7/E100;X15Y7/E100/F6;1;X16Y7/S240;X16Y7/S240/E101;1;X16Y8/D4;X16Y8/D4/S241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFF_Q_3_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12559 ] ,
          "attributes": {
            "ROUTING": "X16Y8/F5;;1;X16Y8/W100;X16Y8/W100/F5;1;X16Y8/B4;X16Y8/B4/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[4]": {
          "hide_name": 0,
          "bits": [ 12557 ] ,
          "attributes": {
            "ROUTING": "X16Y8/EW10;X16Y8/EW10/Q4;1;X15Y8/B3;X15Y8/B3/W111;1;X16Y8/Q4;;1;X16Y8/E100;X16Y8/E100/Q4;1;X16Y8/A4;X16Y8/A4/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr dataToSend"
          }
        },
        "scr.dataToSend_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 12555 ] ,
          "attributes": {
            "ROUTING": "X16Y8/F4;;1;X16Y8/XD4;X16Y8/XD4/F4;1"
          }
        },
        "scr.dataToSend_DFF_Q_2_D_LUT3_F_I2_LUT4_F_I3_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 12551 ] ,
          "attributes": {
            "ROUTING": "X17Y8/F1;;1;X17Y8/B7;X17Y8/B7/F1;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFF_Q_2_D_LUT3_F_I2_LUT4_F_I3_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 12550 ] ,
          "attributes": {
            "ROUTING": "X17Y8/F5;;1;X17Y8/A7;X17Y8/A7/F5;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFF_Q_2_D_LUT3_F_I2_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 12548 ] ,
          "attributes": {
            "ROUTING": "X17Y8/F7;;1;X17Y8/EW20;X17Y8/EW20/F7;1;X16Y8/D3;X16Y8/D3/W121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "textPixelData[5]": {
          "hide_name": 0,
          "bits": [ 12547 ] ,
          "attributes": {
            "ROUTING": "X16Y9/F5;;1;X16Y9/N250;X16Y9/N250/F5;1;X16Y8/A3;X16Y8/A3/N251;1",
            "unused_bits": "8",
            "hdlname": "te pixelData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:22.16-22.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFF_Q_2_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12539 ] ,
          "attributes": {
            "ROUTING": "X16Y8/F3;;1;X16Y8/SN10;X16Y8/SN10/F3;1;X16Y7/C4;X16Y7/C4/N111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[5]": {
          "hide_name": 0,
          "bits": [ 12537 ] ,
          "attributes": {
            "ROUTING": "X16Y7/E100;X16Y7/E100/Q4;1;X16Y7/A4;X16Y7/A4/E100;1;X16Y7/Q4;;1;X16Y7/SN10;X16Y7/SN10/Q4;1;X16Y8/W250;X16Y8/W250/S111;1;X15Y8/A3;X15Y8/A3/W251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr dataToSend"
          }
        },
        "scr.dataToSend_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 12535 ] ,
          "attributes": {
            "ROUTING": "X16Y7/F4;;1;X16Y7/XD4;X16Y7/XD4/F4;1"
          }
        },
        "scr.dataToSend_DFF_Q_1_D_LUT4_F_I1_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 12531 ] ,
          "attributes": {
            "ROUTING": "X15Y8/F0;;1;X15Y8/E100;X15Y8/E100/F0;1;X15Y8/C1;X15Y8/C1/E100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "textPixelData[6]": {
          "hide_name": 0,
          "bits": [ 12529 ] ,
          "attributes": {
            "ROUTING": "X16Y9/BSRAMDOA6F0;;1;X17Y9/S130;X17Y9/S130/F0;1;X17Y10/W270;X17Y10/W270/S131;1;X15Y10/A2;X15Y10/A2/W272;1",
            "unused_bits": "8",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:22.16-22.29",
            "hdlname": "te pixelData"
          }
        },
        "scr.dataToSend_DFF_Q_1_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 12522 ] ,
          "attributes": {
            "ROUTING": "X15Y8/F1;;1;X15Y8/S210;X15Y8/S210/F1;1;X15Y10/X02;X15Y10/X02/S212;1;X15Y10/D7;X15Y10/D7/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFF_Q_1_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12521 ] ,
          "attributes": {
            "ROUTING": "X15Y10/F2;;1;X15Y10/W130;X15Y10/W130/F2;1;X15Y10/B7;X15Y10/B7/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[6]": {
          "hide_name": 0,
          "bits": [ 12519 ] ,
          "attributes": {
            "ROUTING": "X15Y10/E130;X15Y10/E130/Q3;1;X15Y10/A7;X15Y10/A7/E130;1;X15Y10/Q3;;1;X15Y10/N130;X15Y10/N130/Q3;1;X15Y9/N270;X15Y9/N270/N131;1;X15Y8/B6;X15Y8/B6/N271;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr dataToSend"
          }
        },
        "scr.dataToSend_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 12517 ] ,
          "attributes": {
            "ROUTING": "X15Y10/F7;;1;X15Y10/A3;X15Y10/A3/F7;1;X15Y10/XD3;X15Y10/XD3/A3;1"
          }
        },
        "scr.dataToSend[7]": {
          "hide_name": 0,
          "bits": [ 12515 ] ,
          "attributes": {
            "ROUTING": "X16Y8/W130;X16Y8/W130/Q0;1;X15Y8/A6;X15Y8/A6/W131;1;X16Y8/Q0;;1;X16Y8/S100;X16Y8/S100/Q0;1;X16Y8/B1;X16Y8/B1/S100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "scr.dataToSend_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 12514 ] ,
          "attributes": {
            "ROUTING": "X16Y8/F0;;1;X16Y8/XD0;X16Y8/XD0/F0;1"
          }
        },
        "scr.cs_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 12511 ] ,
          "attributes": {
            "ROUTING": "X17Y14/F6;;1;X17Y14/C3;X17Y14/C3/F6;1;X17Y14/XD3;X17Y14/XD3/C3;1"
          }
        },
        "scr.counter_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 12507 ] ,
          "attributes": {
            "ROUTING": "X15Y13/F0;;1;X15Y13/XD0;X15Y13/XD0/F0;1"
          }
        },
        "scr.counter_DFF_Q_8_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12504 ] ,
          "attributes": {
            "ROUTING": "X15Y12/F1;;1;X15Y12/N100;X15Y12/N100/F1;1;X15Y12/N200;X15Y12/N200/N100;1;X15Y11/C4;X15Y11/C4/N201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 12502 ] ,
          "attributes": {
            "ROUTING": "X15Y11/F4;;1;X15Y11/C2;X15Y11/C2/F4;1;X15Y11/XD2;X15Y11/XD2/C2;1"
          }
        },
        "scr.counter[26]": {
          "hide_name": 0,
          "bits": [ 12499 ] ,
          "attributes": {
            "ROUTING": "X16Y11/X01;X16Y11/X01/Q0;1;X16Y11/A0;X16Y11/A0/X01;1;X16Y11/Q0;;1;X16Y11/EW10;X16Y11/EW10/Q0;1;X15Y11/B1;X15Y11/B1/W111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 12498 ] ,
          "attributes": {
            "ROUTING": "X16Y11/F0;;1;X16Y11/XD0;X16Y11/XD0/F0;1"
          }
        },
        "scr.counter[27]": {
          "hide_name": 0,
          "bits": [ 12495 ] ,
          "attributes": {
            "ROUTING": "X15Y11/X02;X15Y11/X02/Q3;1;X15Y11/A3;X15Y11/A3/X02;1;X15Y11/Q3;;1;X15Y11/N100;X15Y11/N100/Q3;1;X15Y11/A1;X15Y11/A1/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 12494 ] ,
          "attributes": {
            "ROUTING": "X15Y11/F3;;1;X15Y11/XD3;X15Y11/XD3/F3;1"
          }
        },
        "scr.counter[28]": {
          "hide_name": 0,
          "bits": [ 12491 ] ,
          "attributes": {
            "ROUTING": "X17Y14/EW10;X17Y14/EW10/Q1;1;X16Y14/N250;X16Y14/N250/W111;1;X16Y12/B6;X16Y12/B6/N252;1;X17Y14/X02;X17Y14/X02/Q1;1;X17Y14/Q1;;1;X17Y14/A0;X17Y14/A0/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 12489 ] ,
          "attributes": {
            "ROUTING": "X17Y14/F0;;1;X17Y14/D1;X17Y14/D1/F0;1;X17Y14/XD1;X17Y14/XD1/D1;1"
          }
        },
        "scr.counter[29]": {
          "hide_name": 0,
          "bits": [ 12486 ] ,
          "attributes": {
            "ROUTING": "X16Y12/X01;X16Y12/X01/Q0;1;X16Y12/A6;X16Y12/A6/X01;1;X16Y12/Q0;;1;X16Y12/N100;X16Y12/N100/Q0;1;X16Y12/A0;X16Y12/A0/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 12484 ] ,
          "attributes": {
            "ROUTING": "X16Y12/F0;;1;X16Y12/XD0;X16Y12/XD0/F0;1"
          }
        },
        "scr.counter_DFF_Q_32_D": {
          "hide_name": 0,
          "bits": [ 12480 ] ,
          "attributes": {
            "ROUTING": "X13Y11/F7;;1;X13Y11/A1;X13Y11/A1/F7;1;X13Y11/XD1;X13Y11/XD1/A1;1"
          }
        },
        "scr.counter_DFF_Q_31_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 12477 ] ,
          "attributes": {
            "ROUTING": "X13Y12/F6;;1;X13Y12/X03;X13Y12/X03/F6;1;X13Y12/A7;X13Y12/A7/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_31_D": {
          "hide_name": 0,
          "bits": [ 12475 ] ,
          "attributes": {
            "ROUTING": "X13Y12/F7;;1;X13Y12/A4;X13Y12/A4/F7;1;X13Y12/XD4;X13Y12/XD4/A4;1"
          }
        },
        "scr.counter_DFF_Q_30_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12472 ] ,
          "attributes": {
            "ROUTING": "X13Y12/F3;;1;X13Y12/N230;X13Y12/N230/F3;1;X13Y12/C2;X13Y12/C2/N230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_30_D": {
          "hide_name": 0,
          "bits": [ 12470 ] ,
          "attributes": {
            "ROUTING": "X13Y12/F2;;1;X13Y12/XD2;X13Y12/XD2/F2;1"
          }
        },
        "scr.counter[30]": {
          "hide_name": 0,
          "bits": [ 12468 ] ,
          "attributes": {
            "ROUTING": "X16Y11/S100;X16Y11/S100/Q2;1;X16Y11/E210;X16Y11/E210/S100;1;X16Y11/A1;X16Y11/A1/E210;1;X16Y11/Q2;;1;X16Y11/EW20;X16Y11/EW20/Q2;1;X15Y11/S220;X15Y11/S220/W121;1;X15Y11/C5;X15Y11/C5/S220;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 12467 ] ,
          "attributes": {
            "ROUTING": "X16Y11/F1;;1;X16Y11/B2;X16Y11/B2/F1;1;X16Y11/XD2;X16Y11/XD2/B2;1"
          }
        },
        "scr.counter[1]": {
          "hide_name": 0,
          "bits": [ 12463 ] ,
          "attributes": {
            "ROUTING": "X14Y12/C6;X14Y12/C6/E261;1;X13Y11/E130;X13Y11/E130/Q1;1;X13Y11/A7;X13Y11/A7/E130;1;X13Y12/E260;X13Y12/E260/S121;1;X14Y12/C2;X14Y12/C2/E261;1;X13Y11/S100;X13Y11/S100/Q1;1;X13Y12/W240;X13Y12/W240/S101;1;X13Y12/B3;X13Y12/B3/W240;1;X13Y11/Q1;;1;X13Y11/SN20;X13Y11/SN20/Q1;1;X13Y12/B6;X13Y12/B6/S121;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[2]": {
          "hide_name": 0,
          "bits": [ 12462 ] ,
          "attributes": {
            "ROUTING": "X14Y12/B6;X14Y12/B6/E131;1;X13Y12/A6;X13Y12/A6/E130;1;X13Y12/E130;X13Y12/E130/Q4;1;X14Y12/B2;X14Y12/B2/E131;1;X13Y12/N130;X13Y12/N130/Q4;1;X13Y12/A3;X13Y12/A3/N130;1;X13Y12/Q4;;1;X13Y12/W130;X13Y12/W130/Q4;1;X13Y12/B7;X13Y12/B7/W130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[3]": {
          "hide_name": 0,
          "bits": [ 12460 ] ,
          "attributes": {
            "ROUTING": "X14Y12/A6;X14Y12/A6/E111;1;X13Y12/X05;X13Y12/X05/Q2;1;X13Y12/A2;X13Y12/A2/X05;1;X13Y12/Q2;;1;X13Y12/EW10;X13Y12/EW10/Q2;1;X14Y12/A2;X14Y12/A2/E111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFF_Q_29_D": {
          "hide_name": 0,
          "bits": [ 12456 ] ,
          "attributes": {
            "ROUTING": "X14Y12/F1;;1;X14Y12/XD1;X14Y12/XD1/F1;1"
          }
        },
        "scr.counter_DFF_Q_29_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 12454 ] ,
          "attributes": {
            "ROUTING": "X14Y12/X03;X14Y12/X03/F6;1;X14Y12/B3;X14Y12/B3/X03;1;X14Y12/C1;X14Y12/C1/F6;1;X14Y12/F6;;1;X14Y12/W100;X14Y12/W100/F6;1;X14Y12/D0;X14Y12/D0/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[4]": {
          "hide_name": 0,
          "bits": [ 12453 ] ,
          "attributes": {
            "ROUTING": "X14Y12/A3;X14Y12/A3/X02;1;X14Y12/D7;X14Y12/D7/X02;1;X14Y12/A1;X14Y12/A1/X02;1;X14Y12/Q1;;1;X14Y12/X02;X14Y12/X02/Q1;1;X14Y12/C0;X14Y12/C0/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFF_Q_28_D": {
          "hide_name": 0,
          "bits": [ 12449 ] ,
          "attributes": {
            "ROUTING": "X14Y11/F1;;1;X14Y11/B2;X14Y11/B2/F1;1;X14Y11/XD2;X14Y11/XD2/B2;1"
          }
        },
        "scr.counter_DFF_Q_28_D_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 12447 ] ,
          "attributes": {
            "ROUTING": "X14Y12/S130;X14Y12/S130/F3;1;X14Y12/N250;X14Y12/N250/S130;1;X14Y11/B5;X14Y11/B5/N251;1;X14Y12/F3;;1;X14Y12/SN20;X14Y12/SN20/F3;1;X14Y11/C1;X14Y11/C1/N121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[5]": {
          "hide_name": 0,
          "bits": [ 12445 ] ,
          "attributes": {
            "ROUTING": "X14Y11/S200;X14Y11/S200/N100;1;X14Y11/A5;X14Y11/A5/S200;1;X14Y11/S220;X14Y11/S220/Q2;1;X14Y12/C7;X14Y12/C7/S221;1;X14Y11/N100;X14Y11/N100/Q2;1;X14Y11/A1;X14Y11/A1/N100;1;X14Y11/Q2;;1;X14Y11/SN10;X14Y11/SN10/Q2;1;X14Y12/B0;X14Y12/B0/S111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFF_Q_27_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12442 ] ,
          "attributes": {
            "ROUTING": "X14Y11/F5;;1;X14Y11/X04;X14Y11/X04/F5;1;X14Y11/C0;X14Y11/C0/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[6]": {
          "hide_name": 0,
          "bits": [ 12439 ] ,
          "attributes": {
            "ROUTING": "X14Y11/S100;X14Y11/S100/Q0;1;X14Y12/E240;X14Y12/E240/S101;1;X14Y12/B7;X14Y12/B7/E240;1;X14Y11/N200;X14Y11/N200/Q0;1;X14Y11/A0;X14Y11/A0/N200;1;X14Y11/Q0;;1;X14Y11/S130;X14Y11/S130/Q0;1;X14Y12/A0;X14Y12/A0/S131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFF_Q_27_D": {
          "hide_name": 0,
          "bits": [ 12437 ] ,
          "attributes": {
            "ROUTING": "X14Y11/F0;;1;X14Y11/XD0;X14Y11/XD0/F0;1"
          }
        },
        "scr.counter_DFF_Q_26_D": {
          "hide_name": 0,
          "bits": [ 12434 ] ,
          "attributes": {
            "ROUTING": "X15Y12/F6;;1;X15Y12/C2;X15Y12/C2/F6;1;X15Y12/XD2;X15Y12/XD2/C2;1"
          }
        },
        "scr.counter_DFF_Q_25_D": {
          "hide_name": 0,
          "bits": [ 12430 ] ,
          "attributes": {
            "ROUTING": "X16Y13/F4;;1;X16Y13/XD4;X16Y13/XD4/F4;1"
          }
        },
        "scr.counter_DFF_Q_25_D_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 12428 ] ,
          "attributes": {
            "ROUTING": "X17Y13/B5;X17Y13/B5/F1;1;X17Y13/F1;;1;X17Y13/E130;X17Y13/E130/F1;1;X17Y13/W260;X17Y13/W260/E130;1;X16Y13/C4;X16Y13/C4/W261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_24_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12426 ] ,
          "attributes": {
            "ROUTING": "X17Y13/F5;;1;X17Y13/E100;X17Y13/E100/F5;1;X17Y13/C0;X17Y13/C0/E100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_24_D": {
          "hide_name": 0,
          "bits": [ 12424 ] ,
          "attributes": {
            "ROUTING": "X17Y13/F0;;1;X17Y13/D2;X17Y13/D2/F0;1;X17Y13/XD2;X17Y13/XD2/D2;1"
          }
        },
        "scr.counter_DFF_Q_23_D": {
          "hide_name": 0,
          "bits": [ 12418 ] ,
          "attributes": {
            "ROUTING": "X17Y13/F3;;1;X17Y13/XD3;X17Y13/XD3/F3;1"
          }
        },
        "scr.counter_DFF_Q_29_D_LUT4_F_I2_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 12416 ] ,
          "attributes": {
            "ROUTING": "X17Y13/X02;X17Y13/X02/E212;1;X17Y13/D4;X17Y13/D4/X02;1;X15Y12/X05;X15Y12/X05/E201;1;X15Y12/C6;X15Y12/C6/X05;1;X14Y12/E200;X14Y12/E200/F0;1;X16Y12/S200;X16Y12/S200/E202;1;X16Y13/D2;X16Y13/D2/S201;1;X14Y12/F0;;1;X14Y12/EW10;X14Y12/EW10/F0;1;X15Y12/S210;X15Y12/S210/E111;1;X15Y13/E210;X15Y13/E210/S211;1;X17Y13/B1;X17Y13/B1/E212;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[7]": {
          "hide_name": 0,
          "bits": [ 12415 ] ,
          "attributes": {
            "ROUTING": "X17Y13/C4;X17Y13/C4/E262;1;X15Y12/SN20;X15Y12/SN20/Q2;1;X15Y13/E260;X15Y13/E260/S121;1;X16Y13/C2;X16Y13/C2/E261;1;X15Y12/E130;X15Y12/E130/Q2;1;X15Y12/A6;X15Y12/A6/E130;1;X15Y12/N130;X15Y12/N130/Q2;1;X15Y12/S240;X15Y12/S240/N130;1;X15Y13/C1;X15Y13/C1/S241;1;X15Y12/SN10;X15Y12/SN10/Q2;1;X15Y13/E250;X15Y13/E250/S111;1;X17Y13/A1;X17Y13/A1/E252;1;X15Y12/Q2;;1;X15Y12/W130;X15Y12/W130/Q2;1;X14Y12/A7;X14Y12/A7/W131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[8]": {
          "hide_name": 0,
          "bits": [ 12411 ] ,
          "attributes": {
            "ROUTING": "X16Y13/S130;X16Y13/S130/Q4;1;X16Y13/B2;X16Y13/B2/S130;1;X16Y13/D7;X16Y13/D7/X07;1;X17Y13/E250;X17Y13/E250/E111;1;X17Y13/B4;X17Y13/B4/E250;1;X16Y13/EW10;X16Y13/EW10/Q4;1;X17Y13/A5;X17Y13/A5/E111;1;X15Y13/B5;X15Y13/B5/W111;1;X15Y13/B1;X15Y13/B1/W111;1;X16Y13/Q4;;1;X16Y13/X07;X16Y13/X07/Q4;1;X16Y13/A4;X16Y13/A4/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFF_Q_22_D_LUT4_F_I2_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12408 ] ,
          "attributes": {
            "ROUTING": "X16Y13/F2;;1;X16Y13/X01;X16Y13/X01/F2;1;X16Y13/B3;X16Y13/B3/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_22_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12406 ] ,
          "attributes": {
            "ROUTING": "X16Y13/F3;;1;X16Y13/W230;X16Y13/W230/F3;1;X16Y13/C1;X16Y13/C1/W230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_22_D": {
          "hide_name": 0,
          "bits": [ 12404 ] ,
          "attributes": {
            "ROUTING": "X16Y13/F1;;1;X16Y13/XD1;X16Y13/XD1/F1;1"
          }
        },
        "scr.counter_DFF_Q_23_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 12402 ] ,
          "attributes": {
            "ROUTING": "X17Y13/C6;X17Y13/C6/F4;1;X17Y13/X07;X17Y13/X07/F4;1;X17Y13/D7;X17Y13/D7/X07;1;X17Y13/F4;;1;X17Y13/C3;X17Y13/C3/F4;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_21_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12400 ] ,
          "attributes": {
            "ROUTING": "X17Y13/F6;;1;X17Y13/S130;X17Y13/S130/F6;1;X17Y14/C5;X17Y14/C5/S131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_21_D": {
          "hide_name": 0,
          "bits": [ 12398 ] ,
          "attributes": {
            "ROUTING": "X17Y14/F5;;1;X17Y14/XD5;X17Y14/XD5/F5;1"
          }
        },
        "scr.counter_DFF_Q_20_D": {
          "hide_name": 0,
          "bits": [ 12395 ] ,
          "attributes": {
            "ROUTING": "X16Y15/F5;;1;X16Y15/XD5;X16Y15/XD5/F5;1"
          }
        },
        "scr.counter[31]": {
          "hide_name": 0,
          "bits": [ 12393 ] ,
          "attributes": {
            "ROUTING": "X15Y11/B5;X15Y11/B5/X01;1;X15Y11/Q0;;1;X15Y11/X01;X15Y11/X01/Q0;1;X15Y11/A7;X15Y11/A7/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 12391 ] ,
          "attributes": {
            "ROUTING": "X15Y11/F7;;1;X15Y11/A0;X15Y11/A0/F7;1;X15Y11/XD0;X15Y11/XD0/A0;1"
          }
        },
        "scr.counter_DFF_Q_19_D": {
          "hide_name": 0,
          "bits": [ 12386 ] ,
          "attributes": {
            "ROUTING": "X16Y15/F6;;1;X16Y15/C0;X16Y15/C0/F6;1;X16Y15/XD0;X16Y15/XD0/C0;1"
          }
        },
        "scr.counter_DFF_Q_19_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12384 ] ,
          "attributes": {
            "ROUTING": "X16Y15/X06;X16Y15/X06/F1;1;X16Y15/C6;X16Y15/C6/X06;1;X16Y15/F1;;1;X16Y15/E130;X16Y15/E130/F1;1;X16Y15/C2;X16Y15/C2/E130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_18_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12382 ] ,
          "attributes": {
            "ROUTING": "X16Y15/F2;;1;X16Y15/X05;X16Y15/X05/F2;1;X16Y15/C4;X16Y15/C4/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_18_D": {
          "hide_name": 0,
          "bits": [ 12380 ] ,
          "attributes": {
            "ROUTING": "X16Y15/F4;;1;X16Y15/XD4;X16Y15/XD4/F4;1"
          }
        },
        "scr.counter[14]": {
          "hide_name": 0,
          "bits": [ 12378 ] ,
          "attributes": {
            "ROUTING": "X16Y15/W200;X16Y15/W200/Q0;1;X16Y15/A6;X16Y15/A6/W200;1;X16Y15/S130;X16Y15/S130/Q0;1;X16Y15/B2;X16Y15/B2/S130;1;X16Y14/B2;X16Y14/B2/N131;1;X16Y15/N130;X16Y15/N130/Q0;1;X16Y15/C7;X16Y15/C7/N130;1;X16Y15/Q0;;1;X16Y15/N200;X16Y15/N200/Q0;1;X16Y14/C4;X16Y14/C4/N201;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFF_Q_17_D": {
          "hide_name": 0,
          "bits": [ 12374 ] ,
          "attributes": {
            "ROUTING": "X15Y15/F1;;1;X15Y15/B3;X15Y15/B3/F1;1;X15Y15/XD3;X15Y15/XD3/B3;1"
          }
        },
        "scr.counter_DFF_Q_17_D_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 12370 ] ,
          "attributes": {
            "ROUTING": "X16Y15/W100;X16Y15/W100/F7;1;X15Y15/C1;X15Y15/C1/W101;1;X16Y15/F7;;1;X16Y15/EW10;X16Y15/EW10/F7;1;X15Y15/B7;X15Y15/B7/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_16_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 12368 ] ,
          "attributes": {
            "ROUTING": "X15Y15/S100;X15Y15/S100/F7;1;X15Y15/D4;X15Y15/D4/S100;1;X15Y15/F7;;1;X15Y15/E100;X15Y15/E100/F7;1;X15Y15/C0;X15Y15/C0/E100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_16_D": {
          "hide_name": 0,
          "bits": [ 12366 ] ,
          "attributes": {
            "ROUTING": "X15Y15/F0;;1;X15Y15/D5;X15Y15/D5/F0;1;X15Y15/XD5;X15Y15/XD5/D5;1"
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_I3_F_LUT3_I1_2_F_LUT4_F_I1_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 12363 ] ,
          "attributes": {
            "ROUTING": "X16Y14/F6;;1;X16Y14/N130;X16Y14/N130/F6;1;X16Y13/D5;X16Y13/D5/N131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[9]": {
          "hide_name": 0,
          "bits": [ 12359 ] ,
          "attributes": {
            "ROUTING": "X16Y13/C7;X16Y13/C7/W101;1;X17Y13/X05;X17Y13/X05/Q2;1;X17Y13/A4;X17Y13/A4/X05;1;X17Y13/N100;X17Y13/N100/Q2;1;X17Y13/A0;X17Y13/A0/N100;1;X15Y13/A5;X15Y13/A5/W271;1;X17Y13/W100;X17Y13/W100/Q2;1;X16Y13/C5;X16Y13/C5/W101;1;X16Y13/W270;X16Y13/W270/W131;1;X15Y13/A1;X15Y13/A1/W271;1;X17Y13/Q2;;1;X17Y13/W130;X17Y13/W130/Q2;1;X16Y13/A2;X16Y13/A2/W131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[10]": {
          "hide_name": 0,
          "bits": [ 12355 ] ,
          "attributes": {
            "ROUTING": "X17Y13/A3;X17Y13/A3/N130;1;X17Y13/C7;X17Y13/C7/N130;1;X17Y13/N130;X17Y13/N130/Q3;1;X17Y13/E240;X17Y13/E240/N130;1;X17Y13/B6;X17Y13/B6/E240;1;X16Y13/X02;X16Y13/X02/W231;1;X16Y13/A3;X16Y13/A3/X02;1;X16Y13/B5;X16Y13/B5/W231;1;X17Y13/W230;X17Y13/W230/Q3;1;X16Y13/B7;X16Y13/B7/W231;1;X17Y13/Q3;;1;X17Y13/EW20;X17Y13/EW20/Q3;1;X16Y13/D0;X16Y13/D0/W121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[11]": {
          "hide_name": 0,
          "bits": [ 12351 ] ,
          "attributes": {
            "ROUTING": "X16Y13/A5;X16Y13/A5/E100;1;X16Y13/E260;X16Y13/E260/E130;1;X17Y13/X03;X17Y13/X03/E261;1;X17Y13/A6;X17Y13/A6/X03;1;X16Y13/E100;X16Y13/E100/Q1;1;X16Y13/C0;X16Y13/C0/E100;1;X16Y13/E130;X16Y13/E130/Q1;1;X17Y13/B7;X17Y13/B7/E131;1;X16Y13/N100;X16Y13/N100/Q1;1;X16Y13/A1;X16Y13/A1/N100;1;X16Y13/Q1;;1;X16Y13/S210;X16Y13/S210/Q1;1;X16Y13/A7;X16Y13/A7/S210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[12]": {
          "hide_name": 0,
          "bits": [ 12346 ] ,
          "attributes": {
            "ROUTING": "X17Y14/SN20;X17Y14/SN20/Q5;1;X17Y13/A7;X17Y13/A7/N121;1;X17Y14/A5;X17Y14/A5/Q5;1;X16Y13/X08;X16Y13/X08/N231;1;X16Y13/B6;X16Y13/B6/X08;1;X16Y14/C3;X16Y14/C3/N230;1;X17Y14/Q5;;1;X17Y14/W130;X17Y14/W130/Q5;1;X16Y14/N230;X16Y14/N230/W131;1;X16Y13/B0;X16Y13/B0/N231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[15]": {
          "hide_name": 0,
          "bits": [ 12343 ] ,
          "attributes": {
            "ROUTING": "X16Y15/A4;X16Y15/A4/X07;1;X16Y15/B7;X16Y15/B7/X07;1;X16Y14/B4;X16Y14/B4/N101;1;X16Y14/A3;X16Y14/A3/E200;1;X16Y15/SN20;X16Y15/SN20/Q4;1;X16Y14/A6;X16Y14/A6/N121;1;X16Y15/X07;X16Y15/X07/Q4;1;X16Y15/A2;X16Y15/A2/X07;1;X16Y15/Q4;;1;X16Y15/N100;X16Y15/N100/Q4;1;X16Y14/E200;X16Y14/E200/N101;1;X16Y14/A2;X16Y14/A2/E200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_I3_F_LUT3_I1_2_F_LUT4_F_I1_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12339 ] ,
          "attributes": {
            "ROUTING": "X15Y14/F4;;1;X15Y14/E130;X15Y14/E130/F4;1;X16Y14/B5;X16Y14/B5/E131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[16]": {
          "hide_name": 0,
          "bits": [ 12335 ] ,
          "attributes": {
            "ROUTING": "X15Y15/E130;X15Y15/E130/Q3;1;X15Y15/A7;X15Y15/A7/E130;1;X16Y14/A4;X16Y14/A4/X06;1;X15Y14/E230;X15Y14/E230/N231;1;X16Y14/X06;X16Y14/X06/E231;1;X16Y14/A5;X16Y14/A5/X06;1;X15Y13/A6;X15Y13/A6/N232;1;X15Y15/X02;X15Y15/X02/Q3;1;X15Y15/A1;X15Y15/A1/X02;1;X15Y15/Q3;;1;X15Y15/N230;X15Y15/N230/Q3;1;X15Y13/X08;X15Y13/X08/N232;1;X15Y13/B4;X15Y13/B4/X08;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_I3_F_LUT3_I1_2_F_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 12332 ] ,
          "attributes": {
            "ROUTING": "X16Y13/F5;;1;X16Y13/SN20;X16Y13/SN20/F5;1;X16Y14/D1;X16Y14/D1/S121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_I3_F_LUT3_I1_2_F_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 12331 ] ,
          "attributes": {
            "ROUTING": "X16Y14/F5;;1;X16Y14/E100;X16Y14/E100/F5;1;X16Y14/C1;X16Y14/C1/E100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_I3_F_LUT3_I1_2_F_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12330 ] ,
          "attributes": {
            "ROUTING": "X16Y14/F3;;1;X16Y14/B1;X16Y14/B1/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_I3_F_LUT3_I1_2_F_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 12328 ] ,
          "attributes": {
            "ROUTING": "X16Y13/W240;X16Y13/W240/N101;1;X15Y13/C4;X15Y13/C4/W241;1;X16Y14/N220;X16Y14/N220/F2;1;X16Y13/C6;X16Y13/C6/N221;1;X16Y14/F2;;1;X16Y14/N100;X16Y14/N100/F2;1;X16Y14/A1;X16Y14/A1/N100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_I3_F_LUT3_I1_2_F[2]": {
          "hide_name": 0,
          "bits": [ 12325 ] ,
          "attributes": {
            "ROUTING": "X16Y14/F1;;1;X16Y14/N210;X16Y14/N210/F1;1;X16Y12/W210;X16Y12/W210/N212;1;X15Y12/X06;X15Y12/X06/W211;1;X15Y12/C7;X15Y12/C7/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_I2_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 12323 ] ,
          "attributes": {
            "ROUTING": "X15Y13/N260;X15Y13/N260/N121;1;X15Y13/D4;X15Y13/D4/N260;1;X15Y14/SN20;X15Y14/SN20/F1;1;X15Y13/C2;X15Y13/C2/N121;1;X15Y14/F1;;1;X15Y14/SN10;X15Y14/SN10/F1;1;X15Y13/C6;X15Y13/C6/N111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_I3_F_LUT3_I1_2_F[1]": {
          "hide_name": 0,
          "bits": [ 12321 ] ,
          "attributes": {
            "ROUTING": "X15Y13/F2;;1;X15Y13/SN10;X15Y13/SN10/F2;1;X15Y12/N250;X15Y12/N250/N111;1;X15Y12/B7;X15Y12/B7/N250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_I3_F_LUT3_I1_1_F[2]": {
          "hide_name": 0,
          "bits": [ 12318 ] ,
          "attributes": {
            "ROUTING": "X15Y13/X02;X15Y13/X02/F3;1;X15Y13/C0;X15Y13/C0/X02;1;X15Y13/F3;;1;X15Y13/SN20;X15Y13/SN20/F3;1;X15Y12/C1;X15Y12/C1/N121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 12315 ] ,
          "attributes": {
            "ROUTING": "X15Y13/B3;X15Y13/B3/E131;1;X14Y13/E130;X14Y13/E130/F4;1;X15Y13/B2;X15Y13/B2/E131;1;X14Y13/F4;;1;X14Y13/S130;X14Y13/S130/F4;1;X14Y13/B2;X14Y13/B2/S130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_23_D_LUT4_F_I2_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 12312 ] ,
          "attributes": {
            "ROUTING": "X16Y15/A7;X16Y15/A7/S211;1;X16Y15/X08;X16Y15/X08/S211;1;X16Y15/C5;X16Y15/C5/X08;1;X15Y14/X02;X15Y14/X02/W212;1;X15Y14/D5;X15Y14/D5/X02;1;X17Y13/F7;;1;X17Y13/SN10;X17Y13/SN10/F7;1;X17Y14/W210;X17Y14/W210/S111;1;X16Y14/S210;X16Y14/S210/W211;1;X16Y15/B1;X16Y15/B1/S211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_23_D_LUT4_F_I2_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 12311 ] ,
          "attributes": {
            "ROUTING": "X15Y14/C7;X15Y14/C7/W101;1;X16Y14/F4;;1;X16Y14/W100;X16Y14/W100/F4;1;X15Y14/C5;X15Y14/C5/W101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[13]": {
          "hide_name": 0,
          "bits": [ 12308 ] ,
          "attributes": {
            "ROUTING": "X16Y14/X04;X16Y14/X04/N251;1;X16Y14/B3;X16Y14/B3/X04;1;X16Y15/A5;X16Y15/A5/Q5;1;X16Y15/S100;X16Y15/S100/Q5;1;X16Y15/E210;X16Y15/E210/S100;1;X16Y15/A1;X16Y15/A1/E210;1;X16Y15/X04;X16Y15/X04/Q5;1;X16Y15/D7;X16Y15/D7/X04;1;X16Y15/W130;X16Y15/W130/Q5;1;X15Y15/N270;X15Y15/N270/W131;1;X15Y14/B5;X15Y14/B5/N271;1;X16Y13/A0;X16Y13/A0/N252;1;X16Y14/B6;X16Y14/B6/N251;1;X16Y15/Q5;;1;X16Y15/N250;X16Y15/N250/Q5;1;X16Y13/X06;X16Y13/X06/N252;1;X16Y13/A6;X16Y13/A6/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[17]": {
          "hide_name": 0,
          "bits": [ 12304 ] ,
          "attributes": {
            "ROUTING": "X15Y14/B7;X15Y14/B7/N101;1;X15Y14/X06;X15Y14/X06/N251;1;X15Y14/A5;X15Y14/A5/X06;1;X15Y15/C4;X15Y15/C4/N100;1;X15Y15/N100;X15Y15/N100/Q5;1;X15Y15/A0;X15Y15/A0/N100;1;X15Y15/Q5;;1;X15Y15/N250;X15Y15/N250/Q5;1;X15Y14/X04;X15Y14/X04/N251;1;X15Y14/C1;X15Y14/C1/X04;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFF_Q_15_D": {
          "hide_name": 0,
          "bits": [ 12300 ] ,
          "attributes": {
            "ROUTING": "X15Y15/F6;;1;X15Y15/C2;X15Y15/C2/F6;1;X15Y15/XD2;X15Y15/XD2/C2;1"
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 12298 ] ,
          "attributes": {
            "ROUTING": "X15Y15/C6;X15Y15/C6/S131;1;X15Y14/B3;X15Y14/B3/S130;1;X15Y14/F5;;1;X15Y14/S130;X15Y14/S130/F5;1;X15Y14/D6;X15Y14/D6/S130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[18]": {
          "hide_name": 0,
          "bits": [ 12295 ] ,
          "attributes": {
            "ROUTING": "X15Y15/A6;X15Y15/A6/X01;1;X15Y14/D4;X15Y14/D4/N131;1;X15Y15/X01;X15Y15/X01/Q2;1;X15Y15/B4;X15Y15/B4/X01;1;X15Y15/SN10;X15Y15/SN10/Q2;1;X15Y14/A3;X15Y14/A3/N111;1;X15Y15/SN20;X15Y15/SN20/Q2;1;X15Y14/A7;X15Y14/A7/N121;1;X15Y15/N220;X15Y15/N220/Q2;1;X15Y14/C6;X15Y14/C6/N221;1;X15Y15/Q2;;1;X15Y15/N130;X15Y15/N130/Q2;1;X15Y14/B1;X15Y14/B1/N131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFF_Q_14_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12292 ] ,
          "attributes": {
            "ROUTING": "X15Y14/F3;;1;X15Y14/E100;X15Y14/E100/F3;1;X15Y14/C0;X15Y14/C0/E100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[19]": {
          "hide_name": 0,
          "bits": [ 12287 ] ,
          "attributes": {
            "ROUTING": "X15Y14/S100;X15Y14/S100/Q2;1;X15Y15/A4;X15Y15/A4/S101;1;X15Y14/A0;X15Y14/A0/N100;1;X15Y14/W220;X15Y14/W220/Q2;1;X14Y14/X05;X14Y14/X05/W221;1;X14Y14/C6;X14Y14/C6/X05;1;X15Y14/B6;X15Y14/B6/X05;1;X15Y14/N100;X15Y14/N100/Q2;1;X15Y14/A1;X15Y14/A1/N100;1;X15Y14/Q2;;1;X15Y14/X05;X15Y14/X05/Q2;1;X15Y14/C4;X15Y14/C4/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFF_Q_14_D": {
          "hide_name": 0,
          "bits": [ 12285 ] ,
          "attributes": {
            "ROUTING": "X15Y14/F0;;1;X15Y14/D2;X15Y14/D2/F0;1;X15Y14/XD2;X15Y14/XD2/D2;1"
          }
        },
        "scr.counter[20]": {
          "hide_name": 0,
          "bits": [ 12280 ] ,
          "attributes": {
            "ROUTING": "X14Y13/B0;X14Y13/B0/E231;1;X15Y14/E250;X15Y14/E250/E252;1;X15Y14/B4;X15Y14/B4/E250;1;X15Y14/N250;X15Y14/N250/E252;1;X15Y13/A2;X15Y13/A2/N251;1;X14Y14/X08;X14Y14/X08/E251;1;X14Y14/B6;X14Y14/B6/X08;1;X13Y14/E250;X13Y14/E250/Q5;1;X15Y14/A6;X15Y14/A6/E252;1;X13Y13/E230;X13Y13/E230/N131;1;X14Y13/B7;X14Y13/B7/E231;1;X13Y14/Q5;;1;X13Y14/N130;X13Y14/N130/Q5;1;X13Y14/A3;X13Y14/A3/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFF_Q_13_D": {
          "hide_name": 0,
          "bits": [ 12278 ] ,
          "attributes": {
            "ROUTING": "X13Y14/F3;;1;X13Y14/B5;X13Y14/B5/F3;1;X13Y14/XD5;X13Y14/XD5/B5;1"
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 12276 ] ,
          "attributes": {
            "ROUTING": "X14Y13/C3;X14Y13/C3/W261;1;X15Y13/W260;X15Y13/W260/N261;1;X14Y13/C2;X14Y13/C2/W261;1;X15Y14/F6;;1;X15Y14/N260;X15Y14/N260/F6;1;X15Y13/C3;X15Y13/C3/N261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[21]": {
          "hide_name": 0,
          "bits": [ 12273 ] ,
          "attributes": {
            "ROUTING": "X14Y13/S210;X14Y13/S210/Q1;1;X14Y14/A6;X14Y14/A6/S211;1;X14Y13/X02;X14Y13/X02/Q1;1;X14Y13/A0;X14Y13/A0/X02;1;X14Y13/X06;X14Y13/X06/Q1;1;X14Y13/A7;X14Y13/A7/X06;1;X14Y13/W100;X14Y13/W100/Q1;1;X14Y13/B4;X14Y13/B4/W100;1;X14Y13/Q1;;1;X14Y13/N130;X14Y13/N130/Q1;1;X14Y13/A3;X14Y13/A3/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFF_Q_12_D": {
          "hide_name": 0,
          "bits": [ 12271 ] ,
          "attributes": {
            "ROUTING": "X14Y13/F3;;1;X14Y13/B1;X14Y13/B1/F3;1;X14Y13/XD1;X14Y13/XD1/B1;1"
          }
        },
        "scr.counter_DFF_Q_16_D_LUT4_F_I2_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 12269 ] ,
          "attributes": {
            "ROUTING": "X14Y14/W230;X14Y14/W230/N231;1;X13Y14/N230;X13Y14/N230/W231;1;X13Y14/C3;X13Y14/C3/N230;1;X15Y15/F4;;1;X15Y15/W130;X15Y15/W130/F4;1;X14Y15/N230;X14Y15/N230/W131;1;X14Y14/B2;X14Y14/B2/N231;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_16_D_LUT4_F_I2_LUT4_I3_F[0]": {
          "hide_name": 0,
          "bits": [ 12268 ] ,
          "attributes": {
            "ROUTING": "X14Y13/S100;X14Y13/S100/F0;1;X14Y14/E200;X14Y14/E200/S101;1;X14Y14/A2;X14Y14/A2/E200;1;X14Y13/F0;;1;X14Y13/EW10;X14Y13/EW10/F0;1;X15Y13/N250;X15Y13/N250/E111;1;X15Y13/B6;X15Y13/B6/N250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_11_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 12265 ] ,
          "attributes": {
            "ROUTING": "X14Y14/F2;;1;X14Y14/D5;X14Y14/D5/F2;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT3_F_I2_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 12254 ] ,
          "attributes": {
            "ROUTING": "X14Y14/W200;X14Y14/W200/S201;1;X13Y14/D3;X13Y14/D3/W201;1;X14Y11/D1;X14Y11/D1/N101;1;X15Y12/N240;X15Y12/N240/E101;1;X15Y10/D6;X15Y10/D6/N242;1;X14Y12/D1;X14Y12/D1/E270;1;X17Y13/D0;X17Y13/D0/E202;1;X15Y13/E200;X15Y13/E200/S201;1;X17Y13/D3;X17Y13/D3/E202;1;X14Y12/W130;X14Y12/W130/F5;1;X16Y15/D6;X16Y15/D6/E221;1;X14Y12/E270;X14Y12/E270/W130;1;X15Y15/D0;X15Y15/D0/E201;1;X15Y12/S200;X15Y12/S200/E101;1;X15Y14/D0;X15Y14/D0/S202;1;X14Y15/E200;X14Y15/E200/S202;1;X16Y15/D2;X16Y15/D2/E202;1;X14Y14/D1;X14Y14/D1/S201;1;X14Y12/S200;X14Y12/S200/N100;1;X14Y13/D3;X14Y13/D3/S201;1;X15Y15/D1;X15Y15/D1/S221;1;X13Y11/D7;X13Y11/D7/N261;1;X13Y12/N260;X13Y12/N260/W121;1;X13Y11/E260;X13Y11/E260/N261;1;X13Y11/D3;X13Y11/D3/E260;1;X14Y12/E100;X14Y12/E100/F5;1;X15Y12/D6;X15Y12/D6/E101;1;X14Y12/S100;X14Y12/S100/F5;1;X14Y13/S200;X14Y13/S200/S101;1;X14Y14/C5;X14Y14/C5/S201;1;X15Y14/S260;X15Y14/S260/S262;1;X15Y15/D6;X15Y15/D6/S261;1;X14Y12/N100;X14Y12/N100/F5;1;X14Y11/D0;X14Y11/D0/N101;1;X16Y13/X03;X16Y13/X03/S261;1;X16Y13/D1;X16Y13/D1/X03;1;X15Y12/S260;X15Y12/S260/E121;1;X15Y12/D1;X15Y12/D1/S260;1;X13Y12/D2;X13Y12/D2/W121;1;X17Y12/S260;X17Y12/S260/E262;1;X17Y14/D5;X17Y14/D5/S262;1;X15Y14/S220;X15Y14/S220/S222;1;X15Y15/E220;X15Y15/E220/S221;1;X16Y15/D5;X16Y15/D5/E221;1;X15Y12/S220;X15Y12/S220/E121;1;X15Y13/D0;X15Y13/D0/S221;1;X15Y12/E260;X15Y12/E260/E121;1;X16Y12/S260;X16Y12/S260/E261;1;X16Y13/D4;X16Y13/D4/S261;1;X14Y12/F5;;1;X14Y12/EW20;X14Y12/EW20/F5;1;X13Y12/D7;X13Y12/D7/W121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[22]": {
          "hide_name": 0,
          "bits": [ 12250 ] ,
          "attributes": {
            "ROUTING": "X14Y14/S100;X14Y14/S100/Q5;1;X14Y14/W210;X14Y14/W210/S100;1;X14Y14/A4;X14Y14/A4/W210;1;X14Y14/SN20;X14Y14/SN20/Q5;1;X14Y13/A4;X14Y13/A4/N121;1;X14Y14/N250;X14Y14/N250/Q5;1;X14Y13/B5;X14Y13/B5/N251;1;X14Y14/Q5;;1;X14Y14/A5;X14Y14/A5/Q5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFF_Q_11_D": {
          "hide_name": 0,
          "bits": [ 12248 ] ,
          "attributes": {
            "ROUTING": "X14Y14/F5;;1;X14Y14/XD5;X14Y14/XD5/F5;1"
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_I3_F_LUT3_I1_2_F_LUT3_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 12246 ] ,
          "attributes": {
            "ROUTING": "X15Y12/F7;;1;X15Y12/S100;X15Y12/S100/F7;1;X15Y12/D5;X15Y12/D5/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_I3_F_LUT3_I1_2_F_LUT3_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 12245 ] ,
          "attributes": {
            "ROUTING": "X15Y11/S210;X15Y11/S210/F1;1;X15Y12/X08;X15Y12/X08/S211;1;X15Y12/B4;X15Y12/B4/X08;1;X15Y11/F1;;1;X15Y11/S130;X15Y11/S130/F1;1;X15Y12/C5;X15Y12/C5/S131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[24]": {
          "hide_name": 0,
          "bits": [ 12239 ] ,
          "attributes": {
            "ROUTING": "X15Y12/B5;X15Y12/B5/N101;1;X15Y13/E100;X15Y13/E100/Q0;1;X15Y13/A4;X15Y13/A4/E100;1;X14Y13/A6;X14Y13/A6/W131;1;X15Y13/N100;X15Y13/N100/Q0;1;X15Y13/A0;X15Y13/A0/N100;1;X15Y13/N130;X15Y13/N130/Q0;1;X15Y12/B1;X15Y12/B1/N131;1;X15Y13/Q0;;1;X15Y13/W130;X15Y13/W130/Q0;1;X14Y13/S230;X14Y13/S230/W131;1;X14Y14/A7;X14Y14/A7/S231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[25]": {
          "hide_name": 0,
          "bits": [ 12234 ] ,
          "attributes": {
            "ROUTING": "X15Y12/A4;X15Y12/A4/S101;1;X15Y11/SN10;X15Y11/SN10/Q2;1;X15Y12/E210;X15Y12/E210/S111;1;X15Y12/A1;X15Y12/A1/E210;1;X15Y11/E100;X15Y11/E100/Q2;1;X15Y11/A4;X15Y11/A4/E100;1;X15Y11/Q2;;1;X15Y11/S100;X15Y11/S100/Q2;1;X15Y12/A5;X15Y12/A5/S101;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFF_Q_10_D_LUT4_F_I3_LUT2_F_I0_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12231 ] ,
          "attributes": {
            "ROUTING": "X15Y12/F5;;1;X15Y12/S250;X15Y12/S250/F5;1;X15Y12/B3;X15Y12/B3/S250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_10_D_LUT4_F_I3_LUT2_F_I0_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 12230 ] ,
          "attributes": {
            "ROUTING": "X16Y12/W260;X16Y12/W260/F6;1;X15Y12/C4;X15Y12/C4/W261;1;X16Y12/F6;;1;X16Y12/W130;X16Y12/W130/F6;1;X15Y12/A3;X15Y12/A3/W131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_10_D_LUT4_F_I3_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 12227 ] ,
          "attributes": {
            "ROUTING": "X14Y13/F2;;1;X14Y13/N100;X14Y13/N100/F2;1;X14Y12/B4;X14Y12/B4/N101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_10_D_LUT4_F_I3_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 12226 ] ,
          "attributes": {
            "ROUTING": "X15Y12/EW10;X15Y12/EW10/F3;1;X14Y12/W210;X14Y12/W210/W111;1;X14Y12/A4;X14Y12/A4/W210;1;X15Y12/F3;;1;X15Y12/W100;X15Y12/W100/F3;1;X14Y12/C5;X14Y12/C5/W101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFF_Q_10_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 12224 ] ,
          "attributes": {
            "ROUTING": "X14Y12/F4;;1;X14Y12/N240;X14Y12/N240/F4;1;X14Y11/D7;X14Y11/D7/N241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[23]": {
          "hide_name": 0,
          "bits": [ 12219 ] ,
          "attributes": {
            "ROUTING": "X14Y14/X07;X14Y14/X07/S222;1;X14Y14/B7;X14Y14/B7/X07;1;X15Y13/S220;X15Y13/S220/E221;1;X15Y14/X07;X15Y14/X07/S221;1;X15Y14/A4;X15Y14/A4/X07;1;X14Y11/E130;X14Y11/E130/Q3;1;X14Y11/A7;X14Y11/A7/E130;1;X14Y13/E220;X14Y13/E220/S221;1;X15Y13/X05;X15Y13/X05/E221;1;X15Y13/A3;X15Y13/A3/X05;1;X14Y13/A2;X14Y13/A2/X07;1;X14Y12/E260;X14Y12/E260/S121;1;X15Y12/X03;X15Y12/X03/E261;1;X15Y12/A7;X15Y12/A7/X03;1;X14Y11/Q3;;1;X14Y11/SN20;X14Y11/SN20/Q3;1;X14Y12/S220;X14Y12/S220/S121;1;X14Y13/X07;X14Y13/X07/S221;1;X14Y13/A5;X14Y13/A5/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFF_Q_10_D": {
          "hide_name": 0,
          "bits": [ 12217 ] ,
          "attributes": {
            "ROUTING": "X14Y11/F7;;1;X14Y11/A3;X14Y11/A3/F7;1;X14Y11/XD3;X14Y11/XD3/A3;1"
          }
        },
        "scr.counter[32]": {
          "hide_name": 0,
          "bits": [ 12215 ] ,
          "attributes": {
            "ROUTING": "X14Y11/E100;X14Y11/E100/Q4;1;X14Y11/A4;X14Y11/A4/E100;1;X14Y11/Q4;;1;X14Y11/EW10;X14Y11/EW10/Q4;1;X15Y11/A5;X15Y11/A5/E111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 12214 ] ,
          "attributes": {
            "ROUTING": "X14Y11/F4;;1;X14Y11/XD4;X14Y11/XD4/F4;1"
          }
        },
        "scr.counter[0]": {
          "hide_name": 0,
          "bits": [ 12212 ] ,
          "attributes": {
            "ROUTING": "X13Y11/S240;X13Y11/S240/Q4;1;X13Y12/C3;X13Y12/C3/S241;1;X14Y12/X08;X14Y12/X08/E271;1;X14Y12/D2;X14Y12/D2/X08;1;X13Y11/B7;X13Y11/B7/X07;1;X13Y12/E270;X13Y12/E270/S131;1;X14Y12/N270;X14Y12/N270/E271;1;X14Y12/D6;X14Y12/D6/N270;1;X13Y11/X07;X13Y11/X07/Q4;1;X13Y11/A3;X13Y11/A3/X07;1;X13Y11/Q4;;1;X13Y11/S130;X13Y11/S130/Q4;1;X13Y12/C6;X13Y12/C6/S131;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 12211 ] ,
          "attributes": {
            "ROUTING": "X13Y11/F3;;1;X13Y11/B4;X13Y11/B4/F3;1;X13Y11/XD4;X13Y11/XD4/B4;1"
          }
        },
        "scr.dataToSend_DFF_Q_1_D_LUT4_F_I1_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 12208 ] ,
          "attributes": {
            "ROUTING": "X15Y8/X01;X15Y8/X01/F2;1;X15Y8/A1;X15Y8/A1/X01;1;X15Y8/F2;;1;X15Y8/W100;X15Y8/W100/F2;1;X15Y8/B4;X15Y8/B4/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex_DFF_Q_D_LUT3_F_I2_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 12205 ] ,
          "attributes": {
            "ROUTING": "X15Y8/F4;;1;X15Y8/SN10;X15Y8/SN10/F4;1;X15Y7/C4;X15Y7/C4/N111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex_DFF_Q_D_LUT3_F_I2_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12204 ] ,
          "attributes": {
            "ROUTING": "X15Y7/F1;;1;X15Y7/B4;X15Y7/B4/F1;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex_DFF_Q_D_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 12203 ] ,
          "attributes": {
            "ROUTING": "X15Y7/F4;;1;X15Y7/S130;X15Y7/S130/F4;1;X15Y7/D6;X15Y7/D6/S130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex_DFF_Q_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 12201 ] ,
          "attributes": {
            "ROUTING": "X15Y7/F3;;1;X15Y7/B6;X15Y7/B6/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex_DFF_Q_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12199 ] ,
          "attributes": {
            "ROUTING": "X15Y7/C5;X15Y7/C5/X05;1;X15Y7/F2;;1;X15Y7/X05;X15Y7/X05/F2;1;X15Y7/C6;X15Y7/C6/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex[6]": {
          "hide_name": 0,
          "bits": [ 12197 ] ,
          "attributes": {
            "ROUTING": "X15Y7/N130;X15Y7/N130/Q5;1;X15Y7/A2;X15Y7/A2/N130;1;X17Y8/A1;X17Y8/A1/S251;1;X16Y7/A3;X16Y7/A3/E251;1;X15Y7/S250;X15Y7/S250/Q5;1;X15Y8/A0;X15Y8/A0/S251;1;X17Y7/S250;X17Y7/S250/E252;1;X17Y8/A2;X17Y8/A2/S251;1;X15Y8/A7;X15Y8/A7/S101;1;X14Y7/A4;X14Y7/A4/W131;1;X15Y7/W130;X15Y7/W130/Q5;1;X14Y7/A0;X14Y7/A0/W131;1;X15Y7/S100;X15Y7/S100/Q5;1;X15Y7/E210;X15Y7/E210/S100;1;X15Y7/A1;X15Y7/A1/E210;1;X15Y7/E250;X15Y7/E250/Q5;1;X16Y7/A2;X16Y7/A2/E251;1;X15Y7/Q5;;1;X15Y7/A5;X15Y7/A5/Q5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:77.13-77.25",
            "hdlname": "scr commandIndex"
          }
        },
        "scr.commandIndex_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 12196 ] ,
          "attributes": {
            "ROUTING": "X15Y7/F5;;1;X15Y7/XD5;X15Y7/XD5/F5;1"
          }
        },
        "scr.commandIndex_DFF_Q_D_LUT3_F_I2_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 12189 ] ,
          "attributes": {
            "ROUTING": "X14Y7/S200;X14Y7/S200/W202;1;X14Y8/D1;X14Y8/D1/S201;1;X16Y7/D5;X16Y7/D5/F0;1;X16Y7/S200;X16Y7/S200/F0;1;X16Y8/D2;X16Y8/D2/S201;1;X14Y7/X05;X14Y7/X05/W202;1;X14Y7/B7;X14Y7/B7/X05;1;X17Y8/X03;X17Y8/X03/S261;1;X17Y8/D3;X17Y8/D3/X03;1;X15Y7/S220;X15Y7/S220/W121;1;X15Y8/D1;X15Y8/D1/S221;1;X17Y8/X05;X17Y8/X05/S261;1;X17Y8/C7;X17Y8/C7/X05;1;X16Y7/W200;X16Y7/W200/F0;1;X14Y7/X01;X14Y7/X01/W202;1;X14Y7/B5;X14Y7/B5/X01;1;X17Y7/S260;X17Y7/S260/E121;1;X17Y8/D6;X17Y8/D6/S261;1;X16Y7/EW20;X16Y7/EW20/F0;1;X15Y7/D4;X15Y7/D4/W121;1;X16Y7/F0;;1;X16Y7/W100;X16Y7/W100/F0;1;X15Y7/C0;X15Y7/C0/W101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex_DFFS_Q_3_D": {
          "hide_name": 0,
          "bits": [ 12185 ] ,
          "attributes": {
            "ROUTING": "X15Y10/F1;;1;X15Y10/B5;X15Y10/B5/F1;1;X15Y10/XD5;X15Y10/XD5/B5;1"
          }
        },
        "scr.commandIndex_DFFS_Q_2_D": {
          "hide_name": 0,
          "bits": [ 12182 ] ,
          "attributes": {
            "ROUTING": "X15Y10/F4;;1;X15Y10/XD4;X15Y10/XD4/F4;1"
          }
        },
        "scr.dataToSend_DFF_Q_D_LUT2_F_I0_LUT4_F_1_I1[0]": {
          "hide_name": 0,
          "bits": [ 12179 ] ,
          "attributes": {
            "ROUTING": "X17Y7/W210;X17Y7/W210/N212;1;X15Y7/B0;X15Y7/B0/W212;1;X15Y10/C4;X15Y10/C4/S201;1;X15Y10/X07;X15Y10/X07/S201;1;X15Y10/B1;X15Y10/B1/X07;1;X15Y9/S200;X15Y9/S200/W202;1;X17Y9/N210;X17Y9/N210/N202;1;X17Y8/A4;X17Y8/A4/N211;1;X17Y15/B1;X17Y15/B1/S111;1;X15Y10/W200;X15Y10/W200/W202;1;X14Y10/X05;X14Y10/X05/W201;1;X14Y10/A3;X14Y10/A3/X05;1;X17Y10/W200;X17Y10/W200/N201;1;X15Y7/X01;X15Y7/X01/N202;1;X15Y7/B5;X15Y7/B5/X01;1;X17Y14/F7;;1;X17Y14/SN10;X17Y14/SN10/F7;1;X17Y13/N250;X17Y13/N250/N111;1;X17Y11/N200;X17Y11/N200/N252;1;X17Y9/W200;X17Y9/W200/N202;1;X15Y9/N200;X15Y9/N200/W202;1;X15Y8/W200;X15Y8/W200/N201;1;X14Y8/D3;X14Y8/D3/W201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex[3]": {
          "hide_name": 0,
          "bits": [ 12177 ] ,
          "attributes": {
            "ROUTING": "X17Y7/S200;X17Y7/S200/E202;1;X17Y8/D1;X17Y8/D1/S201;1;X17Y8/C5;X17Y8/C5/N201;1;X14Y7/X07;X14Y7/X07/N202;1;X14Y7/D4;X14Y7/D4/X07;1;X17Y8/C3;X17Y8/C3/E242;1;X15Y7/E240;X15Y7/E240/N242;1;X16Y7/X03;X16Y7/X03/E241;1;X16Y7/D2;X16Y7/D2/X03;1;X17Y8/D2;X17Y8/D2/N201;1;X15Y9/W200;X15Y9/W200/N101;1;X14Y9/N200;X14Y9/N200/W201;1;X14Y7/D0;X14Y7/D0/N202;1;X15Y10/N250;X15Y10/N250/Q5;1;X15Y8/X08;X15Y8/X08/N252;1;X15Y8/D0;X15Y8/D0/X08;1;X14Y8/C1;X14Y8/C1/W241;1;X15Y7/D1;X15Y7/D1/X03;1;X15Y8/N200;X15Y8/N200/N252;1;X14Y8/C3;X14Y8/C3/W241;1;X15Y7/X03;X15Y7/X03/N242;1;X15Y7/D2;X15Y7/D2/X03;1;X15Y10/X08;X15Y10/X08/Q5;1;X16Y8/C7;X16Y8/C7/E241;1;X15Y10/B4;X15Y10/B4/X08;1;X15Y8/E240;X15Y8/E240/N241;1;X17Y8/C6;X17Y8/C6/E242;1;X15Y8/W240;X15Y8/W240/N241;1;X15Y8/B2;X15Y8/B2/W240;1;X15Y9/N240;X15Y9/N240/N101;1;X15Y8/D7;X15Y8/D7/N241;1;X15Y10/N100;X15Y10/N100/Q5;1;X15Y10/A1;X15Y10/A1/N100;1;X15Y7/C3;X15Y7/C3/N242;1;X17Y9/N200;X17Y9/N200/E202;1;X15Y10/Q5;;1;X16Y7/D3;X16Y7/D3/E201;1;X15Y9/E200;X15Y9/E200/N101;1;X15Y7/E200;X15Y7/E200/N201;1;X16Y7/X05;X16Y7/X05/E201;1;X16Y7/C6;X16Y7/C6/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr commandIndex"
          }
        },
        "scr.commandIndex[4]": {
          "hide_name": 0,
          "bits": [ 12175 ] ,
          "attributes": {
            "ROUTING": "X16Y7/C3;X16Y7/C3/X04;1;X17Y8/C1;X17Y8/C1/E262;1;X15Y10/SN10;X15Y10/SN10/Q4;1;X15Y9/N250;X15Y9/N250/N111;1;X15Y7/X04;X15Y7/X04/N252;1;X15Y7/B3;X15Y7/B3/X04;1;X17Y8/N250;X17Y8/N250/N242;1;X17Y8/B6;X17Y8/B6/N250;1;X15Y8/C7;X15Y8/C7/X05;1;X16Y10/E240;X16Y10/E240/E101;1;X17Y10/N240;X17Y10/N240/E241;1;X17Y8/X01;X17Y8/X01/N242;1;X17Y8/B3;X17Y8/B3/X01;1;X15Y7/C1;X15Y7/C1/N262;1;X15Y8/E260;X15Y8/E260/N261;1;X17Y8/C2;X17Y8/C2/E262;1;X14Y8/B3;X14Y8/B3/N212;1;X15Y8/X05;X15Y8/X05/N261;1;X15Y8/A2;X15Y8/A2/X05;1;X14Y10/N210;X14Y10/N210/W111;1;X14Y8/N240;X14Y8/N240/N212;1;X14Y7/C0;X14Y7/C0/N241;1;X16Y7/X04;X16Y7/X04/N251;1;X16Y7/C2;X16Y7/C2/X04;1;X15Y10/E100;X15Y10/E100/Q4;1;X15Y10/A4;X15Y10/A4/E100;1;X16Y8/N250;X16Y8/N250/N252;1;X16Y7/B6;X16Y7/B6/N251;1;X16Y8/E250;X16Y8/E250/N252;1;X17Y8/X08;X17Y8/X08/E251;1;X17Y8/B5;X17Y8/B5/X08;1;X15Y7/C2;X15Y7/C2/N262;1;X15Y10/SN20;X15Y10/SN20/Q4;1;X15Y9/N260;X15Y9/N260/N121;1;X15Y8/C0;X15Y8/C0/N261;1;X14Y10/N250;X14Y10/N250/W111;1;X14Y8/X04;X14Y8/X04/N252;1;X14Y8/B1;X14Y8/B1/X04;1;X15Y10/EW10;X15Y10/EW10/Q4;1;X16Y10/N250;X16Y10/N250/E111;1;X16Y8/B7;X16Y8/B7/N252;1;X15Y10/Q4;;1;X15Y10/W100;X15Y10/W100/Q4;1;X14Y10/N240;X14Y10/N240/W101;1;X14Y8/N250;X14Y8/N250/N242;1;X14Y7/X06;X14Y7/X06/N251;1;X14Y7/C4;X14Y7/C4/X06;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:77.13-77.25",
            "hdlname": "scr commandIndex"
          }
        },
        "scr.commandIndex[5]": {
          "hide_name": 0,
          "bits": [ 12173 ] ,
          "attributes": {
            "ROUTING": "X15Y8/N210;X15Y8/N210/E111;1;X15Y7/B2;X15Y7/B2/N211;1;X15Y8/E250;X15Y8/E250/E111;1;X17Y8/A5;X17Y8/A5/E252;1;X16Y7/B3;X16Y7/B3/E232;1;X14Y7/B4;X14Y7/B4/N101;1;X16Y7/B2;X16Y7/B2/E232;1;X17Y8/B1;X17Y8/B1/X04;1;X17Y8/X04;X17Y8/X04/E272;1;X17Y8/B2;X17Y8/B2/X04;1;X14Y8/N100;X14Y8/N100/Q3;1;X14Y8/A1;X14Y8/A1/N100;1;X14Y8/EW10;X14Y8/EW10/Q3;1;X15Y8/A4;X15Y8/A4/E111;1;X15Y7/X02;X15Y7/X02/E231;1;X15Y7/A3;X15Y7/A3/X02;1;X16Y7/X06;X16Y7/X06/E232;1;X16Y7/A6;X16Y7/A6/X06;1;X14Y7/B0;X14Y7/B0/N131;1;X17Y8/A6;X17Y8/A6/E272;1;X17Y8/A3;X17Y8/A3/E272;1;X15Y8/E270;X15Y8/E270/E131;1;X16Y8/A7;X16Y8/A7/E271;1;X14Y8/A3;X14Y8/A3/N130;1;X15Y8/B7;X15Y8/B7/E131;1;X14Y8/E130;X14Y8/E130/Q3;1;X15Y8/B0;X15Y8/B0/E131;1;X14Y8/Q3;;1;X14Y8/N130;X14Y8/N130/Q3;1;X14Y7/E230;X14Y7/E230/N131;1;X15Y7/B1;X15Y7/B1/E231;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:77.13-77.25",
            "hdlname": "scr commandIndex"
          }
        },
        "scr.commandIndex_DFFS_Q_1_D": {
          "hide_name": 0,
          "bits": [ 12172 ] ,
          "attributes": {
            "ROUTING": "X14Y8/F3;;1;X14Y8/XD3;X14Y8/XD3/F3;1"
          }
        },
        "scr.commandIndex[7]": {
          "hide_name": 0,
          "bits": [ 12169 ] ,
          "attributes": {
            "ROUTING": "X16Y7/A1;X16Y7/A1/E111;1;X15Y7/EW10;X15Y7/EW10/Q0;1;X16Y7/A0;X16Y7/A0/E111;1;X15Y7/E130;X15Y7/E130/Q0;1;X15Y7/A6;X15Y7/A6/E130;1;X15Y7/Q0;;1;X15Y7/N100;X15Y7/N100/Q0;1;X15Y7/A0;X15Y7/A0/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr commandIndex"
          }
        },
        "scr.commandIndex_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 12167 ] ,
          "attributes": {
            "ROUTING": "X15Y7/F0;;1;X15Y7/XD0;X15Y7/XD0/F0;1"
          }
        },
        "scr.bitNumber_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 12162 ] ,
          "attributes": {
            "ROUTING": "X14Y10/F0;;1;X14Y10/D1;X14Y10/D1/F0;1;X14Y10/XD1;X14Y10/XD1/D1;1"
          }
        },
        "scr.bitNumber_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 12159 ] ,
          "attributes": {
            "ROUTING": "X13Y10/F4;;1;X13Y10/C3;X13Y10/C3/F4;1;X13Y10/XD3;X13Y10/XD3/C3;1"
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_1_I1[3]": {
          "hide_name": 0,
          "bits": [ 12157 ] ,
          "attributes": {
            "ROUTING": "X15Y13/F5;;1;X15Y13/S130;X15Y13/S130/F5;1;X15Y13/D7;X15Y13/D7/S130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 12156 ] ,
          "attributes": {
            "ROUTING": "X15Y13/W270;X15Y13/W270/S131;1;X14Y13/S270;X14Y13/S270/W271;1;X14Y14/B4;X14Y14/B4/S271;1;X15Y12/F4;;1;X15Y12/S130;X15Y12/S130/F4;1;X15Y13/C7;X15Y13/C7/S131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 12154 ] ,
          "attributes": {
            "ROUTING": "X15Y13/F4;;1;X15Y13/X07;X15Y13/X07/F4;1;X15Y13/B7;X15Y13/B7/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFS_Q_D_LUT4_F_I1_LUT3_F_1_I1[0]": {
          "hide_name": 0,
          "bits": [ 12153 ] ,
          "attributes": {
            "ROUTING": "X16Y13/W200;X16Y13/W200/F0;1;X15Y13/D1;X15Y13/D1/W201;1;X16Y13/F0;;1;X16Y13/W130;X16Y13/W130/F0;1;X15Y13/A7;X15Y13/A7/W131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT3_F_I2_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 12151 ] ,
          "attributes": {
            "ROUTING": "X13Y10/EW10;X13Y10/EW10/F7;1;X14Y10/S250;X14Y10/S250/E111;1;X14Y10/B2;X14Y10/B2/S250;1;X13Y10/X04;X13Y10/X04/F7;1;X13Y10/D4;X13Y10/D4/X04;1;X13Y10/F7;;1;X13Y10/E100;X13Y10/E100/F7;1;X14Y10/E240;X14Y10/E240/E101;1;X15Y10/C6;X15Y10/C6/E241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.state[0]": {
          "hide_name": 0,
          "bits": [ 12148 ] ,
          "attributes": {
            "ROUTING": "X16Y10/W220;X16Y10/W220/Q2;1;X16Y10/C3;X16Y10/C3/W220;1;X16Y14/X03;X16Y14/X03/S222;1;X16Y14/A0;X16Y14/A0/X03;1;X16Y10/N130;X16Y10/N130/Q2;1;X16Y10/C7;X16Y10/C7/N130;1;X16Y14/B7;X16Y14/B7/X07;1;X16Y12/E220;X16Y12/E220/S222;1;X17Y12/S220;X17Y12/S220/E221;1;X17Y12/C4;X17Y12/C4/S220;1;X17Y14/X05;X17Y14/X05/E221;1;X17Y14/C7;X17Y14/C7/X05;1;X16Y14/E220;X16Y14/E220/S222;1;X17Y14/D6;X17Y14/D6/E221;1;X16Y10/N100;X16Y10/N100/Q2;1;X16Y10/A1;X16Y10/A1/N100;1;X16Y10/Q2;;1;X16Y10/S220;X16Y10/S220/Q2;1;X16Y12/S220;X16Y12/S220/S222;1;X16Y14/X07;X16Y14/X07/S222;1;X16Y10/C6;X16Y10/C6/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr state"
          }
        },
        "scr.state[2]": {
          "hide_name": 0,
          "bits": [ 12146 ] ,
          "attributes": {
            "ROUTING": "X16Y10/X07;X16Y10/X07/Q4;1;X16Y10/A3;X16Y10/A3/X07;1;X17Y14/X08;X17Y14/X08/E251;1;X17Y14/B6;X17Y14/B6/X08;1;X16Y12/E250;X16Y12/E250/S251;1;X17Y12/A4;X17Y12/A4/E251;1;X16Y13/S200;X16Y13/S200/S252;1;X16Y14/W200;X16Y14/W200/S201;1;X16Y14/A7;X16Y14/A7/W200;1;X16Y10/A7;X16Y10/A7/X03;1;X16Y14/E250;X16Y14/E250/S251;1;X17Y14/A7;X17Y14/A7/E251;1;X16Y10/X03;X16Y10/X03/Q4;1;X16Y10/A6;X16Y10/A6/X03;1;X16Y10/Q4;;1;X16Y10/SN10;X16Y10/SN10/Q4;1;X16Y11/S250;X16Y11/S250/S111;1;X16Y13/S250;X16Y13/S250/S252;1;X16Y14/W250;X16Y14/W250/S251;1;X16Y14/B0;X16Y14/B0/W250;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr state"
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT3_F_I2_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 12144 ] ,
          "attributes": {
            "ROUTING": "X16Y10/F6;;1;X16Y10/W130;X16Y10/W130/F6;1;X15Y10/A6;X15Y10/A6/W131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT3_F_I2_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 12142 ] ,
          "attributes": {
            "ROUTING": "X13Y10/E220;X13Y10/E220/N222;1;X15Y10/X05;X15Y10/X05/E222;1;X15Y10/B6;X15Y10/B6/X05;1;X13Y13/X02;X13Y13/X02/F3;1;X13Y13/C1;X13Y13/C1/X02;1;X13Y14/W260;X13Y14/W260/S121;1;X13Y14/D7;X13Y14/D7/W260;1;X13Y13/F3;;1;X13Y13/SN20;X13Y13/SN20/F3;1;X13Y12/N220;X13Y12/N220/N121;1;X13Y11/X01;X13Y11/X01/N221;1;X13Y11/C3;X13Y11/C3/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12139 ] ,
          "attributes": {
            "ROUTING": "X15Y13/EW20;X15Y13/EW20/F7;1;X14Y13/W260;X14Y13/W260/W121;1;X13Y13/C3;X13Y13/C3/W261;1;X15Y13/F7;;1;X15Y13/N270;X15Y13/N270/F7;1;X15Y11/W270;X15Y11/W270/N272;1;X13Y11/X08;X13Y11/X08/W272;1;X13Y11/C6;X13Y11/C6/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 12127 ] ,
          "attributes": {
            "ROUTING": "X16Y15/B4;X16Y15/B4/S121;1;X16Y14/S100;X16Y14/S100/F7;1;X16Y14/W210;X16Y14/W210/S100;1;X15Y14/B0;X15Y14/B0/W211;1;X16Y13/E250;X16Y13/E250/N111;1;X16Y13/B4;X16Y13/B4/E250;1;X15Y14/S270;X15Y14/S270/W131;1;X15Y15/B6;X15Y15/B6/S271;1;X13Y11/S220;X13Y11/S220/W221;1;X13Y12/C7;X13Y12/C7/S221;1;X16Y11/W220;X16Y11/W220/N222;1;X14Y11/W230;X14Y11/W230/W222;1;X13Y11/B3;X13Y11/B3/W231;1;X15Y13/X04;X15Y13/X04/W251;1;X15Y13/B0;X15Y13/B0/X04;1;X15Y11/B3;X15Y11/B3/N231;1;X15Y14/N270;X15Y14/N270/W131;1;X15Y12/B6;X15Y12/B6/N272;1;X16Y11/B1;X16Y11/B1/X05;1;X13Y12/X01;X13Y12/X01/N201;1;X13Y12/B2;X13Y12/B2/X01;1;X16Y13/N220;X16Y13/N220/N121;1;X16Y11/X05;X16Y11/X05/N222;1;X16Y11/B0;X16Y11/B0/X05;1;X13Y13/N200;X13Y13/N200/W201;1;X13Y11/C7;X13Y11/C7/N202;1;X13Y14/X06;X13Y14/X06/W232;1;X13Y14/C7;X13Y14/C7/X06;1;X14Y13/X01;X14Y13/X01/W222;1;X14Y13/B3;X14Y13/B3/X01;1;X15Y11/B4;X15Y11/B4/X08;1;X16Y13/N210;X16Y13/N210/N111;1;X16Y12/B0;X16Y12/B0/N211;1;X15Y11/W230;X15Y11/W230/N231;1;X14Y11/B1;X14Y11/B1/W231;1;X14Y13/W200;X14Y13/W200/W252;1;X13Y13/X01;X13Y13/X01/W201;1;X13Y13/B3;X13Y13/B3/X01;1;X16Y14/SN10;X16Y14/SN10/F7;1;X16Y13/W250;X16Y13/W250/N111;1;X16Y13/B1;X16Y13/B1/W250;1;X17Y13/B0;X17Y13/B0/N231;1;X13Y14/B3;X13Y14/B3/W232;1;X17Y14/B5;X17Y14/B5/E131;1;X15Y14/W230;X15Y14/W230/W131;1;X14Y14/B5;X14Y14/B5/W231;1;X14Y11/C7;X14Y11/C7/N222;1;X14Y12/X01;X14Y12/X01/N221;1;X14Y12/B5;X14Y12/B5/X01;1;X14Y12/X07;X14Y12/X07/N221;1;X14Y12/B1;X14Y12/B1/X07;1;X16Y15/B6;X16Y15/B6/S121;1;X15Y15/B0;X15Y15/B0/S231;1;X15Y12/N230;X15Y12/N230/N232;1;X15Y11/X08;X15Y11/X08/N231;1;X15Y11/B7;X15Y11/B7/X08;1;X14Y11/W220;X14Y11/W220/N222;1;X13Y11/X05;X13Y11/X05/W221;1;X13Y11/B6;X13Y11/B6/X05;1;X17Y14/N230;X17Y14/N230/E131;1;X17Y13/B3;X17Y13/B3/N231;1;X16Y13/W220;X16Y13/W220/N121;1;X14Y13/N220;X14Y13/N220/W222;1;X14Y11/X05;X14Y11/X05/N222;1;X14Y11/B0;X14Y11/B0/X05;1;X16Y14/SN20;X16Y14/SN20/F7;1;X16Y15/B5;X16Y15/B5/S121;1;X15Y14/N230;X15Y14/N230/W131;1;X15Y12/W230;X15Y12/W230/N232;1;X14Y12/N230;X14Y12/N230/W231;1;X14Y11/X08;X14Y11/X08/N231;1;X14Y11/B4;X14Y11/B4/X08;1;X16Y14/E130;X16Y14/E130/F7;1;X17Y14/B0;X17Y14/B0/E131;1;X16Y14/F7;;1;X16Y14/W130;X16Y14/W130/F7;1;X15Y14/S230;X15Y14/S230/W131;1;X15Y15/B1;X15Y15/B1/S231;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 12123 ] ,
          "attributes": {
            "ROUTING": "X15Y14/W250;X15Y14/W250/W111;1;X13Y14/N250;X13Y14/N250/W252;1;X13Y13/A3;X13Y13/A3/N251;1;X15Y14/N810;X15Y14/N810/W111;1;X15Y10/W210;X15Y10/W210/N814;1;X13Y10/S210;X13Y10/S210/W212;1;X13Y11/A6;X13Y11/A6/S211;1;X16Y14/X01;X16Y14/X01/Q0;1;X16Y14/C0;X16Y14/C0/X01;1;X16Y14/EW10;X16Y14/EW10/Q0;1;X17Y14/N250;X17Y14/N250/E111;1;X17Y14/B7;X17Y14/B7/N250;1;X16Y10/X01;X16Y10/X01/N202;1;X16Y10/B3;X16Y10/B3/X01;1;X16Y10/B6;X16Y10/B6/X05;1;X15Y14/W260;X15Y14/W260/W121;1;X13Y14/X03;X13Y14/X03/W262;1;X13Y14/A7;X13Y14/A7/X03;1;X15Y14/N220;X15Y14/N220/W121;1;X15Y12/W220;X15Y12/W220/N222;1;X14Y12/X05;X14Y12/X05/W221;1;X14Y12/A5;X14Y12/A5/X05;1;X16Y14/EW20;X16Y14/EW20/Q0;1;X17Y14/C6;X17Y14/C6/E121;1;X16Y12/N200;X16Y12/N200/N202;1;X16Y10/X05;X16Y10/X05/N202;1;X16Y10/B7;X16Y10/B7/X05;1;X16Y12/W200;X16Y12/W200/N202;1;X14Y12/N200;X14Y12/N200/W202;1;X14Y11/X07;X14Y11/X07/N201;1;X14Y11/B7;X14Y11/B7/X07;1;X16Y14/Q0;;1;X16Y14/N200;X16Y14/N200/Q0;1;X16Y12/E200;X16Y12/E200/N202;1;X17Y12/X01;X17Y12/X01/E201;1;X17Y12/B4;X17Y12/B4/X01;1",
            "hdlname": "scr state",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 12121 ] ,
          "attributes": {
            "ROUTING": "X13Y11/F6;;1;X13Y11/SN10;X13Y11/SN10/F6;1;X13Y10/C7;X13Y10/C7/N111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 12119 ] ,
          "attributes": {
            "ROUTING": "X13Y10/S100;X13Y10/S100/F6;1;X13Y10/B0;X13Y10/B0/S100;1;X13Y10/F6;;1;X13Y10/W130;X13Y10/W130/F6;1;X13Y10/B7;X13Y10/B7/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber[0]": {
          "hide_name": 0,
          "bits": [ 12116 ] ,
          "attributes": {
            "ROUTING": "X15Y8/D6;X15Y8/D6/E221;1;X13Y10/B1;X13Y10/B1/W111;1;X14Y10/EW10;X14Y10/EW10/Q1;1;X13Y10/B4;X13Y10/B4/W111;1;X14Y8/X07;X14Y8/X07/N221;1;X14Y8/D7;X14Y8/D7/X07;1;X14Y8/E220;X14Y8/E220/N221;1;X15Y8/D3;X15Y8/D3/E221;1;X14Y10/X02;X14Y10/X02/Q1;1;X14Y10/A0;X14Y10/A0/X02;1;X14Y10/Q1;;1;X14Y10/SN20;X14Y10/SN20/Q1;1;X14Y9/N220;X14Y9/N220/N121;1;X14Y8/C6;X14Y8/C6/N221;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:34.13-34.22",
            "hdlname": "scr bitNumber"
          }
        },
        "scr.bitNumber[1]": {
          "hide_name": 0,
          "bits": [ 12115 ] ,
          "attributes": {
            "ROUTING": "X14Y8/A6;X14Y8/A6/X06;1;X15Y8/X02;X15Y8/X02/N272;1;X15Y8/C3;X15Y8/C3/X02;1;X15Y8/C6;X15Y8/C6/X06;1;X13Y10/X02;X13Y10/X02/Q3;1;X13Y10/A1;X13Y10/A1/X02;1;X14Y8/X06;X14Y8/X06/N272;1;X14Y8/C7;X14Y8/C7/X06;1;X13Y10/X06;X13Y10/X06/Q3;1;X13Y10/A4;X13Y10/A4/X06;1;X13Y10/Q3;;1;X13Y10/E130;X13Y10/E130/Q3;1;X14Y10/N270;X14Y10/N270/E131;1;X15Y10/N270;X15Y10/N270/E271;1;X14Y10/E270;X14Y10/E270/E131;1;X15Y8/X06;X15Y8/X06/N272;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:34.13-34.22",
            "hdlname": "scr bitNumber"
          }
        },
        "scr.bitNumber_DFF_Q_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 12113 ] ,
          "attributes": {
            "ROUTING": "X13Y10/D2;X13Y10/D2/W221;1;X14Y10/E100;X14Y10/E100/F2;1;X14Y10/C0;X14Y10/C0/E100;1;X14Y10/F2;;1;X14Y10/W220;X14Y10/W220/F2;1;X13Y10/D0;X13Y10/D0/W221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_DFF_Q_D_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 12105 ] ,
          "attributes": {
            "ROUTING": "X14Y8/D2;X14Y8/D2/X08;1;X13Y10/C2;X13Y10/C2/W101;1;X15Y10/N220;X15Y10/N220/E121;1;X15Y8/E220;X15Y8/E220/N222;1;X16Y8/D1;X16Y8/D1/E221;1;X14Y10/B0;X14Y10/B0/F3;1;X14Y10/EW20;X14Y10/EW20/F3;1;X15Y10/C7;X15Y10/C7/E121;1;X14Y7/X08;X14Y7/X08/N232;1;X14Y7/C7;X14Y7/C7/X08;1;X14Y8/X08;X14Y8/X08/N231;1;X14Y8/B5;X14Y8/B5/X08;1;X16Y8/N230;X16Y8/N230/E232;1;X16Y7/X08;X16Y7/X08/N231;1;X16Y7/B4;X16Y7/B4/X08;1;X13Y10/C4;X13Y10/C4/W101;1;X16Y8/E230;X16Y8/E230/E232;1;X16Y8/C4;X16Y8/C4/E230;1;X14Y10/W100;X14Y10/W100/F3;1;X13Y10/C0;X13Y10/C0/W101;1;X14Y7/B1;X14Y7/B1/N232;1;X14Y8/E230;X14Y8/E230/N231;1;X16Y8/X02;X16Y8/X02/E232;1;X16Y8/C3;X16Y8/C3/X02;1;X14Y10/A2;X14Y10/A2/N130;1;X14Y10/F3;;1;X14Y10/N130;X14Y10/N130/F3;1;X14Y9/N230;X14Y9/N230/N131;1;X14Y7/X02;X14Y7/X02/N232;1;X14Y7/C3;X14Y7/C3/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12103 ] ,
          "attributes": {
            "ROUTING": "X13Y10/B6;X13Y10/B6/F1;1;X13Y10/F1;;1;X13Y10/B2;X13Y10/B2/F1;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber[2]": {
          "hide_name": 0,
          "bits": [ 12100 ] ,
          "attributes": {
            "ROUTING": "X13Y10/N130;X13Y10/N130/Q2;1;X13Y10/A2;X13Y10/A2/N130;1;X13Y10/N220;X13Y10/N220/Q2;1;X13Y8/E220;X13Y8/E220/N222;1;X14Y8/X05;X14Y8/X05/E221;1;X14Y8/A4;X14Y8/A4/X05;1;X13Y10/Q2;;1;X13Y10/X01;X13Y10/X01/Q2;1;X13Y10/A6;X13Y10/A6/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr bitNumber"
          }
        },
        "scr.bitNumber_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 12098 ] ,
          "attributes": {
            "ROUTING": "X13Y10/F2;;1;X13Y10/XD2;X13Y10/XD2/F2;1"
          }
        },
        "scr.bitNumber[3]": {
          "hide_name": 0,
          "bits": [ 12095 ] ,
          "attributes": {
            "ROUTING": "X13Y10/A0;X13Y10/A0/N100;1;X13Y10/Q5;;1;X13Y10/N100;X13Y10/N100/Q5;1;X13Y10/W200;X13Y10/W200/N100;1;X13Y10/A7;X13Y10/A7/W200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr bitNumber"
          }
        },
        "scr.bitNumber_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 12093 ] ,
          "attributes": {
            "ROUTING": "X13Y10/F0;;1;X13Y10/D5;X13Y10/D5/F0;1;X13Y10/XD5;X13Y10/XD5/D5;1"
          }
        },
        "ioSdin": {
          "hide_name": 0,
          "bits": [ 7324 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:10.12-10.18"
          }
        },
        "scr.ioSdin": {
          "hide_name": 0,
          "bits": [ 12090 ] ,
          "attributes": {
            "ROUTING": "X13Y13/E210;X13Y13/E210/Q1;1;X13Y13/A1;X13Y13/A1/E210;1;X13Y13/Q1;;1;X13Y13/S130;X13Y13/S130/Q1;1;X13Y14/S830;X13Y14/S830/S131;1;X13Y22/S100;X13Y22/S100/S838;1;X13Y23/S240;X13Y23/S240/S101;1;X13Y25/W240;X13Y25/W240/S242;1;X11Y25/W820;X11Y25/W820/W242;1;X7Y25/S820;X7Y25/S820/W824;1;X7Y28/E270;X7Y28/E270/N824;1;X7Y28/D1;X7Y28/D1/E270;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr sdin"
          }
        },
        "ioSclk": {
          "hide_name": 0,
          "bits": [ 7323 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:9.12-9.18"
          }
        },
        "scr.ioSclk": {
          "hide_name": 0,
          "bits": [ 12087 ] ,
          "attributes": {
            "ROUTING": "X13Y14/W130;X13Y14/W130/Q0;1;X13Y14/B7;X13Y14/B7/W130;1;X13Y14/Q0;;1;X13Y14/S200;X13Y14/S200/Q0;1;X13Y16/S800;X13Y16/S800/S202;1;X13Y24/W230;X13Y24/W230/S808;1;X11Y24/S230;X11Y24/S230/W232;1;X11Y26/S230;X11Y26/S230/S232;1;X11Y28/W230;X11Y28/W230/S232;1;X10Y28/X02;X10Y28/X02/W231;1;X10Y28/A0;X10Y28/A0/X02;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:28.7-28.11",
            "hdlname": "scr sclk"
          }
        },
        "ioReset": {
          "hide_name": 0,
          "bits": [ 7322 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:13.12-13.19"
          }
        },
        "scr.ioReset": {
          "hide_name": 0,
          "bits": [ 12083 ] ,
          "attributes": {
            "ROUTING": "X14Y14/N100;X14Y14/N100/Q3;1;X14Y14/A1;X14Y14/A1/N100;1;X14Y14/Q3;;1;X14Y14/SN10;X14Y14/SN10/Q3;1;X14Y15/W250;X14Y15/W250/S111;1;X12Y15/S250;X12Y15/S250/W252;1;X12Y17/S830;X12Y17/S830/S252;1;X12Y25/S800;X12Y25/S800/S838;1;X12Y28/W200;X12Y28/W200/N804;1;X10Y28/W210;X10Y28/W210/W202;1;X8Y28/W210;X8Y28/W210/W212;1;X7Y28/X02;X7Y28/X02/W211;1;X7Y28/A0;X7Y28/A0/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr reset"
          }
        },
        "ioDc": {
          "hide_name": 0,
          "bits": [ 7321 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:12.12-12.16"
          }
        },
        "scr.dc": {
          "hide_name": 0,
          "bits": [ 12080 ] ,
          "attributes": {
            "ROUTING": "X17Y15/N100;X17Y15/N100/Q2;1;X17Y15/A1;X17Y15/A1/N100;1;X17Y15/Q2;;1;X17Y15/E810;X17Y15/E810/Q2;1;X25Y15/E100;X25Y15/E100/E818;1;X26Y15/S200;X26Y15/S200/E101;1;X26Y17/S210;X26Y17/S210/S202;1;X26Y19/E210;X26Y19/E210/S212;1;X28Y19/E810;X28Y19/E810/E212;1;X32Y19/S210;X32Y19/S210/E814;1;X32Y21/S210;X32Y21/S210/S212;1;X32Y23/S810;X32Y23/S810/S212;1;X32Y26/S220;X32Y26/S220/N818;1;X32Y28/X01;X32Y28/X01/S222;1;X32Y28/A0;X32Y28/A0/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:12.12-12.16",
            "hdlname": "scr ioDc"
          }
        },
        "ioCs": {
          "hide_name": 0,
          "bits": [ 7320 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:11.12-11.16"
          }
        },
        "scr.cs": {
          "hide_name": 0,
          "bits": [ 12077 ] ,
          "attributes": {
            "ROUTING": "X17Y14/X06;X17Y14/X06/Q3;1;X17Y14/A6;X17Y14/A6/X06;1;X17Y14/Q3;;1;X17Y14/S100;X17Y14/S100/Q3;1;X17Y15/S240;X17Y15/S240/S101;1;X17Y17/S820;X17Y17/S820/S242;1;X17Y25/E270;X17Y25/E270/S828;1;X19Y25/E270;X19Y25/E270/E272;1;X21Y25/E220;X21Y25/E220/E272;1;X23Y25/E220;X23Y25/E220/E222;1;X25Y25/E230;X25Y25/E230/E222;1;X27Y25/E260;X27Y25/E260/E232;1;X28Y25/S260;X28Y25/S260/E261;1;X28Y27/S270;X28Y27/S270/S262;1;X28Y28/X06;X28Y28/X06/S271;1;X28Y28/D1;X28Y28/D1/X06;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/screen.v:11.12-11.16",
            "hdlname": "scr ioCs"
          }
        },
        "flashMosi": {
          "hide_name": 0,
          "bits": [ 7319 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:16.12-16.21"
          }
        },
        "flashCs": {
          "hide_name": 0,
          "bits": [ 7317 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:17.12-17.19"
          }
        },
        "flashClk": {
          "hide_name": 0,
          "bits": [ 7316 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:14.12-14.20"
          }
        },
        "externalFlash.state_DFF_Q_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12066 ] ,
          "attributes": {
            "ROUTING": "X29Y5/F5;;1;X29Y5/X04;X29Y5/X04/F5;1;X29Y5/B0;X29Y5/B0/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.state_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 12063 ] ,
          "attributes": {
            "ROUTING": "X28Y5/F7;;1;X28Y5/A2;X28Y5/A2/F7;1;X28Y5/XD2;X28Y5/XD2/A2;1"
          }
        },
        "externalFlash.state_DFF_Q_1_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 12059 ] ,
          "attributes": {
            "ROUTING": "X28Y5/N130;X28Y5/N130/F0;1;X28Y5/C7;X28Y5/C7/N130;1;X29Y5/C0;X29Y5/C0/E121;1;X28Y5/F0;;1;X28Y5/EW20;X28Y5/EW20/F0;1;X29Y5/C1;X29Y5/C1/E121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.state_DFF_Q_1_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12057 ] ,
          "attributes": {
            "ROUTING": "X29Y5/F4;;1;X29Y5/S100;X29Y5/S100/F4;1;X29Y5/B1;X29Y5/B1/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.state_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 12055 ] ,
          "attributes": {
            "ROUTING": "X29Y5/F1;;1;X29Y5/XD1;X29Y5/XD1/F1;1"
          }
        },
        "externalFlash.state_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 12053 ] ,
          "attributes": {
            "ROUTING": "X29Y5/F0;;1;X29Y5/XD0;X29Y5/XD0/F0;1"
          }
        },
        "externalFlash.state_DFF_Q_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 12051 ] ,
          "attributes": {
            "ROUTING": "X28Y5/F4;;1;X28Y5/W130;X28Y5/W130/F4;1;X28Y5/B7;X28Y5/B7/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.returnState[0]": {
          "hide_name": 0,
          "bits": [ 12047 ] ,
          "attributes": {
            "ROUTING": "X29Y5/EW10;X29Y5/EW10/Q2;1;X28Y5/B4;X28Y5/B4/W111;1;X29Y5/A4;X29Y5/A4/X05;1;X29Y5/Q2;;1;X29Y5/X05;X29Y5/X05/Q2;1;X29Y5/A2;X29Y5/A2/X05;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:49.13-49.24",
            "hdlname": "externalFlash returnState"
          }
        },
        "externalFlash.returnState_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 12045 ] ,
          "attributes": {
            "ROUTING": "X29Y5/F2;;1;X29Y5/XD2;X29Y5/XD2/F2;1"
          }
        },
        "externalFlash.returnState[2]": {
          "hide_name": 0,
          "bits": [ 12043 ] ,
          "attributes": {
            "ROUTING": "X29Y5/X02;X29Y5/X02/Q3;1;X29Y5/A3;X29Y5/A3/X02;1;X29Y5/Q3;;1;X29Y5/E100;X29Y5/E100/Q3;1;X29Y5/A5;X29Y5/A5/E100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:49.13-49.24",
            "hdlname": "externalFlash returnState"
          }
        },
        "externalFlash.returnState_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 12042 ] ,
          "attributes": {
            "ROUTING": "X29Y5/F3;;1;X29Y5/XD3;X29Y5/XD3/F3;1"
          }
        },
        "externalFlash.readAddress_DFF_Q_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12036 ] ,
          "attributes": {
            "ROUTING": "X15Y4/F7;;1;X15Y4/S130;X15Y4/S130/F7;1;X15Y5/C5;X15Y5/C5/S131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_9_D_LUT3_F_I2_LUT4_F_I3_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 12031 ] ,
          "attributes": {
            "ROUTING": "X16Y2/F3;;1;X16Y2/EW20;X16Y2/EW20/F3;1;X15Y2/S220;X15Y2/S220/W121;1;X15Y2/C4;X15Y2/C4/S220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_9_D_LUT3_F_I2_LUT4_F_I3_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 12028 ] ,
          "attributes": {
            "ROUTING": "X15Y2/N260;X15Y2/N260/F6;1;X15Y2/D4;X15Y2/D4/N260;1;X15Y2/E100;X15Y2/E100/F6;1;X16Y2/D7;X16Y2/D7/E101;1;X15Y2/F6;;1;X15Y2/W130;X15Y2/W130/F6;1;X15Y2/B7;X15Y2/B7/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_9_D_LUT3_F_I2_LUT4_F_I2_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 12023 ] ,
          "attributes": {
            "ROUTING": "X16Y3/F4;;1;X16Y3/W100;X16Y3/W100/F4;1;X15Y3/C7;X15Y3/C7/W101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_9_D_LUT3_F_I2_LUT4_F_I2_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 12020 ] ,
          "attributes": {
            "ROUTING": "X15Y2/EW20;X15Y2/EW20/F5;1;X16Y2/S220;X16Y2/S220/E121;1;X16Y3/D0;X16Y3/D0/S221;1;X15Y3/B0;X15Y3/B0/S111;1;X15Y2/F5;;1;X15Y2/SN10;X15Y2/SN10/F5;1;X15Y3/D7;X15Y3/D7/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_9_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12017 ] ,
          "attributes": {
            "ROUTING": "X15Y2/F3;;1;X15Y2/W230;X15Y2/W230/F3;1;X15Y2/C0;X15Y2/C0/W230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 12015 ] ,
          "attributes": {
            "ROUTING": "X15Y2/F0;;1;X15Y2/D1;X15Y2/D1/F0;1;X15Y2/XD1;X15Y2/XD1/D1;1"
          }
        },
        "externalFlash.readAddress_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 12012 ] ,
          "attributes": {
            "ROUTING": "X15Y3/F4;;1;X15Y3/C5;X15Y3/C5/F4;1;X15Y3/XD5;X15Y3/XD5/C5;1"
          }
        },
        "externalFlash.readAddress_DFF_Q_8_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 12010 ] ,
          "attributes": {
            "ROUTING": "X15Y3/W270;X15Y3/W270/S131;1;X15Y3/D4;X15Y3/D4/W270;1;X15Y2/F7;;1;X15Y2/S130;X15Y2/S130/F7;1;X15Y3/S270;X15Y3/S270/S131;1;X15Y3/D2;X15Y3/D2/S270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_8_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12009 ] ,
          "attributes": {
            "ROUTING": "X15Y3/W100;X15Y3/W100/F0;1;X15Y3/N230;X15Y3/N230/W100;1;X15Y3/C2;X15Y3/C2/N230;1;X15Y3/C4;X15Y3/C4/X05;1;X15Y3/F0;;1;X15Y3/X05;X15Y3/X05/F0;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_7_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12007 ] ,
          "attributes": {
            "ROUTING": "X15Y3/F2;;1;X15Y3/X01;X15Y3/X01/F2;1;X15Y3/B3;X15Y3/B3/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 12005 ] ,
          "attributes": {
            "ROUTING": "X15Y3/F3;;1;X15Y3/XD3;X15Y3/XD3/F3;1"
          }
        },
        "externalFlash.readAddress_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 12002 ] ,
          "attributes": {
            "ROUTING": "X16Y3/F2;;1;X16Y3/XD2;X16Y3/XD2/F2;1"
          }
        },
        "externalFlash.readAddress_DFF_Q_5_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11999 ] ,
          "attributes": {
            "ROUTING": "X16Y3/F6;;1;X16Y3/N100;X16Y3/N100/F6;1;X16Y2/B6;X16Y2/B6/N101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 11997 ] ,
          "attributes": {
            "ROUTING": "X16Y2/F6;;1;X16Y2/C0;X16Y2/C0/F6;1;X16Y2/XD0;X16Y2/XD0/C0;1"
          }
        },
        "externalFlash.readAddress_DFF_Q_6_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 11995 ] ,
          "attributes": {
            "ROUTING": "X16Y3/S270;X16Y3/S270/S131;1;X16Y3/D2;X16Y3/D2/S270;1;X16Y2/S130;X16Y2/S130/F7;1;X16Y3/C7;X16Y3/C7/S131;1;X16Y2/F7;;1;X16Y2/SN10;X16Y2/SN10/F7;1;X16Y3/D6;X16Y3/D6/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_6_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11993 ] ,
          "attributes": {
            "ROUTING": "X16Y3/N130;X16Y3/N130/F0;1;X16Y3/C6;X16Y3/C6/N130;1;X16Y3/C2;X16Y3/C2/X01;1;X16Y3/F0;;1;X16Y3/X01;X16Y3/X01/F0;1;X16Y3/C3;X16Y3/C3/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 11990 ] ,
          "attributes": {
            "ROUTING": "X16Y4/F0;;1;X16Y4/XD0;X16Y4/XD0/F0;1"
          }
        },
        "externalFlash.readAddress_DFF_Q_4_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 11988 ] ,
          "attributes": {
            "ROUTING": "X16Y3/SN20;X16Y3/SN20/F7;1;X16Y4/D0;X16Y4/D0/S121;1;X16Y3/F7;;1;X16Y3/W270;X16Y3/W270/F7;1;X16Y3/D5;X16Y3/D5/W270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_4_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11987 ] ,
          "attributes": {
            "ROUTING": "X16Y3/S230;X16Y3/S230/F3;1;X16Y4/X02;X16Y4/X02/S231;1;X16Y4/C0;X16Y4/C0/X02;1;X16Y3/F3;;1;X16Y3/E230;X16Y3/E230/F3;1;X16Y3/C5;X16Y3/C5/E230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_3_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11985 ] ,
          "attributes": {
            "ROUTING": "X16Y3/F5;;1;X16Y3/EW10;X16Y3/EW10/F5;1;X17Y3/E250;X17Y3/E250/E111;1;X17Y3/B4;X17Y3/B4/E250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 11983 ] ,
          "attributes": {
            "ROUTING": "X17Y3/F4;;1;X17Y3/XD4;X17Y3/XD4/F4;1"
          }
        },
        "externalFlash.readAddress_DFF_Q_2_D_LUT3_F_I2_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 11981 ] ,
          "attributes": {
            "ROUTING": "X15Y2/SN20;X15Y2/SN20/F4;1;X15Y3/E220;X15Y3/E220/S121;1;X15Y3/C6;X15Y3/C6/E220;1;X15Y2/F4;;1;X15Y2/S240;X15Y2/S240/F4;1;X15Y4/X03;X15Y4/X03/S242;1;X15Y4/B2;X15Y4/B2/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_2_D_LUT3_F_I2_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11980 ] ,
          "attributes": {
            "ROUTING": "X15Y3/W130;X15Y3/W130/F7;1;X15Y3/B6;X15Y3/B6/W130;1;X15Y3/F7;;1;X15Y3/SN20;X15Y3/SN20/F7;1;X15Y4/B6;X15Y4/B6/S121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_2_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11978 ] ,
          "attributes": {
            "ROUTING": "X15Y3/F6;;1;X15Y3/C1;X15Y3/C1/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_20_D": {
          "hide_name": 0,
          "bits": [ 11975 ] ,
          "attributes": {
            "ROUTING": "X13Y5/F4;;1;X13Y5/C1;X13Y5/C1/F4;1;X13Y5/XD1;X13Y5/XD1/C1;1"
          }
        },
        "externalFlash.readAddress_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 11973 ] ,
          "attributes": {
            "ROUTING": "X15Y3/F1;;1;X15Y3/XD1;X15Y3/XD1/F1;1"
          }
        },
        "externalFlash.readAddress_DFF_Q_D_LUT3_F_I2_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 11971 ] ,
          "attributes": {
            "ROUTING": "X15Y4/D0;X15Y4/D0/F2;1;X15Y4/F2;;1;X15Y4/D7;X15Y4/D7/F2;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_D_LUT3_F_I2_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11970 ] ,
          "attributes": {
            "ROUTING": "X15Y4/C7;X15Y4/C7/F6;1;X15Y4/F6;;1;X15Y4/C0;X15Y4/C0/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_1_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11968 ] ,
          "attributes": {
            "ROUTING": "X15Y4/F0;;1;X15Y4/EW10;X15Y4/EW10/F0;1;X14Y4/W210;X14Y4/W210/W111;1;X13Y4/B1;X13Y4/B1/W211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_19_D": {
          "hide_name": 0,
          "bits": [ 11965 ] ,
          "attributes": {
            "ROUTING": "X13Y5/F6;;1;X13Y5/C5;X13Y5/C5/F6;1;X13Y5/XD5;X13Y5/XD5/C5;1"
          }
        },
        "externalFlash.readAddress_DFF_Q_18_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11962 ] ,
          "attributes": {
            "ROUTING": "X13Y6/F4;;1;X13Y6/N240;X13Y6/N240/F4;1;X13Y6/B5;X13Y6/B5/N240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_18_D": {
          "hide_name": 0,
          "bits": [ 11960 ] ,
          "attributes": {
            "ROUTING": "X13Y6/F5;;1;X13Y6/A3;X13Y6/A3/F5;1;X13Y6/XD3;X13Y6/XD3/A3;1"
          }
        },
        "externalFlash.readAddress_DFF_Q_17_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11957 ] ,
          "attributes": {
            "ROUTING": "X14Y6/F3;;1;X14Y6/B4;X14Y6/B4/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_17_D": {
          "hide_name": 0,
          "bits": [ 11955 ] ,
          "attributes": {
            "ROUTING": "X14Y6/F4;;1;X14Y6/XD4;X14Y6/XD4/F4;1"
          }
        },
        "externalFlash.readAddress_DFF_Q_16_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11950 ] ,
          "attributes": {
            "ROUTING": "X14Y5/F6;;1;X14Y5/C5;X14Y5/C5/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_16_D": {
          "hide_name": 0,
          "bits": [ 11948 ] ,
          "attributes": {
            "ROUTING": "X14Y5/F5;;1;X14Y5/XD5;X14Y5/XD5/F5;1"
          }
        },
        "externalFlash.readAddress_DFF_Q_15_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11945 ] ,
          "attributes": {
            "ROUTING": "X14Y5/F3;;1;X14Y5/E130;X14Y5/E130/F3;1;X14Y5/C2;X14Y5/C2/E130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_15_D": {
          "hide_name": 0,
          "bits": [ 11943 ] ,
          "attributes": {
            "ROUTING": "X14Y5/F2;;1;X14Y5/XD2;X14Y5/XD2/F2;1"
          }
        },
        "externalFlash.readAddress_DFF_Q_16_D_LUT3_F_I2_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11941 ] ,
          "attributes": {
            "ROUTING": "X14Y5/N130;X14Y5/N130/F7;1;X14Y5/C6;X14Y5/C6/N130;1;X14Y5/E100;X14Y5/E100/F7;1;X14Y5/C1;X14Y5/C1/E100;1;X14Y5/F7;;1;X14Y5/S270;X14Y5/S270/F7;1;X14Y5/D3;X14Y5/D3/S270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_16_D_LUT3_F_I2_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 11939 ] ,
          "attributes": {
            "ROUTING": "X14Y5/W100;X14Y5/W100/F0;1;X14Y5/N230;X14Y5/N230/W100;1;X14Y5/C3;X14Y5/C3/N230;1;X14Y5/SN20;X14Y5/SN20/F0;1;X14Y4/C1;X14Y4/C1/N121;1;X14Y5/F0;;1;X14Y5/W130;X14Y5/W130/F0;1;X14Y5/B6;X14Y5/B6/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_14_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11936 ] ,
          "attributes": {
            "ROUTING": "X14Y4/F5;;1;X14Y4/W100;X14Y4/W100/F5;1;X13Y4/C2;X13Y4/C2/W101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_14_D": {
          "hide_name": 0,
          "bits": [ 11934 ] ,
          "attributes": {
            "ROUTING": "X13Y4/F2;;1;X13Y4/XD2;X13Y4/XD2/F2;1"
          }
        },
        "externalFlash.readAddress_DFF_Q_14_D_LUT3_F_I2_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 11931 ] ,
          "attributes": {
            "ROUTING": "X14Y5/SN10;X14Y5/SN10/F1;1;X14Y4/C5;X14Y4/C5/N111;1;X14Y5/F1;;1;X14Y5/N100;X14Y5/N100/F1;1;X14Y4/B6;X14Y4/B6/N101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_14_D_LUT3_F_I2_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11928 ] ,
          "attributes": {
            "ROUTING": "X14Y4/B5;X14Y4/B5/F1;1;X14Y4/F1;;1;X14Y4/B2;X14Y4/B2/F1;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_13_D_LUT3_F_I2_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 11926 ] ,
          "attributes": {
            "ROUTING": "X14Y4/N260;X14Y4/N260/F6;1;X14Y3/C1;X14Y3/C1/N261;1;X14Y4/N830;X14Y4/N830/F6;1;X14Y3/N130;X14Y3/N130/S838;1;X14Y2/D4;X14Y2/D4/N131;1;X14Y4/F6;;1;X14Y4/E130;X14Y4/E130/F6;1;X15Y4/B4;X15Y4/B4/E131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_13_D_LUT3_F_I2_LUT3_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 11925 ] ,
          "attributes": {
            "ROUTING": "X14Y4/S240;X14Y4/S240/N130;1;X14Y4/B0;X14Y4/B0/S240;1;X14Y4/N130;X14Y4/N130/F2;1;X14Y3/B1;X14Y3/B1/N131;1;X14Y4/F2;;1;X14Y4/SN20;X14Y4/SN20/F2;1;X14Y3/N260;X14Y3/N260/N121;1;X14Y2/X03;X14Y2/X03/N261;1;X14Y2/D1;X14Y2/D1/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_13_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11923 ] ,
          "attributes": {
            "ROUTING": "X14Y3/F1;;1;X14Y3/X02;X14Y3/X02/F1;1;X14Y3/C2;X14Y3/C2/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_13_D": {
          "hide_name": 0,
          "bits": [ 11921 ] ,
          "attributes": {
            "ROUTING": "X14Y3/F2;;1;X14Y3/XD2;X14Y3/XD2/F2;1"
          }
        },
        "externalFlash.readAddress_DFF_Q_12_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11918 ] ,
          "attributes": {
            "ROUTING": "X15Y4/F5;;1;X15Y4/S100;X15Y4/S100/F5;1;X15Y5/S240;X15Y5/S240/S101;1;X15Y5/B1;X15Y5/B1/S240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_12_D": {
          "hide_name": 0,
          "bits": [ 11916 ] ,
          "attributes": {
            "ROUTING": "X15Y5/F1;;1;X15Y5/B0;X15Y5/B0/F1;1;X15Y5/XD0;X15Y5/XD0/B0;1"
          }
        },
        "externalFlash.readAddress_DFF_Q_13_D_LUT3_F_I2_LUT3_F_I2_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 11914 ] ,
          "attributes": {
            "ROUTING": "X15Y4/W130;X15Y4/W130/F4;1;X15Y4/W270;X15Y4/W270/W130;1;X15Y4/D5;X15Y4/D5/W270;1;X15Y4/F4;;1;X15Y4/W100;X15Y4/W100/F4;1;X15Y4/D1;X15Y4/D1/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_13_D_LUT3_F_I2_LUT3_F_I2_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 11913 ] ,
          "attributes": {
            "ROUTING": "X15Y4/C1;X15Y4/C1/E121;1;X14Y4/F0;;1;X14Y4/EW20;X14Y4/EW20/F0;1;X15Y4/C5;X15Y4/C5/E121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_11_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11911 ] ,
          "attributes": {
            "ROUTING": "X15Y4/F1;;1;X15Y4/EW20;X15Y4/EW20/F1;1;X14Y4/W260;X14Y4/W260/W121;1;X13Y4/C4;X13Y4/C4/W261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_11_D": {
          "hide_name": 0,
          "bits": [ 11909 ] ,
          "attributes": {
            "ROUTING": "X13Y4/F4;;1;X13Y4/XD4;X13Y4/XD4/F4;1"
          }
        },
        "externalFlash.readAddress_DFF_Q_9_D_LUT3_F_I2_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 11907 ] ,
          "attributes": {
            "ROUTING": "X14Y2/C2;X14Y2/C2/F4;1;X15Y2/E260;X15Y2/E260/E121;1;X15Y2/D3;X15Y2/D3/E260;1;X14Y2/F4;;1;X14Y2/EW20;X14Y2/EW20/F4;1;X15Y2/C6;X15Y2/C6/E121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_9_D_LUT3_F_I2_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11906 ] ,
          "attributes": {
            "ROUTING": "X14Y2/N130;X14Y2/N130/F1;1;X14Y2/E240;X14Y2/E240/N130;1;X15Y2/C5;X15Y2/C5/E241;1;X14Y2/B2;X14Y2/B2/F1;1;X14Y2/F1;;1;X14Y2/E210;X14Y2/E210/F1;1;X15Y2/X02;X15Y2/X02/E211;1;X15Y2/C3;X15Y2/C3/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_10_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11904 ] ,
          "attributes": {
            "ROUTING": "X14Y2/F2;;1;X14Y2/E220;X14Y2/E220/F2;1;X14Y2/C6;X14Y2/C6/E220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_10_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 11890 ] ,
          "attributes": {
            "ROUTING": "X16Y3/B5;X16Y3/B5/N251;1;X16Y4/W250;X16Y4/W250/F5;1;X16Y4/B0;X16Y4/B0/W250;1;X16Y3/B6;X16Y3/B6/N251;1;X13Y4/X04;X13Y4/X04/W252;1;X13Y4/B2;X13Y4/B2/X04;1;X13Y5/X02;X13Y5/X02/W212;1;X13Y5/D6;X13Y5/D6/X02;1;X15Y4/W250;X15Y4/W250/W111;1;X13Y4/X08;X13Y4/X08/W252;1;X13Y4/B4;X13Y4/B4/X08;1;X13Y5/B4;X13Y5/B4/W212;1;X15Y4/B0;X15Y4/B0/W111;1;X14Y2/X08;X14Y2/X08/W252;1;X14Y2/B6;X14Y2/B6/X08;1;X15Y5/X08;X15Y5/X08/S211;1;X15Y5/B5;X15Y5/B5/X08;1;X14Y5/B2;X14Y5/B2/W211;1;X14Y6/X06;X14Y6/X06/W211;1;X14Y6/C4;X14Y6/C4/X06;1;X15Y5/W210;X15Y5/W210/S211;1;X14Y5/B5;X14Y5/B5/W211;1;X14Y3/X04;X14Y3/X04/W252;1;X14Y3/B2;X14Y3/B2/X04;1;X15Y4/S210;X15Y4/S210/W111;1;X15Y6/W210;X15Y6/W210/S212;1;X13Y6/X02;X13Y6/X02/W212;1;X13Y6/D4;X13Y6/D4/X02;1;X16Y4/EW10;X16Y4/EW10/F5;1;X15Y4/B5;X15Y4/B5/W111;1;X16Y3/X04;X16Y3/X04/N251;1;X16Y3/B2;X16Y3/B2/X04;1;X15Y3/B2;X15Y3/B2/X04;1;X15Y3/X04;X15Y3/X04/W251;1;X15Y3/B1;X15Y3/B1/X04;1;X16Y3/W250;X16Y3/W250/N251;1;X15Y3/X08;X15Y3/X08/W251;1;X15Y3/B4;X15Y3/B4/X08;1;X16Y4/F5;;1;X16Y4/N250;X16Y4/N250/F5;1;X16Y2/W250;X16Y2/W250/N252;1;X15Y2/X04;X15Y2/X04/W251;1;X15Y2/B0;X15Y2/B0/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress_DFF_Q_10_D": {
          "hide_name": 0,
          "bits": [ 11887 ] ,
          "attributes": {
            "ROUTING": "X14Y2/F6;;1;X14Y2/C5;X14Y2/C5/F6;1;X14Y2/XD5;X14Y2/XD5/C5;1"
          }
        },
        "externalFlash.readAddress_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 11885 ] ,
          "attributes": {
            "ROUTING": "X13Y4/F1;;1;X13Y4/XD1;X13Y4/XD1/F1;1"
          }
        },
        "externalFlash.readAddress_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 11883 ] ,
          "attributes": {
            "ROUTING": "X15Y5/F5;;1;X15Y5/A3;X15Y5/A3/F5;1;X15Y5/XD3;X15Y5/XD3/A3;1"
          }
        },
        "scr.commandIndex_DFF_Q_D_LUT3_F_I2_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 11874 ] ,
          "attributes": {
            "ROUTING": "X15Y10/X04;X15Y10/X04/W271;1;X15Y10/B2;X15Y10/B2/X04;1;X17Y15/X08;X17Y15/X08/S232;1;X17Y15/B4;X17Y15/B4/X08;1;X16Y7/B5;X16Y7/B5/N271;1;X16Y8/N270;X16Y8/N270/N272;1;X16Y7/B7;X16Y7/B7/N271;1;X14Y8/N270;X14Y8/N270/W272;1;X14Y7/B6;X14Y7/B6/N271;1;X15Y8/X04;X15Y8/X04/W271;1;X15Y8/B1;X15Y8/B1/X04;1;X16Y8/C1;X16Y8/C1/X04;1;X15Y8/N270;X15Y8/N270/W271;1;X15Y7/X06;X15Y7/X06/N271;1;X15Y7/A4;X15Y7/A4/X06;1;X16Y8/B2;X16Y8/B2/X04;1;X14Y8/W220;X14Y8/W220/W272;1;X14Y8/C2;X14Y8/C2/W220;1;X16Y12/S270;X16Y12/S270/W131;1;X16Y12/D3;X16Y12/D3/S270;1;X16Y10/W270;X16Y10/W270/N272;1;X14Y10/X04;X14Y10/X04/W272;1;X14Y10/B3;X14Y10/B3/X04;1;X16Y12/W270;X16Y12/W270/W131;1;X16Y12/D5;X16Y12/D5/W270;1;X16Y12/S230;X16Y12/S230/W131;1;X16Y12/C7;X16Y12/C7/S230;1;X16Y8/X04;X16Y8/X04/N272;1;X16Y8/B3;X16Y8/B3/X04;1;X16Y8/B5;X16Y8/B5/N272;1;X16Y8/W270;X16Y8/W270/N272;1;X14Y8/A0;X14Y8/A0/W272;1;X17Y12/S130;X17Y12/S130/F4;1;X17Y13/S230;X17Y13/S230/S131;1;X17Y15/X02;X17Y15/X02/S232;1;X17Y15/C1;X17Y15/C1/X02;1;X17Y12/F4;;1;X17Y12/W130;X17Y12/W130/F4;1;X16Y12/N270;X16Y12/N270/W131;1;X16Y10/N270;X16Y10/N270/N272;1;X16Y8/B6;X16Y8/B6/N272;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelAddress[0]": {
          "hide_name": 0,
          "bits": [ 11869 ] ,
          "attributes": {
            "ROUTING": "X16Y11/N260;X16Y11/N260/N232;1;X16Y9/E260;X16Y9/E260/N262;1;X16Y9/BSRAMADA4C0;X17Y9/C0/E261;1;X17Y15/X07;X17Y15/X07/Q4;1;X17Y15/A4;X17Y15/A4/X07;1;X16Y12/X02;X16Y12/X02/N231;1;X16Y12/C3;X16Y12/C3/X02;1;X16Y12/B7;X16Y12/B7/X08;1;X17Y15/Q4;;1;X17Y15/EW20;X17Y15/EW20/Q4;1;X16Y15/N220;X16Y15/N220/W121;1;X16Y13/N230;X16Y13/N230/N222;1;X16Y12/X08;X16Y12/X08/N231;1;X16Y12/C5;X16Y12/C5/X08;1",
            "hdlname": "te pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/text.v:5.17-5.29"
          }
        },
        "pixelAddress[1]": {
          "hide_name": 0,
          "bits": [ 11864 ] ,
          "attributes": {
            "ROUTING": "X16Y12/S130;X16Y12/S130/Q1;1;X16Y12/B3;X16Y12/B3/S130;1;X16Y12/EW10;X16Y12/EW10/Q1;1;X17Y12/N250;X17Y12/N250/E111;1;X17Y10/N200;X17Y10/N200/N252;1;X17Y9/X01;X17Y9/X01/N201;1;X17Y9/C1;X17Y9/C1/X01;1;X16Y12/W100;X16Y12/W100/Q1;1;X16Y12/B5;X16Y12/B5/W100;1;X16Y12/Q1;;1;X16Y12/S210;X16Y12/S210/Q1;1;X16Y12/A7;X16Y12/A7/S210;1",
            "hdlname": "te pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/text.v:5.17-5.29"
          }
        },
        "pixelAddress[2]": {
          "hide_name": 0,
          "bits": [ 11859 ] ,
          "attributes": {
            "ROUTING": "X16Y11/N270;X16Y11/N270/N131;1;X16Y9/X02;X16Y9/X02/N272;1;X16Y9/C0;X16Y9/C0/X02;1;X16Y12/E100;X16Y12/E100/Q4;1;X16Y12/A5;X16Y12/A5/E100;1;X16Y12/Q4;;1;X16Y12/N130;X16Y12/N130/Q4;1;X16Y12/A3;X16Y12/A3/N130;1",
            "hdlname": "te pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/text.v:5.17-5.29"
          }
        },
        "externalFlash.lowerBit_DFF_Q_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11856 ] ,
          "attributes": {
            "ROUTING": "X18Y13/B4;X18Y13/B4/E212;1;X17Y13/S210;X17Y13/S210/E211;1;X17Y14/E210;X17Y14/E210/S211;1;X18Y14/B3;X18Y14/B3/E211;1;X16Y12/F3;;1;X16Y12/SN10;X16Y12/SN10/F3;1;X16Y13/E210;X16Y13/E210/S111;1;X18Y13/B6;X18Y13/B6/E212;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.lowerBit_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 11854 ] ,
          "attributes": {
            "ROUTING": "X18Y13/F4;;1;X18Y13/XD4;X18Y13/XD4/F4;1"
          }
        },
        "externalFlash.hexConvert.hexChar_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 11850 ] ,
          "attributes": {
            "ROUTING": "X18Y12/F3;;1;X18Y12/W230;X18Y12/W230/F3;1;X17Y12/B3;X17Y12/B3/W231;1;X17Y12/XD3;X17Y12/XD3/B3;1"
          }
        },
        "externalFlash.hexConvert.hexChar_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 11847 ] ,
          "attributes": {
            "ROUTING": "X19Y11/F5;;1;X19Y11/W250;X19Y11/W250/F5;1;X17Y11/A0;X17Y11/A0/W252;1;X17Y11/XD0;X17Y11/XD0/A0;1"
          }
        },
        "externalFlash.hexConvert.hexChar_DFF_Q_1_D_LUT4_F_I0_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 11841 ] ,
          "attributes": {
            "ROUTING": "X19Y12/N130;X19Y12/N130/F7;1;X19Y12/E240;X19Y12/E240/N130;1;X19Y12/B6;X19Y12/B6/E240;1;X19Y12/F7;;1;X19Y12/EW10;X19Y12/EW10/F7;1;X18Y12/B1;X18Y12/B1/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.hexConvert.hexChar_DFF_Q_1_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 11839 ] ,
          "attributes": {
            "ROUTING": "X19Y12/B2;X19Y12/B2/W231;1;X20Y11/EW10;X20Y11/EW10/F6;1;X19Y11/B5;X19Y11/B5/W111;1;X20Y11/F6;;1;X20Y11/S130;X20Y11/S130/F6;1;X20Y12/W230;X20Y12/W230/S131;1;X19Y12/B7;X19Y12/B7/W231;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.hexConvert.hexChar_DFF_Q_1_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 11838 ] ,
          "attributes": {
            "ROUTING": "X19Y11/S100;X19Y11/S100/F7;1;X19Y12/A7;X19Y12/A7/S101;1;X19Y11/S130;X19Y11/S130/F7;1;X19Y12/A2;X19Y12/A2/S131;1;X19Y11/F7;;1;X19Y11/A5;X19Y11/A5/F7;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.hexConvert.hexChar_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 11836 ] ,
          "attributes": {
            "ROUTING": "X19Y12/F2;;1;X19Y12/XD2;X19Y12/XD2/F2;1"
          }
        },
        "externalFlash.hexConvert.hexChar_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 11834 ] ,
          "attributes": {
            "ROUTING": "X18Y12/F1;;1;X18Y12/B0;X18Y12/B0/F1;1;X18Y12/XD0;X18Y12/XD0/B0;1"
          }
        },
        "externalFlash.hexConvert.hexChar_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 11830 ] ,
          "attributes": {
            "ROUTING": "X19Y11/F6;;1;X19Y11/C3;X19Y11/C3/F6;1;X19Y11/XD3;X19Y11/XD3/C3;1"
          }
        },
        "externalFlash.hexConvert.hexChar_DFFS_Q_SET[1]": {
          "hide_name": 0,
          "bits": [ 11828 ] ,
          "attributes": {
            "ROUTING": "X19Y11/B6;X19Y11/B6/W231;1;X19Y12/X08;X19Y12/X08/S231;1;X19Y12/D2;X19Y12/D2/X08;1;X19Y11/S230;X19Y11/S230/W231;1;X19Y12/A6;X19Y12/A6/S231;1;X19Y11/X02;X19Y11/X02/W231;1;X19Y11/D5;X19Y11/D5/X02;1;X18Y11/S230;X18Y11/S230/W232;1;X18Y12/X02;X18Y12/X02/S231;1;X18Y12/A1;X18Y12/A1/X02;1;X20Y11/F3;;1;X20Y11/W230;X20Y11/W230/F3;1;X18Y11/B7;X18Y11/B7/W232;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.hexConvert.hexChar_DFFS_Q_SET[0]": {
          "hide_name": 0,
          "bits": [ 11826 ] ,
          "attributes": {
            "ROUTING": "X18Y11/X01;X18Y11/X01/W221;1;X18Y11/A7;X18Y11/A7/X01;1;X19Y11/W220;X19Y11/W220/S221;1;X18Y11/S220;X18Y11/S220/W221;1;X18Y12/X07;X18Y12/X07/S221;1;X18Y12/A3;X18Y12/A3/X07;1;X19Y12/X04;X19Y12/X04/S232;1;X19Y12/C2;X19Y12/C2/X04;1;X19Y10/S230;X19Y10/S230/S222;1;X19Y11/A6;X19Y11/A6/S231;1;X19Y7/F6;;1;X19Y7/SN20;X19Y7/SN20/F6;1;X19Y8/S220;X19Y8/S220/S121;1;X19Y10/S220;X19Y10/S220/S222;1;X19Y11/C5;X19Y11/C5/S221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.hexConvert.hexChar_DFFS_Q_SET[2]": {
          "hide_name": 0,
          "bits": [ 11824 ] ,
          "attributes": {
            "ROUTING": "X19Y11/X05;X19Y11/X05/N261;1;X19Y11/LSR1;X19Y11/LSR1/X05;1;X19Y12/N260;X19Y12/N260/F6;1;X19Y11/W260;X19Y11/W260/N261;1;X18Y11/C7;X18Y11/C7/W261;1;X19Y12/W260;X19Y12/W260/F6;1;X18Y12/X03;X18Y12/X03/W261;1;X18Y12/B3;X18Y12/B3/X03;1;X19Y11/C6;X19Y11/C6/N111;1;X19Y12/F6;;1;X19Y12/SN10;X19Y12/SN10/F6;1;X19Y11/W210;X19Y11/W210/N111;1;X18Y11/LSR2;X18Y11/LSR2/W211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.hexConvert.hexChar_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 11823 ] ,
          "attributes": {
            "ROUTING": "X18Y11/F7;;1;X18Y11/A4;X18Y11/A4/F7;1;X18Y11/XD4;X18Y11/XD4/A4;1"
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_D_LUT2_F_I0_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 11819 ] ,
          "attributes": {
            "ROUTING": "X16Y5/F2;;1;X16Y5/D7;X16Y5/D7/F2;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_D_LUT2_F_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11818 ] ,
          "attributes": {
            "ROUTING": "X16Y5/F6;;1;X16Y5/C7;X16Y5/C7/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 11813 ] ,
          "attributes": {
            "ROUTING": "X18Y8/F0;;1;X18Y8/EW20;X18Y8/EW20/F0;1;X17Y8/S220;X17Y8/S220/W121;1;X17Y10/D0;X17Y10/D0/S222;1;X17Y10/XD0;X17Y10/XD0/D0;1"
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 11810 ] ,
          "attributes": {
            "ROUTING": "X17Y7/F3;;1;X17Y7/XD3;X17Y7/XD3/F3;1"
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_1_D_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 11806 ] ,
          "attributes": {
            "ROUTING": "X15Y4/F3;;1;X15Y4/S230;X15Y4/S230/F3;1;X15Y6/X08;X15Y6/X08/S232;1;X15Y6/D3;X15Y6/D3/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_1_D_LUT3_F_I0_LUT4_F_1_I2_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 11802 ] ,
          "attributes": {
            "ROUTING": "X14Y3/F7;;1;X14Y3/N820;X14Y3/N820/F7;1;X14Y4/S270;X14Y4/S270/S828;1;X14Y4/D3;X14Y4/D3/S270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_1_D_LUT3_F_I0_LUT4_F_1_I2[3]": {
          "hide_name": 0,
          "bits": [ 11799 ] ,
          "attributes": {
            "ROUTING": "X14Y4/F3;;1;X14Y4/E100;X14Y4/E100/F3;1;X15Y4/E200;X15Y4/E200/E101;1;X17Y4/D7;X17Y4/D7/E202;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_1_D_LUT3_F_I0_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 11798 ] ,
          "attributes": {
            "ROUTING": "X17Y4/F6;;1;X17Y4/C7;X17Y4/C7/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_1_D_LUT3_F_I0_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 11796 ] ,
          "attributes": {
            "ROUTING": "X15Y6/F3;;1;X15Y6/E100;X15Y6/E100/F3;1;X16Y6/D0;X16Y6/D0/E101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_1_D_LUT3_F_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11795 ] ,
          "attributes": {
            "ROUTING": "X16Y4/F1;;1;X16Y4/SN10;X16Y4/SN10/F1;1;X16Y5/S210;X16Y5/S210/S111;1;X16Y6/X02;X16Y6/X02/S211;1;X16Y6/C0;X16Y6/C0/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_1_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11793 ] ,
          "attributes": {
            "ROUTING": "X17Y7/C2;X17Y7/C2/F4;1;X17Y7/F4;;1;X17Y7/C3;X17Y7/C3/F4;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_1_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 11792 ] ,
          "attributes": {
            "ROUTING": "X17Y4/S100;X17Y4/S100/F7;1;X17Y5/S200;X17Y5/S200/S101;1;X17Y7/X03;X17Y7/X03/S202;1;X17Y7/B5;X17Y7/B5/X03;1;X17Y7/B3;X17Y7/B3/S212;1;X17Y5/S210;X17Y5/S210/S111;1;X17Y4/F7;;1;X17Y7/B2;X17Y7/B2/S212;1;X17Y4/SN10;X17Y4/SN10/F7;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_1_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 11790 ] ,
          "attributes": {
            "ROUTING": "X17Y7/A2;X17Y7/A2/X05;1;X17Y7/A5;X17Y7/A5/X05;1;X16Y6/F0;;1;X16Y6/S100;X16Y6/S100/F0;1;X16Y7/E200;X16Y7/E200/S101;1;X17Y7/X05;X17Y7/X05/E201;1;X17Y7/A3;X17Y7/A3/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 11787 ] ,
          "attributes": {
            "ROUTING": "X17Y7/F2;;1;X17Y7/S810;X17Y7/S810/F2;1;X17Y11/E210;X17Y11/E210/S814;1;X18Y11/S210;X18Y11/S210/E211;1;X18Y12/B2;X18Y12/B2/S211;1;X18Y12/XD2;X18Y12/XD2/B2;1"
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 11785 ] ,
          "attributes": {
            "ROUTING": "X18Y8/F7;;1;X18Y8/A3;X18Y8/A3/F7;1;X18Y8/XD3;X18Y8/XD3/A3;1"
          }
        },
        "externalFlash.hexConv.hexChar_DFF_Q_D_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 11783 ] ,
          "attributes": {
            "ROUTING": "X18Y8/B1;X18Y8/B1/X07;1;X17Y7/F5;;1;X17Y7/SN20;X17Y7/SN20/F5;1;X17Y8/E260;X17Y8/E260/S121;1;X18Y8/X07;X18Y8/X07/E261;1;X18Y8/B7;X18Y8/B7/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.hexConv.hexChar_DFFS_Q_D_LUT3_F_I0_LUT4_F_I2_LUT3_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 11780 ] ,
          "attributes": {
            "ROUTING": "X14Y4/F7;;1;X14Y4/S100;X14Y4/S100/F7;1;X14Y5/E200;X14Y5/E200/S101;1;X15Y5/X05;X15Y5/X05/E201;1;X15Y5/C6;X15Y5/C6/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.hexConv.hexChar_DFFS_Q_D_LUT3_F_I0_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 11777 ] ,
          "attributes": {
            "ROUTING": "X15Y5/F6;;1;X15Y5/EW20;X15Y5/EW20/F6;1;X16Y5/S260;X16Y5/S260/E121;1;X16Y5/D1;X16Y5/D1/S260;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.hexConv.hexChar_DFFS_Q_D_LUT3_F_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11776 ] ,
          "attributes": {
            "ROUTING": "X16Y3/F1;;1;X16Y3/S210;X16Y3/S210/F1;1;X16Y5/X04;X16Y5/X04/S212;1;X16Y5/C1;X16Y5/C1/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.hexConv.hexChar_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 11773 ] ,
          "attributes": {
            "ROUTING": "X18Y8/F2;;1;X18Y8/D5;X18Y8/D5/F2;1;X18Y8/XD5;X18Y8/XD5/D5;1"
          }
        },
        "externalFlash.hexConv.hexChar_DFFS_Q_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 11770 ] ,
          "attributes": {
            "ROUTING": "X18Y8/A1;X18Y8/A1/S271;1;X17Y7/S270;X17Y7/S270/E271;1;X17Y8/E270;X17Y8/E270/S271;1;X18Y8/A7;X18Y8/A7/E271;1;X18Y8/X04;X18Y8/X04/S271;1;X18Y8/B2;X18Y8/B2/X04;1;X17Y7/X08;X17Y7/X08/E271;1;X17Y7/B4;X17Y7/B4/X08;1;X16Y5/F7;;1;X16Y5/S270;X16Y5/S270/F7;1;X16Y7/E270;X16Y7/E270/S272;1;X18Y7/S270;X18Y7/S270/E272;1;X18Y8/B6;X18Y8/B6/S271;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.hexConv.hexChar_DFFS_Q_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 11768 ] ,
          "attributes": {
            "ROUTING": "X16Y5/S130;X16Y5/S130/F1;1;X16Y6/E230;X16Y6/E230/S131;1;X17Y6/S230;X17Y6/S230/E231;1;X17Y7/A4;X17Y7/A4/S231;1;X18Y8/E210;X18Y8/E210/S211;1;X18Y8/A0;X18Y8/A0/E210;1;X18Y7/S240;X18Y7/S240/S212;1;X18Y8/X05;X18Y8/X05/S241;1;X18Y8/A2;X18Y8/A2/X05;1;X16Y5/F1;;1;X16Y5/E210;X16Y5/E210/F1;1;X18Y5/S210;X18Y5/S210/E212;1;X18Y7/S210;X18Y7/S210/S212;1;X18Y8/A6;X18Y8/A6/S211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.hexConv.hexChar_DFFS_Q_SET[2]": {
          "hide_name": 0,
          "bits": [ 11765 ] ,
          "attributes": {
            "ROUTING": "X18Y8/C6;X18Y8/C6/X06;1;X18Y8/X06;X18Y8/X06/F1;1;X18Y8/LSR2;X18Y8/LSR2/X06;1;X18Y8/B0;X18Y8/B0/F1;1;X18Y8/F1;;1;X18Y8/X02;X18Y8/X02/F1;1;X18Y8/C2;X18Y8/C2/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.hexConv.hexChar_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 11764 ] ,
          "attributes": {
            "ROUTING": "X18Y8/F6;;1;X18Y8/C4;X18Y8/C4/F6;1;X18Y8/XD4;X18Y8/XD4/C4;1"
          }
        },
        "externalFlash.flashMosi": {
          "hide_name": 0,
          "bits": [ 11756 ] ,
          "attributes": {
            "ROUTING": "X28Y4/E830;X28Y4/E830/Q5;1;X36Y4/E830;X36Y4/E830/E838;1;X44Y4/S830;X44Y4/S830/E838;1;X44Y8/E250;X44Y8/E250/S834;1;X46Y8/S250;X46Y8/S250/E252;1;X46Y10/X06;X46Y10/X06/S252;1;X46Y10/D1;X46Y10/D1/X06;1;X28Y4/Q5;;1;X28Y4/X08;X28Y4/X08/Q5;1;X28Y4/B6;X28Y4/B6/X08;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:22.16-22.25",
            "hdlname": "externalFlash flashMosi"
          }
        },
        "externalFlash.flashMosi_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 11755 ] ,
          "attributes": {
            "ROUTING": "X28Y4/F6;;1;X28Y4/C5;X28Y4/C5/F6;1;X28Y4/XD5;X28Y4/XD5/C5;1"
          }
        },
        "externalFlash.flashMiso": {
          "hide_name": 0,
          "bits": [ 11752 ] ,
          "attributes": {
            "ROUTING": "X46Y10/F6;;1;X46Y10/E830;X46Y10/E830/F6;1;X39Y10/W260;X39Y10/W260/W838;1;X37Y10/W260;X37Y10/W260/W262;1;X35Y10/W830;X35Y10/W830/W262;1;X31Y10/N260;X31Y10/N260/W834;1;X31Y8/N270;X31Y8/N270/N262;1;X31Y7/W270;X31Y7/W270/N271;1;X30Y7/A4;X30Y7/A4/W271;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:21.11-21.20",
            "hdlname": "externalFlash flashMiso"
          }
        },
        "flashMiso": {
          "hide_name": 0,
          "bits": [ 7318 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:15.11-15.20"
          }
        },
        "externalFlash.flashCs": {
          "hide_name": 0,
          "bits": [ 11749 ] ,
          "attributes": {
            "ROUTING": "X29Y6/S810;X29Y6/S810/Q1;1;X29Y10/E810;X29Y10/E810/S814;1;X37Y10/S220;X37Y10/S220/E818;1;X37Y11/E220;X37Y11/E220/S221;1;X39Y11/E220;X39Y11/E220/E222;1;X41Y11/E220;X41Y11/E220/E222;1;X43Y11/E220;X43Y11/E220/E222;1;X45Y11/E220;X45Y11/E220/E222;1;X46Y11/X01;X46Y11/X01/E221;1;X46Y11/A0;X46Y11/A0/X01;1;X29Y6/Q1;;1;X29Y6/X02;X29Y6/X02/Q1;1;X29Y6/C1;X29Y6/C1/X02;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:23.16-23.23",
            "hdlname": "externalFlash flashCs"
          }
        },
        "externalFlash.flashCs_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 11748 ] ,
          "attributes": {
            "ROUTING": "X29Y6/F1;;1;X29Y6/XD1;X29Y6/XD1/F1;1"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_4_D_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 11739 ] ,
          "attributes": {
            "ROUTING": "X15Y2/S250;X15Y2/S250/E111;1;X15Y2/B3;X15Y2/B3/S250;1;X14Y2/N100;X14Y2/N100/Q5;1;X14Y1/E200;X14Y1/E200/N101;1;X14Y1/A2;X14Y1/A2/E200;1;X14Y2/S100;X14Y2/S100/Q5;1;X14Y2/S210;X14Y2/S210/S100;1;X14Y2/A6;X14Y2/A6/S210;1;X15Y2/N250;X15Y2/N250/E111;1;X15Y2/B6;X15Y2/B6/N250;1;X14Y2/EW10;X14Y2/EW10/Q5;1;X15Y2/E250;X15Y2/E250/E111;1;X15Y2/B5;X15Y2/B5/E250;1;X14Y2/Q5;;1;X14Y2/SN20;X14Y2/SN20/Q5;1;X14Y3/E220;X14Y3/E220/S121;1;X14Y3/C7;X14Y3/C7/E220;1",
            "hdlname": "externalFlash readAddress",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.flashClk_LUT3_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 11735 ] ,
          "attributes": {
            "ROUTING": "X29Y4/X01;X29Y4/X01/S221;1;X29Y4/B2;X29Y4/B2/X01;1;X28Y5/X05;X28Y5/X05/W221;1;X28Y5/B6;X28Y5/B6/X05;1;X29Y3/F2;;1;X29Y3/S220;X29Y3/S220/F2;1;X29Y5/W220;X29Y5/W220/S222;1;X28Y5/X01;X28Y5/X01/W221;1;X28Y5/B5;X28Y5/B5/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.flashClk_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 11732 ] ,
          "attributes": {
            "ROUTING": "X30Y6/F0;;1;X30Y6/W130;X30Y6/W130/F0;1;X30Y6/B7;X30Y6/B7/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.flashClk": {
          "hide_name": 0,
          "bits": [ 11730 ] ,
          "attributes": {
            "ROUTING": "X30Y6/N100;X30Y6/N100/Q4;1;X30Y6/A0;X30Y6/A0/N100;1;X30Y6/Q4;;1;X30Y6/EW20;X30Y6/EW20/Q4;1;X31Y6/E260;X31Y6/E260/E121;1;X33Y6/E270;X33Y6/E270/E262;1;X35Y6/E220;X35Y6/E220/E272;1;X37Y6/E810;X37Y6/E810/E222;1;X45Y6/E100;X45Y6/E100/E818;1;X46Y6/S200;X46Y6/S200/E101;1;X46Y8/S200;X46Y8/S200/S202;1;X46Y10/S200;X46Y10/S200/S202;1;X46Y11/D1;X46Y11/D1/S201;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:20.16-20.24",
            "hdlname": "externalFlash flashClk"
          }
        },
        "externalFlash.flashClk_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 11729 ] ,
          "attributes": {
            "ROUTING": "X30Y6/F7;;1;X30Y6/A4;X30Y6/A4/F7;1;X30Y6/XD4;X30Y6/XD4/A4;1"
          }
        },
        "externalFlash.dataToSend_DFF_Q_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11726 ] ,
          "attributes": {
            "ROUTING": "X15Y1/F3;;1;X15Y1/B0;X15Y1/B0/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress[6]": {
          "hide_name": 0,
          "bits": [ 11722 ] ,
          "attributes": {
            "ROUTING": "X14Y6/EW20;X14Y6/EW20/Q4;1;X15Y6/C3;X15Y6/C3/E121;1;X14Y5/N250;X14Y5/N250/N111;1;X14Y3/X06;X14Y3/X06/N252;1;X14Y3/A4;X14Y3/A4/X06;1;X14Y6/E100;X14Y6/E100/Q4;1;X14Y6/A4;X14Y6/A4/E100;1;X14Y6/SN20;X14Y6/SN20/Q4;1;X14Y5/A7;X14Y5/A7/N121;1;X14Y6/Q4;;1;X14Y6/SN10;X14Y6/SN10/Q4;1;X14Y5/A0;X14Y5/A0/N111;1",
            "hdlname": "externalFlash readAddress",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataToSend_DFF_Q_9_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11720 ] ,
          "attributes": {
            "ROUTING": "X14Y3/F4;;1;X14Y3/W100;X14Y3/W100/F4;1;X13Y3/W240;X13Y3/W240/W101;1;X13Y3/B2;X13Y3/B2/W240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataToSend_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 11718 ] ,
          "attributes": {
            "ROUTING": "X13Y3/F2;;1;X13Y3/D3;X13Y3/D3/F2;1;X13Y3/XD3;X13Y3/XD3/D3;1"
          }
        },
        "externalFlash.dataToSend[6]": {
          "hide_name": 0,
          "bits": [ 11716 ] ,
          "attributes": {
            "ROUTING": "X13Y3/N130;X13Y3/N130/Q3;1;X13Y3/A2;X13Y3/A2/N130;1;X13Y3/Q3;;1;X13Y3/E130;X13Y3/E130/Q3;1;X14Y3/B0;X14Y3/B0/E131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataToSend"
          }
        },
        "externalFlash.dataToSend_DFF_Q_8_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11713 ] ,
          "attributes": {
            "ROUTING": "X14Y3/F0;;1;X14Y3/W130;X14Y3/W130/F0;1;X14Y3/B6;X14Y3/B6/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataToSend_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 11711 ] ,
          "attributes": {
            "ROUTING": "X14Y3/F6;;1;X14Y3/C5;X14Y3/C5/F6;1;X14Y3/XD5;X14Y3/XD5/C5;1"
          }
        },
        "externalFlash.dataToSend[7]": {
          "hide_name": 0,
          "bits": [ 11709 ] ,
          "attributes": {
            "ROUTING": "X14Y3/S130;X14Y3/S130/Q5;1;X14Y3/B3;X14Y3/B3/S130;1;X14Y3/Q5;;1;X14Y3/E130;X14Y3/E130/Q5;1;X14Y3/A6;X14Y3/A6/E130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataToSend"
          }
        },
        "externalFlash.readAddress[8]": {
          "hide_name": 0,
          "bits": [ 11703 ] ,
          "attributes": {
            "ROUTING": "X14Y5/N220;X14Y5/N220/Q2;1;X14Y4/X01;X14Y4/X01/N221;1;X14Y4/A1;X14Y4/A1/X01;1;X14Y5/E220;X14Y5/E220/Q2;1;X15Y5/X01;X15Y5/X01/E221;1;X15Y5/A6;X15Y5/A6/X01;1;X14Y5/N810;X14Y5/N810/Q2;1;X14Y2/S130;X14Y2/S130/S818;1;X14Y3/A3;X14Y3/A3/S131;1;X14Y5/X05;X14Y5/X05/Q2;1;X14Y5/A2;X14Y5/A2/X05;1;X14Y5/Q2;;1;X14Y5/X01;X14Y5/X01/Q2;1;X14Y5/A1;X14Y5/A1/X01;1",
            "hdlname": "externalFlash readAddress",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataToSend_DFF_Q_7_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11701 ] ,
          "attributes": {
            "ROUTING": "X14Y3/F3;;1;X14Y3/N100;X14Y3/N100/F3;1;X14Y2/B7;X14Y2/B7/N101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataToSend_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 11699 ] ,
          "attributes": {
            "ROUTING": "X14Y2/F7;;1;X14Y2/A3;X14Y2/A3/F7;1;X14Y2/XD3;X14Y2/XD3/A3;1"
          }
        },
        "externalFlash.dataToSend[8]": {
          "hide_name": 0,
          "bits": [ 11697 ] ,
          "attributes": {
            "ROUTING": "X14Y2/W100;X14Y2/W100/Q3;1;X13Y2/W240;X13Y2/W240/W101;1;X13Y2/B3;X13Y2/B3/W240;1;X14Y2/Q3;;1;X14Y2/E130;X14Y2/E130/Q3;1;X14Y2/A7;X14Y2/A7/E130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataToSend"
          }
        },
        "externalFlash.readAddress[9]": {
          "hide_name": 0,
          "bits": [ 11693 ] ,
          "attributes": {
            "ROUTING": "X13Y3/E270;X13Y3/E270/N131;1;X14Y3/N270;X14Y3/N270/E271;1;X14Y3/D7;X14Y3/D7/N270;1;X13Y3/N270;X13Y3/N270/N131;1;X13Y2/A3;X13Y2/A3/N271;1;X14Y4/A2;X14Y4/A2/E111;1;X13Y4/N130;X13Y4/N130/Q2;1;X13Y4/A2;X13Y4/A2/N130;1;X13Y4/Q2;;1;X13Y4/EW10;X13Y4/EW10/Q2;1;X14Y4/A6;X14Y4/A6/E111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash readAddress"
          }
        },
        "externalFlash.dataToSend_DFF_Q_6_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11690 ] ,
          "attributes": {
            "ROUTING": "X13Y2/F3;;1;X13Y2/N100;X13Y2/N100/F3;1;X13Y1/B5;X13Y1/B5/N101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataToSend_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 11688 ] ,
          "attributes": {
            "ROUTING": "X13Y1/F5;;1;X13Y1/A2;X13Y1/A2/F5;1;X13Y1/XD2;X13Y1/XD2/A2;1"
          }
        },
        "externalFlash.dataToSend[9]": {
          "hide_name": 0,
          "bits": [ 11686 ] ,
          "attributes": {
            "ROUTING": "X13Y1/EW10;X13Y1/EW10/Q2;1;X14Y1/N250;X14Y1/N250/E111;1;X14Y1/B7;X14Y1/B7/N250;1;X13Y1/Q2;;1;X13Y1/X05;X13Y1/X05/Q2;1;X13Y1/A5;X13Y1/A5/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataToSend"
          }
        },
        "externalFlash.readAddress[10]": {
          "hide_name": 0,
          "bits": [ 11682 ] ,
          "attributes": {
            "ROUTING": "X14Y3/X05;X14Y3/X05/Q2;1;X14Y3/A2;X14Y3/A2/X05;1;X15Y4/X05;X15Y4/X05/E221;1;X15Y4/A4;X15Y4/A4/X05;1;X14Y3/SN20;X14Y3/SN20/Q2;1;X14Y2/C1;X14Y2/C1/N121;1;X14Y4/E220;X14Y4/E220/S818;1;X15Y4/D3;X15Y4/D3/E221;1;X14Y2/N210;X14Y2/N210/N111;1;X14Y1/A7;X14Y1/A7/N211;1;X14Y3/SN10;X14Y3/SN10/Q2;1;X14Y2/C4;X14Y2/C4/N111;1;X14Y3/Q2;;1;X14Y3/N810;X14Y3/N810/Q2;1;X14Y4/N100;X14Y4/N100/S818;1;X14Y4/A0;X14Y4/A0/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash readAddress"
          }
        },
        "externalFlash.dataToSend_DFF_Q_5_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11679 ] ,
          "attributes": {
            "ROUTING": "X14Y1/F7;;1;X14Y1/S100;X14Y1/S100/F7;1;X14Y1/B1;X14Y1/B1/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataToSend_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 11677 ] ,
          "attributes": {
            "ROUTING": "X14Y1/F1;;1;X14Y1/XD1;X14Y1/XD1/F1;1"
          }
        },
        "externalFlash.dataToSend[10]": {
          "hide_name": 0,
          "bits": [ 11675 ] ,
          "attributes": {
            "ROUTING": "X14Y1/N100;X14Y1/N100/Q1;1;X14Y1/A1;X14Y1/A1/N100;1;X14Y1/Q1;;1;X14Y1/S130;X14Y1/S130/Q1;1;X14Y1/B3;X14Y1/B3/S130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataToSend"
          }
        },
        "externalFlash.dataReady_LUT3_I0_1_F_LUT4_F_I3_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 11670 ] ,
          "attributes": {
            "ROUTING": "X14Y2/N200;X14Y2/N200/W201;1;X14Y1/X07;X14Y1/X07/N201;1;X14Y1/A3;X14Y1/A3/X07;1;X15Y5/A1;X15Y5/A1/N100;1;X15Y5/E200;X15Y5/E200/Q0;1;X16Y5/X05;X16Y5/X05/E201;1;X16Y5/A2;X16Y5/A2/X05;1;X14Y2/X05;X14Y2/X05/W201;1;X14Y2/B1;X14Y2/B1/X05;1;X15Y5/N130;X15Y5/N130/Q0;1;X15Y4/B1;X15Y4/B1/N131;1;X15Y5/Q0;;1;X15Y5/N100;X15Y5/N100/Q0;1;X15Y4/N200;X15Y4/N200/N101;1;X15Y2/W200;X15Y2/W200/N202;1;X14Y2/X01;X14Y2/X01/W201;1;X14Y2/B4;X14Y2/B4/X01;1",
            "hdlname": "externalFlash readAddress",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataToSend_DFF_Q_4_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11667 ] ,
          "attributes": {
            "ROUTING": "X14Y1/F3;;1;X14Y1/EW10;X14Y1/EW10/F3;1;X13Y1/B6;X13Y1/B6/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataToSend_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 11665 ] ,
          "attributes": {
            "ROUTING": "X13Y1/F6;;1;X13Y1/C3;X13Y1/C3/F6;1;X13Y1/XD3;X13Y1/XD3/C3;1"
          }
        },
        "externalFlash.dataToSend[11]": {
          "hide_name": 0,
          "bits": [ 11663 ] ,
          "attributes": {
            "ROUTING": "X13Y1/W100;X13Y1/W100/Q3;1;X13Y1/B4;X13Y1/B4/W100;1;X13Y1/Q3;;1;X13Y1/S100;X13Y1/S100/Q3;1;X13Y1/S210;X13Y1/S210/S100;1;X13Y1/A6;X13Y1/A6/S210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataToSend"
          }
        },
        "externalFlash.readAddress[12]": {
          "hide_name": 0,
          "bits": [ 11659 ] ,
          "attributes": {
            "ROUTING": "X14Y2/A4;X14Y2/A4/E251;1;X13Y2/E250;X13Y2/E250/N251;1;X14Y2/A1;X14Y2/A1/E251;1;X13Y4/X07;X13Y4/X07/Q4;1;X13Y4/A4;X13Y4/A4/X07;1;X13Y4/SN10;X13Y4/SN10/Q4;1;X13Y3/N250;X13Y3/N250/N111;1;X13Y1/X06;X13Y1/X06/N252;1;X13Y1/A4;X13Y1/A4/X06;1;X13Y4/Q4;;1;X13Y4/E130;X13Y4/E130/Q4;1;X14Y4/S230;X14Y4/S230/E131;1;X14Y4/C7;X14Y4/C7/S230;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash readAddress"
          }
        },
        "externalFlash.dataToSend_DFF_Q_3_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11656 ] ,
          "attributes": {
            "ROUTING": "X13Y1/F4;;1;X13Y1/X07;X13Y1/X07/F4;1;X13Y1/B0;X13Y1/B0/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_4_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11653 ] ,
          "attributes": {
            "ROUTING": "X13Y1/E130;X13Y1/E130/Q0;1;X14Y1/B2;X14Y1/B2/E131;1;X13Y1/Q0;;1;X13Y1/X01;X13Y1/X01/Q0;1;X13Y1/A0;X13Y1/A0/X01;1",
            "hdlname": "externalFlash dataToSend",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataToSend_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 11651 ] ,
          "attributes": {
            "ROUTING": "X13Y1/F0;;1;X13Y1/XD0;X13Y1/XD0/F0;1"
          }
        },
        "externalFlash.flashClk_DFF_Q_D_LUT3_F_I2_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 11649 ] ,
          "attributes": {
            "ROUTING": "X14Y1/F2;;1;X14Y1/W100;X14Y1/W100/F2;1;X14Y1/B4;X14Y1/B4/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataToSend_DFF_Q_20_D": {
          "hide_name": 0,
          "bits": [ 11646 ] ,
          "attributes": {
            "ROUTING": "X13Y4/F7;;1;X13Y4/A0;X13Y4/A0/F7;1;X13Y4/XD0;X13Y4/XD0/A0;1"
          }
        },
        "externalFlash.dataToSend_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 11644 ] ,
          "attributes": {
            "ROUTING": "X14Y1/F4;;1;X14Y1/C0;X14Y1/C0/F4;1;X14Y1/XD0;X14Y1/XD0/C0;1"
          }
        },
        "externalFlash.dataToSend[13]": {
          "hide_name": 0,
          "bits": [ 11642 ] ,
          "attributes": {
            "ROUTING": "X14Y1/E130;X14Y1/E130/Q0;1;X15Y1/B1;X15Y1/B1/E131;1;X14Y1/Q0;;1;X14Y1/S200;X14Y1/S200/Q0;1;X14Y1/A4;X14Y1/A4/S200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataToSend"
          }
        },
        "externalFlash.readAddress[14]": {
          "hide_name": 0,
          "bits": [ 11638 ] ,
          "attributes": {
            "ROUTING": "X15Y2/S100;X15Y2/S100/Q1;1;X15Y3/S240;X15Y3/S240/S101;1;X15Y4/C3;X15Y4/C3/S241;1;X15Y2/A6;X15Y2/A6/X06;1;X15Y2/N100;X15Y2/N100/Q1;1;X15Y2/A0;X15Y2/A0/N100;1;X15Y2/X06;X15Y2/X06/Q1;1;X15Y2/A5;X15Y2/A5/X06;1;X15Y2/Q1;;1;X15Y2/N210;X15Y2/N210/Q1;1;X15Y1/E210;X15Y1/E210/N211;1;X15Y1/A1;X15Y1/A1/E210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash readAddress"
          }
        },
        "externalFlash.dataToSend_DFF_Q_1_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11635 ] ,
          "attributes": {
            "ROUTING": "X15Y1/F1;;1;X15Y1/B7;X15Y1/B7/F1;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress[16]": {
          "hide_name": 0,
          "bits": [ 11631 ] ,
          "attributes": {
            "ROUTING": "X15Y3/SN10;X15Y3/SN10/Q3;1;X15Y2/W210;X15Y2/W210/N111;1;X15Y2/A4;X15Y2/A4/W210;1;X15Y3/A3;X15Y3/A3/N130;1;X16Y2/N230;X16Y2/N230/E231;1;X16Y1/X02;X16Y1/X02/N231;1;X16Y1/A1;X16Y1/A1/X02;1;X15Y3/E230;X15Y3/E230/Q3;1;X16Y3/B0;X16Y3/B0/E231;1;X15Y3/EW20;X15Y3/EW20/Q3;1;X16Y3/C1;X16Y3/C1/E121;1;X15Y3/N130;X15Y3/N130/Q3;1;X15Y2/E230;X15Y2/E230/N131;1;X16Y2/B7;X16Y2/B7/E231;1;X15Y3/Q3;;1;X15Y3/X06;X15Y3/X06/Q3;1;X15Y3/A7;X15Y3/A7/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash readAddress"
          }
        },
        "externalFlash.dataToSend_DFF_Q_19_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11628 ] ,
          "attributes": {
            "ROUTING": "X16Y1/F1;;1;X16Y1/B2;X16Y1/B2/F1;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataToSend_DFF_Q_19_D": {
          "hide_name": 0,
          "bits": [ 11626 ] ,
          "attributes": {
            "ROUTING": "X16Y1/F2;;1;X16Y1/D3;X16Y1/D3/F2;1;X16Y1/XD3;X16Y1/XD3/D3;1"
          }
        },
        "externalFlash.dataToSend[16]": {
          "hide_name": 0,
          "bits": [ 11624 ] ,
          "attributes": {
            "ROUTING": "X16Y1/S100;X16Y1/S100/Q3;1;X16Y1/B0;X16Y1/B0/S100;1;X16Y1/Q3;;1;X16Y1/N130;X16Y1/N130/Q3;1;X16Y1/A2;X16Y1/A2/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataToSend"
          }
        },
        "externalFlash.readAddress[17]": {
          "hide_name": 0,
          "bits": [ 11622 ] ,
          "attributes": {
            "ROUTING": "X17Y3/S230;X17Y3/S230/E131;1;X17Y4/X08;X17Y4/X08/S231;1;X17Y4/C6;X17Y4/C6/X08;1;X16Y3/E130;X16Y3/E130/Q2;1;X16Y3/A6;X16Y3/A6/E130;1;X16Y3/N220;X16Y3/N220/Q2;1;X16Y2/D3;X16Y2/D3/N221;1;X16Y3/S130;X16Y3/S130/Q2;1;X16Y3/B3;X16Y3/B3/S130;1;X16Y3/SN10;X16Y3/SN10/Q2;1;X16Y2/N250;X16Y2/N250/N111;1;X16Y1/A0;X16Y1/A0/N251;1;X16Y3/X05;X16Y3/X05/Q2;1;X16Y3/A2;X16Y3/A2/X05;1;X16Y3/W130;X16Y3/W130/Q2;1;X16Y3/B7;X16Y3/B7/W130;1;X16Y3/Q2;;1;X16Y3/S100;X16Y3/S100/Q2;1;X16Y3/D4;X16Y3/D4/S100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash readAddress"
          }
        },
        "externalFlash.dataToSend_DFF_Q_18_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11619 ] ,
          "attributes": {
            "ROUTING": "X16Y1/F0;;1;X16Y1/W130;X16Y1/W130/F0;1;X16Y1/B7;X16Y1/B7/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataToSend_DFF_Q_18_D": {
          "hide_name": 0,
          "bits": [ 11617 ] ,
          "attributes": {
            "ROUTING": "X16Y1/F7;;1;X16Y1/A5;X16Y1/A5/F7;1;X16Y1/XD5;X16Y1/XD5/A5;1"
          }
        },
        "externalFlash.dataToSend[17]": {
          "hide_name": 0,
          "bits": [ 11615 ] ,
          "attributes": {
            "ROUTING": "X16Y1/SN10;X16Y1/SN10/Q5;1;X16Y2/B2;X16Y2/B2/S111;1;X16Y1/Q5;;1;X16Y1/E130;X16Y1/E130/Q5;1;X16Y1/A7;X16Y1/A7/E130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataToSend"
          }
        },
        "externalFlash.readAddress[18]": {
          "hide_name": 0,
          "bits": [ 11613 ] ,
          "attributes": {
            "ROUTING": "X16Y2/S200;X16Y2/S200/Q0;1;X16Y3/C4;X16Y3/C4/S201;1;X16Y2/E100;X16Y2/E100/Q0;1;X16Y2/W220;X16Y2/W220/E100;1;X16Y2/C3;X16Y2/C3/W220;1;X16Y2/A2;X16Y2/A2/E200;1;X16Y2/W200;X16Y2/W200/Q0;1;X16Y2/A6;X16Y2/A6/W200;1;X16Y3/N800;X16Y3/N800/S101;1;X16Y4/W230;X16Y4/W230/S808;1;X16Y4/C1;X16Y4/C1/W230;1;X16Y2/S100;X16Y2/S100/Q0;1;X16Y3/A7;X16Y3/A7/S101;1;X16Y3/A3;X16Y3/A3/E200;1;X16Y2/Q0;;1;X16Y3/E200;X16Y3/E200/S101;1;X16Y2/E200;X16Y2/E200/Q0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash readAddress"
          }
        },
        "externalFlash.dataToSend_DFF_Q_17_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11610 ] ,
          "attributes": {
            "ROUTING": "X16Y2/F2;;1;X16Y2/X01;X16Y2/X01/F2;1;X16Y2/B4;X16Y2/B4/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataToSend_DFF_Q_17_D": {
          "hide_name": 0,
          "bits": [ 11608 ] ,
          "attributes": {
            "ROUTING": "X16Y2/F4;;1;X16Y2/C1;X16Y2/C1/F4;1;X16Y2/XD1;X16Y2/XD1/C1;1"
          }
        },
        "externalFlash.dataToSend[18]": {
          "hide_name": 0,
          "bits": [ 11606 ] ,
          "attributes": {
            "ROUTING": "X16Y2/W210;X16Y2/W210/Q1;1;X16Y2/A4;X16Y2/A4/W210;1;X16Y2/Q1;;1;X16Y2/W100;X16Y2/W100/Q1;1;X16Y2/B5;X16Y2/B5/W100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataToSend"
          }
        },
        "externalFlash.readAddress[19]": {
          "hide_name": 0,
          "bits": [ 11604 ] ,
          "attributes": {
            "ROUTING": "X16Y4/N200;X16Y4/N200/Q0;1;X16Y2/X07;X16Y2/X07/N202;1;X16Y2/A5;X16Y2/A5/X07;1;X16Y3/A5;X16Y3/A5/N121;1;X16Y3/N260;X16Y3/N260/N121;1;X16Y2/X03;X16Y2/X03/N261;1;X16Y2/B3;X16Y2/B3/X03;1;X16Y3/B4;X16Y3/B4/N101;1;X16Y4/N100;X16Y4/N100/Q0;1;X16Y4/A0;X16Y4/A0/N100;1;X16Y4/Q0;;1;X16Y4/SN20;X16Y4/SN20/Q0;1;X16Y5/E220;X16Y5/E220/S121;1;X16Y5/C6;X16Y5/C6/E220;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash readAddress"
          }
        },
        "externalFlash.dataToSend_DFF_Q_16_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11601 ] ,
          "attributes": {
            "ROUTING": "X16Y2/F5;;1;X16Y2/E130;X16Y2/E130/F5;1;X17Y2/B3;X17Y2/B3/E131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataToSend_DFF_Q_16_D": {
          "hide_name": 0,
          "bits": [ 11599 ] ,
          "attributes": {
            "ROUTING": "X17Y2/F3;;1;X17Y2/XD3;X17Y2/XD3/F3;1"
          }
        },
        "externalFlash.dataToSend[19]": {
          "hide_name": 0,
          "bits": [ 11597 ] ,
          "attributes": {
            "ROUTING": "X17Y2/W130;X17Y2/W130/Q3;1;X17Y2/B6;X17Y2/B6/W130;1;X17Y2/Q3;;1;X17Y2/X02;X17Y2/X02/Q3;1;X17Y2/A3;X17Y2/A3/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataToSend"
          }
        },
        "externalFlash.readAddress[20]": {
          "hide_name": 0,
          "bits": [ 11595 ] ,
          "attributes": {
            "ROUTING": "X17Y3/E100;X17Y3/E100/Q4;1;X17Y3/A4;X17Y3/A4/E100;1;X17Y3/SN20;X17Y3/SN20/Q4;1;X17Y2/A6;X17Y2/A6/N121;1;X16Y3/N270;X16Y3/N270/W131;1;X16Y2/A3;X16Y2/A3/N271;1;X17Y3/W240;X17Y3/W240/Q4;1;X16Y3/S240;X16Y3/S240/W241;1;X16Y3/B1;X16Y3/B1/S240;1;X17Y3/Q4;;1;X17Y3/W130;X17Y3/W130/Q4;1;X16Y3/A4;X16Y3/A4/W131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash readAddress"
          }
        },
        "externalFlash.dataToSend_DFF_Q_15_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11592 ] ,
          "attributes": {
            "ROUTING": "X17Y2/F6;;1;X17Y2/X03;X17Y2/X03/F6;1;X17Y2/B5;X17Y2/B5/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataToSend_DFF_Q_15_D": {
          "hide_name": 0,
          "bits": [ 11590 ] ,
          "attributes": {
            "ROUTING": "X17Y2/F5;;1;X17Y2/XD5;X17Y2/XD5/F5;1"
          }
        },
        "externalFlash.dataToSend[20]": {
          "hide_name": 0,
          "bits": [ 11588 ] ,
          "attributes": {
            "ROUTING": "X17Y2/A5;X17Y2/A5/Q5;1;X17Y2/Q5;;1;X17Y2/S250;X17Y2/S250/Q5;1;X17Y3/B6;X17Y3/B6/S251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataToSend"
          }
        },
        "externalFlash.readAddress[21]": {
          "hide_name": 0,
          "bits": [ 11586 ] ,
          "attributes": {
            "ROUTING": "X15Y3/X02;X15Y3/X02/Q1;1;X15Y3/A1;X15Y3/A1/X02;1;X15Y3/E250;X15Y3/E250/S130;1;X17Y3/A6;X17Y3/A6/E252;1;X15Y3/S130;X15Y3/S130/Q1;1;X15Y4/A2;X15Y4/A2/S131;1;X15Y4/A6;X15Y4/A6/S211;1;X15Y3/Q1;;1;X15Y3/S210;X15Y3/S210/Q1;1;X15Y4/E210;X15Y4/E210/S211;1;X17Y4/B6;X17Y4/B6/E212;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash readAddress"
          }
        },
        "externalFlash.dataToSend_DFF_Q_14_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11583 ] ,
          "attributes": {
            "ROUTING": "X17Y3/F6;;1;X17Y3/S100;X17Y3/S100/F6;1;X17Y3/B0;X17Y3/B0/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataToSend_DFF_Q_14_D": {
          "hide_name": 0,
          "bits": [ 11581 ] ,
          "attributes": {
            "ROUTING": "X17Y3/F0;;1;X17Y3/XD0;X17Y3/XD0/F0;1"
          }
        },
        "externalFlash.dataToSend[21]": {
          "hide_name": 0,
          "bits": [ 11579 ] ,
          "attributes": {
            "ROUTING": "X17Y3/S130;X17Y3/S130/Q0;1;X17Y4/W230;X17Y4/W230/S131;1;X16Y4/B6;X16Y4/B6/W231;1;X17Y3/A0;X17Y3/A0/N200;1;X17Y3/N200;X17Y3/N200/Q0;1;X17Y3/Q0;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataToSend"
          }
        },
        "externalFlash.readAddress[22]": {
          "hide_name": 0,
          "bits": [ 11576 ] ,
          "attributes": {
            "ROUTING": "X16Y4/S240;X16Y4/S240/E241;1;X16Y4/B1;X16Y4/B1/S240;1;X15Y4/B7;X15Y4/B7/E212;1;X13Y4/A1;X13Y4/A1/E210;1;X13Y4/Q1;;1;X13Y4/E210;X13Y4/E210/Q1;1;X15Y4/E240;X15Y4/E240/E212;1;X16Y4/X03;X16Y4/X03/E241;1;X16Y4/A6;X16Y4/A6/X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash readAddress"
          }
        },
        "externalFlash.dataToSend_DFF_Q_13_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11573 ] ,
          "attributes": {
            "ROUTING": "X16Y4/F6;;1;X16Y4/W100;X16Y4/W100/F6;1;X16Y4/B4;X16Y4/B4/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataToSend_DFF_Q_13_D": {
          "hide_name": 0,
          "bits": [ 11571 ] ,
          "attributes": {
            "ROUTING": "X16Y4/F4;;1;X16Y4/XD4;X16Y4/XD4/F4;1"
          }
        },
        "externalFlash.dataToSend[22]": {
          "hide_name": 0,
          "bits": [ 11569 ] ,
          "attributes": {
            "ROUTING": "X16Y4/E240;X16Y4/E240/Q4;1;X16Y4/B7;X16Y4/B7/E240;1;X16Y4/Q4;;1;X16Y4/E100;X16Y4/E100/Q4;1;X16Y4/A4;X16Y4/A4/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataToSend"
          }
        },
        "externalFlash.readAddress[23]": {
          "hide_name": 0,
          "bits": [ 11567 ] ,
          "attributes": {
            "ROUTING": "X15Y5/E130;X15Y5/E130/Q3;1;X16Y5/B6;X16Y5/B6/E131;1;X15Y5/X06;X15Y5/X06/Q3;1;X15Y5/A5;X15Y5/A5/X06;1;X15Y5/Q3;;1;X15Y5/EW10;X15Y5/EW10/Q3;1;X16Y5/N210;X16Y5/N210/E111;1;X16Y4/A7;X16Y4/A7/N211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash readAddress"
          }
        },
        "externalFlash.dataToSend_DFF_Q_12_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11564 ] ,
          "attributes": {
            "ROUTING": "X16Y4/F7;;1;X16Y4/E820;X16Y4/E820/F7;1;X20Y4/S240;X20Y4/S240/E824;1;X20Y4/B1;X20Y4/B1/S240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataToSend[23]": {
          "hide_name": 0,
          "bits": [ 11562 ] ,
          "attributes": {
            "ROUTING": "X20Y4/N100;X20Y4/N100/Q1;1;X20Y4/A1;X20Y4/A1/N100;1;X20Y4/Q1;;1;X20Y4/E100;X20Y4/E100/Q1;1;X21Y4/E240;X21Y4/E240/E101;1;X23Y4/E820;X23Y4/E820/E242;1;X31Y4/W270;X31Y4/W270/E828;1;X29Y4/W270;X29Y4/W270/W272;1;X28Y4/A6;X28Y4/A6/W271;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataToSend"
          }
        },
        "externalFlash.dataToSend_DFF_Q_12_D": {
          "hide_name": 0,
          "bits": [ 11560 ] ,
          "attributes": {
            "ROUTING": "X20Y4/F1;;1;X20Y4/XD1;X20Y4/XD1/F1;1"
          }
        },
        "externalFlash.dataToSend[3]": {
          "hide_name": 0,
          "bits": [ 11558 ] ,
          "attributes": {
            "ROUTING": "X13Y4/W130;X13Y4/W130/Q0;1;X13Y4/B6;X13Y4/B6/W130;1;X13Y4/Q0;;1;X13Y4/W200;X13Y4/W200/Q0;1;X13Y4/A7;X13Y4/A7/W200;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:44.14-44.24",
            "hdlname": "externalFlash dataToSend"
          }
        },
        "externalFlash.readAddress[4]": {
          "hide_name": 0,
          "bits": [ 11557 ] ,
          "attributes": {
            "ROUTING": "X13Y4/E220;X13Y4/E220/N121;1;X14Y4/D7;X14Y4/D7/E221;1;X13Y5/E130;X13Y5/E130/Q5;1;X14Y5/S230;X14Y5/S230/E131;1;X14Y5/C7;X14Y5/C7/S230;1;X13Y4/A6;X13Y4/A6/N121;1;X13Y5/E250;X13Y5/E250/Q5;1;X14Y5/X04;X14Y5/X04/E251;1;X14Y5/C0;X14Y5/C0/X04;1;X13Y6/E260;X13Y6/E260/S121;1;X14Y6/C3;X14Y6/C3/E261;1;X13Y5/X08;X13Y5/X08/Q5;1;X13Y5/B6;X13Y5/B6/X08;1;X13Y5/Q5;;1;X13Y5/SN20;X13Y5/SN20/Q5;1;X13Y6/B4;X13Y6/B4/S121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash readAddress"
          }
        },
        "externalFlash.dataToSend_DFF_Q_11_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11554 ] ,
          "attributes": {
            "ROUTING": "X13Y4/F6;;1;X13Y4/X03;X13Y4/X03/F6;1;X13Y4/B3;X13Y4/B3/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataToSend_DFF_Q_11_D": {
          "hide_name": 0,
          "bits": [ 11552 ] ,
          "attributes": {
            "ROUTING": "X13Y4/F3;;1;X13Y4/XD3;X13Y4/XD3/F3;1"
          }
        },
        "externalFlash.dataToSend[4]": {
          "hide_name": 0,
          "bits": [ 11550 ] ,
          "attributes": {
            "ROUTING": "X13Y4/W100;X13Y4/W100/Q3;1;X13Y4/B5;X13Y4/B5/W100;1;X13Y4/Q3;;1;X13Y4/X02;X13Y4/X02/Q3;1;X13Y4/A3;X13Y4/A3/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataToSend"
          }
        },
        "externalFlash.readAddress[5]": {
          "hide_name": 0,
          "bits": [ 11546 ] ,
          "attributes": {
            "ROUTING": "X14Y5/B7;X14Y5/B7/E231;1;X13Y6/E130;X13Y6/E130/Q3;1;X14Y6/B3;X14Y6/B3/E131;1;X13Y5/E230;X13Y5/E230/N231;1;X14Y5/B0;X14Y5/B0/E231;1;X13Y4/E230;X13Y4/E230/N232;1;X14Y4/X02;X14Y4/X02/E231;1;X14Y4/C3;X14Y4/C3/X02;1;X13Y6/X06;X13Y6/X06/Q3;1;X13Y6/A5;X13Y6/A5/X06;1;X13Y6/Q3;;1;X13Y6/N230;X13Y6/N230/Q3;1;X13Y4/A5;X13Y4/A5/N232;1",
            "hdlname": "externalFlash readAddress",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataToSend_DFF_Q_10_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 11534 ] ,
          "attributes": {
            "ROUTING": "X15Y2/W260;X15Y2/W260/N261;1;X14Y2/C7;X14Y2/C7/W261;1;X14Y3/N230;X14Y3/N230/W231;1;X14Y1/X02;X14Y1/X02/N232;1;X14Y1/C1;X14Y1/C1/X02;1;X11Y3/E230;X11Y3/E230/N232;1;X13Y3/X02;X13Y3/X02/E232;1;X13Y3/C2;X13Y3/C2/X02;1;X13Y4/W260;X13Y4/W260/W232;1;X13Y4/D7;X13Y4/D7/W260;1;X13Y1/X02;X13Y1/X02/N232;1;X13Y1/C0;X13Y1/C0/X02;1;X11Y3/N260;X11Y3/N260/N232;1;X11Y1/E260;X11Y1/E260/N262;1;X13Y1/C6;X13Y1/C6/E262;1;X15Y1/X05;X15Y1/X05/N262;1;X15Y1/C7;X15Y1/C7/X05;1;X15Y1/W260;X15Y1/W260/N262;1;X14Y1/C4;X14Y1/C4/W261;1;X15Y3/N260;X15Y3/N260/N232;1;X15Y1/C0;X15Y1/C0/N262;1;X15Y4/W230;X15Y4/W230/N231;1;X14Y4/X06;X14Y4/X06/W231;1;X14Y4/C4;X14Y4/C4/X06;1;X13Y3/N230;X13Y3/N230/W232;1;X13Y1/X08;X13Y1/X08/N232;1;X13Y1/C5;X13Y1/C5/X08;1;X15Y5/N230;X15Y5/N230/W804;1;X15Y3/W230;X15Y3/W230/N232;1;X14Y3/S230;X14Y3/S230/W231;1;X14Y3/C6;X14Y3/C6/S230;1;X27Y6/F2;;1;X27Y6/N100;X27Y6/N100/F2;1;X27Y5/W800;X27Y5/W800/N101;1;X19Y5/W800;X19Y5/W800/W808;1;X11Y5/N230;X11Y5/N230/W808;1;X11Y4/E230;X11Y4/E230/N231;1;X13Y4/N230;X13Y4/N230/E232;1;X13Y4/C3;X13Y4/C3/N230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataToSend_DFF_Q_10_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11532 ] ,
          "attributes": {
            "ROUTING": "X13Y4/F5;;1;X13Y4/E100;X13Y4/E100/F5;1;X14Y4/N240;X14Y4/N240/E101;1;X14Y4/B4;X14Y4/B4/N240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataToSend[5]": {
          "hide_name": 0,
          "bits": [ 11530 ] ,
          "attributes": {
            "ROUTING": "X14Y4/N820;X14Y4/N820/Q4;1;X14Y3/N240;X14Y3/N240/S828;1;X14Y3/B4;X14Y3/B4/N240;1;X14Y4/Q4;;1;X14Y4/X07;X14Y4/X07/Q4;1;X14Y4/A4;X14Y4/A4/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataToSend"
          }
        },
        "externalFlash.dataToSend_DFF_Q_10_D": {
          "hide_name": 0,
          "bits": [ 11528 ] ,
          "attributes": {
            "ROUTING": "X14Y4/F4;;1;X14Y4/XD4;X14Y4/XD4/F4;1"
          }
        },
        "externalFlash.dataToSend[14]": {
          "hide_name": 0,
          "bits": [ 11526 ] ,
          "attributes": {
            "ROUTING": "X15Y1/S100;X15Y1/S100/Q5;1;X15Y1/S210;X15Y1/S210/S100;1;X15Y1/A7;X15Y1/A7/S210;1;X15Y1/Q5;;1;X15Y1/S250;X15Y1/S250/Q5;1;X15Y1/B3;X15Y1/B3/S250;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataToSend"
          }
        },
        "externalFlash.dataToSend_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 11524 ] ,
          "attributes": {
            "ROUTING": "X15Y1/F7;;1;X15Y1/A5;X15Y1/A5/F7;1;X15Y1/XD5;X15Y1/XD5/A5;1"
          }
        },
        "externalFlash.dataToSend[15]": {
          "hide_name": 0,
          "bits": [ 11522 ] ,
          "attributes": {
            "ROUTING": "X15Y1/E130;X15Y1/E130/Q0;1;X16Y1/B1;X16Y1/B1/E131;1;X15Y1/Q0;;1;X15Y1/X01;X15Y1/X01/Q0;1;X15Y1/A0;X15Y1/A0/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataToSend"
          }
        },
        "externalFlash.dataToSend_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 11520 ] ,
          "attributes": {
            "ROUTING": "X15Y1/F0;;1;X15Y1/XD0;X15Y1/XD0/F0;1"
          }
        },
        "externalFlash.readAddress[3]": {
          "hide_name": 0,
          "bits": [ 11517 ] ,
          "attributes": {
            "ROUTING": "X13Y5/E100;X13Y5/E100/Q1;1;X14Y5/D7;X14Y5/D7/E101;1;X14Y5/N260;X14Y5/N260/E121;1;X14Y5/D4;X14Y5/D4/N260;1;X13Y5/S130;X13Y5/S130/Q1;1;X13Y6/C4;X13Y6/C4/S131;1;X13Y5/C6;X13Y5/C6/X06;1;X14Y5/S260;X14Y5/S260/E121;1;X14Y5/D0;X14Y5/D0/S260;1;X13Y5/X06;X13Y5/X06/Q1;1;X13Y5/A4;X13Y5/A4/X06;1;X13Y5/N100;X13Y5/N100/Q1;1;X13Y4/B7;X13Y4/B7/N101;1;X13Y5/Q1;;1;X13Y5/EW20;X13Y5/EW20/Q1;1;X14Y5/S220;X14Y5/S220/E121;1;X14Y6/D3;X14Y6/D3/S221;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash readAddress"
          }
        },
        "externalFlash.readAddress[7]": {
          "hide_name": 0,
          "bits": [ 11513 ] ,
          "attributes": {
            "ROUTING": "X14Y5/N210;X14Y5/N210/S100;1;X14Y4/B1;X14Y4/B1/N211;1;X14Y5/N830;X14Y5/N830/Q5;1;X14Y2/S250;X14Y2/S250/S838;1;X14Y3/A0;X14Y3/A0/S251;1;X14Y5/A5;X14Y5/A5/Q5;1;X14Y5/X08;X14Y5/X08/Q5;1;X14Y5/C4;X14Y5/C4/X08;1;X14Y5/S100;X14Y5/S100/Q5;1;X14Y5/B1;X14Y5/B1/S100;1;X14Y5/Q5;;1;X14Y5/S130;X14Y5/S130/Q5;1;X14Y5/B3;X14Y5/B3/S130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash readAddress"
          }
        },
        "externalFlash.dataReady_LUT3_I0_1_F_LUT4_F_I3_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 11511 ] ,
          "attributes": {
            "ROUTING": "X14Y5/F4;;1;X14Y5/EW20;X14Y5/EW20/F4;1;X15Y5/E220;X15Y5/E220/E121;1;X16Y5/D2;X16Y5/D2/E221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.readAddress[15]": {
          "hide_name": 0,
          "bits": [ 11507 ] ,
          "attributes": {
            "ROUTING": "X16Y3/S200;X16Y3/S200/E101;1;X16Y4/D3;X16Y4/D3/S201;1;X15Y3/B7;X15Y3/B7/N250;1;X16Y3/N200;X16Y3/N200/E101;1;X16Y2/C7;X16Y2/C7/N201;1;X15Y3/N250;X15Y3/N250/Q5;1;X15Y2/B4;X15Y2/B4/N251;1;X15Y1/X02;X15Y1/X02/N212;1;X15Y1/A3;X15Y1/A3/X02;1;X15Y3/E130;X15Y3/E130/Q5;1;X15Y3/E260;X15Y3/E260/E130;1;X16Y3/C0;X16Y3/C0/E261;1;X15Y3/S100;X15Y3/S100/Q5;1;X15Y3/N210;X15Y3/N210/S100;1;X15Y3/A2;X15Y3/A2/N210;1;X15Y3/Q5;;1;X15Y3/E100;X15Y3/E100/Q5;1;X15Y3/A4;X15Y3/A4/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash readAddress"
          }
        },
        "externalFlash.dataReady_LUT3_I0_1_F_LUT4_F_I3_LUT2_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 11505 ] ,
          "attributes": {
            "ROUTING": "X16Y4/F3;;1;X16Y4/S100;X16Y4/S100/F3;1;X16Y5/C2;X16Y5/C2/S101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataReady_LUT3_I0_1_F_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 11501 ] ,
          "attributes": {
            "ROUTING": "X18Y10/F4;;1;X18Y10/W130;X18Y10/W130/F4;1;X18Y10/D2;X18Y10/D2/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataReady_LUT3_I0_1_F_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 11499 ] ,
          "attributes": {
            "ROUTING": "X18Y8/Q4;;1;X18Y8/S240;X18Y8/S240/Q4;1;X18Y10/X01;X18Y10/X01/S242;1;X18Y10/B2;X18Y10/B2/X01;1",
            "hdlname": "externalFlash hexConv hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:7.22-7.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataReady_LUT3_I0_1_F_LUT4_F_I3_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11489 ] ,
          "attributes": {
            "ROUTING": "X16Y5/X03;X16Y5/X03/W261;1;X16Y5/B2;X16Y5/B2/X03;1;X15Y5/B6;X15Y5/B6/X07;1;X18Y8/S200;X18Y8/S200/S202;1;X18Y10/X03;X18Y10/X03/S202;1;X18Y10/B4;X18Y10/B4/X03;1;X17Y5/W260;X17Y5/W260/W121;1;X18Y5/EW20;X18Y5/EW20/F7;1;X15Y5/X07;X15Y5/X07/W262;1;X18Y6/S200;X18Y6/S200/S101;1;X18Y5/F7;;1;X18Y5/S100;X18Y5/S100/F7;1;X18Y6/S800;X18Y6/S800/S101;1;X18Y10/W230;X18Y10/W230/S804;1;X17Y10/X06;X17Y10/X06/W231;1;X17Y10/D2;X17Y10/D2/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataReady_LUT2_I0_F_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 11485 ] ,
          "attributes": {
            "ROUTING": "X17Y10/F2;;1;X17Y10/D5;X17Y10/D5/F2;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataReady_LUT2_I0_F_LUT3_F_I2_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 11480 ] ,
          "attributes": {
            "ROUTING": "X18Y8/Q5;;1;X18Y8/S250;X18Y8/S250/Q5;1;X18Y10/S250;X18Y10/S250/S252;1;X18Y10/B3;X18Y10/B3/S250;1",
            "hdlname": "externalFlash hexConv hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:7.22-7.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataReady_LUT2_I0_F_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11477 ] ,
          "attributes": {
            "ROUTING": "X18Y10/F3;;1;X18Y10/N130;X18Y10/N130/F3;1;X18Y10/S240;X18Y10/S240/N130;1;X18Y11/C0;X18Y11/C0/S241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataReady_LUT2_I0_F_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 11473 ] ,
          "attributes": {
            "ROUTING": "X19Y11/Q3;;1;X19Y11/W230;X19Y11/W230/Q3;1;X18Y11/X02;X18Y11/X02/W231;1;X18Y11/A0;X18Y11/A0/X02;1",
            "hdlname": "externalFlash hexConvert hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:7.22-7.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataReady_LUT2_I0_I1[2]": {
          "hide_name": 0,
          "bits": [ 11470 ] ,
          "attributes": {
            "ROUTING": "X19Y13/W100;X19Y13/W100/F7;1;X18Y13/C2;X18Y13/C2/W101;1;X18Y13/S210;X18Y13/S210/W111;1;X18Y13/A6;X18Y13/A6/S210;1;X19Y13/F7;;1;X19Y13/EW10;X19Y13/EW10/F7;1;X18Y13/B7;X18Y13/B7/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataReady": {
          "hide_name": 0,
          "bits": [ 11467 ] ,
          "attributes": {
            "ROUTING": "X18Y13/A2;X18Y13/A2/W131;1;X19Y13/W130;X19Y13/W130/Q2;1;X18Y13/A7;X18Y13/A7/W131;1;X19Y13/Q2;;1;X19Y13/X05;X19Y13/X05/Q2;1;X19Y13/A3;X19Y13/A3/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataReady"
          }
        },
        "externalFlash.dataReady_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 11465 ] ,
          "attributes": {
            "ROUTING": "X19Y13/F3;;1;X19Y13/B2;X19Y13/B2/F3;1;X19Y13/XD2;X19Y13/XD2/B2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_99_D": {
          "hide_name": 0,
          "bits": [ 11454 ] ,
          "attributes": {
            "ROUTING": "X20Y14/F5;;1;X20Y14/XD5;X20Y14/XD5/F5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_98_D": {
          "hide_name": 0,
          "bits": [ 11450 ] ,
          "attributes": {
            "ROUTING": "X21Y10/F2;;1;X21Y10/D0;X21Y10/D0/F2;1;X21Y10/XD0;X21Y10/XD0/D0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_97_D": {
          "hide_name": 0,
          "bits": [ 11446 ] ,
          "attributes": {
            "ROUTING": "X24Y14/F5;;1;X24Y14/XD5;X24Y14/XD5/F5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_96_D": {
          "hide_name": 0,
          "bits": [ 11443 ] ,
          "attributes": {
            "ROUTING": "X20Y13/F0;;1;X20Y13/XD0;X20Y13/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_95_D": {
          "hide_name": 0,
          "bits": [ 11439 ] ,
          "attributes": {
            "ROUTING": "X28Y6/F4;;1;X28Y6/XD4;X28Y6/XD4/F4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_94_D": {
          "hide_name": 0,
          "bits": [ 11436 ] ,
          "attributes": {
            "ROUTING": "X30Y11/F5;;1;X30Y11/XD5;X30Y11/XD5/F5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_93_D": {
          "hide_name": 0,
          "bits": [ 11433 ] ,
          "attributes": {
            "ROUTING": "X30Y7/F1;;1;X30Y7/B5;X30Y7/B5/F1;1;X30Y7/XD5;X30Y7/XD5/B5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_92_D": {
          "hide_name": 0,
          "bits": [ 11430 ] ,
          "attributes": {
            "ROUTING": "X26Y8/F6;;1;X26Y8/C3;X26Y8/C3/F6;1;X26Y8/XD3;X26Y8/XD3/C3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_91_D": {
          "hide_name": 0,
          "bits": [ 11427 ] ,
          "attributes": {
            "ROUTING": "X23Y8/F3;;1;X23Y8/XD3;X23Y8/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_90_D": {
          "hide_name": 0,
          "bits": [ 11424 ] ,
          "attributes": {
            "ROUTING": "X23Y8/F6;;1;X23Y8/C1;X23Y8/C1/F6;1;X23Y8/XD1;X23Y8/XD1/C1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 11422 ] ,
          "attributes": {
            "ROUTING": "X24Y8/F0;;1;X24Y8/XD0;X24Y8/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_89_D": {
          "hide_name": 0,
          "bits": [ 11418 ] ,
          "attributes": {
            "ROUTING": "X30Y14/F6;;1;X30Y14/C3;X30Y14/C3/F6;1;X30Y14/XD3;X30Y14/XD3/C3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_88_D": {
          "hide_name": 0,
          "bits": [ 11415 ] ,
          "attributes": {
            "ROUTING": "X23Y13/F6;;1;X23Y13/C5;X23Y13/C5/F6;1;X23Y13/XD5;X23Y13/XD5/C5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_87_D": {
          "hide_name": 0,
          "bits": [ 11409 ] ,
          "attributes": {
            "ROUTING": "X28Y7/F5;;1;X28Y7/A3;X28Y7/A3/F5;1;X28Y7/XD3;X28Y7/XD3/A3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_86_D": {
          "hide_name": 0,
          "bits": [ 11405 ] ,
          "attributes": {
            "ROUTING": "X30Y13/F4;;1;X30Y13/C1;X30Y13/C1/F4;1;X30Y13/XD1;X30Y13/XD1/C1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_85_D": {
          "hide_name": 0,
          "bits": [ 11401 ] ,
          "attributes": {
            "ROUTING": "X31Y8/F1;;1;X31Y8/B2;X31Y8/B2/F1;1;X31Y8/XD2;X31Y8/XD2/B2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_84_D": {
          "hide_name": 0,
          "bits": [ 11397 ] ,
          "attributes": {
            "ROUTING": "X29Y11/F7;;1;X29Y11/A5;X29Y11/A5/F7;1;X29Y11/XD5;X29Y11/XD5/A5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_83_D": {
          "hide_name": 0,
          "bits": [ 11393 ] ,
          "attributes": {
            "ROUTING": "X26Y14/F0;;1;X26Y14/XD0;X26Y14/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_82_D": {
          "hide_name": 0,
          "bits": [ 11389 ] ,
          "attributes": {
            "ROUTING": "X27Y13/F2;;1;X27Y13/D5;X27Y13/D5/F2;1;X27Y13/XD5;X27Y13/XD5/D5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_81_D": {
          "hide_name": 0,
          "bits": [ 11385 ] ,
          "attributes": {
            "ROUTING": "X31Y14/F0;;1;X31Y14/D4;X31Y14/D4/F0;1;X31Y14/XD4;X31Y14/XD4/D4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_81_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 11377 ] ,
          "attributes": {
            "ROUTING": "X29Y10/S260;X29Y10/S260/E262;1;X29Y12/S260;X29Y12/S260/S262;1;X29Y13/E260;X29Y13/E260/S261;1;X30Y13/C4;X30Y13/C4/E261;1;X27Y11/E270;X27Y11/E270/S131;1;X29Y11/E220;X29Y11/E220/E272;1;X29Y11/C7;X29Y11/C7/E220;1;X29Y8/E260;X29Y8/E260/N262;1;X31Y8/C1;X31Y8/C1/E262;1;X27Y13/S260;X27Y13/S260/S232;1;X27Y14/W260;X27Y14/W260/S261;1;X26Y14/C0;X26Y14/C0/W261;1;X28Y10/N260;X28Y10/N260/E261;1;X28Y8/N270;X28Y8/N270/N262;1;X28Y7/X06;X28Y7/X06/N271;1;X28Y7/C5;X28Y7/C5/X06;1;X27Y13/E230;X27Y13/E230/S232;1;X29Y13/E230;X29Y13/E230/E232;1;X31Y13/S230;X31Y13/S230/E232;1;X31Y14/W230;X31Y14/W230/S231;1;X31Y14/C0;X31Y14/C0/W230;1;X27Y10/S130;X27Y10/S130/F6;1;X27Y11/S230;X27Y11/S230/S131;1;X27Y13/X02;X27Y13/X02/S232;1;X27Y13/C2;X27Y13/C2/X02;1;X27Y10/F6;;1;X27Y10/E260;X27Y10/E260/F6;1;X28Y14/C1;X28Y14/C1/E261;1;X27Y14/E260;X27Y14/E260/S261;1;X29Y10/N260;X29Y10/N260/E262;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_80_D": {
          "hide_name": 0,
          "bits": [ 11374 ] ,
          "attributes": {
            "ROUTING": "X28Y14/F1;;1;X28Y14/XD1;X28Y14/XD1/F1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 11372 ] ,
          "attributes": {
            "ROUTING": "X20Y7/F3;;1;X20Y7/XD3;X20Y7/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_79_D": {
          "hide_name": 0,
          "bits": [ 11366 ] ,
          "attributes": {
            "ROUTING": "X29Y7/F6;;1;X29Y7/C1;X29Y7/C1/F6;1;X29Y7/XD1;X29Y7/XD1/C1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_78_D": {
          "hide_name": 0,
          "bits": [ 11360 ] ,
          "attributes": {
            "ROUTING": "X30Y10/F3;;1;X30Y10/B1;X30Y10/B1/F3;1;X30Y10/XD1;X30Y10/XD1/B1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_77_D": {
          "hide_name": 0,
          "bits": [ 11356 ] ,
          "attributes": {
            "ROUTING": "X29Y8/F1;;1;X29Y8/XD1;X29Y8/XD1/F1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_76_D": {
          "hide_name": 0,
          "bits": [ 11352 ] ,
          "attributes": {
            "ROUTING": "X29Y12/F6;;1;X29Y12/C5;X29Y12/C5/F6;1;X29Y12/XD5;X29Y12/XD5/C5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_75_D": {
          "hide_name": 0,
          "bits": [ 11348 ] ,
          "attributes": {
            "ROUTING": "X25Y12/F1;;1;X25Y12/B4;X25Y12/B4/F1;1;X25Y12/XD4;X25Y12/XD4/B4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_74_D": {
          "hide_name": 0,
          "bits": [ 11344 ] ,
          "attributes": {
            "ROUTING": "X26Y12/F5;;1;X26Y12/XD5;X26Y12/XD5/F5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_73_D": {
          "hide_name": 0,
          "bits": [ 11340 ] ,
          "attributes": {
            "ROUTING": "X29Y14/F1;;1;X29Y14/B0;X29Y14/B0/F1;1;X29Y14/XD0;X29Y14/XD0/B0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_73_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 11333 ] ,
          "attributes": {
            "ROUTING": "X29Y10/N100;X29Y10/N100/F2;1;X29Y10/S200;X29Y10/S200/N100;1;X29Y12/C6;X29Y12/C6/S202;1;X26Y11/S200;X26Y11/S200/W201;1;X26Y12/C5;X26Y12/C5/S201;1;X27Y11/W200;X27Y11/W200/W252;1;X29Y10/S100;X29Y10/S100/F2;1;X29Y11/S240;X29Y11/S240/S101;1;X29Y13/S240;X29Y13/S240/S242;1;X29Y14/C1;X29Y14/C1/S241;1;X27Y11/W830;X27Y11/W830/W252;1;X23Y11/S260;X23Y11/S260/W834;1;X23Y12/E260;X23Y12/E260/S261;1;X25Y12/C1;X25Y12/C1/E262;1;X29Y10/SN10;X29Y10/SN10/F2;1;X29Y11/W250;X29Y11/W250/S111;1;X27Y11/S250;X27Y11/S250/W252;1;X27Y13/X04;X27Y13/X04/S252;1;X27Y13/C0;X27Y13/C0/X04;1;X29Y8/N220;X29Y8/N220/N222;1;X29Y7/C6;X29Y7/C6/N221;1;X29Y8/X01;X29Y8/X01/N222;1;X29Y8/C1;X29Y8/C1/X01;1;X29Y10/N220;X29Y10/N220/F2;1;X29Y10/F2;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_72_D": {
          "hide_name": 0,
          "bits": [ 11330 ] ,
          "attributes": {
            "ROUTING": "X27Y13/F0;;1;X27Y13/XD0;X27Y13/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_71_D": {
          "hide_name": 0,
          "bits": [ 11324 ] ,
          "attributes": {
            "ROUTING": "X28Y7/F0;;1;X28Y7/XD0;X28Y7/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_70_D": {
          "hide_name": 0,
          "bits": [ 11321 ] ,
          "attributes": {
            "ROUTING": "X29Y13/F1;;1;X29Y13/B0;X29Y13/B0/F1;1;X29Y13/XD0;X29Y13/XD0/B0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 11319 ] ,
          "attributes": {
            "ROUTING": "X25Y1/F2;;1;X25Y1/XD2;X25Y1/XD2/F2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_69_D": {
          "hide_name": 0,
          "bits": [ 11314 ] ,
          "attributes": {
            "ROUTING": "X29Y8/F4;;1;X29Y8/XD4;X29Y8/XD4/F4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_68_D": {
          "hide_name": 0,
          "bits": [ 11310 ] ,
          "attributes": {
            "ROUTING": "X29Y11/F1;;1;X29Y11/XD1;X29Y11/XD1/F1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_67_D": {
          "hide_name": 0,
          "bits": [ 11306 ] ,
          "attributes": {
            "ROUTING": "X23Y14/F4;;1;X23Y14/XD4;X23Y14/XD4/F4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_66_D": {
          "hide_name": 0,
          "bits": [ 11302 ] ,
          "attributes": {
            "ROUTING": "X22Y11/F4;;1;X22Y11/XD4;X22Y11/XD4/F4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_65_D": {
          "hide_name": 0,
          "bits": [ 11298 ] ,
          "attributes": {
            "ROUTING": "X29Y13/F7;;1;X29Y13/A3;X29Y13/A3/F7;1;X29Y13/XD3;X29Y13/XD3/A3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_64_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 11289 ] ,
          "attributes": {
            "ROUTING": "X25Y11/S230;X25Y11/S230/S232;1;X25Y13/S260;X25Y13/S260/S232;1;X25Y14/C0;X25Y14/C0/S261;1;X23Y14/X05;X23Y14/X05/S261;1;X23Y14/C4;X23Y14/C4/X05;1;X29Y11/C1;X29Y11/C1/E262;1;X25Y11/W230;X25Y11/W230/S232;1;X23Y11/W260;X23Y11/W260/W232;1;X22Y11/C4;X22Y11/C4/W261;1;X26Y8/E230;X26Y8/E230/E131;1;X28Y8/N230;X28Y8/N230/E232;1;X28Y7/W230;X28Y7/W230/N231;1;X28Y7/C0;X28Y7/C0/W230;1;X25Y8/E130;X25Y8/E130/F3;1;X26Y8/E270;X26Y8/E270/E131;1;X28Y8/E220;X28Y8/E220/E272;1;X29Y8/S220;X29Y8/S220/E221;1;X29Y8/C4;X29Y8/C4/S220;1;X23Y13/S260;X23Y13/S260/S232;1;X29Y10/S220;X29Y10/S220/S222;1;X29Y12/S220;X29Y12/S220/S222;1;X29Y13/C7;X29Y13/C7/S221;1;X25Y11/E230;X25Y11/E230/S232;1;X27Y11/E260;X27Y11/E260/E232;1;X25Y8/F3;;1;X25Y8/S130;X25Y8/S130/F3;1;X25Y9/S230;X25Y9/S230/S131;1;X23Y11/S230;X23Y11/S230/W232;1;X29Y11/S260;X29Y11/S260/E262;1;X29Y13/C1;X29Y13/C1/S262;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_64_D": {
          "hide_name": 0,
          "bits": [ 11286 ] ,
          "attributes": {
            "ROUTING": "X25Y14/F0;;1;X25Y14/D2;X25Y14/D2/F0;1;X25Y14/XD2;X25Y14/XD2/D2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_63_D": {
          "hide_name": 0,
          "bits": [ 11283 ] ,
          "attributes": {
            "ROUTING": "X25Y2/F1;;1;X25Y2/B5;X25Y2/B5/F1;1;X25Y2/XD5;X25Y2/XD5/B5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_62_D": {
          "hide_name": 0,
          "bits": [ 11280 ] ,
          "attributes": {
            "ROUTING": "X24Y3/F4;;1;X24Y3/XD4;X24Y3/XD4/F4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_61_D": {
          "hide_name": 0,
          "bits": [ 11277 ] ,
          "attributes": {
            "ROUTING": "X17Y6/F2;;1;X17Y6/D5;X17Y6/D5/F2;1;X17Y6/XD5;X17Y6/XD5/D5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_60_D": {
          "hide_name": 0,
          "bits": [ 11274 ] ,
          "attributes": {
            "ROUTING": "X17Y6/F3;;1;X17Y6/XD3;X17Y6/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 11272 ] ,
          "attributes": {
            "ROUTING": "X22Y2/F0;;1;X22Y2/XD0;X22Y2/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_59_D": {
          "hide_name": 0,
          "bits": [ 11267 ] ,
          "attributes": {
            "ROUTING": "X17Y5/F0;;1;X17Y5/XD0;X17Y5/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_58_D": {
          "hide_name": 0,
          "bits": [ 11264 ] ,
          "attributes": {
            "ROUTING": "X21Y8/F6;;1;X21Y8/C5;X21Y8/C5/F6;1;X21Y8/XD5;X21Y8/XD5/C5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_57_D": {
          "hide_name": 0,
          "bits": [ 11261 ] ,
          "attributes": {
            "ROUTING": "X26Y13/F0;;1;X26Y13/XD0;X26Y13/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_56_D": {
          "hide_name": 0,
          "bits": [ 11258 ] ,
          "attributes": {
            "ROUTING": "X20Y14/F1;;1;X20Y14/XD1;X20Y14/XD1/F1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_55_D": {
          "hide_name": 0,
          "bits": [ 11252 ] ,
          "attributes": {
            "ROUTING": "X25Y3/F5;;1;X25Y3/A0;X25Y3/A0/F5;1;X25Y3/XD0;X25Y3/XD0/A0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_54_D": {
          "hide_name": 0,
          "bits": [ 11248 ] ,
          "attributes": {
            "ROUTING": "X23Y4/F7;;1;X23Y4/A4;X23Y4/A4/F7;1;X23Y4/XD4;X23Y4/XD4/A4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_53_D": {
          "hide_name": 0,
          "bits": [ 11244 ] ,
          "attributes": {
            "ROUTING": "X16Y6/F3;;1;X16Y6/B1;X16Y6/B1/F3;1;X16Y6/XD1;X16Y6/XD1/B1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_52_D": {
          "hide_name": 0,
          "bits": [ 11241 ] ,
          "attributes": {
            "ROUTING": "X16Y5/F5;;1;X16Y5/A4;X16Y5/A4/F5;1;X16Y5/XD4;X16Y5/XD4/A4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_51_D": {
          "hide_name": 0,
          "bits": [ 11237 ] ,
          "attributes": {
            "ROUTING": "X17Y4/F2;;1;X17Y4/D3;X17Y4/D3/F2;1;X17Y4/XD3;X17Y4/XD3/D3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_50_D": {
          "hide_name": 0,
          "bits": [ 11233 ] ,
          "attributes": {
            "ROUTING": "X23Y11/F7;;1;X23Y11/A1;X23Y11/A1/F7;1;X23Y11/XD1;X23Y11/XD1/A1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 11231 ] ,
          "attributes": {
            "ROUTING": "X18Y1/F3;;1;X18Y1/XD3;X18Y1/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_49_D": {
          "hide_name": 0,
          "bits": [ 11225 ] ,
          "attributes": {
            "ROUTING": "X24Y14/F1;;1;X24Y14/XD1;X24Y14/XD1/F1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_50_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 11217 ] ,
          "attributes": {
            "ROUTING": "X23Y15/W240;X23Y15/W240/S824;1;X21Y15/W240;X21Y15/W240/W242;1;X20Y15/C7;X20Y15/C7/W241;1;X17Y5/N210;X17Y5/N210/W814;1;X17Y3/N810;X17Y3/N810/N212;1;X17Y4/W220;X17Y4/W220/S818;1;X17Y4/C2;X17Y4/C2/W220;1;X23Y5/W220;X23Y5/W220/N222;1;X21Y5/W810;X21Y5/W810/W222;1;X13Y5/E210;X13Y5/E210/W818;1;X15Y5/E240;X15Y5/E240/E212;1;X16Y5/C5;X16Y5/C5/E241;1;X16Y6/C3;X16Y6/C3/W220;1;X16Y6/W220;X16Y6/W220/N221;1;X23Y11/S820;X23Y11/S820/S121;1;X23Y15/E240;X23Y15/E240/S824;1;X24Y15/N240;X24Y15/N240/E241;1;X24Y14/C1;X24Y14/C1/N241;1;X17Y8/N220;X17Y8/N220/W814;1;X23Y8/W220;X23Y8/W220/N221;1;X21Y8/W810;X21Y8/W810/W222;1;X17Y7/W220;X17Y7/W220/N221;1;X16Y7/N220;X16Y7/N220/W221;1;X23Y11/E220;X23Y11/E220/S121;1;X23Y11/C7;X23Y11/C7/E220;1;X23Y3/E220;X23Y3/E220/N222;1;X25Y3/S220;X25Y3/S220/E222;1;X25Y3/C5;X25Y3/C5/S220;1;X23Y10/F7;;1;X23Y10/SN20;X23Y10/SN20/F7;1;X23Y9/N220;X23Y9/N220/N121;1;X23Y7/N220;X23Y7/N220/N222;1;X23Y5/N220;X23Y5/N220/N222;1;X23Y4/C7;X23Y4/C7/N221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_48_D": {
          "hide_name": 0,
          "bits": [ 11214 ] ,
          "attributes": {
            "ROUTING": "X20Y15/F7;;1;X20Y15/A2;X20Y15/A2/F7;1;X20Y15/XD2;X20Y15/XD2/A2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_47_D": {
          "hide_name": 0,
          "bits": [ 11209 ] ,
          "attributes": {
            "ROUTING": "X23Y3/F2;;1;X23Y3/XD2;X23Y3/XD2/F2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_46_D": {
          "hide_name": 0,
          "bits": [ 11203 ] ,
          "attributes": {
            "ROUTING": "X22Y4/F0;;1;X22Y4/XD0;X22Y4/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_45_D": {
          "hide_name": 0,
          "bits": [ 11199 ] ,
          "attributes": {
            "ROUTING": "X19Y6/F4;;1;X19Y6/XD4;X19Y6/XD4/F4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_44_D": {
          "hide_name": 0,
          "bits": [ 11195 ] ,
          "attributes": {
            "ROUTING": "X19Y6/F5;;1;X19Y6/XD5;X19Y6/XD5/F5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_43_D": {
          "hide_name": 0,
          "bits": [ 11191 ] ,
          "attributes": {
            "ROUTING": "X18Y5/F3;;1;X18Y5/XD3;X18Y5/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_42_D": {
          "hide_name": 0,
          "bits": [ 11188 ] ,
          "attributes": {
            "ROUTING": "X24Y10/F0;;1;X24Y10/D2;X24Y10/D2/F0;1;X24Y10/XD2;X24Y10/XD2/D2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_41_D": {
          "hide_name": 0,
          "bits": [ 11184 ] ,
          "attributes": {
            "ROUTING": "X24Y12/F1;;1;X24Y12/XD1;X24Y12/XD1/F1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_47_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11181 ] ,
          "attributes": {
            "ROUTING": "X22Y13/E240;X22Y13/E240/S828;1;X24Y13/N240;X24Y13/N240/E242;1;X24Y12/C1;X24Y12/C1/N241;1;X18Y5/C3;X18Y5/C3/X01;1;X19Y6/C4;X19Y6/C4/S220;1;X24Y10/C0;X24Y10/C0/W230;1;X22Y4/EW20;X22Y4/EW20/F7;1;X21Y4/S220;X21Y4/S220/W121;1;X21Y6/W220;X21Y6/W220/S222;1;X19Y6/S220;X19Y6/S220/W222;1;X22Y3/E260;X22Y3/E260/N121;1;X23Y3/C2;X23Y3/C2/E261;1;X21Y13/N240;X21Y13/N240/W241;1;X19Y6/C5;X19Y6/C5/S220;1;X22Y5/S820;X22Y5/S820/S121;1;X22Y13/W240;X22Y13/W240/S828;1;X19Y12/C5;X19Y12/C5/W242;1;X21Y12/W240;X21Y12/W240/N241;1;X24Y9/S230;X24Y9/S230/S222;1;X24Y10/W230;X24Y10/W230/S231;1;X22Y4/F7;;1;X22Y4/SN20;X22Y4/SN20/F7;1;X22Y5/E220;X22Y5/E220/S121;1;X24Y5/S220;X24Y5/S220/E222;1;X21Y5/W220;X21Y5/W220/S221;1;X19Y5/W220;X19Y5/W220/W222;1;X24Y7/S220;X24Y7/S220/S222;1;X18Y5/X01;X18Y5/X01/W221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_40_D": {
          "hide_name": 0,
          "bits": [ 11179 ] ,
          "attributes": {
            "ROUTING": "X19Y12/F5;;1;X19Y12/A1;X19Y12/A1/F5;1;X19Y12/XD1;X19Y12/XD1/A1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 11177 ] ,
          "attributes": {
            "ROUTING": "X18Y2/F0;;1;X18Y2/XD0;X18Y2/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_39_D": {
          "hide_name": 0,
          "bits": [ 11170 ] ,
          "attributes": {
            "ROUTING": "X24Y4/F6;;1;X24Y4/C1;X24Y4/C1/F6;1;X24Y4/XD1;X24Y4/XD1/C1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_38_D": {
          "hide_name": 0,
          "bits": [ 11166 ] ,
          "attributes": {
            "ROUTING": "X25Y5/F3;;1;X25Y5/B2;X25Y5/B2/F3;1;X25Y5/XD2;X25Y5/XD2/B2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_37_D": {
          "hide_name": 0,
          "bits": [ 11162 ] ,
          "attributes": {
            "ROUTING": "X20Y6/F2;;1;X20Y6/D1;X20Y6/D1/F2;1;X20Y6/XD1;X20Y6/XD1/D1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_36_D": {
          "hide_name": 0,
          "bits": [ 11158 ] ,
          "attributes": {
            "ROUTING": "X19Y6/F2;;1;X19Y6/XD2;X19Y6/XD2/F2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_35_D": {
          "hide_name": 0,
          "bits": [ 11154 ] ,
          "attributes": {
            "ROUTING": "X19Y4/F2;;1;X19Y4/XD2;X19Y4/XD2/F2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_34_D": {
          "hide_name": 0,
          "bits": [ 11150 ] ,
          "attributes": {
            "ROUTING": "X23Y11/F5;;1;X23Y11/XD5;X23Y11/XD5/F5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_33_D": {
          "hide_name": 0,
          "bits": [ 11146 ] ,
          "attributes": {
            "ROUTING": "X25Y13/F4;;1;X25Y13/XD4;X25Y13/XD4/F4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_37_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 11141 ] ,
          "attributes": {
            "ROUTING": "X23Y5/S270;X23Y5/S270/F7;1;X23Y7/S820;X23Y7/S820/S272;1;X23Y15/N270;X23Y15/N270/S828;1;X23Y13/N220;X23Y13/N220/N272;1;X23Y11/C5;X23Y11/C5/N222;1;X23Y5/N270;X23Y5/N270/F7;1;X23Y4/E270;X23Y4/E270/N271;1;X24Y4/X08;X24Y4/X08/E271;1;X24Y4/C6;X24Y4/C6/X08;1;X19Y14/C0;X19Y14/C0/N261;1;X20Y4/W240;X20Y4/W240/N241;1;X20Y5/N240;X20Y5/N240/W242;1;X19Y4/C2;X19Y4/C2/W241;1;X19Y15/N260;X19Y15/N260/W261;1;X25Y5/S230;X25Y5/S230/E231;1;X23Y5/E130;X23Y5/E130/F7;1;X25Y7/S800;X25Y7/S800/S232;1;X25Y15/N200;X25Y15/N200/S808;1;X23Y5/W100;X23Y5/W100/F7;1;X22Y5/W240;X22Y5/W240/W101;1;X20Y5/S240;X20Y5/S240/W242;1;X20Y6/C2;X20Y6/C2/S241;1;X19Y6/C2;X19Y6/C2/W241;1;X20Y6/W240;X20Y6/W240/S241;1;X25Y13/C4;X25Y13/C4/N202;1;X24Y5/E210;X24Y5/E210/E111;1;X25Y5/X02;X25Y5/X02/E211;1;X25Y5/C3;X25Y5/C3/X02;1;X23Y5/F7;;1;X23Y5/EW10;X23Y5/EW10/F7;1;X24Y5/E230;X24Y5/E230/E131;1;X20Y9/S250;X20Y9/S250/S252;1;X20Y11/S830;X20Y11/S830/S252;1;X20Y7/S250;X20Y7/S250/S242;1;X20Y15/W260;X20Y15/W260/S834;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_32_D": {
          "hide_name": 0,
          "bits": [ 11138 ] ,
          "attributes": {
            "ROUTING": "X19Y14/F0;;1;X19Y14/D1;X19Y14/D1/F0;1;X19Y14/XD1;X19Y14/XD1/D1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_31_D": {
          "hide_name": 0,
          "bits": [ 11134 ] ,
          "attributes": {
            "ROUTING": "X26Y1/F5;;1;X26Y1/A2;X26Y1/A2/F5;1;X26Y1/XD2;X26Y1/XD2/A2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_30_D": {
          "hide_name": 0,
          "bits": [ 11131 ] ,
          "attributes": {
            "ROUTING": "X21Y2/F2;;1;X21Y2/XD2;X21Y2/XD2/F2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 11129 ] ,
          "attributes": {
            "ROUTING": "X18Y1/F6;;1;X18Y1/C1;X18Y1/C1/F6;1;X18Y1/XD1;X18Y1/XD1/C1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_29_D": {
          "hide_name": 0,
          "bits": [ 11124 ] ,
          "attributes": {
            "ROUTING": "X22Y1/F0;;1;X22Y1/XD0;X22Y1/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_28_D": {
          "hide_name": 0,
          "bits": [ 11121 ] ,
          "attributes": {
            "ROUTING": "X18Y2/F2;;1;X18Y2/XD2;X18Y2/XD2/F2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_27_D": {
          "hide_name": 0,
          "bits": [ 11118 ] ,
          "attributes": {
            "ROUTING": "X17Y1/F3;;1;X17Y1/XD3;X17Y1/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_26_D": {
          "hide_name": 0,
          "bits": [ 11115 ] ,
          "attributes": {
            "ROUTING": "X22Y6/F6;;1;X22Y6/C3;X22Y6/C3/F6;1;X22Y6/XD3;X22Y6/XD3/C3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_255_D": {
          "hide_name": 0,
          "bits": [ 11111 ] ,
          "attributes": {
            "ROUTING": "X24Y4/F5;;1;X24Y4/A2;X24Y4/A2/F5;1;X24Y4/XD2;X24Y4/XD2/A2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_254_D_LUT3_F_I2_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 11108 ] ,
          "attributes": {
            "ROUTING": "X25Y4/F5;;1;X25Y4/A6;X25Y4/A6/F5;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_254_D": {
          "hide_name": 0,
          "bits": [ 11105 ] ,
          "attributes": {
            "ROUTING": "X25Y8/F5;;1;X25Y8/A4;X25Y8/A4/F5;1;X25Y8/XD4;X25Y8/XD4/A4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_253_D": {
          "hide_name": 0,
          "bits": [ 11102 ] ,
          "attributes": {
            "ROUTING": "X20Y5/F2;;1;X20Y5/D1;X20Y5/D1/F2;1;X20Y5/XD1;X20Y5/XD1/D1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_252_D": {
          "hide_name": 0,
          "bits": [ 11099 ] ,
          "attributes": {
            "ROUTING": "X23Y6/F3;;1;X23Y6/B5;X23Y6/B5/F3;1;X23Y6/XD5;X23Y6/XD5/B5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_251_D": {
          "hide_name": 0,
          "bits": [ 11096 ] ,
          "attributes": {
            "ROUTING": "X21Y6/F5;;1;X21Y6/A0;X21Y6/A0/F5;1;X21Y6/XD0;X21Y6/XD0/A0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_250_D": {
          "hide_name": 0,
          "bits": [ 11093 ] ,
          "attributes": {
            "ROUTING": "X22Y6/F2;;1;X22Y6/XD2;X22Y6/XD2/F2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_25_D": {
          "hide_name": 0,
          "bits": [ 11091 ] ,
          "attributes": {
            "ROUTING": "X25Y8/F2;;1;X25Y8/SN10;X25Y8/SN10/F2;1;X25Y9/S250;X25Y9/S250/S111;1;X25Y10/A2;X25Y10/A2/S251;1;X25Y10/XD2;X25Y10/XD2/A2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_249_D": {
          "hide_name": 0,
          "bits": [ 11087 ] ,
          "attributes": {
            "ROUTING": "X22Y7/F7;;1;X22Y7/A1;X22Y7/A1/F7;1;X22Y7/XD1;X22Y7/XD1/A1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_254_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11085 ] ,
          "attributes": {
            "ROUTING": "X22Y4/S240;X22Y4/S240/W242;1;X22Y6/C1;X22Y6/C1/S242;1;X21Y5/W250;X21Y5/W250/S251;1;X20Y5/X04;X20Y5/X04/W251;1;X20Y5/C2;X20Y5/C2/X04;1;X24Y4/W240;X24Y4/W240/W101;1;X23Y4/S240;X23Y4/S240/W241;1;X23Y6/C3;X23Y6/C3/S242;1;X21Y6/S200;X21Y6/S200/S252;1;X21Y8/E200;X21Y8/E200/S202;1;X22Y8/N200;X22Y8/N200/E201;1;X22Y7/C7;X22Y7/C7/N201;1;X25Y4/W100;X25Y4/W100/F6;1;X24Y4/C5;X24Y4/C5/W101;1;X21Y6/E250;X21Y6/E250/S252;1;X22Y6/X04;X22Y6/X04/E251;1;X22Y6/C2;X22Y6/C2/X04;1;X25Y4/S100;X25Y4/S100/F6;1;X25Y5/S200;X25Y5/S200/S101;1;X25Y7/S200;X25Y7/S200/S202;1;X25Y8/C5;X25Y8/C5/S201;1;X25Y4/F6;;1;X25Y4/W830;X25Y4/W830/F6;1;X21Y4/S250;X21Y4/S250/W834;1;X21Y6/X08;X21Y6/X08/S252;1;X21Y6/C5;X21Y6/C5/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_248_D": {
          "hide_name": 0,
          "bits": [ 11083 ] ,
          "attributes": {
            "ROUTING": "X22Y6/F1;;1;X22Y6/XD1;X22Y6/XD1/F1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_247_D": {
          "hide_name": 0,
          "bits": [ 11077 ] ,
          "attributes": {
            "ROUTING": "X26Y7/F5;;1;X26Y7/XD5;X26Y7/XD5/F5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_246_D": {
          "hide_name": 0,
          "bits": [ 11073 ] ,
          "attributes": {
            "ROUTING": "X27Y11/F2;;1;X27Y11/XD2;X27Y11/XD2/F2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_245_D": {
          "hide_name": 0,
          "bits": [ 11069 ] ,
          "attributes": {
            "ROUTING": "X21Y7/F0;;1;X21Y7/D4;X21Y7/D4/F0;1;X21Y7/XD4;X21Y7/XD4/D4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_244_D": {
          "hide_name": 0,
          "bits": [ 11065 ] ,
          "attributes": {
            "ROUTING": "X26Y10/F6;;1;X26Y10/C3;X26Y10/C3/F6;1;X26Y10/XD3;X26Y10/XD3/C3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_243_D": {
          "hide_name": 0,
          "bits": [ 11061 ] ,
          "attributes": {
            "ROUTING": "X21Y15/F5;;1;X21Y15/A0;X21Y15/A0/F5;1;X21Y15/XD0;X21Y15/XD0/A0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_242_D": {
          "hide_name": 0,
          "bits": [ 11057 ] ,
          "attributes": {
            "ROUTING": "X22Y7/F5;;1;X22Y7/A2;X22Y7/A2/F5;1;X22Y7/XD2;X22Y7/XD2/A2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_241_D": {
          "hide_name": 0,
          "bits": [ 11054 ] ,
          "attributes": {
            "ROUTING": "X22Y15/F2;;1;X22Y15/D4;X22Y15/D4/F2;1;X22Y15/XD4;X22Y15/XD4/D4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_240_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 11045 ] ,
          "attributes": {
            "ROUTING": "X26Y10/X08;X26Y10/X08/S231;1;X26Y10/C6;X26Y10/C6/X08;1;X26Y9/S230;X26Y9/S230/S222;1;X26Y11/W230;X26Y11/W230/S232;1;X24Y11/W800;X24Y11/W800/W232;1;X20Y11/S200;X20Y11/S200/W804;1;X20Y13/E200;X20Y13/E200/S202;1;X22Y13/S200;X22Y13/S200/E202;1;X22Y15/X01;X22Y15/X01/S202;1;X22Y15/C2;X22Y15/C2/X01;1;X22Y7/X06;X22Y7/X06/W232;1;X22Y7/C5;X22Y7/C5/X06;1;X27Y15/W810;X27Y15/W810/S818;1;X19Y15/E100;X19Y15/E100/W818;1;X20Y15/E240;X20Y15/E240/E101;1;X21Y15/C5;X21Y15/C5/E241;1;X27Y7/S810;X27Y7/S810/F2;1;X27Y11/W220;X27Y11/W220/S814;1;X27Y11/C2;X27Y11/C2/W220;1;X22Y7/W260;X22Y7/W260/W232;1;X21Y7/C0;X21Y7/C0/W261;1;X26Y7/S220;X26Y7/S220/W121;1;X26Y7/C5;X26Y7/C5/S220;1;X27Y7/F2;;1;X27Y7/EW20;X27Y7/EW20/F2;1;X26Y7/W220;X26Y7/W220/W121;1;X24Y7/W230;X24Y7/W230/W222;1;X22Y7/S230;X22Y7/S230/W232;1;X22Y9/S230;X22Y9/S230/S232;1;X22Y11/S230;X22Y11/S230/S232;1;X22Y13/S260;X22Y13/S260/S232;1;X22Y14/C3;X22Y14/C3/S261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_240_D": {
          "hide_name": 0,
          "bits": [ 11042 ] ,
          "attributes": {
            "ROUTING": "X22Y14/F3;;1;X22Y14/XD3;X22Y14/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_24_D": {
          "hide_name": 0,
          "bits": [ 11040 ] ,
          "attributes": {
            "ROUTING": "X21Y4/F6;;1;X21Y4/C1;X21Y4/C1/F6;1;X21Y4/XD1;X21Y4/XD1/C1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_239_D": {
          "hide_name": 0,
          "bits": [ 11032 ] ,
          "attributes": {
            "ROUTING": "X26Y7/F1;;1;X26Y7/XD1;X26Y7/XD1/F1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_238_D": {
          "hide_name": 0,
          "bits": [ 11026 ] ,
          "attributes": {
            "ROUTING": "X29Y10/F0;;1;X29Y10/XD0;X29Y10/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_237_D": {
          "hide_name": 0,
          "bits": [ 11022 ] ,
          "attributes": {
            "ROUTING": "X23Y10/F5;;1;X23Y10/A2;X23Y10/A2/F5;1;X23Y10/XD2;X23Y10/XD2/A2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_236_D": {
          "hide_name": 0,
          "bits": [ 11018 ] ,
          "attributes": {
            "ROUTING": "X24Y10/F3;;1;X24Y10/XD3;X24Y10/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_235_D": {
          "hide_name": 0,
          "bits": [ 11014 ] ,
          "attributes": {
            "ROUTING": "X23Y12/F4;;1;X23Y12/C5;X23Y12/C5/F4;1;X23Y12/XD5;X23Y12/XD5/C5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_234_D": {
          "hide_name": 0,
          "bits": [ 11010 ] ,
          "attributes": {
            "ROUTING": "X22Y10/F4;;1;X22Y10/XD4;X22Y10/XD4/F4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_233_D": {
          "hide_name": 0,
          "bits": [ 11006 ] ,
          "attributes": {
            "ROUTING": "X23Y13/F3;;1;X23Y13/XD3;X23Y13/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_233_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10999 ] ,
          "attributes": {
            "ROUTING": "X24Y10/S240;X24Y10/S240/W241;1;X24Y12/W240;X24Y12/W240/S242;1;X23Y12/C4;X23Y12/C4/W241;1;X23Y12/S250;X23Y12/S250/S242;1;X23Y13/X04;X23Y13/X04/S251;1;X23Y13/C3;X23Y13/C3/X04;1;X23Y10/W240;X23Y10/W240/W242;1;X22Y10/C4;X22Y10/C4/W241;1;X23Y10/C5;X23Y10/C5/W242;1;X23Y10/S240;X23Y10/S240/W242;1;X23Y12/W240;X23Y12/W240/S242;1;X22Y12/C7;X22Y12/C7/W241;1;X26Y10/W100;X26Y10/W100/F1;1;X25Y10/W240;X25Y10/W240/W101;1;X24Y10/C3;X24Y10/C3/W241;1;X26Y10/F1;;1;X26Y10/N210;X26Y10/N210/F1;1;X26Y8/N240;X26Y8/N240/N212;1;X26Y7/C1;X26Y7/C1/N241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_232_D": {
          "hide_name": 0,
          "bits": [ 10996 ] ,
          "attributes": {
            "ROUTING": "X22Y12/F7;;1;X22Y12/A3;X22Y12/A3/F7;1;X22Y12/XD3;X22Y12/XD3/A3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_231_D": {
          "hide_name": 0,
          "bits": [ 10991 ] ,
          "attributes": {
            "ROUTING": "X24Y7/F1;;1;X24Y7/XD1;X24Y7/XD1/F1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_230_D": {
          "hide_name": 0,
          "bits": [ 10987 ] ,
          "attributes": {
            "ROUTING": "X27Y10/F1;;1;X27Y10/XD1;X27Y10/XD1/F1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_23_D": {
          "hide_name": 0,
          "bits": [ 10985 ] ,
          "attributes": {
            "ROUTING": "X23Y1/F2;;1;X23Y1/D5;X23Y1/D5/F2;1;X23Y1/XD5;X23Y1/XD5/D5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_229_D": {
          "hide_name": 0,
          "bits": [ 10979 ] ,
          "attributes": {
            "ROUTING": "X21Y10/F3;;1;X21Y10/XD3;X21Y10/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_228_D": {
          "hide_name": 0,
          "bits": [ 10975 ] ,
          "attributes": {
            "ROUTING": "X24Y8/F6;;1;X24Y8/C2;X24Y8/C2/F6;1;X24Y8/XD2;X24Y8/XD2/C2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_99_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10973 ] ,
          "attributes": {
            "ROUTING": "X21Y14/X04;X21Y14/X04/F7;1;X21Y14/B3;X21Y14/B3/X04;1;X21Y14/F7;;1;X21Y14/EW10;X21Y14/EW10/F7;1;X20Y14/B5;X20Y14/B5/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_227_D": {
          "hide_name": 0,
          "bits": [ 10971 ] ,
          "attributes": {
            "ROUTING": "X21Y14/F3;;1;X21Y14/XD3;X21Y14/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_98_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10969 ] ,
          "attributes": {
            "ROUTING": "X21Y10/S260;X21Y10/S260/F6;1;X21Y11/X05;X21Y11/X05/S261;1;X21Y11/B0;X21Y11/B0/X05;1;X21Y10/F6;;1;X21Y10/X03;X21Y10/X03/F6;1;X21Y10/B2;X21Y10/B2/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_226_D": {
          "hide_name": 0,
          "bits": [ 10967 ] ,
          "attributes": {
            "ROUTING": "X21Y11/F0;;1;X21Y11/XD0;X21Y11/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_97_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10965 ] ,
          "attributes": {
            "ROUTING": "X24Y14/B5;X24Y14/B5/X03;1;X24Y14/F6;;1;X24Y14/X03;X24Y14/X03/F6;1;X24Y14/B2;X24Y14/B2/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_225_D": {
          "hide_name": 0,
          "bits": [ 10963 ] ,
          "attributes": {
            "ROUTING": "X24Y14/F2;;1;X24Y14/XD2;X24Y14/XD2/F2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_228_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10958 ] ,
          "attributes": {
            "ROUTING": "X20Y14/E260;X20Y14/E260/S261;1;X21Y14/C3;X21Y14/C3/E261;1;X25Y14/W270;X25Y14/W270/S272;1;X24Y14/X04;X24Y14/X04/W271;1;X24Y14/C2;X24Y14/C2/X04;1;X20Y13/S260;X20Y13/S260/S232;1;X20Y14/C0;X20Y14/C0/S261;1;X21Y11/X02;X21Y11/X02/W231;1;X20Y11/S230;X20Y11/S230/W232;1;X21Y11/C0;X21Y11/C0/X02;1;X21Y11/N230;X21Y11/N230/W231;1;X21Y10/X02;X21Y10/X02/N231;1;X21Y10/C3;X21Y10/C3/X02;1;X24Y8/C6;X24Y8/C6/X05;1;X24Y7/C1;X24Y7/C1/N262;1;X24Y11/W220;X24Y11/W220/W121;1;X22Y11/W230;X22Y11/W230/W222;1;X26Y11/N260;X26Y11/N260/E121;1;X26Y10/E260;X26Y10/E260/N261;1;X27Y10/C1;X27Y10/C1/E261;1;X25Y12/S270;X25Y12/S270/S131;1;X25Y11/F5;;1;X25Y11/EW20;X25Y11/EW20/F5;1;X24Y11/N260;X24Y11/N260/W121;1;X25Y11/S130;X25Y11/S130/F5;1;X24Y9/N260;X24Y9/N260/N262;1;X24Y8/X05;X24Y8/X05/N261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_231_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10956 ] ,
          "attributes": {
            "ROUTING": "X20Y14/S240;X20Y14/S240/S101;1;X20Y14/B0;X20Y14/B0/S240;1;X20Y13/F2;;1;X20Y13/S100;X20Y13/S100/F2;1;X20Y13/B0;X20Y13/B0/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_224_D": {
          "hide_name": 0,
          "bits": [ 10953 ] ,
          "attributes": {
            "ROUTING": "X20Y14/F0;;1;X20Y14/XD0;X20Y14/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_223_D": {
          "hide_name": 0,
          "bits": [ 10950 ] ,
          "attributes": {
            "ROUTING": "X26Y5/F1;;1;X26Y5/XD1;X26Y5/XD1/F1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_222_D": {
          "hide_name": 0,
          "bits": [ 10947 ] ,
          "attributes": {
            "ROUTING": "X27Y8/F0;;1;X27Y8/XD0;X27Y8/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_221_D": {
          "hide_name": 0,
          "bits": [ 10944 ] ,
          "attributes": {
            "ROUTING": "X29Y6/F0;;1;X29Y6/D3;X29Y6/D3/F0;1;X29Y6/XD3;X29Y6/XD3/D3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_220_D": {
          "hide_name": 0,
          "bits": [ 10941 ] ,
          "attributes": {
            "ROUTING": "X29Y11/F4;;1;X29Y11/XD4;X29Y11/XD4/F4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_22_D": {
          "hide_name": 0,
          "bits": [ 10939 ] ,
          "attributes": {
            "ROUTING": "X22Y3/F3;;1;X22Y3/XD3;X22Y3/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_219_D": {
          "hide_name": 0,
          "bits": [ 10934 ] ,
          "attributes": {
            "ROUTING": "X25Y11/F3;;1;X25Y11/B0;X25Y11/B0/F3;1;X25Y11/XD0;X25Y11/XD0/B0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_218_D": {
          "hide_name": 0,
          "bits": [ 10931 ] ,
          "attributes": {
            "ROUTING": "X26Y10/F4;;1;X26Y10/XD4;X26Y10/XD4/F4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_217_D": {
          "hide_name": 0,
          "bits": [ 10928 ] ,
          "attributes": {
            "ROUTING": "X28Y12/F0;;1;X28Y12/XD0;X28Y12/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_95_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10926 ] ,
          "attributes": {
            "ROUTING": "X27Y8/C0;X27Y8/C0/E242;1;X29Y11/X05;X29Y11/X05/S242;1;X29Y11/C4;X29Y11/C4/X05;1;X23Y8/C3;X23Y8/C3/W241;1;X25Y11/E240;X25Y11/E240/S242;1;X27Y11/S240;X27Y11/S240/E242;1;X27Y13/C1;X27Y13/C1/S242;1;X29Y6/C0;X29Y6/C0/W241;1;X26Y5/C1;X26Y5/C1/F4;1;X30Y6/W240;X30Y6/W240/S241;1;X28Y6/C4;X28Y6/C4/W242;1;X25Y11/C3;X25Y11/C3/S242;1;X30Y14/C6;X30Y14/C6/X06;1;X28Y13/N240;X28Y13/N240/W242;1;X29Y7/S240;X29Y7/S240/W241;1;X30Y7/C1;X30Y7/C1/S242;1;X28Y12/C0;X28Y12/C0/N241;1;X30Y11/X05;X30Y11/X05/N242;1;X30Y11/C5;X30Y11/C5/X05;1;X26Y8/C6;X26Y8/C6/E241;1;X29Y9/S240;X29Y9/S240/S242;1;X25Y8/E240;X25Y8/E240/S241;1;X30Y13/W240;X30Y13/W240/S828;1;X25Y5/S240;X25Y5/S240/W241;1;X25Y7/S240;X25Y7/S240/S242;1;X25Y10/E240;X25Y10/E240/S241;1;X26Y10/C4;X26Y10/C4/E241;1;X25Y9/S240;X25Y9/S240/S242;1;X30Y7/W240;X30Y7/W240/S242;1;X30Y5/S240;X30Y5/S240/E824;1;X30Y13/N240;X30Y13/N240/S828;1;X26Y5/E820;X26Y5/E820/F4;1;X30Y5/S820;X30Y5/S820/E824;1;X30Y13/S270;X30Y13/S270/S828;1;X30Y14/X06;X30Y14/X06/S271;1;X24Y9/S820;X24Y9/S820/S242;1;X24Y13/W240;X24Y13/W240/S824;1;X23Y13/C6;X23Y13/C6/W241;1;X26Y5/F4;;1;X26Y5/W240;X26Y5/W240/F4;1;X24Y5/S240;X24Y5/S240/W242;1;X24Y7/S240;X24Y7/S240/S242;1;X24Y8/W240;X24Y8/W240/S241;1;X23Y8/C6;X23Y8/C6/W241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_216_D": {
          "hide_name": 0,
          "bits": [ 10924 ] ,
          "attributes": {
            "ROUTING": "X27Y13/F1;;1;X27Y13/B4;X27Y13/B4/F1;1;X27Y13/XD4;X27Y13/XD4/B4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_87_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10921 ] ,
          "attributes": {
            "ROUTING": "X28Y7/W100;X28Y7/W100/F4;1;X28Y7/B5;X28Y7/B5/W100;1;X28Y7/F4;;1;X28Y7/S240;X28Y7/S240/F4;1;X28Y8/W240;X28Y8/W240/S241;1;X28Y8/B2;X28Y8/B2/W240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_215_D": {
          "hide_name": 0,
          "bits": [ 10919 ] ,
          "attributes": {
            "ROUTING": "X28Y8/F2;;1;X28Y8/XD2;X28Y8/XD2/F2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_86_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10917 ] ,
          "attributes": {
            "ROUTING": "X30Y13/E130;X30Y13/E130/F6;1;X31Y13/B1;X31Y13/B1/E131;1;X30Y13/F6;;1;X30Y13/X03;X30Y13/X03/F6;1;X30Y13/B4;X30Y13/B4/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_214_D": {
          "hide_name": 0,
          "bits": [ 10915 ] ,
          "attributes": {
            "ROUTING": "X31Y13/F1;;1;X31Y13/B2;X31Y13/B2/F1;1;X31Y13/XD2;X31Y13/XD2/B2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_85_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10913 ] ,
          "attributes": {
            "ROUTING": "X31Y8/B6;X31Y8/B6/E131;1;X30Y8/F7;;1;X30Y8/E130;X30Y8/E130/F7;1;X31Y8/B1;X31Y8/B1/E131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_213_D": {
          "hide_name": 0,
          "bits": [ 10911 ] ,
          "attributes": {
            "ROUTING": "X31Y8/F6;;1;X31Y8/C0;X31Y8/C0/F6;1;X31Y8/XD0;X31Y8/XD0/C0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_84_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10909 ] ,
          "attributes": {
            "ROUTING": "X29Y12/EW10;X29Y12/EW10/F2;1;X30Y12/S250;X30Y12/S250/E111;1;X30Y12/B3;X30Y12/B3/S250;1;X29Y12/F2;;1;X29Y12/N100;X29Y12/N100/F2;1;X29Y11/B7;X29Y11/B7/N101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_212_D": {
          "hide_name": 0,
          "bits": [ 10907 ] ,
          "attributes": {
            "ROUTING": "X30Y12/F3;;1;X30Y12/XD3;X30Y12/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_83_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10905 ] ,
          "attributes": {
            "ROUTING": "X26Y14/X07;X26Y14/X07/F6;1;X26Y14/B0;X26Y14/B0/X07;1;X26Y14/F6;;1;X26Y14/X03;X26Y14/X03/F6;1;X26Y14/B5;X26Y14/B5/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_211_D": {
          "hide_name": 0,
          "bits": [ 10903 ] ,
          "attributes": {
            "ROUTING": "X26Y14/F5;;1;X26Y14/A4;X26Y14/A4/F5;1;X26Y14/XD4;X26Y14/XD4/A4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_215_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10901 ] ,
          "attributes": {
            "ROUTING": "X27Y13/S130;X27Y13/S130/F7;1;X27Y13/B2;X27Y13/B2/S130;1;X27Y13/F7;;1;X27Y13/N100;X27Y13/N100/F7;1;X27Y12/N200;X27Y12/N200/N101;1;X27Y11/X07;X27Y11/X07/N201;1;X27Y11/B1;X27Y11/B1/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_210_D": {
          "hide_name": 0,
          "bits": [ 10898 ] ,
          "attributes": {
            "ROUTING": "X27Y11/F1;;1;X27Y11/XD1;X27Y11/XD1/F1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_21_D": {
          "hide_name": 0,
          "bits": [ 10896 ] ,
          "attributes": {
            "ROUTING": "X17Y2/F0;;1;X17Y2/XD0;X17Y2/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_81_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10892 ] ,
          "attributes": {
            "ROUTING": "X30Y14/EW10;X30Y14/EW10/F7;1;X29Y14/B2;X29Y14/B2/W111;1;X30Y14/F7;;1;X30Y14/E130;X30Y14/E130/F7;1;X31Y14/B0;X31Y14/B0/E131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_209_D": {
          "hide_name": 0,
          "bits": [ 10890 ] ,
          "attributes": {
            "ROUTING": "X29Y14/F2;;1;X29Y14/XD2;X29Y14/XD2/F2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_215_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10888 ] ,
          "attributes": {
            "ROUTING": "X29Y10/N270;X29Y10/N270/E272;1;X29Y8/E270;X29Y8/E270/N272;1;X31Y8/X08;X31Y8/X08/E272;1;X31Y8/C6;X31Y8/C6/X08;1;X31Y13/X01;X31Y13/X01/S202;1;X31Y13/C1;X31Y13/C1/X01;1;X27Y11/C1;X27Y11/C1/S101;1;X27Y10/W100;X27Y10/W100/F7;1;X26Y10/S800;X26Y10/S800/W101;1;X26Y14/E230;X26Y14/E230/S804;1;X26Y14/C5;X26Y14/C5/E230;1;X28Y12/E270;X28Y12/E270/S272;1;X30Y12/X04;X30Y12/X04/E272;1;X30Y12/C3;X30Y12/C3/X04;1;X28Y10/N270;X28Y10/N270/E271;1;X28Y8/X02;X28Y8/X02/N272;1;X28Y8/C2;X28Y8/C2/X02;1;X28Y14/E270;X28Y14/E270/S272;1;X29Y14/X04;X29Y14/X04/E271;1;X29Y14/C2;X29Y14/C2/X04;1;X28Y10/S270;X28Y10/S270/E271;1;X28Y12/S270;X28Y12/S270/S272;1;X28Y14/X04;X28Y14/X04/S272;1;X28Y14/C0;X28Y14/C0/X04;1;X27Y10/F7;;1;X27Y10/E270;X27Y10/E270/F7;1;X27Y10/S100;X27Y10/S100/F7;1;X27Y11/E800;X27Y11/E800/S101;1;X31Y11/S200;X31Y11/S200/E804;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_87_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10887 ] ,
          "attributes": {
            "ROUTING": "X28Y14/B0;X28Y14/B0/S100;1;X28Y14/F7;;1;X28Y14/S100;X28Y14/S100/F7;1;X28Y14/B1;X28Y14/B1/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_208_D": {
          "hide_name": 0,
          "bits": [ 10885 ] ,
          "attributes": {
            "ROUTING": "X28Y14/F0;;1;X28Y14/XD0;X28Y14/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_207_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10882 ] ,
          "attributes": {
            "ROUTING": "X29Y7/X07;X29Y7/X07/F4;1;X29Y7/B6;X29Y7/B6/X07;1;X29Y7/F4;;1;X29Y7/EW10;X29Y7/EW10/F4;1;X28Y7/B2;X28Y7/B2/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_207_D": {
          "hide_name": 0,
          "bits": [ 10879 ] ,
          "attributes": {
            "ROUTING": "X28Y7/F2;;1;X28Y7/XD2;X28Y7/XD2/F2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_78_D_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 10877 ] ,
          "attributes": {
            "ROUTING": "X28Y10/A5;X28Y10/A5/E111;1;X28Y10/E220;X28Y10/E220/E121;1;X30Y10/X01;X30Y10/X01/E222;1;X30Y10/C3;X30Y10/C3/X01;1;X27Y10/EW20;X27Y10/EW20/F0;1;X28Y10/C7;X28Y10/C7/E121;1;X27Y10/F0;;1;X27Y10/EW10;X27Y10/EW10/F0;1;X28Y10/E250;X28Y10/E250/E111;1;X29Y10/A2;X29Y10/A2/E251;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_206_D": {
          "hide_name": 0,
          "bits": [ 10875 ] ,
          "attributes": {
            "ROUTING": "X28Y10/F7;;1;X28Y10/A1;X28Y10/A1/F7;1;X28Y10/XD1;X28Y10/XD1/A1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_77_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10873 ] ,
          "attributes": {
            "ROUTING": "X29Y8/E210;X29Y8/E210/S100;1;X30Y8/B5;X30Y8/B5/E211;1;X29Y8/F0;;1;X29Y8/S100;X29Y8/S100/F0;1;X29Y8/B1;X29Y8/B1/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_205_D": {
          "hide_name": 0,
          "bits": [ 10871 ] ,
          "attributes": {
            "ROUTING": "X30Y8/F5;;1;X30Y8/A4;X30Y8/A4/F5;1;X30Y8/XD4;X30Y8/XD4/A4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_76_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10869 ] ,
          "attributes": {
            "ROUTING": "X29Y12/S100;X29Y12/S100/F0;1;X29Y12/E210;X29Y12/E210/S100;1;X30Y12/B6;X30Y12/B6/E211;1;X29Y12/F0;;1;X29Y12/W130;X29Y12/W130/F0;1;X29Y12/B6;X29Y12/B6/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_204_D": {
          "hide_name": 0,
          "bits": [ 10867 ] ,
          "attributes": {
            "ROUTING": "X30Y12/F6;;1;X30Y12/C1;X30Y12/C1/F6;1;X30Y12/XD1;X30Y12/XD1/C1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_75_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10865 ] ,
          "attributes": {
            "ROUTING": "X25Y12/N130;X25Y12/N130/F6;1;X25Y12/S240;X25Y12/S240/N130;1;X25Y12/B1;X25Y12/B1/S240;1;X25Y12/F6;;1;X25Y12/E130;X25Y12/E130/F6;1;X26Y12/B7;X26Y12/B7/E131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_203_D": {
          "hide_name": 0,
          "bits": [ 10863 ] ,
          "attributes": {
            "ROUTING": "X26Y12/F7;;1;X26Y12/A4;X26Y12/A4/F7;1;X26Y12/XD4;X26Y12/XD4/A4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_74_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10861 ] ,
          "attributes": {
            "ROUTING": "X26Y13/S100;X26Y13/S100/F7;1;X26Y13/B1;X26Y13/B1/S100;1;X26Y13/F7;;1;X26Y13/N100;X26Y13/N100/F7;1;X26Y12/B5;X26Y12/B5/N101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_202_D": {
          "hide_name": 0,
          "bits": [ 10859 ] ,
          "attributes": {
            "ROUTING": "X26Y13/F1;;1;X26Y13/B3;X26Y13/B3/F1;1;X26Y13/XD3;X26Y13/XD3/B3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_73_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10857 ] ,
          "attributes": {
            "ROUTING": "X29Y14/S250;X29Y14/S250/F5;1;X29Y14/B3;X29Y14/B3/S250;1;X29Y14/F5;;1;X29Y14/W250;X29Y14/W250/F5;1;X29Y14/B1;X29Y14/B1/W250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_201_D": {
          "hide_name": 0,
          "bits": [ 10855 ] ,
          "attributes": {
            "ROUTING": "X29Y14/F3;;1;X29Y14/XD3;X29Y14/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_207_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10853 ] ,
          "attributes": {
            "ROUTING": "X28Y10/S100;X28Y10/S100/F5;1;X28Y11/S240;X28Y11/S240/S101;1;X28Y13/C2;X28Y13/C2/S242;1;X26Y12/X08;X26Y12/X08/W252;1;X26Y12/C7;X26Y12/C7/X08;1;X29Y12/S250;X29Y12/S250/E251;1;X29Y14/X02;X29Y14/X02/S252;1;X29Y14/C3;X29Y14/C3/X02;1;X30Y12/X08;X30Y12/X08/E252;1;X30Y12/C6;X30Y12/C6/X08;1;X30Y8/X06;X30Y8/X06/E232;1;X28Y8/E230;X28Y8/E230/N231;1;X30Y8/C5;X30Y8/C5/X06;1;X28Y10/S250;X28Y10/S250/F5;1;X28Y12/W250;X28Y12/W250/S252;1;X26Y12/S250;X26Y12/S250/W252;1;X26Y13/X04;X26Y13/X04/S251;1;X26Y13/C1;X26Y13/C1/X04;1;X28Y10/F5;;1;X28Y10/N130;X28Y10/N130/F5;1;X28Y9/N230;X28Y9/N230/N131;1;X28Y7/N230;X28Y7/N230/N232;1;X28Y12/E250;X28Y12/E250/S252;1;X28Y7/C2;X28Y7/C2/N230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_78_D_LUT4_F_I2_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 10852 ] ,
          "attributes": {
            "ROUTING": "X27Y13/E130;X27Y13/E130/F6;1;X28Y13/B2;X28Y13/B2/E131;1;X27Y13/F6;;1;X27Y13/S100;X27Y13/S100/F6;1;X27Y13/B0;X27Y13/B0/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_200_D": {
          "hide_name": 0,
          "bits": [ 10850 ] ,
          "attributes": {
            "ROUTING": "X28Y13/F2;;1;X28Y13/XD2;X28Y13/XD2/F2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_20_D": {
          "hide_name": 0,
          "bits": [ 10848 ] ,
          "attributes": {
            "ROUTING": "X17Y3/F3;;1;X17Y3/XD3;X17Y3/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 10846 ] ,
          "attributes": {
            "ROUTING": "X21Y3/F2;;1;X21Y3/XD2;X21Y3/XD2/F2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_199_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10839 ] ,
          "attributes": {
            "ROUTING": "X28Y7/W130;X28Y7/W130/F7;1;X28Y7/B6;X28Y7/B6/W130;1;X28Y7/F7;;1;X28Y7/S100;X28Y7/S100/F7;1;X28Y7/B0;X28Y7/B0/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_199_D": {
          "hide_name": 0,
          "bits": [ 10836 ] ,
          "attributes": {
            "ROUTING": "X28Y7/F6;;1;X28Y7/C1;X28Y7/C1/F6;1;X28Y7/XD1;X28Y7/XD1/C1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_71_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10834 ] ,
          "attributes": {
            "ROUTING": "X29Y13/X03;X29Y13/X03/F6;1;X29Y13/B2;X29Y13/B2/X03;1;X29Y13/F6;;1;X29Y13/S100;X29Y13/S100/F6;1;X29Y13/B1;X29Y13/B1/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_198_D": {
          "hide_name": 0,
          "bits": [ 10832 ] ,
          "attributes": {
            "ROUTING": "X29Y13/F2;;1;X29Y13/D4;X29Y13/D4/F2;1;X29Y13/XD4;X29Y13/XD4/D4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_69_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10830 ] ,
          "attributes": {
            "ROUTING": "X29Y8/E100;X29Y8/E100/F6;1;X30Y8/S240;X30Y8/S240/E101;1;X30Y8/B1;X30Y8/B1/S240;1;X29Y8/F6;;1;X29Y8/X03;X29Y8/X03/F6;1;X29Y8/B4;X29Y8/B4/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_197_D": {
          "hide_name": 0,
          "bits": [ 10828 ] ,
          "attributes": {
            "ROUTING": "X30Y8/F1;;1;X30Y8/XD1;X30Y8/XD1/F1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_68_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10826 ] ,
          "attributes": {
            "ROUTING": "X29Y11/X07;X29Y11/X07/F6;1;X29Y11/B1;X29Y11/B1/X07;1;X29Y11/F6;;1;X29Y11/E130;X29Y11/E130/F6;1;X30Y11/B3;X30Y11/B3/E131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_196_D": {
          "hide_name": 0,
          "bits": [ 10824 ] ,
          "attributes": {
            "ROUTING": "X30Y11/F3;;1;X30Y11/XD3;X30Y11/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_67_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10822 ] ,
          "attributes": {
            "ROUTING": "X23Y14/W130;X23Y14/W130/F2;1;X23Y14/B7;X23Y14/B7/W130;1;X23Y14/F2;;1;X23Y14/W100;X23Y14/W100/F2;1;X23Y14/B4;X23Y14/B4/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_195_D": {
          "hide_name": 0,
          "bits": [ 10820 ] ,
          "attributes": {
            "ROUTING": "X23Y14/F7;;1;X23Y14/A0;X23Y14/A0/F7;1;X23Y14/XD0;X23Y14/XD0/A0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_66_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10818 ] ,
          "attributes": {
            "ROUTING": "X22Y11/W100;X22Y11/W100/F7;1;X22Y11/B4;X22Y11/B4/W100;1;X22Y11/F7;;1;X22Y11/E130;X22Y11/E130/F7;1;X23Y11/B2;X23Y11/B2/E131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_194_D": {
          "hide_name": 0,
          "bits": [ 10816 ] ,
          "attributes": {
            "ROUTING": "X23Y11/F2;;1;X23Y11/XD2;X23Y11/XD2/F2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_65_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10814 ] ,
          "attributes": {
            "ROUTING": "X29Y14/EW10;X29Y14/EW10/F6;1;X28Y14/B3;X28Y14/B3/W111;1;X29Y14/F6;;1;X29Y14/N100;X29Y14/N100/F6;1;X29Y13/B7;X29Y13/B7/N101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_193_D": {
          "hide_name": 0,
          "bits": [ 10812 ] ,
          "attributes": {
            "ROUTING": "X28Y14/F3;;1;X28Y14/B2;X28Y14/B2/F3;1;X28Y14/XD2;X28Y14/XD2/B2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_199_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10810 ] ,
          "attributes": {
            "ROUTING": "X27Y8/N200;X27Y8/N200/E202;1;X27Y6/E200;X27Y6/E200/N202;1;X28Y6/S200;X28Y6/S200/E201;1;X28Y7/C6;X28Y7/C6/S201;1;X25Y10/N200;X25Y10/N200/F0;1;X25Y8/E200;X25Y8/E200/N202;1;X29Y8/E240;X29Y8/E240/E212;1;X30Y8/C1;X30Y8/C1/E241;1;X27Y8/E210;X27Y8/E210/E202;1;X25Y11/W240;X25Y11/W240/S101;1;X23Y11/C2;X23Y11/C2/W242;1;X33Y11/W130;X33Y11/W130/E808;1;X32Y11/W230;X32Y11/W230/W131;1;X30Y11/N230;X30Y11/N230/W232;1;X30Y11/C3;X30Y11/C3/N230;1;X25Y15/E230;X25Y15/E230/S804;1;X27Y15/N230;X27Y15/N230/E232;1;X27Y14/E230;X27Y14/E230/N231;1;X27Y14/C4;X27Y14/C4/E230;1;X25Y11/S800;X25Y11/S800/S101;1;X25Y15/W200;X25Y15/W200/S804;1;X23Y15/N200;X23Y15/N200/W202;1;X23Y14/C7;X23Y14/C7/N201;1;X29Y13/S230;X29Y13/S230/S232;1;X29Y14/W230;X29Y14/W230/S231;1;X28Y14/N230;X28Y14/N230/W231;1;X28Y14/C3;X28Y14/C3/N230;1;X25Y10/F0;;1;X25Y10/S100;X25Y10/S100/F0;1;X25Y11/E800;X25Y11/E800/S101;1;X29Y11/S230;X29Y11/S230/E804;1;X29Y13/X02;X29Y13/X02/S232;1;X29Y13/C2;X29Y13/C2/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_64_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10809 ] ,
          "attributes": {
            "ROUTING": "X26Y14/EW10;X26Y14/EW10/F2;1;X27Y14/E250;X27Y14/E250/E111;1;X27Y14/B4;X27Y14/B4/E250;1;X26Y14/F2;;1;X26Y14/W100;X26Y14/W100/F2;1;X25Y14/S240;X25Y14/S240/W101;1;X25Y14/B0;X25Y14/B0/S240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_192_D": {
          "hide_name": 0,
          "bits": [ 10807 ] ,
          "attributes": {
            "ROUTING": "X27Y14/F4;;1;X27Y14/XD4;X27Y14/XD4/F4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_191_D": {
          "hide_name": 0,
          "bits": [ 10804 ] ,
          "attributes": {
            "ROUTING": "X25Y3/F3;;1;X25Y3/XD3;X25Y3/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_190_D": {
          "hide_name": 0,
          "bits": [ 10801 ] ,
          "attributes": {
            "ROUTING": "X26Y4/F3;;1;X26Y4/XD3;X26Y4/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_19_D": {
          "hide_name": 0,
          "bits": [ 10799 ] ,
          "attributes": {
            "ROUTING": "X17Y5/F2;;1;X17Y5/XD2;X17Y5/XD2/F2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_189_D": {
          "hide_name": 0,
          "bits": [ 10794 ] ,
          "attributes": {
            "ROUTING": "X18Y6/F5;;1;X18Y6/A2;X18Y6/A2/F5;1;X18Y6/XD2;X18Y6/XD2/A2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_188_D": {
          "hide_name": 0,
          "bits": [ 10791 ] ,
          "attributes": {
            "ROUTING": "X20Y8/F3;;1;X20Y8/XD3;X20Y8/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_187_D": {
          "hide_name": 0,
          "bits": [ 10788 ] ,
          "attributes": {
            "ROUTING": "X19Y3/F4;;1;X19Y3/XD4;X19Y3/XD4/F4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_186_D": {
          "hide_name": 0,
          "bits": [ 10785 ] ,
          "attributes": {
            "ROUTING": "X21Y13/F6;;1;X21Y13/C4;X21Y13/C4/F6;1;X21Y13/XD4;X21Y13/XD4/C4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_185_D": {
          "hide_name": 0,
          "bits": [ 10782 ] ,
          "attributes": {
            "ROUTING": "X24Y13/F6;;1;X24Y13/C2;X24Y13/C2/F6;1;X24Y13/XD2;X24Y13/XD2/C2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_184_D": {
          "hide_name": 0,
          "bits": [ 10779 ] ,
          "attributes": {
            "ROUTING": "X20Y10/F7;;1;X20Y10/A2;X20Y10/A2/F7;1;X20Y10/XD2;X20Y10/XD2/A2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_55_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10777 ] ,
          "attributes": {
            "ROUTING": "X25Y3/X08;X25Y3/X08/F7;1;X25Y3/B5;X25Y3/B5/X08;1;X25Y3/F7;;1;X25Y3/EW10;X25Y3/EW10/F7;1;X24Y3/B0;X24Y3/B0/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_183_D": {
          "hide_name": 0,
          "bits": [ 10775 ] ,
          "attributes": {
            "ROUTING": "X24Y3/F0;;1;X24Y3/XD0;X24Y3/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_54_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10773 ] ,
          "attributes": {
            "ROUTING": "X23Y4/B7;X23Y4/B7/F1;1;X23Y4/F1;;1;X23Y4/S210;X23Y4/S210/F1;1;X23Y5/B1;X23Y5/B1/S211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_182_D": {
          "hide_name": 0,
          "bits": [ 10771 ] ,
          "attributes": {
            "ROUTING": "X23Y5/F1;;1;X23Y5/XD1;X23Y5/XD1/F1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_53_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10769 ] ,
          "attributes": {
            "ROUTING": "X17Y6/X04;X17Y6/X04/F7;1;X17Y6/B1;X17Y6/B1/X04;1;X17Y6/F7;;1;X17Y6/EW10;X17Y6/EW10/F7;1;X16Y6/B3;X16Y6/B3/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_181_D": {
          "hide_name": 0,
          "bits": [ 10767 ] ,
          "attributes": {
            "ROUTING": "X17Y6/F1;;1;X17Y6/XD1;X17Y6/XD1/F1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_55_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10765 ] ,
          "attributes": {
            "ROUTING": "X17Y5/W230;X17Y5/W230/F3;1;X16Y5/B5;X16Y5/B5/W231;1;X17Y5/F3;;1;X17Y5/SN10;X17Y5/SN10/F3;1;X17Y6/S250;X17Y6/S250/S111;1;X17Y7/X04;X17Y7/X04/S251;1;X17Y7/B0;X17Y7/B0/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_180_D": {
          "hide_name": 0,
          "bits": [ 10763 ] ,
          "attributes": {
            "ROUTING": "X17Y7/F0;;1;X17Y7/XD0;X17Y7/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_18_D": {
          "hide_name": 0,
          "bits": [ 10761 ] ,
          "attributes": {
            "ROUTING": "X21Y4/F4;;1;X21Y4/XD4;X21Y4/XD4/F4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_51_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10757 ] ,
          "attributes": {
            "ROUTING": "X18Y4/E100;X18Y4/E100/F1;1;X19Y4/S240;X19Y4/S240/E101;1;X19Y4/B0;X19Y4/B0/S240;1;X18Y4/F1;;1;X18Y4/EW10;X18Y4/EW10/F1;1;X17Y4/B2;X17Y4/B2/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_179_D": {
          "hide_name": 0,
          "bits": [ 10755 ] ,
          "attributes": {
            "ROUTING": "X19Y4/F0;;1;X19Y4/XD0;X19Y4/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_50_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10753 ] ,
          "attributes": {
            "ROUTING": "X23Y11/S200;X23Y11/S200/F0;1;X23Y12/X07;X23Y12/X07/S201;1;X23Y12/B0;X23Y12/B0/X07;1;X23Y11/F0;;1;X23Y11/W130;X23Y11/W130/F0;1;X23Y11/B7;X23Y11/B7/W130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_178_D": {
          "hide_name": 0,
          "bits": [ 10751 ] ,
          "attributes": {
            "ROUTING": "X23Y12/F0;;1;X23Y12/XD0;X23Y12/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_49_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10749 ] ,
          "attributes": {
            "ROUTING": "X24Y14/W100;X24Y14/W100/F0;1;X24Y14/B4;X24Y14/B4/W100;1;X24Y14/F0;;1;X24Y14/X05;X24Y14/X05/F0;1;X24Y14/B1;X24Y14/B1/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_177_D": {
          "hide_name": 0,
          "bits": [ 10747 ] ,
          "attributes": {
            "ROUTING": "X24Y14/F4;;1;X24Y14/XD4;X24Y14/XD4/F4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_48_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10745 ] ,
          "attributes": {
            "ROUTING": "X24Y6/W130;X24Y6/W130/F7;1;X23Y6/N230;X23Y6/N230/W131;1;X23Y5/W230;X23Y5/W230/N231;1;X23Y5/C1;X23Y5/C1/W230;1;X17Y6/X01;X17Y6/X01/E222;1;X17Y6/C1;X17Y6/C1/X01;1;X17Y7/C0;X17Y7/C0/X01;1;X19Y13/C1;X19Y13/C1/X01;1;X24Y14/C4;X24Y14/C4/S220;1;X23Y6/S810;X23Y6/S810/W111;1;X23Y14/N210;X23Y14/N210/S818;1;X23Y12/X02;X23Y12/X02/N212;1;X23Y12/C0;X23Y12/C0/X02;1;X24Y14/W270;X24Y14/W270/S828;1;X22Y14/W220;X22Y14/W220/W272;1;X20Y14/E810;X20Y14/E810/W222;1;X24Y14/S220;X24Y14/S220/E814;1;X24Y6/N820;X24Y6/N820/F7;1;X24Y1/S240;X24Y1/S240/S828;1;X24Y3/C0;X24Y3/C0/S242;1;X19Y6/N210;X19Y6/N210/W814;1;X19Y4/X02;X19Y4/X02/N212;1;X19Y4/C0;X19Y4/C0/X02;1;X24Y6/S820;X24Y6/S820/F7;1;X19Y6/S810;X19Y6/S810/W814;1;X19Y14/N220;X19Y14/N220/S818;1;X19Y13/X01;X19Y13/X01/N221;1;X24Y6/F7;;1;X24Y6/EW10;X24Y6/EW10/F7;1;X23Y6/W810;X23Y6/W810/W111;1;X17Y6/S220;X17Y6/S220/E222;1;X15Y6/E220;X15Y6/E220/W818;1;X17Y7/X01;X17Y7/X01/S221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_48_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10743 ] ,
          "attributes": {
            "ROUTING": "X19Y13/W250;X19Y13/W250/N111;1;X19Y13/B1;X19Y13/B1/W250;1;X19Y14/F2;;1;X19Y14/SN10;X19Y14/SN10/F2;1;X19Y15/E210;X19Y15/E210/S111;1;X20Y15/B7;X20Y15/B7/E211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_176_D": {
          "hide_name": 0,
          "bits": [ 10741 ] ,
          "attributes": {
            "ROUTING": "X19Y13/F1;;1;X19Y13/XD1;X19Y13/XD1/F1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_47_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10739 ] ,
          "attributes": {
            "ROUTING": "X23Y3/N260;X23Y3/N260/F6;1;X23Y2/X03;X23Y2/X03/N261;1;X23Y2/B3;X23Y2/B3/X03;1;X23Y3/F6;;1;X23Y3/S130;X23Y3/S130/F6;1;X23Y3/B2;X23Y3/B2/S130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_175_D": {
          "hide_name": 0,
          "bits": [ 10737 ] ,
          "attributes": {
            "ROUTING": "X23Y2/F3;;1;X23Y2/XD3;X23Y2/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_46_D_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 10735 ] ,
          "attributes": {
            "ROUTING": "X22Y4/A7;X22Y4/A7/N121;1;X22Y5/E100;X22Y5/E100/F7;1;X22Y5/S220;X22Y5/S220/E100;1;X22Y5/C5;X22Y5/C5/S220;1;X22Y4/C0;X22Y4/C0/N121;1;X22Y5/F7;;1;X22Y5/SN20;X22Y5/SN20/F7;1;X22Y4/A6;X22Y4/A6/N121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_174_D": {
          "hide_name": 0,
          "bits": [ 10733 ] ,
          "attributes": {
            "ROUTING": "X22Y5/F5;;1;X22Y5/XD5;X22Y5/XD5/F5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_45_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10731 ] ,
          "attributes": {
            "ROUTING": "X19Y6/S100;X19Y6/S100/F6;1;X19Y6/B0;X19Y6/B0/S100;1;X19Y6/F6;;1;X19Y6/W100;X19Y6/W100/F6;1;X19Y6/B4;X19Y6/B4/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_173_D": {
          "hide_name": 0,
          "bits": [ 10729 ] ,
          "attributes": {
            "ROUTING": "X19Y6/F0;;1;X19Y6/XD0;X19Y6/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_44_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10727 ] ,
          "attributes": {
            "ROUTING": "X19Y7/S250;X19Y7/S250/F5;1;X19Y9/S250;X19Y9/S250/S252;1;X19Y10/B5;X19Y10/B5/S251;1;X19Y7/F5;;1;X19Y7/N250;X19Y7/N250/F5;1;X19Y6/B5;X19Y6/B5/N251;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_172_D": {
          "hide_name": 0,
          "bits": [ 10725 ] ,
          "attributes": {
            "ROUTING": "X19Y10/F5;;1;X19Y10/A4;X19Y10/A4/F5;1;X19Y10/XD4;X19Y10/XD4/A4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_43_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10723 ] ,
          "attributes": {
            "ROUTING": "X19Y5/S100;X19Y5/S100/F6;1;X19Y5/B0;X19Y5/B0/S100;1;X19Y5/F6;;1;X19Y5/EW10;X19Y5/EW10/F6;1;X18Y5/B3;X18Y5/B3/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_171_D": {
          "hide_name": 0,
          "bits": [ 10721 ] ,
          "attributes": {
            "ROUTING": "X19Y5/F0;;1;X19Y5/XD0;X19Y5/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_46_D_LUT4_F_I2_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 10719 ] ,
          "attributes": {
            "ROUTING": "X24Y11/EW10;X24Y11/EW10/F4;1;X23Y11/B3;X23Y11/B3/W111;1;X24Y11/F4;;1;X24Y11/N130;X24Y11/N130/F4;1;X24Y10/B0;X24Y10/B0/N131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_170_D": {
          "hide_name": 0,
          "bits": [ 10717 ] ,
          "attributes": {
            "ROUTING": "X23Y11/F3;;1;X23Y11/XD3;X23Y11/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_17_D": {
          "hide_name": 0,
          "bits": [ 10715 ] ,
          "attributes": {
            "ROUTING": "X24Y7/F0;;1;X24Y7/D2;X24Y7/D2/F0;1;X24Y7/XD2;X24Y7/XD2/D2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_23_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10713 ] ,
          "attributes": {
            "ROUTING": "X20Y5/E220;X20Y5/E220/N221;1;X21Y5/N220;X21Y5/N220/E221;1;X21Y4/C4;X21Y4/C4/N221;1;X17Y5/C2;X17Y5/C2/E241;1;X24Y7/C0;X24Y7/C0/X04;1;X22Y5/W810;X22Y5/W810/W222;1;X14Y5/E210;X14Y5/E210/W818;1;X16Y5/E240;X16Y5/E240/E212;1;X24Y6/S130;X24Y6/S130/F2;1;X24Y5/W220;X24Y5/W220/N221;1;X24Y6/S250;X24Y6/S250/S130;1;X24Y7/X04;X24Y7/X04/S251;1;X14Y3/E100;X14Y3/E100/W808;1;X15Y3/E240;X15Y3/E240/E101;1;X17Y3/C3;X17Y3/C3/E242;1;X15Y2/E240;X15Y2/E240/E101;1;X24Y2/N800;X24Y2/N800/N232;1;X24Y1/W200;X24Y1/W200/S804;1;X23Y1/X01;X23Y1/X01/W201;1;X23Y1/C2;X23Y1/C2/X01;1;X20Y6/N220;X20Y6/N220/W814;1;X20Y5/C4;X20Y5/C4/N221;1;X17Y2/C0;X17Y2/C0/E242;1;X22Y3/W800;X22Y3/W800/W232;1;X24Y4/N230;X24Y4/N230/N222;1;X24Y3/W230;X24Y3/W230/N231;1;X22Y3/N230;X22Y3/N230/W232;1;X22Y3/C3;X22Y3/C3/N230;1;X24Y6/F2;;1;X24Y6/N220;X24Y6/N220/F2;1;X22Y2/W800;X22Y2/W800/W232;1;X24Y6/W810;X24Y6/W810/F2;1;X24Y2/W230;X24Y2/W230/N232;1;X14Y2/E100;X14Y2/E100/W808;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_41_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10711 ] ,
          "attributes": {
            "ROUTING": "X24Y12/B1;X24Y12/B1/S100;1;X24Y12/F7;;1;X24Y12/S100;X24Y12/S100/F7;1;X24Y12/B0;X24Y12/B0/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_169_D": {
          "hide_name": 0,
          "bits": [ 10709 ] ,
          "attributes": {
            "ROUTING": "X24Y12/F0;;1;X24Y12/XD0;X24Y12/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_40_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10702 ] ,
          "attributes": {
            "ROUTING": "X24Y12/C0;X24Y12/C0/E262;1;X20Y5/W260;X20Y5/W260/S261;1;X19Y5/C0;X19Y5/C0/W261;1;X22Y4/EW10;X22Y4/EW10/F6;1;X23Y4/N810;X23Y4/N810/E111;1;X23Y3/N220;X23Y3/N220/S818;1;X23Y2/X01;X23Y2/X01/N221;1;X23Y2/C3;X23Y2/C3/X01;1;X23Y12/N260;X23Y12/N260/E261;1;X23Y11/C3;X23Y11/C3/N261;1;X19Y12/C4;X19Y12/C4/X05;1;X19Y10/S260;X19Y10/S260/W261;1;X19Y12/X05;X19Y12/X05/S262;1;X22Y4/S830;X22Y4/S830/F6;1;X22Y12/E260;X22Y12/E260/S838;1;X20Y6/S830;X20Y6/S830/S262;1;X20Y10/W260;X20Y10/W260/S834;1;X19Y10/C5;X19Y10/C5/W261;1;X22Y4/F6;;1;X22Y4/W260;X22Y4/W260/F6;1;X20Y4/S260;X20Y4/S260/W262;1;X20Y6/W260;X20Y6/W260/S262;1;X19Y6/C0;X19Y6/C0/W261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_40_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10700 ] ,
          "attributes": {
            "ROUTING": "X19Y12/B5;X19Y12/B5/X01;1;X19Y12/F0;;1;X19Y12/X01;X19Y12/X01/F0;1;X19Y12/B4;X19Y12/B4/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_168_D": {
          "hide_name": 0,
          "bits": [ 10697 ] ,
          "attributes": {
            "ROUTING": "X19Y12/F4;;1;X19Y12/C3;X19Y12/C3/F4;1;X19Y12/XD3;X19Y12/XD3/C3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_39_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10695 ] ,
          "attributes": {
            "ROUTING": "X24Y4/B6;X24Y4/B6/F3;1;X24Y4/F3;;1;X24Y4/B4;X24Y4/B4/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_167_D": {
          "hide_name": 0,
          "bits": [ 10693 ] ,
          "attributes": {
            "ROUTING": "X24Y4/F4;;1;X24Y4/N240;X24Y4/N240/F4;1;X24Y2/C2;X24Y2/C2/N242;1;X24Y2/XD2;X24Y2/XD2/C2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_38_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10691 ] ,
          "attributes": {
            "ROUTING": "X24Y5/E130;X24Y5/E130/F7;1;X25Y5/B3;X25Y5/B3/E131;1;X24Y5/F7;;1;X24Y5/S130;X24Y5/S130/F7;1;X24Y5/B2;X24Y5/B2/S130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_166_D": {
          "hide_name": 0,
          "bits": [ 10689 ] ,
          "attributes": {
            "ROUTING": "X24Y5/F2;;1;X24Y5/XD2;X24Y5/XD2/F2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_37_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10687 ] ,
          "attributes": {
            "ROUTING": "X20Y6/X04;X20Y6/X04/F5;1;X20Y6/B2;X20Y6/B2/X04;1;X20Y6/F5;;1;X20Y6/N250;X20Y6/N250/F5;1;X20Y6/B6;X20Y6/B6/N250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_165_D": {
          "hide_name": 0,
          "bits": [ 10685 ] ,
          "attributes": {
            "ROUTING": "X20Y6/F6;;1;X20Y6/E130;X20Y6/E130/F6;1;X21Y6/B3;X21Y6/B3/E131;1;X21Y6/XD3;X21Y6/XD3/B3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_36_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10683 ] ,
          "attributes": {
            "ROUTING": "X19Y7/S100;X19Y7/S100/F1;1;X19Y8/S240;X19Y8/S240/S101;1;X19Y10/S240;X19Y10/S240/S242;1;X19Y10/B1;X19Y10/B1/S240;1;X19Y7/F1;;1;X19Y7/N210;X19Y7/N210/F1;1;X19Y6/B2;X19Y6/B2/N211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_164_D": {
          "hide_name": 0,
          "bits": [ 10681 ] ,
          "attributes": {
            "ROUTING": "X19Y10/F1;;1;X19Y10/XD1;X19Y10/XD1/F1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_35_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10679 ] ,
          "attributes": {
            "ROUTING": "X19Y4/X04;X19Y4/X04/F7;1;X19Y4/B2;X19Y4/B2/X04;1;X19Y4/F7;;1;X19Y4/E130;X19Y4/E130/F7;1;X20Y4/B4;X20Y4/B4/E131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_163_D": {
          "hide_name": 0,
          "bits": [ 10677 ] ,
          "attributes": {
            "ROUTING": "X20Y4/F4;;1;X20Y4/XD4;X20Y4/XD4/F4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_34_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10675 ] ,
          "attributes": {
            "ROUTING": "X24Y11/W100;X24Y11/W100/F3;1;X23Y11/N240;X23Y11/N240/W101;1;X23Y11/B5;X23Y11/B5/N240;1;X24Y11/F3;;1;X24Y11/SN20;X24Y11/SN20/F3;1;X24Y12/B5;X24Y12/B5/S121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_162_D": {
          "hide_name": 0,
          "bits": [ 10673 ] ,
          "attributes": {
            "ROUTING": "X24Y12/F5;;1;X24Y12/A4;X24Y12/A4/F5;1;X24Y12/XD4;X24Y12/XD4/A4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_33_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10671 ] ,
          "attributes": {
            "ROUTING": "X25Y13/B4;X25Y13/B4/F3;1;X25Y13/F3;;1;X25Y13/B0;X25Y13/B0/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_161_D": {
          "hide_name": 0,
          "bits": [ 10669 ] ,
          "attributes": {
            "ROUTING": "X25Y13/F0;;1;X25Y13/XD0;X25Y13/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_32_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10663 ] ,
          "attributes": {
            "ROUTING": "X24Y5/N200;X24Y5/N200/N202;1;X24Y4/C4;X24Y4/C4/N201;1;X24Y11/E250;X24Y11/E250/S111;1;X25Y11/S250;X25Y11/S250/E251;1;X25Y13/X02;X25Y13/X02/S252;1;X25Y13/C0;X25Y13/C0/X02;1;X21Y14/X05;X21Y14/X05/S242;1;X21Y14/C4;X21Y14/C4/X05;1;X20Y6/X08;X20Y6/X08/S211;1;X22Y10/W210;X22Y10/W210/W212;1;X20Y10/W240;X20Y10/W240/W212;1;X19Y10/C1;X19Y10/C1/W241;1;X20Y5/S210;X20Y5/S210/W212;1;X20Y6/C6;X20Y6/C6/X08;1;X24Y10/S100;X24Y10/S100/F1;1;X24Y11/S200;X24Y11/S200/S101;1;X24Y12/C5;X24Y12/C5/S201;1;X24Y5/W200;X24Y5/W200/N202;1;X22Y5/W210;X22Y5/W210/W202;1;X20Y5/N210;X20Y5/N210/W212;1;X20Y4/X08;X20Y4/X08/N211;1;X20Y4/C4;X20Y4/C4/X08;1;X24Y9/N250;X24Y9/N250/N111;1;X24Y7/N200;X24Y7/N200/N252;1;X24Y5/X01;X24Y5/X01/N202;1;X24Y5/C2;X24Y5/C2/X01;1;X24Y10/F1;;1;X24Y10/SN10;X24Y10/SN10/F1;1;X24Y10/W210;X24Y10/W210/F1;1;X21Y10/S210;X21Y10/S210/W211;1;X21Y12/S240;X21Y12/S240/S212;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_32_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10661 ] ,
          "attributes": {
            "ROUTING": "X19Y14/E230;X19Y14/E230/F3;1;X21Y14/B4;X21Y14/B4/E232;1;X19Y14/F3;;1;X19Y14/B0;X19Y14/B0/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_160_D": {
          "hide_name": 0,
          "bits": [ 10658 ] ,
          "attributes": {
            "ROUTING": "X21Y14/F4;;1;X21Y14/XD4;X21Y14/XD4/F4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_16_D": {
          "hide_name": 0,
          "bits": [ 10656 ] ,
          "attributes": {
            "ROUTING": "X20Y5/F4;;1;X20Y5/XD4;X20Y5/XD4/F4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_159_D": {
          "hide_name": 0,
          "bits": [ 10651 ] ,
          "attributes": {
            "ROUTING": "X25Y2/F6;;1;X25Y2/C4;X25Y2/C4/F6;1;X25Y2/XD4;X25Y2/XD4/C4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_158_D": {
          "hide_name": 0,
          "bits": [ 10648 ] ,
          "attributes": {
            "ROUTING": "X21Y2/F7;;1;X21Y2/EW20;X21Y2/EW20/F7;1;X20Y2/D4;X20Y2/D4/W121;1;X20Y2/XD4;X20Y2/XD4/D4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_157_D": {
          "hide_name": 0,
          "bits": [ 10645 ] ,
          "attributes": {
            "ROUTING": "X17Y6/F4;;1;X17Y6/XD4;X17Y6/XD4/F4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_156_D": {
          "hide_name": 0,
          "bits": [ 10642 ] ,
          "attributes": {
            "ROUTING": "X18Y5/F2;;1;X18Y5/XD2;X18Y5/XD2/F2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_155_D": {
          "hide_name": 0,
          "bits": [ 10639 ] ,
          "attributes": {
            "ROUTING": "X20Y2/F0;;1;X20Y2/XD0;X20Y2/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_154_D": {
          "hide_name": 0,
          "bits": [ 10636 ] ,
          "attributes": {
            "ROUTING": "X22Y4/F5;;1;X22Y4/XD5;X22Y4/XD5/F5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_153_D": {
          "hide_name": 0,
          "bits": [ 10633 ] ,
          "attributes": {
            "ROUTING": "X27Y5/F2;;1;X27Y5/XD2;X27Y5/XD2/F2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_31_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10631 ] ,
          "attributes": {
            "ROUTING": "X22Y5/N200;X22Y5/N200/W804;1;X22Y4/C5;X22Y4/C5/N201;1;X22Y5/N800;X22Y5/N800/W804;1;X22Y2/N230;X22Y2/N230/S808;1;X22Y1/X02;X22Y1/X02/N231;1;X22Y1/C0;X22Y1/C0/X02;1;X20Y3/C3;X20Y3/C3/N230;1;X18Y3/N800;X18Y3/N800/N232;1;X18Y0/W230;X18Y0/W230/S804;1;X16Y0/N230;X16Y0/N230/W232;1;X16Y1/E230;X16Y1/E230/S232;1;X17Y1/N230;X17Y1/N230/E231;1;X17Y1/C3;X17Y1/C3/N230;1;X22Y5/S200;X22Y5/S200/W804;1;X22Y6/C6;X22Y6/C6/S201;1;X25Y2/X05;X25Y2/X05/W201;1;X25Y2/C6;X25Y2/C6/X05;1;X18Y5/N230;X18Y5/N230/W808;1;X18Y5/C2;X18Y5/C2/N230;1;X21Y2/X05;X21Y2/X05/W201;1;X21Y2/C7;X21Y2/C7/X05;1;X26Y5/W800;X26Y5/W800/W101;1;X18Y5/W130;X18Y5/W130/W808;1;X17Y5/S270;X17Y5/S270/W131;1;X17Y6/X06;X17Y6/X06/S271;1;X17Y6/C4;X17Y6/C4/X06;1;X20Y3/N230;X20Y3/N230/E232;1;X20Y2/W200;X20Y2/W200/W202;1;X18Y2/X01;X18Y2/X01/W202;1;X18Y2/C2;X18Y2/C2/X01;1;X18Y3/E230;X18Y3/E230/N232;1;X22Y6/W200;X22Y6/W200/S201;1;X21Y6/N200;X21Y6/N200/W201;1;X21Y4/C6;X21Y4/C6/N202;1;X26Y1/E230;X26Y1/E230/N804;1;X26Y1/C5;X26Y1/C5/E230;1;X20Y2/X01;X20Y2/X01/W202;1;X20Y2/C0;X20Y2/C0/X01;1;X27Y5/X02;X27Y5/X02/F1;1;X27Y5/C2;X27Y5/C2/X02;1;X26Y5/S800;X26Y5/S800/W101;1;X26Y9/W230;X26Y9/W230/S804;1;X25Y9/N230;X25Y9/N230/W231;1;X25Y8/X02;X25Y8/X02/N231;1;X25Y8/C2;X25Y8/C2/X02;1;X27Y5/F1;;1;X27Y5/W100;X27Y5/W100/F1;1;X26Y5/N800;X26Y5/N800/W101;1;X26Y2/W200;X26Y2/W200/S808;1;X24Y2/W200;X24Y2/W200/W202;1;X22Y2/W200;X22Y2/W200/W202;1;X21Y2/X01;X21Y2/X01/W201;1;X21Y2/C2;X21Y2/C2/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_152_D": {
          "hide_name": 0,
          "bits": [ 10629 ] ,
          "attributes": {
            "ROUTING": "X20Y3/F3;;1;X20Y3/XD3;X20Y3/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_23_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10626 ] ,
          "attributes": {
            "ROUTING": "X23Y3/N230;X23Y3/N230/F3;1;X23Y1/B2;X23Y1/B2/N232;1;X23Y3/F3;;1;X23Y3/N100;X23Y3/N100/F3;1;X23Y2/B5;X23Y2/B5/N101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_151_D": {
          "hide_name": 0,
          "bits": [ 10624 ] ,
          "attributes": {
            "ROUTING": "X23Y2/F5;;1;X23Y2/XD5;X23Y2/XD5/F5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_22_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10622 ] ,
          "attributes": {
            "ROUTING": "X22Y3/N130;X22Y3/N130/F6;1;X22Y2/B3;X22Y2/B3/N131;1;X22Y3/X03;X22Y3/X03/F6;1;X22Y3/B3;X22Y3/B3/X03;1;X22Y3/F6;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_150_D": {
          "hide_name": 0,
          "bits": [ 10620 ] ,
          "attributes": {
            "ROUTING": "X22Y2/F3;;1;X22Y2/XD3;X22Y2/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_15_D": {
          "hide_name": 0,
          "bits": [ 10618 ] ,
          "attributes": {
            "ROUTING": "X22Y1/F2;;1;X22Y1/XD2;X22Y1/XD2/F2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_21_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10612 ] ,
          "attributes": {
            "ROUTING": "X17Y3/S270;X17Y3/S270/F7;1;X17Y5/B4;X17Y5/B4/S272;1;X17Y3/F7;;1;X17Y3/N130;X17Y3/N130/F7;1;X17Y2/B0;X17Y2/B0/N131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_149_D": {
          "hide_name": 0,
          "bits": [ 10610 ] ,
          "attributes": {
            "ROUTING": "X17Y5/F4;;1;X17Y5/XD4;X17Y5/XD4/F4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_20_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10608 ] ,
          "attributes": {
            "ROUTING": "X18Y3/EW10;X18Y3/EW10/F7;1;X17Y3/B3;X17Y3/B3/W111;1;X18Y3/F7;;1;X18Y3/W100;X18Y3/W100/F7;1;X18Y3/B5;X18Y3/B5/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_148_D": {
          "hide_name": 0,
          "bits": [ 10606 ] ,
          "attributes": {
            "ROUTING": "X18Y3/F5;;1;X18Y3/A2;X18Y3/A2/F5;1;X18Y3/XD2;X18Y3/XD2/A2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_19_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10604 ] ,
          "attributes": {
            "ROUTING": "X17Y5/E130;X17Y5/E130/F7;1;X18Y5/B6;X18Y5/B6/E131;1;X17Y5/F7;;1;X17Y5/X04;X17Y5/X04/F7;1;X17Y5/B2;X17Y5/B2/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_147_D": {
          "hide_name": 0,
          "bits": [ 10602 ] ,
          "attributes": {
            "ROUTING": "X18Y5/F6;;1;X18Y5/C0;X18Y5/C0/F6;1;X18Y5/XD0;X18Y5/XD0/C0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_18_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10600 ] ,
          "attributes": {
            "ROUTING": "X21Y5/N260;X21Y5/N260/F6;1;X21Y4/X03;X21Y4/X03/N261;1;X21Y4/B4;X21Y4/B4/X03;1;X21Y5/F6;;1;X21Y5/X03;X21Y5/X03/F6;1;X21Y5/B2;X21Y5/B2/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_146_D": {
          "hide_name": 0,
          "bits": [ 10598 ] ,
          "attributes": {
            "ROUTING": "X21Y5/F2;;1;X21Y5/XD2;X21Y5/XD2/F2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_17_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10596 ] ,
          "attributes": {
            "ROUTING": "X25Y7/S130;X25Y7/S130/F4;1;X25Y7/B3;X25Y7/B3/S130;1;X24Y7/B0;X24Y7/B0/W231;1;X25Y7/F4;;1;X25Y7/W100;X25Y7/W100/F4;1;X25Y7/W230;X25Y7/W230/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_145_D": {
          "hide_name": 0,
          "bits": [ 10594 ] ,
          "attributes": {
            "ROUTING": "X25Y7/F3;;1;X25Y7/XD3;X25Y7/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_151_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10586 ] ,
          "attributes": {
            "ROUTING": "X21Y6/W820;X21Y6/W820/W242;1;X17Y6/N240;X17Y6/N240/W824;1;X17Y5/E240;X17Y5/E240/N241;1;X18Y5/C6;X18Y5/C6/E241;1;X19Y5/W240;X19Y5/W240/W242;1;X23Y6/E240;X23Y6/E240/F4;1;X25Y6/S240;X25Y6/S240/E242;1;X25Y7/C3;X25Y7/C3/S241;1;X23Y5/W240;X23Y5/W240/N241;1;X17Y5/C4;X17Y5/C4/W242;1;X21Y5/W240;X21Y5/W240/W242;1;X23Y2/W270;X23Y2/W270/S828;1;X22Y2/X04;X22Y2/X04/W271;1;X22Y2/C3;X22Y2/C3/X04;1;X23Y5/N820;X23Y5/N820/N121;1;X23Y6/SN20;X23Y6/SN20/F4;1;X23Y3/W250;X23Y3/W250/N251;1;X21Y3/W200;X21Y3/W200/W252;1;X19Y3/W200;X19Y3/W200/W202;1;X18Y3/X05;X18Y3/X05/W201;1;X18Y3/C5;X18Y3/C5/X05;1;X21Y6/W240;X21Y6/W240/W242;1;X19Y6/S240;X19Y6/S240/W242;1;X19Y7/C3;X19Y7/C3/S241;1;X23Y6/N240;X23Y6/N240/F4;1;X23Y4/N250;X23Y4/N250/N242;1;X23Y2/X06;X23Y2/X06/N252;1;X23Y2/C5;X23Y2/C5/X06;1;X23Y6/F4;;1;X23Y6/W240;X23Y6/W240/F4;1;X21Y6/N240;X21Y6/N240/W242;1;X21Y5/C2;X21Y5/C2/N241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_151_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10584 ] ,
          "attributes": {
            "ROUTING": "X19Y7/S130;X19Y7/S130/F7;1;X19Y7/B3;X19Y7/B3/S130;1;X20Y5/X01;X20Y5/X01/N222;1;X20Y5/B4;X20Y5/B4/X01;1;X19Y7/F7;;1;X19Y7/EW20;X19Y7/EW20/F7;1;X20Y7/N220;X20Y7/N220/E121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_144_D": {
          "hide_name": 0,
          "bits": [ 10581 ] ,
          "attributes": {
            "ROUTING": "X19Y7/F3;;1;X19Y7/XD3;X19Y7/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_143_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10578 ] ,
          "attributes": {
            "ROUTING": "X23Y2/SN10;X23Y2/SN10/F6;1;X23Y1/W210;X23Y1/W210/N111;1;X22Y1/B2;X22Y1/B2/W211;1;X23Y2/F6;;1;X23Y2/S100;X23Y2/S100/F6;1;X23Y2/B1;X23Y2/B1/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_143_D": {
          "hide_name": 0,
          "bits": [ 10575 ] ,
          "attributes": {
            "ROUTING": "X23Y2/F1;;1;X23Y2/XD1;X23Y2/XD1/F1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_14_D_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 10573 ] ,
          "attributes": {
            "ROUTING": "X22Y3/C5;X22Y3/C5/W101;1;X23Y3/E100;X23Y3/E100/F0;1;X23Y3/A4;X23Y3/A4/E100;1;X23Y3/W200;X23Y3/W200/F0;1;X23Y3/A7;X23Y3/A7/W200;1;X23Y3/F0;;1;X23Y3/W100;X23Y3/W100/F0;1;X23Y3/E230;X23Y3/E230/W100;1;X23Y3/C5;X23Y3/C5/E230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_142_D": {
          "hide_name": 0,
          "bits": [ 10571 ] ,
          "attributes": {
            "ROUTING": "X23Y3/F5;;1;X23Y3/XD5;X23Y3/XD5/F5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_141_D": {
          "hide_name": 0,
          "bits": [ 10568 ] ,
          "attributes": {
            "ROUTING": "X19Y3/F2;;1;X19Y3/XD2;X19Y3/XD2/F2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_140_D": {
          "hide_name": 0,
          "bits": [ 10565 ] ,
          "attributes": {
            "ROUTING": "X20Y2/F5;;1;X20Y2/XD5;X20Y2/XD5/F5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_14_D": {
          "hide_name": 0,
          "bits": [ 10563 ] ,
          "attributes": {
            "ROUTING": "X22Y3/F5;;1;X22Y3/XD5;X22Y3/XD5/F5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_13_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10560 ] ,
          "attributes": {
            "ROUTING": "X19Y2/EW10;X19Y2/EW10/F2;1;X18Y2/B5;X18Y2/B5/W111;1;X19Y2/F2;;1;X19Y2/SN10;X19Y2/SN10/F2;1;X19Y3/B2;X19Y3/B2/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_139_D": {
          "hide_name": 0,
          "bits": [ 10557 ] ,
          "attributes": {
            "ROUTING": "X20Y2/F1;;1;X20Y2/XD1;X20Y2/XD1/F1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_138_D": {
          "hide_name": 0,
          "bits": [ 10554 ] ,
          "attributes": {
            "ROUTING": "X22Y5/F2;;1;X22Y5/XD2;X22Y5/XD2/F2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_9_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10552 ] ,
          "attributes": {
            "ROUTING": "X24Y7/SN10;X24Y7/SN10/F4;1;X24Y8/B0;X24Y8/B0/S111;1;X24Y7/F4;;1;X24Y7/X07;X24Y7/X07/F4;1;X24Y7/B6;X24Y7/B6/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_137_D": {
          "hide_name": 0,
          "bits": [ 10550 ] ,
          "attributes": {
            "ROUTING": "X24Y7/F6;;1;X24Y7/C3;X24Y7/C3/F6;1;X24Y7/XD3;X24Y7/XD3/C3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_143_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10548 ] ,
          "attributes": {
            "ROUTING": "X22Y5/W250;X22Y5/W250/S252;1;X20Y5/S250;X20Y5/S250/W252;1;X20Y7/X02;X20Y7/X02/S252;1;X20Y7/C0;X20Y7/C0/X02;1;X20Y2/C5;X20Y2/C5/E241;1;X23Y3/EW10;X23Y3/EW10/F7;1;X22Y3/S250;X22Y3/S250/W111;1;X22Y5/X02;X22Y5/X02/S252;1;X22Y5/C2;X22Y5/C2/X02;1;X24Y8/N270;X24Y8/N270/E271;1;X24Y7/X06;X24Y7/X06/N271;1;X24Y7/C6;X24Y7/C6/X06;1;X23Y8/E270;X23Y8/E270/S824;1;X23Y3/W820;X23Y3/W820/F7;1;X19Y3/N820;X19Y3/N820/W824;1;X19Y4/N240;X19Y4/N240/S828;1;X19Y3/C2;X19Y3/C2/N241;1;X19Y2/E240;X19Y2/E240/N242;1;X20Y2/C1;X20Y2/C1/E241;1;X23Y4/S820;X23Y4/S820/S121;1;X23Y3/F7;;1;X23Y3/SN20;X23Y3/SN20/F7;1;X23Y2/C1;X23Y2/C1/N121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_14_D_LUT4_F_I2_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 10547 ] ,
          "attributes": {
            "ROUTING": "X20Y7/X03;X20Y7/X03/F6;1;X20Y7/B3;X20Y7/B3/X03;1;X20Y7/F6;;1;X20Y7/S100;X20Y7/S100/F6;1;X20Y7/B0;X20Y7/B0/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_136_D": {
          "hide_name": 0,
          "bits": [ 10545 ] ,
          "attributes": {
            "ROUTING": "X20Y7/F0;;1;X20Y7/XD0;X20Y7/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_7_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10543 ] ,
          "attributes": {
            "ROUTING": "X25Y1/B7;X25Y1/B7/F3;1;X25Y1/F3;;1;X25Y1/B2;X25Y1/B2/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_135_D": {
          "hide_name": 0,
          "bits": [ 10541 ] ,
          "attributes": {
            "ROUTING": "X25Y1/F7;;1;X25Y1/A4;X25Y1/A4/F7;1;X25Y1/XD4;X25Y1/XD4/A4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_134_D": {
          "hide_name": 0,
          "bits": [ 10538 ] ,
          "attributes": {
            "ROUTING": "X21Y1/F3;;1;X21Y1/B2;X21Y1/B2/F3;1;X21Y1/XD2;X21Y1/XD2/B2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_5_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10536 ] ,
          "attributes": {
            "ROUTING": "X19Y1/W100;X19Y1/W100/F6;1;X18Y1/W240;X18Y1/W240/W101;1;X18Y1/B3;X18Y1/B3/W240;1;X19Y1/F6;;1;X19Y1/X03;X19Y1/X03/F6;1;X19Y1/B4;X19Y1/B4/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_133_D": {
          "hide_name": 0,
          "bits": [ 10534 ] ,
          "attributes": {
            "ROUTING": "X19Y1/F4;;1;X19Y1/C2;X19Y1/C2/F4;1;X19Y1/XD2;X19Y1/XD2/C2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_4_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10532 ] ,
          "attributes": {
            "ROUTING": "X18Y2/X04;X18Y2/X04/F7;1;X18Y2/B0;X18Y2/B0/X04;1;X18Y2/F7;;1;X18Y2/SN10;X18Y2/SN10/F7;1;X18Y3/B1;X18Y3/B1/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_132_D": {
          "hide_name": 0,
          "bits": [ 10530 ] ,
          "attributes": {
            "ROUTING": "X18Y3/F1;;1;X18Y3/B0;X18Y3/B0/F1;1;X18Y3/XD0;X18Y3/XD0/B0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_3_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10528 ] ,
          "attributes": {
            "ROUTING": "X18Y2/X03;X18Y2/X03/F6;1;X18Y2/B3;X18Y2/B3/X03;1;X18Y2/F6;;1;X18Y2/N260;X18Y2/N260/F6;1;X18Y1/X05;X18Y1/X05/N261;1;X18Y1/B6;X18Y1/B6/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_131_D": {
          "hide_name": 0,
          "bits": [ 10526 ] ,
          "attributes": {
            "ROUTING": "X18Y2/F3;;1;X18Y2/XD3;X18Y2/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_2_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10524 ] ,
          "attributes": {
            "ROUTING": "X21Y3/N800;X21Y3/N800/F0;1;X21Y0/W200;X21Y0/W200/S804;1;X20Y0/N200;X20Y0/N200/W201;1;X20Y1/X03;X20Y1/X03/S202;1;X20Y1/B4;X20Y1/B4/X03;1;X21Y3/F0;;1;X21Y3/S130;X21Y3/S130/F0;1;X21Y3/B2;X21Y3/B2/S130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_130_D": {
          "hide_name": 0,
          "bits": [ 10522 ] ,
          "attributes": {
            "ROUTING": "X20Y1/F4;;1;X20Y1/C1;X20Y1/C1/F4;1;X20Y1/XD1;X20Y1/XD1/C1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_13_D": {
          "hide_name": 0,
          "bits": [ 10520 ] ,
          "attributes": {
            "ROUTING": "X18Y2/F5;;1;X18Y2/XD5;X18Y2/XD5/F5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_12_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10517 ] ,
          "attributes": {
            "ROUTING": "X20Y2/N220;X20Y2/N220/F2;1;X20Y1/X01;X20Y1/X01/N221;1;X20Y1/B5;X20Y1/B5/X01;1;X20Y2/F2;;1;X20Y2/W100;X20Y2/W100/F2;1;X20Y2/B5;X20Y2/B5/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_1_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10515 ] ,
          "attributes": {
            "ROUTING": "X24Y5/B4;X24Y5/B4/F1;1;X24Y5/F1;;1;X24Y5/B6;X24Y5/B6/F1;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_129_D": {
          "hide_name": 0,
          "bits": [ 10513 ] ,
          "attributes": {
            "ROUTING": "X24Y5/F4;;1;X24Y5/XD4;X24Y5/XD4/F4;1"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_3_D_LUT4_F_I2_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 10511 ] ,
          "attributes": {
            "ROUTING": "X21Y4/N130;X21Y4/N130/F7;1;X21Y4/W240;X21Y4/W240/N130;1;X21Y4/B3;X21Y4/B3/W240;1;X21Y4/F7;;1;X21Y4/N270;X21Y4/N270/F7;1;X21Y3/B6;X21Y3/B6/N271;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_128_D": {
          "hide_name": 0,
          "bits": [ 10508 ] ,
          "attributes": {
            "ROUTING": "X21Y3/F6;;1;X21Y3/C1;X21Y3/C1/F6;1;X21Y3/XD1;X21Y3/XD1/C1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_127_D_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 10502 ] ,
          "attributes": {
            "ROUTING": "X22Y7/S250;X22Y7/S250/S242;1;X22Y8/W250;X22Y8/W250/S251;1;X21Y8/X08;X21Y8/X08/W251;1;X21Y8/C6;X21Y8/C6/X08;1;X25Y3/C3;X25Y3/C3/X01;1;X26Y5/W820;X26Y5/W820/S121;1;X18Y5/W100;X18Y5/W100/W828;1;X17Y5/C0;X17Y5/C0/W101;1;X20Y10/C7;X20Y10/C7/E220;1;X26Y4/C3;X26Y4/C3/E130;1;X26Y3/N260;X26Y3/N260/N121;1;X26Y2/W260;X26Y2/W260/N261;1;X25Y2/C1;X25Y2/C1/W261;1;X26Y13/W270;X26Y13/W270/S828;1;X24Y13/X08;X24Y13/X08/W272;1;X24Y13/C6;X24Y13/C6/X08;1;X26Y13/S240;X26Y13/S240/S828;1;X26Y15/W240;X26Y15/W240/S242;1;X25Y15/N240;X25Y15/N240/W241;1;X25Y13/E240;X25Y13/E240/N242;1;X26Y13/C0;X26Y13/C0/E241;1;X20Y8/X04;X20Y8/X04/E272;1;X20Y8/C3;X20Y8/C3/X04;1;X18Y5/S270;X18Y5/S270/W828;1;X18Y6/C5;X18Y6/C5/X06;1;X25Y3/X01;X25Y3/X01/W221;1;X24Y13/W270;X24Y13/W270/W272;1;X26Y5/S820;X26Y5/S820/S121;1;X26Y13/W820;X26Y13/W820/S828;1;X22Y13/S270;X22Y13/S270/W824;1;X22Y14/W270;X22Y14/W270/S271;1;X20Y14/X04;X20Y14/X04/W272;1;X20Y14/B1;X20Y14/B1/X04;1;X24Y3/X05;X24Y3/X05/W222;1;X24Y3/C4;X24Y3/C4/X05;1;X26Y4/SN20;X26Y4/SN20/F7;1;X26Y3/W220;X26Y3/W220/N121;1;X24Y3/W810;X24Y3/W810/W222;1;X20Y3/S220;X20Y3/S220/W814;1;X20Y4/W220;X20Y4/W220/S221;1;X19Y4/N220;X19Y4/N220/W221;1;X19Y3/C4;X19Y3/C4/N221;1;X22Y11/W820;X22Y11/W820/S824;1;X18Y11/N270;X18Y11/N270/W824;1;X18Y10/E270;X18Y10/E270/N271;1;X20Y10/E220;X20Y10/E220/E272;1;X17Y5/S240;X17Y5/S240/W101;1;X26Y9/W820;X26Y9/W820/S824;1;X18Y9/N270;X18Y9/N270/W828;1;X18Y8/E270;X18Y8/E270/N271;1;X18Y6/X06;X18Y6/X06/S271;1;X26Y4/F7;;1;X22Y5/S240;X22Y5/S240/W824;1;X26Y4/E130;X26Y4/E130/F7;1;X22Y7/S820;X22Y7/S820/S242;1;X17Y6/C2;X17Y6/C2/S241;1;X17Y6/C3;X17Y6/C3/S241;1;X22Y13/W220;X22Y13/W220/W272;1;X21Y13/X05;X21Y13/X05/W221;1;X21Y13/C6;X21Y13/C6/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_127_D_LUT3_F_I2_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10500 ] ,
          "attributes": {
            "ROUTING": "X25Y4/X06;X25Y4/X06/W211;1;X25Y4/C5;X25Y4/C5/X06;1;X25Y5/C6;X25Y5/C6/X08;1;X25Y4/B0;X25Y4/B0/W211;1;X26Y4/X06;X26Y4/X06/F1;1;X26Y4/B7;X26Y4/B7/F1;1;X25Y5/C7;X25Y5/C7/X08;1;X26Y4/F1;;1;X26Y4/W210;X26Y4/W210/F1;1;X25Y4/S210;X25Y4/S210/W211;1;X25Y5/X08;X25Y5/X08/S211;1;X26Y4/C4;X26Y4/C4/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_127_D": {
          "hide_name": 0,
          "bits": [ 10496 ] ,
          "attributes": {
            "ROUTING": "X26Y5/F6;;1;X26Y5/C5;X26Y5/C5/F6;1;X26Y5/XD5;X26Y5/XD5/C5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_126_D": {
          "hide_name": 0,
          "bits": [ 10493 ] ,
          "attributes": {
            "ROUTING": "X26Y8/F1;;1;X26Y8/XD1;X26Y8/XD1/F1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_125_D": {
          "hide_name": 0,
          "bits": [ 10490 ] ,
          "attributes": {
            "ROUTING": "X22Y8/F6;;1;X22Y8/C5;X22Y8/C5/F6;1;X22Y8/XD5;X22Y8/XD5/C5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_124_D": {
          "hide_name": 0,
          "bits": [ 10487 ] ,
          "attributes": {
            "ROUTING": "X26Y5/F0;;1;X26Y5/XD0;X26Y5/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_123_D": {
          "hide_name": 0,
          "bits": [ 10484 ] ,
          "attributes": {
            "ROUTING": "X22Y14/F1;;1;X22Y14/XD1;X22Y14/XD1/F1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_122_D": {
          "hide_name": 0,
          "bits": [ 10481 ] ,
          "attributes": {
            "ROUTING": "X23Y5/F3;;1;X23Y5/B4;X23Y5/B4/F3;1;X23Y5/XD4;X23Y5/XD4/B4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_121_D": {
          "hide_name": 0,
          "bits": [ 10478 ] ,
          "attributes": {
            "ROUTING": "X26Y14/F3;;1;X26Y14/XD3;X26Y14/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_127_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10476 ] ,
          "attributes": {
            "ROUTING": "X25Y7/S820;X25Y7/S820/S272;1;X25Y15/W820;X25Y15/W820/S828;1;X21Y15/S240;X21Y15/S240/W824;1;X21Y16/E240;X21Y16/E240/S241;1;X22Y16/N240;X22Y16/N240/E241;1;X22Y14/C1;X22Y14/C1/N242;1;X26Y8/X04;X26Y8/X04/S271;1;X26Y8/C1;X26Y8/C1/X04;1;X25Y5/S270;X25Y5/S270/F7;1;X25Y7/E270;X25Y7/E270/S272;1;X26Y7/S270;X26Y7/S270/E271;1;X26Y9/S270;X26Y9/S270/S272;1;X26Y11/S270;X26Y11/S270/S272;1;X26Y13/S220;X26Y13/S220/S272;1;X26Y14/W220;X26Y14/W220/S221;1;X26Y14/C3;X26Y14/C3/W220;1;X22Y5/S250;X22Y5/S250/W252;1;X22Y7/S200;X22Y7/S200/S252;1;X22Y8/C6;X22Y8/C6/S201;1;X25Y5/EW10;X25Y5/EW10/F7;1;X24Y5/W250;X24Y5/W250/W111;1;X23Y5/X04;X23Y5/X04/W251;1;X23Y5/C3;X23Y5/C3/X04;1;X24Y5/S820;X24Y5/S820/W121;1;X24Y13/N130;X24Y13/N130/S828;1;X24Y12/W270;X24Y12/W270/N131;1;X22Y12/X04;X22Y12/X04/W272;1;X22Y12/C0;X22Y12/C0/X04;1;X26Y5/C0;X26Y5/C0/E121;1;X25Y5/F7;;1;X25Y5/EW20;X25Y5/EW20/F7;1;X26Y5/C6;X26Y5/C6/E121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_120_D": {
          "hide_name": 0,
          "bits": [ 10474 ] ,
          "attributes": {
            "ROUTING": "X22Y12/F0;;1;X22Y12/XD0;X22Y12/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_12_D": {
          "hide_name": 0,
          "bits": [ 10472 ] ,
          "attributes": {
            "ROUTING": "X20Y1/F5;;1;X20Y1/XD5;X20Y1/XD5/F5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_11_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10469 ] ,
          "attributes": {
            "ROUTING": "X20Y3/W210;X20Y3/W210/F1;1;X19Y3/B7;X19Y3/B7/W211;1;X20Y3/F1;;1;X20Y3/N210;X20Y3/N210/F1;1;X20Y2/B1;X20Y2/B1/N211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_127_D_LUT3_F_I2_LUT4_F_I2_LUT2_I1_1_F[0]": {
          "hide_name": 0,
          "bits": [ 10466 ] ,
          "attributes": {
            "ROUTING": "X23Y6/S820;X23Y6/S820/W824;1;X23Y14/E270;X23Y14/E270/S828;1;X24Y14/A0;X24Y14/A0/E271;1;X23Y11/X03;X23Y11/X03/S262;1;X23Y11/A0;X23Y11/A0/X03;1;X29Y15/N220;X29Y15/N220/E221;1;X29Y13/N220;X29Y13/N220/N222;1;X29Y12/X07;X29Y12/X07/N221;1;X29Y12/A2;X29Y12/A2/X07;1;X23Y14/X06;X23Y14/X06/S251;1;X23Y14/A6;X23Y14/A6/X06;1;X27Y13/E820;X27Y13/E820/S828;1;X31Y13/S270;X31Y13/S270/E824;1;X31Y14/W270;X31Y14/W270/S271;1;X30Y14/A7;X30Y14/A7/W271;1;X24Y7/W240;X24Y7/W240/W212;1;X22Y7/X07;X22Y7/X07/W242;1;X22Y7/A3;X22Y7/A3/X07;1;X25Y14/W820;X25Y14/W820/W272;1;X17Y14/E270;X17Y14/E270/W828;1;X19Y14/A2;X19Y14/A2/E272;1;X26Y7/S210;X26Y7/S210/S212;1;X26Y9/S810;X26Y9/S810/S212;1;X26Y13/W220;X26Y13/W220/S814;1;X24Y13/W220;X24Y13/W220/W222;1;X23Y13/S220;X23Y13/S220/W221;1;X23Y14/W220;X23Y14/W220/S221;1;X22Y14/X05;X22Y14/X05/W221;1;X22Y14/A2;X22Y14/A2/X05;1;X24Y6/B7;X24Y6/B7/X05;1;X24Y6/W260;X24Y6/W260/S261;1;X23Y6/C4;X23Y6/C4/W261;1;X27Y13/S240;X27Y13/S240/S212;1;X27Y14/W240;X27Y14/W240/S241;1;X25Y14/W250;X25Y14/W250/W242;1;X23Y14/W200;X23Y14/W200/W252;1;X21Y14/N200;X21Y14/N200/W202;1;X21Y14/A0;X21Y14/A0/N200;1;X27Y4/N820;X27Y4/N820/N121;1;X27Y3/W270;X27Y3/W270/S828;1;X25Y3/A7;X25Y3/A7/W272;1;X27Y12/N270;X27Y12/N270/N272;1;X27Y11/A0;X27Y11/A0/N271;1;X17Y4/E250;X17Y4/E250/N251;1;X18Y4/A1;X18Y4/A1/E251;1;X22Y5/W270;X22Y5/W270/W262;1;X27Y7/B2;X27Y7/B2/W240;1;X21Y5/A6;X21Y5/A6/W271;1;X23Y13/S250;X23Y13/S250/W252;1;X28Y10/W240;X28Y10/W240/S241;1;X27Y10/C7;X27Y10/C7/W241;1;X28Y7/S810;X28Y7/S810/S212;1;X28Y15/E220;X28Y15/E220/S818;1;X23Y9/S250;X23Y9/S250/W252;1;X27Y4/W260;X27Y4/W260/N121;1;X25Y4/W270;X25Y4/W270/W262;1;X23Y4/N270;X23Y4/N270/W272;1;X23Y3/W270;X23Y3/W270/N271;1;X22Y3/A6;X22Y3/A6/W271;1;X27Y13/E210;X27Y13/E210/S212;1;X29Y13/E210;X29Y13/E210/E212;1;X30Y13/S210;X30Y13/S210/E211;1;X30Y13/A6;X30Y13/A6/S210;1;X24Y3/N830;X24Y3/N830/N262;1;X24Y4/W250;X24Y4/W250/S838;1;X23Y4/A1;X23Y4/A1/W251;1;X22Y3/W260;X22Y3/W260/W262;1;X20Y3/W270;X20Y3/W270/W262;1;X18Y3/A7;X18Y3/A7/W272;1;X28Y7/A4;X28Y7/A4/S212;1;X17Y6/A7;X17Y6/A7/W272;1;X27Y8/E250;X27Y8/E250/S251;1;X29Y8/E250;X29Y8/E250/E252;1;X30Y8/A7;X30Y8/A7/E251;1;X23Y6/A6;X23Y6/A6/X03;1;X23Y6/X03;X23Y6/X03/S261;1;X27Y6/S820;X27Y6/S820/S121;1;X27Y14/W270;X27Y14/W270/S828;1;X26Y14/A6;X26Y14/A6/W271;1;X17Y5/A7;X17Y5/A7/E251;1;X27Y6/W820;X27Y6/W820/S121;1;X19Y6/W270;X19Y6/W270/W828;1;X24Y6/C2;X24Y6/C2/S261;1;X27Y9/E240;X27Y9/E240/S824;1;X24Y5/S260;X24Y5/S260/W262;1;X28Y9/S240;X28Y9/S240/E241;1;X28Y10/X05;X28Y10/X05/S241;1;X28Y10/A2;X28Y10/A2/X05;1;X27Y5/EW10;X27Y5/EW10/F4;1;X28Y5/S210;X28Y5/S210/E111;1;X24Y5/N260;X24Y5/N260/W262;1;X24Y3/W260;X24Y3/W260/N262;1;X26Y5/S210;X26Y5/S210/W111;1;X26Y7/A4;X26Y7/A4/S212;1;X23Y5/S260;X23Y5/S260/W261;1;X26Y5/N810;X26Y5/N810/W111;1;X26Y2/S130;X26Y2/S130/S818;1;X26Y3/W270;X26Y3/W270/S131;1;X24Y3/W270;X24Y3/W270/W272;1;X23Y3/A3;X23Y3/A3/W271;1;X27Y14/N270;X27Y14/N270/S828;1;X26Y7/W210;X26Y7/W210/S212;1;X25Y7/X07;X25Y7/X07/W242;1;X25Y7/A4;X25Y7/A4/X07;1;X16Y5/N250;X16Y5/N250/W838;1;X16Y3/E250;X16Y3/E250/N252;1;X17Y3/A7;X17Y3/A7/E251;1;X24Y5/W260;X24Y5/W260/W262;1;X17Y5/N250;X17Y5/N250/E251;1;X27Y7/S250;X27Y7/S250/S242;1;X27Y9/S200;X27Y9/S200/S252;1;X27Y11/S210;X27Y11/S210/S202;1;X27Y13/A7;X27Y13/A7/S212;1;X27Y13/N270;X27Y13/N270/S828;1;X27Y11/N220;X27Y11/N220/N272;1;X27Y10/C6;X27Y10/C6/N221;1;X27Y5/SN20;X27Y5/SN20/F4;1;X27Y6/B4;X27Y6/B4/S121;1;X27Y9/W240;X27Y9/W240/S824;1;X23Y10/B7;X23Y10/B7/S251;1;X25Y9/W250;X25Y9/W250/W242;1;X23Y7/S260;X23Y7/S260/S262;1;X23Y9/S260;X23Y9/S260/S262;1;X27Y5/EW20;X27Y5/EW20/F4;1;X26Y5/W260;X26Y5/W260/W121;1;X24Y5/W830;X24Y5/W830/W262;1;X16Y5/E250;X16Y5/E250/W838;1;X17Y5/A3;X17Y5/A3/E251;1;X27Y5/S240;X27Y5/S240/F4;1;X27Y7/W240;X27Y7/W240/S242;1;X25Y7/W240;X25Y7/W240/W242;1;X23Y7/W250;X23Y7/W250/W242;1;X21Y7/W250;X21Y7/W250/W252;1;X19Y7/A7;X19Y7/A7/W252;1;X27Y5/F4;;1;X27Y5/S820;X27Y5/S820/F4;1;X27Y13/W240;X27Y13/W240/S828;1;X25Y13/W250;X25Y13/W250/W242;1;X27Y14/E270;X27Y14/E270/S828;1;X28Y14/A7;X28Y14/A7/E271;1;X24Y6/X05;X24Y6/X05/S261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_119_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10463 ] ,
          "attributes": {
            "ROUTING": "X26Y7/B2;X26Y7/B2/X03;1;X26Y7/F4;;1;X26Y7/X03;X26Y7/X03/F4;1;X26Y7/B5;X26Y7/B5/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_119_D": {
          "hide_name": 0,
          "bits": [ 10460 ] ,
          "attributes": {
            "ROUTING": "X26Y7/F2;;1;X26Y7/XD2;X26Y7/XD2/F2;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_246_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10458 ] ,
          "attributes": {
            "ROUTING": "X27Y11/E250;X27Y11/E250/S130;1;X27Y11/B5;X27Y11/B5/E250;1;X27Y11/F0;;1;X27Y11/S130;X27Y11/S130/F0;1;X27Y11/B2;X27Y11/B2/S130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_118_D": {
          "hide_name": 0,
          "bits": [ 10456 ] ,
          "attributes": {
            "ROUTING": "X27Y11/F5;;1;X27Y11/XD5;X27Y11/XD5/F5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_245_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10454 ] ,
          "attributes": {
            "ROUTING": "X22Y7/EW10;X22Y7/EW10/F3;1;X21Y7/B0;X21Y7/B0/W111;1;X22Y7/F3;;1;X22Y7/S100;X22Y7/S100/F3;1;X22Y8/S240;X22Y8/S240/S101;1;X22Y10/S240;X22Y10/S240/S242;1;X22Y11/E240;X22Y11/E240/S241;1;X22Y11/B6;X22Y11/B6/E240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_117_D": {
          "hide_name": 0,
          "bits": [ 10452 ] ,
          "attributes": {
            "ROUTING": "X22Y11/F6;;1;X22Y11/C0;X22Y11/C0/F6;1;X22Y11/XD0;X22Y11/XD0/C0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_244_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10450 ] ,
          "attributes": {
            "ROUTING": "X28Y10/W220;X28Y10/W220/F2;1;X26Y10/X05;X26Y10/X05/W222;1;X26Y10/B6;X26Y10/B6/X05;1;X28Y10/F2;;1;X28Y10/EW10;X28Y10/EW10/F2;1;X27Y10/N250;X27Y10/N250/W111;1;X27Y8/B5;X27Y8/B5/N252;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_116_D": {
          "hide_name": 0,
          "bits": [ 10448 ] ,
          "attributes": {
            "ROUTING": "X27Y8/F5;;1;X27Y8/XD5;X27Y8/XD5/F5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_243_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10446 ] ,
          "attributes": {
            "ROUTING": "X21Y15/B5;X21Y15/B5/S121;1;X21Y14/F0;;1;X21Y14/SN20;X21Y14/SN20/F0;1;X21Y15/B7;X21Y15/B7/S121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_115_D": {
          "hide_name": 0,
          "bits": [ 10444 ] ,
          "attributes": {
            "ROUTING": "X21Y15/F7;;1;X21Y15/A3;X21Y15/A3/F7;1;X21Y15/XD3;X21Y15/XD3/A3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_242_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10442 ] ,
          "attributes": {
            "ROUTING": "X23Y6/W100;X23Y6/W100/F6;1;X22Y6/S200;X22Y6/S200/W101;1;X22Y7/X01;X22Y7/X01/S201;1;X22Y7/B5;X22Y7/B5/X01;1;X23Y6/F6;;1;X23Y6/X07;X23Y6/X07/F6;1;X23Y6/B1;X23Y6/B1/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_114_D": {
          "hide_name": 0,
          "bits": [ 10440 ] ,
          "attributes": {
            "ROUTING": "X23Y6/F1;;1;X23Y6/XD1;X23Y6/XD1/F1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_247_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10438 ] ,
          "attributes": {
            "ROUTING": "X23Y15/W250;X23Y15/W250/S111;1;X22Y15/S250;X22Y15/S250/W251;1;X22Y15/B2;X22Y15/B2/S250;1;X23Y14/SN10;X23Y14/SN10/F6;1;X23Y15/B3;X23Y15/B3/S111;1;X23Y14/F6;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_113_D": {
          "hide_name": 0,
          "bits": [ 10436 ] ,
          "attributes": {
            "ROUTING": "X23Y15/F3;;1;X23Y15/XD3;X23Y15/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_119_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10434 ] ,
          "attributes": {
            "ROUTING": "X27Y7/S200;X27Y7/S200/S101;1;X27Y8/C5;X27Y8/C5/S201;1;X23Y6/S240;X23Y6/S240/W241;1;X23Y8/S250;X23Y8/S250/S242;1;X23Y10/S830;X23Y10/S830/S252;1;X23Y18/N260;X23Y18/N260/S838;1;X23Y16/N260;X23Y16/N260/N262;1;X23Y15/C3;X23Y15/C3/N261;1;X27Y6/S100;X27Y6/S100/F4;1;X27Y7/S800;X27Y7/S800/S101;1;X27Y11/E230;X27Y11/E230/S804;1;X27Y11/C5;X27Y11/C5/E230;1;X27Y6/EW10;X27Y6/EW10/F4;1;X26Y6/W210;X26Y6/W210/W111;1;X24Y6/W240;X24Y6/W240/W212;1;X23Y6/C1;X23Y6/C1/W241;1;X27Y11/W820;X27Y11/W820/S824;1;X19Y11/E270;X19Y11/E270/W828;1;X21Y11/E270;X21Y11/E270/E272;1;X22Y11/X08;X22Y11/X08/E271;1;X22Y11/C6;X22Y11/C6/X08;1;X27Y7/W260;X27Y7/W260/S121;1;X26Y7/C2;X26Y7/C2/W261;1;X23Y15/N240;X23Y15/N240/W824;1;X23Y14/W240;X23Y14/W240/N241;1;X22Y14/C5;X22Y14/C5/W241;1;X27Y6/F4;;1;X27Y6/SN20;X27Y6/SN20/F4;1;X27Y7/S820;X27Y7/S820/S121;1;X27Y15/W820;X27Y15/W820/S828;1;X19Y15/E240;X19Y15/E240/W828;1;X21Y15/C7;X21Y15/C7/E242;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_240_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10433 ] ,
          "attributes": {
            "ROUTING": "X22Y14/S130;X22Y14/S130/F2;1;X22Y14/B3;X22Y14/B3/S130;1;X22Y14/B5;X22Y14/B5/W100;1;X22Y14/W100;X22Y14/W100/F2;1;X22Y14/F2;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_112_D": {
          "hide_name": 0,
          "bits": [ 10431 ] ,
          "attributes": {
            "ROUTING": "X22Y14/F5;;1;X22Y14/XD5;X22Y14/XD5/F5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_111_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10428 ] ,
          "attributes": {
            "ROUTING": "X26Y7/S130;X26Y7/S130/F7;1;X26Y7/N250;X26Y7/N250/S130;1;X26Y7/B6;X26Y7/B6/N250;1;X26Y7/F7;;1;X26Y7/S100;X26Y7/S100/F7;1;X26Y7/B1;X26Y7/B1/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_111_D": {
          "hide_name": 0,
          "bits": [ 10425 ] ,
          "attributes": {
            "ROUTING": "X26Y7/F6;;1;X26Y7/C0;X26Y7/C0/F6;1;X26Y7/XD0;X26Y7/XD0/C0;1"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_5_D_LUT4_F_I1_LUT2_I1_1_F[2]": {
          "hide_name": 0,
          "bits": [ 10419 ] ,
          "attributes": {
            "ROUTING": "X26Y11/E210;X26Y11/E210/S212;1;X28Y11/E240;X28Y11/E240/E212;1;X30Y11/X07;X30Y11/X07/E242;1;X30Y11/D5;X30Y11/D5/X07;1;X27Y10/S250;X27Y10/S250/S242;1;X27Y12/E250;X27Y12/E250/S252;1;X29Y12/E200;X29Y12/E200/E252;1;X30Y12/S200;X30Y12/S200/E201;1;X30Y14/X07;X30Y14/X07/S202;1;X30Y14/D6;X30Y14/D6/X07;1;X20Y14/X08;X20Y14/X08/W271;1;X20Y14/D1;X20Y14/D1/X08;1;X21Y4/X04;X21Y4/X04/N271;1;X21Y4/D6;X21Y4/D6/X04;1;X25Y7/C1;X25Y7/C1/S262;1;X27Y6/S210;X27Y6/S210/E212;1;X27Y8/S240;X27Y8/S240/S212;1;X27Y10/D6;X27Y10/D6/S242;1;X21Y15/N130;X21Y15/N130/S838;1;X21Y14/W270;X21Y14/W270/N131;1;X21Y8/X04;X21Y8/X04/S271;1;X21Y8/D6;X21Y8/D6/X04;1;X21Y2/W270;X21Y2/W270/W262;1;X19Y2/W220;X19Y2/W220/W272;1;X18Y2/D2;X18Y2/D2/W221;1;X23Y5/N260;X23Y5/N260/W262;1;X23Y3/X01;X23Y3/X01/N262;1;X23Y3/B4;X23Y3/B4/X01;1;X23Y10/D7;X23Y10/D7/N270;1;X21Y7/S830;X21Y7/S830/S252;1;X21Y5/S250;X21Y5/S250/W834;1;X23Y8/S210;X23Y8/S210/W212;1;X23Y10/S210;X23Y10/S210/S212;1;X23Y12/S240;X23Y12/S240/S212;1;X23Y13/D6;X23Y13/D6/S241;1;X30Y10/X06;X30Y10/X06/S271;1;X30Y10/D0;X30Y10/D0/X06;1;X17Y5/X08;X17Y5/X08/E252;1;X17Y5/D0;X17Y5/D0/X08;1;X22Y4/B7;X22Y4/B7/N271;1;X25Y8/X08;X25Y8/X08/S212;1;X25Y8/D2;X25Y8/D2/X08;1;X22Y7/W270;X22Y7/W270/S272;1;X21Y7/S270;X21Y7/S270/W271;1;X25Y13/E220;X25Y13/E220/S222;1;X25Y11/S220;X25Y11/S220/S272;1;X26Y13/D0;X26Y13/D0/E221;1;X25Y6/E260;X25Y6/E260/S261;1;X27Y6/N260;X27Y6/N260/E262;1;X27Y6/D4;X27Y6/D4/N260;1;X25Y5/W260;X25Y5/W260/F6;1;X23Y5/C7;X23Y5/C7/W262;1;X28Y7/E200;X28Y7/E200/E202;1;X30Y7/D1;X30Y7/D1/E202;1;X24Y5/S200;X24Y5/S200/W101;1;X22Y4/D0;X22Y4/D0/X08;1;X24Y6/D2;X24Y6/D2/S201;1;X15Y5/E250;X15Y5/E250/W838;1;X22Y5/N270;X22Y5/N270/W271;1;X29Y10/E220;X29Y10/E220/E222;1;X30Y10/D3;X30Y10/D3/E221;1;X25Y5/S260;X25Y5/S260/F6;1;X25Y7/S260;X25Y7/S260/S262;1;X25Y8/C3;X25Y8/C3/S261;1;X25Y6/E210;X25Y6/E210/S111;1;X27Y6/E240;X27Y6/E240/E212;1;X28Y6/X07;X28Y6/X07/E241;1;X28Y6/D4;X28Y6/D4/X07;1;X21Y5/N270;X21Y5/N270/W272;1;X22Y6/X02;X22Y6/X02/W211;1;X22Y6/D6;X22Y6/D6/X02;1;X23Y8/X02;X23Y8/X02/W212;1;X23Y8/D6;X23Y8/D6/X02;1;X25Y10/W270;X25Y10/W270/S271;1;X25Y9/S270;X25Y9/S270/S262;1;X23Y10/N270;X23Y10/N270/W272;1;X22Y4/X08;X22Y4/X08/E251;1;X17Y6/X08;X17Y6/X08/E251;1;X17Y6/D2;X17Y6/D2/X08;1;X25Y6/W210;X25Y6/W210/S111;1;X23Y6/W210;X23Y6/W210/W212;1;X21Y6/W210;X21Y6/W210/W212;1;X19Y6/W240;X19Y6/W240/W212;1;X17Y6/X03;X17Y6/X03/W242;1;X17Y6/D3;X17Y6/D3/X03;1;X25Y8/W210;X25Y8/W210/S212;1;X23Y8/X06;X23Y8/X06/W212;1;X23Y8/D3;X23Y8/D3/X06;1;X26Y8/X07;X26Y8/X07/S201;1;X26Y8/D6;X26Y8/D6/X07;1;X25Y2/S260;X25Y2/S260/S838;1;X25Y2/D1;X25Y2/D1/S260;1;X26Y10/E210;X26Y10/E210/S211;1;X28Y10/E210;X28Y10/E210/E212;1;X29Y10/B2;X29Y10/B2/E211;1;X21Y1/W260;X21Y1/W260/W262;1;X19Y1/W270;X19Y1/W270/W262;1;X17Y1/S270;X17Y1/S270/W272;1;X17Y1/D3;X17Y1/D3/S270;1;X22Y2/S260;X22Y2/S260/W261;1;X22Y3/D5;X22Y3/D5/S261;1;X23Y5/W830;X23Y5/W830/W262;1;X25Y1/E250;X25Y1/E250/N834;1;X26Y1/X04;X26Y1/X04/E251;1;X26Y1/D5;X26Y1/D5/X04;1;X23Y5/W270;X23Y5/W270/W262;1;X22Y5/S270;X22Y5/S270/W271;1;X25Y1/W260;X25Y1/W260/N834;1;X23Y1/W260;X23Y1/W260/W262;1;X22Y1/X03;X22Y1/X03/W261;1;X22Y1/D0;X22Y1/D0/X03;1;X16Y6/E250;X16Y6/E250/S251;1;X25Y5/W830;X25Y5/W830/F6;1;X21Y5/N250;X21Y5/N250/W834;1;X21Y4/E250;X21Y4/E250/N251;1;X26Y7/S200;X26Y7/S200/S202;1;X26Y9/S210;X26Y9/S210/S202;1;X26Y10/B0;X26Y10/B0/S211;1;X24Y2/S260;X24Y2/S260/W261;1;X24Y3/D4;X24Y3/D4/S261;1;X25Y5/SN10;X25Y5/SN10/F6;1;X25Y6/S210;X25Y6/S210/S111;1;X25Y9/E260;X25Y9/E260/S262;1;X27Y9/E270;X27Y9/E270/E262;1;X16Y5/S250;X16Y5/S250/E251;1;X29Y9/E270;X29Y9/E270/E272;1;X30Y9/S270;X30Y9/S270/E271;1;X25Y5/N830;X25Y5/N830/F6;1;X25Y2/W260;X25Y2/W260/S838;1;X23Y2/W260;X23Y2/W260/W262;1;X21Y2/X03;X21Y2/X03/W262;1;X21Y2/D2;X21Y2/D2/X03;1;X25Y5/F6;;1;X25Y5/E100;X25Y5/E100/F6;1;X26Y5/S200;X26Y5/S200/E101;1;X26Y7/E200;X26Y7/E200/S202;1;X25Y5/W100;X25Y5/W100/F6;1;X25Y10/E270;X25Y10/E270/S271;1;X27Y10/E220;X27Y10/E220/E272;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_238_D_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 10417 ] ,
          "attributes": {
            "ROUTING": "X26Y10/A0;X26Y10/A0/N100;1;X30Y9/W220;X30Y9/W220/N221;1;X29Y9/S220;X29Y9/S220/W221;1;X29Y10/X01;X29Y10/X01/S221;1;X29Y10/C0;X29Y10/C0/X01;1;X26Y10/N100;X26Y10/N100/F2;1;X26Y10/A1;X26Y10/A1/N100;1;X26Y10/F2;;1;X26Y10/E810;X26Y10/E810/F2;1;X30Y10/N220;X30Y10/N220/E814;1;X30Y10/C0;X30Y10/C0/N220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_110_D": {
          "hide_name": 0,
          "bits": [ 10415 ] ,
          "attributes": {
            "ROUTING": "X30Y10/F0;;1;X30Y10/D5;X30Y10/D5/F0;1;X30Y10/XD5;X30Y10/XD5/D5;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_11_D": {
          "hide_name": 0,
          "bits": [ 10413 ] ,
          "attributes": {
            "ROUTING": "X19Y3/F7;;1;X19Y3/A1;X19Y3/A1/F7;1;X19Y3/XD1;X19Y3/XD1/A1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_127_D_LUT3_F_I2_LUT4_F_I2_LUT2_I1_1_F[1]": {
          "hide_name": 0,
          "bits": [ 10411 ] ,
          "attributes": {
            "ROUTING": "X29Y7/S270;X29Y7/S270/E271;1;X29Y8/X04;X29Y8/X04/S271;1;X29Y8/C0;X29Y8/C0/X04;1;X23Y4/W230;X23Y4/W230/N231;1;X21Y4/W800;X21Y4/W800/W232;1;X17Y4/N230;X17Y4/N230/W804;1;X17Y3/X08;X17Y3/X08/N231;1;X17Y3/B7;X17Y3/B7/X08;1;X23Y14/E230;X23Y14/E230/N231;1;X24Y14/B0;X24Y14/B0/E231;1;X23Y9/S220;X23Y9/S220/S272;1;X23Y11/X07;X23Y11/X07/S222;1;X23Y11/B0;X23Y11/B0/X07;1;X25Y2/W240;X25Y2/W240/S824;1;X23Y2/C6;X23Y2/C6/W242;1;X19Y5/S200;X19Y5/S200/W804;1;X19Y6/C6;X19Y6/C6/S201;1;X24Y12/X08;X24Y12/X08/E271;1;X24Y12/C7;X24Y12/C7/X08;1;X23Y3/X08;X23Y3/X08/N232;1;X23Y3/C6;X23Y3/C6/X08;1;X21Y14/B0;X21Y14/B0/S240;1;X18Y12/E260;X18Y12/E260/S261;1;X28Y7/S270;X28Y7/S270/E272;1;X28Y9/S820;X28Y9/S820/S272;1;X28Y17/N240;X28Y17/N240/S828;1;X28Y15/N250;X28Y15/N250/N242;1;X28Y14/B7;X28Y14/B7/N251;1;X23Y10/X02;X23Y10/X02/S231;1;X23Y10/C0;X23Y10/C0/X02;1;X22Y14/W240;X22Y14/W240/W242;1;X21Y14/S240;X21Y14/S240/W241;1;X18Y11/E130;X18Y11/E130/W828;1;X18Y2/S230;X18Y2/S230/W231;1;X24Y13/C4;X24Y13/C4/W242;1;X23Y5/W260;X23Y5/W260/W232;1;X26Y5/W130;X26Y5/W130/F7;1;X20Y7/C6;X20Y7/C6/X06;1;X23Y3/W220;X23Y3/W220/W272;1;X22Y3/X05;X22Y3/X05/W221;1;X26Y12/W240;X26Y12/W240/N241;1;X25Y12/C6;X25Y12/C6/W241;1;X23Y6/X08;X23Y6/X08/S231;1;X23Y6/B6;X23Y6/B6/X08;1;X25Y8/C6;X25Y8/C6/X06;1;X18Y3/B7;X18Y3/B7/W231;1;X22Y3/B6;X22Y3/B6/X05;1;X21Y5/B6;X21Y5/B6/X07;1;X26Y14/W240;X26Y14/W240/N241;1;X24Y14/W240;X24Y14/W240/W242;1;X22Y14/X03;X22Y14/X03/W242;1;X22Y14/B2;X22Y14/B2/X03;1;X25Y8/X06;X25Y8/X06/S271;1;X18Y4/B1;X18Y4/B1/S232;1;X18Y11/S260;X18Y11/S260/E130;1;X30Y7/S270;X30Y7/S270/E272;1;X30Y8/B7;X30Y8/B7/S271;1;X26Y7/B4;X26Y7/B4/S272;1;X23Y2/W250;X23Y2/W250/W242;1;X21Y2/W250;X21Y2/W250/W252;1;X20Y2/X04;X20Y2/X04/W251;1;X20Y2/C2;X20Y2/C2/X04;1;X24Y7/C4;X24Y7/C4/X08;1;X17Y5/B3;X17Y5/B3/E232;1;X27Y13/C6;X27Y13/C6/E241;1;X26Y13/N240;X26Y13/N240/N242;1;X20Y3/C1;X20Y3/C1/X02;1;X19Y6/W230;X19Y6/W230/S231;1;X23Y5/W800;X23Y5/W800/W232;1;X19Y5/S230;X19Y5/S230/W804;1;X28Y7/X08;X28Y7/X08/E272;1;X28Y7/B4;X28Y7/B4/X08;1;X23Y12/C6;X23Y12/C6/X05;1;X26Y14/B6;X26Y14/B6/E240;1;X23Y5/S230;X23Y5/S230/W232;1;X23Y7/S800;X23Y7/S800/S232;1;X23Y15/N230;X23Y15/N230/S808;1;X23Y13/N260;X23Y13/N260/N232;1;X23Y12/X05;X23Y12/X05/N261;1;X19Y15/N230;X19Y15/N230/S808;1;X19Y14/B2;X19Y14/B2/N231;1;X20Y7/W230;X20Y7/W230/W222;1;X19Y7/B7;X19Y7/B7/W231;1;X26Y7/E270;X26Y7/E270/S272;1;X28Y7/E270;X28Y7/E270/E272;1;X29Y7/X08;X29Y7/X08/E271;1;X29Y7/C4;X29Y7/C4/X08;1;X28Y11/E220;X28Y11/E220/E272;1;X29Y11/S220;X29Y11/S220/E221;1;X29Y12/X01;X29Y12/X01/S221;1;X29Y12/B2;X29Y12/B2/X01;1;X29Y14/C5;X29Y14/C5/E241;1;X26Y13/E240;X26Y13/E240/N242;1;X27Y13/X07;X27Y13/X07/E241;1;X27Y13/B7;X27Y13/B7/X07;1;X23Y9/S230;X23Y9/S230/S222;1;X27Y11/B0;X27Y11/B0/X04;1;X25Y7/S270;X25Y7/S270/W271;1;X22Y5/C6;X22Y5/C6/W261;1;X19Y12/C0;X19Y12/C0/E261;1;X17Y6/B7;X17Y6/B7/W232;1;X28Y13/E250;X28Y13/E250/E242;1;X30Y13/X08;X30Y13/X08/E252;1;X30Y13/B6;X30Y13/B6/X08;1;X25Y7/X08;X25Y7/X08/W271;1;X25Y7/B4;X25Y7/B4/X08;1;X25Y9/S820;X25Y9/S820/S272;1;X25Y13/W270;X25Y13/W270/S824;1;X27Y11/X04;X27Y11/X04/E271;1;X19Y2/C2;X19Y2/C2/N230;1;X23Y13/N270;X23Y13/N270/W272;1;X23Y12/E270;X23Y12/E270/N271;1;X24Y7/X08;X24Y7/X08/W272;1;X24Y7/W220;X24Y7/W220/W272;1;X23Y7/S220;X23Y7/S220/W221;1;X23Y7/C5;X23Y7/C5/S220;1;X26Y14/E240;X26Y14/E240/N241;1;X28Y14/E240;X28Y14/E240/E242;1;X30Y14/E240;X30Y14/E240/E242;1;X30Y14/B7;X30Y14/B7/E240;1;X26Y11/E270;X26Y11/E270/S824;1;X28Y11/N270;X28Y11/N270/E272;1;X28Y10/X04;X28Y10/X04/N271;1;X28Y10/B2;X28Y10/B2/X04;1;X23Y5/N230;X23Y5/N230/W232;1;X19Y7/E230;X19Y7/E230/S232;1;X23Y11/E270;X23Y11/E270/S272;1;X24Y11/X08;X24Y11/X08/E271;1;X24Y11/C4;X24Y11/C4/X08;1;X19Y7/S800;X19Y7/S800/S232;1;X19Y5/N800;X19Y5/N800/W804;1;X19Y2/N230;X19Y2/N230/S808;1;X19Y2/W230;X19Y2/W230/S808;1;X23Y4/B1;X23Y4/B1/N231;1;X20Y7/X06;X20Y7/X06/E231;1;X21Y3/W230;X21Y3/W230/W222;1;X19Y3/W230;X19Y3/W230/W232;1;X25Y3/W270;X25Y3/W270/N272;1;X26Y11/E820;X26Y11/E820/S824;1;X30Y11/S240;X30Y11/S240/E824;1;X30Y12/W240;X30Y12/W240/S241;1;X29Y12/C0;X29Y12/C0/W241;1;X26Y13/W240;X26Y13/W240/N242;1;X24Y13/W250;X24Y13/W250/W242;1;X22Y13/X08;X22Y13/X08/W252;1;X22Y13/C7;X22Y13/C7/X08;1;X22Y7/B3;X22Y7/B3/W231;1;X23Y7/W230;X23Y7/W230/S232;1;X25Y5/N270;X25Y5/N270/W131;1;X25Y3/B7;X25Y3/B7/N272;1;X19Y5/C6;X19Y5/C6/S230;1;X25Y5/W230;X25Y5/W230/W131;1;X23Y3/B3;X23Y3/B3/N232;1;X15Y5/E230;X15Y5/E230/W808;1;X17Y5/B7;X17Y5/B7/E232;1;X26Y7/S820;X26Y7/S820/S272;1;X26Y15/N240;X26Y15/N240/S828;1;X26Y13/X05;X26Y13/X05/N242;1;X26Y13/C7;X26Y13/C7/X05;1;X23Y7/S270;X23Y7/S270/W271;1;X23Y9/S270;X23Y9/S270/S272;1;X23Y11/S220;X23Y11/S220/S272;1;X23Y13/S230;X23Y13/S230/S222;1;X23Y14/X08;X23Y14/X08/S231;1;X23Y14/B6;X23Y14/B6/X08;1;X21Y5/X07;X21Y5/X07/W262;1;X20Y3/X02;X20Y3/X02/W231;1;X26Y11/W820;X26Y11/W820/S824;1;X25Y3/N270;X25Y3/N270/N272;1;X25Y1/N820;X25Y1/N820/N272;1;X26Y7/W270;X26Y7/W270/S272;1;X24Y7/W270;X24Y7/W270/W272;1;X22Y7/W220;X22Y7/W220/W272;1;X20Y7/W220;X20Y7/W220/W222;1;X19Y7/S220;X19Y7/S220/W221;1;X19Y7/C5;X19Y7/C5/S220;1;X26Y5/F7;;1;X26Y5/S270;X26Y5/S270/F7;1;X26Y7/X08;X26Y7/X08/S272;1;X26Y7/C7;X26Y7/C7/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_9_D_LUT3_F_I1_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10410 ] ,
          "attributes": {
            "ROUTING": "X27Y11/N250;X27Y11/N250/N252;1;X27Y10/X04;X27Y10/X04/N251;1;X27Y10/C0;X27Y10/C0/X04;1;X23Y3/W810;X23Y3/W810/W222;1;X19Y3/N210;X19Y3/N210/W814;1;X19Y2/B2;X19Y2/B2/N211;1;X22Y2/W240;X22Y2/W240/W212;1;X20Y2/X03;X20Y2/X03/W242;1;X20Y2/B2;X20Y2/B2/X03;1;X24Y9/N210;X24Y9/N210/W211;1;X24Y8/E210;X24Y8/E210/N211;1;X25Y8/B6;X25Y8/B6/E211;1;X20Y3/B1;X20Y3/B1/W212;1;X29Y7/S830;X29Y7/S830/S262;1;X29Y15/N250;X29Y15/N250/S838;1;X29Y14/B5;X29Y14/B5/N251;1;X25Y3/S210;X25Y3/S210/W211;1;X25Y5/S810;X25Y5/S810/S212;1;X25Y13/N100;X25Y13/N100/S818;1;X25Y12/B6;X25Y12/B6/N101;1;X24Y13/N100;X24Y13/N100/S818;1;X24Y12/B7;X24Y12/B7/N101;1;X18Y7/E100;X18Y7/E100/W818;1;X19Y7/N240;X19Y7/N240/E101;1;X19Y6/E240;X19Y6/E240/N241;1;X19Y6/B6;X19Y6/B6/E240;1;X26Y13/B7;X26Y13/B7/S252;1;X26Y11/S250;X26Y11/S250/S130;1;X23Y2/B6;X23Y2/B6/W211;1;X26Y10/W210;X26Y10/W210/N211;1;X21Y5/W230;X21Y5/W230/S232;1;X19Y5/B6;X19Y5/B6/W232;1;X26Y11/S130;X26Y11/S130/S818;1;X24Y10/W240;X24Y10/W240/W212;1;X23Y10/X07;X23Y10/X07/W241;1;X23Y10/B0;X23Y10/B0/X07;1;X24Y11/W810;X24Y11/W810/W212;1;X20Y11/S210;X20Y11/S210/W814;1;X20Y12/W210;X20Y12/W210/S211;1;X19Y12/B0;X19Y12/B0/W211;1;X26Y3/S210;X26Y3/S210/F1;1;X26Y5/S240;X26Y5/S240/S212;1;X26Y7/X07;X26Y7/X07/S242;1;X26Y7/B7;X26Y7/B7/X07;1;X23Y3/S210;X23Y3/S210/W211;1;X23Y5/W210;X23Y5/W210/S212;1;X22Y5/B6;X22Y5/B6/W211;1;X24Y7/X03;X24Y7/X03/W242;1;X24Y7/B4;X24Y7/B4/X03;1;X26Y7/W240;X26Y7/W240/S242;1;X22Y3/W210;X22Y3/W210/W212;1;X22Y5/B7;X22Y5/B7/W211;1;X25Y9/W210;X25Y9/W210/S814;1;X20Y13/E210;X20Y13/E210/S212;1;X27Y5/S830;X27Y5/S830/S262;1;X22Y13/B7;X22Y13/B7/E212;1;X27Y13/N250;X27Y13/N250/S838;1;X27Y13/B6;X27Y13/B6/N250;1;X26Y11/E810;X26Y11/E810/S818;1;X30Y11/S220;X30Y11/S220/E814;1;X30Y12/W220;X30Y12/W220/S221;1;X29Y12/X05;X29Y12/X05/W221;1;X29Y12/B0;X29Y12/B0/X05;1;X26Y11/W210;X26Y11/W210/S818;1;X24Y11/B4;X24Y11/B4/W212;1;X23Y3/S220;X23Y3/S220/W222;1;X23Y5/S220;X23Y5/S220/S222;1;X23Y7/X03;X23Y7/X03/S222;1;X23Y7/B5;X23Y7/B5/X03;1;X18Y7/E210;X18Y7/E210/W818;1;X19Y7/B5;X19Y7/B5/E211;1;X26Y7/W810;X26Y7/W810/S814;1;X24Y3/W210;X24Y3/W210/W212;1;X23Y3/B6;X23Y3/B6/W211;1;X26Y3/W210;X26Y3/W210/F1;1;X23Y12/B6;X23Y12/B6/N101;1;X26Y3/S810;X26Y3/S810/F1;1;X26Y11/N210;X26Y11/N210/S818;1;X26Y10/B2;X26Y10/B2/N211;1;X21Y7/W260;X21Y7/W260/S262;1;X20Y7/X07;X20Y7/X07/W261;1;X20Y7/B6;X20Y7/B6/X07;1;X26Y7/E210;X26Y7/E210/S814;1;X28Y7/E210;X28Y7/E210/E212;1;X29Y7/S210;X29Y7/S210/E211;1;X29Y8/B0;X29Y8/B0/S211;1;X23Y3/W230;X23Y3/W230/W222;1;X21Y3/S230;X21Y3/S230/W232;1;X21Y5/S260;X21Y5/S260/S232;1;X23Y3/C0;X23Y3/C0/W230;1;X24Y3/N210;X24Y3/N210/W212;1;X24Y2/W210;X24Y2/W210/N211;1;X24Y3/S220;X24Y3/S220/W221;1;X24Y5/S810;X24Y5/S810/S222;1;X24Y13/S130;X24Y13/S130/S818;1;X24Y13/E250;X24Y13/E250/S130;1;X24Y13/B4;X24Y13/B4/E250;1;X27Y3/S260;X27Y3/S260/E121;1;X27Y5/E260;X27Y5/E260/S262;1;X29Y5/S260;X29Y5/S260/E262;1;X29Y7/X03;X29Y7/X03/S262;1;X29Y7/B4;X29Y7/B4/X03;1;X26Y3/F1;;1;X26Y3/EW20;X26Y3/EW20/F1;1;X25Y3/W220;X25Y3/W220/W121;1;X23Y5/S810;X23Y5/S810/S212;1;X23Y13/N100;X23Y13/N100/S818;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_10_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10403 ] ,
          "attributes": {
            "ROUTING": "X23Y4/S810;X23Y4/S810/S111;1;X23Y8/W210;X23Y8/W210/S814;1;X21Y8/W240;X21Y8/W240/W212;1;X20Y8/N240;X20Y8/N240/W241;1;X20Y7/C3;X20Y7/C3/N241;1;X18Y2/X06;X18Y2/X06/E231;1;X18Y2/C5;X18Y2/C5/X06;1;X17Y2/E230;X17Y2/E230/E222;1;X20Y8/X02;X20Y8/X02/S211;1;X20Y8/C0;X20Y8/C0/X02;1;X23Y3/SN10;X23Y3/SN10/F4;1;X23Y4/S250;X23Y4/S250/S111;1;X23Y6/S250;X23Y6/S250/S252;1;X23Y8/E250;X23Y8/E250/S252;1;X24Y8/X04;X24Y8/X04/E251;1;X24Y8/C0;X24Y8/C0/X04;1;X23Y2/W810;X23Y2/W810/N111;1;X15Y2/E220;X15Y2/E220/W818;1;X19Y3/X08;X19Y3/X08/W252;1;X19Y3/C7;X19Y3/C7/X08;1;X22Y1/C2;X22Y1/C2/E241;1;X21Y1/E240;X21Y1/E240/N242;1;X21Y3/W250;X21Y3/W250/W242;1;X20Y3/S250;X20Y3/S250/W251;1;X20Y5/S200;X20Y5/S200/S252;1;X20Y7/S210;X20Y7/S210/S202;1;X23Y3/F4;;1;X23Y3/W240;X23Y3/W240/F4;1;X21Y3/N240;X21Y3/N240/W242;1;X21Y1/W240;X21Y1/W240/N242;1;X20Y1/C5;X20Y1/C5/W241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_10_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10401 ] ,
          "attributes": {
            "ROUTING": "X22Y5/S130;X22Y5/S130/F6;1;X22Y5/B2;X22Y5/B2/S130;1;X21Y6/S210;X21Y6/S210/W211;1;X21Y8/W210;X21Y8/W210/S212;1;X20Y8/B0;X20Y8/B0/W211;1;X22Y5/F6;;1;X22Y5/SN10;X22Y5/SN10/F6;1;X22Y6/W210;X22Y6/W210/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_237_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10399 ] ,
          "attributes": {
            "ROUTING": "X23Y10/E250;X23Y10/E250/S130;1;X23Y10/B5;X23Y10/B5/E250;1;X23Y10/F0;;1;X23Y10/S130;X23Y10/S130/F0;1;X23Y10/S250;X23Y10/S250/S130;1;X23Y11/B4;X23Y11/B4/S251;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_109_D": {
          "hide_name": 0,
          "bits": [ 10397 ] ,
          "attributes": {
            "ROUTING": "X23Y11/F4;;1;X23Y11/XD4;X23Y11/XD4/F4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_236_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10395 ] ,
          "attributes": {
            "ROUTING": "X25Y8/S100;X25Y8/S100/F6;1;X25Y8/E210;X25Y8/E210/S100;1;X26Y8/B0;X26Y8/B0/E211;1;X25Y8/F6;;1;X25Y8/EW10;X25Y8/EW10/F6;1;X24Y8/S210;X24Y8/S210/W111;1;X24Y10/B3;X24Y10/B3/S212;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_108_D": {
          "hide_name": 0,
          "bits": [ 10393 ] ,
          "attributes": {
            "ROUTING": "X26Y8/F0;;1;X26Y8/XD0;X26Y8/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_235_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10391 ] ,
          "attributes": {
            "ROUTING": "X23Y12/B2;X23Y12/B2/X03;1;X23Y12/F6;;1;X23Y12/X03;X23Y12/X03/F6;1;X23Y12/B4;X23Y12/B4/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_107_D": {
          "hide_name": 0,
          "bits": [ 10389 ] ,
          "attributes": {
            "ROUTING": "X23Y12/F2;;1;X23Y12/D1;X23Y12/D1/F2;1;X23Y12/XD1;X23Y12/XD1/D1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_234_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10387 ] ,
          "attributes": {
            "ROUTING": "X23Y7/S130;X23Y7/S130/F5;1;X23Y8/W270;X23Y8/W270/S131;1;X22Y8/S270;X22Y8/S270/W271;1;X22Y10/B4;X22Y10/B4/S272;1;X23Y7/B0;X23Y7/B0/X04;1;X23Y7/X04;X23Y7/X04/F5;1;X23Y7/F5;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_106_D": {
          "hide_name": 0,
          "bits": [ 10385 ] ,
          "attributes": {
            "ROUTING": "X23Y7/F0;;1;X23Y7/XD0;X23Y7/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_233_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10383 ] ,
          "attributes": {
            "ROUTING": "X24Y13/X07;X24Y13/X07/F4;1;X24Y13/B0;X24Y13/B0/X07;1;X24Y13/F4;;1;X24Y13/EW10;X24Y13/EW10/F4;1;X23Y13/B3;X23Y13/B3/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_105_D": {
          "hide_name": 0,
          "bits": [ 10381 ] ,
          "attributes": {
            "ROUTING": "X24Y13/F0;;1;X24Y13/XD0;X24Y13/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_111_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10379 ] ,
          "attributes": {
            "ROUTING": "X24Y11/W200;X24Y11/W200/S201;1;X23Y11/X05;X23Y11/X05/W201;1;X23Y11/C4;X23Y11/C4/X05;1;X26Y10/SN20;X26Y10/SN20/F0;1;X26Y9/N220;X26Y9/N220/N121;1;X26Y7/C6;X26Y7/C6/N222;1;X23Y12/X01;X23Y12/X01/W201;1;X23Y12/C2;X23Y12/C2/X01;1;X24Y10/N200;X24Y10/N200/W202;1;X24Y8/W200;X24Y8/W200/N202;1;X23Y8/N200;X23Y8/N200/W201;1;X23Y7/X01;X23Y7/X01/N201;1;X23Y7/C0;X23Y7/C0/X01;1;X24Y12/S210;X24Y12/S210/S202;1;X24Y13/X02;X24Y13/X02/S211;1;X24Y13/C0;X24Y13/C0/X02;1;X26Y10/W200;X26Y10/W200/F0;1;X24Y10/S200;X24Y10/S200/W202;1;X24Y12/W200;X24Y12/W200/S202;1;X22Y12/X01;X22Y12/X01/W202;1;X22Y12/C1;X22Y12/C1/X01;1;X26Y10/F0;;1;X26Y10/N200;X26Y10/N200/F0;1;X26Y8/X01;X26Y8/X01/N202;1;X26Y8/C0;X26Y8/C0/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_238_D_LUT4_F_I2_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 10378 ] ,
          "attributes": {
            "ROUTING": "X22Y13/N100;X22Y13/N100/F7;1;X22Y12/B7;X22Y12/B7/N101;1;X22Y13/F7;;1;X22Y13/S100;X22Y13/S100/F7;1;X22Y13/N210;X22Y13/N210/S100;1;X22Y12/B1;X22Y12/B1/N211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_104_D": {
          "hide_name": 0,
          "bits": [ 10376 ] ,
          "attributes": {
            "ROUTING": "X22Y12/F1;;1;X22Y12/XD1;X22Y12/XD1/F1;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_231_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10374 ] ,
          "attributes": {
            "ROUTING": "X25Y7/EW10;X25Y7/EW10/F2;1;X24Y7/B1;X24Y7/B1/W111;1;X25Y7/F2;;1;X25Y7/S100;X25Y7/S100/F2;1;X25Y7/B0;X25Y7/B0/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_103_D": {
          "hide_name": 0,
          "bits": [ 10372 ] ,
          "attributes": {
            "ROUTING": "X25Y7/F0;;1;X25Y7/XD0;X25Y7/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_230_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10370 ] ,
          "attributes": {
            "ROUTING": "X27Y10/W250;X27Y10/W250/N111;1;X27Y10/B1;X27Y10/B1/W250;1;X27Y11/F7;;1;X27Y11/SN10;X27Y11/SN10/F7;1;X27Y12/B3;X27Y12/B3/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_102_D": {
          "hide_name": 0,
          "bits": [ 10368 ] ,
          "attributes": {
            "ROUTING": "X27Y12/F3;;1;X27Y12/B4;X27Y12/B4/F3;1;X27Y12/XD4;X27Y12/XD4/B4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_229_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10366 ] ,
          "attributes": {
            "ROUTING": "X21Y10/S240;X21Y10/S240/F4;1;X21Y11/X03;X21Y11/X03/S241;1;X21Y11/B3;X21Y11/B3/X03;1;X21Y10/F4;;1;X21Y10/S130;X21Y10/S130/F4;1;X21Y10/B3;X21Y10/B3/S130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_101_D": {
          "hide_name": 0,
          "bits": [ 10364 ] ,
          "attributes": {
            "ROUTING": "X21Y11/F3;;1;X21Y11/XD3;X21Y11/XD3/F3;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_97_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10360 ] ,
          "attributes": {
            "ROUTING": "X25Y13/S250;X25Y13/S250/S242;1;X25Y15/W250;X25Y15/W250/S252;1;X24Y15/N250;X24Y15/N250/W251;1;X24Y14/X06;X24Y14/X06/N251;1;X24Y14/C5;X24Y14/C5/X06;1;X25Y7/C0;X25Y7/C0/E100;1;X25Y9/S210;X25Y9/S210/S212;1;X25Y11/S240;X25Y11/S240/S212;1;X25Y12/E240;X25Y12/E240/S241;1;X27Y12/C3;X27Y12/C3/E242;1;X25Y7/E100;X25Y7/E100/F1;1;X25Y7/S210;X25Y7/S210/F1;1;X20Y11/S240;X20Y11/S240/E241;1;X20Y13/S240;X20Y13/S240/S242;1;X20Y14/X05;X20Y14/X05/S241;1;X20Y14/C5;X20Y14/C5/X05;1;X20Y13/X04;X20Y13/X04/E251;1;X20Y13/C0;X20Y13/C0/X04;1;X19Y10/E240;X19Y10/E240/S241;1;X21Y10/C2;X21Y10/C2/E242;1;X19Y11/E240;X19Y11/E240/S242;1;X21Y11/C3;X21Y11/C3/E242;1;X25Y7/F1;;1;X25Y7/W210;X25Y7/W210/F1;1;X23Y7/W810;X23Y7/W810/W212;1;X19Y7/S210;X19Y7/S210/W814;1;X19Y9/S240;X19Y9/S240/S212;1;X19Y11/S250;X19Y11/S250/S242;1;X19Y13/E250;X19Y13/E250/S252;1;X25Y7/SN20;X25Y7/SN20/F1;1;X25Y8/E260;X25Y8/E260/S121;1;X26Y8/C4;X26Y8/C4/E261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_228_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10358 ] ,
          "attributes": {
            "ROUTING": "X26Y8/W100;X26Y8/W100/F7;1;X26Y8/B4;X26Y8/B4/W100;1;X26Y8/F7;;1;X26Y8/W270;X26Y8/W270/F7;1;X24Y8/X08;X24Y8/X08/W272;1;X24Y8/B6;X24Y8/B6/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_100_D": {
          "hide_name": 0,
          "bits": [ 10356 ] ,
          "attributes": {
            "ROUTING": "X26Y8/F4;;1;X26Y8/XD4;X26Y8/XD4/F4;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_10_D": {
          "hide_name": 0,
          "bits": [ 10354 ] ,
          "attributes": {
            "ROUTING": "X20Y8/F0;;1;X20Y8/XD0;X20Y8/XD0/F0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 10352 ] ,
          "attributes": {
            "ROUTING": "X24Y5/F6;;1;X24Y5/C0;X24Y5/C0/F6;1;X24Y5/XD0;X24Y5/XD0/C0;1"
          }
        },
        "externalFlash.dataIn_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 10350 ] ,
          "attributes": {
            "ROUTING": "X21Y4/F3;;1;X21Y4/XD3;X21Y4/XD3/F3;1"
          }
        },
        "externalFlash.dataIn[255]": {
          "hide_name": 0,
          "bits": [ 10348 ] ,
          "attributes": {
            "ROUTING": "X21Y4/X02;X21Y4/X02/Q3;1;X21Y4/A3;X21Y4/A3/X02;1;X21Y4/Q3;;1;X21Y4/E100;X21Y4/E100/Q3;1;X21Y4/A5;X21Y4/A5/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataIn[246]": {
          "hide_name": 0,
          "bits": [ 10345 ] ,
          "attributes": {
            "ROUTING": "X24Y8/X01;X24Y8/X01/Q0;1;X24Y8/B4;X24Y8/B4/X01;1;X24Y8/Q0;;1;X24Y8/N200;X24Y8/N200/Q0;1;X24Y8/A0;X24Y8/A0/N200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataIn[156]": {
          "hide_name": 0,
          "bits": [ 10342 ] ,
          "attributes": {
            "ROUTING": "X20Y14/A5;X20Y14/A5/Q5;1;X20Y14/Q5;;1;X20Y14/S250;X20Y14/S250/Q5;1;X20Y15/A1;X20Y15/A1/S251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_99_D": {
          "hide_name": 0,
          "bits": [ 10339 ] ,
          "attributes": {
            "ROUTING": "X20Y15/F1;;1;X20Y15/XD1;X20Y15/XD1/F1;1"
          }
        },
        "externalFlash.dataIn[157]": {
          "hide_name": 0,
          "bits": [ 10337 ] ,
          "attributes": {
            "ROUTING": "X21Y10/E200;X21Y10/E200/Q0;1;X21Y10/A2;X21Y10/A2/E200;1;X21Y10/Q0;;1;X21Y10/X01;X21Y10/X01/Q0;1;X21Y10/B5;X21Y10/B5/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_98_D": {
          "hide_name": 0,
          "bits": [ 10334 ] ,
          "attributes": {
            "ROUTING": "X21Y10/F5;;1;X21Y10/XD5;X21Y10/XD5/F5;1"
          }
        },
        "externalFlash.dataIn[158]": {
          "hide_name": 0,
          "bits": [ 10332 ] ,
          "attributes": {
            "ROUTING": "X24Y14/A5;X24Y14/A5/Q5;1;X24Y14/Q5;;1;X24Y14/W130;X24Y14/W130/Q5;1;X24Y14/E270;X24Y14/E270/W130;1;X25Y14/A1;X25Y14/A1/E271;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_97_D": {
          "hide_name": 0,
          "bits": [ 10329 ] ,
          "attributes": {
            "ROUTING": "X25Y14/F1;;1;X25Y14/B3;X25Y14/B3/F1;1;X25Y14/XD3;X25Y14/XD3/B3;1"
          }
        },
        "externalFlash.dataIn[159]": {
          "hide_name": 0,
          "bits": [ 10327 ] ,
          "attributes": {
            "ROUTING": "X20Y13/N100;X20Y13/N100/Q0;1;X20Y13/A0;X20Y13/A0/N100;1;X20Y13/Q0;;1;X20Y13/X05;X20Y13/X05/Q0;1;X20Y13/B7;X20Y13/B7/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_96_D": {
          "hide_name": 0,
          "bits": [ 10324 ] ,
          "attributes": {
            "ROUTING": "X20Y13/F7;;1;X20Y13/A3;X20Y13/A3/F7;1;X20Y13/XD3;X20Y13/XD3/A3;1"
          }
        },
        "externalFlash.dataIn[160]": {
          "hide_name": 0,
          "bits": [ 10322 ] ,
          "attributes": {
            "ROUTING": "X28Y6/E100;X28Y6/E100/Q4;1;X28Y6/A4;X28Y6/A4/E100;1;X28Y6/Q4;;1;X28Y6/X03;X28Y6/X03/Q4;1;X28Y6/B2;X28Y6/B2/X03;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_95_D": {
          "hide_name": 0,
          "bits": [ 10320 ] ,
          "attributes": {
            "ROUTING": "X28Y6/F2;;1;X28Y6/D5;X28Y6/D5/F2;1;X28Y6/XD5;X28Y6/XD5/D5;1"
          }
        },
        "externalFlash.dataIn[161]": {
          "hide_name": 0,
          "bits": [ 10318 ] ,
          "attributes": {
            "ROUTING": "X30Y11/S130;X30Y11/S130/Q5;1;X30Y12/W230;X30Y12/W230/S131;1;X29Y12/B7;X29Y12/B7/W231;1;X30Y11/Q5;;1;X30Y11/A5;X30Y11/A5/Q5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_94_D": {
          "hide_name": 0,
          "bits": [ 10316 ] ,
          "attributes": {
            "ROUTING": "X29Y12/F7;;1;X29Y12/A1;X29Y12/A1/F7;1;X29Y12/XD1;X29Y12/XD1/A1;1"
          }
        },
        "externalFlash.dataIn[162]": {
          "hide_name": 0,
          "bits": [ 10314 ] ,
          "attributes": {
            "ROUTING": "X30Y7/E130;X30Y7/E130/Q5;1;X30Y7/A7;X30Y7/A7/E130;1;X30Y7/Q5;;1;X30Y7/N100;X30Y7/N100/Q5;1;X30Y7/A1;X30Y7/A1/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_93_D": {
          "hide_name": 0,
          "bits": [ 10312 ] ,
          "attributes": {
            "ROUTING": "X30Y7/F7;;1;X30Y7/A0;X30Y7/A0/F7;1;X30Y7/XD0;X30Y7/XD0/A0;1"
          }
        },
        "externalFlash.dataIn[163]": {
          "hide_name": 0,
          "bits": [ 10310 ] ,
          "attributes": {
            "ROUTING": "X26Y8/S130;X26Y8/S130/Q3;1;X26Y8/B2;X26Y8/B2/S130;1;X26Y8/Q3;;1;X26Y8/E130;X26Y8/E130/Q3;1;X26Y8/A6;X26Y8/A6/E130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_92_D": {
          "hide_name": 0,
          "bits": [ 10308 ] ,
          "attributes": {
            "ROUTING": "X26Y8/F2;;1;X26Y8/XD2;X26Y8/XD2/F2;1"
          }
        },
        "externalFlash.dataIn[164]": {
          "hide_name": 0,
          "bits": [ 10306 ] ,
          "attributes": {
            "ROUTING": "X23Y8/N100;X23Y8/N100/Q3;1;X23Y8/E200;X23Y8/E200/N100;1;X23Y8/A3;X23Y8/A3/E200;1;X23Y11/E260;X23Y11/E260/S261;1;X24Y11/X07;X24Y11/X07/E261;1;X24Y11/B1;X24Y11/B1/X07;1;X23Y8/Q3;;1;X23Y8/S230;X23Y8/S230/Q3;1;X23Y10/S260;X23Y10/S260/S232;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_91_D": {
          "hide_name": 0,
          "bits": [ 10304 ] ,
          "attributes": {
            "ROUTING": "X24Y11/F1;;1;X24Y11/XD1;X24Y11/XD1/F1;1"
          }
        },
        "externalFlash.dataIn[165]": {
          "hide_name": 0,
          "bits": [ 10302 ] ,
          "attributes": {
            "ROUTING": "X23Y8/E130;X23Y8/E130/Q1;1;X23Y8/A6;X23Y8/A6/E130;1;X23Y8/Q1;;1;X23Y8/S130;X23Y8/S130/Q1;1;X23Y8/B2;X23Y8/B2/S130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_90_D": {
          "hide_name": 0,
          "bits": [ 10300 ] ,
          "attributes": {
            "ROUTING": "X23Y8/F2;;1;X23Y8/XD2;X23Y8/XD2/F2;1"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 10298 ] ,
          "attributes": {
            "ROUTING": "X24Y8/F4;;1;X24Y8/XD4;X24Y8/XD4/F4;1"
          }
        },
        "externalFlash.dataIn[247]": {
          "hide_name": 0,
          "bits": [ 10296 ] ,
          "attributes": {
            "ROUTING": "X20Y7/A3;X20Y7/A3/N130;1;X20Y7/Q3;;1;X20Y7/N130;X20Y7/N130/Q3;1;X20Y7/N240;X20Y7/N240/N130;1;X20Y7/B4;X20Y7/B4/N240;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataIn[166]": {
          "hide_name": 0,
          "bits": [ 10293 ] ,
          "attributes": {
            "ROUTING": "X30Y14/S100;X30Y14/S100/Q3;1;X30Y14/S210;X30Y14/S210/S100;1;X30Y14/A6;X30Y14/A6/S210;1;X30Y14/Q3;;1;X30Y14/S130;X30Y14/S130/Q3;1;X30Y14/B2;X30Y14/B2/S130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_89_D": {
          "hide_name": 0,
          "bits": [ 10291 ] ,
          "attributes": {
            "ROUTING": "X30Y14/F2;;1;X30Y14/XD2;X30Y14/XD2/F2;1"
          }
        },
        "externalFlash.dataIn[167]": {
          "hide_name": 0,
          "bits": [ 10289 ] ,
          "attributes": {
            "ROUTING": "X23Y13/W250;X23Y13/W250/Q5;1;X23Y13/B1;X23Y13/B1/W250;1;X23Y13/Q5;;1;X23Y13/E130;X23Y13/E130/Q5;1;X23Y13/A6;X23Y13/A6/E130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_88_D": {
          "hide_name": 0,
          "bits": [ 10286 ] ,
          "attributes": {
            "ROUTING": "X23Y13/F1;;1;X23Y13/XD1;X23Y13/XD1/F1;1"
          }
        },
        "externalFlash.dataIn[168]": {
          "hide_name": 0,
          "bits": [ 10284 ] ,
          "attributes": {
            "ROUTING": "X28Y7/EW10;X28Y7/EW10/Q3;1;X27Y7/N250;X27Y7/N250/W111;1;X27Y6/A3;X27Y6/A3/N251;1;X28Y7/Q3;;1;X28Y7/E100;X28Y7/E100/Q3;1;X28Y7/A5;X28Y7/A5/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_87_D": {
          "hide_name": 0,
          "bits": [ 10281 ] ,
          "attributes": {
            "ROUTING": "X27Y6/F3;;1;X27Y6/B5;X27Y6/B5/F3;1;X27Y6/XD5;X27Y6/XD5/B5;1"
          }
        },
        "externalFlash.dataIn[169]": {
          "hide_name": 0,
          "bits": [ 10279 ] ,
          "attributes": {
            "ROUTING": "X30Y13/E100;X30Y13/E100/Q1;1;X30Y13/A4;X30Y13/A4/E100;1;X30Y13/Q1;;1;X30Y13/N210;X30Y13/N210/Q1;1;X30Y13/A2;X30Y13/A2/N210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_86_D": {
          "hide_name": 0,
          "bits": [ 10276 ] ,
          "attributes": {
            "ROUTING": "X30Y13/F2;;1;X30Y13/XD2;X30Y13/XD2/F2;1"
          }
        },
        "externalFlash.dataIn[170]": {
          "hide_name": 0,
          "bits": [ 10274 ] ,
          "attributes": {
            "ROUTING": "X31Y8/SN20;X31Y8/SN20/Q2;1;X31Y7/W220;X31Y7/W220/N121;1;X29Y7/X05;X29Y7/X05/W222;1;X29Y7/A3;X29Y7/A3/X05;1;X31Y8/Q2;;1;X31Y8/X01;X31Y8/X01/Q2;1;X31Y8/A1;X31Y8/A1/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_85_D": {
          "hide_name": 0,
          "bits": [ 10271 ] ,
          "attributes": {
            "ROUTING": "X29Y7/F3;;1;X29Y7/B2;X29Y7/B2/F3;1;X29Y7/XD2;X29Y7/XD2/B2;1"
          }
        },
        "externalFlash.dataIn[171]": {
          "hide_name": 0,
          "bits": [ 10269 ] ,
          "attributes": {
            "ROUTING": "X29Y11/W200;X29Y11/W200/N100;1;X29Y11/A7;X29Y11/A7/W200;1;X29Y11/Q5;;1;X29Y11/N100;X29Y11/N100/Q5;1;X29Y10/W200;X29Y10/W200/N101;1;X27Y10/W210;X27Y10/W210/W202;1;X26Y10/X06;X26Y10/X06/W211;1;X26Y10/A5;X26Y10/A5/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_84_D": {
          "hide_name": 0,
          "bits": [ 10266 ] ,
          "attributes": {
            "ROUTING": "X26Y10/F5;;1;X26Y10/XD5;X26Y10/XD5/F5;1"
          }
        },
        "externalFlash.dataIn[172]": {
          "hide_name": 0,
          "bits": [ 10264 ] ,
          "attributes": {
            "ROUTING": "X26Y14/X01;X26Y14/X01/Q0;1;X26Y14/A0;X26Y14/A0/X01;1;X26Y14/Q0;;1;X26Y14/S100;X26Y14/S100/Q0;1;X26Y15/E200;X26Y15/E200/S101;1;X26Y15/A2;X26Y15/A2/E200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_83_D": {
          "hide_name": 0,
          "bits": [ 10261 ] ,
          "attributes": {
            "ROUTING": "X26Y15/F2;;1;X26Y15/D0;X26Y15/D0/F2;1;X26Y15/XD0;X26Y15/XD0/D0;1"
          }
        },
        "externalFlash.dataIn[173]": {
          "hide_name": 0,
          "bits": [ 10259 ] ,
          "attributes": {
            "ROUTING": "X27Y13/EW20;X27Y13/EW20/Q5;1;X26Y13/N220;X26Y13/N220/W121;1;X26Y12/X07;X26Y12/X07/N221;1;X26Y12/A2;X26Y12/A2/X07;1;X27Y13/N130;X27Y13/N130/Q5;1;X27Y13/A2;X27Y13/A2/N130;1;X27Y13/Q5;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_82_D": {
          "hide_name": 0,
          "bits": [ 10256 ] ,
          "attributes": {
            "ROUTING": "X26Y12/F2;;1;X26Y12/XD2;X26Y12/XD2/F2;1"
          }
        },
        "externalFlash.dataIn[174]": {
          "hide_name": 0,
          "bits": [ 10254 ] ,
          "attributes": {
            "ROUTING": "X31Y14/N100;X31Y14/N100/Q4;1;X31Y14/A0;X31Y14/A0/N100;1;X31Y14/Q4;;1;X31Y14/SN20;X31Y14/SN20/Q4;1;X31Y15/B5;X31Y15/B5/S121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_81_D": {
          "hide_name": 0,
          "bits": [ 10251 ] ,
          "attributes": {
            "ROUTING": "X31Y15/F5;;1;X31Y15/A3;X31Y15/A3/F5;1;X31Y15/XD3;X31Y15/XD3/A3;1"
          }
        },
        "externalFlash.dataIn[175]": {
          "hide_name": 0,
          "bits": [ 10249 ] ,
          "attributes": {
            "ROUTING": "X28Y14/EW10;X28Y14/EW10/Q1;1;X27Y14/B5;X27Y14/B5/W111;1;X28Y14/Q1;;1;X28Y14/X02;X28Y14/X02/Q1;1;X28Y14/A1;X28Y14/A1/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_80_D": {
          "hide_name": 0,
          "bits": [ 10246 ] ,
          "attributes": {
            "ROUTING": "X27Y14/F5;;1;X27Y14/XD5;X27Y14/XD5/F5;1"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 10244 ] ,
          "attributes": {
            "ROUTING": "X20Y7/F4;;1;X20Y7/XD4;X20Y7/XD4/F4;1"
          }
        },
        "externalFlash.dataIn[248]": {
          "hide_name": 0,
          "bits": [ 10242 ] ,
          "attributes": {
            "ROUTING": "X25Y1/N130;X25Y1/N130/Q2;1;X25Y1/A2;X25Y1/A2/N130;1;X25Y1/Q2;;1;X25Y1/S100;X25Y1/S100/Q2;1;X25Y1/B0;X25Y1/B0/S100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataIn[176]": {
          "hide_name": 0,
          "bits": [ 10239 ] ,
          "attributes": {
            "ROUTING": "X29Y7/W210;X29Y7/W210/Q1;1;X27Y7/X02;X27Y7/X02/W212;1;X27Y7/A3;X27Y7/A3/X02;1;X29Y7/Q1;;1;X29Y7/X06;X29Y7/X06/Q1;1;X29Y7/A6;X29Y7/A6/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_79_D": {
          "hide_name": 0,
          "bits": [ 10236 ] ,
          "attributes": {
            "ROUTING": "X27Y7/F3;;1;X27Y7/B1;X27Y7/B1/F3;1;X27Y7/XD1;X27Y7/XD1/B1;1"
          }
        },
        "externalFlash.dataIn[177]": {
          "hide_name": 0,
          "bits": [ 10234 ] ,
          "attributes": {
            "ROUTING": "X30Y10/S130;X30Y10/S130/Q1;1;X30Y11/A1;X30Y11/A1/S131;1;X30Y10/Q1;;1;X30Y10/N130;X30Y10/N130/Q1;1;X30Y10/A3;X30Y10/A3/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_78_D": {
          "hide_name": 0,
          "bits": [ 10232 ] ,
          "attributes": {
            "ROUTING": "X30Y11/F1;;1;X30Y11/XD1;X30Y11/XD1/F1;1"
          }
        },
        "externalFlash.dataIn[178]": {
          "hide_name": 0,
          "bits": [ 10230 ] ,
          "attributes": {
            "ROUTING": "X29Y8/E130;X29Y8/E130/Q1;1;X29Y8/A7;X29Y8/A7/E130;1;X29Y8/Q1;;1;X29Y8/X02;X29Y8/X02/Q1;1;X29Y8/A1;X29Y8/A1/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_77_D": {
          "hide_name": 0,
          "bits": [ 10227 ] ,
          "attributes": {
            "ROUTING": "X29Y8/F7;;1;X29Y8/A5;X29Y8/A5/F7;1;X29Y8/XD5;X29Y8/XD5/A5;1"
          }
        },
        "externalFlash.dataIn[179]": {
          "hide_name": 0,
          "bits": [ 10225 ] ,
          "attributes": {
            "ROUTING": "X29Y12/E130;X29Y12/E130/Q5;1;X29Y12/A6;X29Y12/A6/E130;1;X29Y12/Q5;;1;X29Y12/N250;X29Y12/N250/Q5;1;X29Y10/A3;X29Y10/A3/N252;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_76_D": {
          "hide_name": 0,
          "bits": [ 10222 ] ,
          "attributes": {
            "ROUTING": "X29Y10/F3;;1;X29Y10/XD3;X29Y10/XD3/F3;1"
          }
        },
        "externalFlash.dataIn[180]": {
          "hide_name": 0,
          "bits": [ 10220 ] ,
          "attributes": {
            "ROUTING": "X25Y12/A1;X25Y12/A1/N100;1;X25Y12/Q4;;1;X25Y12/N100;X25Y12/N100/Q4;1;X25Y12/A0;X25Y12/A0/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_75_D": {
          "hide_name": 0,
          "bits": [ 10217 ] ,
          "attributes": {
            "ROUTING": "X25Y12/F0;;1;X25Y12/XD0;X25Y12/XD0/F0;1"
          }
        },
        "externalFlash.dataIn[181]": {
          "hide_name": 0,
          "bits": [ 10215 ] ,
          "attributes": {
            "ROUTING": "X26Y12/SN10;X26Y12/SN10/Q5;1;X26Y11/N250;X26Y11/N250/N111;1;X26Y11/B7;X26Y11/B7/N250;1;X26Y12/Q5;;1;X26Y12/A5;X26Y12/A5/Q5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_74_D": {
          "hide_name": 0,
          "bits": [ 10212 ] ,
          "attributes": {
            "ROUTING": "X26Y11/F7;;1;X26Y11/A3;X26Y11/A3/F7;1;X26Y11/XD3;X26Y11/XD3/A3;1"
          }
        },
        "externalFlash.dataIn[182]": {
          "hide_name": 0,
          "bits": [ 10210 ] ,
          "attributes": {
            "ROUTING": "X29Y14/S200;X29Y14/S200/Q0;1;X29Y15/X01;X29Y15/X01/S201;1;X29Y15/B3;X29Y15/B3/X01;1;X29Y14/Q0;;1;X29Y14/N200;X29Y14/N200/Q0;1;X29Y14/A1;X29Y14/A1/N200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_73_D": {
          "hide_name": 0,
          "bits": [ 10207 ] ,
          "attributes": {
            "ROUTING": "X29Y15/F3;;1;X29Y15/B1;X29Y15/B1/F3;1;X29Y15/XD1;X29Y15/XD1/B1;1"
          }
        },
        "externalFlash.dataIn[183]": {
          "hide_name": 0,
          "bits": [ 10205 ] ,
          "attributes": {
            "ROUTING": "X27Y13/N200;X27Y13/N200/Q0;1;X27Y13/A0;X27Y13/A0/N200;1;X27Y13/Q0;;1;X27Y13/SN10;X27Y13/SN10/Q0;1;X27Y14/B1;X27Y14/B1/S111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_72_D": {
          "hide_name": 0,
          "bits": [ 10202 ] ,
          "attributes": {
            "ROUTING": "X27Y14/F1;;1;X27Y14/XD1;X27Y14/XD1/F1;1"
          }
        },
        "externalFlash.dataIn[184]": {
          "hide_name": 0,
          "bits": [ 10200 ] ,
          "attributes": {
            "ROUTING": "X28Y7/S130;X28Y7/S130/Q0;1;X28Y7/W250;X28Y7/W250/S130;1;X27Y7/A4;X27Y7/A4/W251;1;X28Y7/Q0;;1;X28Y7/N200;X28Y7/N200/Q0;1;X28Y7/A0;X28Y7/A0/N200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_71_D": {
          "hide_name": 0,
          "bits": [ 10197 ] ,
          "attributes": {
            "ROUTING": "X27Y7/F4;;1;X27Y7/XD4;X27Y7/XD4/F4;1"
          }
        },
        "externalFlash.dataIn[185]": {
          "hide_name": 0,
          "bits": [ 10195 ] ,
          "attributes": {
            "ROUTING": "X29Y13/N100;X29Y13/N100/Q0;1;X29Y13/A1;X29Y13/A1/N100;1;X29Y13/Q0;;1;X29Y13/EW10;X29Y13/EW10/Q0;1;X30Y13/A3;X30Y13/A3/E111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_70_D": {
          "hide_name": 0,
          "bits": [ 10192 ] ,
          "attributes": {
            "ROUTING": "X30Y13/F3;;1;X30Y13/XD3;X30Y13/XD3/F3;1"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 10190 ] ,
          "attributes": {
            "ROUTING": "X25Y1/F0;;1;X25Y1/XD0;X25Y1/XD0/F0;1"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_3_D_LUT4_F_I2_LUT2_I1_F_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 10188 ] ,
          "attributes": {
            "ROUTING": "X22Y2/E200;X22Y2/E200/Q0;1;X22Y2/A2;X22Y2/A2/E200;1;X22Y2/Q0;;1;X22Y2/N200;X22Y2/N200/Q0;1;X22Y2/A0;X22Y2/A0/N200;1",
            "hdlname": "externalFlash dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn[186]": {
          "hide_name": 0,
          "bits": [ 10185 ] ,
          "attributes": {
            "ROUTING": "X29Y8/X07;X29Y8/X07/Q4;1;X29Y8/A4;X29Y8/A4/X07;1;X29Y8/Q4;;1;X29Y8/EW10;X29Y8/EW10/Q4;1;X28Y8/W210;X28Y8/W210/W111;1;X27Y8/B4;X27Y8/B4/W211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_69_D": {
          "hide_name": 0,
          "bits": [ 10182 ] ,
          "attributes": {
            "ROUTING": "X27Y8/F4;;1;X27Y8/XD4;X27Y8/XD4/F4;1"
          }
        },
        "externalFlash.dataIn[187]": {
          "hide_name": 0,
          "bits": [ 10180 ] ,
          "attributes": {
            "ROUTING": "X29Y11/W130;X29Y11/W130/Q1;1;X29Y11/N270;X29Y11/N270/W130;1;X29Y10/B4;X29Y10/B4/N271;1;X29Y11/Q1;;1;X29Y11/X02;X29Y11/X02/Q1;1;X29Y11/A1;X29Y11/A1/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_68_D": {
          "hide_name": 0,
          "bits": [ 10177 ] ,
          "attributes": {
            "ROUTING": "X29Y10/F4;;1;X29Y10/XD4;X29Y10/XD4/F4;1"
          }
        },
        "externalFlash.dataIn[188]": {
          "hide_name": 0,
          "bits": [ 10175 ] ,
          "attributes": {
            "ROUTING": "X23Y14/SN20;X23Y14/SN20/Q4;1;X23Y15/B4;X23Y15/B4/S121;1;X23Y14/Q4;;1;X23Y14/E100;X23Y14/E100/Q4;1;X23Y14/A4;X23Y14/A4/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_67_D": {
          "hide_name": 0,
          "bits": [ 10172 ] ,
          "attributes": {
            "ROUTING": "X23Y15/F4;;1;X23Y15/C0;X23Y15/C0/F4;1;X23Y15/XD0;X23Y15/XD0/C0;1"
          }
        },
        "externalFlash.dataIn[189]": {
          "hide_name": 0,
          "bits": [ 10170 ] ,
          "attributes": {
            "ROUTING": "X22Y11/X03;X22Y11/X03/Q4;1;X22Y11/B3;X22Y11/B3/X03;1;X22Y11/Q4;;1;X22Y11/X07;X22Y11/X07/Q4;1;X22Y11/A4;X22Y11/A4/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_66_D": {
          "hide_name": 0,
          "bits": [ 10167 ] ,
          "attributes": {
            "ROUTING": "X22Y11/F3;;1;X22Y11/XD3;X22Y11/XD3/F3;1"
          }
        },
        "externalFlash.dataIn[190]": {
          "hide_name": 0,
          "bits": [ 10165 ] ,
          "attributes": {
            "ROUTING": "X30Y13/B7;X30Y13/B7/E131;1;X29Y13/Q3;;1;X29Y13/E130;X29Y13/E130/Q3;1;X29Y13/A7;X29Y13/A7/E130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_65_D": {
          "hide_name": 0,
          "bits": [ 10162 ] ,
          "attributes": {
            "ROUTING": "X30Y13/F7;;1;X30Y13/A5;X30Y13/A5/F7;1;X30Y13/XD5;X30Y13/XD5/A5;1"
          }
        },
        "externalFlash.dataIn[191]": {
          "hide_name": 0,
          "bits": [ 10160 ] ,
          "attributes": {
            "ROUTING": "X25Y14/EW10;X25Y14/EW10/Q2;1;X24Y14/W210;X24Y14/W210/W111;1;X22Y14/W210;X22Y14/W210/W212;1;X21Y14/B1;X21Y14/B1/W211;1;X25Y14/A0;X25Y14/A0/N100;1;X25Y14/Q2;;1;X25Y14/N100;X25Y14/N100/Q2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_64_D": {
          "hide_name": 0,
          "bits": [ 10157 ] ,
          "attributes": {
            "ROUTING": "X21Y14/F1;;1;X21Y14/XD1;X21Y14/XD1/F1;1"
          }
        },
        "externalFlash.dataIn[192]": {
          "hide_name": 0,
          "bits": [ 10155 ] ,
          "attributes": {
            "ROUTING": "X25Y2/A1;X25Y2/A1/N100;1;X25Y2/Q5;;1;X25Y2/N100;X25Y2/N100/Q5;1;X25Y2/A0;X25Y2/A0/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_63_D": {
          "hide_name": 0,
          "bits": [ 10153 ] ,
          "attributes": {
            "ROUTING": "X25Y2/F0;;1;X25Y2/D2;X25Y2/D2/F0;1;X25Y2/XD2;X25Y2/XD2/D2;1"
          }
        },
        "externalFlash.dataIn[193]": {
          "hide_name": 0,
          "bits": [ 10151 ] ,
          "attributes": {
            "ROUTING": "X24Y3/SN10;X24Y3/SN10/Q4;1;X24Y4/W210;X24Y4/W210/S111;1;X23Y4/B0;X23Y4/B0/W211;1;X24Y3/Q4;;1;X24Y3/E100;X24Y3/E100/Q4;1;X24Y3/A4;X24Y3/A4/E100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_62_D": {
          "hide_name": 0,
          "bits": [ 10149 ] ,
          "attributes": {
            "ROUTING": "X23Y4/F0;;1;X23Y4/XD0;X23Y4/XD0/F0;1"
          }
        },
        "externalFlash.dataIn[194]": {
          "hide_name": 0,
          "bits": [ 10147 ] ,
          "attributes": {
            "ROUTING": "X17Y6/S130;X17Y6/S130/Q5;1;X17Y7/A1;X17Y7/A1/S131;1;X17Y6/Q5;;1;X17Y6/N130;X17Y6/N130/Q5;1;X17Y6/A2;X17Y6/A2/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_61_D": {
          "hide_name": 0,
          "bits": [ 10145 ] ,
          "attributes": {
            "ROUTING": "X17Y7/F1;;1;X17Y7/XD1;X17Y7/XD1/F1;1"
          }
        },
        "externalFlash.dataIn[195]": {
          "hide_name": 0,
          "bits": [ 10143 ] ,
          "attributes": {
            "ROUTING": "X17Y6/X02;X17Y6/X02/Q3;1;X17Y6/A3;X17Y6/A3/X02;1;X17Y6/Q3;;1;X17Y6/S100;X17Y6/S100/Q3;1;X17Y6/B0;X17Y6/B0/S100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_60_D": {
          "hide_name": 0,
          "bits": [ 10141 ] ,
          "attributes": {
            "ROUTING": "X17Y6/F0;;1;X17Y6/XD0;X17Y6/XD0/F0;1"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 10139 ] ,
          "attributes": {
            "ROUTING": "X22Y2/F2;;1;X22Y2/D1;X22Y2/D1/F2;1;X22Y2/XD1;X22Y2/XD1/D1;1"
          }
        },
        "externalFlash.dataIn[250]": {
          "hide_name": 0,
          "bits": [ 10137 ] ,
          "attributes": {
            "ROUTING": "X18Y1/X02;X18Y1/X02/Q3;1;X18Y1/A3;X18Y1/A3/X02;1;X18Y1/Q3;;1;X18Y1/EW10;X18Y1/EW10/Q3;1;X19Y1/A3;X19Y1/A3/E111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataIn[196]": {
          "hide_name": 0,
          "bits": [ 10134 ] ,
          "attributes": {
            "ROUTING": "X17Y5/SN20;X17Y5/SN20/Q0;1;X17Y4/A4;X17Y4/A4/N121;1;X17Y5/Q0;;1;X17Y5/X01;X17Y5/X01/Q0;1;X17Y5/A0;X17Y5/A0/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_59_D": {
          "hide_name": 0,
          "bits": [ 10132 ] ,
          "attributes": {
            "ROUTING": "X17Y4/F4;;1;X17Y4/XD4;X17Y4/XD4/F4;1"
          }
        },
        "externalFlash.dataIn[197]": {
          "hide_name": 0,
          "bits": [ 10130 ] ,
          "attributes": {
            "ROUTING": "X21Y8/A6;X21Y8/A6/E130;1;X21Y8/Q5;;1;X21Y8/E130;X21Y8/E130/Q5;1;X22Y8/B1;X22Y8/B1/E131;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_58_D": {
          "hide_name": 0,
          "bits": [ 10128 ] ,
          "attributes": {
            "ROUTING": "X22Y8/F1;;1;X22Y8/XD1;X22Y8/XD1/F1;1"
          }
        },
        "externalFlash.dataIn[198]": {
          "hide_name": 0,
          "bits": [ 10126 ] ,
          "attributes": {
            "ROUTING": "X26Y13/N200;X26Y13/N200/Q0;1;X26Y13/A0;X26Y13/A0/N200;1;X26Y13/Q0;;1;X26Y13/SN10;X26Y13/SN10/Q0;1;X26Y14/B1;X26Y14/B1/S111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_57_D": {
          "hide_name": 0,
          "bits": [ 10124 ] ,
          "attributes": {
            "ROUTING": "X26Y14/F1;;1;X26Y14/XD1;X26Y14/XD1/F1;1"
          }
        },
        "externalFlash.dataIn[199]": {
          "hide_name": 0,
          "bits": [ 10122 ] ,
          "attributes": {
            "ROUTING": "X20Y14/E210;X20Y14/E210/Q1;1;X20Y14/A1;X20Y14/A1/E210;1;X20Y14/Q1;;1;X20Y14/SN20;X20Y14/SN20/Q1;1;X20Y15/B6;X20Y15/B6/S121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_56_D": {
          "hide_name": 0,
          "bits": [ 10119 ] ,
          "attributes": {
            "ROUTING": "X20Y15/F6;;1;X20Y15/C0;X20Y15/C0/F6;1;X20Y15/XD0;X20Y15/XD0/C0;1"
          }
        },
        "externalFlash.dataIn[200]": {
          "hide_name": 0,
          "bits": [ 10117 ] ,
          "attributes": {
            "ROUTING": "X25Y3/E100;X25Y3/E100/Q0;1;X25Y3/A5;X25Y3/A5/E100;1;X25Y3/Q0;;1;X25Y3/W100;X25Y3/W100/Q0;1;X24Y3/S240;X24Y3/S240/W101;1;X24Y3/B1;X24Y3/B1/S240;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_55_D": {
          "hide_name": 0,
          "bits": [ 10114 ] ,
          "attributes": {
            "ROUTING": "X24Y3/F1;;1;X24Y3/XD1;X24Y3/XD1/F1;1"
          }
        },
        "externalFlash.dataIn[201]": {
          "hide_name": 0,
          "bits": [ 10112 ] ,
          "attributes": {
            "ROUTING": "X23Y4/X03;X23Y4/X03/Q4;1;X23Y4/A7;X23Y4/A7/X03;1;X23Y4/Q4;;1;X23Y4/S130;X23Y4/S130/Q4;1;X23Y4/B2;X23Y4/B2/S130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_54_D": {
          "hide_name": 0,
          "bits": [ 10109 ] ,
          "attributes": {
            "ROUTING": "X23Y4/F2;;1;X23Y4/XD2;X23Y4/XD2/F2;1"
          }
        },
        "externalFlash.dataIn[202]": {
          "hide_name": 0,
          "bits": [ 10107 ] ,
          "attributes": {
            "ROUTING": "X16Y6/N130;X16Y6/N130/Q1;1;X16Y6/A3;X16Y6/A3/N130;1;X16Y6/Q1;;1;X16Y6/W100;X16Y6/W100/Q1;1;X16Y6/B4;X16Y6/B4/W100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_53_D": {
          "hide_name": 0,
          "bits": [ 10104 ] ,
          "attributes": {
            "ROUTING": "X16Y6/F4;;1;X16Y6/C5;X16Y6/C5/F4;1;X16Y6/XD5;X16Y6/XD5/C5;1"
          }
        },
        "externalFlash.dataIn[203]": {
          "hide_name": 0,
          "bits": [ 10102 ] ,
          "attributes": {
            "ROUTING": "X16Y5/S100;X16Y5/S100/Q4;1;X16Y5/B0;X16Y5/B0/S100;1;X16Y5/Q4;;1;X16Y5/E100;X16Y5/E100/Q4;1;X16Y5/A5;X16Y5/A5/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_52_D": {
          "hide_name": 0,
          "bits": [ 10099 ] ,
          "attributes": {
            "ROUTING": "X16Y5/F0;;1;X16Y5/D3;X16Y5/D3/F0;1;X16Y5/XD3;X16Y5/XD3/D3;1"
          }
        },
        "externalFlash.dataIn[204]": {
          "hide_name": 0,
          "bits": [ 10097 ] ,
          "attributes": {
            "ROUTING": "X17Y4/X02;X17Y4/X02/Q3;1;X17Y4/A2;X17Y4/A2/X02;1;X17Y4/Q3;;1;X17Y4/E230;X17Y4/E230/Q3;1;X18Y4/S230;X18Y4/S230/E231;1;X18Y5/A4;X18Y5/A4/S231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_51_D": {
          "hide_name": 0,
          "bits": [ 10094 ] ,
          "attributes": {
            "ROUTING": "X18Y5/F4;;1;X18Y5/C5;X18Y5/C5/F4;1;X18Y5/XD5;X18Y5/XD5/C5;1"
          }
        },
        "externalFlash.dataIn[205]": {
          "hide_name": 0,
          "bits": [ 10092 ] ,
          "attributes": {
            "ROUTING": "X23Y11/EW10;X23Y11/EW10/Q1;1;X22Y11/N210;X22Y11/N210/W111;1;X22Y10/B1;X22Y10/B1/N211;1;X23Y11/Q1;;1;X23Y11/S210;X23Y11/S210/Q1;1;X23Y11/A7;X23Y11/A7/S210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_50_D": {
          "hide_name": 0,
          "bits": [ 10089 ] ,
          "attributes": {
            "ROUTING": "X22Y10/F1;;1;X22Y10/B5;X22Y10/B5/F1;1;X22Y10/XD5;X22Y10/XD5/B5;1"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 10087 ] ,
          "attributes": {
            "ROUTING": "X19Y1/F3;;1;X19Y1/B5;X19Y1/B5/F3;1;X19Y1/XD5;X19Y1/XD5/B5;1"
          }
        },
        "externalFlash.dataIn[251]": {
          "hide_name": 0,
          "bits": [ 10085 ] ,
          "attributes": {
            "ROUTING": "X18Y2/N200;X18Y2/N200/Q0;1;X18Y2/A0;X18Y2/A0/N200;1;X18Y2/Q0;;1;X18Y2/W200;X18Y2/W200/Q0;1;X17Y2/X01;X17Y2/X01/W201;1;X17Y2/A7;X17Y2/A7/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataIn[206]": {
          "hide_name": 0,
          "bits": [ 10082 ] ,
          "attributes": {
            "ROUTING": "X24Y14/N100;X24Y14/N100/Q1;1;X24Y14/A1;X24Y14/A1/N100;1;X24Y14/Q1;;1;X24Y14/S130;X24Y14/S130/Q1;1;X24Y14/B3;X24Y14/B3/S130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_49_D": {
          "hide_name": 0,
          "bits": [ 10080 ] ,
          "attributes": {
            "ROUTING": "X24Y14/F3;;1;X24Y14/XD3;X24Y14/XD3/F3;1"
          }
        },
        "externalFlash.dataIn[207]": {
          "hide_name": 0,
          "bits": [ 10078 ] ,
          "attributes": {
            "ROUTING": "X20Y15/A7;X20Y15/A7/X01;1;X20Y15/Q2;;1;X20Y15/X01;X20Y15/X01/Q2;1;X20Y15/B5;X20Y15/B5/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_48_D": {
          "hide_name": 0,
          "bits": [ 10076 ] ,
          "attributes": {
            "ROUTING": "X20Y15/F5;;1;X20Y15/XD5;X20Y15/XD5/F5;1"
          }
        },
        "externalFlash.dataIn[208]": {
          "hide_name": 0,
          "bits": [ 10074 ] ,
          "attributes": {
            "ROUTING": "X23Y3/S100;X23Y3/S100/Q2;1;X23Y3/E210;X23Y3/E210/S100;1;X23Y3/A1;X23Y3/A1/E210;1;X23Y3/Q2;;1;X23Y3/N130;X23Y3/N130/Q2;1;X23Y3/A2;X23Y3/A2/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_47_D": {
          "hide_name": 0,
          "bits": [ 10072 ] ,
          "attributes": {
            "ROUTING": "X23Y3/F1;;1;X23Y3/XD1;X23Y3/XD1/F1;1"
          }
        },
        "externalFlash.dataIn[209]": {
          "hide_name": 0,
          "bits": [ 10070 ] ,
          "attributes": {
            "ROUTING": "X22Y4/B4;X22Y4/B4/X01;1;X22Y4/Q0;;1;X22Y4/X01;X22Y4/X01/Q0;1;X22Y4/A0;X22Y4/A0/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_46_D": {
          "hide_name": 0,
          "bits": [ 10068 ] ,
          "attributes": {
            "ROUTING": "X22Y4/F4;;1;X22Y4/XD4;X22Y4/XD4/F4;1"
          }
        },
        "externalFlash.dataIn[210]": {
          "hide_name": 0,
          "bits": [ 10066 ] ,
          "attributes": {
            "ROUTING": "X19Y6/E100;X19Y6/E100/Q4;1;X19Y6/A4;X19Y6/A4/E100;1;X19Y6/Q4;;1;X19Y6/S130;X19Y6/S130/Q4;1;X19Y7/W270;X19Y7/W270/S131;1;X18Y7/A3;X18Y7/A3/W271;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_45_D": {
          "hide_name": 0,
          "bits": [ 10064 ] ,
          "attributes": {
            "ROUTING": "X18Y7/F3;;1;X18Y7/XD3;X18Y7/XD3/F3;1"
          }
        },
        "externalFlash.dataIn[211]": {
          "hide_name": 0,
          "bits": [ 10062 ] ,
          "attributes": {
            "ROUTING": "X19Y6/W130;X19Y6/W130/Q5;1;X18Y6/W270;X18Y6/W270/W131;1;X16Y6/A2;X16Y6/A2/W272;1;X19Y6/A5;X19Y6/A5/Q5;1;X19Y6/Q5;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_44_D": {
          "hide_name": 0,
          "bits": [ 10060 ] ,
          "attributes": {
            "ROUTING": "X16Y6/F2;;1;X16Y6/XD2;X16Y6/XD2/F2;1"
          }
        },
        "externalFlash.dataIn[212]": {
          "hide_name": 0,
          "bits": [ 10058 ] ,
          "attributes": {
            "ROUTING": "X18Y5/N100;X18Y5/N100/Q3;1;X18Y4/B4;X18Y4/B4/N101;1;X18Y5/Q3;;1;X18Y5/X02;X18Y5/X02/Q3;1;X18Y5/A3;X18Y5/A3/X02;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_43_D": {
          "hide_name": 0,
          "bits": [ 10056 ] ,
          "attributes": {
            "ROUTING": "X18Y4/F4;;1;X18Y4/XD4;X18Y4/XD4/F4;1"
          }
        },
        "externalFlash.dataIn[213]": {
          "hide_name": 0,
          "bits": [ 10054 ] ,
          "attributes": {
            "ROUTING": "X24Y10/N100;X24Y10/N100/Q2;1;X24Y10/A0;X24Y10/A0/N100;1;X24Y10/Q2;;1;X24Y10/W100;X24Y10/W100/Q2;1;X23Y10/N240;X23Y10/N240/W101;1;X23Y8/N240;X23Y8/N240/N242;1;X23Y8/B5;X23Y8/B5/N240;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_42_D": {
          "hide_name": 0,
          "bits": [ 10052 ] ,
          "attributes": {
            "ROUTING": "X23Y8/F5;;1;X23Y8/XD5;X23Y8/XD5/F5;1"
          }
        },
        "externalFlash.dataIn[214]": {
          "hide_name": 0,
          "bits": [ 10050 ] ,
          "attributes": {
            "ROUTING": "X25Y12/S210;X25Y12/S210/E211;1;X25Y13/B1;X25Y13/B1/S211;1;X24Y12/Q1;;1;X24Y12/E210;X24Y12/E210/Q1;1;X24Y12/A1;X24Y12/A1/E210;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_41_D": {
          "hide_name": 0,
          "bits": [ 10048 ] ,
          "attributes": {
            "ROUTING": "X25Y13/F1;;1;X25Y13/XD1;X25Y13/XD1/F1;1"
          }
        },
        "externalFlash.dataIn[215]": {
          "hide_name": 0,
          "bits": [ 10046 ] ,
          "attributes": {
            "ROUTING": "X19Y12/E210;X19Y12/E210/Q1;1;X20Y12/S210;X20Y12/S210/E211;1;X20Y12/A7;X20Y12/A7/S210;1;X19Y12/Q1;;1;X19Y12/E100;X19Y12/E100/Q1;1;X19Y12/A5;X19Y12/A5/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_40_D": {
          "hide_name": 0,
          "bits": [ 10043 ] ,
          "attributes": {
            "ROUTING": "X20Y12/F7;;1;X20Y12/A1;X20Y12/A1/F7;1;X20Y12/XD1;X20Y12/XD1/A1;1"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 10041 ] ,
          "attributes": {
            "ROUTING": "X17Y2/F7;;1;X17Y2/A2;X17Y2/A2/F7;1;X17Y2/XD2;X17Y2/XD2/A2;1"
          }
        },
        "externalFlash.dataIn[252]": {
          "hide_name": 0,
          "bits": [ 10039 ] ,
          "attributes": {
            "ROUTING": "X18Y1/W130;X18Y1/W130/Q1;1;X17Y1/A2;X17Y1/A2/W131;1;X18Y1/Q1;;1;X18Y1/X06;X18Y1/X06/Q1;1;X18Y1/A6;X18Y1/A6/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataIn[216]": {
          "hide_name": 0,
          "bits": [ 10036 ] ,
          "attributes": {
            "ROUTING": "X24Y4/E130;X24Y4/E130/Q1;1;X24Y4/A6;X24Y4/A6/E130;1;X24Y4/Q1;;1;X24Y4/N100;X24Y4/N100/Q1;1;X24Y3/B5;X24Y3/B5/N101;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_39_D": {
          "hide_name": 0,
          "bits": [ 10034 ] ,
          "attributes": {
            "ROUTING": "X24Y3/F5;;1;X24Y3/XD5;X24Y3/XD5/F5;1"
          }
        },
        "externalFlash.dataIn[217]": {
          "hide_name": 0,
          "bits": [ 10032 ] ,
          "attributes": {
            "ROUTING": "X25Y4/E230;X25Y4/E230/N131;1;X26Y4/B2;X26Y4/B2/E231;1;X25Y5/Q2;;1;X25Y5/N130;X25Y5/N130/Q2;1;X25Y5/A3;X25Y5/A3/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_38_D": {
          "hide_name": 0,
          "bits": [ 10029 ] ,
          "attributes": {
            "ROUTING": "X26Y4/F2;;1;X26Y4/XD2;X26Y4/XD2/F2;1"
          }
        },
        "externalFlash.dataIn[218]": {
          "hide_name": 0,
          "bits": [ 10027 ] ,
          "attributes": {
            "ROUTING": "X20Y6/EW10;X20Y6/EW10/Q1;1;X19Y6/W250;X19Y6/W250/W111;1;X18Y6/A7;X18Y6/A7/W251;1;X20Y6/N210;X20Y6/N210/Q1;1;X20Y6/A2;X20Y6/A2/N210;1;X20Y6/Q1;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_37_D": {
          "hide_name": 0,
          "bits": [ 10024 ] ,
          "attributes": {
            "ROUTING": "X18Y6/F7;;1;X18Y6/A4;X18Y6/A4/F7;1;X18Y6/XD4;X18Y6/XD4/A4;1"
          }
        },
        "externalFlash.dataIn[219]": {
          "hide_name": 0,
          "bits": [ 10022 ] ,
          "attributes": {
            "ROUTING": "X19Y6/EW10;X19Y6/EW10/Q2;1;X18Y6/B3;X18Y6/B3/W111;1;X19Y6/Q2;;1;X19Y6/N130;X19Y6/N130/Q2;1;X19Y6/A2;X19Y6/A2/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_36_D": {
          "hide_name": 0,
          "bits": [ 10020 ] ,
          "attributes": {
            "ROUTING": "X18Y6/F3;;1;X18Y6/XD3;X18Y6/XD3/F3;1"
          }
        },
        "externalFlash.dataIn[220]": {
          "hide_name": 0,
          "bits": [ 10018 ] ,
          "attributes": {
            "ROUTING": "X19Y4/N130;X19Y4/N130/Q2;1;X19Y4/A2;X19Y4/A2/N130;1;X19Y4/Q2;;1;X19Y4/EW10;X19Y4/EW10/Q2;1;X18Y4/B5;X18Y4/B5/W111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_35_D": {
          "hide_name": 0,
          "bits": [ 10016 ] ,
          "attributes": {
            "ROUTING": "X18Y4/F5;;1;X18Y4/XD5;X18Y4/XD5/F5;1"
          }
        },
        "externalFlash.dataIn[221]": {
          "hide_name": 0,
          "bits": [ 10014 ] ,
          "attributes": {
            "ROUTING": "X23Y11/S100;X23Y11/S100/Q5;1;X23Y11/N210;X23Y11/N210/S100;1;X23Y10/B3;X23Y10/B3/N211;1;X23Y11/Q5;;1;X23Y11/A5;X23Y11/A5/Q5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_34_D": {
          "hide_name": 0,
          "bits": [ 10012 ] ,
          "attributes": {
            "ROUTING": "X23Y10/F3;;1;X23Y10/XD3;X23Y10/XD3/F3;1"
          }
        },
        "externalFlash.dataIn[222]": {
          "hide_name": 0,
          "bits": [ 10010 ] ,
          "attributes": {
            "ROUTING": "X25Y13/E100;X25Y13/E100/Q4;1;X25Y13/A4;X25Y13/A4/E100;1;X25Y13/Q4;;1;X25Y13/S100;X25Y13/S100/Q4;1;X25Y14/A4;X25Y14/A4/S101;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_33_D": {
          "hide_name": 0,
          "bits": [ 10008 ] ,
          "attributes": {
            "ROUTING": "X25Y14/F4;;1;X25Y14/XD4;X25Y14/XD4/F4;1"
          }
        },
        "externalFlash.dataIn[223]": {
          "hide_name": 0,
          "bits": [ 10006 ] ,
          "attributes": {
            "ROUTING": "X19Y14/X02;X19Y14/X02/Q1;1;X19Y14/A0;X19Y14/A0/X02;1;X19Y14/Q1;;1;X19Y14/E130;X19Y14/E130/Q1;1;X19Y14/A7;X19Y14/A7/E130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_32_D": {
          "hide_name": 0,
          "bits": [ 10003 ] ,
          "attributes": {
            "ROUTING": "X19Y14/F7;;1;X19Y14/A5;X19Y14/A5/F7;1;X19Y14/XD5;X19Y14/XD5/A5;1"
          }
        },
        "externalFlash.dataIn[224]": {
          "hide_name": 0,
          "bits": [ 10001 ] ,
          "attributes": {
            "ROUTING": "X26Y1/X01;X26Y1/X01/Q2;1;X26Y1/A7;X26Y1/A7/X01;1;X26Y1/Q2;;1;X26Y1/X05;X26Y1/X05/Q2;1;X26Y1/A5;X26Y1/A5/X05;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_31_D": {
          "hide_name": 0,
          "bits": [ 9999 ] ,
          "attributes": {
            "ROUTING": "X26Y1/F7;;1;X26Y1/A0;X26Y1/A0/F7;1;X26Y1/XD0;X26Y1/XD0/A0;1"
          }
        },
        "externalFlash.dataIn[225]": {
          "hide_name": 0,
          "bits": [ 9997 ] ,
          "attributes": {
            "ROUTING": "X21Y2/W100;X21Y2/W100/Q2;1;X21Y2/B4;X21Y2/B4/W100;1;X21Y2/Q2;;1;X21Y2/N130;X21Y2/N130/Q2;1;X21Y2/A2;X21Y2/A2/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_30_D": {
          "hide_name": 0,
          "bits": [ 9995 ] ,
          "attributes": {
            "ROUTING": "X21Y2/F4;;1;X21Y2/XD4;X21Y2/XD4/F4;1"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9993 ] ,
          "attributes": {
            "ROUTING": "X17Y1/F2;;1;X17Y1/XD2;X17Y1/XD2/F2;1"
          }
        },
        "externalFlash.dataIn[253]": {
          "hide_name": 0,
          "bits": [ 9991 ] ,
          "attributes": {
            "ROUTING": "X21Y3/X05;X21Y3/X05/Q2;1;X21Y3/A2;X21Y3/A2/X05;1;X20Y4/B5;X20Y4/B5/W211;1;X21Y3/Q2;;1;X21Y3/SN10;X21Y3/SN10/Q2;1;X21Y4/W210;X21Y4/W210/S111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataIn[226]": {
          "hide_name": 0,
          "bits": [ 9988 ] ,
          "attributes": {
            "ROUTING": "X22Y1/EW20;X22Y1/EW20/Q0;1;X21Y1/W220;X21Y1/W220/W121;1;X19Y1/X05;X19Y1/X05/W222;1;X19Y1/B0;X19Y1/B0/X05;1;X22Y1/Q0;;1;X22Y1/N100;X22Y1/N100/Q0;1;X22Y1/A0;X22Y1/A0/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_29_D": {
          "hide_name": 0,
          "bits": [ 9986 ] ,
          "attributes": {
            "ROUTING": "X19Y1/F0;;1;X19Y1/D1;X19Y1/D1/F0;1;X19Y1/XD1;X19Y1/XD1/D1;1"
          }
        },
        "externalFlash.dataIn[227]": {
          "hide_name": 0,
          "bits": [ 9984 ] ,
          "attributes": {
            "ROUTING": "X18Y1/A4;X18Y1/A4/N211;1;X18Y2/Q2;;1;X18Y2/S100;X18Y2/S100/Q2;1;X18Y2/N210;X18Y2/N210/S100;1;X18Y2/A2;X18Y2/A2/N210;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_28_D": {
          "hide_name": 0,
          "bits": [ 9982 ] ,
          "attributes": {
            "ROUTING": "X18Y1/F4;;1;X18Y1/XD4;X18Y1/XD4/F4;1"
          }
        },
        "externalFlash.dataIn[228]": {
          "hide_name": 0,
          "bits": [ 9980 ] ,
          "attributes": {
            "ROUTING": "X17Y1/X02;X17Y1/X02/Q3;1;X17Y1/A3;X17Y1/A3/X02;1;X17Y1/Q3;;1;X17Y1/S100;X17Y1/S100/Q3;1;X17Y1/B1;X17Y1/B1/S100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_27_D": {
          "hide_name": 0,
          "bits": [ 9978 ] ,
          "attributes": {
            "ROUTING": "X17Y1/F1;;1;X17Y1/B0;X17Y1/B0/F1;1;X17Y1/XD0;X17Y1/XD0/B0;1"
          }
        },
        "externalFlash.dataIn[229]": {
          "hide_name": 0,
          "bits": [ 9976 ] ,
          "attributes": {
            "ROUTING": "X22Y6/W130;X22Y6/W130/Q3;1;X21Y6/S270;X21Y6/S270/W131;1;X21Y7/W270;X21Y7/W270/S271;1;X20Y7/A5;X20Y7/A5/W271;1;X22Y6/Q3;;1;X22Y6/E130;X22Y6/E130/Q3;1;X22Y6/A6;X22Y6/A6/E130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_26_D": {
          "hide_name": 0,
          "bits": [ 9974 ] ,
          "attributes": {
            "ROUTING": "X20Y7/F5;;1;X20Y7/A1;X20Y7/A1/F5;1;X20Y7/XD1;X20Y7/XD1/A1;1"
          }
        },
        "externalFlash.dataIn[230]": {
          "hide_name": 0,
          "bits": [ 9972 ] ,
          "attributes": {
            "ROUTING": "X25Y10/N130;X25Y10/N130/Q2;1;X25Y10/A3;X25Y10/A3/N130;1;X25Y10/Q2;;1;X25Y10/N220;X25Y10/N220/Q2;1;X25Y8/X05;X25Y8/X05/N222;1;X25Y8/A2;X25Y8/A2/X05;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataIn[0]": {
          "hide_name": 0,
          "bits": [ 9970 ] ,
          "attributes": {
            "ROUTING": "X24Y4/E100;X24Y4/E100/Q2;1;X24Y4/A5;X24Y4/A5/E100;1;X24Y4/Q2;;1;X24Y4/EW10;X24Y4/EW10/Q2;1;X25Y4/A2;X25Y4/A2/E111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_255_D": {
          "hide_name": 0,
          "bits": [ 9968 ] ,
          "attributes": {
            "ROUTING": "X25Y4/F2;;1;X25Y4/D4;X25Y4/D4/F2;1;X25Y4/XD4;X25Y4/XD4/D4;1"
          }
        },
        "externalFlash.dataIn[1]": {
          "hide_name": 0,
          "bits": [ 9966 ] ,
          "attributes": {
            "ROUTING": "X25Y8/A5;X25Y8/A5/E100;1;X25Y8/Q4;;1;X25Y8/E100;X25Y8/E100/Q4;1;X26Y8/S200;X26Y8/S200/E101;1;X26Y8/A5;X26Y8/A5/S200;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_254_D": {
          "hide_name": 0,
          "bits": [ 9964 ] ,
          "attributes": {
            "ROUTING": "X26Y8/F5;;1;X26Y8/XD5;X26Y8/XD5/F5;1"
          }
        },
        "externalFlash.dataIn[2]": {
          "hide_name": 0,
          "bits": [ 9962 ] ,
          "attributes": {
            "ROUTING": "X20Y5/SN20;X20Y5/SN20/Q1;1;X20Y6/B4;X20Y6/B4/S121;1;X20Y5/Q1;;1;X20Y5/S130;X20Y5/S130/Q1;1;X20Y5/B2;X20Y5/B2/S130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_253_D": {
          "hide_name": 0,
          "bits": [ 9960 ] ,
          "attributes": {
            "ROUTING": "X20Y6/F4;;1;X20Y6/XD4;X20Y6/XD4/F4;1"
          }
        },
        "externalFlash.dataIn[3]": {
          "hide_name": 0,
          "bits": [ 9958 ] ,
          "attributes": {
            "ROUTING": "X23Y6/SN10;X23Y6/SN10/Q5;1;X23Y7/B2;X23Y7/B2/S111;1;X23Y6/Q5;;1;X23Y6/S130;X23Y6/S130/Q5;1;X23Y6/B3;X23Y6/B3/S130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_252_D": {
          "hide_name": 0,
          "bits": [ 9956 ] ,
          "attributes": {
            "ROUTING": "X23Y7/F2;;1;X23Y7/XD2;X23Y7/XD2/F2;1"
          }
        },
        "externalFlash.dataIn[4]": {
          "hide_name": 0,
          "bits": [ 9954 ] ,
          "attributes": {
            "ROUTING": "X21Y6/SN10;X21Y6/SN10/Q0;1;X21Y7/S210;X21Y7/S210/S111;1;X21Y8/B0;X21Y8/B0/S211;1;X21Y6/Q0;;1;X21Y6/X01;X21Y6/X01/Q0;1;X21Y6/B5;X21Y6/B5/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_251_D": {
          "hide_name": 0,
          "bits": [ 9952 ] ,
          "attributes": {
            "ROUTING": "X21Y8/F0;;1;X21Y8/XD0;X21Y8/XD0/F0;1"
          }
        },
        "externalFlash.dataIn[5]": {
          "hide_name": 0,
          "bits": [ 9950 ] ,
          "attributes": {
            "ROUTING": "X22Y6/X01;X22Y6/X01/Q2;1;X22Y6/B2;X22Y6/B2/X01;1;X22Y6/Q2;;1;X22Y6/X05;X22Y6/X05/Q2;1;X22Y6/A4;X22Y6/A4/X05;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_250_D": {
          "hide_name": 0,
          "bits": [ 9948 ] ,
          "attributes": {
            "ROUTING": "X22Y6/F4;;1;X22Y6/XD4;X22Y6/XD4/F4;1"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_25_D": {
          "hide_name": 0,
          "bits": [ 9946 ] ,
          "attributes": {
            "ROUTING": "X25Y10/F3;;1;X25Y10/XD3;X25Y10/XD3/F3;1"
          }
        },
        "externalFlash.dataIn[231]": {
          "hide_name": 0,
          "bits": [ 9944 ] ,
          "attributes": {
            "ROUTING": "X21Y4/E130;X21Y4/E130/Q1;1;X21Y4/A6;X21Y4/A6/E130;1;X21Y4/Q1;;1;X21Y4/SN10;X21Y4/SN10/Q1;1;X21Y5/E250;X21Y5/E250/S111;1;X21Y5/B4;X21Y5/B4/E250;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataIn[6]": {
          "hide_name": 0,
          "bits": [ 9942 ] ,
          "attributes": {
            "ROUTING": "X22Y7/SN10;X22Y7/SN10/Q1;1;X22Y8/B2;X22Y8/B2/S111;1;X22Y7/Q1;;1;X22Y7/W130;X22Y7/W130/Q1;1;X22Y7/B7;X22Y7/B7/W130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_249_D": {
          "hide_name": 0,
          "bits": [ 9940 ] ,
          "attributes": {
            "ROUTING": "X22Y8/F2;;1;X22Y8/XD2;X22Y8/XD2/F2;1"
          }
        },
        "externalFlash.dataIn[7]": {
          "hide_name": 0,
          "bits": [ 9938 ] ,
          "attributes": {
            "ROUTING": "X22Y6/S130;X22Y6/S130/Q1;1;X22Y6/N250;X22Y6/N250/S130;1;X22Y6/B7;X22Y6/B7/N250;1;X22Y6/Q1;;1;X22Y6/N100;X22Y6/N100/Q1;1;X22Y6/A1;X22Y6/A1/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_248_D": {
          "hide_name": 0,
          "bits": [ 9935 ] ,
          "attributes": {
            "ROUTING": "X22Y6/F7;;1;X22Y6/A5;X22Y6/A5/F7;1;X22Y6/XD5;X22Y6/XD5/A5;1"
          }
        },
        "externalFlash.dataIn[8]": {
          "hide_name": 0,
          "bits": [ 9933 ] ,
          "attributes": {
            "ROUTING": "X26Y7/SN10;X26Y7/SN10/Q5;1;X26Y6/W250;X26Y6/W250/N111;1;X25Y6/A6;X25Y6/A6/W251;1;X26Y7/Q5;;1;X26Y7/A5;X26Y7/A5/Q5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_247_D": {
          "hide_name": 0,
          "bits": [ 9930 ] ,
          "attributes": {
            "ROUTING": "X25Y6/F6;;1;X25Y6/C3;X25Y6/C3/F6;1;X25Y6/XD3;X25Y6/XD3/C3;1"
          }
        },
        "externalFlash.dataIn[9]": {
          "hide_name": 0,
          "bits": [ 9928 ] ,
          "attributes": {
            "ROUTING": "X27Y11/N130;X27Y11/N130/Q2;1;X27Y11/A2;X27Y11/A2/N130;1;X27Y11/Q2;;1;X27Y11/E130;X27Y11/E130/Q2;1;X28Y11/S230;X28Y11/S230/E131;1;X28Y12/B2;X28Y12/B2/S231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_246_D": {
          "hide_name": 0,
          "bits": [ 9925 ] ,
          "attributes": {
            "ROUTING": "X28Y12/F2;;1;X28Y12/D4;X28Y12/D4/F2;1;X28Y12/XD4;X28Y12/XD4/D4;1"
          }
        },
        "externalFlash.dataIn[10]": {
          "hide_name": 0,
          "bits": [ 9923 ] ,
          "attributes": {
            "ROUTING": "X21Y7/N100;X21Y7/N100/Q4;1;X21Y7/A0;X21Y7/A0/N100;1;X21Y7/Q4;;1;X21Y7/SN10;X21Y7/SN10/Q4;1;X21Y6/W250;X21Y6/W250/N111;1;X20Y6/A0;X20Y6/A0/W251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_245_D": {
          "hide_name": 0,
          "bits": [ 9920 ] ,
          "attributes": {
            "ROUTING": "X20Y6/F0;;1;X20Y6/XD0;X20Y6/XD0/F0;1"
          }
        },
        "externalFlash.dataIn[11]": {
          "hide_name": 0,
          "bits": [ 9918 ] ,
          "attributes": {
            "ROUTING": "X26Y10/E130;X26Y10/E130/Q3;1;X26Y10/A6;X26Y10/A6/E130;1;X26Y10/Q3;;1;X26Y10/EW10;X26Y10/EW10/Q3;1;X25Y10/B1;X25Y10/B1/W111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_244_D": {
          "hide_name": 0,
          "bits": [ 9915 ] ,
          "attributes": {
            "ROUTING": "X25Y10/F1;;1;X25Y10/B5;X25Y10/B5/F1;1;X25Y10/XD5;X25Y10/XD5/B5;1"
          }
        },
        "externalFlash.dataIn[12]": {
          "hide_name": 0,
          "bits": [ 9913 ] ,
          "attributes": {
            "ROUTING": "X21Y15/E100;X21Y15/E100/Q0;1;X21Y15/A5;X21Y15/A5/E100;1;X21Y15/Q0;;1;X21Y15/W130;X21Y15/W130/Q0;1;X21Y15/B6;X21Y15/B6/W130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_243_D": {
          "hide_name": 0,
          "bits": [ 9910 ] ,
          "attributes": {
            "ROUTING": "X21Y15/F6;;1;X21Y15/C4;X21Y15/C4/F6;1;X21Y15/XD4;X21Y15/XD4/C4;1"
          }
        },
        "externalFlash.dataIn[13]": {
          "hide_name": 0,
          "bits": [ 9908 ] ,
          "attributes": {
            "ROUTING": "X22Y7/A5;X22Y7/A5/X05;1;X22Y7/Q2;;1;X22Y7/X05;X22Y7/X05/Q2;1;X22Y7/B0;X22Y7/B0/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_242_D": {
          "hide_name": 0,
          "bits": [ 9905 ] ,
          "attributes": {
            "ROUTING": "X22Y7/F0;;1;X22Y7/XD0;X22Y7/XD0/F0;1"
          }
        },
        "externalFlash.dataIn[14]": {
          "hide_name": 0,
          "bits": [ 9903 ] ,
          "attributes": {
            "ROUTING": "X22Y15/X07;X22Y15/X07/Q4;1;X22Y15/A2;X22Y15/A2/X07;1;X22Y15/Q4;;1;X22Y15/SN20;X22Y15/SN20/Q4;1;X22Y14/A6;X22Y14/A6/N121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_241_D": {
          "hide_name": 0,
          "bits": [ 9900 ] ,
          "attributes": {
            "ROUTING": "X22Y14/F6;;1;X22Y14/C4;X22Y14/C4/F6;1;X22Y14/XD4;X22Y14/XD4/C4;1"
          }
        },
        "externalFlash.dataIn[15]": {
          "hide_name": 0,
          "bits": [ 9898 ] ,
          "attributes": {
            "ROUTING": "X22Y14/W130;X22Y14/W130/Q3;1;X21Y14/A5;X21Y14/A5/W131;1;X22Y14/Q3;;1;X22Y14/X02;X22Y14/X02/Q3;1;X22Y14/A3;X22Y14/A3/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_240_D": {
          "hide_name": 0,
          "bits": [ 9895 ] ,
          "attributes": {
            "ROUTING": "X21Y14/F5;;1;X21Y14/XD5;X21Y14/XD5/F5;1"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_24_D": {
          "hide_name": 0,
          "bits": [ 9893 ] ,
          "attributes": {
            "ROUTING": "X21Y5/F4;;1;X21Y5/XD4;X21Y5/XD4/F4;1"
          }
        },
        "externalFlash.dataIn[232]": {
          "hide_name": 0,
          "bits": [ 9891 ] ,
          "attributes": {
            "ROUTING": "X23Y1/E250;X23Y1/E250/Q5;1;X23Y1/B4;X23Y1/B4/E250;1;X23Y1/Q5;;1;X23Y1/N130;X23Y1/N130/Q5;1;X23Y1/A2;X23Y1/A2/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataIn[16]": {
          "hide_name": 0,
          "bits": [ 9889 ] ,
          "attributes": {
            "ROUTING": "X26Y7/X02;X26Y7/X02/Q1;1;X26Y7/A1;X26Y7/A1/X02;1;X26Y7/Q1;;1;X26Y7/EW10;X26Y7/EW10/Q1;1;X25Y7/N210;X25Y7/N210/W111;1;X25Y5/E210;X25Y5/E210/N212;1;X25Y5/A0;X25Y5/A0/E210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_239_D": {
          "hide_name": 0,
          "bits": [ 9886 ] ,
          "attributes": {
            "ROUTING": "X25Y5/F0;;1;X25Y5/XD0;X25Y5/XD0/F0;1"
          }
        },
        "externalFlash.dataIn[17]": {
          "hide_name": 0,
          "bits": [ 9884 ] ,
          "attributes": {
            "ROUTING": "X29Y10/W130;X29Y10/W130/Q0;1;X29Y10/B6;X29Y10/B6/W130;1;X29Y10/Q0;;1;X29Y10/N200;X29Y10/N200/Q0;1;X29Y10/A0;X29Y10/A0/N200;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_238_D": {
          "hide_name": 0,
          "bits": [ 9882 ] ,
          "attributes": {
            "ROUTING": "X29Y10/F6;;1;X29Y10/C5;X29Y10/C5/F6;1;X29Y10/XD5;X29Y10/XD5/C5;1"
          }
        },
        "externalFlash.dataIn[18]": {
          "hide_name": 0,
          "bits": [ 9880 ] ,
          "attributes": {
            "ROUTING": "X23Y10/E100;X23Y10/E100/Q2;1;X23Y10/A5;X23Y10/A5/E100;1;X23Y10/Q2;;1;X23Y10/SN10;X23Y10/SN10/Q2;1;X23Y9/N210;X23Y9/N210/N111;1;X23Y8/A4;X23Y8/A4/N211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_237_D": {
          "hide_name": 0,
          "bits": [ 9877 ] ,
          "attributes": {
            "ROUTING": "X23Y8/F4;;1;X23Y8/XD4;X23Y8/XD4/F4;1"
          }
        },
        "externalFlash.dataIn[19]": {
          "hide_name": 0,
          "bits": [ 9875 ] ,
          "attributes": {
            "ROUTING": "X24Y10/X06;X24Y10/X06/Q3;1;X24Y10/A4;X24Y10/A4/X06;1;X24Y10/Q3;;1;X24Y10/X02;X24Y10/X02/Q3;1;X24Y10/A3;X24Y10/A3/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_236_D": {
          "hide_name": 0,
          "bits": [ 9872 ] ,
          "attributes": {
            "ROUTING": "X24Y10/F4;;1;X24Y10/C5;X24Y10/C5/F4;1;X24Y10/XD5;X24Y10/XD5/C5;1"
          }
        },
        "externalFlash.dataIn[20]": {
          "hide_name": 0,
          "bits": [ 9870 ] ,
          "attributes": {
            "ROUTING": "X23Y12/W130;X23Y12/W130/Q5;1;X22Y12/W230;X22Y12/W230/W131;1;X21Y12/B5;X21Y12/B5/W231;1;X23Y12/Q5;;1;X23Y12/E100;X23Y12/E100/Q5;1;X23Y12/A4;X23Y12/A4/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_235_D": {
          "hide_name": 0,
          "bits": [ 9867 ] ,
          "attributes": {
            "ROUTING": "X21Y12/F5;;1;X21Y12/XD5;X21Y12/XD5/F5;1"
          }
        },
        "externalFlash.dataIn[21]": {
          "hide_name": 0,
          "bits": [ 9865 ] ,
          "attributes": {
            "ROUTING": "X22Y10/S100;X22Y10/S100/Q4;1;X22Y11/W240;X22Y11/W240/S101;1;X21Y11/N240;X21Y11/N240/W241;1;X21Y11/B5;X21Y11/B5/N240;1;X22Y10/A4;X22Y10/A4/X07;1;X22Y10/X07;X22Y10/X07/Q4;1;X22Y10/Q4;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_234_D": {
          "hide_name": 0,
          "bits": [ 9862 ] ,
          "attributes": {
            "ROUTING": "X21Y11/F5;;1;X21Y11/XD5;X21Y11/XD5/F5;1"
          }
        },
        "externalFlash.dataIn[22]": {
          "hide_name": 0,
          "bits": [ 9860 ] ,
          "attributes": {
            "ROUTING": "X23Y13/N130;X23Y13/N130/Q3;1;X23Y13/A3;X23Y13/A3/N130;1;X23Y13/Q3;;1;X23Y13/SN10;X23Y13/SN10/Q3;1;X23Y14/S210;X23Y14/S210/S111;1;X23Y15/B2;X23Y15/B2/S211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_233_D": {
          "hide_name": 0,
          "bits": [ 9857 ] ,
          "attributes": {
            "ROUTING": "X23Y15/F2;;1;X23Y15/XD2;X23Y15/XD2/F2;1"
          }
        },
        "externalFlash.dataIn[23]": {
          "hide_name": 0,
          "bits": [ 9855 ] ,
          "attributes": {
            "ROUTING": "X22Y12/E130;X22Y12/E130/Q3;1;X22Y12/A7;X22Y12/A7/E130;1;X22Y12/Q3;;1;X22Y12/S100;X22Y12/S100/Q3;1;X22Y13/A4;X22Y13/A4/S101;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_232_D": {
          "hide_name": 0,
          "bits": [ 9852 ] ,
          "attributes": {
            "ROUTING": "X22Y13/F4;;1;X22Y13/XD4;X22Y13/XD4/F4;1"
          }
        },
        "externalFlash.dataIn[24]": {
          "hide_name": 0,
          "bits": [ 9850 ] ,
          "attributes": {
            "ROUTING": "X24Y7/E210;X24Y7/E210/Q1;1;X24Y7/A1;X24Y7/A1/E210;1;X24Y7/Q1;;1;X24Y7/N210;X24Y7/N210/Q1;1;X24Y6/B0;X24Y6/B0/N211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_231_D": {
          "hide_name": 0,
          "bits": [ 9847 ] ,
          "attributes": {
            "ROUTING": "X24Y6/F0;;1;X24Y6/XD0;X24Y6/XD0/F0;1"
          }
        },
        "externalFlash.dataIn[25]": {
          "hide_name": 0,
          "bits": [ 9845 ] ,
          "attributes": {
            "ROUTING": "X27Y10/E130;X27Y10/E130/Q1;1;X28Y10/B0;X28Y10/B0/E131;1;X27Y10/Q1;;1;X27Y10/N100;X27Y10/N100/Q1;1;X27Y10/A1;X27Y10/A1/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_230_D": {
          "hide_name": 0,
          "bits": [ 9842 ] ,
          "attributes": {
            "ROUTING": "X28Y10/F0;;1;X28Y10/XD0;X28Y10/XD0/F0;1"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_23_D": {
          "hide_name": 0,
          "bits": [ 9840 ] ,
          "attributes": {
            "ROUTING": "X23Y1/F4;;1;X23Y1/XD4;X23Y1/XD4/F4;1"
          }
        },
        "externalFlash.dataIn[233]": {
          "hide_name": 0,
          "bits": [ 9838 ] ,
          "attributes": {
            "ROUTING": "X22Y3/N800;X22Y3/N800/Q3;1;X22Y4/N230;X22Y4/N230/S808;1;X22Y3/B1;X22Y3/B1/N231;1;X22Y3/Q3;;1;X22Y3/X02;X22Y3/X02/Q3;1;X22Y3/A3;X22Y3/A3/X02;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataIn[26]": {
          "hide_name": 0,
          "bits": [ 9836 ] ,
          "attributes": {
            "ROUTING": "X21Y9/N230;X21Y9/N230/N131;1;X21Y8/B1;X21Y8/B1/N231;1;X21Y10/A3;X21Y10/A3/N130;1;X21Y10/N130;X21Y10/N130/Q3;1;X21Y10/Q3;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_229_D": {
          "hide_name": 0,
          "bits": [ 9833 ] ,
          "attributes": {
            "ROUTING": "X21Y8/F1;;1;X21Y8/B4;X21Y8/B4/F1;1;X21Y8/XD4;X21Y8/XD4/B4;1"
          }
        },
        "externalFlash.dataIn[27]": {
          "hide_name": 0,
          "bits": [ 9831 ] ,
          "attributes": {
            "ROUTING": "X24Y8/E130;X24Y8/E130/Q2;1;X24Y8/A6;X24Y8/A6/E130;1;X24Y8/Q2;;1;X24Y8/S130;X24Y8/S130/Q2;1;X24Y8/B3;X24Y8/B3/S130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_228_D": {
          "hide_name": 0,
          "bits": [ 9828 ] ,
          "attributes": {
            "ROUTING": "X24Y8/F3;;1;X24Y8/XD3;X24Y8/XD3/F3;1"
          }
        },
        "externalFlash.dataIn[28]": {
          "hide_name": 0,
          "bits": [ 9826 ] ,
          "attributes": {
            "ROUTING": "X21Y14/X02;X21Y14/X02/Q3;1;X21Y14/A3;X21Y14/A3/X02;1;X21Y14/Q3;;1;X21Y14/N100;X21Y14/N100/Q3;1;X21Y13/B7;X21Y13/B7/N101;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_227_D": {
          "hide_name": 0,
          "bits": [ 9824 ] ,
          "attributes": {
            "ROUTING": "X21Y13/F7;;1;X21Y13/A2;X21Y13/A2/F7;1;X21Y13/XD2;X21Y13/XD2/A2;1"
          }
        },
        "externalFlash.dataIn[29]": {
          "hide_name": 0,
          "bits": [ 9822 ] ,
          "attributes": {
            "ROUTING": "X21Y11/W200;X21Y11/W200/Q0;1;X20Y11/N200;X20Y11/N200/W201;1;X20Y11/A0;X20Y11/A0/N200;1;X21Y11/Q0;;1;X21Y11/N200;X21Y11/N200/Q0;1;X21Y11/A0;X21Y11/A0/N200;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_226_D": {
          "hide_name": 0,
          "bits": [ 9820 ] ,
          "attributes": {
            "ROUTING": "X20Y11/F0;;1;X20Y11/XD0;X20Y11/XD0/F0;1"
          }
        },
        "externalFlash.dataIn[30]": {
          "hide_name": 0,
          "bits": [ 9818 ] ,
          "attributes": {
            "ROUTING": "X24Y14/EW10;X24Y14/EW10/Q2;1;X23Y14/B5;X23Y14/B5/W111;1;X24Y14/Q2;;1;X24Y14/N130;X24Y14/N130/Q2;1;X24Y14/A2;X24Y14/A2/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_225_D": {
          "hide_name": 0,
          "bits": [ 9816 ] ,
          "attributes": {
            "ROUTING": "X23Y14/F5;;1;X23Y14/XD5;X23Y14/XD5/F5;1"
          }
        },
        "externalFlash.dataIn[31]": {
          "hide_name": 0,
          "bits": [ 9814 ] ,
          "attributes": {
            "ROUTING": "X20Y14/N100;X20Y14/N100/Q0;1;X20Y14/A0;X20Y14/A0/N100;1;X20Y14/Q0;;1;X20Y14/EW10;X20Y14/EW10/Q0;1;X21Y14/A2;X21Y14/A2/E111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_224_D": {
          "hide_name": 0,
          "bits": [ 9811 ] ,
          "attributes": {
            "ROUTING": "X21Y14/F2;;1;X21Y14/XD2;X21Y14/XD2/F2;1"
          }
        },
        "externalFlash.dataIn[32]": {
          "hide_name": 0,
          "bits": [ 9809 ] ,
          "attributes": {
            "ROUTING": "X26Y5/SN20;X26Y5/SN20/Q1;1;X26Y6/B4;X26Y6/B4/S121;1;X26Y5/Q1;;1;X26Y5/N100;X26Y5/N100/Q1;1;X26Y5/A1;X26Y5/A1/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_223_D": {
          "hide_name": 0,
          "bits": [ 9807 ] ,
          "attributes": {
            "ROUTING": "X26Y6/F4;;1;X26Y6/XD4;X26Y6/XD4/F4;1"
          }
        },
        "externalFlash.dataIn[33]": {
          "hide_name": 0,
          "bits": [ 9805 ] ,
          "attributes": {
            "ROUTING": "X27Y8/N100;X27Y8/N100/Q0;1;X27Y8/A0;X27Y8/A0/N100;1;X27Y8/Q0;;1;X27Y8/E130;X27Y8/E130/Q0;1;X28Y8/B4;X28Y8/B4/E131;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_222_D": {
          "hide_name": 0,
          "bits": [ 9803 ] ,
          "attributes": {
            "ROUTING": "X28Y8/F4;;1;X28Y8/XD4;X28Y8/XD4/F4;1"
          }
        },
        "externalFlash.dataIn[34]": {
          "hide_name": 0,
          "bits": [ 9801 ] ,
          "attributes": {
            "ROUTING": "X29Y6/W100;X29Y6/W100/Q3;1;X29Y6/B5;X29Y6/B5/W100;1;X29Y6/Q3;;1;X29Y6/N100;X29Y6/N100/Q3;1;X29Y6/A0;X29Y6/A0/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_221_D": {
          "hide_name": 0,
          "bits": [ 9799 ] ,
          "attributes": {
            "ROUTING": "X29Y6/F5;;1;X29Y6/A4;X29Y6/A4/F5;1;X29Y6/XD4;X29Y6/XD4/A4;1"
          }
        },
        "externalFlash.dataIn[35]": {
          "hide_name": 0,
          "bits": [ 9797 ] ,
          "attributes": {
            "ROUTING": "X29Y11/A4;X29Y11/A4/E100;1;X29Y11/Q4;;1;X29Y11/E100;X29Y11/E100/Q4;1;X30Y11/E200;X30Y11/E200/E101;1;X31Y11/X05;X31Y11/X05/E201;1;X31Y11/A2;X31Y11/A2/X05;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_220_D": {
          "hide_name": 0,
          "bits": [ 9795 ] ,
          "attributes": {
            "ROUTING": "X31Y11/F2;;1;X31Y11/D3;X31Y11/D3/F2;1;X31Y11/XD3;X31Y11/XD3/D3;1"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_22_D": {
          "hide_name": 0,
          "bits": [ 9793 ] ,
          "attributes": {
            "ROUTING": "X22Y3/F1;;1;X22Y3/B0;X22Y3/B0/F1;1;X22Y3/XD0;X22Y3/XD0/B0;1"
          }
        },
        "externalFlash.dataIn[234]": {
          "hide_name": 0,
          "bits": [ 9791 ] ,
          "attributes": {
            "ROUTING": "X17Y2/N100;X17Y2/N100/Q0;1;X17Y1/B5;X17Y1/B5/N101;1;X17Y2/Q0;;1;X17Y2/N200;X17Y2/N200/Q0;1;X17Y2/A0;X17Y2/A0/N200;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataIn[36]": {
          "hide_name": 0,
          "bits": [ 9789 ] ,
          "attributes": {
            "ROUTING": "X25Y11/SN10;X25Y11/SN10/Q0;1;X25Y12/E210;X25Y12/E210/S111;1;X26Y12/B1;X26Y12/B1/E211;1;X25Y11/Q0;;1;X25Y11/E200;X25Y11/E200/Q0;1;X25Y11/A3;X25Y11/A3/E200;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_219_D": {
          "hide_name": 0,
          "bits": [ 9787 ] ,
          "attributes": {
            "ROUTING": "X26Y12/F1;;1;X26Y12/XD1;X26Y12/XD1/F1;1"
          }
        },
        "externalFlash.dataIn[37]": {
          "hide_name": 0,
          "bits": [ 9785 ] ,
          "attributes": {
            "ROUTING": "X26Y10/W240;X26Y10/W240/Q4;1;X25Y10/X07;X25Y10/X07/W241;1;X25Y10/A4;X25Y10/A4/X07;1;X26Y10/Q4;;1;X26Y10/X07;X26Y10/X07/Q4;1;X26Y10/A4;X26Y10/A4/X07;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_218_D": {
          "hide_name": 0,
          "bits": [ 9783 ] ,
          "attributes": {
            "ROUTING": "X25Y10/F4;;1;X25Y10/XD4;X25Y10/XD4/F4;1"
          }
        },
        "externalFlash.dataIn[38]": {
          "hide_name": 0,
          "bits": [ 9781 ] ,
          "attributes": {
            "ROUTING": "X28Y12/N200;X28Y12/N200/Q0;1;X28Y12/A0;X28Y12/A0/N200;1;X28Y12/Q0;;1;X28Y12/S200;X28Y12/S200/Q0;1;X28Y14/S210;X28Y14/S210/S202;1;X28Y15/X08;X28Y15/X08/S211;1;X28Y15/B6;X28Y15/B6/X08;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_217_D": {
          "hide_name": 0,
          "bits": [ 9779 ] ,
          "attributes": {
            "ROUTING": "X28Y15/F6;;1;X28Y15/C0;X28Y15/C0/F6;1;X28Y15/XD0;X28Y15/XD0/C0;1"
          }
        },
        "externalFlash.dataIn[39]": {
          "hide_name": 0,
          "bits": [ 9777 ] ,
          "attributes": {
            "ROUTING": "X27Y13/EW10;X27Y13/EW10/Q4;1;X28Y13/A7;X28Y13/A7/E111;1;X27Y13/Q4;;1;X27Y13/X03;X27Y13/X03/Q4;1;X27Y13/A1;X27Y13/A1/X03;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_216_D": {
          "hide_name": 0,
          "bits": [ 9775 ] ,
          "attributes": {
            "ROUTING": "X28Y13/F7;;1;X28Y13/A4;X28Y13/A4/F7;1;X28Y13/XD4;X28Y13/XD4/A4;1"
          }
        },
        "externalFlash.dataIn[40]": {
          "hide_name": 0,
          "bits": [ 9773 ] ,
          "attributes": {
            "ROUTING": "X28Y8/X05;X28Y8/X05/Q2;1;X28Y8/A5;X28Y8/A5/X05;1;X28Y8/Q2;;1;X28Y8/N130;X28Y8/N130/Q2;1;X28Y8/A2;X28Y8/A2/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_215_D": {
          "hide_name": 0,
          "bits": [ 9771 ] ,
          "attributes": {
            "ROUTING": "X28Y8/F5;;1;X28Y8/XD5;X28Y8/XD5/F5;1"
          }
        },
        "externalFlash.dataIn[41]": {
          "hide_name": 0,
          "bits": [ 9769 ] ,
          "attributes": {
            "ROUTING": "X31Y13/N100;X31Y13/N100/Q2;1;X31Y13/A1;X31Y13/A1/N100;1;X31Y13/Q2;;1;X31Y13/SN10;X31Y13/SN10/Q2;1;X31Y12/A2;X31Y12/A2/N111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_214_D": {
          "hide_name": 0,
          "bits": [ 9767 ] ,
          "attributes": {
            "ROUTING": "X31Y12/F2;;1;X31Y12/D4;X31Y12/D4/F2;1;X31Y12/XD4;X31Y12/XD4/D4;1"
          }
        },
        "externalFlash.dataIn[42]": {
          "hide_name": 0,
          "bits": [ 9765 ] ,
          "attributes": {
            "ROUTING": "X31Y8/W200;X31Y8/W200/Q0;1;X31Y8/A6;X31Y8/A6/W200;1;X31Y8/Q0;;1;X31Y8/N130;X31Y8/N130/Q0;1;X31Y7/B3;X31Y7/B3/N131;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_213_D": {
          "hide_name": 0,
          "bits": [ 9763 ] ,
          "attributes": {
            "ROUTING": "X31Y7/F3;;1;X31Y7/B2;X31Y7/B2/F3;1;X31Y7/XD2;X31Y7/XD2/B2;1"
          }
        },
        "externalFlash.dataIn[43]": {
          "hide_name": 0,
          "bits": [ 9761 ] ,
          "attributes": {
            "ROUTING": "X30Y12/E100;X30Y12/E100/Q3;1;X30Y12/A4;X30Y12/A4/E100;1;X30Y12/Q3;;1;X30Y12/N130;X30Y12/N130/Q3;1;X30Y12/A3;X30Y12/A3/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_212_D": {
          "hide_name": 0,
          "bits": [ 9759 ] ,
          "attributes": {
            "ROUTING": "X30Y12/F4;;1;X30Y12/XD4;X30Y12/XD4/F4;1"
          }
        },
        "externalFlash.dataIn[44]": {
          "hide_name": 0,
          "bits": [ 9757 ] ,
          "attributes": {
            "ROUTING": "X26Y14/W130;X26Y14/W130/Q4;1;X25Y14/S270;X25Y14/S270/W131;1;X25Y15/B6;X25Y15/B6/S271;1;X26Y14/Q4;;1;X26Y14/E100;X26Y14/E100/Q4;1;X26Y14/A5;X26Y14/A5/E100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_211_D": {
          "hide_name": 0,
          "bits": [ 9755 ] ,
          "attributes": {
            "ROUTING": "X25Y15/F6;;1;X25Y15/C2;X25Y15/C2/F6;1;X25Y15/XD2;X25Y15/XD2/C2;1"
          }
        },
        "externalFlash.dataIn[45]": {
          "hide_name": 0,
          "bits": [ 9753 ] ,
          "attributes": {
            "ROUTING": "X27Y11/W100;X27Y11/W100/Q1;1;X27Y11/B4;X27Y11/B4/W100;1;X27Y11/Q1;;1;X27Y11/N100;X27Y11/N100/Q1;1;X27Y11/A1;X27Y11/A1/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_210_D": {
          "hide_name": 0,
          "bits": [ 9750 ] ,
          "attributes": {
            "ROUTING": "X27Y11/F4;;1;X27Y11/XD4;X27Y11/XD4/F4;1"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_21_D": {
          "hide_name": 0,
          "bits": [ 9748 ] ,
          "attributes": {
            "ROUTING": "X17Y1/F5;;1;X17Y1/XD5;X17Y1/XD5/F5;1"
          }
        },
        "externalFlash.dataIn[235]": {
          "hide_name": 0,
          "bits": [ 9746 ] ,
          "attributes": {
            "ROUTING": "X17Y3/N100;X17Y3/N100/Q3;1;X17Y3/E200;X17Y3/E200/N100;1;X17Y3/A3;X17Y3/A3/E200;1;X17Y3/Q3;;1;X17Y3/SN10;X17Y3/SN10/Q3;1;X17Y2/E250;X17Y2/E250/N111;1;X17Y2/B4;X17Y2/B4/E250;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataIn[46]": {
          "hide_name": 0,
          "bits": [ 9744 ] ,
          "attributes": {
            "ROUTING": "X29Y14/X05;X29Y14/X05/Q2;1;X29Y14/A2;X29Y14/A2/X05;1;X29Y14/Q2;;1;X29Y14/SN10;X29Y14/SN10/Q2;1;X29Y15/W210;X29Y15/W210/S111;1;X28Y15/B7;X28Y15/B7/W211;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_209_D": {
          "hide_name": 0,
          "bits": [ 9742 ] ,
          "attributes": {
            "ROUTING": "X28Y15/F7;;1;X28Y15/A2;X28Y15/A2/F7;1;X28Y15/XD2;X28Y15/XD2/A2;1"
          }
        },
        "externalFlash.dataIn[47]": {
          "hide_name": 0,
          "bits": [ 9740 ] ,
          "attributes": {
            "ROUTING": "X28Y14/A0;X28Y14/A0/N200;1;X28Y14/Q0;;1;X28Y14/N200;X28Y14/N200/Q0;1;X28Y13/X01;X28Y13/X01/N201;1;X28Y13/A0;X28Y13/A0/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_208_D": {
          "hide_name": 0,
          "bits": [ 9738 ] ,
          "attributes": {
            "ROUTING": "X28Y13/F0;;1;X28Y13/XD0;X28Y13/XD0/F0;1"
          }
        },
        "externalFlash.dataIn[48]": {
          "hide_name": 0,
          "bits": [ 9736 ] ,
          "attributes": {
            "ROUTING": "X28Y7/A2;X28Y7/A2/N130;1;X28Y7/Q2;;1;X28Y7/N130;X28Y7/N130/Q2;1;X28Y6/W270;X28Y6/W270/N131;1;X26Y6/A6;X26Y6/A6/W272;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_207_D": {
          "hide_name": 0,
          "bits": [ 9733 ] ,
          "attributes": {
            "ROUTING": "X26Y6/F6;;1;X26Y6/C5;X26Y6/C5/F6;1;X26Y6/XD5;X26Y6/XD5/C5;1"
          }
        },
        "externalFlash.dataIn[49]": {
          "hide_name": 0,
          "bits": [ 9731 ] ,
          "attributes": {
            "ROUTING": "X28Y10/S210;X28Y10/S210/Q1;1;X28Y10/A7;X28Y10/A7/S210;1;X28Y10/Q1;;1;X28Y10/S130;X28Y10/S130/Q1;1;X28Y10/B3;X28Y10/B3/S130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_206_D": {
          "hide_name": 0,
          "bits": [ 9729 ] ,
          "attributes": {
            "ROUTING": "X28Y10/F3;;1;X28Y10/XD3;X28Y10/XD3/F3;1"
          }
        },
        "externalFlash.dataIn[50]": {
          "hide_name": 0,
          "bits": [ 9727 ] ,
          "attributes": {
            "ROUTING": "X30Y8/X03;X30Y8/X03/Q4;1;X30Y8/A0;X30Y8/A0/X03;1;X30Y8/Q4;;1;X30Y8/X07;X30Y8/X07/Q4;1;X30Y8/A5;X30Y8/A5/X07;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_205_D": {
          "hide_name": 0,
          "bits": [ 9725 ] ,
          "attributes": {
            "ROUTING": "X30Y8/F0;;1;X30Y8/XD0;X30Y8/XD0/F0;1"
          }
        },
        "externalFlash.dataIn[51]": {
          "hide_name": 0,
          "bits": [ 9723 ] ,
          "attributes": {
            "ROUTING": "X30Y12/X06;X30Y12/X06/Q1;1;X30Y12/A5;X30Y12/A5/X06;1;X30Y12/Q1;;1;X30Y12/E130;X30Y12/E130/Q1;1;X30Y12/A6;X30Y12/A6/E130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_204_D": {
          "hide_name": 0,
          "bits": [ 9721 ] ,
          "attributes": {
            "ROUTING": "X30Y12/F5;;1;X30Y12/A2;X30Y12/A2/F5;1;X30Y12/XD2;X30Y12/XD2/A2;1"
          }
        },
        "externalFlash.dataIn[52]": {
          "hide_name": 0,
          "bits": [ 9719 ] ,
          "attributes": {
            "ROUTING": "X26Y12/E240;X26Y12/E240/Q4;1;X27Y12/X03;X27Y12/X03/E241;1;X27Y12/A6;X27Y12/A6/X03;1;X26Y12/Q4;;1;X26Y12/E130;X26Y12/E130/Q4;1;X26Y12/A7;X26Y12/A7/E130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_203_D": {
          "hide_name": 0,
          "bits": [ 9717 ] ,
          "attributes": {
            "ROUTING": "X27Y12/F6;;1;X27Y12/C0;X27Y12/C0/F6;1;X27Y12/XD0;X27Y12/XD0/C0;1"
          }
        },
        "externalFlash.dataIn[53]": {
          "hide_name": 0,
          "bits": [ 9715 ] ,
          "attributes": {
            "ROUTING": "X26Y13/N130;X26Y13/N130/Q3;1;X26Y12/B0;X26Y12/B0/N131;1;X26Y13/Q3;;1;X26Y13/X02;X26Y13/X02/Q3;1;X26Y13/A1;X26Y13/A1/X02;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_202_D": {
          "hide_name": 0,
          "bits": [ 9713 ] ,
          "attributes": {
            "ROUTING": "X26Y12/F0;;1;X26Y12/XD0;X26Y12/XD0/F0;1"
          }
        },
        "externalFlash.dataIn[54]": {
          "hide_name": 0,
          "bits": [ 9711 ] ,
          "attributes": {
            "ROUTING": "X29Y14/N130;X29Y14/N130/Q3;1;X29Y14/A3;X29Y14/A3/N130;1;X29Y14/Q3;;1;X29Y14/EW20;X29Y14/EW20/Q3;1;X28Y14/S260;X28Y14/S260/W121;1;X28Y15/X03;X28Y15/X03/S261;1;X28Y15/B5;X28Y15/B5/X03;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_201_D": {
          "hide_name": 0,
          "bits": [ 9709 ] ,
          "attributes": {
            "ROUTING": "X28Y15/F5;;1;X28Y15/XD5;X28Y15/XD5/F5;1"
          }
        },
        "externalFlash.dataIn[55]": {
          "hide_name": 0,
          "bits": [ 9707 ] ,
          "attributes": {
            "ROUTING": "X28Y13/N130;X28Y13/N130/Q2;1;X28Y13/A2;X28Y13/A2/N130;1;X28Y13/Q2;;1;X28Y13/W100;X28Y13/W100/Q2;1;X28Y13/B5;X28Y13/B5/W100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_200_D": {
          "hide_name": 0,
          "bits": [ 9705 ] ,
          "attributes": {
            "ROUTING": "X28Y13/F5;;1;X28Y13/XD5;X28Y13/XD5/F5;1"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_20_D": {
          "hide_name": 0,
          "bits": [ 9703 ] ,
          "attributes": {
            "ROUTING": "X17Y2/F4;;1;X17Y2/XD4;X17Y2/XD4/F4;1"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9701 ] ,
          "attributes": {
            "ROUTING": "X20Y4/F5;;1;X20Y4/XD5;X20Y4/XD5/F5;1"
          }
        },
        "externalFlash.dataIn[254]": {
          "hide_name": 0,
          "bits": [ 9699 ] ,
          "attributes": {
            "ROUTING": "X24Y5/W130;X24Y5/W130/Q0;1;X23Y5/A2;X23Y5/A2/W131;1;X24Y5/Q0;;1;X24Y5/S100;X24Y5/S100/Q0;1;X24Y5/S210;X24Y5/S210/S100;1;X24Y5/A6;X24Y5/A6/S210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataIn[236]": {
          "hide_name": 0,
          "bits": [ 9696 ] ,
          "attributes": {
            "ROUTING": "X17Y5/N220;X17Y5/N220/Q2;1;X17Y4/X07;X17Y4/X07/N221;1;X17Y4/A5;X17Y4/A5/X07;1;X17Y5/Q2;;1;X17Y5/N130;X17Y5/N130/Q2;1;X17Y5/A2;X17Y5/A2/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataIn[56]": {
          "hide_name": 0,
          "bits": [ 9694 ] ,
          "attributes": {
            "ROUTING": "X28Y7/E130;X28Y7/E130/Q1;1;X28Y7/A6;X28Y7/A6/E130;1;X28Y7/Q1;;1;X28Y7/N210;X28Y7/N210/Q1;1;X28Y6/B1;X28Y6/B1/N211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_199_D": {
          "hide_name": 0,
          "bits": [ 9691 ] ,
          "attributes": {
            "ROUTING": "X28Y6/F1;;1;X28Y6/XD1;X28Y6/XD1/F1;1"
          }
        },
        "externalFlash.dataIn[57]": {
          "hide_name": 0,
          "bits": [ 9689 ] ,
          "attributes": {
            "ROUTING": "X29Y13/X07;X29Y13/X07/Q4;1;X29Y13/A2;X29Y13/A2/X07;1;X29Y13/Q4;;1;X29Y13/E100;X29Y13/E100/Q4;1;X30Y13/E200;X30Y13/E200/E101;1;X31Y13/N200;X31Y13/N200/E201;1;X31Y12/X07;X31Y12/X07/N201;1;X31Y12/B0;X31Y12/B0/X07;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_198_D": {
          "hide_name": 0,
          "bits": [ 9687 ] ,
          "attributes": {
            "ROUTING": "X31Y12/F0;;1;X31Y12/XD0;X31Y12/XD0/F0;1"
          }
        },
        "externalFlash.dataIn[58]": {
          "hide_name": 0,
          "bits": [ 9685 ] ,
          "attributes": {
            "ROUTING": "X30Y8/X02;X30Y8/X02/Q1;1;X30Y8/A1;X30Y8/A1/X02;1;X30Y8/Q1;;1;X30Y8/N210;X30Y8/N210/Q1;1;X30Y7/E210;X30Y7/E210/N211;1;X31Y7/B0;X31Y7/B0/E211;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_197_D": {
          "hide_name": 0,
          "bits": [ 9683 ] ,
          "attributes": {
            "ROUTING": "X31Y7/F0;;1;X31Y7/D1;X31Y7/D1/F0;1;X31Y7/XD1;X31Y7/XD1/D1;1"
          }
        },
        "externalFlash.dataIn[59]": {
          "hide_name": 0,
          "bits": [ 9681 ] ,
          "attributes": {
            "ROUTING": "X30Y11/W100;X30Y11/W100/Q3;1;X30Y11/B4;X30Y11/B4/W100;1;X30Y11/Q3;;1;X30Y11/X02;X30Y11/X02/Q3;1;X30Y11/A3;X30Y11/A3/X02;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_196_D": {
          "hide_name": 0,
          "bits": [ 9679 ] ,
          "attributes": {
            "ROUTING": "X30Y11/F4;;1;X30Y11/XD4;X30Y11/XD4/F4;1"
          }
        },
        "externalFlash.dataIn[60]": {
          "hide_name": 0,
          "bits": [ 9677 ] ,
          "attributes": {
            "ROUTING": "X23Y14/EW10;X23Y14/EW10/Q0;1;X24Y14/S210;X24Y14/S210/E111;1;X24Y15/B2;X24Y15/B2/S211;1;X23Y14/Q0;;1;X23Y14/X01;X23Y14/X01/Q0;1;X23Y14/A7;X23Y14/A7/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_195_D": {
          "hide_name": 0,
          "bits": [ 9675 ] ,
          "attributes": {
            "ROUTING": "X24Y15/F2;;1;X24Y15/XD2;X24Y15/XD2/F2;1"
          }
        },
        "externalFlash.dataIn[61]": {
          "hide_name": 0,
          "bits": [ 9673 ] ,
          "attributes": {
            "ROUTING": "X23Y11/E130;X23Y11/E130/Q2;1;X24Y11/E270;X24Y11/E270/E131;1;X25Y11/X08;X25Y11/X08/E271;1;X25Y11/B4;X25Y11/B4/X08;1;X23Y11/Q2;;1;X23Y11/N130;X23Y11/N130/Q2;1;X23Y11/A2;X23Y11/A2/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_194_D": {
          "hide_name": 0,
          "bits": [ 9671 ] ,
          "attributes": {
            "ROUTING": "X25Y11/F4;;1;X25Y11/C1;X25Y11/C1/F4;1;X25Y11/XD1;X25Y11/XD1/C1;1"
          }
        },
        "externalFlash.dataIn[62]": {
          "hide_name": 0,
          "bits": [ 9669 ] ,
          "attributes": {
            "ROUTING": "X28Y14/N130;X28Y14/N130/Q2;1;X28Y14/A3;X28Y14/A3/N130;1;X28Y14/Q2;;1;X28Y14/S130;X28Y14/S130/Q2;1;X28Y15/W270;X28Y15/W270/S131;1;X27Y15/A0;X27Y15/A0/W271;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_193_D": {
          "hide_name": 0,
          "bits": [ 9667 ] ,
          "attributes": {
            "ROUTING": "X27Y15/F0;;1;X27Y15/D4;X27Y15/D4/F0;1;X27Y15/XD4;X27Y15/XD4/D4;1"
          }
        },
        "externalFlash.dataIn[63]": {
          "hide_name": 0,
          "bits": [ 9665 ] ,
          "attributes": {
            "ROUTING": "X27Y14/X07;X27Y14/X07/Q4;1;X27Y14/A4;X27Y14/A4/X07;1;X27Y14/Q4;;1;X27Y14/S130;X27Y14/S130/Q4;1;X27Y14/B3;X27Y14/B3/S130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_192_D": {
          "hide_name": 0,
          "bits": [ 9663 ] ,
          "attributes": {
            "ROUTING": "X27Y14/F3;;1;X27Y14/B2;X27Y14/B2/F3;1;X27Y14/XD2;X27Y14/XD2/B2;1"
          }
        },
        "externalFlash.dataIn[64]": {
          "hide_name": 0,
          "bits": [ 9661 ] ,
          "attributes": {
            "ROUTING": "X25Y3/X02;X25Y3/X02/Q3;1;X25Y3/A3;X25Y3/A3/X02;1;X25Y3/Q3;;1;X25Y3/X06;X25Y3/X06/Q3;1;X25Y3/A4;X25Y3/A4/X06;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_191_D": {
          "hide_name": 0,
          "bits": [ 9659 ] ,
          "attributes": {
            "ROUTING": "X25Y3/F4;;1;X25Y3/C1;X25Y3/C1/F4;1;X25Y3/XD1;X25Y3/XD1/C1;1"
          }
        },
        "externalFlash.dataIn[65]": {
          "hide_name": 0,
          "bits": [ 9657 ] ,
          "attributes": {
            "ROUTING": "X26Y4/EW10;X26Y4/EW10/Q3;1;X25Y4/B3;X25Y4/B3/W111;1;X26Y4/Q3;;1;X26Y4/N100;X26Y4/N100/Q3;1;X26Y4/E200;X26Y4/E200/N100;1;X26Y4/A3;X26Y4/A3/E200;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_190_D": {
          "hide_name": 0,
          "bits": [ 9655 ] ,
          "attributes": {
            "ROUTING": "X25Y4/F3;;1;X25Y4/XD3;X25Y4/XD3/F3;1"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_19_D": {
          "hide_name": 0,
          "bits": [ 9653 ] ,
          "attributes": {
            "ROUTING": "X17Y4/F5;;1;X17Y4/XD5;X17Y4/XD5/F5;1"
          }
        },
        "externalFlash.dataIn[237]": {
          "hide_name": 0,
          "bits": [ 9651 ] ,
          "attributes": {
            "ROUTING": "X21Y4/X07;X21Y4/X07/Q4;1;X21Y4/A4;X21Y4/A4/X07;1;X21Y4/Q4;;1;X21Y4/SN20;X21Y4/SN20/Q4;1;X21Y5/B5;X21Y5/B5/S121;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataIn[66]": {
          "hide_name": 0,
          "bits": [ 9649 ] ,
          "attributes": {
            "ROUTING": "X18Y6/E100;X18Y6/E100/Q2;1;X18Y6/A5;X18Y6/A5/E100;1;X18Y4/A2;X18Y4/A2/N251;1;X18Y6/Q2;;1;X18Y6/SN10;X18Y6/SN10/Q2;1;X18Y5/N250;X18Y5/N250/N111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_189_D": {
          "hide_name": 0,
          "bits": [ 9647 ] ,
          "attributes": {
            "ROUTING": "X18Y4/F2;;1;X18Y4/XD2;X18Y4/XD2/F2;1"
          }
        },
        "externalFlash.dataIn[67]": {
          "hide_name": 0,
          "bits": [ 9645 ] ,
          "attributes": {
            "ROUTING": "X20Y8/N130;X20Y8/N130/Q3;1;X20Y8/A3;X20Y8/A3/N130;1;X20Y8/Q3;;1;X20Y8/N100;X20Y8/N100/Q3;1;X20Y8/A1;X20Y8/A1/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_188_D": {
          "hide_name": 0,
          "bits": [ 9643 ] ,
          "attributes": {
            "ROUTING": "X20Y8/F1;;1;X20Y8/XD1;X20Y8/XD1/F1;1"
          }
        },
        "externalFlash.dataIn[68]": {
          "hide_name": 0,
          "bits": [ 9641 ] ,
          "attributes": {
            "ROUTING": "X19Y3/X07;X19Y3/X07/Q4;1;X19Y3/A4;X19Y3/A4/X07;1;X19Y3/Q4;;1;X19Y3/SN10;X19Y3/SN10/Q4;1;X19Y4/E210;X19Y4/E210/S111;1;X20Y4/B3;X20Y4/B3/E211;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_187_D": {
          "hide_name": 0,
          "bits": [ 9639 ] ,
          "attributes": {
            "ROUTING": "X20Y4/F3;;1;X20Y4/XD3;X20Y4/XD3/F3;1"
          }
        },
        "externalFlash.dataIn[69]": {
          "hide_name": 0,
          "bits": [ 9637 ] ,
          "attributes": {
            "ROUTING": "X21Y13/N100;X21Y13/N100/Q4;1;X21Y13/W200;X21Y13/W200/N100;1;X21Y13/A6;X21Y13/A6/W200;1;X21Y13/Q4;;1;X21Y13/S130;X21Y13/S130/Q4;1;X21Y13/B3;X21Y13/B3/S130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_186_D": {
          "hide_name": 0,
          "bits": [ 9635 ] ,
          "attributes": {
            "ROUTING": "X21Y13/F3;;1;X21Y13/XD3;X21Y13/XD3/F3;1"
          }
        },
        "externalFlash.dataIn[70]": {
          "hide_name": 0,
          "bits": [ 9633 ] ,
          "attributes": {
            "ROUTING": "X24Y13/B5;X24Y13/B5/X01;1;X24Y13/Q2;;1;X24Y13/X01;X24Y13/X01/Q2;1;X24Y13/A6;X24Y13/A6/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_185_D": {
          "hide_name": 0,
          "bits": [ 9631 ] ,
          "attributes": {
            "ROUTING": "X24Y13/F5;;1;X24Y13/A1;X24Y13/A1/F5;1;X24Y13/XD1;X24Y13/XD1/A1;1"
          }
        },
        "externalFlash.dataIn[71]": {
          "hide_name": 0,
          "bits": [ 9629 ] ,
          "attributes": {
            "ROUTING": "X20Y10/B3;X20Y10/B3/X01;1;X20Y10/Q2;;1;X20Y10/X01;X20Y10/X01/Q2;1;X20Y10/A7;X20Y10/A7/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_184_D": {
          "hide_name": 0,
          "bits": [ 9627 ] ,
          "attributes": {
            "ROUTING": "X20Y10/F3;;1;X20Y10/XD3;X20Y10/XD3/F3;1"
          }
        },
        "externalFlash.dataIn[72]": {
          "hide_name": 0,
          "bits": [ 9625 ] ,
          "attributes": {
            "ROUTING": "X24Y3/N130;X24Y3/N130/Q0;1;X24Y2/B1;X24Y2/B1/N131;1;X24Y3/Q0;;1;X24Y3/N200;X24Y3/N200/Q0;1;X24Y3/A0;X24Y3/A0/N200;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_183_D": {
          "hide_name": 0,
          "bits": [ 9623 ] ,
          "attributes": {
            "ROUTING": "X24Y2/F1;;1;X24Y2/XD1;X24Y2/XD1/F1;1"
          }
        },
        "externalFlash.dataIn[73]": {
          "hide_name": 0,
          "bits": [ 9621 ] ,
          "attributes": {
            "ROUTING": "X23Y5/N100;X23Y5/N100/Q1;1;X23Y5/A1;X23Y5/A1/N100;1;X23Y5/Q1;;1;X23Y5/N210;X23Y5/N210/Q1;1;X23Y4/A5;X23Y4/A5/N211;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_182_D": {
          "hide_name": 0,
          "bits": [ 9619 ] ,
          "attributes": {
            "ROUTING": "X23Y4/F5;;1;X23Y4/XD5;X23Y4/XD5/F5;1"
          }
        },
        "externalFlash.dataIn[74]": {
          "hide_name": 0,
          "bits": [ 9617 ] ,
          "attributes": {
            "ROUTING": "X17Y6/N210;X17Y6/N210/Q1;1;X17Y4/B1;X17Y4/B1/N212;1;X17Y6/Q1;;1;X17Y6/N100;X17Y6/N100/Q1;1;X17Y6/A1;X17Y6/A1/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_181_D": {
          "hide_name": 0,
          "bits": [ 9615 ] ,
          "attributes": {
            "ROUTING": "X17Y4/F1;;1;X17Y4/B0;X17Y4/B0/F1;1;X17Y4/XD0;X17Y4/XD0/B0;1"
          }
        },
        "externalFlash.dataIn[75]": {
          "hide_name": 0,
          "bits": [ 9613 ] ,
          "attributes": {
            "ROUTING": "X17Y7/N200;X17Y7/N200/Q0;1;X17Y7/A0;X17Y7/A0/N200;1;X17Y7/Q0;;1;X17Y7/S130;X17Y7/S130/Q0;1;X17Y8/S270;X17Y8/S270/S131;1;X17Y10/E270;X17Y10/E270/S272;1;X18Y10/A5;X18Y10/A5/E271;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_180_D": {
          "hide_name": 0,
          "bits": [ 9611 ] ,
          "attributes": {
            "ROUTING": "X18Y10/F5;;1;X18Y10/XD5;X18Y10/XD5/F5;1"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_18_D": {
          "hide_name": 0,
          "bits": [ 9609 ] ,
          "attributes": {
            "ROUTING": "X21Y5/F5;;1;X21Y5/XD5;X21Y5/XD5/F5;1"
          }
        },
        "externalFlash.dataIn[238]": {
          "hide_name": 0,
          "bits": [ 9607 ] ,
          "attributes": {
            "ROUTING": "X24Y7/N100;X24Y7/N100/Q2;1;X24Y7/A0;X24Y7/A0/N100;1;X24Y7/Q2;;1;X24Y7/W100;X24Y7/W100/Q2;1;X24Y7/S230;X24Y7/S230/W100;1;X24Y8/A5;X24Y8/A5/S231;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataIn[76]": {
          "hide_name": 0,
          "bits": [ 9605 ] ,
          "attributes": {
            "ROUTING": "X19Y4/B5;X19Y4/B5/X01;1;X19Y4/Q0;;1;X19Y4/X01;X19Y4/X01/Q0;1;X19Y4/A0;X19Y4/A0/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_179_D": {
          "hide_name": 0,
          "bits": [ 9603 ] ,
          "attributes": {
            "ROUTING": "X19Y4/F5;;1;X19Y4/XD5;X19Y4/XD5/F5;1"
          }
        },
        "externalFlash.dataIn[77]": {
          "hide_name": 0,
          "bits": [ 9601 ] ,
          "attributes": {
            "ROUTING": "X23Y12/N100;X23Y12/N100/Q0;1;X23Y12/A0;X23Y12/A0/N100;1;X23Y12/Q0;;1;X23Y12/S130;X23Y12/S130/Q0;1;X23Y13/W270;X23Y13/W270/S131;1;X22Y13/A2;X22Y13/A2/W271;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_178_D": {
          "hide_name": 0,
          "bits": [ 9599 ] ,
          "attributes": {
            "ROUTING": "X22Y13/F2;;1;X22Y13/XD2;X22Y13/XD2/F2;1"
          }
        },
        "externalFlash.dataIn[78]": {
          "hide_name": 0,
          "bits": [ 9597 ] ,
          "attributes": {
            "ROUTING": "X24Y14/X07;X24Y14/X07/Q4;1;X24Y14/A4;X24Y14/A4/X07;1;X24Y14/Q4;;1;X24Y14/S100;X24Y14/S100/Q4;1;X24Y15/A5;X24Y15/A5/S101;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_177_D": {
          "hide_name": 0,
          "bits": [ 9594 ] ,
          "attributes": {
            "ROUTING": "X24Y15/F5;;1;X24Y15/A1;X24Y15/A1/F5;1;X24Y15/XD1;X24Y15/XD1/A1;1"
          }
        },
        "externalFlash.dataIn[79]": {
          "hide_name": 0,
          "bits": [ 9592 ] ,
          "attributes": {
            "ROUTING": "X19Y13/SN10;X19Y13/SN10/Q1;1;X19Y12/N250;X19Y12/N250/N111;1;X19Y11/A1;X19Y11/A1/N251;1;X19Y13/Q1;;1;X19Y13/E210;X19Y13/E210/Q1;1;X19Y13/A1;X19Y13/A1/E210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_176_D": {
          "hide_name": 0,
          "bits": [ 9589 ] ,
          "attributes": {
            "ROUTING": "X19Y11/F1;;1;X19Y11/XD1;X19Y11/XD1/F1;1"
          }
        },
        "externalFlash.dataIn[80]": {
          "hide_name": 0,
          "bits": [ 9587 ] ,
          "attributes": {
            "ROUTING": "X23Y2/N130;X23Y2/N130/Q3;1;X23Y2/A3;X23Y2/A3/N130;1;X23Y2/Q3;;1;X23Y2/W130;X23Y2/W130/Q3;1;X23Y2/B7;X23Y2/B7/W130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_175_D": {
          "hide_name": 0,
          "bits": [ 9584 ] ,
          "attributes": {
            "ROUTING": "X23Y2/F7;;1;X23Y2/A2;X23Y2/A2/F7;1;X23Y2/XD2;X23Y2/XD2/A2;1"
          }
        },
        "externalFlash.dataIn[81]": {
          "hide_name": 0,
          "bits": [ 9582 ] ,
          "attributes": {
            "ROUTING": "X22Y5/A5;X22Y5/A5/Q5;1;X22Y5/Q5;;1;X22Y5/X04;X22Y5/X04/Q5;1;X22Y5/B1;X22Y5/B1/X04;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_174_D": {
          "hide_name": 0,
          "bits": [ 9580 ] ,
          "attributes": {
            "ROUTING": "X22Y5/F1;;1;X22Y5/B4;X22Y5/B4/F1;1;X22Y5/XD4;X22Y5/XD4/B4;1"
          }
        },
        "externalFlash.dataIn[82]": {
          "hide_name": 0,
          "bits": [ 9578 ] ,
          "attributes": {
            "ROUTING": "X19Y6/X05;X19Y6/X05/Q0;1;X19Y6/B1;X19Y6/B1/X05;1;X19Y6/Q0;;1;X19Y6/N200;X19Y6/N200/Q0;1;X19Y6/A0;X19Y6/A0/N200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_173_D": {
          "hide_name": 0,
          "bits": [ 9575 ] ,
          "attributes": {
            "ROUTING": "X19Y6/F1;;1;X19Y6/XD1;X19Y6/XD1/F1;1"
          }
        },
        "externalFlash.dataIn[83]": {
          "hide_name": 0,
          "bits": [ 9573 ] ,
          "attributes": {
            "ROUTING": "X19Y10/E130;X19Y10/E130/Q4;1;X19Y10/A7;X19Y10/A7/E130;1;X19Y10/Q4;;1;X19Y10/X07;X19Y10/X07/Q4;1;X19Y10/A5;X19Y10/A5/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_172_D": {
          "hide_name": 0,
          "bits": [ 9570 ] ,
          "attributes": {
            "ROUTING": "X19Y10/F7;;1;X19Y10/A3;X19Y10/A3/F7;1;X19Y10/XD3;X19Y10/XD3/A3;1"
          }
        },
        "externalFlash.dataIn[84]": {
          "hide_name": 0,
          "bits": [ 9568 ] ,
          "attributes": {
            "ROUTING": "X19Y5/E130;X19Y5/E130/Q0;1;X20Y5/B0;X20Y5/B0/E131;1;X19Y5/Q0;;1;X19Y5/N100;X19Y5/N100/Q0;1;X19Y5/A0;X19Y5/A0/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_171_D": {
          "hide_name": 0,
          "bits": [ 9565 ] ,
          "attributes": {
            "ROUTING": "X20Y5/F0;;1;X20Y5/XD0;X20Y5/XD0/F0;1"
          }
        },
        "externalFlash.dataIn[85]": {
          "hide_name": 0,
          "bits": [ 9563 ] ,
          "attributes": {
            "ROUTING": "X23Y11/N100;X23Y11/N100/Q3;1;X23Y11/E200;X23Y11/E200/N100;1;X23Y11/A3;X23Y11/A3/E200;1;X23Y11/Q3;;1;X23Y11/S130;X23Y11/S130/Q3;1;X23Y12/W230;X23Y12/W230/S131;1;X22Y12/B5;X22Y12/B5/W231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_170_D": {
          "hide_name": 0,
          "bits": [ 9560 ] ,
          "attributes": {
            "ROUTING": "X22Y12/F5;;1;X22Y12/XD5;X22Y12/XD5/F5;1"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_17_D": {
          "hide_name": 0,
          "bits": [ 9558 ] ,
          "attributes": {
            "ROUTING": "X24Y8/F5;;1;X24Y8/XD5;X24Y8/XD5/F5;1"
          }
        },
        "externalFlash.dataIn[239]": {
          "hide_name": 0,
          "bits": [ 9556 ] ,
          "attributes": {
            "ROUTING": "X20Y5/SN10;X20Y5/SN10/Q4;1;X20Y6/E250;X20Y6/E250/S111;1;X21Y6/A4;X21Y6/A4/E251;1;X20Y5/Q4;;1;X20Y5/X07;X20Y5/X07/Q4;1;X20Y5/A4;X20Y5/A4/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataIn[86]": {
          "hide_name": 0,
          "bits": [ 9553 ] ,
          "attributes": {
            "ROUTING": "X24Y12/N200;X24Y12/N200/Q0;1;X24Y12/A0;X24Y12/A0/N200;1;X24Y12/B2;X24Y12/B2/S130;1;X24Y12/S130;X24Y12/S130/Q0;1;X24Y12/Q0;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_169_D": {
          "hide_name": 0,
          "bits": [ 9550 ] ,
          "attributes": {
            "ROUTING": "X24Y12/F2;;1;X24Y12/XD2;X24Y12/XD2/F2;1"
          }
        },
        "externalFlash.dataIn[87]": {
          "hide_name": 0,
          "bits": [ 9548 ] ,
          "attributes": {
            "ROUTING": "X19Y12/X06;X19Y12/X06/Q3;1;X19Y12/A4;X19Y12/A4/X06;1;X19Y12/Q3;;1;X19Y12/S230;X19Y12/S230/Q3;1;X19Y13/X08;X19Y13/X08/S231;1;X19Y13/B6;X19Y13/B6/X08;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_168_D": {
          "hide_name": 0,
          "bits": [ 9545 ] ,
          "attributes": {
            "ROUTING": "X19Y13/F6;;1;X19Y13/C5;X19Y13/C5/F6;1;X19Y13/XD5;X19Y13/XD5/C5;1"
          }
        },
        "externalFlash.dataIn[88]": {
          "hide_name": 0,
          "bits": [ 9543 ] ,
          "attributes": {
            "ROUTING": "X24Y2/N810;X24Y2/N810/Q2;1;X24Y5/N210;X24Y5/N210/S818;1;X24Y4/A4;X24Y4/A4/N211;1;X24Y2/Q2;;1;X24Y2/W100;X24Y2/W100/Q2;1;X23Y2/N240;X23Y2/N240/W101;1;X23Y2/B4;X23Y2/B4/N240;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_167_D": {
          "hide_name": 0,
          "bits": [ 9540 ] ,
          "attributes": {
            "ROUTING": "X23Y2/F4;;1;X23Y2/XD4;X23Y2/XD4/F4;1"
          }
        },
        "externalFlash.dataIn[89]": {
          "hide_name": 0,
          "bits": [ 9538 ] ,
          "attributes": {
            "ROUTING": "X24Y5/W100;X24Y5/W100/Q2;1;X24Y5/B5;X24Y5/B5/W100;1;X24Y5/Q2;;1;X24Y5/N130;X24Y5/N130/Q2;1;X24Y5/A2;X24Y5/A2/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_166_D": {
          "hide_name": 0,
          "bits": [ 9536 ] ,
          "attributes": {
            "ROUTING": "X24Y5/F5;;1;X24Y5/XD5;X24Y5/XD5/F5;1"
          }
        },
        "externalFlash.dataIn[90]": {
          "hide_name": 0,
          "bits": [ 9534 ] ,
          "attributes": {
            "ROUTING": "X20Y6/S210;X20Y6/S210/W111;1;X20Y6/A6;X20Y6/A6/S210;1;X21Y6/Q3;;1;X21Y6/EW10;X21Y6/EW10/Q3;1;X20Y6/B3;X20Y6/B3/W111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_165_D": {
          "hide_name": 0,
          "bits": [ 9532 ] ,
          "attributes": {
            "ROUTING": "X20Y6/F3;;1;X20Y6/XD3;X20Y6/XD3/F3;1"
          }
        },
        "externalFlash.dataIn[91]": {
          "hide_name": 0,
          "bits": [ 9530 ] ,
          "attributes": {
            "ROUTING": "X19Y10/E210;X19Y10/E210/Q1;1;X19Y10/A1;X19Y10/A1/E210;1;X19Y10/Q1;;1;X19Y10/S130;X19Y10/S130/Q1;1;X19Y10/B2;X19Y10/B2/S130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_164_D": {
          "hide_name": 0,
          "bits": [ 9527 ] ,
          "attributes": {
            "ROUTING": "X19Y10/F2;;1;X19Y10/XD2;X19Y10/XD2/F2;1"
          }
        },
        "externalFlash.dataIn[92]": {
          "hide_name": 0,
          "bits": [ 9525 ] ,
          "attributes": {
            "ROUTING": "X20Y4/X03;X20Y4/X03/Q4;1;X20Y4/A0;X20Y4/A0/X03;1;X20Y4/Q4;;1;X20Y4/X07;X20Y4/X07/Q4;1;X20Y4/A4;X20Y4/A4/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_163_D": {
          "hide_name": 0,
          "bits": [ 9522 ] ,
          "attributes": {
            "ROUTING": "X20Y4/F0;;1;X20Y4/D2;X20Y4/D2/F0;1;X20Y4/XD2;X20Y4/XD2/D2;1"
          }
        },
        "externalFlash.dataIn[93]": {
          "hide_name": 0,
          "bits": [ 9520 ] ,
          "attributes": {
            "ROUTING": "X24Y12/EW10;X24Y12/EW10/Q4;1;X23Y12/W210;X23Y12/W210/W111;1;X22Y12/B4;X22Y12/B4/W211;1;X24Y12/Q4;;1;X24Y12/N100;X24Y12/N100/Q4;1;X24Y12/S200;X24Y12/S200/N100;1;X24Y12/A5;X24Y12/A5/S200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_162_D": {
          "hide_name": 0,
          "bits": [ 9517 ] ,
          "attributes": {
            "ROUTING": "X22Y12/F4;;1;X22Y12/C2;X22Y12/C2/F4;1;X22Y12/XD2;X22Y12/XD2/C2;1"
          }
        },
        "externalFlash.dataIn[94]": {
          "hide_name": 0,
          "bits": [ 9515 ] ,
          "attributes": {
            "ROUTING": "X25Y13/X01;X25Y13/X01/Q0;1;X25Y13/B2;X25Y13/B2/X01;1;X25Y13/Q0;;1;X25Y13/N200;X25Y13/N200/Q0;1;X25Y13/A0;X25Y13/A0/N200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_161_D": {
          "hide_name": 0,
          "bits": [ 9512 ] ,
          "attributes": {
            "ROUTING": "X25Y13/F2;;1;X25Y13/XD2;X25Y13/XD2/F2;1"
          }
        },
        "externalFlash.dataIn[95]": {
          "hide_name": 0,
          "bits": [ 9510 ] ,
          "attributes": {
            "ROUTING": "X21Y14/N240;X21Y14/N240/Q4;1;X21Y12/E240;X21Y12/E240/N242;1;X21Y12/B6;X21Y12/B6/E240;1;X21Y14/Q4;;1;X21Y14/E100;X21Y14/E100/Q4;1;X21Y14/A4;X21Y14/A4/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_160_D": {
          "hide_name": 0,
          "bits": [ 9507 ] ,
          "attributes": {
            "ROUTING": "X21Y12/F6;;1;X21Y12/C3;X21Y12/C3/F6;1;X21Y12/XD3;X21Y12/XD3/C3;1"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_16_D": {
          "hide_name": 0,
          "bits": [ 9505 ] ,
          "attributes": {
            "ROUTING": "X21Y6/F4;;1;X21Y6/XD4;X21Y6/XD4/F4;1"
          }
        },
        "externalFlash.dataIn[240]": {
          "hide_name": 0,
          "bits": [ 9503 ] ,
          "attributes": {
            "ROUTING": "X22Y1/A2;X22Y1/A2/X05;1;X22Y1/Q2;;1;X22Y1/X05;X22Y1/X05/Q2;1;X22Y1/B7;X22Y1/B7/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataIn[96]": {
          "hide_name": 0,
          "bits": [ 9500 ] ,
          "attributes": {
            "ROUTING": "X25Y2/X03;X25Y2/X03/Q4;1;X25Y2/A6;X25Y2/A6/X03;1;X25Y2/Q4;;1;X25Y2/N130;X25Y2/N130/Q4;1;X25Y1/W270;X25Y1/W270/N131;1;X24Y1/X04;X24Y1/X04/W271;1;X24Y1/B2;X24Y1/B2/X04;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_159_D": {
          "hide_name": 0,
          "bits": [ 9498 ] ,
          "attributes": {
            "ROUTING": "X24Y1/F2;;1;X24Y1/D0;X24Y1/D0/F2;1;X24Y1/XD0;X24Y1/XD0/D0;1"
          }
        },
        "externalFlash.dataIn[97]": {
          "hide_name": 0,
          "bits": [ 9496 ] ,
          "attributes": {
            "ROUTING": "X20Y2/E130;X20Y2/E130/Q4;1;X21Y2/B5;X21Y2/B5/E131;1;X20Y2/Q4;;1;X20Y2/W130;X20Y2/W130/Q4;1;X20Y2/E270;X20Y2/E270/W130;1;X21Y2/A7;X21Y2/A7/E271;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_158_D": {
          "hide_name": 0,
          "bits": [ 9494 ] ,
          "attributes": {
            "ROUTING": "X21Y2/F5;;1;X21Y2/A1;X21Y2/A1/F5;1;X21Y2/XD1;X21Y2/XD1/A1;1"
          }
        },
        "externalFlash.dataIn[98]": {
          "hide_name": 0,
          "bits": [ 9492 ] ,
          "attributes": {
            "ROUTING": "X17Y6/X07;X17Y6/X07/Q4;1;X17Y6/A4;X17Y6/A4/X07;1;X17Y6/Q4;;1;X17Y6/SN20;X17Y6/SN20/Q4;1;X17Y5/A5;X17Y5/A5/N121;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_157_D": {
          "hide_name": 0,
          "bits": [ 9490 ] ,
          "attributes": {
            "ROUTING": "X17Y5/F5;;1;X17Y5/XD5;X17Y5/XD5/F5;1"
          }
        },
        "externalFlash.dataIn[99]": {
          "hide_name": 0,
          "bits": [ 9488 ] ,
          "attributes": {
            "ROUTING": "X18Y5/SN20;X18Y5/SN20/Q2;1;X18Y4/E820;X18Y4/E820/N121;1;X22Y4/N270;X22Y4/N270/E824;1;X22Y3/W270;X22Y3/W270/N271;1;X21Y3/A4;X21Y3/A4/W271;1;X18Y5/X05;X18Y5/X05/Q2;1;X18Y5/A2;X18Y5/A2/X05;1;X18Y5/Q2;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_156_D": {
          "hide_name": 0,
          "bits": [ 9486 ] ,
          "attributes": {
            "ROUTING": "X21Y3/F4;;1;X21Y3/XD4;X21Y3/XD4/F4;1"
          }
        },
        "externalFlash.dataIn[100]": {
          "hide_name": 0,
          "bits": [ 9484 ] ,
          "attributes": {
            "ROUTING": "X20Y2/S100;X20Y2/S100/Q0;1;X20Y2/W210;X20Y2/W210/S100;1;X19Y2/B7;X19Y2/B7/W211;1;X20Y2/Q0;;1;X20Y2/N200;X20Y2/N200/Q0;1;X20Y2/A0;X20Y2/A0/N200;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_155_D": {
          "hide_name": 0,
          "bits": [ 9482 ] ,
          "attributes": {
            "ROUTING": "X19Y2/F7;;1;X19Y2/A5;X19Y2/A5/F7;1;X19Y2/XD5;X19Y2/XD5/A5;1"
          }
        },
        "externalFlash.dataIn[101]": {
          "hide_name": 0,
          "bits": [ 9480 ] ,
          "attributes": {
            "ROUTING": "X22Y4/SN10;X22Y4/SN10/Q5;1;X22Y3/W250;X22Y3/W250/N111;1;X21Y3/N250;X21Y3/N250/W251;1;X21Y2/A0;X21Y2/A0/N251;1;X22Y4/Q5;;1;X22Y4/A5;X22Y4/A5/Q5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_154_D": {
          "hide_name": 0,
          "bits": [ 9478 ] ,
          "attributes": {
            "ROUTING": "X21Y2/F0;;1;X21Y2/XD0;X21Y2/XD0/F0;1"
          }
        },
        "externalFlash.dataIn[102]": {
          "hide_name": 0,
          "bits": [ 9476 ] ,
          "attributes": {
            "ROUTING": "X27Y5/N130;X27Y5/N130/Q2;1;X27Y5/A2;X27Y5/A2/N130;1;X27Y5/Q2;;1;X27Y5/S220;X27Y5/S220/Q2;1;X27Y7/X05;X27Y7/X05/S222;1;X27Y7/B0;X27Y7/B0/X05;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer[102]": {
          "hide_name": 0,
          "bits": [ 9474 ] ,
          "attributes": {
            "ROUTING": "X27Y7/E100;X27Y7/E100/Q0;1;X27Y7/W220;X27Y7/W220/E100;1;X26Y7/D3;X26Y7/D3/W221;1;X27Y7/Q0;;1;X27Y7/N100;X27Y7/N100/Q0;1;X27Y7/A0;X27Y7/A0/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_153_D": {
          "hide_name": 0,
          "bits": [ 9473 ] ,
          "attributes": {
            "ROUTING": "X27Y7/F0;;1;X27Y7/XD0;X27Y7/XD0/F0;1"
          }
        },
        "externalFlash.dataIn[103]": {
          "hide_name": 0,
          "bits": [ 9471 ] ,
          "attributes": {
            "ROUTING": "X20Y3/N130;X20Y3/N130/Q3;1;X20Y3/A3;X20Y3/A3/N130;1;X20Y3/A0;X20Y3/A0/N100;1;X20Y3/N100;X20Y3/N100/Q3;1;X20Y3/Q3;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_152_D": {
          "hide_name": 0,
          "bits": [ 9468 ] ,
          "attributes": {
            "ROUTING": "X20Y3/F0;;1;X20Y3/D2;X20Y3/D2/F0;1;X20Y3/XD2;X20Y3/XD2/D2;1"
          }
        },
        "externalFlash.dataIn[104]": {
          "hide_name": 0,
          "bits": [ 9466 ] ,
          "attributes": {
            "ROUTING": "X23Y2/A5;X23Y2/A5/Q5;1;X23Y2/Q5;;1;X23Y2/N100;X23Y2/N100/Q5;1;X23Y2/A0;X23Y2/A0/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_151_D": {
          "hide_name": 0,
          "bits": [ 9463 ] ,
          "attributes": {
            "ROUTING": "X23Y2/F0;;1;X23Y2/XD0;X23Y2/XD0/F0;1"
          }
        },
        "externalFlash.dataIn[105]": {
          "hide_name": 0,
          "bits": [ 9461 ] ,
          "attributes": {
            "ROUTING": "X22Y2/X02;X22Y2/X02/Q3;1;X22Y2/A3;X22Y2/A3/X02;1;X22Y2/Q3;;1;X22Y2/SN10;X22Y2/SN10/Q3;1;X22Y1/W210;X22Y1/W210/N111;1;X21Y1/B6;X21Y1/B6/W211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_150_D": {
          "hide_name": 0,
          "bits": [ 9458 ] ,
          "attributes": {
            "ROUTING": "X21Y1/F6;;1;X21Y1/C1;X21Y1/C1/F6;1;X21Y1/XD1;X21Y1/XD1/C1;1"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_15_D": {
          "hide_name": 0,
          "bits": [ 9456 ] ,
          "attributes": {
            "ROUTING": "X22Y1/F7;;1;X22Y1/A1;X22Y1/A1/F7;1;X22Y1/XD1;X22Y1/XD1/A1;1"
          }
        },
        "externalFlash.dataIn[241]": {
          "hide_name": 0,
          "bits": [ 9454 ] ,
          "attributes": {
            "ROUTING": "X22Y3/A5;X22Y3/A5/Q5;1;X22Y3/Q5;;1;X22Y3/N250;X22Y3/N250/Q5;1;X22Y2/X06;X22Y2/X06/N251;1;X22Y2/A5;X22Y2/A5/X06;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataIn[106]": {
          "hide_name": 0,
          "bits": [ 9452 ] ,
          "attributes": {
            "ROUTING": "X17Y5/X07;X17Y5/X07/Q4;1;X17Y5/A4;X17Y5/A4/X07;1;X17Y5/Q4;;1;X17Y5/S100;X17Y5/S100/Q4;1;X17Y5/B1;X17Y5/B1/S100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_149_D": {
          "hide_name": 0,
          "bits": [ 9449 ] ,
          "attributes": {
            "ROUTING": "X17Y5/F1;;1;X17Y5/XD1;X17Y5/XD1/F1;1"
          }
        },
        "externalFlash.dataIn[107]": {
          "hide_name": 0,
          "bits": [ 9447 ] ,
          "attributes": {
            "ROUTING": "X19Y3/S240;X19Y3/S240/E101;1;X19Y3/B0;X19Y3/B0/S240;1;X18Y3/Q2;;1;X18Y3/E100;X18Y3/E100/Q2;1;X18Y3/A5;X18Y3/A5/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_148_D": {
          "hide_name": 0,
          "bits": [ 9444 ] ,
          "attributes": {
            "ROUTING": "X19Y3/F0;;1;X19Y3/XD0;X19Y3/XD0/F0;1"
          }
        },
        "externalFlash.dataIn[108]": {
          "hide_name": 0,
          "bits": [ 9442 ] ,
          "attributes": {
            "ROUTING": "X18Y5/E130;X18Y5/E130/Q0;1;X18Y5/A6;X18Y5/A6/E130;1;X18Y5/Q0;;1;X18Y5/EW10;X18Y5/EW10/Q0;1;X19Y5/S250;X19Y5/S250/E111;1;X19Y5/B2;X19Y5/B2/S250;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_147_D": {
          "hide_name": 0,
          "bits": [ 9439 ] ,
          "attributes": {
            "ROUTING": "X19Y5/F2;;1;X19Y5/XD2;X19Y5/XD2/F2;1"
          }
        },
        "externalFlash.dataIn[109]": {
          "hide_name": 0,
          "bits": [ 9437 ] ,
          "attributes": {
            "ROUTING": "X21Y5/E200;X21Y5/E200/N100;1;X21Y5/A2;X21Y5/A2/E200;1;X21Y5/Q2;;1;X21Y5/N100;X21Y5/N100/Q2;1;X21Y5/A1;X21Y5/A1/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_146_D": {
          "hide_name": 0,
          "bits": [ 9434 ] ,
          "attributes": {
            "ROUTING": "X21Y5/F1;;1;X21Y5/B0;X21Y5/B0/F1;1;X21Y5/XD0;X21Y5/XD0/B0;1"
          }
        },
        "externalFlash.dataIn[110]": {
          "hide_name": 0,
          "bits": [ 9432 ] ,
          "attributes": {
            "ROUTING": "X25Y7/E230;X25Y7/E230/Q3;1;X26Y7/N230;X26Y7/N230/E231;1;X26Y6/A7;X26Y6/A7/N231;1;X25Y7/Q3;;1;X25Y7/X02;X25Y7/X02/Q3;1;X25Y7/A3;X25Y7/A3/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer[110]": {
          "hide_name": 0,
          "bits": [ 9429 ] ,
          "attributes": {
            "ROUTING": "X26Y6/S100;X26Y6/S100/Q3;1;X26Y7/C3;X26Y7/C3/S101;1;X26Y6/Q3;;1;X26Y6/W130;X26Y6/W130/Q3;1;X26Y6/B7;X26Y6/B7/W130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_145_D": {
          "hide_name": 0,
          "bits": [ 9428 ] ,
          "attributes": {
            "ROUTING": "X26Y6/F7;;1;X26Y6/A3;X26Y6/A3/F7;1;X26Y6/XD3;X26Y6/XD3/A3;1"
          }
        },
        "externalFlash.dataIn[111]": {
          "hide_name": 0,
          "bits": [ 9426 ] ,
          "attributes": {
            "ROUTING": "X19Y7/W230;X19Y7/W230/Q3;1;X18Y7/B2;X18Y7/B2/W231;1;X19Y7/Q3;;1;X19Y7/X02;X19Y7/X02/Q3;1;X19Y7/A3;X19Y7/A3/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_144_D": {
          "hide_name": 0,
          "bits": [ 9423 ] ,
          "attributes": {
            "ROUTING": "X18Y7/F2;;1;X18Y7/D0;X18Y7/D0/F2;1;X18Y7/XD0;X18Y7/XD0/D0;1"
          }
        },
        "externalFlash.dataIn[112]": {
          "hide_name": 0,
          "bits": [ 9421 ] ,
          "attributes": {
            "ROUTING": "X23Y2/E210;X23Y2/E210/Q1;1;X23Y2/A1;X23Y2/A1/E210;1;X23Y2/Q1;;1;X23Y2/N210;X23Y2/N210/Q1;1;X23Y1/E210;X23Y1/E210/N211;1;X24Y1/X06;X24Y1/X06/E211;1;X24Y1/A7;X24Y1/A7/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_143_D": {
          "hide_name": 0,
          "bits": [ 9418 ] ,
          "attributes": {
            "ROUTING": "X24Y1/F7;;1;X24Y1/A3;X24Y1/A3/F7;1;X24Y1/XD3;X24Y1/XD3/A3;1"
          }
        },
        "externalFlash.dataIn[113]": {
          "hide_name": 0,
          "bits": [ 9416 ] ,
          "attributes": {
            "ROUTING": "X23Y3/W130;X23Y3/W130/Q5;1;X22Y3/A2;X22Y3/A2/W131;1;X23Y3/Q5;;1;X23Y3/A5;X23Y3/A5/Q5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_142_D": {
          "hide_name": 0,
          "bits": [ 9414 ] ,
          "attributes": {
            "ROUTING": "X22Y3/F2;;1;X22Y3/XD2;X22Y3/XD2/F2;1"
          }
        },
        "externalFlash.dataIn[114]": {
          "hide_name": 0,
          "bits": [ 9412 ] ,
          "attributes": {
            "ROUTING": "X19Y3/S130;X19Y3/S130/Q2;1;X19Y4/S270;X19Y4/S270/S131;1;X19Y5/A1;X19Y5/A1/S271;1;X19Y3/Q2;;1;X19Y3/N130;X19Y3/N130/Q2;1;X19Y3/A2;X19Y3/A2/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_141_D": {
          "hide_name": 0,
          "bits": [ 9410 ] ,
          "attributes": {
            "ROUTING": "X19Y5/F1;;1;X19Y5/B4;X19Y5/B4/F1;1;X19Y5/XD4;X19Y5/XD4/B4;1"
          }
        },
        "externalFlash.dataIn[115]": {
          "hide_name": 0,
          "bits": [ 9408 ] ,
          "attributes": {
            "ROUTING": "X20Y2/A5;X20Y2/A5/Q5;1;X20Y2/Q5;;1;X20Y2/E100;X20Y2/E100/Q5;1;X21Y2/S200;X21Y2/S200/E101;1;X21Y3/X01;X21Y3/X01/S201;1;X21Y3/B5;X21Y3/B5/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_140_D": {
          "hide_name": 0,
          "bits": [ 9406 ] ,
          "attributes": {
            "ROUTING": "X21Y3/F5;;1;X21Y3/XD5;X21Y3/XD5/F5;1"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_14_D": {
          "hide_name": 0,
          "bits": [ 9404 ] ,
          "attributes": {
            "ROUTING": "X22Y2/F5;;1;X22Y2/XD5;X22Y2/XD5/F5;1"
          }
        },
        "externalFlash.dataIn[242]": {
          "hide_name": 0,
          "bits": [ 9402 ] ,
          "attributes": {
            "ROUTING": "X18Y2/W130;X18Y2/W130/Q5;1;X18Y2/N270;X18Y2/N270/W130;1;X18Y1/A2;X18Y1/A2/N271;1;X18Y2/Q5;;1;X18Y2/A5;X18Y2/A5/Q5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataIn[116]": {
          "hide_name": 0,
          "bits": [ 9399 ] ,
          "attributes": {
            "ROUTING": "X20Y2/N100;X20Y2/N100/Q1;1;X20Y2/A1;X20Y2/A1/N100;1;X20Y2/Q1;;1;X20Y2/EW10;X20Y2/EW10/Q1;1;X19Y2/B6;X19Y2/B6/W111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_139_D": {
          "hide_name": 0,
          "bits": [ 9397 ] ,
          "attributes": {
            "ROUTING": "X19Y2/F6;;1;X19Y2/C1;X19Y2/C1/F6;1;X19Y2/XD1;X19Y2/XD1/C1;1"
          }
        },
        "externalFlash.dataIn[117]": {
          "hide_name": 0,
          "bits": [ 9395 ] ,
          "attributes": {
            "ROUTING": "X22Y5/X05;X22Y5/X05/Q2;1;X22Y5/A2;X22Y5/A2/X05;1;X22Y5/Q2;;1;X22Y5/S100;X22Y5/S100/Q2;1;X22Y5/B0;X22Y5/B0/S100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_138_D": {
          "hide_name": 0,
          "bits": [ 9393 ] ,
          "attributes": {
            "ROUTING": "X22Y5/F0;;1;X22Y5/XD0;X22Y5/XD0/F0;1"
          }
        },
        "externalFlash.dataIn[118]": {
          "hide_name": 0,
          "bits": [ 9391 ] ,
          "attributes": {
            "ROUTING": "X24Y7/S100;X24Y7/S100/Q3;1;X24Y7/S210;X24Y7/S210/S100;1;X24Y7/A6;X24Y7/A6/S210;1;X24Y7/Q3;;1;X24Y7/W130;X24Y7/W130/Q3;1;X24Y7/B7;X24Y7/B7/W130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_137_D": {
          "hide_name": 0,
          "bits": [ 9389 ] ,
          "attributes": {
            "ROUTING": "X24Y7/F7;;1;X24Y7/A5;X24Y7/A5/F7;1;X24Y7/XD5;X24Y7/XD5/A5;1"
          }
        },
        "externalFlash.dataIn[119]": {
          "hide_name": 0,
          "bits": [ 9387 ] ,
          "attributes": {
            "ROUTING": "X20Y7/N100;X20Y7/N100/Q0;1;X20Y7/A0;X20Y7/A0/N100;1;X20Y7/Q0;;1;X20Y7/X05;X20Y7/X05/Q0;1;X20Y7/A2;X20Y7/A2/X05;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_136_D": {
          "hide_name": 0,
          "bits": [ 9385 ] ,
          "attributes": {
            "ROUTING": "X20Y7/F2;;1;X20Y7/XD2;X20Y7/XD2/F2;1"
          }
        },
        "externalFlash.dataIn[120]": {
          "hide_name": 0,
          "bits": [ 9383 ] ,
          "attributes": {
            "ROUTING": "X25Y1/EW10;X25Y1/EW10/Q4;1;X24Y1/B1;X24Y1/B1/W111;1;X25Y1/Q4;;1;X25Y1/E130;X25Y1/E130/Q4;1;X25Y1/A7;X25Y1/A7/E130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_135_D": {
          "hide_name": 0,
          "bits": [ 9381 ] ,
          "attributes": {
            "ROUTING": "X24Y1/F1;;1;X24Y1/XD1;X24Y1/XD1/F1;1"
          }
        },
        "externalFlash.dataIn[121]": {
          "hide_name": 0,
          "bits": [ 9379 ] ,
          "attributes": {
            "ROUTING": "X21Y1/A5;X21Y1/A5/X05;1;X21Y1/Q2;;1;X21Y1/X05;X21Y1/X05/Q2;1;X21Y1/A3;X21Y1/A3/X05;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_134_D": {
          "hide_name": 0,
          "bits": [ 9377 ] ,
          "attributes": {
            "ROUTING": "X21Y1/F5;;1;X21Y1/XD5;X21Y1/XD5/F5;1"
          }
        },
        "externalFlash.dataIn[122]": {
          "hide_name": 0,
          "bits": [ 9375 ] ,
          "attributes": {
            "ROUTING": "X19Y1/E100;X19Y1/E100/Q2;1;X19Y1/A4;X19Y1/A4/E100;1;X19Y1/Q2;;1;X19Y1/SN10;X19Y1/SN10/Q2;1;X19Y2/S210;X19Y2/S210/S111;1;X19Y4/X08;X19Y4/X08/S212;1;X19Y4/B4;X19Y4/B4/X08;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_133_D": {
          "hide_name": 0,
          "bits": [ 9373 ] ,
          "attributes": {
            "ROUTING": "X19Y4/F4;;1;X19Y4/XD4;X19Y4/XD4/F4;1"
          }
        },
        "externalFlash.dataIn[123]": {
          "hide_name": 0,
          "bits": [ 9371 ] ,
          "attributes": {
            "ROUTING": "X18Y3/E130;X18Y3/E130/Q0;1;X19Y3/B6;X19Y3/B6/E131;1;X18Y3/Q0;;1;X18Y3/X01;X18Y3/X01/Q0;1;X18Y3/A1;X18Y3/A1/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_132_D": {
          "hide_name": 0,
          "bits": [ 9369 ] ,
          "attributes": {
            "ROUTING": "X19Y3/F6;;1;X19Y3/C5;X19Y3/C5/F6;1;X19Y3/XD5;X19Y3/XD5/C5;1"
          }
        },
        "externalFlash.dataIn[124]": {
          "hide_name": 0,
          "bits": [ 9367 ] ,
          "attributes": {
            "ROUTING": "X18Y2/S240;X18Y2/S240/N130;1;X18Y2/B1;X18Y2/B1/S240;1;X18Y2/Q3;;1;X18Y2/N130;X18Y2/N130/Q3;1;X18Y2/A3;X18Y2/A3/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_131_D": {
          "hide_name": 0,
          "bits": [ 9365 ] ,
          "attributes": {
            "ROUTING": "X18Y2/F1;;1;X18Y2/XD1;X18Y2/XD1/F1;1"
          }
        },
        "externalFlash.dataIn[125]": {
          "hide_name": 0,
          "bits": [ 9363 ] ,
          "attributes": {
            "ROUTING": "X20Y1/E100;X20Y1/E100/Q1;1;X20Y1/A4;X20Y1/A4/E100;1;X20Y1/Q1;;1;X20Y1/S100;X20Y1/S100/Q1;1;X20Y1/B0;X20Y1/B0/S100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_130_D": {
          "hide_name": 0,
          "bits": [ 9361 ] ,
          "attributes": {
            "ROUTING": "X20Y1/F0;;1;X20Y1/D2;X20Y1/D2/F0;1;X20Y1/XD2;X20Y1/XD2/D2;1"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_13_D": {
          "hide_name": 0,
          "bits": [ 9359 ] ,
          "attributes": {
            "ROUTING": "X18Y1/F2;;1;X18Y1/XD2;X18Y1/XD2/F2;1"
          }
        },
        "externalFlash.dataIn[243]": {
          "hide_name": 0,
          "bits": [ 9357 ] ,
          "attributes": {
            "ROUTING": "X20Y1/A5;X20Y1/A5/Q5;1;X20Y1/Q5;;1;X20Y1/W130;X20Y1/W130/Q5;1;X20Y1/B6;X20Y1/B6/W130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataIn[126]": {
          "hide_name": 0,
          "bits": [ 9354 ] ,
          "attributes": {
            "ROUTING": "X25Y5/N240;X25Y5/N240/E101;1;X25Y5/B5;X25Y5/B5/N240;1;X24Y5/Q4;;1;X24Y5/E100;X24Y5/E100/Q4;1;X24Y5/A4;X24Y5/A4/E100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_129_D": {
          "hide_name": 0,
          "bits": [ 9352 ] ,
          "attributes": {
            "ROUTING": "X25Y5/F5;;1;X25Y5/XD5;X25Y5/XD5/F5;1"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_3_D_LUT4_F_I2_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 9350 ] ,
          "attributes": {
            "ROUTING": "X21Y3/E130;X21Y3/E130/Q1;1;X21Y3/A6;X21Y3/A6/E130;1;X21Y3/Q1;;1;X21Y3/W210;X21Y3/W210/Q1;1;X20Y3/B4;X20Y3/B4/W211;1",
            "hdlname": "externalFlash dataIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_128_D": {
          "hide_name": 0,
          "bits": [ 9347 ] ,
          "attributes": {
            "ROUTING": "X20Y3/F4;;1;X20Y3/XD4;X20Y3/XD4/F4;1"
          }
        },
        "externalFlash.dataIn[128]": {
          "hide_name": 0,
          "bits": [ 9345 ] ,
          "attributes": {
            "ROUTING": "X26Y5/N250;X26Y5/N250/Q5;1;X26Y4/B6;X26Y4/B6/N251;1;X26Y5/Q5;;1;X26Y5/E130;X26Y5/E130/Q5;1;X26Y5/A6;X26Y5/A6/E130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_127_D": {
          "hide_name": 0,
          "bits": [ 9343 ] ,
          "attributes": {
            "ROUTING": "X26Y4/F6;;1;X26Y4/C0;X26Y4/C0/F6;1;X26Y4/XD0;X26Y4/XD0/C0;1"
          }
        },
        "externalFlash.dataIn[129]": {
          "hide_name": 0,
          "bits": [ 9341 ] ,
          "attributes": {
            "ROUTING": "X26Y8/X02;X26Y8/X02/Q1;1;X26Y8/A1;X26Y8/A1/X02;1;X26Y8/Q1;;1;X26Y8/SN10;X26Y8/SN10/Q1;1;X26Y9/S250;X26Y9/S250/S111;1;X26Y11/W250;X26Y11/W250/S252;1;X26Y11/B0;X26Y11/B0/W250;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_126_D": {
          "hide_name": 0,
          "bits": [ 9339 ] ,
          "attributes": {
            "ROUTING": "X26Y11/F0;;1;X26Y11/XD0;X26Y11/XD0/F0;1"
          }
        },
        "externalFlash.dataIn[130]": {
          "hide_name": 0,
          "bits": [ 9337 ] ,
          "attributes": {
            "ROUTING": "X22Y8/W100;X22Y8/W100/Q5;1;X22Y8/B4;X22Y8/B4/W100;1;X22Y8/Q5;;1;X22Y8/E130;X22Y8/E130/Q5;1;X22Y8/A6;X22Y8/A6/E130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_125_D": {
          "hide_name": 0,
          "bits": [ 9335 ] ,
          "attributes": {
            "ROUTING": "X22Y8/F4;;1;X22Y8/XD4;X22Y8/XD4/F4;1"
          }
        },
        "externalFlash.dataIn[131]": {
          "hide_name": 0,
          "bits": [ 9333 ] ,
          "attributes": {
            "ROUTING": "X26Y5/E800;X26Y5/E800/Q0;1;X30Y5/S200;X30Y5/S200/E804;1;X30Y7/S200;X30Y7/S200/S202;1;X30Y8/W200;X30Y8/W200/S201;1;X28Y8/N200;X28Y8/N200/W202;1;X28Y8/A0;X28Y8/A0/N200;1;X26Y5/Q0;;1;X26Y5/X01;X26Y5/X01/Q0;1;X26Y5/A0;X26Y5/A0/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_124_D": {
          "hide_name": 0,
          "bits": [ 9331 ] ,
          "attributes": {
            "ROUTING": "X28Y8/F0;;1;X28Y8/XD0;X28Y8/XD0/F0;1"
          }
        },
        "externalFlash.dataIn[132]": {
          "hide_name": 0,
          "bits": [ 9329 ] ,
          "attributes": {
            "ROUTING": "X22Y14/N100;X22Y14/N100/Q1;1;X22Y14/A1;X22Y14/A1/N100;1;X22Y14/Q1;;1;X22Y14/S100;X22Y14/S100/Q1;1;X22Y14/B0;X22Y14/B0/S100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_123_D": {
          "hide_name": 0,
          "bits": [ 9327 ] ,
          "attributes": {
            "ROUTING": "X22Y14/F0;;1;X22Y14/XD0;X22Y14/XD0/F0;1"
          }
        },
        "externalFlash.dataIn[133]": {
          "hide_name": 0,
          "bits": [ 9325 ] ,
          "attributes": {
            "ROUTING": "X23Y5/SN10;X23Y5/SN10/Q4;1;X23Y6/E210;X23Y6/E210/S111;1;X23Y6/A0;X23Y6/A0/E210;1;X23Y5/Q4;;1;X23Y5/N130;X23Y5/N130/Q4;1;X23Y5/A3;X23Y5/A3/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_122_D": {
          "hide_name": 0,
          "bits": [ 9323 ] ,
          "attributes": {
            "ROUTING": "X23Y6/F0;;1;X23Y6/D2;X23Y6/D2/F0;1;X23Y6/XD2;X23Y6/XD2/D2;1"
          }
        },
        "externalFlash.dataIn[134]": {
          "hide_name": 0,
          "bits": [ 9321 ] ,
          "attributes": {
            "ROUTING": "X26Y14/N130;X26Y14/N130/Q3;1;X26Y14/A3;X26Y14/A3/N130;1;X26Y14/Q3;;1;X26Y14/SN10;X26Y14/SN10/Q3;1;X26Y15/B1;X26Y15/B1/S111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_121_D": {
          "hide_name": 0,
          "bits": [ 9318 ] ,
          "attributes": {
            "ROUTING": "X26Y15/F1;;1;X26Y15/XD1;X26Y15/XD1/F1;1"
          }
        },
        "externalFlash.dataIn[135]": {
          "hide_name": 0,
          "bits": [ 9316 ] ,
          "attributes": {
            "ROUTING": "X22Y12/S200;X22Y12/S200/Q0;1;X22Y14/W200;X22Y14/W200/S202;1;X20Y14/X01;X20Y14/X01/W202;1;X20Y14/B4;X20Y14/B4/X01;1;X22Y12/Q0;;1;X22Y12/N100;X22Y12/N100/Q0;1;X22Y12/A0;X22Y12/A0/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_120_D": {
          "hide_name": 0,
          "bits": [ 9314 ] ,
          "attributes": {
            "ROUTING": "X20Y14/F4;;1;X20Y14/C3;X20Y14/C3/F4;1;X20Y14/XD3;X20Y14/XD3/C3;1"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_12_D": {
          "hide_name": 0,
          "bits": [ 9312 ] ,
          "attributes": {
            "ROUTING": "X20Y1/F6;;1;X20Y1/C3;X20Y1/C3/F6;1;X20Y1/XD3;X20Y1/XD3/C3;1"
          }
        },
        "externalFlash.dataIn[244]": {
          "hide_name": 0,
          "bits": [ 9310 ] ,
          "attributes": {
            "ROUTING": "X19Y3/X06;X19Y3/X06/Q1;1;X19Y3/A7;X19Y3/A7/X06;1;X19Y3/Q1;;1;X19Y3/W130;X19Y3/W130/Q1;1;X18Y3/A6;X18Y3/A6/W131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataIn[136]": {
          "hide_name": 0,
          "bits": [ 9307 ] ,
          "attributes": {
            "ROUTING": "X26Y7/N130;X26Y7/N130/Q2;1;X26Y7/A2;X26Y7/A2/N130;1;X26Y7/Q2;;1;X26Y7/N100;X26Y7/N100/Q2;1;X26Y6/W200;X26Y6/W200/N101;1;X24Y6/N200;X24Y6/N200/W202;1;X24Y6/A1;X24Y6/A1/N200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_119_D": {
          "hide_name": 0,
          "bits": [ 9304 ] ,
          "attributes": {
            "ROUTING": "X24Y6/F1;;1;X24Y6/XD1;X24Y6/XD1/F1;1"
          }
        },
        "externalFlash.dataIn[137]": {
          "hide_name": 0,
          "bits": [ 9302 ] ,
          "attributes": {
            "ROUTING": "X27Y11/EW10;X27Y11/EW10/Q5;1;X28Y11/S250;X28Y11/S250/E111;1;X28Y11/B3;X28Y11/B3/S250;1;X27Y11/Q5;;1;X27Y11/A5;X27Y11/A5/Q5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_118_D": {
          "hide_name": 0,
          "bits": [ 9300 ] ,
          "attributes": {
            "ROUTING": "X28Y11/F3;;1;X28Y11/XD3;X28Y11/XD3/F3;1"
          }
        },
        "externalFlash.dataIn[138]": {
          "hide_name": 0,
          "bits": [ 9298 ] ,
          "attributes": {
            "ROUTING": "X22Y11/W200;X22Y11/W200/Q0;1;X22Y11/A6;X22Y11/A6/W200;1;X22Y11/Q0;;1;X22Y11/S130;X22Y11/S130/Q0;1;X22Y11/B2;X22Y11/B2/S130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_117_D": {
          "hide_name": 0,
          "bits": [ 9296 ] ,
          "attributes": {
            "ROUTING": "X22Y11/F2;;1;X22Y11/XD2;X22Y11/XD2/F2;1"
          }
        },
        "externalFlash.dataIn[139]": {
          "hide_name": 0,
          "bits": [ 9294 ] ,
          "attributes": {
            "ROUTING": "X27Y8/S130;X27Y8/S130/Q5;1;X27Y8/B2;X27Y8/B2/S130;1;X27Y8/Q5;;1;X27Y8/A5;X27Y8/A5/Q5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_116_D": {
          "hide_name": 0,
          "bits": [ 9292 ] ,
          "attributes": {
            "ROUTING": "X27Y8/F2;;1;X27Y8/XD2;X27Y8/XD2/F2;1"
          }
        },
        "externalFlash.dataIn[140]": {
          "hide_name": 0,
          "bits": [ 9290 ] ,
          "attributes": {
            "ROUTING": "X21Y15/X06;X21Y15/X06/Q3;1;X21Y15/A7;X21Y15/A7/X06;1;X21Y15/Q3;;1;X21Y15/E230;X21Y15/E230/Q3;1;X22Y15/B5;X22Y15/B5/E231;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_115_D": {
          "hide_name": 0,
          "bits": [ 9288 ] ,
          "attributes": {
            "ROUTING": "X22Y15/F5;;1;X22Y15/XD5;X22Y15/XD5/F5;1"
          }
        },
        "externalFlash.dataIn[141]": {
          "hide_name": 0,
          "bits": [ 9286 ] ,
          "attributes": {
            "ROUTING": "X23Y6/N100;X23Y6/N100/Q1;1;X23Y6/A1;X23Y6/A1/N100;1;X23Y6/Q1;;1;X23Y6/S210;X23Y6/S210/Q1;1;X23Y7/B1;X23Y7/B1/S211;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_114_D": {
          "hide_name": 0,
          "bits": [ 9284 ] ,
          "attributes": {
            "ROUTING": "X23Y7/F1;;1;X23Y7/XD1;X23Y7/XD1/F1;1"
          }
        },
        "externalFlash.dataIn[142]": {
          "hide_name": 0,
          "bits": [ 9282 ] ,
          "attributes": {
            "ROUTING": "X23Y15/E100;X23Y15/E100/Q3;1;X24Y15/S200;X24Y15/S200/E101;1;X24Y15/A4;X24Y15/A4/S200;1;X23Y15/Q3;;1;X23Y15/X02;X23Y15/X02/Q3;1;X23Y15/A3;X23Y15/A3/X02;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_113_D": {
          "hide_name": 0,
          "bits": [ 9280 ] ,
          "attributes": {
            "ROUTING": "X24Y15/F4;;1;X24Y15/C0;X24Y15/C0/F4;1;X24Y15/XD0;X24Y15/XD0/C0;1"
          }
        },
        "externalFlash.dataIn[143]": {
          "hide_name": 0,
          "bits": [ 9278 ] ,
          "attributes": {
            "ROUTING": "X22Y14/EW10;X22Y14/EW10/Q5;1;X21Y14/S250;X21Y14/S250/W111;1;X21Y15/A2;X21Y15/A2/S251;1;X22Y14/Q5;;1;X22Y14/A5;X22Y14/A5/Q5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_112_D": {
          "hide_name": 0,
          "bits": [ 9276 ] ,
          "attributes": {
            "ROUTING": "X21Y15/F2;;1;X21Y15/D1;X21Y15/D1/F2;1;X21Y15/XD1;X21Y15/XD1/D1;1"
          }
        },
        "externalFlash.dataIn[144]": {
          "hide_name": 0,
          "bits": [ 9274 ] ,
          "attributes": {
            "ROUTING": "X26Y7/W130;X26Y7/W130/Q0;1;X25Y7/N230;X25Y7/N230/W131;1;X25Y6/A5;X25Y6/A5/N231;1;X26Y7/Q0;;1;X26Y7/W200;X26Y7/W200/Q0;1;X26Y7/A6;X26Y7/A6/W200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_111_D": {
          "hide_name": 0,
          "bits": [ 9271 ] ,
          "attributes": {
            "ROUTING": "X25Y6/F5;;1;X25Y6/XD5;X25Y6/XD5/F5;1"
          }
        },
        "externalFlash.dataIn[145]": {
          "hide_name": 0,
          "bits": [ 9269 ] ,
          "attributes": {
            "ROUTING": "X30Y10/N100;X30Y10/N100/Q5;1;X30Y10/A0;X30Y10/A0/N100;1;X30Y10/Q5;;1;X30Y10/X08;X30Y10/X08/Q5;1;X30Y10/B6;X30Y10/B6/X08;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_110_D": {
          "hide_name": 0,
          "bits": [ 9267 ] ,
          "attributes": {
            "ROUTING": "X30Y10/F6;;1;X30Y10/C4;X30Y10/C4/F6;1;X30Y10/XD4;X30Y10/XD4/C4;1"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_11_D": {
          "hide_name": 0,
          "bits": [ 9265 ] ,
          "attributes": {
            "ROUTING": "X18Y3/F6;;1;X18Y3/C3;X18Y3/C3/F6;1;X18Y3/XD3;X18Y3/XD3/C3;1"
          }
        },
        "externalFlash.dataIn[245]": {
          "hide_name": 0,
          "bits": [ 9263 ] ,
          "attributes": {
            "ROUTING": "X20Y8/EW10;X20Y8/EW10/Q0;1;X19Y8/B0;X19Y8/B0/W111;1;X20Y8/Q0;;1;X20Y8/X01;X20Y8/X01/Q0;1;X20Y8/A0;X20Y8/A0/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataIn[146]": {
          "hide_name": 0,
          "bits": [ 9260 ] ,
          "attributes": {
            "ROUTING": "X23Y11/E100;X23Y11/E100/Q4;1;X23Y11/A4;X23Y11/A4/E100;1;X23Y11/Q4;;1;X23Y11/SN10;X23Y11/SN10/Q4;1;X23Y10/W210;X23Y10/W210/N111;1;X23Y10/A4;X23Y10/A4/W210;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_109_D": {
          "hide_name": 0,
          "bits": [ 9258 ] ,
          "attributes": {
            "ROUTING": "X23Y10/F4;;1;X23Y10/XD4;X23Y10/XD4/F4;1"
          }
        },
        "externalFlash.dataIn[147]": {
          "hide_name": 0,
          "bits": [ 9256 ] ,
          "attributes": {
            "ROUTING": "X26Y8/E200;X26Y8/E200/Q0;1;X27Y8/S200;X27Y8/S200/E201;1;X27Y10/X01;X27Y10/X01/S202;1;X27Y10/B3;X27Y10/B3/X01;1;X26Y8/Q0;;1;X26Y8/N200;X26Y8/N200/Q0;1;X26Y8/A0;X26Y8/A0/N200;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_108_D": {
          "hide_name": 0,
          "bits": [ 9254 ] ,
          "attributes": {
            "ROUTING": "X27Y10/F3;;1;X27Y10/XD3;X27Y10/XD3/F3;1"
          }
        },
        "externalFlash.dataIn[148]": {
          "hide_name": 0,
          "bits": [ 9252 ] ,
          "attributes": {
            "ROUTING": "X23Y12/SN10;X23Y12/SN10/Q1;1;X23Y13/S210;X23Y13/S210/S111;1;X23Y15/A5;X23Y15/A5/S212;1;X23Y12/Q1;;1;X23Y12/N130;X23Y12/N130/Q1;1;X23Y12/A2;X23Y12/A2/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_107_D": {
          "hide_name": 0,
          "bits": [ 9250 ] ,
          "attributes": {
            "ROUTING": "X23Y15/F5;;1;X23Y15/A1;X23Y15/A1/F5;1;X23Y15/XD1;X23Y15/XD1/A1;1"
          }
        },
        "externalFlash.dataIn[149]": {
          "hide_name": 0,
          "bits": [ 9248 ] ,
          "attributes": {
            "ROUTING": "X23Y7/E100;X23Y7/E100/Q0;1;X23Y7/A4;X23Y7/A4/E100;1;X23Y7/Q0;;1;X23Y7/N100;X23Y7/N100/Q0;1;X23Y7/A0;X23Y7/A0/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_106_D": {
          "hide_name": 0,
          "bits": [ 9246 ] ,
          "attributes": {
            "ROUTING": "X23Y7/F4;;1;X23Y7/C3;X23Y7/C3/F4;1;X23Y7/XD3;X23Y7/XD3/C3;1"
          }
        },
        "externalFlash.dataIn[150]": {
          "hide_name": 0,
          "bits": [ 9244 ] ,
          "attributes": {
            "ROUTING": "X24Y13/SN10;X24Y13/SN10/Q0;1;X24Y14/S250;X24Y14/S250/S111;1;X24Y15/A3;X24Y15/A3/S251;1;X24Y13/Q0;;1;X24Y13/N200;X24Y13/N200/Q0;1;X24Y13/A0;X24Y13/A0/N200;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_105_D": {
          "hide_name": 0,
          "bits": [ 9242 ] ,
          "attributes": {
            "ROUTING": "X24Y15/F3;;1;X24Y15/XD3;X24Y15/XD3/F3;1"
          }
        },
        "externalFlash.dataIn[151]": {
          "hide_name": 0,
          "bits": [ 9240 ] ,
          "attributes": {
            "ROUTING": "X22Y12/W130;X22Y12/W130/Q1;1;X21Y12/W270;X21Y12/W270/W131;1;X20Y12/A3;X20Y12/A3/W271;1;X22Y12/Q1;;1;X22Y12/X02;X22Y12/X02/Q1;1;X22Y12/A1;X22Y12/A1/X02;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_104_D": {
          "hide_name": 0,
          "bits": [ 9238 ] ,
          "attributes": {
            "ROUTING": "X20Y12/F3;;1;X20Y12/B0;X20Y12/B0/F3;1;X20Y12/XD0;X20Y12/XD0/B0;1"
          }
        },
        "externalFlash.dataIn[152]": {
          "hide_name": 0,
          "bits": [ 9236 ] ,
          "attributes": {
            "ROUTING": "X25Y7/N130;X25Y7/N130/Q0;1;X25Y6/B0;X25Y6/B0/N131;1;X25Y7/Q0;;1;X25Y7/N100;X25Y7/N100/Q0;1;X25Y7/A0;X25Y7/A0/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_103_D": {
          "hide_name": 0,
          "bits": [ 9234 ] ,
          "attributes": {
            "ROUTING": "X25Y6/F0;;1;X25Y6/XD0;X25Y6/XD0/F0;1"
          }
        },
        "externalFlash.dataIn[153]": {
          "hide_name": 0,
          "bits": [ 9232 ] ,
          "attributes": {
            "ROUTING": "X27Y12/E130;X27Y12/E130/Q4;1;X28Y12/B3;X28Y12/B3/E131;1;X27Y12/Q4;;1;X27Y12/X07;X27Y12/X07/Q4;1;X27Y12/A3;X27Y12/A3/X07;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_102_D": {
          "hide_name": 0,
          "bits": [ 9230 ] ,
          "attributes": {
            "ROUTING": "X28Y12/F3;;1;X28Y12/B5;X28Y12/B5/F3;1;X28Y12/XD5;X28Y12/XD5/B5;1"
          }
        },
        "externalFlash.dataIn[154]": {
          "hide_name": 0,
          "bits": [ 9228 ] ,
          "attributes": {
            "ROUTING": "X21Y11/N130;X21Y11/N130/Q3;1;X21Y11/A3;X21Y11/A3/N130;1;X21Y11/Q3;;1;X21Y11/SN10;X21Y11/SN10/Q3;1;X21Y10/A1;X21Y10/A1/N111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_101_D": {
          "hide_name": 0,
          "bits": [ 9226 ] ,
          "attributes": {
            "ROUTING": "X21Y10/F1;;1;X21Y10/XD1;X21Y10/XD1/F1;1"
          }
        },
        "externalFlash.dataIn[155]": {
          "hide_name": 0,
          "bits": [ 9224 ] ,
          "attributes": {
            "ROUTING": "X26Y8/E100;X26Y8/E100/Q4;1;X26Y8/A4;X26Y8/A4/E100;1;X26Y8/Q4;;1;X26Y8/EW10;X26Y8/EW10/Q4;1;X27Y8/A6;X27Y8/A6/E111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:34.15-34.21",
            "hdlname": "externalFlash dataIn"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_100_D": {
          "hide_name": 0,
          "bits": [ 9222 ] ,
          "attributes": {
            "ROUTING": "X27Y8/F6;;1;X27Y8/C3;X27Y8/C3/F6;1;X27Y8/XD3;X27Y8/XD3/C3;1"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_10_D": {
          "hide_name": 0,
          "bits": [ 9220 ] ,
          "attributes": {
            "ROUTING": "X19Y8/F0;;1;X19Y8/D2;X19Y8/D2/F0;1;X19Y8/XD2;X19Y8/XD2/D2;1"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9218 ] ,
          "attributes": {
            "ROUTING": "X23Y5/F2;;1;X23Y5/XD2;X23Y5/XD2/F2;1"
          }
        },
        "externalFlash.dataInBuffer_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 9216 ] ,
          "attributes": {
            "ROUTING": "X21Y4/F5;;1;X21Y4/XD5;X21Y4/XD5/F5;1"
          }
        },
        "externalFlash.currentByteOut_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 9213 ] ,
          "attributes": {
            "ROUTING": "X30Y7/F4;;1;X30Y7/C3;X30Y7/C3/F4;1;X30Y7/XD3;X30Y7/XD3/C3;1"
          }
        },
        "externalFlash.currentByteOut[0]": {
          "hide_name": 0,
          "bits": [ 9211 ] ,
          "attributes": {
            "ROUTING": "X26Y7/X01;X26Y7/X01/W201;1;X26Y7/A7;X26Y7/A7/X01;1;X25Y5/W200;X25Y5/W200/N202;1;X23Y5/N200;X23Y5/N200/W202;1;X23Y3/D3;X23Y3/D3/N202;1;X25Y7/X01;X25Y7/X01/W202;1;X25Y7/C2;X25Y7/C2/X01;1;X25Y3/W260;X25Y3/W260/N261;1;X23Y3/X03;X23Y3/X03/W262;1;X23Y3/A6;X23Y3/A6/X03;1;X30Y6/W230;X30Y6/W230/N131;1;X28Y6/B4;X28Y6/B4/W232;1;X25Y2/N230;X25Y2/N230/W231;1;X25Y1/W230;X25Y1/W230/N231;1;X23Y1/S230;X23Y1/S230/W232;1;X23Y2/A6;X23Y2/A6/S231;1;X25Y2/X07;X25Y2/X07/W241;1;X25Y2/B6;X25Y2/B6/X07;1;X28Y7/C7;X28Y7/C7/W241;1;X24Y4/C3;X24Y4/C3/W262;1;X30Y5/W230;X30Y5/W230/N231;1;X28Y5/W230;X28Y5/W230/W232;1;X26Y5/B1;X26Y5/B1/W232;1;X26Y2/W230;X26Y2/W230/N232;1;X25Y2/B1;X25Y2/B1/W231;1;X26Y4/N230;X26Y4/N230/W232;1;X26Y2/N260;X26Y2/N260/N232;1;X26Y1/X03;X26Y1/X03/N261;1;X26Y1/B5;X26Y1/B5/X03;1;X30Y7/B4;X30Y7/B4/W100;1;X25Y7/N200;X25Y7/N200/W202;1;X25Y5/N200;X25Y5/N200/N202;1;X25Y3/X03;X25Y3/X03/N202;1;X25Y3/B3;X25Y3/B3/X03;1;X28Y7/X07;X28Y7/X07/W241;1;X28Y7/D4;X28Y7/D4/X07;1;X27Y7/N240;X27Y7/N240/W242;1;X27Y5/W240;X27Y5/W240/N242;1;X26Y5/X07;X26Y5/X07/W241;1;X26Y5/B6;X26Y5/B6/X07;1;X25Y3/D7;X25Y3/D7/N261;1;X29Y7/W200;X29Y7/W200/W101;1;X27Y7/W200;X27Y7/W200/W202;1;X26Y7/D4;X26Y7/D4/W201;1;X29Y7/W240;X29Y7/W240/W101;1;X26Y3/A5;X26Y3/A5/X05;1;X26Y5/N240;X26Y5/N240/W241;1;X26Y3/N240;X26Y3/N240/N242;1;X26Y3/X05;X26Y3/X05/N242;1;X26Y2/W240;X26Y2/W240/N241;1;X30Y7/W100;X30Y7/W100/Q3;1;X29Y7/S200;X29Y7/S200/W101;1;X29Y7/A4;X29Y7/A4/S200;1;X25Y4/N260;X25Y4/N260/W261;1;X25Y2/N260;X25Y2/N260/N262;1;X25Y1/C3;X25Y1/C3/N261;1;X30Y7/Q3;;1;X30Y7/N130;X30Y7/N130/Q3;1;X30Y6/N230;X30Y6/N230/N131;1;X30Y4/W230;X30Y4/W230/N232;1;X28Y4/W230;X28Y4/W230/W232;1;X26Y4/W260;X26Y4/W260/W232;1;X24Y4/X03;X24Y4/X03/W262;1;X24Y4/B5;X24Y4/B5/X03;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:32.13-32.27",
            "hdlname": "externalFlash currentByteOut"
          }
        },
        "externalFlash.currentByteOut_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9209 ] ,
          "attributes": {
            "ROUTING": "X26Y3/F5;;1;X26Y3/XD5;X26Y3/XD5/F5;1"
          }
        },
        "externalFlash.currentByteOut_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9206 ] ,
          "attributes": {
            "ROUTING": "X30Y5/F2;;1;X30Y5/XD2;X30Y5/XD2/F2;1"
          }
        },
        "externalFlash.currentByteOut[2]": {
          "hide_name": 0,
          "bits": [ 9204 ] ,
          "attributes": {
            "ROUTING": "X17Y5/S250;X17Y5/S250/W834;1;X17Y6/B4;X17Y6/B4/S251;1;X30Y8/X04;X30Y8/X04/S212;1;X30Y8/D7;X30Y8/D7/X04;1;X20Y3/W130;X20Y3/W130/W818;1;X19Y3/N270;X19Y3/N270/W131;1;X19Y2/A2;X19Y2/A2/N271;1;X21Y5/W270;X21Y5/W270/W131;1;X20Y5/A2;X20Y5/A2/W271;1;X20Y6/S220;X20Y6/S220/W818;1;X20Y6/C5;X20Y6/C5/S220;1;X22Y5/W130;X22Y5/W130/W818;1;X21Y5/W830;X21Y5/W830/W131;1;X17Y5/S260;X17Y5/S260/W834;1;X17Y6/D7;X17Y6/D7/S261;1;X30Y5/W810;X30Y5/W810/Q2;1;X26Y5/N210;X26Y5/N210/W814;1;X26Y5/A2;X26Y5/A2/N210;1;X20Y6/E220;X20Y6/E220/W818;1;X22Y6/S220;X22Y6/S220/E222;1;X22Y7/D3;X22Y7/D3/S221;1;X30Y7/B1;X30Y7/B1/S211;1;X29Y8/X06;X29Y8/X06/W211;1;X29Y8/C6;X29Y8/C6/X06;1;X24Y0/S210;X24Y0/S210/W814;1;X24Y1/W210;X24Y1/W210/S211;1;X22Y1/B0;X22Y1/B0/W212;1;X20Y6/W130;X20Y6/W130/W818;1;X19Y6/A6;X19Y6/A6/W131;1;X20Y6/W210;X20Y6/W210/W818;1;X18Y6/B5;X18Y6/B5/W212;1;X23Y10/X01;X23Y10/X01/W221;1;X23Y10/A0;X23Y10/A0/X01;1;X30Y5/X01;X30Y5/X01/Q2;1;X30Y5/B2;X30Y5/B2/X01;1;X18Y6/W230;X18Y6/W230/W222;1;X17Y6/B2;X17Y6/B2/W231;1;X30Y3/W220;X30Y3/W220/S818;1;X28Y3/W810;X28Y3/W810/W222;1;X20Y3/W220;X20Y3/W220/W818;1;X18Y3/W220;X18Y3/W220/W222;1;X17Y3/D7;X17Y3/D7/W221;1;X28Y8/W830;X28Y8/W830/W252;1;X20Y8/E250;X20Y8/E250/W838;1;X22Y8/N250;X22Y8/N250/E252;1;X22Y8/B6;X22Y8/B6/N250;1;X30Y6/S250;X30Y6/S250/S111;1;X30Y8/W250;X30Y8/W250/S252;1;X29Y8/A0;X29Y8/A0/W251;1;X28Y6/W810;X28Y6/W810/W212;1;X20Y6/W220;X20Y6/W220/W818;1;X24Y8/S220;X24Y8/S220/W814;1;X24Y10/W220;X24Y10/W220/S222;1;X30Y6/W210;X30Y6/W210/S111;1;X29Y6/B0;X29Y6/B0/W211;1;X30Y6/S210;X30Y6/S210/S111;1;X30Y8/W210;X30Y8/W210/S212;1;X28Y8/W810;X28Y8/W810/W212;1;X20Y8/S210;X20Y8/S210/W818;1;X20Y10/E210;X20Y10/E210/S212;1;X21Y10/X06;X21Y10/X06/E211;1;X21Y10/C4;X21Y10/C4/X06;1;X30Y5/Q2;;1;X30Y5/SN10;X30Y5/SN10/Q2;1;X30Y4/N810;X30Y4/N810/N111;1;X30Y0/W220;X30Y0/W220/N814;1;X28Y0/W810;X28Y0/W810/W222;1;X20Y0/W220;X20Y0/W220/W818;1;X19Y0/S220;X19Y0/S220/W221;1;X19Y1/C6;X19Y1/C6/S221;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:32.13-32.27",
            "hdlname": "externalFlash currentByteOut"
          }
        },
        "externalFlash.currentByteOut_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9202 ] ,
          "attributes": {
            "ROUTING": "X26Y5/F2;;1;X26Y5/XD2;X26Y5/XD2/F2;1"
          }
        },
        "externalFlash.currentByteOut[3]": {
          "hide_name": 0,
          "bits": [ 9200 ] ,
          "attributes": {
            "ROUTING": "X26Y8/C7;X26Y8/C7/S202;1;X26Y8/B6;X26Y8/B6/X05;1;X25Y8/X01;X25Y8/X01/W201;1;X25Y8/A6;X25Y8/A6/X01;1;X28Y7/S250;X28Y7/S250/E251;1;X28Y9/S200;X28Y9/S200/S252;1;X28Y10/D2;X28Y10/D2/S201;1;X30Y6/S230;X30Y6/S230/E804;1;X30Y8/S230;X30Y8/S230/S232;1;X30Y10/S230;X30Y10/S230/S232;1;X30Y11/W230;X30Y11/W230/S231;1;X29Y11/B4;X29Y11/B4/W231;1;X19Y3/W220;X19Y3/W220/N222;1;X18Y3/D7;X18Y3/D7/W221;1;X25Y5/W210;X25Y5/W210/W111;1;X23Y5/S210;X23Y5/S210/W212;1;X23Y6/X02;X23Y6/X02/S211;1;X23Y6/A3;X23Y6/A3/X02;1;X29Y11/S200;X29Y11/S200/S252;1;X29Y12/D2;X29Y12/D2/S201;1;X17Y6/B3;X17Y6/B3/E212;1;X29Y7/S250;X29Y7/S250/E252;1;X29Y9/S250;X29Y9/S250/S252;1;X18Y3/N210;X18Y3/N210/N202;1;X18Y2/B2;X18Y2/B2/N211;1;X26Y5/S100;X26Y5/S100/Q2;1;X26Y5/B0;X26Y5/B0/S100;1;X17Y5/W130;X17Y5/W130/W818;1;X17Y5/D3;X17Y5/D3/W130;1;X19Y5/N220;X19Y5/N220/W814;1;X26Y8/X05;X26Y8/X05/S202;1;X22Y8/W230;X22Y8/W230/W232;1;X20Y8/B3;X20Y8/B3/W232;1;X17Y5/E100;X17Y5/E100/W818;1;X18Y5/N200;X18Y5/N200/E101;1;X18Y3/N200;X18Y3/N200/N202;1;X18Y2/C7;X18Y2/C7/N201;1;X29Y11/C6;X29Y11/C6/X06;1;X29Y11/S250;X29Y11/S250/S252;1;X29Y12/A0;X29Y12/A0/S251;1;X26Y6/E800;X26Y6/E800/S101;1;X19Y7/X04;X19Y7/X04/S212;1;X19Y7/C1;X19Y7/C1/X04;1;X19Y5/S210;X19Y5/S210/E212;1;X19Y7/A5;X19Y7/A5/S212;1;X15Y5/S210;X15Y5/S210/W818;1;X15Y6/E210;X15Y6/E210/S211;1;X27Y5/N250;X27Y5/N250/E111;1;X27Y3/X06;X27Y3/X06/N252;1;X27Y3/A4;X27Y3/A4/X06;1;X26Y5/B2;X26Y5/B2/S130;1;X27Y5/S250;X27Y5/S250/E111;1;X26Y5/S130;X26Y5/S130/Q2;1;X27Y7/E250;X27Y7/E250/S252;1;X21Y5/N210;X21Y5/N210/W814;1;X21Y3/N210;X21Y3/N210/N212;1;X21Y2/W210;X21Y2/W210/N211;1;X20Y2/X02;X20Y2/X02/W211;1;X20Y2/A2;X20Y2/A2/X02;1;X26Y5/EW10;X26Y5/EW10/Q2;1;X25Y5/W810;X25Y5/W810/W111;1;X17Y5/E210;X17Y5/E210/W818;1;X18Y5/B2;X18Y5/B2/E211;1;X26Y5/S220;X26Y5/S220/Q2;1;X26Y7/S230;X26Y7/S230/S222;1;X26Y6/S200;X26Y6/S200/S101;1;X26Y8/W200;X26Y8/W200/S202;1;X26Y5/Q2;;1;X23Y5/W810;X23Y5/W810/W212;1;X29Y11/X06;X29Y11/X06/W231;1;X26Y8/W230;X26Y8/W230/S231;1;X24Y8/W230;X24Y8/W230/W232;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:32.13-32.27",
            "hdlname": "externalFlash currentByteOut"
          }
        },
        "externalFlash.currentByteOut_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9198 ] ,
          "attributes": {
            "ROUTING": "X27Y3/F4;;1;X27Y3/XD4;X27Y3/XD4/F4;1"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_5_D_LUT4_F_I1_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 9196 ] ,
          "attributes": {
            "ROUTING": "X19Y3/N240;X19Y3/N240/W828;1;X19Y2/W240;X19Y2/W240/N241;1;X18Y2/C6;X18Y2/C6/W241;1;X19Y3/B4;X19Y3/B4/W100;1;X23Y13/S270;X23Y13/S270/S828;1;X23Y14/W270;X23Y14/W270/S271;1;X22Y14/X04;X22Y14/X04/W271;1;X22Y14/B1;X22Y14/B1/X04;1;X20Y2/B0;X20Y2/B0/E231;1;X26Y14/X04;X26Y14/X04/E271;1;X25Y14/E270;X25Y14/E270/S828;1;X26Y14/D6;X26Y14/D6/X04;1;X17Y1/B3;X17Y1/B3/X04;1;X23Y5/S820;X23Y5/S820/S272;1;X23Y13/W820;X23Y13/W820/S828;1;X19Y13/S240;X19Y13/S240/W824;1;X19Y14/E240;X19Y14/E240/S241;1;X21Y14/C7;X21Y14/C7/E242;1;X19Y2/E230;X19Y2/E230/N231;1;X23Y12/A6;X23Y12/A6/X06;1;X23Y12/X06;X23Y12/X06/S272;1;X25Y11/B3;X25Y11/B3/X01;1;X19Y3/W270;X19Y3/W270/W828;1;X17Y3/N270;X17Y3/N270/W272;1;X23Y8/S820;X23Y8/S820/S272;1;X23Y16/N240;X23Y16/N240/S828;1;X23Y14/C2;X23Y14/C2/N242;1;X23Y3/S270;X23Y3/S270/W824;1;X17Y1/X04;X17Y1/X04/N272;1;X17Y5/E270;X17Y5/E270/S271;1;X19Y5/A6;X19Y5/A6/E272;1;X21Y4/S240;X21Y4/S240/W824;1;X21Y6/S250;X21Y6/S250/S242;1;X21Y8/S830;X21Y8/S830/S252;1;X21Y16/N260;X21Y16/N260/S838;1;X21Y14/X03;X21Y14/X03/N262;1;X21Y14/D0;X21Y14/D0/X03;1;X23Y8/B3;X23Y8/B3/X04;1;X25Y14/N270;X25Y14/N270/S828;1;X25Y12/N220;X25Y12/N220/N272;1;X25Y11/X01;X25Y11/X01/N221;1;X23Y8/X04;X23Y8/X04/S272;1;X25Y12/X06;X25Y12/X06/N272;1;X25Y12/A6;X25Y12/A6/X06;1;X27Y3/B4;X27Y3/B4/X03;1;X17Y4/S240;X17Y4/S240/W828;1;X17Y5/D7;X17Y5/D7/S241;1;X25Y6/S820;X25Y6/S820/S272;1;X27Y3/X03;X27Y3/X03/Q4;1;X27Y3/A7;X27Y3/A7/X03;1;X23Y6/S270;X23Y6/S270/W272;1;X19Y3/E270;X19Y3/E270/W828;1;X20Y3/A1;X20Y3/A1/E271;1;X19Y4/C7;X19Y4/C7/E242;1;X25Y6/W270;X25Y6/W270/S272;1;X23Y6/W270;X23Y6/W270/W272;1;X21Y6/A5;X21Y6/A5/W272;1;X25Y4/W820;X25Y4/W820/W272;1;X17Y4/E240;X17Y4/E240/W828;1;X18Y4/X03;X18Y4/X03/E241;1;X18Y4/D1;X18Y4/D1/X03;1;X17Y5/X05;X17Y5/X05/S241;1;X27Y3/W820;X27Y3/W820/Q4;1;X17Y5/B0;X17Y5/B0/X05;1;X17Y4/S270;X17Y4/S270/W828;1;X27Y3/Q4;;1;X27Y3/S130;X27Y3/S130/Q4;1;X27Y4/W270;X27Y4/W270/S131;1;X25Y4/S270;X25Y4/S270/W272;1;X19Y3/N230;X19Y3/N230/W100;1;X23Y8/S270;X23Y8/S270/S272;1;X23Y10/S270;X23Y10/S270/S272;1;X19Y3/W100;X19Y3/W100/W828;1",
            "hdlname": "externalFlash currentByteOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:32.13-32.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.currentByteOut_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9193 ] ,
          "attributes": {
            "ROUTING": "X27Y3/F7;;1;X27Y3/A0;X27Y3/A0/F7;1;X27Y3/XD0;X27Y3/XD0/A0;1"
          }
        },
        "externalFlash.dataReady_LUT3_I0_I2[2]": {
          "hide_name": 0,
          "bits": [ 9191 ] ,
          "attributes": {
            "ROUTING": "X25Y4/W230;X25Y4/W230/W222;1;X23Y4/S230;X23Y4/S230/W232;1;X23Y6/S800;X23Y6/S800/S232;1;X23Y14/W230;X23Y14/W230/S808;1;X21Y14/N230;X21Y14/N230/W232;1;X21Y13/W230;X21Y13/W230/N231;1;X19Y13/X02;X19Y13/X02/W232;1;X19Y13/C3;X19Y13/C3/X02;1;X27Y4/W220;X27Y4/W220/S121;1;X27Y3/SN10;X27Y3/SN10/F6;1;X27Y4/D5;X27Y4/D5/S111;1;X30Y6/S260;X30Y6/S260/S232;1;X30Y7/D4;X30Y7/D4/S261;1;X26Y4/S220;X26Y4/S220/W221;1;X27Y3/W220;X27Y3/W220/E100;1;X26Y3/D5;X26Y3/D5/W221;1;X27Y3/E100;X27Y3/E100/F6;1;X28Y3/N800;X28Y3/N800/E101;1;X28Y4/E230;X28Y4/E230/S808;1;X30Y4/S230;X30Y4/S230/E232;1;X30Y5/X08;X30Y5/X08/S231;1;X30Y5/D2;X30Y5/D2/X08;1;X27Y3/X07;X27Y3/X07/F6;1;X27Y3/D4;X27Y3/D4/X07;1;X27Y3/F6;;1;X26Y5/D2;X26Y5/D2/S221;1;X26Y4/D5;X26Y4/D5/W221;1;X27Y3/D7;X27Y3/D7/X07;1;X27Y3/SN20;X27Y3/SN20/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.flashClk_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 9190 ] ,
          "attributes": {
            "ROUTING": "X27Y4/C5;X27Y4/C5/W242;1;X27Y3/C7;X27Y3/C7/X05;1;X30Y5/S230;X30Y5/S230/E231;1;X30Y6/A7;X30Y6/A7/S231;1;X27Y3/W240;X27Y3/W240/N241;1;X26Y3/C5;X26Y3/C5/W241;1;X27Y4/W240;X27Y4/W240/W242;1;X26Y4/C5;X26Y4/C5/W241;1;X29Y5/W230;X29Y5/W230/S131;1;X27Y5/W260;X27Y5/W260/W232;1;X26Y5/C2;X26Y5/C2/W261;1;X29Y5/E230;X29Y5/E230/S131;1;X30Y5/N230;X30Y5/N230/E231;1;X30Y5/C2;X30Y5/C2/N230;1;X29Y4/W240;X29Y4/W240/F4;1;X27Y4/N240;X27Y4/N240/W242;1;X27Y3/X05;X27Y3/X05/N241;1;X27Y3/C4;X27Y3/C4/X05;1;X29Y4/F4;;1;X29Y4/S130;X29Y4/S130/F4;1;X29Y5/S270;X29Y5/S270/S131;1;X29Y7/E270;X29Y7/E270/S272;1;X30Y7/X08;X30Y7/X08/E271;1;X30Y7/C4;X30Y7/C4/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.currentByteOut[5]": {
          "hide_name": 0,
          "bits": [ 9189 ] ,
          "attributes": {
            "ROUTING": "X24Y9/W200;X24Y9/W200/S804;1;X22Y9/S200;X22Y9/S200/W202;1;X22Y11/E200;X22Y11/E200/S202;1;X23Y11/D0;X23Y11/D0/E201;1;X22Y3/S240;X22Y3/S240/W824;1;X22Y5/E240;X22Y5/E240/S242;1;X23Y5/X03;X23Y5/X03/E241;1;X23Y5/B3;X23Y5/B3/X03;1;X22Y4/N240;X22Y4/N240/S828;1;X22Y3/W240;X22Y3/W240/N241;1;X21Y3/C0;X21Y3/C0/W241;1;X24Y11/X02;X24Y11/X02/N232;1;X24Y11/C3;X24Y11/C3/X02;1;X24Y11/A4;X24Y11/A4/X06;1;X21Y4/S210;X21Y4/S210/W212;1;X21Y5/X02;X21Y5/X02/S211;1;X21Y5/D6;X21Y5/D6/X02;1;X22Y5/X06;X22Y5/X06/S272;1;X22Y5/A6;X22Y5/A6/X06;1;X21Y10/C6;X21Y10/C6/X05;1;X25Y4/W210;X25Y4/W210/W202;1;X23Y4/W210;X23Y4/W210/W212;1;X22Y12/S270;X22Y12/S270/S828;1;X22Y13/W270;X22Y13/W270/S271;1;X21Y13/X08;X21Y13/X08/W271;1;X21Y13/B6;X21Y13/B6/X08;1;X23Y7/X06;X23Y7/X06/N271;1;X23Y7/A5;X23Y7/A5/X06;1;X27Y3/EW20;X27Y3/EW20/Q0;1;X26Y3/W820;X26Y3/W820/W121;1;X24Y3/S230;X24Y3/S230/W232;1;X26Y3/W230;X26Y3/W230/W131;1;X24Y5/S800;X24Y5/S800/S232;1;X24Y13/N230;X24Y13/N230/S808;1;X26Y10/S250;X26Y10/S250/S242;1;X26Y12/S200;X26Y12/S200/S252;1;X26Y13/X01;X26Y13/X01/S201;1;X26Y13/A7;X26Y13/A7/X01;1;X27Y3/B7;X27Y3/B7/W130;1;X22Y12/E270;X22Y12/E270/S828;1;X24Y12/N270;X24Y12/N270/E272;1;X24Y11/X06;X24Y11/X06/N271;1;X23Y8/W250;X23Y8/W250/W242;1;X21Y8/N250;X21Y8/N250/W252;1;X21Y8/B6;X21Y8/B6/N250;1;X23Y8/X07;X23Y8/X07/W242;1;X23Y8/B6;X23Y8/B6/X07;1;X22Y6/S250;X22Y6/S250/W251;1;X22Y8/S200;X22Y8/S200/S252;1;X22Y10/S200;X22Y10/S200/S202;1;X22Y11/C7;X22Y11/C7/S201;1;X21Y10/X05;X21Y10/X05/S242;1;X23Y6/D6;X23Y6/D6/X04;1;X27Y8/S820;X27Y8/S820/S242;1;X27Y16/N240;X27Y16/N240/S828;1;X27Y14/N240;X27Y14/N240/N242;1;X27Y13/D7;X27Y13/D7/N241;1;X26Y4/X05;X26Y4/X05/W201;1;X26Y4/A5;X26Y4/A5/X05;1;X27Y6/W240;X27Y6/W240/S242;1;X25Y6/W250;X25Y6/W250/W242;1;X23Y6/W250;X23Y6/W250/W252;1;X22Y6/X08;X22Y6/X08/W251;1;X22Y6/B6;X22Y6/B6/X08;1;X22Y4/B5;X22Y4/B5/S271;1;X22Y8/W240;X22Y8/W240/S824;1;X21Y8/S240;X21Y8/S240/W241;1;X27Y4/W200;X27Y4/W200/S101;1;X23Y6/X04;X23Y6/X04/W252;1;X22Y3/S270;X22Y3/S270/W824;1;X22Y6/A2;X22Y6/A2/W251;1;X25Y8/W240;X25Y8/W240/W242;1;X22Y3/N820;X22Y3/N820/W824;1;X27Y3/W130;X27Y3/W130/Q0;1;X22Y4/S820;X22Y4/S820/S828;1;X22Y8/E270;X22Y8/E270/S824;1;X23Y8/N270;X23Y8/N270/E271;1;X27Y3/Q0;;1;X27Y3/S100;X27Y3/S100/Q0;1;X27Y4/S240;X27Y4/S240/S101;1;X27Y6/S240;X27Y6/S240/S242;1;X27Y8/W240;X27Y8/W240/S242;1;X26Y8/S240;X26Y8/S240/W241;1;X26Y10/X01;X26Y10/X01/S242;1;X26Y10/B4;X26Y10/B4/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:32.13-32.27",
            "hdlname": "externalFlash currentByteOut"
          }
        },
        "externalFlash.currentByteOut[6]": {
          "hide_name": 0,
          "bits": [ 9187 ] ,
          "attributes": {
            "ROUTING": "X26Y12/S260;X26Y12/S260/S838;1;X26Y14/E260;X26Y14/E260/S262;1;X28Y14/E260;X28Y14/E260/E262;1;X29Y14/C6;X29Y14/C6/E261;1;X25Y8/N260;X25Y8/N260/W261;1;X25Y7/D4;X25Y7/D4/N261;1;X28Y12/X05;X28Y12/X05/N262;1;X28Y12/B0;X28Y12/B0/X05;1;X28Y4/E250;X28Y4/E250/E252;1;X30Y4/S250;X30Y4/S250/E252;1;X30Y6/S830;X30Y6/S830/S252;1;X30Y14/W260;X30Y14/W260/S838;1;X30Y14/D7;X30Y14/D7/W260;1;X24Y11/S210;X24Y11/S210/S212;1;X24Y13/S210;X24Y13/S210/S212;1;X24Y14/X08;X24Y14/X08/S211;1;X24Y14/C6;X24Y14/C6/X08;1;X25Y13/X04;X25Y13/X04/W251;1;X25Y13/C3;X25Y13/C3/X04;1;X28Y4/S250;X28Y4/S250/E252;1;X28Y14/N260;X28Y14/N260/S838;1;X22Y13/S220;X22Y13/S220/W814;1;X22Y14/E220;X22Y14/E220/S221;1;X26Y13/S130;X26Y13/S130/S818;1;X26Y13/W250;X26Y13/W250/S130;1;X26Y13/B0;X26Y13/B0/W250;1;X28Y6/S830;X28Y6/S830/S252;1;X24Y14/D0;X24Y14/D0/X08;1;X24Y7/W250;X24Y7/W250/S252;1;X22Y7/A7;X22Y7/A7/W252;1;X26Y4/B5;X26Y4/B5/E250;1;X24Y12/X03;X24Y12/X03/S241;1;X24Y12/A7;X24Y12/A7/X03;1;X24Y13/X05;X24Y13/X05/S242;1;X24Y13/A4;X24Y13/A4/X05;1;X26Y4/E250;X26Y4/E250/Q5;1;X27Y4/A5;X27Y4/A5/E251;1;X24Y9/S210;X24Y9/S210/S202;1;X24Y11/S240;X24Y11/S240/S212;1;X24Y13/E240;X24Y13/E240/S242;1;X24Y13/B6;X24Y13/B6/E240;1;X26Y9/W210;X26Y9/W210/S814;1;X25Y9/N210;X25Y9/N210/W211;1;X25Y8/B2;X25Y8/B2/N211;1;X24Y5/S250;X24Y5/S250/W252;1;X24Y7/S200;X24Y7/S200/S252;1;X24Y7/A4;X24Y7/A4/S200;1;X29Y14/X06;X29Y14/X06/E211;1;X29Y14/A5;X29Y14/A5/X06;1;X26Y14/E210;X26Y14/E210/S211;1;X28Y14/E210;X28Y14/E210/E212;1;X30Y14/B6;X30Y14/B6/E212;1;X26Y5/S810;X26Y5/S810/S111;1;X26Y13/S210;X26Y13/S210/S818;1;X26Y14/B3;X26Y14/B3/S211;1;X26Y13/W810;X26Y13/W810/S818;1;X26Y5/E210;X26Y5/E210/S111;1;X27Y5/B2;X27Y5/B2/E211;1;X23Y14/D6;X23Y14/D6/E221;1;X26Y4/S830;X26Y4/S830/Q5;1;X26Y8/W260;X26Y8/W260/S834;1;X26Y4/Q5;;1;X26Y4/SN10;X26Y4/SN10/Q5;1;X26Y5/W250;X26Y5/W250/S111;1;X24Y5/X04;X24Y5/X04/W252;1;X24Y5/C1;X24Y5/C1/X04;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash currentByteOut"
          }
        },
        "externalFlash.currentByteOut_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9185 ] ,
          "attributes": {
            "ROUTING": "X26Y4/F5;;1;X26Y4/XD5;X26Y4/XD5/F5;1"
          }
        },
        "externalFlash.currentByteOut[7]": {
          "hide_name": 0,
          "bits": [ 9179 ] ,
          "attributes": {
            "ROUTING": "X26Y12/S230;X26Y12/S230/S808;1;X26Y14/X02;X26Y14/X02/S232;1;X26Y14/C2;X26Y14/C2/X02;1;X22Y12/S250;X22Y12/S250/S130;1;X22Y13/X06;X22Y13/X06/S251;1;X22Y13/A7;X22Y13/A7/X06;1;X27Y4/B5;X27Y4/B5/W100;1;X26Y8/W800;X26Y8/W800/S804;1;X18Y8/W130;X18Y8/W130/W808;1;X18Y8/N270;X18Y8/N270/W130;1;X18Y7/E270;X18Y7/E270/N271;1;X20Y7/A6;X20Y7/A6/E272;1;X27Y13/B1;X27Y13/B1/W250;1;X22Y4/S200;X22Y4/S200/W804;1;X22Y6/X07;X22Y6/X07/S202;1;X22Y6/B1;X22Y6/B1/X07;1;X27Y14/W200;X27Y14/W200/S201;1;X25Y14/W800;X25Y14/W800/W202;1;X17Y14/E200;X17Y14/E200/W808;1;X19Y14/D2;X19Y14/D2/E202;1;X18Y12/E230;X18Y12/E230/W808;1;X19Y12/X02;X19Y12/X02/E231;1;X19Y12/A0;X19Y12/A0/X02;1;X19Y6/S260;X19Y6/S260/S232;1;X19Y7/D7;X19Y7/D7/S261;1;X22Y13/W230;X22Y13/W230/S131;1;X20Y13/S230;X20Y13/S230/W232;1;X20Y14/W230;X20Y14/W230/S231;1;X20Y14/C1;X20Y14/C1/W230;1;X27Y13/W800;X27Y13/W800/S101;1;X19Y13/E230;X19Y13/E230/W808;1;X20Y13/X02;X20Y13/X02/E231;1;X20Y13/C2;X20Y13/C2/X02;1;X27Y13/S200;X27Y13/S200/S101;1;X27Y14/E200;X27Y14/E200/S201;1;X28Y14/D7;X28Y14/D7/E201;1;X22Y4/S800;X22Y4/S800/W804;1;X22Y12/S130;X22Y12/S130/S808;1;X22Y12/W250;X22Y12/W250/S130;1;X22Y12/B0;X22Y12/B0/W250;1;X19Y4/S230;X19Y4/S230/E231;1;X19Y6/S800;X19Y6/S800/S232;1;X19Y14/N230;X19Y14/N230/S808;1;X19Y14/C3;X19Y14/C3/N230;1;X27Y8/W830;X27Y8/W830/S834;1;X19Y8/E130;X19Y8/E130/W838;1;X20Y8/S230;X20Y8/S230/E131;1;X20Y10/X08;X20Y10/X08/S232;1;X20Y10/B7;X20Y10/B7/X08;1;X21Y4/X06;X21Y4/X06/E231;1;X21Y4/C7;X21Y4/C7/X06;1;X27Y4/S830;X27Y4/S830/Q5;1;X27Y12/S100;X27Y12/S100/S838;1;X27Y13/A6;X27Y13/A6/S101;1;X20Y4/N230;X20Y4/N230/E232;1;X20Y3/B3;X20Y3/B3/N231;1;X27Y12/S250;X27Y12/S250/S838;1;X27Y13/W250;X27Y13/W250/S251;1;X22Y14/X08;X22Y14/X08/S232;1;X22Y14/D2;X22Y14/D2/X08;1;X26Y4/W800;X26Y4/W800/W101;1;X18Y4/E230;X18Y4/E230/W808;1;X20Y4/E230;X20Y4/E230/E232;1;X21Y4/B6;X21Y4/B6/E231;1;X27Y4/Q5;;1;X27Y4/W100;X27Y4/W100/Q5;1;X26Y4/S800;X26Y4/S800/W101;1;X26Y12/W800;X26Y12/W800/S808;1;X22Y12/S230;X22Y12/S230/W804;1;X22Y13/E230;X22Y13/E230/S231;1;X23Y13/B6;X23Y13/B6/E231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash currentByteOut"
          }
        },
        "externalFlash.currentByteOut_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 9177 ] ,
          "attributes": {
            "ROUTING": "X27Y4/F5;;1;X27Y4/XD5;X27Y4/XD5/F5;1"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 9171 ] ,
          "attributes": {
            "ROUTING": "X27Y3/F1;;1;X27Y3/B5;X27Y3/B5/F1;1;X27Y3/XD5;X27Y3/XD5/B5;1"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9168 ] ,
          "attributes": {
            "ROUTING": "X26Y3/F0;;1;X26Y3/XD0;X26Y3/XD0/F0;1"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_5_D_LUT4_F_I1_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 9165 ] ,
          "attributes": {
            "ROUTING": "X23Y4/W250;X23Y4/W250/W252;1;X21Y4/W200;X21Y4/W200/W252;1;X19Y4/W200;X19Y4/W200/W202;1;X19Y4/A7;X19Y4/A7/W200;1;X23Y5/W820;X23Y5/W820/W272;1;X19Y5/S270;X19Y5/S270/W824;1;X19Y6/E270;X19Y6/E270/S271;1;X20Y6/A5;X20Y6/A5/E271;1;X25Y8/W200;X25Y8/W200/W252;1;X24Y8/S200;X24Y8/S200/W201;1;X24Y10/X07;X24Y10/X07/S202;1;X24Y10/B1;X24Y10/B1/X07;1;X21Y13/W250;X21Y13/W250/S251;1;X19Y13/S250;X19Y13/S250/W252;1;X19Y14/A3;X19Y14/A3/S251;1;X20Y13/A2;X20Y13/A2/S252;1;X21Y10/A4;X21Y10/A4/W252;1;X21Y14/A7;X21Y14/A7/X06;1;X19Y11/E250;X19Y11/E250/S251;1;X20Y11/S250;X20Y11/S250/E251;1;X25Y5/W270;X25Y5/W270/W272;1;X24Y5/A7;X24Y5/A7/W271;1;X21Y10/W250;X21Y10/W250/W252;1;X21Y10/S250;X21Y10/S250/W252;1;X21Y12/S250;X21Y12/S250/S252;1;X21Y14/X06;X21Y14/X06/S252;1;X19Y10/S250;X19Y10/S250/W252;1;X27Y5/W270;X27Y5/W270/F7;1;X25Y5/W220;X25Y5/W220/W272;1;X23Y5/X05;X23Y5/X05/W222;1;X23Y5/B7;X23Y5/B7/X05;1;X25Y7/A2;X25Y7/A2/W252;1;X25Y7/W830;X25Y7/W830/W252;1;X17Y7/E260;X17Y7/E260/W838;1;X19Y7/X03;X19Y7/X03/E262;1;X19Y7/A1;X19Y7/A1/X03;1;X25Y13/X07;X25Y13/X07/S201;1;X25Y13/A3;X25Y13/A3/X07;1;X25Y12/S200;X25Y12/S200/S252;1;X25Y14/W200;X25Y14/W200/S202;1;X24Y14/X01;X24Y14/X01/W201;1;X24Y14/A6;X24Y14/A6/X01;1;X23Y10/W250;X23Y10/W250/W252;1;X21Y10/A6;X21Y10/A6/W252;1;X27Y7/W250;X27Y7/W250/S251;1;X25Y7/X04;X25Y7/X04/W252;1;X25Y7/B1;X25Y7/B1/X04;1;X27Y8/S250;X27Y8/S250/S252;1;X27Y10/S200;X27Y10/S200/S252;1;X27Y11/X01;X27Y11/X01/S201;1;X27Y11/A7;X27Y11/A7/X01;1;X25Y10/S250;X25Y10/S250/S252;1;X25Y11/B5;X25Y11/B5/S251;1;X25Y8/S250;X25Y8/S250/W252;1;X25Y10/W250;X25Y10/W250/S252;1;X24Y10/S250;X24Y10/S250/W251;1;X24Y11/A3;X24Y11/A3/S251;1;X27Y6/S250;X27Y6/S250/S111;1;X27Y8/W250;X27Y8/W250/S252;1;X26Y8/A7;X26Y8/A7/W251;1;X27Y5/F7;;1;X27Y5/SN10;X27Y5/SN10/F7;1;X27Y4/W250;X27Y4/W250/N111;1;X25Y4/W250;X25Y4/W250/W252;1;X24Y4/A3;X24Y4/A3/W251;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.currentByteNum[0]": {
          "hide_name": 0,
          "bits": [ 9163 ] ,
          "attributes": {
            "ROUTING": "X27Y5/X08;X27Y5/X08/S211;1;X27Y5/D1;X27Y5/D1/X08;1;X27Y4/S210;X27Y4/S210/S100;1;X27Y5/B3;X27Y5/B3/S211;1;X27Y4/S100;X27Y4/S100/S838;1;X27Y5/W200;X27Y5/W200/S101;1;X26Y5/D4;X26Y5/D4/W201;1;X27Y3/N100;X27Y3/N100/Q5;1;X27Y3/A1;X27Y3/A1/N100;1;X26Y3/B0;X26Y3/B0/S240;1;X27Y3/N830;X27Y3/N830/Q5;1;X27Y4/S250;X27Y4/S250/S838;1;X27Y5/B4;X27Y5/B4/S251;1;X26Y3/B1;X26Y3/B1/S240;1;X26Y3/S240;X26Y3/S240/W101;1;X26Y4/C1;X26Y4/C1/S241;1;X27Y3/Q5;;1;X27Y3/W100;X27Y3/W100/Q5;1;X26Y3/S200;X26Y3/S200/W101;1;X26Y5/C7;X26Y5/C7/S202;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:33.13-33.27",
            "hdlname": "externalFlash currentByteNum"
          }
        },
        "externalFlash.currentByteNum[1]": {
          "hide_name": 0,
          "bits": [ 9162 ] ,
          "attributes": {
            "ROUTING": "X27Y5/C1;X27Y5/C1/E261;1;X26Y3/SN10;X26Y3/SN10/Q0;1;X26Y4/B1;X26Y4/B1/S111;1;X26Y3/A1;X26Y3/A1/N200;1;X26Y5/E260;X26Y5/E260/S261;1;X27Y5/X07;X27Y5/X07/E261;1;X27Y5/A4;X27Y5/A4/X07;1;X26Y5/C4;X26Y5/C4/X05;1;X26Y3/SN20;X26Y3/SN20/Q0;1;X26Y4/S260;X26Y4/S260/S121;1;X26Y5/X05;X26Y5/X05/S261;1;X26Y5/B7;X26Y5/B7/X05;1;X26Y3/E130;X26Y3/E130/Q0;1;X27Y3/S270;X27Y3/S270/E131;1;X27Y5/A3;X27Y5/A3/S272;1;X26Y3/Q0;;1;X26Y3/N200;X26Y3/N200/Q0;1;X26Y3/A0;X26Y3/A0/N200;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:33.13-33.27",
            "hdlname": "externalFlash currentByteNum"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_5_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9160 ] ,
          "attributes": {
            "ROUTING": "X27Y5/B7;X27Y5/B7/F3;1;X27Y5/W230;X27Y5/W230/F3;1;X26Y5/B3;X26Y5/B3/W231;1;X27Y5/F3;;1;X27Y5/B0;X27Y5/B0/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.currentByteNum[2]": {
          "hide_name": 0,
          "bits": [ 9155 ] ,
          "attributes": {
            "ROUTING": "X26Y6/S250;X26Y6/S250/S111;1;X26Y8/S250;X26Y8/S250/S252;1;X26Y10/A2;X26Y10/A2/S252;1;X27Y7/E200;X27Y7/E200/S202;1;X27Y7/A2;X27Y7/A2/E200;1;X26Y5/SN10;X26Y5/SN10/Q3;1;X26Y4/A1;X26Y4/A1/N111;1;X27Y5/A7;X27Y5/A7/X06;1;X26Y5/X06;X26Y5/X06/Q3;1;X26Y5/A7;X26Y5/A7/X06;1;X27Y10/B0;X27Y10/B0/S211;1;X27Y5/N200;X27Y5/N200/E101;1;X27Y5/A0;X27Y5/A0/N200;1;X24Y7/S800;X24Y7/S800/S232;1;X24Y11/W230;X24Y11/W230/S804;1;X23Y11/N230;X23Y11/N230/W231;1;X23Y10/A7;X23Y10/A7/N231;1;X23Y5/N240;X23Y5/N240/W242;1;X23Y3/N820;X23Y3/N820/N242;1;X23Y4/N130;X23Y4/N130/S828;1;X23Y3/B0;X23Y3/B0/N131;1;X24Y6/B2;X24Y6/B2/S231;1;X27Y5/S230;X27Y5/S230/E231;1;X27Y5/X06;X27Y5/X06/E231;1;X27Y10/B7;X27Y10/B7/X08;1;X27Y6/A4;X27Y6/A4/S231;1;X23Y5/W250;X23Y5/W250/W242;1;X22Y5/A7;X22Y5/A7/W251;1;X26Y5/A3;X26Y5/A3/N130;1;X26Y5/E100;X26Y5/E100/Q3;1;X27Y5/S200;X27Y5/S200/E101;1;X27Y7/S210;X27Y7/S210/S202;1;X27Y9/S210;X27Y9/S210/S212;1;X27Y10/X08;X27Y10/X08/S211;1;X27Y10/B6;X27Y10/B6/X08;1;X26Y5/E230;X26Y5/E230/Q3;1;X26Y5/N130;X26Y5/N130/Q3;1;X27Y5/B1;X27Y5/B1/E231;1;X24Y6/W230;X24Y6/W230/S231;1;X23Y6/B4;X23Y6/B4/W231;1;X25Y5/W240;X25Y5/W240/W101;1;X26Y5/W230;X26Y5/W230/Q3;1;X24Y6/A7;X24Y6/A7/S231;1;X24Y5/S230;X24Y5/S230/W232;1;X26Y5/Q3;;1;X26Y5/W100;X26Y5/W100/Q3;1;X26Y5/B4;X26Y5/B4/W100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash currentByteNum"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9153 ] ,
          "attributes": {
            "ROUTING": "X26Y5/F3;;1;X26Y5/XD3;X26Y5/XD3/F3;1"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9150 ] ,
          "attributes": {
            "ROUTING": "X26Y3/F7;;1;X26Y3/A3;X26Y3/A3/F7;1;X26Y3/XD3;X26Y3/XD3/A3;1"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_3_D_LUT4_F_I2_LUT2_I1_F_LUT4_I3_F[0]": {
          "hide_name": 0,
          "bits": [ 9147 ] ,
          "attributes": {
            "ROUTING": "X28Y4/F4;;1;X28Y4/S240;X28Y4/S240/F4;1;X28Y5/X03;X28Y5/X03/S241;1;X28Y5/A0;X28Y5/A0/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.currentByteOut[1]": {
          "hide_name": 0,
          "bits": [ 9144 ] ,
          "attributes": {
            "ROUTING": "X21Y2/N250;X21Y2/N250/W251;1;X21Y2/B7;X21Y2/B7/N250;1;X29Y13/X06;X29Y13/X06/E231;1;X29Y13/C6;X29Y13/C6/X06;1;X22Y3/B5;X22Y3/B5/S251;1;X24Y3/S250;X24Y3/S250/W252;1;X24Y5/X06;X24Y5/X06/S252;1;X24Y5/C7;X24Y5/C7/X06;1;X30Y10/B3;X30Y10/B3/X04;1;X28Y5/E250;X28Y5/E250/E252;1;X22Y4/B0;X22Y4/B0/X04;1;X30Y5/A2;X30Y5/A2/E252;1;X28Y9/S800;X28Y9/S800/S202;1;X29Y10/B0;X29Y10/B0/X07;1;X25Y7/S250;X25Y7/S250/W251;1;X24Y2/W250;X24Y2/W250/N251;1;X22Y2/W250;X22Y2/W250/W252;1;X21Y2/S250;X21Y2/S250/W251;1;X21Y2/B2;X21Y2/B2/S250;1;X26Y5/E250;X26Y5/E250/S252;1;X27Y8/X04;X27Y8/X04/N251;1;X27Y8/B0;X27Y8/B0/X04;1;X27Y11/X05;X27Y11/X05/E201;1;X27Y11/C7;X27Y11/C7/X05;1;X30Y10/X04;X30Y10/X04/S251;1;X24Y3/X08;X24Y3/X08/W252;1;X26Y4/B3;X26Y4/B3/X04;1;X26Y7/W250;X26Y7/W250/S252;1;X22Y3/D6;X22Y3/D6/W202;1;X26Y3/S250;X26Y3/S250/Q5;1;X26Y3/X08;X26Y3/X08/Q5;1;X26Y3/B5;X26Y3/B5/X08;1;X23Y3/S200;X23Y3/S200/W201;1;X23Y4/D1;X23Y4/D1/S201;1;X26Y8/W250;X26Y8/W250/S251;1;X30Y13/D6;X30Y13/D6/X07;1;X25Y8/B5;X25Y8/B5/S251;1;X30Y11/X03;X30Y11/X03/S202;1;X30Y11/B5;X30Y11/B5/X03;1;X26Y9/S200;X26Y9/S200/S252;1;X23Y3/B5;X23Y3/B5/S251;1;X27Y9/N250;X27Y9/N250/E251;1;X26Y5/S250;X26Y5/S250/S252;1;X26Y4/X04;X26Y4/X04/S251;1;X26Y7/S250;X26Y7/S250/S252;1;X28Y5/S250;X28Y5/S250/E252;1;X26Y9/E250;X26Y9/E250/S252;1;X28Y9/E200;X28Y9/E200/E252;1;X30Y9/S200;X30Y9/S200/E202;1;X30Y10/X07;X30Y10/X07/S201;1;X30Y10/B0;X30Y10/B0/X07;1;X22Y5/B5;X22Y5/B5/X03;1;X28Y13/E230;X28Y13/E230/S804;1;X28Y7/S200;X28Y7/S200/S252;1;X26Y3/W250;X26Y3/W250/Q5;1;X24Y3/W200;X24Y3/W200/W252;1;X28Y9/S250;X28Y9/S250/E252;1;X28Y10/B7;X28Y10/B7/S251;1;X30Y11/S200;X30Y11/S200/S202;1;X30Y13/X07;X30Y13/X07/S202;1;X29Y9/S200;X29Y9/S200/E201;1;X29Y10/X07;X29Y10/X07/S201;1;X23Y2/S250;X23Y2/S250/W251;1;X22Y5/X03;X22Y5/X03/S202;1;X24Y3/B4;X24Y3/B4/X08;1;X30Y9/S250;X30Y9/S250/E252;1;X22Y3/N200;X22Y3/N200/W202;1;X22Y2/C4;X22Y2/C4/N201;1;X27Y11/D0;X27Y11/D0/E201;1;X24Y3/N250;X24Y3/N250/W252;1;X22Y3/S200;X22Y3/S200/W202;1;X28Y9/E250;X28Y9/E250/E252;1;X26Y3/Q5;;1;X26Y11/E200;X26Y11/E200/S202;1;X22Y2/S250;X22Y2/S250/W252;1;X22Y4/X04;X22Y4/X04/S252;1;X26Y8/B1;X26Y8/B1/W250;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:32.13-32.27",
            "hdlname": "externalFlash currentByteOut"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_5_D_LUT4_F_I1_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 9143 ] ,
          "attributes": {
            "ROUTING": "X20Y4/W800;X20Y4/W800/W232;1;X16Y4/N230;X16Y4/N230/W804;1;X16Y2/E230;X16Y2/E230/N232;1;X18Y2/B7;X18Y2/B7/E232;1;X23Y7/S250;X23Y7/S250/S252;1;X23Y9/S830;X23Y9/S830/S252;1;X23Y13/E250;X23Y13/E250/S834;1;X24Y13/S250;X24Y13/S250/E251;1;X24Y14/B6;X24Y14/B6/S251;1;X19Y3/E230;X19Y3/E230/S808;1;X21Y3/B0;X21Y3/B0/E232;1;X20Y3/D1;X20Y3/D1/E221;1;X25Y7/X03;X25Y7/X03/S222;1;X25Y7/B2;X25Y7/B2/X03;1;X24Y5/B7;X24Y5/B7/X07;1;X23Y14/X03;X23Y14/X03/W242;1;X23Y14/B2;X23Y14/B2/X03;1;X25Y7/S220;X25Y7/S220/S222;1;X25Y8/X07;X25Y8/X07/S221;1;X25Y8/D6;X25Y8/D6/X07;1;X18Y5/E200;X18Y5/E200/S201;1;X19Y5/D6;X19Y5/D6/E201;1;X19Y2/D2;X19Y2/D2/N101;1;X25Y3/N210;X25Y3/N210/N111;1;X25Y1/B3;X25Y1/B3/N212;1;X21Y13/S100;X21Y13/S100/S828;1;X21Y14/W240;X21Y14/W240/S101;1;X19Y14/X03;X19Y14/X03/W242;1;X19Y14/B3;X19Y14/B3/X03;1;X19Y12/D0;X19Y12/D0/W202;1;X23Y4/W800;X23Y4/W800/W202;1;X19Y4/N800;X19Y4/N800/W804;1;X19Y3/N100;X19Y3/N100/S808;1;X21Y8/W230;X21Y8/W230/S232;1;X19Y8/N230;X19Y8/N230/W232;1;X19Y7/B1;X19Y7/B1/N231;1;X22Y3/S230;X22Y3/S230/E231;1;X22Y3/C6;X22Y3/C6/S230;1;X21Y6/W200;X21Y6/W200/S201;1;X20Y6/X01;X20Y6/X01/W201;1;X20Y6/B5;X20Y6/B5/X01;1;X22Y5/D6;X22Y5/D6/W201;1;X23Y5/W200;X23Y5/W200/W252;1;X17Y5/X02;X17Y5/X02/W212;1;X17Y5/C3;X17Y5/C3/X02;1;X20Y8/W250;X20Y8/W250/S834;1;X19Y8/N250;X19Y8/N250/W251;1;X19Y6/X02;X19Y6/X02/N252;1;X19Y6/D6;X19Y6/D6/X02;1;X21Y12/W200;X21Y12/W200/S808;1;X19Y2/N200;X19Y2/N200/E202;1;X19Y1/X07;X19Y1/X07/N201;1;X19Y1/B6;X19Y1/B6/X07;1;X21Y6/S800;X21Y6/S800/S202;1;X21Y14/S130;X21Y14/S130/S808;1;X21Y14/N250;X21Y14/N250/S130;1;X21Y14/B7;X21Y14/B7/N250;1;X21Y8/W200;X21Y8/W200/S804;1;X19Y5/W210;X19Y5/W210/W212;1;X21Y5/W210;X21Y5/W210/W202;1;X19Y8/N200;X19Y8/N200/W202;1;X19Y7/C7;X19Y7/C7/N201;1;X26Y6/S220;X26Y6/S220/E221;1;X26Y7/C4;X26Y7/C4/S221;1;X20Y4/S830;X20Y4/S830/W834;1;X27Y8/S210;X27Y8/S210/S202;1;X27Y10/S210;X27Y10/S210/S212;1;X27Y12/S240;X27Y12/S240/S212;1;X27Y13/D6;X27Y13/D6/S241;1;X21Y14/C0;X21Y14/C0/W230;1;X23Y13/S200;X23Y13/S200/W202;1;X25Y9/S800;X25Y9/S800/S232;1;X25Y15/N100;X25Y15/N100/S818;1;X25Y14/W240;X25Y14/W240/N101;1;X24Y14/C0;X24Y14/C0/W241;1;X29Y14/D5;X29Y14/D5/S242;1;X29Y7/X02;X29Y7/X02/E232;1;X29Y7/D4;X29Y7/D4/X02;1;X26Y7/D7;X26Y7/D7/E221;1;X21Y8/S260;X21Y8/S260/S232;1;X21Y10/X07;X21Y10/X07/S262;1;X21Y10/B6;X21Y10/B6/X07;1;X21Y4/N230;X21Y4/N230/W804;1;X21Y2/E230;X21Y2/E230/N232;1;X22Y2/B4;X22Y2/B4/E231;1;X21Y5/S820;X21Y5/S820/W824;1;X21Y13/W240;X21Y13/W240/S828;1;X20Y13/X03;X20Y13/X03/W241;1;X20Y13/B2;X20Y13/B2/X03;1;X25Y11/W220;X25Y11/W220/S814;1;X24Y11/D4;X24Y11/D4/W221;1;X23Y5/S250;X23Y5/S250/W252;1;X23Y6/X06;X23Y6/X06/S251;1;X23Y6/C6;X23Y6/C6/X06;1;X25Y7/S230;X25Y7/S230/S222;1;X25Y8/E230;X25Y8/E230/S231;1;X26Y8/B7;X26Y8/B7/E231;1;X25Y11/S260;X25Y11/S260/S262;1;X25Y12/D6;X25Y12/D6/S261;1;X23Y4/X02;X23Y4/X02/W231;1;X23Y4/C1;X23Y4/C1/X02;1;X17Y7/E200;X17Y7/E200/N201;1;X19Y7/D5;X19Y7/D5/E202;1;X23Y2/D6;X23Y2/D6/X02;1;X18Y4/S200;X18Y4/S200/W804;1;X23Y2/X02;X23Y2/X02/N232;1;X25Y9/S260;X25Y9/S260/S232;1;X25Y13/W200;X25Y13/W200/S804;1;X23Y14/C6;X23Y14/C6/S201;1;X27Y14/E220;X27Y14/E220/E222;1;X28Y14/X05;X28Y14/X05/E221;1;X28Y14/C7;X28Y14/C7/X05;1;X24Y12/X02;X24Y12/X02/W212;1;X24Y12/D7;X24Y12/D7/X02;1;X23Y4/N230;X23Y4/N230/W231;1;X23Y3/X02;X23Y3/X02/N231;1;X23Y3/C3;X23Y3/C3/X02;1;X23Y7/E260;X23Y7/E260/N261;1;X24Y7/N260;X24Y7/N260/E261;1;X24Y7/D4;X24Y7/D4/N260;1;X25Y5/W250;X25Y5/W250/S111;1;X22Y4/W800;X22Y4/W800/W232;1;X21Y8/W800;X21Y8/W800/S804;1;X17Y8/N200;X17Y8/N200/W804;1;X17Y3/E270;X17Y3/E270/W828;1;X25Y3/W820;X25Y3/W820/N121;1;X19Y3/E220;X19Y3/E220/E272;1;X25Y14/E220;X25Y14/E220/N221;1;X26Y14/X05;X26Y14/X05/E221;1;X26Y14/C6;X26Y14/C6/X05;1;X28Y7/B7;X28Y7/B7/E231;1;X27Y7/E230;X27Y7/E230/E222;1;X21Y3/E230;X21Y3/E230/N231;1;X24Y12/W250;X24Y12/W250/S838;1;X23Y12/N250;X23Y12/N250/W251;1;X23Y11/X04;X23Y11/X04/N251;1;X23Y11/C0;X23Y11/C0/X04;1;X21Y4/S200;X21Y4/S200/W804;1;X21Y5/C6;X21Y5/C6/S201;1;X22Y9/N240;X22Y9/N240/E241;1;X22Y7/C3;X22Y7/C3/N242;1;X21Y6/S230;X21Y6/S230/S232;1;X25Y4/SN10;X25Y4/SN10/F0;1;X24Y13/D4;X24Y13/D4/S261;1;X24Y4/S200;X24Y4/S200/W201;1;X24Y5/X07;X24Y5/X07/S201;1;X22Y4/S230;X22Y4/S230/W232;1;X22Y6/S800;X22Y6/S800/S232;1;X22Y10/E230;X22Y10/E230/S804;1;X23Y10/S230;X23Y10/S230/E231;1;X23Y11/W230;X23Y11/W230/S231;1;X22Y11/B7;X22Y11/B7/W231;1;X27Y9/S230;X27Y9/S230/S222;1;X27Y11/X08;X27Y11/X08/S232;1;X27Y11/B7;X27Y11/B7/X08;1;X25Y15/N220;X25Y15/N220/S818;1;X25Y13/X03;X25Y13/X03/N222;1;X25Y13/B3;X25Y13/B3/X03;1;X24Y5/B1;X24Y5/B1/S231;1;X28Y8/N220;X28Y8/N220/E221;1;X28Y7/C4;X28Y7/C4/N221;1;X25Y5/W820;X25Y5/W820/S121;1;X17Y5/W100;X17Y5/W100/W828;1;X17Y5/S230;X17Y5/S230/W100;1;X17Y5/C7;X17Y5/C7/S230;1;X22Y10/E220;X22Y10/E220/S221;1;X23Y10/D0;X23Y10/D0/E221;1;X18Y4/E250;X18Y4/E250/E252;1;X19Y4/N250;X19Y4/N250/E251;1;X19Y4/B7;X19Y4/B7/N250;1;X27Y10/E230;X27Y10/E230/S804;1;X28Y10/N230;X28Y10/N230/E231;1;X28Y10/C2;X28Y10/C2/N230;1;X27Y6/S200;X27Y6/S200/S202;1;X27Y7/X01;X27Y7/X01/S201;1;X27Y7/C2;X27Y7/C2/X01;1;X29Y13/X05;X29Y13/X05/S241;1;X29Y13/B6;X29Y13/B6/X05;1;X24Y4/W230;X24Y4/W230/W131;1;X22Y4/W230;X22Y4/W230/W232;1;X21Y4/B7;X21Y4/B7/W231;1;X17Y6/C7;X17Y6/C7/S202;1;X29Y14/B6;X29Y14/B6/E240;1;X22Y12/E220;X22Y12/E220/S221;1;X23Y12/D6;X23Y12/D6/E221;1;X29Y13/E220;X29Y13/E220/E222;1;X30Y13/X05;X30Y13/X05/E221;1;X30Y13/C6;X30Y13/C6/X05;1;X24Y4/W830;X24Y4/W830/W131;1;X16Y4/E250;X16Y4/E250/W838;1;X18Y4/X04;X18Y4/X04/E252;1;X18Y4/C1;X18Y4/C1/X04;1;X29Y8/X05;X29Y8/X05/E222;1;X29Y8/B6;X29Y8/B6/X05;1;X24Y4/N830;X24Y4/N830/W131;1;X24Y3/W250;X24Y3/W250/S838;1;X22Y3/W830;X22Y3/W830/W252;1;X18Y3/N830;X18Y3/N830/W834;1;X18Y4/N260;X18Y4/N260/S838;1;X18Y3/W260;X18Y3/W260/N261;1;X17Y3/C7;X17Y3/C7/W261;1;X26Y14/N200;X26Y14/N200/S808;1;X26Y13/X07;X26Y13/X07/N201;1;X26Y13/D7;X26Y13/D7/X07;1;X25Y7/S810;X25Y7/S810/S222;1;X25Y11/E210;X25Y11/E210/S814;1;X26Y11/S210;X26Y11/S210/E211;1;X26Y12/W210;X26Y12/W210/S211;1;X21Y12/S230;X21Y12/S230/S808;1;X21Y14/W230;X21Y14/W230/S232;1;X21Y4/S230;X21Y4/S230/W804;1;X21Y5/E230;X21Y5/E230/S231;1;X22Y5/S230;X22Y5/S230/E231;1;X22Y5/C7;X22Y5/C7/S230;1;X25Y6/E220;X25Y6/E220/S221;1;X27Y6/X05;X27Y6/X05/E222;1;X27Y6/C4;X27Y6/C4/X05;1;X21Y9/E240;X21Y9/E240/S824;1;X24Y4/X01;X24Y4/X01/W201;1;X24Y4/B3;X24Y4/B3/X01;1;X27Y8/E220;X27Y8/E220/S221;1;X29Y8/E220;X29Y8/E220/E222;1;X30Y8/X05;X30Y8/X05/E221;1;X30Y8/C7;X30Y8/C7/X05;1;X25Y7/E220;X25Y7/E220/S222;1;X27Y7/S220;X27Y7/S220/E222;1;X27Y9/S810;X27Y9/S810/S222;1;X27Y13/E220;X27Y13/E220/S814;1;X27Y13/C7;X27Y13/C7/E220;1;X24Y12/N130;X24Y12/N130/S838;1;X24Y11/B3;X24Y11/B3/N131;1;X19Y2/E200;X19Y2/E200/N101;1;X20Y2/D2;X20Y2/D2/E201;1;X22Y7/S220;X22Y7/S220/W221;1;X22Y9/S220;X22Y9/S220/S222;1;X22Y11/S220;X22Y11/S220/S222;1;X22Y13/X07;X22Y13/X07/S222;1;X22Y13/D7;X22Y13/D7/X07;1;X26Y4/S200;X26Y4/S200/E201;1;X26Y6/S800;X26Y6/S800/S202;1;X26Y14/S130;X26Y14/S130/S808;1;X26Y14/B2;X26Y14/B2/S130;1;X23Y3/W800;X23Y3/W800/W202;1;X15Y3/E200;X15Y3/E200/W808;1;X17Y3/E210;X17Y3/E210/E202;1;X18Y3/X06;X18Y3/X06/E211;1;X18Y3/C7;X18Y3/C7/X06;1;X29Y11/X08;X29Y11/X08/S211;1;X29Y11/B6;X29Y11/B6/X08;1;X25Y7/W220;X25Y7/W220/S222;1;X23Y7/W220;X23Y7/W220/W222;1;X21Y7/S220;X21Y7/S220/W222;1;X21Y9/S230;X21Y9/S230/S222;1;X21Y10/X08;X21Y10/X08/S231;1;X21Y10/B4;X21Y10/B4/X08;1;X25Y4/SN20;X25Y4/SN20/F0;1;X25Y5/S220;X25Y5/S220/S121;1;X25Y7/C4;X25Y7/C4/S222;1;X25Y3/W200;X25Y3/W200/N201;1;X23Y3/D6;X23Y3/D6/W202;1;X25Y4/W200;X25Y4/W200/F0;1;X21Y5/S200;X21Y5/S200/W202;1;X21Y7/W200;X21Y7/W200/S202;1;X20Y7/D6;X20Y7/D6/W201;1;X24Y12/S260;X24Y12/S260/S838;1;X23Y10/X05;X23Y10/X05/E221;1;X23Y10/C7;X23Y10/C7/X05;1;X24Y4/S230;X24Y4/S230/W131;1;X24Y6/X06;X24Y6/X06/S232;1;X24Y6/C7;X24Y6/C7/X06;1;X21Y4/S800;X21Y4/S800/W804;1;X21Y12/S200;X21Y12/S200/S808;1;X21Y14/E200;X21Y14/E200/S202;1;X22Y14/X01;X22Y14/X01/E201;1;X22Y14/C2;X22Y14/C2/X01;1;X25Y4/W130;X25Y4/W130/F0;1;X24Y4/S830;X24Y4/S830/W131;1;X24Y8/W260;X24Y8/W260/S834;1;X23Y8/N260;X23Y8/N260/W261;1;X23Y7/D5;X23Y7/D5/N261;1;X29Y12/X02;X29Y12/X02/S212;1;X29Y12/C2;X29Y12/C2/X02;1;X29Y12/S240;X29Y12/S240/S212;1;X29Y14/E240;X29Y14/E240/S242;1;X30Y14/C7;X30Y14/C7/E241;1;X27Y4/S200;X27Y4/S200/E202;1;X27Y6/S800;X27Y6/S800/S202;1;X27Y14/N230;X27Y14/N230/S808;1;X27Y12/N230;X27Y12/N230/N232;1;X27Y11/X02;X27Y11/X02/N231;1;X27Y11/C0;X27Y11/C0/X02;1;X29Y8/S210;X29Y8/S210/S212;1;X29Y10/S210;X29Y10/S210/S212;1;X29Y12/X06;X29Y12/X06/S212;1;X29Y12/D0;X29Y12/D0/X06;1;X25Y4/N200;X25Y4/N200/F0;1;X25Y3/C7;X25Y3/C7/N201;1;X25Y4/E200;X25Y4/E200/F0;1;X27Y4/E200;X27Y4/E200/E202;1;X29Y4/S200;X29Y4/S200/E202;1;X29Y6/S210;X29Y6/S210/S202;1;X29Y8/X08;X29Y8/X08/S212;1;X29Y8/D0;X29Y8/D0/X08;1;X17Y4/S200;X17Y4/S200/W808;1;X23Y14/W250;X23Y14/W250/W242;1;X21Y14/W200;X21Y14/W200/W252;1;X19Y14/X01;X19Y14/X01/W202;1;X26Y12/N210;X26Y12/N210/N202;1;X26Y10/X02;X26Y10/X02/N212;1;X19Y14/C2;X19Y14/C2/X01;1;X26Y10/C2;X26Y10/C2/X02;1;X25Y4/F0;;1;X25Y4/W800;X25Y4/W800/F0;1;X17Y4/N200;X17Y4/N200/W808;1;X17Y2/E200;X17Y2/E200/N202;1;X18Y2/X05;X18Y2/X05/E201;1;X18Y2/B6;X18Y2/B6/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_3_D_LUT4_F_I2_LUT2_I1_F_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 9141 ] ,
          "attributes": {
            "ROUTING": "X22Y2/EW10;X22Y2/EW10/F4;1;X21Y2/N210;X21Y2/N210/W111;1;X21Y1/B3;X21Y1/B3/N211;1;X22Y2/F4;;1;X22Y2/S240;X22Y2/S240/F4;1;X22Y2/B0;X22Y2/B0/S240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_3_D_LUT4_F_I2_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 9137 ] ,
          "attributes": {
            "ROUTING": "X25Y5/D6;X25Y5/D6/W201;1;X26Y4/X02;X26Y4/X02/W212;1;X26Y4/D4;X26Y4/D4/X02;1;X26Y5/W200;X26Y5/W200/W252;1;X25Y5/D7;X25Y5/D7/W201;1;X26Y4/W240;X26Y4/W240/W212;1;X25Y4/X07;X25Y4/X07/W241;1;X25Y4/B6;X25Y4/B6/X07;1;X28Y4/S100;X28Y4/S100/F2;1;X28Y4/W210;X28Y4/W210/S100;1;X28Y4/F2;;1;X25Y4/B1;X25Y4/B1/X07;1;X28Y4/SN10;X28Y4/SN10/F2;1;X28Y5/W250;X28Y5/W250/S111;1;X28Y5/B0;X28Y5/B0/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_3_D_LUT4_F_I2_LUT2_I1_F_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 9129 ] ,
          "attributes": {
            "ROUTING": "X25Y1/W240;X25Y1/W240/N241;1;X23Y1/W240;X23Y1/W240/W242;1;X21Y1/W250;X21Y1/W250/W242;1;X19Y1/W250;X19Y1/W250/W252;1;X18Y1/X04;X18Y1/X04/W251;1;X18Y1/C3;X18Y1/C3/X04;1;X18Y2/C0;X18Y2/C0/N220;1;X17Y4/E220;X17Y4/E220/W818;1;X18Y4/N220;X18Y4/N220/E221;1;X18Y2/N220;X18Y2/N220/N222;1;X18Y1/C6;X18Y1/C6/N221;1;X21Y3/N100;X21Y3/N100/S818;1;X21Y2/E240;X21Y2/E240/N101;1;X22Y2/C0;X22Y2/C0/E241;1;X25Y4/EW20;X25Y4/EW20/F1;1;X24Y4/S220;X24Y4/S220/W121;1;X24Y5/C6;X24Y5/C6/S221;1;X21Y3/W220;X21Y3/W220/S818;1;X21Y3/C2;X21Y3/C2/W220;1;X25Y4/N210;X25Y4/N210/F1;1;X25Y2/N240;X25Y2/N240/N212;1;X25Y1/C2;X25Y1/C2/N241;1;X25Y4/F1;;1;X25Y4/W810;X25Y4/W810/F1;1;X21Y4/N810;X21Y4/N810/W814;1;X21Y3/S220;X21Y3/S220/S818;1;X21Y4/X01;X21Y4/X01/S221;1;X21Y4/C3;X21Y4/C3/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataIn_DFF_Q_238_D_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 9123 ] ,
          "attributes": {
            "ROUTING": "X26Y8/W820;X26Y8/W820/S824;1;X18Y8/E240;X18Y8/E240/W828;1;X20Y8/X03;X20Y8/X03/E242;1;X20Y8/D3;X20Y8/D3/X03;1;X21Y10/W260;X21Y10/W260/S834;1;X20Y10/X07;X20Y10/X07/W261;1;X20Y10/D7;X20Y10/D7/X07;1;X18Y6/D5;X18Y6/D5/N262;1;X28Y8/S830;X28Y8/S830/S262;1;X28Y16/N260;X28Y16/N260/S838;1;X28Y14/N270;X28Y14/N270/N262;1;X28Y12/X08;X28Y12/X08/N272;1;X28Y12/D0;X28Y12/D0/X08;1;X26Y12/N270;X26Y12/N270/S828;1;X26Y10/X04;X26Y10/X04/N272;1;X26Y10/B1;X26Y10/B1/X04;1;X27Y12/S220;X27Y12/S220/S222;1;X27Y13/D1;X27Y13/D1/S221;1;X22Y4/S260;X22Y4/S260/W261;1;X22Y5/D5;X22Y5/D5/S261;1;X26Y4/D3;X26Y4/D3/X03;1;X27Y10/X07;X27Y10/X07/E241;1;X27Y10/D7;X27Y10/D7/X07;1;X26Y4/X03;X26Y4/X03/F4;1;X22Y4/D5;X22Y4/D5/N260;1;X26Y10/E240;X26Y10/E240/N242;1;X22Y4/X07;X22Y4/X07/W261;1;X22Y4/B6;X22Y4/B6/X07;1;X25Y11/X03;X25Y11/X03/N261;1;X25Y11/D3;X25Y11/D3/X03;1;X21Y4/W830;X21Y4/W830/W262;1;X17Y4/S260;X17Y4/S260/W834;1;X17Y5/E260;X17Y5/E260/S261;1;X18Y5/X03;X18Y5/X03/E261;1;X18Y5/D2;X18Y5/D2/X03;1;X24Y10/C1;X24Y10/C1/W261;1;X23Y4/W260;X23Y4/W260/W262;1;X25Y10/W260;X25Y10/W260/S834;1;X22Y4/N260;X22Y4/N260/W261;1;X19Y4/S830;X19Y4/S830/W834;1;X19Y8/W260;X19Y8/W260/S834;1;X23Y3/X07;X23Y3/X07/W242;1;X23Y3/D5;X23Y3/D5/X07;1;X27Y10/S220;X27Y10/S220/S272;1;X26Y11/W240;X26Y11/W240/N241;1;X25Y11/C5;X25Y11/C5/W241;1;X26Y4/S240;X26Y4/S240/F4;1;X26Y5/X03;X26Y5/X03/S241;1;X26Y5/D1;X26Y5/D1/X03;1;X25Y4/S260;X25Y4/S260/W121;1;X25Y6/S830;X25Y6/S830/S262;1;X25Y14/N260;X25Y14/N260/S838;1;X25Y12/N260;X25Y12/N260/N262;1;X25Y10/C0;X25Y10/C0/N262;1;X19Y3/E260;X19Y3/E260/N261;1;X20Y3/X03;X20Y3/X03/E261;1;X20Y3/D3;X20Y3/D3/X03;1;X25Y3/B2;X25Y3/B2/W240;1;X23Y4/S260;X23Y4/S260/W262;1;X23Y6/D4;X23Y6/D4/S262;1;X26Y4/S820;X26Y4/S820/F4;1;X26Y12/N240;X26Y12/N240/S828;1;X26Y10/D4;X26Y10/D4/N242;1;X28Y10/B5;X28Y10/B5/S272;1;X25Y2/W270;X25Y2/W270/N131;1;X23Y2/W220;X23Y2/W220/W272;1;X27Y6/E260;X27Y6/E260/S262;1;X29Y6/X03;X29Y6/X03/E262;1;X29Y6/D0;X29Y6/D0/X03;1;X28Y8/S270;X28Y8/S270/E271;1;X27Y7/X06;X27Y7/X06/S271;1;X27Y7/D2;X27Y7/D2/X06;1;X25Y4/N820;X25Y4/N820/W121;1;X25Y3/S270;X25Y3/S270/S828;1;X25Y3/D3;X25Y3/D3/S270;1;X24Y6/D7;X24Y6/D7/S262;1;X25Y2/D6;X25Y2/D6/N131;1;X19Y4/N260;X19Y4/N260/W834;1;X19Y2/E260;X19Y2/E260/N262;1;X20Y2/S260;X20Y2/S260/E261;1;X20Y2/D0;X20Y2/D0/S260;1;X21Y2/D7;X21Y2/D7/W222;1;X23Y3/B7;X23Y3/B7/X07;1;X19Y3/D4;X19Y3/D4/N261;1;X17Y6/D4;X17Y6/D4/N262;1;X18Y8/N260;X18Y8/N260/W261;1;X29Y10/S270;X29Y10/S270/S272;1;X29Y11/X04;X29Y11/X04/S271;1;X29Y11/D4;X29Y11/D4/X04;1;X29Y8/S270;X29Y8/S270/E272;1;X29Y10/E270;X29Y10/E270/S272;1;X29Y10/D0;X29Y10/D0/E270;1;X24Y4/S260;X24Y4/S260/W261;1;X24Y6/S260;X24Y6/S260/S262;1;X24Y8/S260;X24Y8/S260/S262;1;X24Y10/S270;X24Y10/S270/S262;1;X24Y12/S270;X24Y12/S270/S272;1;X24Y13/X04;X24Y13/X04/S271;1;X24Y13/D6;X24Y13/D6/X04;1;X17Y8/N260;X17Y8/N260/W262;1;X21Y4/S260;X21Y4/S260/W262;1;X21Y6/S830;X21Y6/S830/S262;1;X27Y4/S260;X27Y4/S260/E121;1;X27Y6/S270;X27Y6/S270/S262;1;X27Y8/E270;X27Y8/E270/S272;1;X27Y8/D0;X27Y8/D0/E270;1;X19Y6/E260;X19Y6/E260/S262;1;X21Y6/S260;X21Y6/S260/E262;1;X21Y8/S270;X21Y8/S270/S262;1;X21Y10/S270;X21Y10/S270/S272;1;X21Y12/S270;X21Y12/S270/S272;1;X21Y13/X04;X21Y13/X04/S271;1;X21Y13/D6;X21Y13/D6/X04;1;X23Y4/W830;X23Y4/W830/W262;1;X19Y4/S260;X19Y4/S260/W834;1;X28Y10/X07;X28Y10/X07/E242;1;X28Y10/D7;X28Y10/D7/X07;1;X28Y6/S260;X28Y6/S260/E261;1;X26Y4/F4;;1;X26Y4/EW20;X26Y4/EW20/F4;1;X25Y4/W260;X25Y4/W260/W121;1;X25Y3/N130;X25Y3/N130/S828;1;X27Y5/D2;X27Y5/D2/S221;1;X27Y4/S220;X27Y4/S220/E121;1;X27Y8/S270;X27Y8/S270/S272;1;X25Y3/W240;X25Y3/W240/S828;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_3_D_LUT4_F_I2_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 9121 ] ,
          "attributes": {
            "ROUTING": "X25Y3/SN20;X25Y3/SN20/F2;1;X25Y2/N220;X25Y2/N220/N121;1;X25Y1/C7;X25Y1/C7/N221;1;X25Y3/W810;X25Y3/W810/F2;1;X21Y3/N810;X21Y3/N810/W814;1;X21Y4/N220;X21Y4/N220/S818;1;X21Y3/C6;X21Y3/C6/N221;1;X20Y2/W240;X20Y2/W240/N241;1;X18Y2/C3;X18Y2/C3/W242;1;X20Y1/X05;X20Y1/X05/N242;1;X20Y1/C4;X20Y1/C4/X05;1;X16Y3/E270;X16Y3/E270/W828;1;X18Y3/X04;X18Y3/X04/E272;1;X18Y3/C1;X18Y3/C1/X04;1;X20Y1/E240;X20Y1/E240/N242;1;X21Y1/C3;X21Y1/C3/E241;1;X24Y3/W820;X24Y3/W820/W121;1;X20Y3/N240;X20Y3/N240/W824;1;X20Y1/W240;X20Y1/W240/N242;1;X19Y1/C4;X19Y1/C4/W241;1;X25Y3/F2;;1;X25Y3/EW20;X25Y3/EW20/F2;1;X24Y3/S260;X24Y3/S260/W121;1;X24Y5/X05;X24Y5/X05/S262;1;X24Y5/C4;X24Y5/C4/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_5_D_LUT4_F_I1_LUT2_I1_1_F[1]": {
          "hide_name": 0,
          "bits": [ 9119 ] ,
          "attributes": {
            "ROUTING": "X25Y1/W800;X25Y1/W800/W232;1;X17Y1/E230;X17Y1/E230/W808;1;X19Y1/X06;X19Y1/X06/E232;1;X19Y1/A6;X19Y1/A6/X06;1;X29Y13/N200;X29Y13/N200/E202;1;X29Y11/X03;X29Y11/X03/N202;1;X29Y11/A6;X29Y11/A6/X03;1;X25Y10/X05;X25Y10/X05/E202;1;X25Y10/B0;X25Y10/B0/X05;1;X27Y1/W230;X27Y1/W230/N804;1;X25Y1/X02;X25Y1/X02/W232;1;X25Y1/A3;X25Y1/A3/X02;1;X26Y5/N270;X26Y5/N270/W131;1;X26Y3/B6;X26Y3/B6/N272;1;X27Y5/W130;X27Y5/W130/F0;1;X26Y5/W830;X26Y5/W830/W131;1;X22Y5/N250;X22Y5/N250/W834;1;X22Y4/W250;X22Y4/W250/N251;1;X21Y4/A7;X21Y4/A7/W251;1;X18Y2/A7;X18Y2/A7/W251;1;X23Y9/S200;X23Y9/S200/W804;1;X23Y11/W200;X23Y11/W200/S202;1;X22Y11/X01;X22Y11/X01/W201;1;X22Y11/A7;X22Y11/A7/X01;1;X27Y13/W200;X27Y13/W200/S808;1;X26Y13/S200;X26Y13/S200/W201;1;X26Y14/E200;X26Y14/E200/S201;1;X26Y14/A2;X26Y14/A2/E200;1;X21Y2/W240;X21Y2/W240/W242;1;X19Y2/W250;X19Y2/W250/W242;1;X18Y2/A6;X18Y2/A6/W251;1;X27Y13/W230;X27Y13/W230/S808;1;X25Y13/W230;X25Y13/W230/W232;1;X24Y13/S230;X24Y13/S230/W231;1;X24Y14/W230;X24Y14/W230/S231;1;X23Y14/X02;X23Y14/X02/W231;1;X23Y14/A2;X23Y14/A2/X02;1;X21Y2/S240;X21Y2/S240/W242;1;X21Y3/X03;X21Y3/X03/S241;1;X21Y3/A0;X21Y3/A0/X03;1;X23Y9/N230;X23Y9/N230/W804;1;X27Y9/W800;X27Y9/W800/S804;1;X23Y8/E230;X23Y8/E230/N231;1;X25Y8/B3;X25Y8/B3/E232;1;X28Y9/N200;X28Y9/N200/E201;1;X28Y7/X03;X28Y7/X03/N202;1;X28Y7/A7;X28Y7/A7/X03;1;X26Y5/W270;X26Y5/W270/W131;1;X24Y5/A1;X24Y5/A1/W272;1;X23Y10/E200;X23Y10/E200/S201;1;X27Y9/E200;X27Y9/E200/S804;1;X29Y9/N200;X29Y9/N200/E202;1;X29Y8/W200;X29Y8/W200/N201;1;X29Y8/A6;X29Y8/A6/W200;1;X29Y13/X01;X29Y13/X01/E202;1;X29Y13/A6;X29Y13/A6/X01;1;X26Y2/S200;X26Y2/S200/W201;1;X26Y3/C7;X26Y3/C7/S201;1;X27Y5/N800;X27Y5/N800/F0;1;X27Y2/W200;X27Y2/W200/S808;1;X25Y2/W210;X25Y2/W210/W202;1;X23Y2/W240;X23Y2/W240/W212;1;X22Y2/X07;X22Y2/X07/W241;1;X22Y2/A4;X22Y2/A4/X07;1;X27Y5/F0;;1;X27Y5/S800;X27Y5/S800/F0;1;X27Y13/E200;X27Y13/E200/S808;1;X29Y13/S200;X29Y13/S200/E202;1;X29Y14/W200;X29Y14/W200/S201;1;X29Y14/A6;X29Y14/A6/W200;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.currentByteNum[3]": {
          "hide_name": 0,
          "bits": [ 9113 ] ,
          "attributes": {
            "ROUTING": "X26Y10/S270;X26Y10/S270/S272;1;X26Y11/W270;X26Y11/W270/S271;1;X25Y11/A5;X25Y11/A5/W271;1;X24Y10/X01;X24Y10/X01/N201;1;X24Y10/A1;X24Y10/A1/X01;1;X25Y11/N200;X25Y11/N200/W201;1;X25Y10/X01;X25Y10/X01/N201;1;X25Y10/A0;X25Y10/A0/X01;1;X23Y3/A0;X23Y3/A0/W252;1;X25Y5/B7;X25Y5/B7/N271;1;X24Y6/A2;X24Y6/A2/W272;1;X26Y4/X08;X26Y4/X08/S231;1;X26Y4/B4;X26Y4/B4/X08;1;X26Y5/S230;X26Y5/S230/S232;1;X26Y7/S800;X26Y7/S800/S232;1;X26Y11/E230;X26Y11/E230/S804;1;X27Y11/N230;X27Y11/N230/E231;1;X27Y10/X02;X27Y10/X02/N231;1;X27Y10/A0;X27Y10/A0/X02;1;X27Y10/A7;X27Y10/A7/E271;1;X26Y6/S270;X26Y6/S270/S272;1;X26Y8/S270;X26Y8/S270/S272;1;X26Y4/A7;X26Y4/A7/S231;1;X26Y3/S230;X26Y3/S230/Q3;1;X26Y10/E270;X26Y10/E270/S272;1;X25Y4/X08;X25Y4/X08/W271;1;X25Y4/B5;X25Y4/B5/X08;1;X26Y5/A4;X26Y5/A4/S232;1;X26Y3/A6;X26Y3/A6/X06;1;X24Y11/N200;X24Y11/N200/W202;1;X26Y4/W270;X26Y4/W270/S131;1;X25Y4/A0;X25Y4/A0/W271;1;X24Y8/E270;X24Y8/E270/S272;1;X25Y8/A3;X25Y8/A3/E271;1;X26Y11/W200;X26Y11/W200/S804;1;X23Y6/X05;X23Y6/X05/W221;1;X23Y6/A4;X23Y6/A4/X05;1;X26Y5/E270;X26Y5/E270/S271;1;X27Y5/A1;X27Y5/A1/E271;1;X25Y6/N270;X25Y6/N270/W271;1;X25Y5/B6;X25Y5/B6/N271;1;X26Y3/EW10;X26Y3/EW10/Q3;1;X27Y10/A6;X27Y10/A6/N231;1;X25Y3/W250;X25Y3/W250/W111;1;X24Y6/W220;X24Y6/W220/W272;1;X23Y6/N220;X23Y6/N220/W221;1;X23Y5/X01;X23Y5/X01/N221;1;X23Y5/A7;X23Y5/A7/X01;1;X26Y3/S130;X26Y3/S130/Q3;1;X26Y4/S270;X26Y4/S270/S131;1;X26Y6/W270;X26Y6/W270/S272;1;X24Y6/S270;X24Y6/S270/W272;1;X24Y7/E270;X24Y7/E270/S271;1;X25Y7/A1;X25Y7/A1/E271;1;X26Y3/Q3;;1;X26Y3/X06;X26Y3/X06/Q3;1;X26Y3/A7;X26Y3/A7/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash currentByteNum"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_3_D_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 9110 ] ,
          "attributes": {
            "ROUTING": "X25Y3/A2;X25Y3/A2/X05;1;X26Y3/N100;X26Y3/N100/F6;1;X26Y3/W200;X26Y3/W200/N100;1;X25Y3/X05;X25Y3/X05/W201;1;X25Y3/B6;X25Y3/B6/X05;1;X26Y3/F6;;1;X26Y3/C2;X26Y3/C2/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.currentByteNum[4]": {
          "hide_name": 0,
          "bits": [ 9107 ] ,
          "attributes": {
            "ROUTING": "X25Y3/S230;X25Y3/S230/W131;1;X25Y4/A5;X25Y4/A5/S231;1;X26Y3/S100;X26Y3/S100/Q4;1;X26Y4/A4;X26Y4/A4/S101;1;X26Y3/N130;X26Y3/N130/Q4;1;X26Y3/A2;X26Y3/A2/N130;1;X25Y5/A6;X25Y5/A6/S210;1;X26Y3/W130;X26Y3/W130/Q4;1;X25Y3/A6;X25Y3/A6/W131;1;X26Y3/Q4;;1;X26Y3/W100;X26Y3/W100/Q4;1;X25Y3/S200;X25Y3/S200/W101;1;X25Y5/S210;X25Y5/S210/S202;1;X25Y5/A7;X25Y5/A7/S210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash currentByteNum"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9105 ] ,
          "attributes": {
            "ROUTING": "X26Y3/F2;;1;X26Y3/D4;X26Y3/D4/F2;1;X26Y3/XD4;X26Y3/XD4/D4;1"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_3_D_LUT4_F_I2_LUT2_I1_F_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 9103 ] ,
          "attributes": {
            "ROUTING": "X27Y4/X01;X27Y4/X01/F2;1;X27Y4/B4;X27Y4/B4/X01;1;X28Y4/S220;X28Y4/S220/E221;1;X28Y5/D0;X28Y5/D0/S221;1;X28Y4/X05;X28Y4/X05/E221;1;X28Y4/C7;X28Y4/C7/X05;1;X27Y4/F2;;1;X27Y4/E220;X27Y4/E220/F2;1;X28Y4/D1;X28Y4/D1/E221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_D_LUT4_F_I2_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 9101 ] ,
          "attributes": {
            "ROUTING": "X28Y4/S130;X28Y4/S130/F3;1;X28Y4/W250;X28Y4/W250/S130;1;X27Y4/A4;X27Y4/A4/W251;1;X28Y4/B1;X28Y4/B1/F3;1;X28Y4/F3;;1;X28Y4/B7;X28Y4/B7/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_2_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9099 ] ,
          "attributes": {
            "ROUTING": "X26Y3/D2;X26Y3/D2/X03;1;X26Y3/X07;X26Y3/X07/W261;1;X26Y3/D7;X26Y3/D7/X07;1;X27Y5/W220;X27Y5/W220/S121;1;X26Y5/D3;X26Y5/D3/W221;1;X27Y3/E260;X27Y3/E260/N121;1;X27Y3/D2;X27Y3/D2/E260;1;X27Y3/W260;X27Y3/W260/N121;1;X26Y3/X03;X26Y3/X03/W261;1;X26Y3/D0;X26Y3/D0/X03;1;X27Y4/F4;;1;X27Y4/SN20;X27Y4/SN20/F4;1;X27Y3/C1;X27Y3/C1/N121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_2_D_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 9098 ] ,
          "attributes": {
            "ROUTING": "X25Y3/SN10;X25Y3/SN10/F6;1;X25Y4/E210;X25Y4/E210/S111;1;X25Y4/A1;X25Y4/A1/E210;1;X25Y3/E260;X25Y3/E260/F6;1;X27Y3/C2;X27Y3/C2/E262;1;X28Y4/C1;X28Y4/C1/X04;1;X25Y3/F6;;1;X25Y3/E830;X25Y3/E830/F6;1;X29Y3/S250;X29Y3/S250/E834;1;X29Y4/W250;X29Y4/W250/S251;1;X28Y4/X04;X28Y4/X04/W251;1;X28Y4/D4;X28Y4/D4/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.currentByteNum[5]": {
          "hide_name": 0,
          "bits": [ 9095 ] ,
          "attributes": {
            "ROUTING": "X28Y4/C4;X28Y4/C4/N100;1;X27Y3/N130;X27Y3/N130/Q2;1;X27Y3/A2;X27Y3/A2/N130;1;X27Y3/Q2;;1;X27Y3/EW10;X27Y3/EW10/Q2;1;X28Y3/N810;X28Y3/N810/E111;1;X28Y4/N100;X28Y4/N100/S818;1;X28Y4/A1;X28Y4/A1/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash currentByteNum"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9093 ] ,
          "attributes": {
            "ROUTING": "X27Y3/F2;;1;X27Y3/XD2;X27Y3/XD2/F2;1"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 9091 ] ,
          "attributes": {
            "ROUTING": "X28Y3/N260;X28Y3/N260/N121;1;X28Y3/D5;X28Y3/D5/N260;1;X28Y4/F1;;1;X28Y4/SN20;X28Y4/SN20/F1;1;X28Y3/C1;X28Y3/C1/N121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9090 ] ,
          "attributes": {
            "ROUTING": "X28Y4/N130;X28Y4/N130/F7;1;X28Y3/B1;X28Y3/B1/N131;1;X28Y4/F7;;1;X28Y4/N270;X28Y4/N270/F7;1;X28Y3/X06;X28Y3/X06/N271;1;X28Y3/C5;X28Y3/C5/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.currentByteNum[6]": {
          "hide_name": 0,
          "bits": [ 9088 ] ,
          "attributes": {
            "ROUTING": "X28Y3/SN20;X28Y3/SN20/Q1;1;X28Y4/B4;X28Y4/B4/S121;1;X28Y3/E210;X28Y3/E210/Q1;1;X28Y3/A1;X28Y3/A1/E210;1;X28Y3/Q1;;1;X28Y3/W100;X28Y3/W100/Q1;1;X28Y3/B5;X28Y3/B5/W100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash currentByteNum"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9086 ] ,
          "attributes": {
            "ROUTING": "X28Y3/F1;;1;X28Y3/XD1;X28Y3/XD1/F1;1"
          }
        },
        "externalFlash.currentByteNum[7]": {
          "hide_name": 0,
          "bits": [ 9084 ] ,
          "attributes": {
            "ROUTING": "X28Y3/A5;X28Y3/A5/Q5;1;X28Y3/Q5;;1;X28Y3/S100;X28Y3/S100/Q5;1;X28Y4/A4;X28Y4/A4/S101;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash currentByteNum"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 9082 ] ,
          "attributes": {
            "ROUTING": "X28Y3/F5;;1;X28Y3/XD5;X28Y3/XD5/F5;1"
          }
        },
        "externalFlash.counter_DFF_Q_9_D_LUT4_F_I3_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9072 ] ,
          "attributes": {
            "ROUTING": "X28Y1/F2;;1;X28Y1/SN20;X28Y1/SN20/F2;1;X28Y2/S220;X28Y2/S220/S121;1;X28Y3/C6;X28Y3/C6/S221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_9_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9070 ] ,
          "attributes": {
            "ROUTING": "X28Y3/F6;;1;X28Y3/X07;X28Y3/X07/F6;1;X28Y3/D7;X28Y3/D7/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 9068 ] ,
          "attributes": {
            "ROUTING": "X28Y3/F7;;1;X28Y3/A4;X28Y3/A4/F7;1;X28Y3/XD4;X28Y3/XD4/A4;1"
          }
        },
        "externalFlash.counter_DFF_Q_8_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9065 ] ,
          "attributes": {
            "ROUTING": "X28Y1/F5;;1;X28Y1/W250;X28Y1/W250/F5;1;X28Y1/B1;X28Y1/B1/W250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 9063 ] ,
          "attributes": {
            "ROUTING": "X28Y1/F1;;1;X28Y1/XD1;X28Y1/XD1/F1;1"
          }
        },
        "externalFlash.counter_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 9059 ] ,
          "attributes": {
            "ROUTING": "X31Y1/F5;;1;X31Y1/A0;X31Y1/A0/F5;1;X31Y1/XD0;X31Y1/XD0/A0;1"
          }
        },
        "externalFlash.counter_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9055 ] ,
          "attributes": {
            "ROUTING": "X29Y1/F1;;1;X29Y1/XD1;X29Y1/XD1/F1;1"
          }
        },
        "externalFlash.counter_DFF_Q_6_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9053 ] ,
          "attributes": {
            "ROUTING": "X29Y1/S100;X29Y1/S100/F7;1;X29Y1/B1;X29Y1/B1/S100;1;X29Y1/F7;;1;X29Y1/N100;X29Y1/N100/F7;1;X29Y1/C4;X29Y1/C4/N100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9051 ] ,
          "attributes": {
            "ROUTING": "X29Y1/F4;;1;X29Y1/XD4;X29Y1/XD4/F4;1"
          }
        },
        "externalFlash.counter_DFF_Q_7_D_LUT3_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 9047 ] ,
          "attributes": {
            "ROUTING": "X30Y1/E230;X30Y1/E230/E232;1;X31Y1/B5;X31Y1/B5/E231;1;X29Y1/X02;X29Y1/X02/E231;1;X29Y1/D6;X29Y1/D6/X02;1;X28Y1/F3;;1;X28Y1/E230;X28Y1/E230/F3;1;X29Y1/B7;X29Y1/B7/E231;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9044 ] ,
          "attributes": {
            "ROUTING": "X30Y1/F1;;1;X30Y1/XD1;X30Y1/XD1/F1;1"
          }
        },
        "externalFlash.counter_DFF_Q_4_D_LUT3_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 9042 ] ,
          "attributes": {
            "ROUTING": "X30Y1/B1;X30Y1/B1/E131;1;X29Y1/E130;X29Y1/E130/F6;1;X30Y1/B6;X30Y1/B6/E131;1;X29Y1/F6;;1;X29Y1/EW20;X29Y1/EW20/F6;1;X30Y1/N260;X30Y1/N260/E121;1;X30Y1/D5;X30Y1/D5/N260;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_32_D": {
          "hide_name": 0,
          "bits": [ 9038 ] ,
          "attributes": {
            "ROUTING": "X28Y4/F0;;1;X28Y4/XD0;X28Y4/XD0/F0;1"
          }
        },
        "externalFlash.counter_DFF_Q_31_D": {
          "hide_name": 0,
          "bits": [ 9035 ] ,
          "attributes": {
            "ROUTING": "X29Y4/F3;;1;X29Y4/XD3;X29Y4/XD3/F3;1"
          }
        },
        "externalFlash.counter_DFF_Q_30_D": {
          "hide_name": 0,
          "bits": [ 9029 ] ,
          "attributes": {
            "ROUTING": "X29Y4/F5;;1;X29Y4/XD5;X29Y4/XD5/F5;1"
          }
        },
        "externalFlash.counter_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9027 ] ,
          "attributes": {
            "ROUTING": "X30Y1/F3;;1;X30Y1/XD3;X30Y1/XD3/F3;1"
          }
        },
        "externalFlash.counter_DFF_Q_3_D_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 9025 ] ,
          "attributes": {
            "ROUTING": "X30Y1/C3;X30Y1/C3/F6;1;X30Y1/F6;;1;X30Y1/S100;X30Y1/S100/F6;1;X30Y1/D4;X30Y1/D4/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_30_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9023 ] ,
          "attributes": {
            "ROUTING": "X29Y4/X03;X29Y4/X03/F6;1;X29Y4/B5;X29Y4/B5/X03;1;X29Y4/F6;;1;X29Y4/E100;X29Y4/E100/F6;1;X30Y4/S240;X30Y4/S240/E101;1;X30Y4/B0;X30Y4/B0/S240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_29_D": {
          "hide_name": 0,
          "bits": [ 9020 ] ,
          "attributes": {
            "ROUTING": "X30Y4/F3;;1;X30Y4/B4;X30Y4/B4/F3;1;X30Y4/XD4;X30Y4/XD4/B4;1"
          }
        },
        "externalFlash.counter_DFF_Q_28_D": {
          "hide_name": 0,
          "bits": [ 9017 ] ,
          "attributes": {
            "ROUTING": "X30Y4/F2;;1;X30Y4/XD2;X30Y4/XD2/F2;1"
          }
        },
        "externalFlash.counter_DFF_Q_29_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9015 ] ,
          "attributes": {
            "ROUTING": "X30Y4/E100;X30Y4/E100/F0;1;X30Y4/E220;X30Y4/E220/E100;1;X30Y4/C7;X30Y4/C7/E220;1;X30Y4/E130;X30Y4/E130/F0;1;X30Y4/C2;X30Y4/C2/E130;1;X30Y4/F0;;1;X30Y4/S130;X30Y4/S130/F0;1;X30Y4/B3;X30Y4/B3/S130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_27_D": {
          "hide_name": 0,
          "bits": [ 9012 ] ,
          "attributes": {
            "ROUTING": "X30Y3/F2;;1;X30Y3/XD2;X30Y3/XD2/F2;1"
          }
        },
        "externalFlash.counter_DFF_Q_27_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9010 ] ,
          "attributes": {
            "ROUTING": "X30Y4/SN10;X30Y4/SN10/F7;1;X30Y3/C5;X30Y3/C5/N111;1;X30Y4/F7;;1;X30Y4/N100;X30Y4/N100/F7;1;X30Y3/W240;X30Y3/W240/N101;1;X30Y3/B2;X30Y3/B2/W240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_26_D": {
          "hide_name": 0,
          "bits": [ 9008 ] ,
          "attributes": {
            "ROUTING": "X30Y3/F5;;1;X30Y3/XD5;X30Y3/XD5/F5;1"
          }
        },
        "externalFlash.counter[0]": {
          "hide_name": 0,
          "bits": [ 9006 ] ,
          "attributes": {
            "ROUTING": "X28Y4/W130;X28Y4/W130/Q0;1;X28Y4/D3;X28Y4/D3/W130;1;X29Y4/S240;X29Y4/S240/E101;1;X29Y4/B1;X29Y4/B1/S240;1;X28Y4/EW10;X28Y4/EW10/Q0;1;X29Y4/A4;X29Y4/A4/E111;1;X28Y4/E130;X28Y4/E130/Q0;1;X29Y4/B3;X29Y4/B3/E131;1;X28Y4/E100;X28Y4/E100/Q0;1;X29Y4/D7;X29Y4/D7/E101;1;X28Y4/Q0;;1;X28Y4/X01;X28Y4/X01/Q0;1;X28Y4/A0;X28Y4/A0/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:47.14-47.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter[1]": {
          "hide_name": 0,
          "bits": [ 9005 ] ,
          "attributes": {
            "ROUTING": "X29Y4/C7;X29Y4/C7/N130;1;X29Y4/X02;X29Y4/X02/Q3;1;X29Y4/A1;X29Y4/A1/X02;1;X29Y4/Q3;;1;X29Y4/N130;X29Y4/N130/Q3;1;X29Y4/A3;X29Y4/A3/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:47.14-47.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter[4]": {
          "hide_name": 0,
          "bits": [ 9002 ] ,
          "attributes": {
            "ROUTING": "X30Y4/X05;X30Y4/X05/Q2;1;X30Y4/A2;X30Y4/A2/X05;1;X30Y3/E220;X30Y3/E220/N121;1;X30Y3/C6;X30Y3/C6/E220;1;X30Y4/SN20;X30Y4/SN20/Q2;1;X30Y3/C1;X30Y3/C1/N121;1;X30Y4/Q2;;1;X30Y4/X01;X30Y4/X01/Q2;1;X30Y4/A7;X30Y4/A7/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:47.14-47.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter[5]": {
          "hide_name": 0,
          "bits": [ 9001 ] ,
          "attributes": {
            "ROUTING": "X30Y3/X05;X30Y3/X05/Q2;1;X30Y3/A2;X30Y3/A2/X05;1;X30Y3/S100;X30Y3/S100/Q2;1;X30Y3/B1;X30Y3/B1/S100;1;X30Y3/W100;X30Y3/W100/Q2;1;X30Y3/B5;X30Y3/B5/W100;1;X30Y3/Q2;;1;X30Y3/W130;X30Y3/W130/Q2;1;X30Y3/B6;X30Y3/B6/W130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter[6]": {
          "hide_name": 0,
          "bits": [ 8999 ] ,
          "attributes": {
            "ROUTING": "X30Y3/A5;X30Y3/A5/Q5;1;X30Y3/N100;X30Y3/N100/Q5;1;X30Y3/A1;X30Y3/A1/N100;1;X30Y3/Q5;;1;X30Y3/E130;X30Y3/E130/Q5;1;X30Y3/A6;X30Y3/A6/E130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:47.14-47.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_I2[3]": {
          "hide_name": 0,
          "bits": [ 8993 ] ,
          "attributes": {
            "ROUTING": "X28Y2/F4;;1;X28Y2/E100;X28Y2/E100/F4;1;X29Y2/D5;X29Y2/D5/E101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 8989 ] ,
          "attributes": {
            "ROUTING": "X27Y4/B2;X27Y4/B2/F3;1;X27Y3/B3;X27Y3/B3/N231;1;X27Y4/F3;;1;X27Y4/N230;X27Y4/N230/F3;1;X27Y3/A6;X27Y3/A6/N231;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.flashMosi_LUT3_I1_I2_LUT2_F_I1_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 8986 ] ,
          "attributes": {
            "ROUTING": "X28Y4/B2;X28Y4/B2/W240;1;X29Y4/F2;;1;X29Y4/W100;X29Y4/W100/F2;1;X28Y4/W240;X28Y4/W240/W101;1;X27Y4/X07;X27Y4/X07/W241;1;X27Y4/B6;X27Y4/B6/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 8985 ] ,
          "attributes": {
            "ROUTING": "X27Y4/F6;;1;X27Y4/C2;X27Y4/C2/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 8983 ] ,
          "attributes": {
            "ROUTING": "X27Y4/X08;X27Y4/X08/S231;1;X27Y4/D2;X27Y4/D2/X08;1;X28Y3/F0;;1;X28Y3/W130;X28Y3/W130/F0;1;X27Y3/S230;X27Y3/S230/W131;1;X27Y4/B1;X27Y4/B1/S231;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter[23]": {
          "hide_name": 0,
          "bits": [ 8980 ] ,
          "attributes": {
            "ROUTING": "X28Y3/A3;X28Y3/A3/N130;1;X28Y2/N270;X28Y2/N270/N131;1;X28Y1/A2;X28Y1/A2/N271;1;X28Y1/A5;X28Y1/A5/N231;1;X28Y3/E130;X28Y3/E130/Q4;1;X28Y3/A7;X28Y3/A7/E130;1;X28Y2/B2;X28Y2/B2/N131;1;X28Y3/Q4;;1;X28Y3/N130;X28Y3/N130/Q4;1;X28Y2/N230;X28Y2/N230/N131;1;X28Y1/B3;X28Y1/B3/N231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 8978 ] ,
          "attributes": {
            "ROUTING": "X28Y3/F3;;1;X28Y3/B0;X28Y3/B0/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_I2_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 8976 ] ,
          "attributes": {
            "ROUTING": "X29Y2/F5;;1;X29Y2/W250;X29Y2/W250/F5;1;X28Y2/X04;X28Y2/X04/W251;1;X28Y2/D5;X28Y2/D5/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_I2_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 8975 ] ,
          "attributes": {
            "ROUTING": "X28Y2/S270;X28Y2/S270/S131;1;X28Y3/X04;X28Y3/X04/S271;1;X28Y3/C3;X28Y3/C3/X04;1;X28Y1/F0;;1;X28Y1/S130;X28Y1/S130/F0;1;X28Y2/C5;X28Y2/C5/S131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT2_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 8974 ] ,
          "attributes": {
            "ROUTING": "X28Y2/F5;;1;X28Y2/E130;X28Y2/E130/F5;1;X29Y2/S270;X29Y2/S270/E131;1;X29Y3/X04;X29Y3/X04/S271;1;X29Y3/C2;X29Y3/C2/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_I2[1]": {
          "hide_name": 0,
          "bits": [ 8972 ] ,
          "attributes": {
            "ROUTING": "X28Y2/F2;;1;X28Y2/EW20;X28Y2/EW20/F2;1;X29Y2/S260;X29Y2/S260/E121;1;X29Y3/X05;X29Y3/X05/S261;1;X29Y3/B1;X29Y3/B1/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT2_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 8971 ] ,
          "attributes": {
            "ROUTING": "X29Y3/F1;;1;X29Y3/B2;X29Y3/B2/F1;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter[28]": {
          "hide_name": 0,
          "bits": [ 8969 ] ,
          "attributes": {
            "ROUTING": "X30Y1/X02;X30Y1/X02/Q1;1;X30Y1/D7;X30Y1/D7/X02;1;X30Y1/N100;X30Y1/N100/Q1;1;X30Y1/A1;X30Y1/A1/N100;1;X30Y1/C5;X30Y1/C5/X06;1;X30Y1/Q1;;1;X30Y1/X06;X30Y1/X06/Q1;1;X30Y1/A6;X30Y1/A6/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter[29]": {
          "hide_name": 0,
          "bits": [ 8966 ] ,
          "attributes": {
            "ROUTING": "X30Y1/B5;X30Y1/B5/W100;1;X30Y1/N130;X30Y1/N130/Q3;1;X30Y1/A3;X30Y1/A3/N130;1;X30Y1/S230;X30Y1/S230/Q3;1;X30Y1/C7;X30Y1/C7/S230;1;X30Y1/Q3;;1;X30Y1/W100;X30Y1/W100/Q3;1;X30Y1/B4;X30Y1/B4/W100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter[24]": {
          "hide_name": 0,
          "bits": [ 8962 ] ,
          "attributes": {
            "ROUTING": "X28Y1/E210;X28Y1/E210/Q1;1;X28Y1/A1;X28Y1/A1/E210;1;X28Y1/N210;X28Y1/N210/Q1;1;X28Y1/A3;X28Y1/A3/N210;1;X28Y1/Q1;;1;X28Y1/E100;X28Y1/E100/Q1;1;X29Y1/D0;X29Y1/D0/E101;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter[25]": {
          "hide_name": 0,
          "bits": [ 8960 ] ,
          "attributes": {
            "ROUTING": "X31Y1/W100;X31Y1/W100/Q0;1;X30Y1/W240;X30Y1/W240/W101;1;X29Y1/C6;X29Y1/C6/W241;1;X29Y1/X01;X29Y1/X01/W202;1;X29Y1/C0;X29Y1/C0/X01;1;X31Y1/X05;X31Y1/X05/Q0;1;X31Y1/A5;X31Y1/A5/X05;1;X31Y1/Q0;;1;X31Y1/W200;X31Y1/W200/Q0;1;X29Y1/W200;X29Y1/W200/W202;1;X29Y1/A7;X29Y1/A7/W200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter[26]": {
          "hide_name": 0,
          "bits": [ 8957 ] ,
          "attributes": {
            "ROUTING": "X29Y1/S240;X29Y1/S240/N130;1;X29Y1/B0;X29Y1/B0/S240;1;X29Y1/B4;X29Y1/B4/N240;1;X29Y1/W130;X29Y1/W130/Q1;1;X29Y1/B6;X29Y1/B6/W130;1;X29Y1/E210;X29Y1/E210/Q1;1;X29Y1/A1;X29Y1/A1/E210;1;X29Y1/Q1;;1;X29Y1/N130;X29Y1/N130/Q1;1;X29Y1/N240;X29Y1/N240/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter[27]": {
          "hide_name": 0,
          "bits": [ 8954 ] ,
          "attributes": {
            "ROUTING": "X29Y1/E100;X29Y1/E100/Q4;1;X29Y1/A4;X29Y1/A4/E100;1;X29Y1/A0;X29Y1/A0/X03;1;X29Y1/Q4;;1;X29Y1/X03;X29Y1/X03/Q4;1;X29Y1/A6;X29Y1/A6/X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT2_F_1_I1_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8951 ] ,
          "attributes": {
            "ROUTING": "X30Y1/F7;;1;X30Y1/EW10;X30Y1/EW10/F7;1;X29Y1/B5;X29Y1/B5/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT2_F_1_I1_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8950 ] ,
          "attributes": {
            "ROUTING": "X29Y1/F0;;1;X29Y1/S200;X29Y1/S200/F0;1;X29Y1/A5;X29Y1/A5/S200;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT2_F_1_I1[0]": {
          "hide_name": 0,
          "bits": [ 8948 ] ,
          "attributes": {
            "ROUTING": "X29Y3/A2;X29Y3/A2/X07;1;X29Y1/F5;;1;X29Y1/SN20;X29Y1/SN20/F5;1;X29Y2/S220;X29Y2/S220/S121;1;X29Y3/X07;X29Y3/X07/S221;1;X29Y3/B7;X29Y3/B7/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 8947 ] ,
          "attributes": {
            "ROUTING": "X29Y3/F7;;1;X29Y3/W100;X29Y3/W100/F7;1;X28Y3/C0;X28Y3/C0/W101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F[0]": {
          "hide_name": 0,
          "bits": [ 8945 ] ,
          "attributes": {
            "ROUTING": "X28Y3/F2;;1;X28Y3/N100;X28Y3/N100/F2;1;X28Y3/A0;X28Y3/A0/N100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 8943 ] ,
          "attributes": {
            "ROUTING": "X28Y2/E250;X28Y2/E250/E242;1;X28Y2/B5;X28Y2/B5/E250;1;X26Y2/F4;;1;X26Y2/E240;X26Y2/E240/F4;1;X28Y2/C1;X28Y2/C1/E242;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 8941 ] ,
          "attributes": {
            "ROUTING": "X28Y2/F1;;1;X28Y2/SN20;X28Y2/SN20/F1;1;X28Y3/D0;X28Y3/D0/S121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 8939 ] ,
          "attributes": {
            "ROUTING": "X28Y2/S230;X28Y2/S230/E131;1;X28Y2/C6;X28Y2/C6/S230;1;X27Y2/F7;;1;X27Y2/E130;X27Y2/E130/F7;1;X27Y2/E260;X27Y2/E260/E130;1;X29Y2/C5;X29Y2/C5/E262;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 8937 ] ,
          "attributes": {
            "ROUTING": "X28Y2/F6;;1;X28Y2/S260;X28Y2/S260/F6;1;X28Y2/D1;X28Y2/D1/S260;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 8935 ] ,
          "attributes": {
            "ROUTING": "X29Y2/W130;X29Y2/W130/F4;1;X28Y2/A5;X28Y2/A5/W131;1;X29Y2/F4;;1;X29Y2/EW10;X29Y2/EW10/F4;1;X28Y2/B3;X28Y2/B3/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 8933 ] ,
          "attributes": {
            "ROUTING": "X28Y2/F3;;1;X28Y2/S130;X28Y2/S130/F3;1;X28Y2/D6;X28Y2/D6/S130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2[3]": {
          "hide_name": 0,
          "bits": [ 8930 ] ,
          "attributes": {
            "ROUTING": "X29Y3/N260;X29Y3/N260/N121;1;X29Y3/D5;X29Y3/D5/N260;1;X29Y4/SN20;X29Y4/SN20/F7;1;X29Y3/C1;X29Y3/C1/N121;1;X29Y4/F7;;1;X29Y4/A2;X29Y4/A2/F7;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2[2]": {
          "hide_name": 0,
          "bits": [ 8928 ] ,
          "attributes": {
            "ROUTING": "X29Y3/X03;X29Y3/X03/W261;1;X29Y3/A1;X29Y3/A1/X03;1;X30Y3/F6;;1;X30Y3/W260;X30Y3/W260/F6;1;X29Y3/C5;X29Y3/C5/W261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_I2_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 8926 ] ,
          "attributes": {
            "ROUTING": "X29Y3/F5;;1;X29Y3/SN20;X29Y3/SN20/F5;1;X29Y2/W260;X29Y2/W260/N121;1;X28Y2/C3;X28Y2/C3/W261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 8922 ] ,
          "attributes": {
            "ROUTING": "X27Y2/F1;;1;X27Y2/N130;X27Y2/N130/F1;1;X27Y2/C6;X27Y2/C6/N130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8920 ] ,
          "attributes": {
            "ROUTING": "X29Y2/X04;X29Y2/X04/F7;1;X29Y2/C2;X29Y2/C2/X04;1;X29Y2/F7;;1;X29Y2/SN10;X29Y2/SN10/F7;1;X29Y3/E250;X29Y3/E250/S111;1;X29Y3/B5;X29Y3/B5/E250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_30_D_LUT3_F_I1_LUT2_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 8917 ] ,
          "attributes": {
            "ROUTING": "X30Y3/F1;;1;X30Y3/SN10;X30Y3/SN10/F1;1;X30Y4/D6;X30Y4/D6/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_30_D_LUT3_F_I1_LUT2_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 8916 ] ,
          "attributes": {
            "ROUTING": "X29Y4/E210;X29Y4/E210/F1;1;X30Y4/X06;X30Y4/X06/E211;1;X30Y4/C6;X30Y4/C6/X06;1;X29Y4/F1;;1;X29Y4/X06;X29Y4/X06/F1;1;X29Y4/A6;X29Y4/A6/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter[2]": {
          "hide_name": 0,
          "bits": [ 8914 ] ,
          "attributes": {
            "ROUTING": "X29Y4/E250;X29Y4/E250/Q5;1;X30Y4/A0;X30Y4/A0/E251;1;X29Y4/A5;X29Y4/A5/Q5;1;X29Y4/N250;X29Y4/N250/Q5;1;X29Y4/B7;X29Y4/B7/N250;1;X29Y4/Q5;;1;X29Y4/E130;X29Y4/E130/Q5;1;X30Y4/B6;X30Y4/B6/E131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter[3]": {
          "hide_name": 0,
          "bits": [ 8911 ] ,
          "attributes": {
            "ROUTING": "X30Y4/W130;X30Y4/W130/Q4;1;X29Y4/A7;X29Y4/A7/W131;1;X30Y4/S100;X30Y4/S100/Q4;1;X30Y4/S210;X30Y4/S210/S100;1;X30Y4/A6;X30Y4/A6/S210;1;X30Y4/W240;X30Y4/W240/Q4;1;X30Y4/B2;X30Y4/B2/W240;1;X30Y4/B7;X30Y4/B7/X07;1;X30Y4/Q4;;1;X30Y4/X07;X30Y4/X07/Q4;1;X30Y4/A3;X30Y4/A3/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8906 ] ,
          "attributes": {
            "ROUTING": "X30Y3/F7;;1;X30Y3/S130;X30Y3/S130/F7;1;X30Y3/B3;X30Y3/B3/S130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8905 ] ,
          "attributes": {
            "ROUTING": "X30Y3/F4;;1;X30Y3/X07;X30Y3/X07/F4;1;X30Y3/A3;X30Y3/A3/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_25_D": {
          "hide_name": 0,
          "bits": [ 8903 ] ,
          "attributes": {
            "ROUTING": "X30Y3/F3;;1;X30Y3/XD3;X30Y3/XD3/F3;1"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8900 ] ,
          "attributes": {
            "ROUTING": "X30Y4/N830;X30Y4/N830/F6;1;X30Y3/E250;X30Y3/E250/S838;1;X30Y3/B4;X30Y3/B4/E250;1;X30Y4/W260;X30Y4/W260/F6;1;X29Y4/N260;X29Y4/N260/W261;1;X29Y2/X03;X29Y2/X03/N262;1;X29Y2/D2;X29Y2/D2/X03;1;X30Y4/F6;;1;X30Y4/N130;X30Y4/N130/F6;1;X30Y3/N270;X30Y3/N270/N131;1;X30Y2/B5;X30Y2/B5/N271;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter[7]": {
          "hide_name": 0,
          "bits": [ 8899 ] ,
          "attributes": {
            "ROUTING": "X30Y3/SN20;X30Y3/SN20/Q3;1;X30Y2/A5;X30Y2/A5/N121;1;X29Y2/B2;X29Y2/B2/W231;1;X30Y3/N130;X30Y3/N130/Q3;1;X30Y2/W230;X30Y2/W230/N131;1;X29Y2/B4;X29Y2/B4/W231;1;X30Y3/X06;X30Y3/X06/Q3;1;X30Y3/A7;X30Y3/A7/X06;1;X30Y3/Q3;;1;X30Y3/E100;X30Y3/E100/Q3;1;X30Y3/A4;X30Y3/A4/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter_DFF_Q_24_D_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 8896 ] ,
          "attributes": {
            "ROUTING": "X30Y2/E100;X30Y2/E100/F5;1;X30Y2/W220;X30Y2/W220/E100;1;X30Y2/C3;X30Y2/C3/W220;1;X30Y2/F5;;1;X30Y2/S100;X30Y2/S100/F5;1;X30Y2/B0;X30Y2/B0/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter[8]": {
          "hide_name": 0,
          "bits": [ 8892 ] ,
          "attributes": {
            "ROUTING": "X29Y2/A2;X29Y2/A2/W131;1;X29Y2/S230;X29Y2/S230/W131;1;X29Y3/A5;X29Y3/A5/S231;1;X30Y2/X02;X30Y2/X02/Q3;1;X30Y2/A0;X30Y2/A0/X02;1;X30Y2/W130;X30Y2/W130/Q3;1;X29Y2/A4;X29Y2/A4/W131;1;X30Y2/N130;X30Y2/N130/Q3;1;X30Y2/A3;X30Y2/A3/N130;1;X30Y2/Q3;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter_DFF_Q_24_D": {
          "hide_name": 0,
          "bits": [ 8890 ] ,
          "attributes": {
            "ROUTING": "X30Y2/F3;;1;X30Y2/XD3;X30Y2/XD3/F3;1"
          }
        },
        "externalFlash.counter_DFF_Q_23_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 8886 ] ,
          "attributes": {
            "ROUTING": "X30Y2/F7;;1;X30Y2/X04;X30Y2/X04/F7;1;X30Y2/C2;X30Y2/C2/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_23_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8885 ] ,
          "attributes": {
            "ROUTING": "X30Y2/F1;;1;X30Y2/N210;X30Y2/N210/F1;1;X30Y2/A2;X30Y2/A2/N210;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_23_D": {
          "hide_name": 0,
          "bits": [ 8883 ] ,
          "attributes": {
            "ROUTING": "X30Y2/F2;;1;X30Y2/D4;X30Y2/D4/F2;1;X30Y2/XD4;X30Y2/XD4/D4;1"
          }
        },
        "externalFlash.counter_DFF_Q_23_D_LUT4_F_I0_LUT2_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 8881 ] ,
          "attributes": {
            "ROUTING": "X30Y2/W200;X30Y2/W200/F0;1;X29Y2/X01;X29Y2/X01/W201;1;X29Y2/C0;X29Y2/C0/X01;1;X30Y2/F0;;1;X30Y2/X05;X30Y2/X05/F0;1;X30Y2/B7;X30Y2/B7/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter[9]": {
          "hide_name": 0,
          "bits": [ 8879 ] ,
          "attributes": {
            "ROUTING": "X29Y2/B0;X29Y2/B0/W111;1;X30Y2/EW10;X30Y2/EW10/Q4;1;X29Y2/B7;X29Y2/B7/W111;1;X30Y2/E130;X30Y2/E130/Q4;1;X30Y2/A7;X30Y2/A7/E130;1;X30Y2/W100;X30Y2/W100/Q4;1;X29Y2/N240;X29Y2/N240/W101;1;X29Y2/B5;X29Y2/B5/N240;1;X30Y2/Q4;;1;X30Y2/N100;X30Y2/N100/Q4;1;X30Y2/A1;X30Y2/A1/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter_DFF_Q_22_D_LUT4_F_I3_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8876 ] ,
          "attributes": {
            "ROUTING": "X29Y2/F0;;1;X29Y2/SN20;X29Y2/SN20/F0;1;X29Y1/C3;X29Y1/C3/N121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_22_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8874 ] ,
          "attributes": {
            "ROUTING": "X29Y1/F3;;1;X29Y1/X06;X29Y1/X06/F3;1;X29Y1/D2;X29Y1/D2/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter[10]": {
          "hide_name": 0,
          "bits": [ 8870 ] ,
          "attributes": {
            "ROUTING": "X29Y1/S130;X29Y1/S130/Q2;1;X29Y2/A0;X29Y2/A0/S131;1;X29Y1/X05;X29Y1/X05/Q2;1;X29Y1/A2;X29Y1/A2/X05;1;X29Y2/A7;X29Y2/A7/S231;1;X29Y1/Q2;;1;X29Y1/W100;X29Y1/W100/Q2;1;X29Y1/S230;X29Y1/S230/W100;1;X29Y2/A5;X29Y2/A5/S231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter_DFF_Q_22_D": {
          "hide_name": 0,
          "bits": [ 8868 ] ,
          "attributes": {
            "ROUTING": "X29Y1/F2;;1;X29Y1/XD2;X29Y1/XD2/F2;1"
          }
        },
        "externalFlash.counter_DFF_Q_21_D": {
          "hide_name": 0,
          "bits": [ 8865 ] ,
          "attributes": {
            "ROUTING": "X27Y2/F0;;1;X27Y2/D5;X27Y2/D5/F0;1;X27Y2/XD5;X27Y2/XD5/D5;1"
          }
        },
        "externalFlash.counter_DFF_Q_20_D_LUT4_F_I3_LUT4_F_I2_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8862 ] ,
          "attributes": {
            "ROUTING": "X27Y1/F0;;1;X27Y1/X01;X27Y1/X01/F0;1;X27Y1/B3;X27Y1/B3/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_20_D_LUT4_F_I3_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8860 ] ,
          "attributes": {
            "ROUTING": "X27Y1/F3;;1;X27Y1/E230;X27Y1/E230/F3;1;X27Y1/C4;X27Y1/C4/E230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_20_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8858 ] ,
          "attributes": {
            "ROUTING": "X27Y1/F4;;1;X27Y1/W130;X27Y1/W130/F4;1;X27Y1/W270;X27Y1/W270/W130;1;X27Y1/D5;X27Y1/D5/W270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_20_D": {
          "hide_name": 0,
          "bits": [ 8856 ] ,
          "attributes": {
            "ROUTING": "X27Y1/F5;;1;X27Y1/XD5;X27Y1/XD5/F5;1"
          }
        },
        "externalFlash.counter[30]": {
          "hide_name": 0,
          "bits": [ 8853 ] ,
          "attributes": {
            "ROUTING": "X30Y1/A4;X30Y1/A4/X07;1;X30Y1/B7;X30Y1/B7/X07;1;X30Y1/Q4;;1;X30Y1/X07;X30Y1/X07/Q4;1;X30Y1/A5;X30Y1/A5/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8851 ] ,
          "attributes": {
            "ROUTING": "X30Y1/F4;;1;X30Y1/XD4;X30Y1/XD4/F4;1"
          }
        },
        "externalFlash.counter_DFF_Q_4_D_LUT3_F_I1_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 8849 ] ,
          "attributes": {
            "ROUTING": "X30Y1/X04;X30Y1/X04/F5;1;X30Y1/C0;X30Y1/C0/X04;1;X30Y1/F5;;1;X30Y1/X08;X30Y1/X08/F5;1;X30Y1/D2;X30Y1/D2/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT4_F_I0_LUT2_F_I1_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 8847 ] ,
          "attributes": {
            "ROUTING": "X28Y2/N800;X28Y2/N800/W101;1;X28Y1/W230;X28Y1/W230/S804;1;X27Y1/B0;X27Y1/B0/W231;1;X28Y2/W220;X28Y2/W220/W121;1;X27Y2/D6;X27Y2/D6/W221;1;X29Y2/EW20;X29Y2/EW20/F2;1;X28Y2/D7;X28Y2/D7/W121;1;X29Y2/F2;;1;X29Y2/W100;X29Y2/W100/F2;1;X28Y2/W240;X28Y2/W240/W101;1;X27Y2/C0;X27Y2/C0/W241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter[11]": {
          "hide_name": 0,
          "bits": [ 8845 ] ,
          "attributes": {
            "ROUTING": "X27Y1/N200;X27Y1/N200/N101;1;X27Y1/A0;X27Y1/A0/N200;1;X28Y2/N250;X28Y2/N250/E251;1;X28Y2/B7;X28Y2/B7/N250;1;X27Y2/E100;X27Y2/E100/Q5;1;X28Y2/D4;X28Y2/D4/E101;1;X27Y2/E250;X27Y2/E250/Q5;1;X28Y2/A3;X28Y2/A3/E251;1;X27Y2/X08;X27Y2/X08/Q5;1;X27Y2/B6;X27Y2/B6/X08;1;X27Y2/Q5;;1;X27Y2/N100;X27Y2/N100/Q5;1;X27Y2/A0;X27Y2/A0/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter[12]": {
          "hide_name": 0,
          "bits": [ 8840 ] ,
          "attributes": {
            "ROUTING": "X28Y2/X07;X28Y2/X07/E241;1;X28Y2/B6;X28Y2/B6/X07;1;X27Y1/N130;X27Y1/N130/Q5;1;X27Y1/A3;X27Y1/A3/N130;1;X28Y2/C4;X28Y2/C4/E241;1;X27Y2/E240;X27Y2/E240/S101;1;X28Y2/X03;X28Y2/X03/E241;1;X28Y2/A7;X28Y2/A7/X03;1;X27Y1/S100;X27Y1/S100/Q5;1;X27Y2/A6;X27Y2/A6/S101;1;X27Y1/Q5;;1;X27Y1/A5;X27Y1/A5/Q5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter_DFF_Q_19_D": {
          "hide_name": 0,
          "bits": [ 8836 ] ,
          "attributes": {
            "ROUTING": "X27Y2/F2;;1;X27Y2/XD2;X27Y2/XD2/F2;1"
          }
        },
        "externalFlash.counter_DFF_Q_19_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8834 ] ,
          "attributes": {
            "ROUTING": "X28Y2/EW10;X28Y2/EW10/F7;1;X27Y2/B2;X27Y2/B2/W111;1;X28Y2/F7;;1;X28Y2/W100;X28Y2/W100/F7;1;X27Y2/C3;X27Y2/C3/W101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter[13]": {
          "hide_name": 0,
          "bits": [ 8833 ] ,
          "attributes": {
            "ROUTING": "X27Y2/A2;X27Y2/A2/X05;1;X27Y2/B1;X27Y2/B1/X05;1;X27Y2/X05;X27Y2/X05/Q2;1;X27Y2/B7;X27Y2/B7/X05;1;X27Y2/Q2;;1;X27Y2/S130;X27Y2/S130/Q2;1;X27Y2/B3;X27Y2/B3/S130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter[14]": {
          "hide_name": 0,
          "bits": [ 8830 ] ,
          "attributes": {
            "ROUTING": "X27Y2/S100;X27Y2/S100/Q3;1;X27Y2/S210;X27Y2/S210/S100;1;X27Y2/A7;X27Y2/A7/S210;1;X27Y2/A3;X27Y2/A3/X02;1;X27Y2/Q3;;1;X27Y2/X02;X27Y2/X02/Q3;1;X27Y2/A1;X27Y2/A1/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter_DFF_Q_18_D": {
          "hide_name": 0,
          "bits": [ 8828 ] ,
          "attributes": {
            "ROUTING": "X27Y2/F3;;1;X27Y2/XD3;X27Y2/XD3/F3;1"
          }
        },
        "externalFlash.counter_DFF_Q_17_D_LUT4_F_I3_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8825 ] ,
          "attributes": {
            "ROUTING": "X29Y2/F6;;1;X29Y2/C1;X29Y2/C1/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_17_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8823 ] ,
          "attributes": {
            "ROUTING": "X29Y2/F1;;1;X29Y2/E130;X29Y2/E130/F1;1;X29Y2/E260;X29Y2/E260/E130;1;X29Y2/D3;X29Y2/D3/E260;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_17_D": {
          "hide_name": 0,
          "bits": [ 8821 ] ,
          "attributes": {
            "ROUTING": "X29Y2/F3;;1;X29Y2/XD3;X29Y2/XD3/F3;1"
          }
        },
        "externalFlash.counter_DFF_Q_16_D_LUT4_F_I2_LUT2_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 8817 ] ,
          "attributes": {
            "ROUTING": "X26Y2/S230;X26Y2/S230/F3;1;X26Y2/C6;X26Y2/C6/S230;1;X26Y2/F3;;1;X26Y2/N100;X26Y2/N100/F3;1;X26Y2/C5;X26Y2/C5/N100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter[15]": {
          "hide_name": 0,
          "bits": [ 8813 ] ,
          "attributes": {
            "ROUTING": "X26Y2/B1;X26Y2/B1/X07;1;X27Y2/W230;X27Y2/W230/W232;1;X26Y2/B5;X26Y2/B5/W231;1;X26Y2/X07;X26Y2/X07/W261;1;X26Y2/B6;X26Y2/B6/X07;1;X29Y2/A3;X29Y2/A3/X02;1;X29Y2/W230;X29Y2/W230/Q3;1;X28Y2/B4;X28Y2/B4/W231;1;X29Y2/X06;X29Y2/X06/Q3;1;X29Y2/A6;X29Y2/A6/X06;1;X27Y2/W260;X27Y2/W260/W232;1;X29Y2/Q3;;1;X29Y2/X02;X29Y2/X02/Q3;1;X28Y2/X06;X28Y2/X06/W231;1;X28Y2/A6;X28Y2/A6/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter_DFF_Q_16_D_LUT4_F_I2_LUT2_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 8811 ] ,
          "attributes": {
            "ROUTING": "X26Y2/D5;X26Y2/D5/W121;1;X28Y2/E260;X28Y2/E260/E121;1;X29Y2/X07;X29Y2/X07/E261;1;X29Y2/B6;X29Y2/B6/X07;1;X27Y2/W130;X27Y2/W130/F6;1;X26Y2/A1;X26Y2/A1/W131;1;X27Y2/F6;;1;X27Y2/EW20;X27Y2/EW20/F6;1;X26Y2/D6;X26Y2/D6/W121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_16_D": {
          "hide_name": 0,
          "bits": [ 8808 ] ,
          "attributes": {
            "ROUTING": "X26Y1/F4;;1;X26Y1/C3;X26Y1/C3/F4;1;X26Y1/XD3;X26Y1/XD3/C3;1"
          }
        },
        "externalFlash.counter_DFF_Q_16_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8806 ] ,
          "attributes": {
            "ROUTING": "X26Y1/C6;X26Y1/C6/N111;1;X26Y2/F1;;1;X26Y2/SN10;X26Y2/SN10/F1;1;X26Y1/C4;X26Y1/C4/N111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter[16]": {
          "hide_name": 0,
          "bits": [ 8805 ] ,
          "attributes": {
            "ROUTING": "X26Y1/A4;X26Y1/A4/X06;1;X26Y2/B4;X26Y2/B4/S121;1;X26Y1/SN20;X26Y1/SN20/Q3;1;X26Y2/W220;X26Y2/W220/S121;1;X26Y2/C3;X26Y2/C3/W220;1;X26Y1/Q3;;1;X26Y1/X06;X26Y1/X06/Q3;1;X26Y1/A6;X26Y1/A6/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter_DFF_Q_15_D": {
          "hide_name": 0,
          "bits": [ 8801 ] ,
          "attributes": {
            "ROUTING": "X26Y1/F1;;1;X26Y1/XD1;X26Y1/XD1/F1;1"
          }
        },
        "externalFlash.counter_DFF_Q_15_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8799 ] ,
          "attributes": {
            "ROUTING": "X26Y1/X07;X26Y1/X07/F6;1;X26Y1/B1;X26Y1/B1/X07;1;X26Y1/F6;;1;X26Y1/S260;X26Y1/S260/F6;1;X26Y2/C2;X26Y2/C2/S261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter[17]": {
          "hide_name": 0,
          "bits": [ 8798 ] ,
          "attributes": {
            "ROUTING": "X26Y2/B2;X26Y2/B2/S111;1;X26Y1/E210;X26Y1/E210/Q1;1;X26Y1/A1;X26Y1/A1/E210;1;X26Y1/S100;X26Y1/S100/Q1;1;X26Y2/A4;X26Y2/A4/S101;1;X26Y1/Q1;;1;X26Y1/SN10;X26Y1/SN10/Q1;1;X26Y2/B3;X26Y2/B3/S111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter[18]": {
          "hide_name": 0,
          "bits": [ 8794 ] ,
          "attributes": {
            "ROUTING": "X26Y2/A2;X26Y2/A2/X05;1;X26Y2/X05;X26Y2/X05/Q2;1;X26Y2/A3;X26Y2/A3/X05;1;X28Y2/B1;X28Y2/B1/X05;1;X26Y2/Q2;;1;X26Y2/E100;X26Y2/E100/Q2;1;X27Y2/E200;X27Y2/E200/E101;1;X28Y2/X05;X28Y2/X05/E201;1;X28Y2/A4;X28Y2/A4/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter_DFF_Q_14_D": {
          "hide_name": 0,
          "bits": [ 8792 ] ,
          "attributes": {
            "ROUTING": "X26Y2/F2;;1;X26Y2/XD2;X26Y2/XD2/F2;1"
          }
        },
        "externalFlash.counter_DFF_Q_23_D_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 8789 ] ,
          "attributes": {
            "ROUTING": "X29Y3/W200;X29Y3/W200/F0;1;X27Y3/N200;X27Y3/N200/W202;1;X27Y2/X07;X27Y2/X07/N201;1;X27Y2/D4;X27Y2/D4/X07;1;X30Y3/N200;X30Y3/N200/E101;1;X30Y2/D2;X30Y2/D2/N201;1;X29Y3/F0;;1;X29Y3/E100;X29Y3/E100/F0;1;X30Y3/D3;X30Y3/D3/E101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_9_D_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 8787 ] ,
          "attributes": {
            "ROUTING": "X26Y2/F5;;1;X26Y2/EW20;X26Y2/EW20/F5;1;X27Y2/C4;X27Y2/C4/E121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_23_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8785 ] ,
          "attributes": {
            "ROUTING": "X30Y2/S260;X30Y2/S260/F6;1;X30Y3/C3;X30Y3/C3/S261;1;X30Y2/S130;X30Y2/S130/F6;1;X30Y2/B2;X30Y2/B2/S130;1;X30Y2/F6;;1;X30Y2/EW20;X30Y2/EW20/F6;1;X29Y2/W220;X29Y2/W220/W121;1;X27Y2/X01;X27Y2/X01/W222;1;X27Y2/B4;X27Y2/B4/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_9_D_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 8783 ] ,
          "attributes": {
            "ROUTING": "X26Y2/F0;;1;X26Y2/EW10;X26Y2/EW10/F0;1;X27Y2/A4;X27Y2/A4/E111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter[19]": {
          "hide_name": 0,
          "bits": [ 8780 ] ,
          "attributes": {
            "ROUTING": "X27Y2/SN20;X27Y2/SN20/Q4;1;X27Y3/E220;X27Y3/E220/S121;1;X28Y3/N220;X28Y3/N220/E221;1;X28Y2/D2;X28Y2/D2/N221;1;X26Y2/A5;X26Y2/A5/W210;1;X26Y2/A6;X26Y2/A6/X03;1;X26Y2/W210;X26Y2/W210/W111;1;X27Y2/W240;X27Y2/W240/Q4;1;X26Y2/X03;X26Y2/X03/W241;1;X26Y2/A0;X26Y2/A0/X03;1;X27Y2/Q4;;1;X27Y2/EW10;X27Y2/EW10/Q4;1;X28Y2/A1;X28Y2/A1/E111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter_DFF_Q_13_D": {
          "hide_name": 0,
          "bits": [ 8778 ] ,
          "attributes": {
            "ROUTING": "X27Y2/F4;;1;X27Y2/XD4;X27Y2/XD4/F4;1"
          }
        },
        "externalFlash.counter_DFF_Q_12_D_LUT4_F_I3_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 8771 ] ,
          "attributes": {
            "ROUTING": "X27Y4/N100;X27Y4/N100/F1;1;X27Y3/B6;X27Y3/B6/N101;1;X29Y3/X02;X29Y3/X02/E232;1;X29Y3/C0;X29Y3/C0/X02;1;X27Y4/E100;X27Y4/E100/F1;1;X28Y4/E200;X28Y4/E200/E101;1;X29Y4/D0;X29Y4/D0/E201;1;X29Y1/X08;X29Y1/X08/N232;1;X29Y1/D3;X29Y1/D3/X08;1;X29Y3/N230;X29Y3/N230/E232;1;X29Y2/X08;X29Y2/X08/N231;1;X29Y2/D1;X29Y2/D1/X08;1;X27Y1/D7;X27Y1/D7/X02;1;X27Y3/E230;X27Y3/E230/N131;1;X28Y3/X02;X28Y3/X02/E231;1;X28Y3/D6;X28Y3/D6/X02;1;X27Y4/F1;;1;X27Y4/N130;X27Y4/N130/F1;1;X27Y3/N230;X27Y3/N230/N131;1;X27Y1/X02;X27Y1/X02/N232;1;X27Y1/D4;X27Y1/D4/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_12_D_LUT4_F_I3_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8769 ] ,
          "attributes": {
            "ROUTING": "X27Y1/F1;;1;X27Y1/X06;X27Y1/X06/F1;1;X27Y1/C7;X27Y1/C7/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_12_D_LUT4_F_I3_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 8763 ] ,
          "attributes": {
            "ROUTING": "X29Y1/B3;X29Y1/B3/N212;1;X29Y5/N210;X29Y5/N210/N111;1;X29Y3/N210;X29Y3/N210/N212;1;X29Y2/B1;X29Y2/B1/N211;1;X29Y3/B0;X29Y3/B0/W250;1;X27Y0/N200;X27Y0/N200/W201;1;X27Y1/X03;X27Y1/X03/S202;1;X27Y1/B4;X27Y1/B4/X03;1;X28Y0/W200;X28Y0/W200/N804;1;X27Y0/S200;X27Y0/S200/W201;1;X27Y1/X07;X27Y1/X07/S201;1;X27Y1/B7;X27Y1/B7/X07;1;X29Y6/EW20;X29Y6/EW20/F2;1;X30Y6/C0;X30Y6/C0/E121;1;X27Y5/W210;X27Y5/W210/W212;1;X26Y5/X02;X26Y5/X02/W211;1;X26Y5/C3;X26Y5/C3/X02;1;X28Y3/X08;X28Y3/X08/N212;1;X28Y3/B6;X28Y3/B6/X08;1;X28Y4/X02;X28Y4/X02/N232;1;X28Y4/A2;X28Y4/A2/X02;1;X26Y3/B2;X26Y3/B2/W232;1;X28Y5/N210;X28Y5/N210/W211;1;X28Y4/A7;X28Y4/A7/N211;1;X29Y3/W250;X29Y3/W250/N252;1;X27Y3/W250;X27Y3/W250/W252;1;X27Y3/B1;X27Y3/B1/W250;1;X29Y5/W210;X29Y5/W210/N111;1;X27Y5/N210;X27Y5/N210/W212;1;X27Y4/A6;X27Y4/A6/N211;1;X29Y5/C5;X29Y5/C5/N111;1;X26Y3/X02;X26Y3/X02/W232;1;X26Y3/C0;X26Y3/C0/X02;1;X29Y6/SN10;X29Y6/SN10/F2;1;X29Y5/N250;X29Y5/N250/N111;1;X29Y4/B4;X29Y4/B4/N251;1;X26Y3/B7;X26Y3/B7/W232;1;X29Y6/F2;;1;X29Y6/W130;X29Y6/W130/F2;1;X28Y6/N230;X28Y6/N230/W131;1;X28Y4/N800;X28Y4/N800/N232;1;X28Y3/W230;X28Y3/W230/S808;1;X27Y3/B2;X27Y3/B2/W231;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_12_D_LUT4_F_I3_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 8757 ] ,
          "attributes": {
            "ROUTING": "X29Y3/N270;X29Y3/N270/E271;1;X29Y2/A1;X29Y2/A1/N271;1;X27Y3/A3;X27Y3/A3/N111;1;X27Y1/A7;X27Y1/A7/N212;1;X27Y4/SN10;X27Y4/SN10/F0;1;X27Y3/N210;X27Y3/N210/N111;1;X27Y1/A4;X27Y1/A4/N212;1;X29Y3/A0;X29Y3/A0/E271;1;X28Y3/E270;X28Y3/E270/S828;1;X28Y4/N260;X28Y4/N260/E121;1;X28Y3/X03;X28Y3/X03/N261;1;X28Y3/A6;X28Y3/A6/X03;1;X27Y4/F0;;1;X27Y4/EW20;X27Y4/EW20/F0;1;X28Y4/N820;X28Y4/N820/E121;1;X28Y0/E270;X28Y0/E270/N824;1;X29Y0/N270;X29Y0/N270/E271;1;X29Y1/A3;X29Y1/A3/S272;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_12_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8754 ] ,
          "attributes": {
            "ROUTING": "X27Y1/F7;;1;X27Y1/S130;X27Y1/S130/F7;1;X27Y1/D6;X27Y1/D6/S130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_12_D": {
          "hide_name": 0,
          "bits": [ 8752 ] ,
          "attributes": {
            "ROUTING": "X27Y1/F6;;1;X27Y1/C2;X27Y1/C2/F6;1;X27Y1/XD2;X27Y1/XD2/C2;1"
          }
        },
        "externalFlash.counter_DFF_Q_9_D_LUT4_F_I3_LUT4_F_I0_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 8750 ] ,
          "attributes": {
            "ROUTING": "X27Y1/W250;X27Y1/W250/S834;1;X27Y1/B1;X27Y1/B1/W250;1;X28Y1/X03;X28Y1/X03/E261;1;X28Y1/D2;X28Y1/D2/X03;1;X26Y2/F6;;1;X26Y2/E130;X26Y2/E130/F6;1;X27Y2/N830;X27Y2/N830/E131;1;X27Y1/E260;X27Y1/E260/S834;1;X28Y1/C7;X28Y1/C7/E261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_12_D_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 8744 ] ,
          "attributes": {
            "ROUTING": "X29Y2/N230;X29Y2/N230/E231;1;X29Y2/C3;X29Y2/C3/N230;1;X27Y1/C6;X27Y1/C6/X05;1;X28Y0/E260;X28Y0/E260/S834;1;X29Y0/N260;X29Y0/N260/E261;1;X29Y1/C2;X29Y1/C2/S262;1;X26Y1/B6;X26Y1/B6/X08;1;X26Y2/B0;X26Y2/B0/N231;1;X29Y4/C3;X29Y4/C3/E261;1;X28Y3/N230;X28Y3/N230/E131;1;X28Y2/X08;X28Y2/X08/N231;1;X28Y2/C7;X28Y2/C7/X08;1;X27Y1/C5;X27Y1/C5/X05;1;X26Y3/N230;X26Y3/N230/W231;1;X27Y3/N260;X27Y3/N260/E130;1;X27Y1/X05;X27Y1/X05/N262;1;X28Y1/X08;X28Y1/X08/N232;1;X30Y3/N230;X30Y3/N230/E232;1;X30Y2/B1;X30Y2/B1/N231;1;X28Y4/B0;X28Y4/B0/S231;1;X28Y3/S230;X28Y3/S230/E131;1;X28Y3/C7;X28Y3/C7/S230;1;X28Y2/E230;X28Y2/E230/N231;1;X26Y1/X08;X26Y1/X08/N232;1;X26Y1/B4;X26Y1/B4/X08;1;X30Y2/B6;X30Y2/B6/E232;1;X29Y3/S230;X29Y3/S230/E231;1;X29Y4/X08;X29Y4/X08/S231;1;X29Y4/B6;X29Y4/B6/X08;1;X27Y3/E130;X27Y3/E130/F3;1;X28Y3/E230;X28Y3/E230/E131;1;X30Y3/B7;X30Y3/B7/E232;1;X30Y2/B3;X30Y2/B3/E232;1;X26Y2/E230;X26Y2/E230/N231;1;X27Y2/B0;X27Y2/B0/E231;1;X27Y3/W230;X27Y3/W230/F3;1;X27Y3/F3;;1;X28Y1/B7;X28Y1/B7/X08;1;X28Y3/N830;X28Y3/N830/E131;1;X28Y4/E260;X28Y4/E260/S838;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter[20]": {
          "hide_name": 0,
          "bits": [ 8741 ] ,
          "attributes": {
            "ROUTING": "X27Y1/N100;X27Y1/N100/Q2;1;X27Y1/A1;X27Y1/A1/N100;1;X28Y1/B2;X28Y1/B2/E131;1;X27Y1/EW10;X27Y1/EW10/Q2;1;X28Y1/A7;X28Y1/A7/E111;1;X27Y1/A6;X27Y1/A6/E130;1;X27Y1/Q2;;1;X27Y1/E130;X27Y1/E130/Q2;1;X28Y1/B0;X28Y1/B0/E131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter_DFF_Q_11_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8738 ] ,
          "attributes": {
            "ROUTING": "X28Y1/W100;X28Y1/W100/F6;1;X28Y1/B5;X28Y1/B5/W100;1;X28Y1/C2;X28Y1/C2/F6;1;X28Y1/F6;;1;X28Y1/C3;X28Y1/C3/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_11_D": {
          "hide_name": 0,
          "bits": [ 8735 ] ,
          "attributes": {
            "ROUTING": "X29Y3/F3;;1;X29Y3/B4;X29Y3/B4/F3;1;X29Y3/XD4;X29Y3/XD4/B4;1"
          }
        },
        "externalFlash.counter_DFF_Q_15_D_LUT3_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8726 ] ,
          "attributes": {
            "ROUTING": "X29Y2/E240;X29Y2/E240/N241;1;X30Y2/X03;X30Y2/X03/E241;1;X30Y2/D3;X30Y2/D3/X03;1;X28Y4/D0;X28Y4/D0/W121;1;X27Y2/W210;X27Y2/W210/W202;1;X26Y2/X06;X26Y2/X06/W211;1;X26Y2/D2;X26Y2/D2/X06;1;X30Y1/C2;X30Y1/C2/X01;1;X29Y4/EW20;X29Y4/EW20/F0;1;X30Y4/C3;X30Y4/C3/E121;1;X31Y1/E230;X31Y1/E230/E232;1;X31Y1/C5;X31Y1/C5/E230;1;X29Y4/D3;X29Y4/D3/F0;1;X29Y2/W200;X29Y2/W200/N202;1;X28Y2/D0;X28Y2/D0/W201;1;X30Y1/B3;X30Y1/B3/E231;1;X28Y2/W210;X28Y2/W210/N211;1;X27Y2/X06;X27Y2/X06/W211;1;X27Y2/D0;X27Y2/D0/X06;1;X27Y2/X03;X27Y2/X03/W242;1;X27Y2/D3;X27Y2/D3/X03;1;X29Y4/E200;X29Y4/E200/F0;1;X30Y4/D2;X30Y4/D2/E201;1;X29Y1/W230;X29Y1/W230/S804;1;X29Y1/C1;X29Y1/C1/W230;1;X28Y3/N210;X28Y3/N210/S818;1;X28Y1/X02;X28Y1/X02/N212;1;X28Y1/C1;X28Y1/C1/X02;1;X29Y2/N200;X29Y2/N200/N202;1;X29Y1/X07;X29Y1/X07/N201;1;X29Y1/D4;X29Y1/D4/X07;1;X29Y1/E240;X29Y1/E240/N242;1;X30Y1/C4;X30Y1/C4/E241;1;X29Y2/N800;X29Y2/N800/N202;1;X29Y1/E230;X29Y1/E230/S804;1;X30Y1/B0;X30Y1/B0/E231;1;X29Y1/W240;X29Y1/W240/N242;1;X27Y1/W240;X27Y1/W240/W242;1;X26Y1/C1;X26Y1/C1/W241;1;X29Y3/E200;X29Y3/E200/N201;1;X30Y3/D5;X30Y3/D5/E201;1;X29Y4/N200;X29Y4/N200/F0;1;X29Y3/X01;X29Y3/X01/N201;1;X29Y3/C3;X29Y3/C3/X01;1;X29Y3/N240;X29Y3/N240/N101;1;X29Y2/W240;X29Y2/W240/N241;1;X27Y2/C2;X27Y2/C2/W242;1;X30Y3/X04;X30Y3/X04/N251;1;X30Y3/C2;X30Y3/C2/X04;1;X29Y4/N100;X29Y4/N100/F0;1;X29Y4/C5;X29Y4/C5/N100;1;X28Y4/N810;X28Y4/N810/W111;1;X28Y0/W210;X28Y0/W210/N814;1;X26Y0/N210;X26Y0/N210/W212;1;X26Y1/X02;X26Y1/X02/S212;1;X26Y1/D4;X26Y1/D4/X02;1;X29Y4/F0;;1;X29Y4/EW10;X29Y4/EW10/F0;1;X30Y4/N250;X30Y4/N250/E111;1;X30Y2/N200;X30Y2/N200/N252;1;X30Y1/X01;X30Y1/X01/N201;1;X30Y1/C1;X30Y1/C1/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter_DFF_Q_11_D_LUT3_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8724 ] ,
          "attributes": {
            "ROUTING": "X28Y1/S270;X28Y1/S270/F7;1;X28Y1/D3;X28Y1/D3/S270;1;X28Y1/N100;X28Y1/N100/F7;1;X28Y1/C5;X28Y1/C5/N100;1;X29Y3/W240;X29Y3/W240/S241;1;X29Y3/B3;X29Y3/B3/W240;1;X28Y1/S100;X28Y1/S100/F7;1;X28Y2/C0;X28Y2/C0/S101;1;X28Y1/F7;;1;X28Y2/E240;X28Y2/E240/S101;1;X29Y2/S240;X29Y2/S240/E241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.counter[21]": {
          "hide_name": 0,
          "bits": [ 8723 ] ,
          "attributes": {
            "ROUTING": "X28Y1/B6;X28Y1/B6/N252;1;X28Y2/W250;X28Y2/W250/N251;1;X28Y2/B0;X28Y2/B0/W250;1;X29Y3/N130;X29Y3/N130/Q4;1;X29Y3/A3;X29Y3/A3/N130;1;X28Y3/N250;X28Y3/N250/W111;1;X28Y1/A0;X28Y1/A0/N252;1;X29Y3/Q4;;1;X29Y3/EW10;X29Y3/EW10/Q4;1;X28Y3/B2;X28Y3/B2/W111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:47.14-47.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter[22]": {
          "hide_name": 0,
          "bits": [ 8721 ] ,
          "attributes": {
            "ROUTING": "X28Y2/C2;X28Y2/C2/X01;1;X28Y2/S200;X28Y2/S200/Q0;1;X28Y3/E200;X28Y3/E200/S201;1;X28Y3/A2;X28Y3/A2/E200;1;X28Y2/SN10;X28Y2/SN10/Q0;1;X28Y3/B3;X28Y3/B3/S111;1;X28Y2/N200;X28Y2/N200/Q0;1;X28Y1/X01;X28Y1/X01/N201;1;X28Y1/A6;X28Y1/A6/X01;1;X28Y2/Q0;;1;X28Y2/X01;X28Y2/X01/Q0;1;X28Y2/A0;X28Y2/A0/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:47.14-47.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter_DFF_Q_10_D": {
          "hide_name": 0,
          "bits": [ 8720 ] ,
          "attributes": {
            "ROUTING": "X28Y2/F0;;1;X28Y2/XD0;X28Y2/XD0/F0;1"
          }
        },
        "externalFlash.counter[31]": {
          "hide_name": 0,
          "bits": [ 8718 ] ,
          "attributes": {
            "ROUTING": "X30Y1/N200;X30Y1/N200/Q0;1;X30Y1/A0;X30Y1/A0/N200;1;X30Y1/W200;X30Y1/W200/Q0;1;X30Y1/A7;X30Y1/A7/W200;1;X30Y1/Q0;;1;X30Y1/S130;X30Y1/S130/Q0;1;X30Y1/B2;X30Y1/B2/S130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8716 ] ,
          "attributes": {
            "ROUTING": "X30Y1/F0;;1;X30Y1/XD0;X30Y1/XD0/F0;1"
          }
        },
        "externalFlash.counter[32]": {
          "hide_name": 0,
          "bits": [ 8714 ] ,
          "attributes": {
            "ROUTING": "X30Y2/W210;X30Y2/W210/S111;1;X28Y2/X02;X28Y2/X02/W212;1;X28Y2/A2;X28Y2/A2/X02;1;X30Y1/X05;X30Y1/X05/Q2;1;X30Y1/A2;X30Y1/A2/X05;1;X30Y1/Q2;;1;X30Y1/SN10;X30Y1/SN10/Q2;1;X30Y2/S250;X30Y2/S250/S111;1;X30Y3/W250;X30Y3/W250/S251;1;X29Y3/A7;X29Y3/A7/W251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash counter"
          }
        },
        "externalFlash.counter_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 8712 ] ,
          "attributes": {
            "ROUTING": "X30Y1/F2;;1;X30Y1/XD2;X30Y1/XD2/F2;1"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 12997 ] ,
          "attributes": {
            "ROUTING": "X16Y9/D7;X16Y9/D7/W260;1;X18Y9/W260;X18Y9/W260/VSS;1;X18Y9/D6;X18Y9/D6/W260;1;X16Y9/BSRAMDIA15D2;X17Y9/D2/E201;1;X16Y9/BSRAMDI26B0;X18Y9/B0/E212;1;X16Y9/D2;X16Y9/D2/S270;1;X17Y9/B0;X17Y9/B0/S240;1;X18Y9/E250;X18Y9/E250/VSS;1;X18Y9/B4;X18Y9/B4/E250;1;X17Y9/S250;X17Y9/S250/VSS;1;X17Y9/B3;X17Y9/B3/S250;1;X16Y9/BSRAMADA1C5;X17Y9/C5/E241;1;X32Y28/D6;X32Y28/D6/W260;1;X16Y9/BSRAMDIA13D1;X17Y9/D1/E201;1;X16Y9/D5;X16Y9/D5/N260;1;X14Y7/E270;X14Y7/E270/VSS;1;X15Y7/LSR0;X15Y7/LSR0/E271;1;X18Y9/X08;X18Y9/X08/E251;1;X18Y9/CE0;X18Y9/CE0/X08;1;X16Y9/N260;X16Y9/N260/VSS;1;X16Y9/D4;X16Y9/D4/N260;1;X32Y28/S230;X32Y28/S230/VSS;1;X32Y28/C6;X32Y28/C6/S230;1;X16Y9/S270;X16Y9/S270/VSS;1;X16Y9/D3;X16Y9/D3/S270;1;X7Y28/S230;X7Y28/S230/VSS;1;X7Y28/C6;X7Y28/C6/S230;1;X28Y6/E270;X28Y6/E270/VSS;1;X29Y6/LSR0;X29Y6/LSR0/E271;1;X18Y9/B7;X18Y9/B7/E240;1;X15Y9/S270;X15Y9/S270/VSS;1;X15Y10/LSR2;X15Y10/LSR2/S271;1;X17Y9/E240;X17Y9/E240/VSS;1;X17Y9/B7;X17Y9/B7/E240;1;X16Y9/BSRAMDIB10B2;X18Y9/B2/E212;1;X14Y15/N270;X14Y15/N270/VSS;1;X14Y14/LSR1;X14Y14/LSR1/N271;1;X17Y9/S230;X17Y9/S230/VSS;1;X17Y9/C6;X17Y9/C6/S230;1;X16Y9/LSR0;X16Y9/LSR0/E271;1;X13Y4/W210;X13Y4/W210/VSS;1;X12Y4/LSR0;X12Y4/LSR0/W211;1;X12Y0/S270;X12Y0/S270/VSS;1;X12Y1/LSR2;X12Y1/LSR2/S271;1;X15Y8/W210;X15Y8/W210/VSS;1;X14Y8/LSR1;X14Y8/LSR1/W211;1;X17Y9/S240;X17Y9/S240/VSS;1;X16Y9/BSRAMDIB0B4;X17Y9/B4/E211;1;X17Y9/D5;X17Y9/D5/W270;1;X32Y28/W260;X32Y28/W260/VSS;1;X16Y9/BSRAMDIB17D7;X18Y9/D7/E202;1;X16Y9/BSRAMDI11D0;X17Y9/D0/E201;1;X16Y9/LSR2;X16Y9/LSR2/E271;1;X16Y9/D0;X16Y9/D0/S260;1;X17Y9/E250;X17Y9/E250/VSS;1;X17Y9/B5;X17Y9/B5/E250;1;X16Y9/BSRAMDI29B3;X18Y9/B3/E212;1;X16Y9/BSRAMADA0C4;X17Y9/C4/E241;1;X16Y9/B6;X16Y9/B6/E240;1;X10Y28/S230;X10Y28/S230/VSS;1;X10Y28/C6;X10Y28/C6/S230;1;X7Y28/W260;X7Y28/W260/VSS;1;X7Y28/D6;X7Y28/D6/W260;1;X18Y9/S240;X18Y9/S240/VSS;1;X18Y9/B1;X18Y9/B1/S240;1;X16Y9/S260;X16Y9/S260/VSS;1;X16Y9/D1;X16Y9/D1/S260;1;X16Y9/BSRAMDIB7D7;X17Y9/D7/E201;1;X15Y9/E270;X15Y9/E270/VSS;1;X16Y9/LSR1;X16Y9/LSR1/E271;1;X17Y9/W270;X17Y9/W270/VSS;1;X17Y9/D4;X17Y9/D4/W270;1;X16Y9/BSRAMDIB4B6;X17Y9/B6/E211;1;X16Y10/N210;X16Y10/N210/VSS;1;X16Y9/CE2;X16Y9/CE2/N211;1;X16Y9/BSRAMDIA14B2;X17Y9/B2/E211;1;X16Y9/BSRAMDI23D6;X17Y9/D6/E201;1;X12Y14/E270;X12Y14/E270/VSS;1;X13Y14/LSR0;X13Y14/LSR0/E271;1;X16Y9/E200;X16Y9/E200/VSS;1;X16Y9/BSRAMDIA17D3;X17Y9/D3/E201;1;X16Y9/BSRAMDI31B5;X18Y9/B5/E212;1;X16Y9/E240;X16Y9/E240/VSS;1;X16Y9/B7;X16Y9/B7/E240;1;X16Y9/E210;X16Y9/E210/VSS;1;X16Y9/BSRAMDIA12B1;X17Y9/B1/E211;1;X18Y9/E240;X18Y9/E240/VSS;1;X18Y9/B6;X18Y9/B6/E240;1;X10Y28/S260;X10Y28/S260/VSS;1;X10Y28/D6;X10Y28/D6/N261;1;X16Y9/W260;X16Y9/W260/VSS;1;X16Y9/D6;X16Y9/D6/W260;1;X0Y0/VSS;;1;X17Y16/N270;X17Y16/N270/VSS;1;X17Y15/LSR1;X17Y15/LSR1/N271;1"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 7315 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:8.11-8.14"
          }
        },
        "externalFlash.dataInBuffer[231]": {
          "hide_name": 0,
          "bits": [ 8631 ] ,
          "attributes": {
            "ROUTING": "X21Y5/E100;X21Y5/E100/Q4;1;X21Y5/A4;X21Y5/A4/E100;1;X21Y5/Q4;;1;X21Y5/S240;X21Y5/S240/Q4;1;X21Y6/D7;X21Y6/D7/S241;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[239]": {
          "hide_name": 0,
          "bits": [ 8630 ] ,
          "attributes": {
            "ROUTING": "X21Y6/X03;X21Y6/X03/Q4;1;X21Y6/B4;X21Y6/B4/X03;1;X21Y6/Q4;;1;X21Y6/N130;X21Y6/N130/Q4;1;X21Y6/C7;X21Y6/C7/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[255]": {
          "hide_name": 0,
          "bits": [ 8628 ] ,
          "attributes": {
            "ROUTING": "X21Y4/W100;X21Y4/W100/Q5;1;X21Y4/B5;X21Y4/B5/W100;1;X21Y4/Q5;;1;X21Y4/N100;X21Y4/N100/Q5;1;X21Y4/A0;X21Y4/A0/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_2_I2[3]": {
          "hide_name": 0,
          "bits": [ 8626 ] ,
          "attributes": {
            "ROUTING": "X21Y4/F0;;1;X21Y4/S130;X21Y4/S130/F0;1;X21Y5/S270;X21Y5/S270/S131;1;X21Y7/E270;X21Y7/E270/S272;1;X21Y7/D1;X21Y7/D1/E270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 8625 ] ,
          "attributes": {
            "ROUTING": "X21Y6/F7;;1;X21Y6/S100;X21Y6/S100/F7;1;X21Y7/C1;X21Y7/C1/S101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_2_I2[0]": {
          "hide_name": 0,
          "bits": [ 8624 ] ,
          "attributes": {
            "ROUTING": "X21Y7/N200;X21Y7/N200/E101;1;X21Y7/A1;X21Y7/A1/N200;1;X20Y7/Q4;;1;X20Y7/E100;X20Y7/E100/Q4;1;X20Y7/A4;X20Y7/A4/E100;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[215]": {
          "hide_name": 0,
          "bits": [ 8621 ] ,
          "attributes": {
            "ROUTING": "X20Y12/X02;X20Y12/X02/Q1;1;X20Y12/D4;X20Y12/D4/X02;1;X20Y12/Q1;;1;X20Y12/W130;X20Y12/W130/Q1;1;X20Y12/B7;X20Y12/B7/W130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[223]": {
          "hide_name": 0,
          "bits": [ 8620 ] ,
          "attributes": {
            "ROUTING": "X19Y14/W130;X19Y14/W130/Q5;1;X19Y14/B7;X19Y14/B7/W130;1;X19Y14/Q5;;1;X19Y14/EW10;X19Y14/EW10/Q5;1;X20Y14/N210;X20Y14/N210/E111;1;X20Y12/X08;X20Y12/X08/N212;1;X20Y12/C4;X20Y12/C4/X08;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[199]": {
          "hide_name": 0,
          "bits": [ 8618 ] ,
          "attributes": {
            "ROUTING": "X20Y15/W200;X20Y15/W200/Q0;1;X20Y15/A6;X20Y15/A6/W200;1;X20Y15/Q0;;1;X20Y15/W130;X20Y15/W130/Q0;1;X20Y15/D3;X20Y15/D3/W130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[207]": {
          "hide_name": 0,
          "bits": [ 8617 ] ,
          "attributes": {
            "ROUTING": "X20Y15/A5;X20Y15/A5/Q5;1;X20Y15/Q5;;1;X20Y15/E130;X20Y15/E130/Q5;1;X20Y15/C3;X20Y15/C3/E130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[135]": {
          "hide_name": 0,
          "bits": [ 8615 ] ,
          "attributes": {
            "ROUTING": "X20Y14/E100;X20Y14/E100/Q3;1;X20Y14/A4;X20Y14/A4/E100;1;X20Y14/Q3;;1;X20Y14/W130;X20Y14/W130/Q3;1;X20Y14/B6;X20Y14/B6/W130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[151]": {
          "hide_name": 0,
          "bits": [ 8614 ] ,
          "attributes": {
            "ROUTING": "X20Y12/SN10;X20Y12/SN10/Q0;1;X20Y13/S210;X20Y13/S210/S111;1;X20Y14/A6;X20Y14/A6/S211;1;X20Y12/Q0;;1;X20Y12/S130;X20Y12/S130/Q0;1;X20Y12/B3;X20Y12/B3/S130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_1_I3_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8612 ] ,
          "attributes": {
            "ROUTING": "X20Y14/F6;;1;X20Y14/C7;X20Y14/C7/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_1_I3_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 8611 ] ,
          "attributes": {
            "ROUTING": "X21Y15/S130;X21Y15/S130/Q1;1;X21Y15/B2;X21Y15/B2/S130;1;X21Y15/Q1;;1;X21Y15/SN10;X21Y15/SN10/Q1;1;X21Y14/W250;X21Y14/W250/N111;1;X20Y14/A7;X20Y14/A7/W251;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 8608 ] ,
          "attributes": {
            "ROUTING": "X20Y14/F7;;1;X20Y14/N130;X20Y14/N130/F7;1;X20Y13/D6;X20Y13/D6/N131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_1_I3[1]": {
          "hide_name": 0,
          "bits": [ 8607 ] ,
          "attributes": {
            "ROUTING": "X20Y13/E130;X20Y13/E130/Q3;1;X20Y13/A7;X20Y13/A7/E130;1;X20Y13/Q3;;1;X20Y13/W130;X20Y13/W130/Q3;1;X20Y13/B6;X20Y13/B6/W130;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8604 ] ,
          "attributes": {
            "ROUTING": "X21Y7/F1;;1;X21Y7/EW10;X21Y7/EW10/F1;1;X20Y7/S810;X20Y7/S810/W111;1;X20Y11/W220;X20Y11/W220/S814;1;X19Y11/S220;X19Y11/S220/W221;1;X19Y12/E220;X19Y12/E220/S221;1;X20Y12/D5;X20Y12/D5/E221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8603 ] ,
          "attributes": {
            "ROUTING": "X20Y12/F4;;1;X20Y12/C5;X20Y12/C5/F4;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8602 ] ,
          "attributes": {
            "ROUTING": "X20Y15/F3;;1;X20Y15/SN20;X20Y15/SN20/F3;1;X20Y14/N220;X20Y14/N220/N121;1;X20Y12/X03;X20Y12/X03/N222;1;X20Y12/B5;X20Y12/B5/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[175]": {
          "hide_name": 0,
          "bits": [ 8600 ] ,
          "attributes": {
            "ROUTING": "X27Y14/A5;X27Y14/A5/Q5;1;X27Y14/Q5;;1;X27Y14/X04;X27Y14/X04/Q5;1;X27Y14/D6;X27Y14/D6/X04;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[183]": {
          "hide_name": 0,
          "bits": [ 8599 ] ,
          "attributes": {
            "ROUTING": "X27Y14/W100;X27Y14/W100/Q1;1;X27Y14/S230;X27Y14/S230/W100;1;X27Y14/C6;X27Y14/C6/S230;1;X27Y14/Q1;;1;X27Y14/E210;X27Y14/E210/Q1;1;X27Y14/A1;X27Y14/A1/E210;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT3_F_I2_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8597 ] ,
          "attributes": {
            "ROUTING": "X27Y14/F6;;1;X27Y14/SN10;X27Y14/SN10/F6;1;X27Y13/W210;X27Y13/W210/N111;1;X25Y13/W240;X25Y13/W240/W212;1;X23Y13/X03;X23Y13/X03/W242;1;X23Y13/D0;X23Y13/D0/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT3_F_I2_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 8596 ] ,
          "attributes": {
            "ROUTING": "X23Y13/S100;X23Y13/S100/Q1;1;X23Y13/B0;X23Y13/B0/S100;1;X23Y13/Q1;;1;X23Y13/E210;X23Y13/E210/Q1;1;X23Y13/A1;X23Y13/A1/E210;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8593 ] ,
          "attributes": {
            "ROUTING": "X23Y13/F0;;1;X23Y13/W200;X23Y13/W200/F0;1;X21Y13/X01;X21Y13/X01/W202;1;X21Y13/C1;X21Y13/C1/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 8592 ] ,
          "attributes": {
            "ROUTING": "X21Y14/SN10;X21Y14/SN10/Q1;1;X21Y13/A1;X21Y13/A1/N111;1;X21Y14/Q1;;1;X21Y14/E210;X21Y14/E210/Q1;1;X21Y14/A1;X21Y14/A1/E210;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8589 ] ,
          "attributes": {
            "ROUTING": "X20Y13/F6;;1;X20Y13/X07;X20Y13/X07/F6;1;X20Y13/D4;X20Y13/D4/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8588 ] ,
          "attributes": {
            "ROUTING": "X20Y12/F5;;1;X20Y12/SN20;X20Y12/SN20/F5;1;X20Y13/S220;X20Y13/S220/S121;1;X20Y13/C4;X20Y13/C4/S220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8587 ] ,
          "attributes": {
            "ROUTING": "X21Y13/F1;;1;X21Y13/W100;X21Y13/W100/F1;1;X20Y13/N240;X20Y13/N240/W101;1;X20Y13/B4;X20Y13/B4/N240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[7]": {
          "hide_name": 0,
          "bits": [ 8585 ] ,
          "attributes": {
            "ROUTING": "X22Y7/S240;X22Y7/S240/S101;1;X22Y9/S240;X22Y9/S240/S242;1;X22Y11/S240;X22Y11/S240/S242;1;X22Y13/D6;X22Y13/D6/S242;1;X22Y6/Q5;;1;X22Y6/S100;X22Y6/S100/Q5;1;X22Y6/S210;X22Y6/S210/S100;1;X22Y6/A7;X22Y6/A7/S210;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[23]": {
          "hide_name": 0,
          "bits": [ 8584 ] ,
          "attributes": {
            "ROUTING": "X22Y13/W100;X22Y13/W100/Q4;1;X22Y13/B4;X22Y13/B4/W100;1;X22Y13/Q4;;1;X22Y13/N130;X22Y13/N130/Q4;1;X22Y13/C6;X22Y13/C6/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[15]": {
          "hide_name": 0,
          "bits": [ 8582 ] ,
          "attributes": {
            "ROUTING": "X21Y14/E130;X21Y14/E130/Q5;1;X21Y14/W260;X21Y14/W260/E130;1;X21Y14/D6;X21Y14/D6/W260;1;X21Y14/Q5;;1;X21Y14/W100;X21Y14/W100/Q5;1;X21Y14/B5;X21Y14/B5/W100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[31]": {
          "hide_name": 0,
          "bits": [ 8581 ] ,
          "attributes": {
            "ROUTING": "X21Y14/X01;X21Y14/X01/Q2;1;X21Y14/B2;X21Y14/B2/X01;1;X21Y14/Q2;;1;X21Y14/E220;X21Y14/E220/Q2;1;X21Y14/C6;X21Y14/C6/E220;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[47]": {
          "hide_name": 0,
          "bits": [ 8579 ] ,
          "attributes": {
            "ROUTING": "X28Y13/S100;X28Y13/S100/Q0;1;X28Y13/B0;X28Y13/B0/S100;1;X28Y13/Q0;;1;X28Y13/W130;X28Y13/W130/Q0;1;X28Y13/D3;X28Y13/D3/W130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[63]": {
          "hide_name": 0,
          "bits": [ 8578 ] ,
          "attributes": {
            "ROUTING": "X27Y14/E100;X27Y14/E100/Q2;1;X28Y14/N240;X28Y14/N240/E101;1;X28Y13/C3;X28Y13/C3/N241;1;X27Y14/Q2;;1;X27Y14/N130;X27Y14/N130/Q2;1;X27Y14/A3;X27Y14/A3/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[39]": {
          "hide_name": 0,
          "bits": [ 8576 ] ,
          "attributes": {
            "ROUTING": "X28Y13/X07;X28Y13/X07/Q4;1;X28Y13/D6;X28Y13/D6/X07;1;X28Y13/Q4;;1;X28Y13/E240;X28Y13/E240/Q4;1;X28Y13/B7;X28Y13/B7/E240;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[55]": {
          "hide_name": 0,
          "bits": [ 8575 ] ,
          "attributes": {
            "ROUTING": "X28Y13/E100;X28Y13/E100/Q5;1;X28Y13/E220;X28Y13/E220/E100;1;X28Y13/C6;X28Y13/C6/E220;1;X28Y13/A5;X28Y13/A5/Q5;1;X28Y13/Q5;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8573 ] ,
          "attributes": {
            "ROUTING": "X28Y13/F3;;1;X28Y13/B1;X28Y13/B1/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8572 ] ,
          "attributes": {
            "ROUTING": "X28Y13/F6;;1;X28Y13/N100;X28Y13/N100/F6;1;X28Y13/A1;X28Y13/A1/N100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[79]": {
          "hide_name": 0,
          "bits": [ 8570 ] ,
          "attributes": {
            "ROUTING": "X19Y11/E100;X19Y11/E100/Q1;1;X20Y11/D4;X20Y11/D4/E101;1;X19Y11/Q1;;1;X19Y11/B1;X19Y11/B1/Q1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[95]": {
          "hide_name": 0,
          "bits": [ 8569 ] ,
          "attributes": {
            "ROUTING": "X21Y12/N100;X21Y12/N100/Q3;1;X21Y11/W240;X21Y11/W240/N101;1;X20Y11/C4;X20Y11/C4/W241;1;X21Y12/Q3;;1;X21Y12/S100;X21Y12/S100/Q3;1;X21Y12/S210;X21Y12/S210/S100;1;X21Y12/A6;X21Y12/A6/S210;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[87]": {
          "hide_name": 0,
          "bits": [ 8567 ] ,
          "attributes": {
            "ROUTING": "X19Y13/A6;X19Y13/A6/E130;1;X19Y13/Q5;;1;X19Y13/E130;X19Y13/E130/Q5;1;X20Y13/N230;X20Y13/N230/E131;1;X20Y12/A6;X20Y12/A6/N231;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2[3]": {
          "hide_name": 0,
          "bits": [ 8565 ] ,
          "attributes": {
            "ROUTING": "X20Y12/F6;;1;X20Y12/N260;X20Y12/N260/F6;1;X20Y10/X03;X20Y10/X03/N262;1;X20Y10/D0;X20Y10/D0/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 8564 ] ,
          "attributes": {
            "ROUTING": "X20Y11/F4;;1;X20Y11/SN20;X20Y11/SN20/F4;1;X20Y10/C0;X20Y10/C0/N121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2[0]": {
          "hide_name": 0,
          "bits": [ 8563 ] ,
          "attributes": {
            "ROUTING": "X20Y10/A0;X20Y10/A0/X02;1;X20Y10/Q3;;1;X20Y10/X02;X20Y10/X02/Q3;1;X20Y10/A3;X20Y10/A3/X02;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[111]": {
          "hide_name": 0,
          "bits": [ 8560 ] ,
          "attributes": {
            "ROUTING": "X18Y7/A2;X18Y7/A2/E200;1;X18Y7/Q0;;1;X18Y7/E200;X18Y7/E200/Q0;1;X20Y7/D7;X20Y7/D7/E202;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[119]": {
          "hide_name": 0,
          "bits": [ 8559 ] ,
          "attributes": {
            "ROUTING": "X20Y7/X01;X20Y7/X01/Q2;1;X20Y7/B2;X20Y7/B2/X01;1;X20Y7/C7;X20Y7/C7/E220;1;X20Y7/Q2;;1;X20Y7/E220;X20Y7/E220/Q2;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[103]": {
          "hide_name": 0,
          "bits": [ 8557 ] ,
          "attributes": {
            "ROUTING": "X20Y3/B0;X20Y3/B0/S100;1;X20Y3/Q2;;1;X20Y3/S100;X20Y3/S100/Q2;1;X20Y3/D5;X20Y3/D5/S100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[127]": {
          "hide_name": 0,
          "bits": [ 8556 ] ,
          "attributes": {
            "ROUTING": "X20Y3/W100;X20Y3/W100/Q4;1;X20Y3/E230;X20Y3/E230/W100;1;X20Y3/C5;X20Y3/C5/E230;1;X20Y3/Q4;;1;X20Y3/X07;X20Y3/X07/Q4;1;X20Y3/A4;X20Y3/A4/X07;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1[3]": {
          "hide_name": 0,
          "bits": [ 8554 ] ,
          "attributes": {
            "ROUTING": "X20Y10/F0;;1;X20Y10/SN20;X20Y10/SN20/F0;1;X20Y9/N260;X20Y9/N260/N121;1;X20Y8/D4;X20Y8/D4/N261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 8553 ] ,
          "attributes": {
            "ROUTING": "X20Y7/F7;;1;X20Y7/SN20;X20Y7/SN20/F7;1;X20Y8/S220;X20Y8/S220/S121;1;X20Y8/C4;X20Y8/C4/S220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 8552 ] ,
          "attributes": {
            "ROUTING": "X20Y3/F5;;1;X20Y3/S830;X20Y3/S830/F5;1;X20Y11/N260;X20Y11/N260/S838;1;X20Y9/N270;X20Y9/N270/N262;1;X20Y8/B4;X20Y8/B4/N271;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8550 ] ,
          "attributes": {
            "ROUTING": "X28Y13/F1;;1;X28Y13/W810;X28Y13/W810/F1;1;X20Y13/E100;X20Y13/E100/W818;1;X21Y13/E200;X21Y13/E200/E101;1;X22Y13/D0;X22Y13/D0/E201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8549 ] ,
          "attributes": {
            "ROUTING": "X22Y13/F6;;1;X22Y13/C0;X22Y13/C0/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8548 ] ,
          "attributes": {
            "ROUTING": "X21Y14/F6;;1;X21Y14/N130;X21Y14/N130/F6;1;X21Y13/E230;X21Y13/E230/N131;1;X22Y13/B0;X22Y13/B0/E231;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8546 ] ,
          "attributes": {
            "ROUTING": "X20Y8/F4;;1;X20Y8/S130;X20Y8/S130/F4;1;X20Y9/S230;X20Y9/S230/S131;1;X20Y11/S260;X20Y11/S260/S232;1;X20Y13/C1;X20Y13/C1/S262;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8545 ] ,
          "attributes": {
            "ROUTING": "X22Y13/F0;;1;X22Y13/EW10;X22Y13/EW10/F0;1;X21Y13/W210;X21Y13/W210/W111;1;X20Y13/B1;X20Y13/B1/W211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8543 ] ,
          "attributes": {
            "ROUTING": "X20Y13/F4;;1;X20Y13/C5;X20Y13/C5/F4;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8542 ] ,
          "attributes": {
            "ROUTING": "X20Y13/F1;;1;X20Y13/B5;X20Y13/B5/F1;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[8]": {
          "hide_name": 0,
          "bits": [ 8540 ] ,
          "attributes": {
            "ROUTING": "X25Y6/D2;X25Y6/D2/W130;1;X25Y6/Q3;;1;X25Y6/W130;X25Y6/W130/Q3;1;X25Y6/B6;X25Y6/B6/W130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[24]": {
          "hide_name": 0,
          "bits": [ 8539 ] ,
          "attributes": {
            "ROUTING": "X24Y6/E130;X24Y6/E130/Q0;1;X25Y6/N230;X25Y6/N230/E131;1;X25Y6/C2;X25Y6/C2/N230;1;X24Y6/Q0;;1;X24Y6/X01;X24Y6/X01/Q0;1;X24Y6/A0;X24Y6/A0/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[0]": {
          "hide_name": 0,
          "bits": [ 8537 ] ,
          "attributes": {
            "ROUTING": "X25Y4/S240;X25Y4/S240/Q4;1;X25Y5/X03;X25Y5/X03/S241;1;X25Y5/D1;X25Y5/D1/X03;1;X25Y4/Q4;;1;X25Y4/X03;X25Y4/X03/Q4;1;X25Y4/B2;X25Y4/B2/X03;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[16]": {
          "hide_name": 0,
          "bits": [ 8536 ] ,
          "attributes": {
            "ROUTING": "X25Y5/X01;X25Y5/X01/Q0;1;X25Y5/C1;X25Y5/C1/X01;1;X25Y5/Q0;;1;X25Y5/S100;X25Y5/S100/Q0;1;X25Y5/B0;X25Y5/B0/S100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[40]": {
          "hide_name": 0,
          "bits": [ 8534 ] ,
          "attributes": {
            "ROUTING": "X28Y8/W100;X28Y8/W100/Q5;1;X28Y8/B5;X28Y8/B5/W100;1;X28Y8/Q5;;1;X28Y8/SN10;X28Y8/SN10/Q5;1;X28Y7/N250;X28Y7/N250/N111;1;X28Y6/X04;X28Y6/X04/N251;1;X28Y6/D7;X28Y6/D7/X04;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[56]": {
          "hide_name": 0,
          "bits": [ 8533 ] ,
          "attributes": {
            "ROUTING": "X28Y6/W100;X28Y6/W100/Q1;1;X28Y6/S230;X28Y6/S230/W100;1;X28Y6/C7;X28Y6/C7/S230;1;X28Y6/Q1;;1;X28Y6/E210;X28Y6/E210/Q1;1;X28Y6/A1;X28Y6/A1/E210;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[32]": {
          "hide_name": 0,
          "bits": [ 8531 ] ,
          "attributes": {
            "ROUTING": "X26Y6/X07;X26Y6/X07/Q4;1;X26Y6/A4;X26Y6/A4/X07;1;X26Y6/Q4;;1;X26Y6/W100;X26Y6/W100/Q4;1;X26Y6/D0;X26Y6/D0/W100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[48]": {
          "hide_name": 0,
          "bits": [ 8530 ] ,
          "attributes": {
            "ROUTING": "X26Y6/X04;X26Y6/X04/Q5;1;X26Y6/C0;X26Y6/C0/X04;1;X26Y6/Q5;;1;X26Y6/X08;X26Y6/X08/Q5;1;X26Y6/B6;X26Y6/B6/X08;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8528 ] ,
          "attributes": {
            "ROUTING": "X28Y6/F7;;1;X28Y6/W130;X28Y6/W130/F7;1;X27Y6/W230;X27Y6/W230/W131;1;X26Y6/B2;X26Y6/B2/W231;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8527 ] ,
          "attributes": {
            "ROUTING": "X26Y6/F0;;1;X26Y6/N130;X26Y6/N130/F0;1;X26Y6/A2;X26Y6/A2/N130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[160]": {
          "hide_name": 0,
          "bits": [ 8525 ] ,
          "attributes": {
            "ROUTING": "X28Y6/N130;X28Y6/N130/Q5;1;X28Y6/A2;X28Y6/A2/N130;1;X28Y6/Q5;;1;X28Y6/W250;X28Y6/W250/Q5;1;X27Y6/N250;X27Y6/N250/W251;1;X27Y6/B7;X27Y6/B7/N250;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[168]": {
          "hide_name": 0,
          "bits": [ 8524 ] ,
          "attributes": {
            "ROUTING": "X27Y6/E130;X27Y6/E130/Q5;1;X27Y6/A7;X27Y6/A7/E130;1;X27Y6/Q5;;1;X27Y6/X04;X27Y6/X04/Q5;1;X27Y6/B3;X27Y6/B3/X04;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_2_I3_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8522 ] ,
          "attributes": {
            "ROUTING": "X27Y6/F7;;1;X27Y6/N130;X27Y6/N130/F7;1;X27Y6/C6;X27Y6/C6/N130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_2_I3_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 8521 ] ,
          "attributes": {
            "ROUTING": "X27Y7/SN20;X27Y7/SN20/Q1;1;X27Y6/A6;X27Y6/A6/N121;1;X27Y7/Q1;;1;X27Y7/S130;X27Y7/S130/Q1;1;X27Y7/B3;X27Y7/B3/S130;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_2_I3[3]": {
          "hide_name": 0,
          "bits": [ 8518 ] ,
          "attributes": {
            "ROUTING": "X27Y6/F6;;1;X27Y6/X03;X27Y6/X03/F6;1;X27Y6/D0;X27Y6/D0/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_2_I3[1]": {
          "hide_name": 0,
          "bits": [ 8517 ] ,
          "attributes": {
            "ROUTING": "X27Y7/N130;X27Y7/N130/Q4;1;X27Y6/B0;X27Y6/B0/N131;1;X27Y7/Q4;;1;X27Y7/W100;X27Y7/W100/Q4;1;X27Y7/B4;X27Y7/B4/W100;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[128]": {
          "hide_name": 0,
          "bits": [ 8514 ] ,
          "attributes": {
            "ROUTING": "X26Y4/W130;X26Y4/W130/Q0;1;X25Y4/S230;X25Y4/S230/W131;1;X25Y6/X08;X25Y6/X08/S232;1;X25Y6/B7;X25Y6/B7/X08;1;X26Y4/Q0;;1;X26Y4/W200;X26Y4/W200/Q0;1;X26Y4/A6;X26Y4/A6/W200;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[152]": {
          "hide_name": 0,
          "bits": [ 8513 ] ,
          "attributes": {
            "ROUTING": "X25Y6/A0;X25Y6/A0/X01;1;X25Y6/Q0;;1;X25Y6/X01;X25Y6/X01/Q0;1;X25Y6/A7;X25Y6/A7/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_1_I3_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8511 ] ,
          "attributes": {
            "ROUTING": "X25Y6/F7;;1;X25Y6/EW20;X25Y6/EW20/F7;1;X24Y6/S220;X24Y6/S220/W121;1;X24Y6/C5;X24Y6/C5/S220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_1_I3_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 8510 ] ,
          "attributes": {
            "ROUTING": "X24Y6/B1;X24Y6/B1/Q1;1;X24Y6/Q1;;1;X24Y6/W210;X24Y6/W210/Q1;1;X24Y6/A5;X24Y6/A5/W210;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 8507 ] ,
          "attributes": {
            "ROUTING": "X24Y6/F5;;1;X24Y6/S100;X24Y6/S100/F5;1;X24Y6/D4;X24Y6/D4/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_1_I3[1]": {
          "hide_name": 0,
          "bits": [ 8506 ] ,
          "attributes": {
            "ROUTING": "X25Y6/EW10;X25Y6/EW10/Q5;1;X24Y6/B4;X24Y6/B4/W111;1;X25Y6/Q5;;1;X25Y6/E250;X25Y6/E250/Q5;1;X25Y6/B5;X25Y6/B5/E250;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8503 ] ,
          "attributes": {
            "ROUTING": "X26Y6/F2;;1;X26Y6/EW20;X26Y6/EW20/F2;1;X25Y6/D4;X25Y6/D4/W121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8502 ] ,
          "attributes": {
            "ROUTING": "X25Y6/F2;;1;X25Y6/N100;X25Y6/N100/F2;1;X25Y6/C4;X25Y6/C4/N100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8501 ] ,
          "attributes": {
            "ROUTING": "X25Y5/F1;;1;X25Y5/SN20;X25Y5/SN20/F1;1;X25Y6/B4;X25Y6/B4/S121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8499 ] ,
          "attributes": {
            "ROUTING": "X27Y6/F0;;1;X27Y6/W200;X27Y6/W200/F0;1;X25Y6/D1;X25Y6/D1/W202;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8498 ] ,
          "attributes": {
            "ROUTING": "X24Y6/F4;;1;X24Y6/EW20;X24Y6/EW20/F4;1;X25Y6/C1;X25Y6/C1/E121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8497 ] ,
          "attributes": {
            "ROUTING": "X25Y6/F4;;1;X25Y6/X07;X25Y6/X07/F4;1;X25Y6/B1;X25Y6/B1/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[192]": {
          "hide_name": 0,
          "bits": [ 8495 ] ,
          "attributes": {
            "ROUTING": "X25Y2/W100;X25Y2/W100/Q2;1;X24Y2/S200;X24Y2/S200/W101;1;X24Y3/D2;X24Y3/D2/S201;1;X25Y2/S100;X25Y2/S100/Q2;1;X25Y2/Q2;;1;X25Y2/B0;X25Y2/B0/S100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[216]": {
          "hide_name": 0,
          "bits": [ 8494 ] ,
          "attributes": {
            "ROUTING": "X24Y3/A5;X24Y3/A5/Q5;1;X24Y3/Q5;;1;X24Y3/X04;X24Y3/X04/Q5;1;X24Y3/C2;X24Y3/C2/X04;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[200]": {
          "hide_name": 0,
          "bits": [ 8492 ] ,
          "attributes": {
            "ROUTING": "X24Y3/A1;X24Y3/A1/X02;1;X24Y3/Q1;;1;X24Y3/X02;X24Y3/X02/Q1;1;X24Y3/D6;X24Y3/D6/X02;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[208]": {
          "hide_name": 0,
          "bits": [ 8491 ] ,
          "attributes": {
            "ROUTING": "X23Y3/B1;X23Y3/B1/Q1;1;X23Y3/Q1;;1;X23Y3/EW20;X23Y3/EW20/Q1;1;X24Y3/C6;X24Y3/C6/E121;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[224]": {
          "hide_name": 0,
          "bits": [ 8489 ] ,
          "attributes": {
            "ROUTING": "X26Y1/W200;X26Y1/W200/Q0;1;X25Y1/D5;X25Y1/D5/W201;1;X26Y1/Q0;;1;X26Y1/W130;X26Y1/W130/Q0;1;X26Y1/B7;X26Y1/B7/W130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[248]": {
          "hide_name": 0,
          "bits": [ 8488 ] ,
          "attributes": {
            "ROUTING": "X25Y1/A0;X25Y1/A0/N100;1;X25Y1/Q0;;1;X25Y1/N100;X25Y1/N100/Q0;1;X25Y1/C5;X25Y1/C5/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[232]": {
          "hide_name": 0,
          "bits": [ 8486 ] ,
          "attributes": {
            "ROUTING": "X23Y1/E100;X23Y1/E100/Q4;1;X23Y1/A4;X23Y1/A4/E100;1;X23Y1/Q4;;1;X23Y1/W100;X23Y1/W100/Q4;1;X23Y1/D0;X23Y1/D0/W100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[240]": {
          "hide_name": 0,
          "bits": [ 8485 ] ,
          "attributes": {
            "ROUTING": "X22Y1/S210;X22Y1/S210/Q1;1;X22Y1/A7;X22Y1/A7/S210;1;X22Y1/Q1;;1;X22Y1/E210;X22Y1/E210/Q1;1;X23Y1/X02;X23Y1/X02/E211;1;X23Y1/C0;X23Y1/C0/X02;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8483 ] ,
          "attributes": {
            "ROUTING": "X25Y1/F5;;1;X25Y1/W250;X25Y1/W250/F5;1;X24Y1/X08;X24Y1/X08/W251;1;X24Y1/B5;X24Y1/B5/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8482 ] ,
          "attributes": {
            "ROUTING": "X23Y1/F0;;1;X23Y1/EW10;X23Y1/EW10/F0;1;X24Y1/A5;X24Y1/A5/E111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[96]": {
          "hide_name": 0,
          "bits": [ 8480 ] ,
          "attributes": {
            "ROUTING": "X24Y1/S130;X24Y1/S130/Q0;1;X24Y1/D6;X24Y1/D6/S130;1;X24Y1/Q0;;1;X24Y1/N130;X24Y1/N130/Q0;1;X24Y1/A2;X24Y1/A2/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[112]": {
          "hide_name": 0,
          "bits": [ 8479 ] ,
          "attributes": {
            "ROUTING": "X24Y1/E100;X24Y1/E100/Q3;1;X24Y1/E220;X24Y1/E220/E100;1;X24Y1/C6;X24Y1/C6/E220;1;X24Y1/Q3;;1;X24Y1/W130;X24Y1/W130/Q3;1;X24Y1/B7;X24Y1/B7/W130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[104]": {
          "hide_name": 0,
          "bits": [ 8477 ] ,
          "attributes": {
            "ROUTING": "X23Y2/X05;X23Y2/X05/Q0;1;X23Y2/B0;X23Y2/B0/X05;1;X23Y2/Q0;;1;X23Y2/EW10;X23Y2/EW10/Q0;1;X24Y2/A0;X24Y2/A0/E111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2[3]": {
          "hide_name": 0,
          "bits": [ 8475 ] ,
          "attributes": {
            "ROUTING": "X24Y2/F0;;1;X24Y2/D4;X24Y2/D4/F0;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 8474 ] ,
          "attributes": {
            "ROUTING": "X24Y1/F6;;1;X24Y1/SN20;X24Y1/SN20/F6;1;X24Y2/S220;X24Y2/S220/S121;1;X24Y2/C4;X24Y2/C4/S220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2[0]": {
          "hide_name": 0,
          "bits": [ 8473 ] ,
          "attributes": {
            "ROUTING": "X24Y1/W100;X24Y1/W100/Q1;1;X24Y1/S230;X24Y1/S230/W100;1;X24Y2/A4;X24Y2/A4/S231;1;X24Y1/Q1;;1;X24Y1/E210;X24Y1/E210/Q1;1;X24Y1/A1;X24Y1/A1/E210;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[64]": {
          "hide_name": 0,
          "bits": [ 8470 ] ,
          "attributes": {
            "ROUTING": "X25Y3/S130;X25Y3/S130/Q1;1;X25Y3/E250;X25Y3/E250/S130;1;X25Y3/B4;X25Y3/B4/E250;1;X25Y3/Q1;;1;X25Y3/N100;X25Y3/N100/Q1;1;X25Y2/W200;X25Y2/W200/N101;1;X24Y2/D6;X24Y2/D6/W201;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[80]": {
          "hide_name": 0,
          "bits": [ 8469 ] ,
          "attributes": {
            "ROUTING": "X23Y2/E130;X23Y2/E130/Q2;1;X23Y2/A7;X23Y2/A7/E130;1;X23Y2/Q2;;1;X23Y2/EW20;X23Y2/EW20/Q2;1;X24Y2/C6;X24Y2/C6/E121;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[72]": {
          "hide_name": 0,
          "bits": [ 8467 ] ,
          "attributes": {
            "ROUTING": "X24Y2/W130;X24Y2/W130/Q1;1;X24Y2/D3;X24Y2/D3/W130;1;X24Y2/Q1;;1;X24Y2/E210;X24Y2/E210/Q1;1;X24Y2/A1;X24Y2/A1/E210;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[88]": {
          "hide_name": 0,
          "bits": [ 8466 ] ,
          "attributes": {
            "ROUTING": "X23Y2/E100;X23Y2/E100/Q4;1;X23Y2/A4;X23Y2/A4/E100;1;X23Y2/Q4;;1;X23Y2/E240;X23Y2/E240/Q4;1;X24Y2/C3;X24Y2/C3/E241;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1[3]": {
          "hide_name": 0,
          "bits": [ 8464 ] ,
          "attributes": {
            "ROUTING": "X24Y2/F4;;1;X24Y2/X07;X24Y2/X07/F4;1;X24Y2/D7;X24Y2/D7/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 8463 ] ,
          "attributes": {
            "ROUTING": "X24Y2/F6;;1;X24Y2/C7;X24Y2/C7/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 8462 ] ,
          "attributes": {
            "ROUTING": "X24Y2/F3;;1;X24Y2/B7;X24Y2/B7/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8460 ] ,
          "attributes": {
            "ROUTING": "X24Y1/F5;;1;X24Y1/N100;X24Y1/N100/F5;1;X24Y1/S200;X24Y1/S200/N100;1;X24Y3/D3;X24Y3/D3/S202;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8459 ] ,
          "attributes": {
            "ROUTING": "X24Y3/F2;;1;X24Y3/X01;X24Y3/X01/F2;1;X24Y3/C3;X24Y3/C3/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8458 ] ,
          "attributes": {
            "ROUTING": "X24Y3/F6;;1;X24Y3/S130;X24Y3/S130/F6;1;X24Y3/B3;X24Y3/B3/S130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8456 ] ,
          "attributes": {
            "ROUTING": "X24Y2/F7;;1;X24Y2/SN20;X24Y2/SN20/F7;1;X24Y3/E220;X24Y3/E220/S121;1;X24Y3/C7;X24Y3/C7/E220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8455 ] ,
          "attributes": {
            "ROUTING": "X24Y3/F3;;1;X24Y3/B7;X24Y3/B7/F3;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8453 ] ,
          "attributes": {
            "ROUTING": "X25Y6/F1;;1;X25Y6/W100;X25Y6/W100/F1;1;X24Y6/C6;X24Y6/C6/W101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8452 ] ,
          "attributes": {
            "ROUTING": "X24Y3/F7;;1;X24Y3/N820;X24Y3/N820/F7;1;X24Y4/S270;X24Y4/S270/S828;1;X24Y6/B6;X24Y6/B6/S272;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte[0]": {
          "hide_name": 0,
          "bits": [ 8450 ] ,
          "attributes": {
            "ROUTING": "X22Y7/Q4;;1;X22Y7/W240;X22Y7/W240/Q4;1;X20Y7/W240;X20Y7/W240/W242;1;X19Y7/C6;X19Y7/C6/W241;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:129.13-129.23",
            "hdlname": "externalFlash chosenByte"
          }
        },
        "externalFlash.chosenByte_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 8449 ] ,
          "attributes": {
            "ROUTING": "X24Y6/F6;;1;X24Y6/SN10;X24Y6/SN10/F6;1;X24Y7/W210;X24Y7/W210/S111;1;X22Y7/B4;X22Y7/B4/W212;1;X22Y7/XD4;X22Y7/XD4/B4;1"
          }
        },
        "externalFlash.dataInBuffer[225]": {
          "hide_name": 0,
          "bits": [ 8447 ] ,
          "attributes": {
            "ROUTING": "X21Y2/E100;X21Y2/E100/Q4;1;X22Y2/D7;X22Y2/D7/E101;1;X21Y2/Q4;;1;X21Y2/X07;X21Y2/X07/Q4;1;X21Y2/A4;X21Y2/A4/X07;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[241]": {
          "hide_name": 0,
          "bits": [ 8446 ] ,
          "attributes": {
            "ROUTING": "X22Y2/B5;X22Y2/B5/X08;1;X22Y2/Q5;;1;X22Y2/X08;X22Y2/X08/Q5;1;X22Y2/C7;X22Y2/C7/X08;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[233]": {
          "hide_name": 0,
          "bits": [ 8444 ] ,
          "attributes": {
            "ROUTING": "X22Y3/X01;X22Y3/X01/Q0;1;X22Y3/A1;X22Y3/A1/X01;1;X22Y3/Q0;;1;X22Y3/SN20;X22Y3/SN20/Q0;1;X22Y2/W260;X22Y2/W260/N121;1;X22Y2/D6;X22Y2/D6/W260;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[249]": {
          "hide_name": 0,
          "bits": [ 8443 ] ,
          "attributes": {
            "ROUTING": "X22Y2/S130;X22Y2/S130/Q1;1;X22Y2/B2;X22Y2/B2/S130;1;X22Y2/Q1;;1;X22Y2/N130;X22Y2/N130/Q1;1;X22Y2/C6;X22Y2/C6/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[193]": {
          "hide_name": 0,
          "bits": [ 8441 ] ,
          "attributes": {
            "ROUTING": "X23Y4/W130;X23Y4/W130/Q0;1;X23Y4/D3;X23Y4/D3/W130;1;X23Y4/Q0;;1;X23Y4/N200;X23Y4/N200/Q0;1;X23Y4/A0;X23Y4/A0/N200;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[217]": {
          "hide_name": 0,
          "bits": [ 8440 ] ,
          "attributes": {
            "ROUTING": "X26Y4/W100;X26Y4/W100/Q2;1;X25Y4/W240;X25Y4/W240/W101;1;X23Y4/C3;X23Y4/C3/W242;1;X26Y4/Q2;;1;X26Y4/N130;X26Y4/N130/Q2;1;X26Y4/A2;X26Y4/A2/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[201]": {
          "hide_name": 0,
          "bits": [ 8438 ] ,
          "attributes": {
            "ROUTING": "X23Y4/EW20;X23Y4/EW20/Q2;1;X22Y4/D3;X22Y4/D3/W121;1;X23Y4/Q2;;1;X23Y4/X05;X23Y4/X05/Q2;1;X23Y4/A2;X23Y4/A2/X05;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[209]": {
          "hide_name": 0,
          "bits": [ 8437 ] ,
          "attributes": {
            "ROUTING": "X22Y4/E100;X22Y4/E100/Q4;1;X22Y4/A4;X22Y4/A4/E100;1;X22Y4/Q4;;1;X22Y4/E130;X22Y4/E130/Q4;1;X22Y4/C3;X22Y4/C3/E130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8435 ] ,
          "attributes": {
            "ROUTING": "X23Y4/F3;;1;X23Y4/EW10;X23Y4/EW10/F3;1;X22Y4/B2;X22Y4/B2/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8434 ] ,
          "attributes": {
            "ROUTING": "X22Y4/F3;;1;X22Y4/S100;X22Y4/S100/F3;1;X22Y4/N210;X22Y4/N210/S100;1;X22Y4/A2;X22Y4/A2/N210;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[65]": {
          "hide_name": 0,
          "bits": [ 8432 ] ,
          "attributes": {
            "ROUTING": "X25Y4/N130;X25Y4/N130/Q3;1;X25Y4/A3;X25Y4/A3/N130;1;X25Y4/Q3;;1;X25Y4/EW10;X25Y4/EW10/Q3;1;X24Y4/B7;X24Y4/B7/W111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[89]": {
          "hide_name": 0,
          "bits": [ 8431 ] ,
          "attributes": {
            "ROUTING": "X24Y5/N250;X24Y5/N250/Q5;1;X24Y4/X06;X24Y4/X06/N251;1;X24Y4/A7;X24Y4/A7/X06;1;X24Y5/Q5;;1;X24Y5/A5;X24Y5/A5/Q5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_1_I3_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8429 ] ,
          "attributes": {
            "ROUTING": "X24Y4/F7;;1;X24Y4/W100;X24Y4/W100/F7;1;X23Y4/C6;X23Y4/C6/W101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_1_I3_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 8428 ] ,
          "attributes": {
            "ROUTING": "X23Y4/E250;X23Y4/E250/Q5;1;X23Y4/B5;X23Y4/B5/E250;1;X23Y4/Q5;;1;X23Y4/E130;X23Y4/E130/Q5;1;X23Y4/A6;X23Y4/A6/E130;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 8425 ] ,
          "attributes": {
            "ROUTING": "X23Y4/F6;;1;X23Y4/N100;X23Y4/N100/F6;1;X23Y4/W200;X23Y4/W200/N100;1;X22Y4/D1;X22Y4/D1/W201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_1_I3[1]": {
          "hide_name": 0,
          "bits": [ 8424 ] ,
          "attributes": {
            "ROUTING": "X22Y5/N100;X22Y5/N100/Q4;1;X22Y5/A1;X22Y5/A1/N100;1;X22Y5/Q4;;1;X22Y5/N130;X22Y5/N130/Q4;1;X22Y4/B1;X22Y4/B1/N131;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8421 ] ,
          "attributes": {
            "ROUTING": "X22Y4/F2;;1;X22Y4/N130;X22Y4/N130/F2;1;X22Y3/D4;X22Y3/D4/N131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8420 ] ,
          "attributes": {
            "ROUTING": "X22Y2/F7;;1;X22Y2/N100;X22Y2/N100/F7;1;X22Y2/S200;X22Y2/S200/N100;1;X22Y3/C4;X22Y3/C4/S201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8419 ] ,
          "attributes": {
            "ROUTING": "X22Y2/F6;;1;X22Y2/SN20;X22Y2/SN20/F6;1;X22Y3/B4;X22Y3/B4/S121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[105]": {
          "hide_name": 0,
          "bits": [ 8417 ] ,
          "attributes": {
            "ROUTING": "X21Y1/S130;X21Y1/S130/Q1;1;X21Y1/D7;X21Y1/D7/S130;1;X21Y1/Q1;;1;X21Y1/E130;X21Y1/E130/Q1;1;X21Y1/A6;X21Y1/A6/E130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[121]": {
          "hide_name": 0,
          "bits": [ 8416 ] ,
          "attributes": {
            "ROUTING": "X21Y1/W100;X21Y1/W100/Q5;1;X21Y1/B5;X21Y1/B5/W100;1;X21Y1/Q5;;1;X21Y1/N130;X21Y1/N130/Q5;1;X21Y1/C7;X21Y1/C7/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1_LUT3_F_I2_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8414 ] ,
          "attributes": {
            "ROUTING": "X21Y1/F7;;1;X21Y1/SN10;X21Y1/SN10/F7;1;X21Y2/D6;X21Y2/D6/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1_LUT3_F_I2_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 8413 ] ,
          "attributes": {
            "ROUTING": "X21Y2/X06;X21Y2/X06/Q1;1;X21Y2/A5;X21Y2/A5/X06;1;X21Y2/Q1;;1;X21Y2/W130;X21Y2/W130/Q1;1;X21Y2/B6;X21Y2/B6/W130;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 8410 ] ,
          "attributes": {
            "ROUTING": "X24Y7/EW10;X24Y7/EW10/Q5;1;X25Y7/A5;X25Y7/A5/E111;1;X24Y7/Q5;;1;X24Y7/E130;X24Y7/E130/Q5;1;X24Y7/A7;X24Y7/A7/E130;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8406 ] ,
          "attributes": {
            "ROUTING": "X21Y2/F6;;1;X21Y2/SN20;X21Y2/SN20/F6;1;X21Y3/E220;X21Y3/E220/S121;1;X21Y3/C7;X21Y3/C7/E220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 8405 ] ,
          "attributes": {
            "ROUTING": "X22Y3/W130;X22Y3/W130/Q2;1;X21Y3/A7;X21Y3/A7/W131;1;X22Y3/Q2;;1;X22Y3/S130;X22Y3/S130/Q2;1;X22Y3/B2;X22Y3/B2/S130;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8402 ] ,
          "attributes": {
            "ROUTING": "X22Y4/F1;;1;X22Y4/N100;X22Y4/N100/F1;1;X22Y4/N200;X22Y4/N200/N100;1;X22Y3/X07;X22Y3/X07/N201;1;X22Y3/D7;X22Y3/D7/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8401 ] ,
          "attributes": {
            "ROUTING": "X22Y3/F4;;1;X22Y3/C7;X22Y3/C7/F4;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8400 ] ,
          "attributes": {
            "ROUTING": "X21Y3/F7;;1;X21Y3/E100;X21Y3/E100/F7;1;X22Y3/E240;X22Y3/E240/E101;1;X22Y3/B7;X22Y3/B7/E240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[41]": {
          "hide_name": 0,
          "bits": [ 8398 ] ,
          "attributes": {
            "ROUTING": "X31Y12/B2;X31Y12/B2/X03;1;X31Y12/Q4;;1;X31Y12/X03;X31Y12/X03/Q4;1;X31Y12/D1;X31Y12/D1/X03;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[57]": {
          "hide_name": 0,
          "bits": [ 8397 ] ,
          "attributes": {
            "ROUTING": "X31Y12/E100;X31Y12/E100/Q0;1;X31Y12/C1;X31Y12/C1/E100;1;X31Y12/Q0;;1;X31Y12/N100;X31Y12/N100/Q0;1;X31Y12/A0;X31Y12/A0/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[33]": {
          "hide_name": 0,
          "bits": [ 8395 ] ,
          "attributes": {
            "ROUTING": "X28Y8/E100;X28Y8/E100/Q4;1;X28Y8/A4;X28Y8/A4/E100;1;X28Y8/Q4;;1;X28Y8/SN20;X28Y8/SN20/Q4;1;X28Y9/S260;X28Y9/S260/S121;1;X28Y10/D6;X28Y10/D6/S261;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[49]": {
          "hide_name": 0,
          "bits": [ 8394 ] ,
          "attributes": {
            "ROUTING": "X28Y10/N100;X28Y10/N100/Q3;1;X28Y10/E200;X28Y10/E200/N100;1;X28Y10/A3;X28Y10/A3/E200;1;X28Y10/Q3;;1;X28Y10/S230;X28Y10/S230/Q3;1;X28Y10/C6;X28Y10/C6/S230;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[1]": {
          "hide_name": 0,
          "bits": [ 8392 ] ,
          "attributes": {
            "ROUTING": "X26Y8/X08;X26Y8/X08/Q5;1;X26Y8/B5;X26Y8/B5/X08;1;X26Y8/Q5;;1;X26Y8/EW20;X26Y8/EW20/Q5;1;X27Y8/E260;X27Y8/E260/E121;1;X28Y8/S260;X28Y8/S260/E261;1;X28Y10/D4;X28Y10/D4/S262;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[17]": {
          "hide_name": 0,
          "bits": [ 8391 ] ,
          "attributes": {
            "ROUTING": "X29Y10/E130;X29Y10/E130/Q5;1;X29Y10/A6;X29Y10/A6/E130;1;X29Y10/Q5;;1;X29Y10/W100;X29Y10/W100/Q5;1;X28Y10/C4;X28Y10/C4/W101;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[9]": {
          "hide_name": 0,
          "bits": [ 8389 ] ,
          "attributes": {
            "ROUTING": "X28Y12/X07;X28Y12/X07/Q4;1;X28Y12/A2;X28Y12/A2/X07;1;X28Y12/Q4;;1;X28Y12/N100;X28Y12/N100/Q4;1;X28Y11/D0;X28Y11/D0/N101;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[25]": {
          "hide_name": 0,
          "bits": [ 8388 ] ,
          "attributes": {
            "ROUTING": "X28Y10/S200;X28Y10/S200/Q0;1;X28Y11/X01;X28Y11/X01/S201;1;X28Y11/C0;X28Y11/C0/X01;1;X28Y10/Q0;;1;X28Y10/X01;X28Y10/X01/Q0;1;X28Y10/A0;X28Y10/A0/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8386 ] ,
          "attributes": {
            "ROUTING": "X28Y10/F4;;1;X28Y10/SN10;X28Y10/SN10/F4;1;X28Y11/B2;X28Y11/B2/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8385 ] ,
          "attributes": {
            "ROUTING": "X28Y11/F0;;1;X28Y11/E200;X28Y11/E200/F0;1;X28Y11/A2;X28Y11/A2/E200;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[169]": {
          "hide_name": 0,
          "bits": [ 8383 ] ,
          "attributes": {
            "ROUTING": "X30Y13/X01;X30Y13/X01/Q2;1;X30Y13/B2;X30Y13/B2/X01;1;X30Y13/Q2;;1;X30Y13/W100;X30Y13/W100/Q2;1;X30Y13/D0;X30Y13/D0/W100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[185]": {
          "hide_name": 0,
          "bits": [ 8382 ] ,
          "attributes": {
            "ROUTING": "X30Y13/W230;X30Y13/W230/Q3;1;X30Y13/C0;X30Y13/C0/W230;1;X30Y13/Q3;;1;X30Y13/B3;X30Y13/B3/Q3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[177]": {
          "hide_name": 0,
          "bits": [ 8380 ] ,
          "attributes": {
            "ROUTING": "X30Y11/B1;X30Y11/B1/Q1;1;X30Y11/Q1;;1;X30Y11/W130;X30Y11/W130/Q1;1;X29Y11/A3;X29Y11/A3/W131;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2[3]": {
          "hide_name": 0,
          "bits": [ 8378 ] ,
          "attributes": {
            "ROUTING": "X29Y11/F3;;1;X29Y11/SN10;X29Y11/SN10/F3;1;X29Y12/D4;X29Y12/D4/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 8377 ] ,
          "attributes": {
            "ROUTING": "X30Y13/F0;;1;X30Y13/W130;X30Y13/W130/F0;1;X29Y13/N230;X29Y13/N230/W131;1;X29Y12/X08;X29Y12/X08/N231;1;X29Y12/C4;X29Y12/C4/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2[0]": {
          "hide_name": 0,
          "bits": [ 8376 ] ,
          "attributes": {
            "ROUTING": "X29Y12/S210;X29Y12/S210/Q1;1;X29Y12/A7;X29Y12/A7/S210;1;X29Y12/Q1;;1;X29Y12/E100;X29Y12/E100/Q1;1;X29Y12/A4;X29Y12/A4/E100;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[137]": {
          "hide_name": 0,
          "bits": [ 8373 ] ,
          "attributes": {
            "ROUTING": "X28Y11/N210;X28Y11/N210/S100;1;X28Y11/A3;X28Y11/A3/N210;1;X28Y11/Q3;;1;X28Y11/S100;X28Y11/S100/Q3;1;X28Y11/D5;X28Y11/D5/S100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[145]": {
          "hide_name": 0,
          "bits": [ 8372 ] ,
          "attributes": {
            "ROUTING": "X30Y10/SN20;X30Y10/SN20/Q4;1;X30Y11/W260;X30Y11/W260/S121;1;X28Y11/C5;X28Y11/C5/W262;1;X30Y10/Q4;;1;X30Y10/E130;X30Y10/E130/Q4;1;X30Y10/A6;X30Y10/A6/E130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[129]": {
          "hide_name": 0,
          "bits": [ 8370 ] ,
          "attributes": {
            "ROUTING": "X26Y11/EW20;X26Y11/EW20/Q0;1;X27Y11/E220;X27Y11/E220/E121;1;X28Y11/D6;X28Y11/D6/E221;1;X26Y11/Q0;;1;X26Y11/X01;X26Y11/X01/Q0;1;X26Y11/A0;X26Y11/A0/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[153]": {
          "hide_name": 0,
          "bits": [ 8369 ] ,
          "attributes": {
            "ROUTING": "X28Y12/N130;X28Y12/N130/Q5;1;X28Y12/A3;X28Y12/A3/N130;1;X28Y12/Q5;;1;X28Y12/SN10;X28Y12/SN10/Q5;1;X28Y11/C6;X28Y11/C6/N111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1[3]": {
          "hide_name": 0,
          "bits": [ 8367 ] ,
          "attributes": {
            "ROUTING": "X29Y12/F4;;1;X29Y12/N130;X29Y12/N130/F4;1;X29Y11/W270;X29Y11/W270/N131;1;X28Y11/X04;X28Y11/X04/W271;1;X28Y11/D4;X28Y11/D4/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 8366 ] ,
          "attributes": {
            "ROUTING": "X28Y11/F5;;1;X28Y11/X08;X28Y11/X08/F5;1;X28Y11/C4;X28Y11/C4/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 8365 ] ,
          "attributes": {
            "ROUTING": "X28Y11/F6;;1;X28Y11/N130;X28Y11/N130/F6;1;X28Y11/N240;X28Y11/N240/N130;1;X28Y11/B4;X28Y11/B4/N240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8363 ] ,
          "attributes": {
            "ROUTING": "X28Y11/F2;;1;X28Y11/D7;X28Y11/D7/F2;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8362 ] ,
          "attributes": {
            "ROUTING": "X31Y12/F1;;1;X31Y12/W210;X31Y12/W210/F1;1;X29Y12/W240;X29Y12/W240/W212;1;X28Y12/N240;X28Y12/N240/W241;1;X28Y11/X05;X28Y11/X05/N241;1;X28Y11/C7;X28Y11/C7/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8361 ] ,
          "attributes": {
            "ROUTING": "X28Y10/F6;;1;X28Y10/SN20;X28Y10/SN20/F6;1;X28Y11/B7;X28Y11/B7/S121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8359 ] ,
          "attributes": {
            "ROUTING": "X28Y11/F4;;1;X28Y11/W240;X28Y11/W240/F4;1;X26Y11/C2;X26Y11/C2/W242;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8358 ] ,
          "attributes": {
            "ROUTING": "X28Y11/F7;;1;X28Y11/W100;X28Y11/W100/F7;1;X27Y11/W240;X27Y11/W240/W101;1;X26Y11/X03;X26Y11/X03/W241;1;X26Y11/B2;X26Y11/B2/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8356 ] ,
          "attributes": {
            "ROUTING": "X22Y3/F7;;1;X22Y3/S820;X22Y3/S820/F7;1;X22Y11/S100;X22Y11/S100/S828;1;X22Y12/W240;X22Y12/W240/S101;1;X21Y12/N240;X21Y12/N240/W241;1;X21Y11/E240;X21Y11/E240/N241;1;X22Y11/C1;X22Y11/C1/E241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8355 ] ,
          "attributes": {
            "ROUTING": "X26Y11/F2;;1;X26Y11/W130;X26Y11/W130/F2;1;X25Y11/W270;X25Y11/W270/W131;1;X23Y11/W270;X23Y11/W270/W272;1;X22Y11/X04;X22Y11/X04/W271;1;X22Y11/B1;X22Y11/B1/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte[1]": {
          "hide_name": 0,
          "bits": [ 8353 ] ,
          "attributes": {
            "ROUTING": "X20Y11/Q1;;1;X20Y11/N130;X20Y11/N130/Q1;1;X20Y11/C6;X20Y11/C6/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:129.13-129.23",
            "hdlname": "externalFlash chosenByte"
          }
        },
        "externalFlash.chosenByte_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 8352 ] ,
          "attributes": {
            "ROUTING": "X22Y11/F1;;1;X22Y11/W130;X22Y11/W130/F1;1;X21Y11/W270;X21Y11/W270/W131;1;X20Y11/A1;X20Y11/A1/W271;1;X20Y11/XD1;X20Y11/XD1/A1;1"
          }
        },
        "externalFlash.dataInBuffer[18]": {
          "hide_name": 0,
          "bits": [ 8350 ] ,
          "attributes": {
            "ROUTING": "X23Y8/EW20;X23Y8/EW20/Q4;1;X22Y8/W220;X22Y8/W220/W121;1;X21Y8/D2;X21Y8/D2/W221;1;X23Y8/Q4;;1;X23Y8/X03;X23Y8/X03/Q4;1;X23Y8/B4;X23Y8/B4/X03;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[26]": {
          "hide_name": 0,
          "bits": [ 8349 ] ,
          "attributes": {
            "ROUTING": "X21Y8/X03;X21Y8/X03/Q4;1;X21Y8/A1;X21Y8/A1/X03;1;X21Y8/Q4;;1;X21Y8/E100;X21Y8/E100/Q4;1;X21Y8/W220;X21Y8/W220/E100;1;X21Y8/C2;X21Y8/C2/W220;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[2]": {
          "hide_name": 0,
          "bits": [ 8347 ] ,
          "attributes": {
            "ROUTING": "X20Y6/D7;X20Y6/D7/X07;1;X20Y6/Q4;;1;X20Y6/X07;X20Y6/X07/Q4;1;X20Y6/A4;X20Y6/A4/X07;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[10]": {
          "hide_name": 0,
          "bits": [ 8346 ] ,
          "attributes": {
            "ROUTING": "X20Y6/S100;X20Y6/S100/Q0;1;X20Y6/B0;X20Y6/B0/S100;1;X20Y6/Q0;;1;X20Y6/N130;X20Y6/N130/Q0;1;X20Y6/C7;X20Y6/C7/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[42]": {
          "hide_name": 0,
          "bits": [ 8344 ] ,
          "attributes": {
            "ROUTING": "X31Y7/S100;X31Y7/S100/Q2;1;X31Y7/D5;X31Y7/D5/S100;1;X31Y7/Q2;;1;X31Y7/N130;X31Y7/N130/Q2;1;X31Y7/A3;X31Y7/A3/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[58]": {
          "hide_name": 0,
          "bits": [ 8343 ] ,
          "attributes": {
            "ROUTING": "X31Y7/C5;X31Y7/C5/N100;1;X31Y7/Q1;;1;X31Y7/N100;X31Y7/N100/Q1;1;X31Y7/A0;X31Y7/A0/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[34]": {
          "hide_name": 0,
          "bits": [ 8341 ] ,
          "attributes": {
            "ROUTING": "X29Y6/X07;X29Y6/X07/Q4;1;X29Y6/A5;X29Y6/A5/X07;1;X29Y6/Q4;;1;X29Y6/SN20;X29Y6/SN20/Q4;1;X29Y7/E220;X29Y7/E220/S121;1;X30Y7/D2;X30Y7/D2/E221;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[50]": {
          "hide_name": 0,
          "bits": [ 8340 ] ,
          "attributes": {
            "ROUTING": "X30Y8/S100;X30Y8/S100/Q0;1;X30Y8/B0;X30Y8/B0/S100;1;X30Y8/Q0;;1;X30Y8/SN20;X30Y8/SN20/Q0;1;X30Y7/C2;X30Y7/C2/N121;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8338 ] ,
          "attributes": {
            "ROUTING": "X31Y7/F5;;1;X31Y7/W250;X31Y7/W250/F5;1;X30Y7/N250;X30Y7/N250/W251;1;X30Y7/B6;X30Y7/B6/N250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8337 ] ,
          "attributes": {
            "ROUTING": "X30Y7/F2;;1;X30Y7/X01;X30Y7/X01/F2;1;X30Y7/A6;X30Y7/A6/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[66]": {
          "hide_name": 0,
          "bits": [ 8335 ] ,
          "attributes": {
            "ROUTING": "X18Y4/N810;X18Y4/N810/Q2;1;X18Y3/S210;X18Y3/S210/S818;1;X18Y4/B2;X18Y4/B2/S211;1;X18Y4/N270;X18Y4/N270/W130;1;X18Y4/D7;X18Y4/D7/N270;1;X18Y4/W130;X18Y4/W130/Q2;1;X18Y4/Q2;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[74]": {
          "hide_name": 0,
          "bits": [ 8334 ] ,
          "attributes": {
            "ROUTING": "X17Y4/EW20;X17Y4/EW20/Q0;1;X18Y4/C7;X18Y4/C7/E121;1;X17Y4/Q0;;1;X17Y4/N100;X17Y4/N100/Q0;1;X17Y4/A1;X17Y4/A1/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[82]": {
          "hide_name": 0,
          "bits": [ 8332 ] ,
          "attributes": {
            "ROUTING": "X19Y6/N100;X19Y6/N100/Q1;1;X19Y6/A1;X19Y6/A1/N100;1;X19Y6/Q1;;1;X19Y6/S210;X19Y6/S210/Q1;1;X19Y6/A7;X19Y6/A7/S210;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2[3]": {
          "hide_name": 0,
          "bits": [ 8330 ] ,
          "attributes": {
            "ROUTING": "X19Y6/F7;;1;X19Y6/X08;X19Y6/X08/F7;1;X19Y6/D3;X19Y6/D3/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 8329 ] ,
          "attributes": {
            "ROUTING": "X18Y4/F7;;1;X18Y4/S100;X18Y4/S100/F7;1;X18Y5/S240;X18Y5/S240/S101;1;X18Y6/E240;X18Y6/E240/S241;1;X19Y6/C3;X19Y6/C3/E241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2[0]": {
          "hide_name": 0,
          "bits": [ 8328 ] ,
          "attributes": {
            "ROUTING": "X20Y6/S130;X20Y6/S130/Q3;1;X20Y6/W250;X20Y6/W250/S130;1;X19Y6/A3;X19Y6/A3/W251;1;X20Y6/Q3;;1;X20Y6/X02;X20Y6/X02/Q3;1;X20Y6/A3;X20Y6/A3/X02;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[114]": {
          "hide_name": 0,
          "bits": [ 8325 ] ,
          "attributes": {
            "ROUTING": "X19Y5/S240;X19Y5/S240/Q4;1;X19Y5/B1;X19Y5/B1/S240;1;X19Y5/Q4;;1;X19Y5/S130;X19Y5/S130/Q4;1;X19Y5/D7;X19Y5/D7/S130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[122]": {
          "hide_name": 0,
          "bits": [ 8324 ] ,
          "attributes": {
            "ROUTING": "X19Y4/E100;X19Y4/E100/Q4;1;X19Y4/A4;X19Y4/A4/E100;1;X19Y4/Q4;;1;X19Y4/S130;X19Y4/S130/Q4;1;X19Y5/C7;X19Y5/C7/S131;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[98]": {
          "hide_name": 0,
          "bits": [ 8322 ] ,
          "attributes": {
            "ROUTING": "X17Y5/S130;X17Y5/S130/Q5;1;X17Y5/D6;X17Y5/D6/S130;1;X17Y5/Q5;;1;X17Y5/E250;X17Y5/E250/Q5;1;X17Y5/B5;X17Y5/B5/E250;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[106]": {
          "hide_name": 0,
          "bits": [ 8321 ] ,
          "attributes": {
            "ROUTING": "X17Y5/N100;X17Y5/N100/Q1;1;X17Y5/A1;X17Y5/A1/N100;1;X17Y5/Q1;;1;X17Y5/X06;X17Y5/X06/Q1;1;X17Y5/C6;X17Y5/C6/X06;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1[3]": {
          "hide_name": 0,
          "bits": [ 8319 ] ,
          "attributes": {
            "ROUTING": "X19Y6/F3;;1;X19Y6/N230;X19Y6/N230/F3;1;X19Y5/X08;X19Y5/X08/N231;1;X19Y5/D3;X19Y5/D3/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 8318 ] ,
          "attributes": {
            "ROUTING": "X19Y5/F7;;1;X19Y5/X04;X19Y5/X04/F7;1;X19Y5/C3;X19Y5/C3/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 8317 ] ,
          "attributes": {
            "ROUTING": "X17Y5/F6;;1;X17Y5/EW20;X17Y5/EW20/F6;1;X18Y5/E260;X18Y5/E260/E121;1;X19Y5/X03;X19Y5/X03/E261;1;X19Y5/B3;X19Y5/B3/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8315 ] ,
          "attributes": {
            "ROUTING": "X30Y7/F6;;1;X30Y7/W130;X30Y7/W130/F6;1;X29Y7/W830;X29Y7/W830/W131;1;X21Y7/E260;X21Y7/E260/W838;1;X21Y7/D3;X21Y7/D3/E260;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8314 ] ,
          "attributes": {
            "ROUTING": "X21Y8/F2;;1;X21Y8/SN20;X21Y8/SN20/F2;1;X21Y7/C3;X21Y7/C3/N121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8313 ] ,
          "attributes": {
            "ROUTING": "X20Y6/F7;;1;X20Y6/E100;X20Y6/E100/F7;1;X21Y6/S240;X21Y6/S240/E101;1;X21Y7/W240;X21Y7/W240/S241;1;X21Y7/B3;X21Y7/B3/W240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[210]": {
          "hide_name": 0,
          "bits": [ 8311 ] ,
          "attributes": {
            "ROUTING": "X18Y7/B3;X18Y7/B3/Q3;1;X18Y7/Q3;;1;X18Y7/X02;X18Y7/X02/Q3;1;X18Y7/D6;X18Y7/D6/X02;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[218]": {
          "hide_name": 0,
          "bits": [ 8310 ] ,
          "attributes": {
            "ROUTING": "X18Y6/S240;X18Y6/S240/Q4;1;X18Y7/X05;X18Y7/X05/S241;1;X18Y7/C6;X18Y7/C6/X05;1;X18Y6/Q4;;1;X18Y6/X07;X18Y6/X07/Q4;1;X18Y6/B7;X18Y6/B7/X07;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[194]": {
          "hide_name": 0,
          "bits": [ 8308 ] ,
          "attributes": {
            "ROUTING": "X17Y7/B1;X17Y7/B1/Q1;1;X17Y7/Q1;;1;X17Y7/X02;X17Y7/X02/Q1;1;X17Y7/D6;X17Y7/D6/X02;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[202]": {
          "hide_name": 0,
          "bits": [ 8307 ] ,
          "attributes": {
            "ROUTING": "X16Y6/N100;X16Y6/N100/Q5;1;X16Y6/S200;X16Y6/S200/N100;1;X16Y6/A4;X16Y6/A4/S200;1;X16Y6/Q5;;1;X16Y6/S130;X16Y6/S130/Q5;1;X16Y7/E230;X16Y7/E230/S131;1;X17Y7/S230;X17Y7/S230/E231;1;X17Y7/C6;X17Y7/C6/S230;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[226]": {
          "hide_name": 0,
          "bits": [ 8305 ] ,
          "attributes": {
            "ROUTING": "X19Y1/W130;X19Y1/W130/Q1;1;X19Y1/N270;X19Y1/N270/W130;1;X19Y1/D7;X19Y1/D7/N270;1;X19Y1/Q1;;1;X19Y1/N100;X19Y1/N100/Q1;1;X19Y1/A0;X19Y1/A0/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[250]": {
          "hide_name": 0,
          "bits": [ 8304 ] ,
          "attributes": {
            "ROUTING": "X19Y1/N130;X19Y1/N130/Q5;1;X19Y1/C7;X19Y1/C7/N130;1;X19Y1/Q5;;1;X19Y1/S130;X19Y1/S130/Q5;1;X19Y1/B3;X19Y1/B3/S130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[234]": {
          "hide_name": 0,
          "bits": [ 8302 ] ,
          "attributes": {
            "ROUTING": "X17Y1/A5;X17Y1/A5/Q5;1;X17Y1/Q5;;1;X17Y1/E100;X17Y1/E100/Q5;1;X18Y1/D5;X18Y1/D5/E101;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[242]": {
          "hide_name": 0,
          "bits": [ 8301 ] ,
          "attributes": {
            "ROUTING": "X18Y1/N100;X18Y1/N100/Q2;1;X18Y1/C5;X18Y1/C5/N100;1;X18Y1/Q2;;1;X18Y1/S130;X18Y1/S130/Q2;1;X18Y1/B2;X18Y1/B2/S130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8299 ] ,
          "attributes": {
            "ROUTING": "X19Y1/F7;;1;X19Y1/EW10;X19Y1/EW10/F7;1;X18Y1/B7;X18Y1/B7/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8298 ] ,
          "attributes": {
            "ROUTING": "X18Y1/F5;;1;X18Y1/A7;X18Y1/A7/F5;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[146]": {
          "hide_name": 0,
          "bits": [ 8296 ] ,
          "attributes": {
            "ROUTING": "X22Y10/W240;X22Y10/W240/W101;1;X22Y10/B3;X22Y10/B3/W240;1;X23Y10/Q4;;1;X23Y10/W100;X23Y10/W100/Q4;1;X23Y10/B4;X23Y10/B4/W100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[154]": {
          "hide_name": 0,
          "bits": [ 8295 ] ,
          "attributes": {
            "ROUTING": "X21Y10/EW10;X21Y10/EW10/Q1;1;X22Y10/A3;X22Y10/A3/E111;1;X21Y10/Q1;;1;X21Y10/B1;X21Y10/B1/Q1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[162]": {
          "hide_name": 0,
          "bits": [ 8293 ] ,
          "attributes": {
            "ROUTING": "X30Y7/X05;X30Y7/X05/Q0;1;X30Y7/B7;X30Y7/B7/X05;1;X30Y7/Q0;;1;X30Y7/W200;X30Y7/W200/Q0;1;X29Y7/D5;X29Y7/D5/W201;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[170]": {
          "hide_name": 0,
          "bits": [ 8292 ] ,
          "attributes": {
            "ROUTING": "X29Y7/S130;X29Y7/S130/Q2;1;X29Y7/B3;X29Y7/B3/S130;1;X29Y7/Q2;;1;X29Y7/S220;X29Y7/S220/Q2;1;X29Y7/C5;X29Y7/C5/S220;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_1_I3_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8290 ] ,
          "attributes": {
            "ROUTING": "X29Y7/F5;;1;X29Y7/S100;X29Y7/S100/F5;1;X29Y8/C2;X29Y8/C2/S101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_1_I3_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 8289 ] ,
          "attributes": {
            "ROUTING": "X29Y8/N250;X29Y8/N250/Q5;1;X29Y8/B7;X29Y8/B7/N250;1;X29Y8/Q5;;1;X29Y8/N130;X29Y8/N130/Q5;1;X29Y8/A2;X29Y8/A2/N130;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 8286 ] ,
          "attributes": {
            "ROUTING": "X29Y8/F2;;1;X29Y8/W100;X29Y8/W100/F2;1;X28Y8/W200;X28Y8/W200/W101;1;X27Y8/D7;X27Y8/D7/W201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_1_I3[1]": {
          "hide_name": 0,
          "bits": [ 8285 ] ,
          "attributes": {
            "ROUTING": "X27Y8/A4;X27Y8/A4/X07;1;X27Y8/Q4;;1;X27Y8/X07;X27Y8/X07/Q4;1;X27Y8/B7;X27Y8/B7/X07;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8282 ] ,
          "attributes": {
            "ROUTING": "X22Y10/F3;;1;X22Y10/S130;X22Y10/S130/F3;1;X22Y10/D7;X22Y10/D7/S130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 8281 ] ,
          "attributes": {
            "ROUTING": "X22Y11/X05;X22Y11/X05/Q2;1;X22Y11/A2;X22Y11/A2/X05;1;X22Y11/Q2;;1;X22Y11/N100;X22Y11/N100/Q2;1;X22Y10/B7;X22Y10/B7/N101;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 8277 ] ,
          "attributes": {
            "ROUTING": "X22Y14/X07;X22Y14/X07/Q4;1;X22Y14/B6;X22Y14/B6/X07;1;X22Y14/Q4;;1;X22Y14/E130;X22Y14/E130/Q4;1;X22Y14/A7;X22Y14/A7/E130;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[22]": {
          "hide_name": 0,
          "bits": [ 8274 ] ,
          "attributes": {
            "ROUTING": "X23Y15/E130;X23Y15/E130/Q2;1;X23Y15/A7;X23Y15/A7/E130;1;X23Y15/Q2;;1;X23Y15/S100;X23Y15/S100/Q2;1;X23Y15/N210;X23Y15/N210/S100;1;X23Y15/A2;X23Y15/A2/N210;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2[3]": {
          "hide_name": 0,
          "bits": [ 8272 ] ,
          "attributes": {
            "ROUTING": "X27Y8/F7;;1;X27Y8/W820;X27Y8/W820/F7;1;X19Y8/E270;X19Y8/E270/W828;1;X21Y8/E220;X21Y8/E220/E272;1;X22Y8/D3;X22Y8/D3/E221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 8271 ] ,
          "attributes": {
            "ROUTING": "X22Y10/F7;;1;X22Y10/N130;X22Y10/N130/F7;1;X22Y9/N270;X22Y9/N270/N131;1;X22Y8/X04;X22Y8/X04/N271;1;X22Y8/C3;X22Y8/C3/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2[0]": {
          "hide_name": 0,
          "bits": [ 8270 ] ,
          "attributes": {
            "ROUTING": "X22Y8/N130;X22Y8/N130/Q4;1;X22Y8/A3;X22Y8/A3/N130;1;X22Y8/Q4;;1;X22Y8/E100;X22Y8/E100/Q4;1;X22Y8/A4;X22Y8/A4/E100;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8267 ] ,
          "attributes": {
            "ROUTING": "X18Y1/F7;;1;X18Y1/S270;X18Y1/S270/F7;1;X18Y3/S220;X18Y3/S220/S272;1;X18Y5/S230;X18Y5/S230/S222;1;X18Y7/S260;X18Y7/S260/S232;1;X18Y7/D1;X18Y7/D1/S260;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8266 ] ,
          "attributes": {
            "ROUTING": "X18Y7/F6;;1;X18Y7/C1;X18Y7/C1/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8265 ] ,
          "attributes": {
            "ROUTING": "X17Y7/F6;;1;X17Y7/E130;X17Y7/E130/F6;1;X18Y7/B1;X18Y7/B1/E131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 8263 ] ,
          "attributes": {
            "ROUTING": "X22Y8/F3;;1;X22Y8/EW20;X22Y8/EW20/F3;1;X21Y8/W260;X21Y8/W260/W121;1;X19Y8/C3;X19Y8/C3/W262;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 8262 ] ,
          "attributes": {
            "ROUTING": "X18Y7/F1;;1;X18Y7/S130;X18Y7/S130/F1;1;X18Y8/E230;X18Y8/E230/S131;1;X19Y8/B3;X19Y8/B3/E231;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8260 ] ,
          "attributes": {
            "ROUTING": "X19Y5/F3;;1;X19Y5/E100;X19Y5/E100/F3;1;X19Y5/S220;X19Y5/S220/E100;1;X19Y7/W220;X19Y7/W220/S222;1;X19Y7/C2;X19Y7/C2/W220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8259 ] ,
          "attributes": {
            "ROUTING": "X21Y7/F3;;1;X21Y7/S100;X21Y7/S100/F3;1;X21Y7/W210;X21Y7/W210/S100;1;X19Y7/B2;X19Y7/B2/W212;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8257 ] ,
          "attributes": {
            "ROUTING": "X19Y8/F3;;1;X19Y8/N100;X19Y8/N100/F3;1;X19Y8/C4;X19Y8/C4/N100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8256 ] ,
          "attributes": {
            "ROUTING": "X19Y7/F2;;1;X19Y7/SN10;X19Y7/SN10/F2;1;X19Y8/E250;X19Y8/E250/S111;1;X19Y8/B4;X19Y8/B4/E250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte[2]": {
          "hide_name": 0,
          "bits": [ 8254 ] ,
          "attributes": {
            "ROUTING": "X19Y11/Q0;;1;X19Y11/N130;X19Y11/N130/Q0;1;X19Y11/C7;X19Y11/C7/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:129.13-129.23",
            "hdlname": "externalFlash chosenByte"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 8253 ] ,
          "attributes": {
            "ROUTING": "X19Y8/F4;;1;X19Y8/S130;X19Y8/S130/F4;1;X19Y9/S230;X19Y9/S230/S131;1;X19Y11/B0;X19Y11/B0/S232;1;X19Y11/XD0;X19Y11/XD0/B0;1"
          }
        },
        "externalFlash.dataInBuffer[203]": {
          "hide_name": 0,
          "bits": [ 8251 ] ,
          "attributes": {
            "ROUTING": "X16Y5/SN10;X16Y5/SN10/Q3;1;X16Y6/D6;X16Y6/D6/S111;1;X16Y5/Q3;;1;X16Y5/N100;X16Y5/N100/Q3;1;X16Y5/A0;X16Y5/A0/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[211]": {
          "hide_name": 0,
          "bits": [ 8250 ] ,
          "attributes": {
            "ROUTING": "X16Y6/E220;X16Y6/E220/Q2;1;X16Y6/C6;X16Y6/C6/E220;1;X16Y6/Q2;;1;X16Y6/X01;X16Y6/X01/Q2;1;X16Y6/B2;X16Y6/B2/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[195]": {
          "hide_name": 0,
          "bits": [ 8248 ] ,
          "attributes": {
            "ROUTING": "X17Y6/N200;X17Y6/N200/Q0;1;X17Y6/A0;X17Y6/A0/N200;1;X17Y6/Q0;;1;X17Y6/E100;X17Y6/E100/Q0;1;X18Y6/D6;X18Y6/D6/E101;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[219]": {
          "hide_name": 0,
          "bits": [ 8247 ] ,
          "attributes": {
            "ROUTING": "X18Y6/N130;X18Y6/N130/Q3;1;X18Y6/C6;X18Y6/C6/N130;1;X18Y6/Q3;;1;X18Y6/X02;X18Y6/X02/Q3;1;X18Y6/A3;X18Y6/A3/X02;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[235]": {
          "hide_name": 0,
          "bits": [ 8245 ] ,
          "attributes": {
            "ROUTING": "X17Y2/W100;X17Y2/W100/Q4;1;X17Y2/D1;X17Y2/D1/W100;1;X17Y2/Q4;;1;X17Y2/X07;X17Y2/X07/Q4;1;X17Y2/A4;X17Y2/A4/X07;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[251]": {
          "hide_name": 0,
          "bits": [ 8244 ] ,
          "attributes": {
            "ROUTING": "X17Y2/X05;X17Y2/X05/Q2;1;X17Y2/B7;X17Y2/B7/X05;1;X17Y2/Q2;;1;X17Y2/E100;X17Y2/E100/Q2;1;X17Y2/C1;X17Y2/C1/E100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[227]": {
          "hide_name": 0,
          "bits": [ 8242 ] ,
          "attributes": {
            "ROUTING": "X18Y1/B4;X18Y1/B4/W100;1;X18Y1/Q4;;1;X18Y1/W100;X18Y1/W100/Q4;1;X18Y1/D0;X18Y1/D0/W100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[243]": {
          "hide_name": 0,
          "bits": [ 8241 ] ,
          "attributes": {
            "ROUTING": "X20Y1/EW20;X20Y1/EW20/Q3;1;X19Y1/W260;X19Y1/W260/W121;1;X18Y1/C0;X18Y1/C0/W261;1;X20Y1/Q3;;1;X20Y1/X06;X20Y1/X06/Q3;1;X20Y1/A6;X20Y1/A6/X06;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8239 ] ,
          "attributes": {
            "ROUTING": "X17Y2/F1;;1;X17Y2/EW10;X17Y2/EW10/F1;1;X18Y2/E250;X18Y2/E250/E111;1;X18Y2/B4;X18Y2/B4/E250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8238 ] ,
          "attributes": {
            "ROUTING": "X18Y1/F0;;1;X18Y1/S100;X18Y1/S100/F0;1;X18Y2/A4;X18Y2/A4/S101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[163]": {
          "hide_name": 0,
          "bits": [ 8236 ] ,
          "attributes": {
            "ROUTING": "X26Y8/N130;X26Y8/N130/Q2;1;X26Y8/A2;X26Y8/A2/N130;1;X26Y8/Q2;;1;X26Y8/SN20;X26Y8/SN20/Q2;1;X26Y9/S260;X26Y9/S260/S121;1;X26Y10/D7;X26Y10/D7/S261;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[171]": {
          "hide_name": 0,
          "bits": [ 8235 ] ,
          "attributes": {
            "ROUTING": "X26Y10/N240;X26Y10/N240/N130;1;X26Y10/B5;X26Y10/B5/N240;1;X26Y10/Q5;;1;X26Y10/N130;X26Y10/N130/Q5;1;X26Y10/C7;X26Y10/C7/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[179]": {
          "hide_name": 0,
          "bits": [ 8233 ] ,
          "attributes": {
            "ROUTING": "X29Y10/B3;X29Y10/B3/Q3;1;X29Y10/Q3;;1;X29Y10/X06;X29Y10/X06/Q3;1;X29Y10/D1;X29Y10/D1/X06;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[187]": {
          "hide_name": 0,
          "bits": [ 8232 ] ,
          "attributes": {
            "ROUTING": "X29Y10/A4;X29Y10/A4/E100;1;X29Y10/Q4;;1;X29Y10/E100;X29Y10/E100/Q4;1;X29Y10/C1;X29Y10/C1/E100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[147]": {
          "hide_name": 0,
          "bits": [ 8230 ] ,
          "attributes": {
            "ROUTING": "X27Y10/W130;X27Y10/W130/Q3;1;X27Y10/W270;X27Y10/W270/W130;1;X27Y10/D4;X27Y10/D4/W270;1;X27Y10/A3;X27Y10/A3/N130;1;X27Y10/Q3;;1;X27Y10/N130;X27Y10/N130/Q3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[155]": {
          "hide_name": 0,
          "bits": [ 8229 ] ,
          "attributes": {
            "ROUTING": "X27Y8/W130;X27Y8/W130/Q3;1;X27Y8/B6;X27Y8/B6/W130;1;X27Y8/Q3;;1;X27Y8/SN20;X27Y8/SN20/Q3;1;X27Y9/S220;X27Y9/S220/S121;1;X27Y10/C4;X27Y10/C4/S221;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[131]": {
          "hide_name": 0,
          "bits": [ 8227 ] ,
          "attributes": {
            "ROUTING": "X28Y8/EW20;X28Y8/EW20/Q0;1;X27Y8/D1;X27Y8/D1/W121;1;X28Y8/Q0;;1;X28Y8/S100;X28Y8/S100/Q0;1;X28Y8/B0;X28Y8/B0/S100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[139]": {
          "hide_name": 0,
          "bits": [ 8226 ] ,
          "attributes": {
            "ROUTING": "X27Y8/N130;X27Y8/N130/Q2;1;X27Y8/A2;X27Y8/A2/N130;1;X27Y8/Q2;;1;X27Y8/X01;X27Y8/X01/Q2;1;X27Y8/C1;X27Y8/C1/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8224 ] ,
          "attributes": {
            "ROUTING": "X27Y10/F4;;1;X27Y10/X03;X27Y10/X03/F4;1;X27Y10/B2;X27Y10/B2/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8223 ] ,
          "attributes": {
            "ROUTING": "X27Y8/F1;;1;X27Y8/SN10;X27Y8/SN10/F1;1;X27Y9/S250;X27Y9/S250/S111;1;X27Y10/A2;X27Y10/A2/S251;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1[3]": {
          "hide_name": 0,
          "bits": [ 8221 ] ,
          "attributes": {
            "ROUTING": "X27Y10/F2;;1;X27Y10/D5;X27Y10/D5/F2;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 8220 ] ,
          "attributes": {
            "ROUTING": "X26Y10/F7;;1;X26Y10/EW20;X26Y10/EW20/F7;1;X27Y10/C5;X27Y10/C5/E121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 8219 ] ,
          "attributes": {
            "ROUTING": "X29Y10/F1;;1;X29Y10/W210;X29Y10/W210/F1;1;X27Y10/B5;X27Y10/B5/W212;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8217 ] ,
          "attributes": {
            "ROUTING": "X18Y2/F4;;1;X18Y2/S820;X18Y2/S820/F4;1;X18Y6/E270;X18Y6/E270/S824;1;X18Y6/D0;X18Y6/D0/E270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8216 ] ,
          "attributes": {
            "ROUTING": "X16Y6/F6;;1;X16Y6/E100;X16Y6/E100/F6;1;X17Y6/E240;X17Y6/E240/E101;1;X18Y6/C0;X18Y6/C0/E241;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8215 ] ,
          "attributes": {
            "ROUTING": "X18Y6/F6;;1;X18Y6/S100;X18Y6/S100/F6;1;X18Y6/B0;X18Y6/B0/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[91]": {
          "hide_name": 0,
          "bits": [ 8213 ] ,
          "attributes": {
            "ROUTING": "X19Y10/X05;X19Y10/X05/Q2;1;X19Y10/A2;X19Y10/A2/X05;1;X19Y10/Q2;;1;X19Y10/S100;X19Y10/S100/Q2;1;X19Y10/B0;X19Y10/B0/S100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[83]": {
          "hide_name": 0,
          "bits": [ 8211 ] ,
          "attributes": {
            "ROUTING": "X19Y10/X06;X19Y10/X06/Q3;1;X19Y10/A6;X19Y10/A6/X06;1;X19Y10/Q3;;1;X19Y10/W130;X19Y10/W130/Q3;1;X19Y10/B7;X19Y10/B7/W130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT4_F_I3_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 8209 ] ,
          "attributes": {
            "ROUTING": "X19Y10/F0;;1;X19Y10/N200;X19Y10/N200/F0;1;X19Y8/D1;X19Y8/D1/N202;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT4_F_I3_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8208 ] ,
          "attributes": {
            "ROUTING": "X19Y10/F6;;1;X19Y10/N130;X19Y10/N130/F6;1;X19Y9/N230;X19Y9/N230/N131;1;X19Y8/W230;X19Y8/W230/N231;1;X19Y8/C1;X19Y8/C1/W230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT4_F_I3_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 8207 ] ,
          "attributes": {
            "ROUTING": "X20Y8/B1;X20Y8/B1/Q1;1;X20Y8/Q1;;1;X20Y8/W130;X20Y8/W130/Q1;1;X19Y8/A1;X19Y8/A1/W131;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[99]": {
          "hide_name": 0,
          "bits": [ 8203 ] ,
          "attributes": {
            "ROUTING": "X21Y3/W100;X21Y3/W100/Q4;1;X21Y3/B4;X21Y3/B4/W100;1;X21Y3/B3;X21Y3/B3/W240;1;X21Y3/Q4;;1;X21Y3/W240;X21Y3/W240/Q4;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[115]": {
          "hide_name": 0,
          "bits": [ 8202 ] ,
          "attributes": {
            "ROUTING": "X21Y3/A5;X21Y3/A5/Q5;1;X21Y3/Q5;;1;X21Y3/N130;X21Y3/N130/Q5;1;X21Y3/A3;X21Y3/A3/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT4_F_1_I3_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8200 ] ,
          "attributes": {
            "ROUTING": "X21Y3/F3;;1;X21Y3/W130;X21Y3/W130/F3;1;X20Y3/S230;X20Y3/S230/W131;1;X20Y3/C7;X20Y3/C7/S230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT4_F_1_I3_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 8199 ] ,
          "attributes": {
            "ROUTING": "X19Y3/N200;X19Y3/N200/Q0;1;X19Y3/A0;X19Y3/A0/N200;1;X19Y3/Q0;;1;X19Y3/EW10;X19Y3/EW10/Q0;1;X20Y3/A7;X20Y3/A7/E111;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 8196 ] ,
          "attributes": {
            "ROUTING": "X20Y3/F7;;1;X20Y3/S270;X20Y3/S270/F7;1;X20Y5/X08;X20Y5/X08/S272;1;X20Y5/D3;X20Y5/D3/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT4_F_1_I3[1]": {
          "hide_name": 0,
          "bits": [ 8195 ] ,
          "attributes": {
            "ROUTING": "X19Y3/E100;X19Y3/E100/Q5;1;X20Y3/S240;X20Y3/S240/E101;1;X20Y5/W240;X20Y5/W240/S242;1;X20Y5/B3;X20Y5/B3/W240;1;X19Y3/Q5;;1;X19Y3/E130;X19Y3/E130/Q5;1;X19Y3/A6;X19Y3/A6/E130;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8192 ] ,
          "attributes": {
            "ROUTING": "X19Y8/F1;;1;X19Y8/X02;X19Y8/X02/F1;1;X19Y8/D7;X19Y8/D7/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 8191 ] ,
          "attributes": {
            "ROUTING": "X18Y10/B5;X18Y10/B5/E250;1;X18Y10/Q5;;1;X18Y10/E250;X18Y10/E250/Q5;1;X19Y10/N250;X19Y10/N250/E251;1;X19Y8/B7;X19Y8/B7/N252;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[11]": {
          "hide_name": 0,
          "bits": [ 8188 ] ,
          "attributes": {
            "ROUTING": "X25Y10/EW20;X25Y10/EW20/Q5;1;X24Y10/D6;X24Y10/D6/W121;1;X25Y10/Q5;;1;X25Y10/N100;X25Y10/N100/Q5;1;X25Y10/A1;X25Y10/A1/N100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[19]": {
          "hide_name": 0,
          "bits": [ 8187 ] ,
          "attributes": {
            "ROUTING": "X24Y10/C6;X24Y10/C6/X08;1;X24Y10/Q5;;1;X24Y10/X08;X24Y10/X08/Q5;1;X24Y10/B4;X24Y10/B4/X08;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[3]": {
          "hide_name": 0,
          "bits": [ 8185 ] ,
          "attributes": {
            "ROUTING": "X23Y7/EW20;X23Y7/EW20/Q2;1;X24Y7/S260;X24Y7/S260/E121;1;X24Y8/D7;X24Y8/D7/S261;1;X23Y7/Q2;;1;X23Y7/X05;X23Y7/X05/Q2;1;X23Y7/A2;X23Y7/A2/X05;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[27]": {
          "hide_name": 0,
          "bits": [ 8184 ] ,
          "attributes": {
            "ROUTING": "X24Y8/X02;X24Y8/X02/Q3;1;X24Y8/A3;X24Y8/A3/X02;1;X24Y8/Q3;;1;X24Y8/S230;X24Y8/S230/Q3;1;X24Y8/C7;X24Y8/C7/S230;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[43]": {
          "hide_name": 0,
          "bits": [ 8182 ] ,
          "attributes": {
            "ROUTING": "X30Y12/X07;X30Y12/X07/Q4;1;X30Y12/D7;X30Y12/D7/X07;1;X30Y12/Q4;;1;X30Y12/W100;X30Y12/W100/Q4;1;X30Y12/B4;X30Y12/B4/W100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[51]": {
          "hide_name": 0,
          "bits": [ 8181 ] ,
          "attributes": {
            "ROUTING": "X30Y12/X01;X30Y12/X01/Q2;1;X30Y12/B5;X30Y12/B5/X01;1;X30Y12/Q2;;1;X30Y12/E220;X30Y12/E220/Q2;1;X30Y12/C7;X30Y12/C7/E220;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[35]": {
          "hide_name": 0,
          "bits": [ 8179 ] ,
          "attributes": {
            "ROUTING": "X31Y11/EW20;X31Y11/EW20/Q3;1;X30Y11/D2;X30Y11/D2/W121;1;X31Y11/Q3;;1;X31Y11/S130;X31Y11/S130/Q3;1;X31Y11/B2;X31Y11/B2/S130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[59]": {
          "hide_name": 0,
          "bits": [ 8178 ] ,
          "attributes": {
            "ROUTING": "X30Y11/E130;X30Y11/E130/Q4;1;X30Y11/C2;X30Y11/C2/E130;1;X30Y11/Q4;;1;X30Y11/E100;X30Y11/E100/Q4;1;X30Y11/A4;X30Y11/A4/E100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT2_F_I1_LUT4_F_I1_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8176 ] ,
          "attributes": {
            "ROUTING": "X30Y12/F7;;1;X30Y12/N270;X30Y12/N270/F7;1;X30Y11/B6;X30Y11/B6/N271;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT2_F_I1_LUT4_F_I1_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8175 ] ,
          "attributes": {
            "ROUTING": "X30Y11/F2;;1;X30Y11/X01;X30Y11/X01/F2;1;X30Y11/A6;X30Y11/A6/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT2_F_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8173 ] ,
          "attributes": {
            "ROUTING": "X30Y11/F6;;1;X30Y11/N130;X30Y11/N130/F6;1;X30Y10/W830;X30Y10/W830/N131;1;X22Y10/E250;X22Y10/E250/W838;1;X24Y10/X04;X24Y10/X04/E252;1;X24Y10/D7;X24Y10/D7/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT2_F_I1_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8172 ] ,
          "attributes": {
            "ROUTING": "X24Y10/F6;;1;X24Y10/C7;X24Y10/C7/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT2_F_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8171 ] ,
          "attributes": {
            "ROUTING": "X24Y8/F7;;1;X24Y8/S270;X24Y8/S270/F7;1;X24Y10/B7;X24Y10/B7/S272;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8169 ] ,
          "attributes": {
            "ROUTING": "X24Y10/F7;;1;X24Y10/EW10;X24Y10/EW10/F7;1;X23Y10/B1;X23Y10/B1/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 8167 ] ,
          "attributes": {
            "ROUTING": "X23Y10/F1;;1;X23Y10/EW20;X23Y10/EW20/F1;1;X22Y10/W220;X22Y10/W220/W121;1;X20Y10/N220;X20Y10/N220/W222;1;X20Y8/C7;X20Y8/C7/N222;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 8166 ] ,
          "attributes": {
            "ROUTING": "X20Y5/F3;;1;X20Y5/S100;X20Y5/S100/F3;1;X20Y6/S240;X20Y6/S240/S101;1;X20Y8/E240;X20Y8/E240/S242;1;X20Y8/B7;X20Y8/B7/E240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 8165 ] ,
          "attributes": {
            "ROUTING": "X19Y8/F7;;1;X19Y8/EW10;X19Y8/EW10/F7;1;X20Y8/A7;X20Y8/A7/E111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8163 ] ,
          "attributes": {
            "ROUTING": "X27Y10/F5;;1;X27Y10/SN10;X27Y10/SN10/F5;1;X27Y9/W250;X27Y9/W250/N111;1;X25Y9/W200;X25Y9/W200/W252;1;X23Y9/W200;X23Y9/W200/W202;1;X21Y9/N200;X21Y9/N200/W202;1;X21Y8/C7;X21Y8/C7/N201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8162 ] ,
          "attributes": {
            "ROUTING": "X18Y6/F0;;1;X18Y6/EW20;X18Y6/EW20/F0;1;X19Y6/E220;X19Y6/E220/E121;1;X21Y6/S220;X21Y6/S220/E222;1;X21Y8/X07;X21Y8/X07/S222;1;X21Y8/B7;X21Y8/B7/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8160 ] ,
          "attributes": {
            "ROUTING": "X20Y8/F7;;1;X20Y8/W100;X20Y8/W100/F7;1;X20Y8/E230;X20Y8/E230/W100;1;X20Y8/C5;X20Y8/C5/E230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8159 ] ,
          "attributes": {
            "ROUTING": "X21Y8/F7;;1;X21Y8/W270;X21Y8/W270/F7;1;X20Y8/X08;X20Y8/X08/W271;1;X20Y8/B5;X20Y8/B5/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte[3]": {
          "hide_name": 0,
          "bits": [ 8157 ] ,
          "attributes": {
            "ROUTING": "X20Y10/Q1;;1;X20Y10/S100;X20Y10/S100/Q1;1;X20Y11/C3;X20Y11/C3/S101;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:129.13-129.23",
            "hdlname": "externalFlash chosenByte"
          }
        },
        "externalFlash.chosenByte_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8156 ] ,
          "attributes": {
            "ROUTING": "X20Y8/F5;;1;X20Y8/S250;X20Y8/S250/F5;1;X20Y10/A1;X20Y10/A1/S252;1;X20Y10/XD1;X20Y10/XD1/A1;1"
          }
        },
        "externalFlash.dataInBuffer[12]": {
          "hide_name": 0,
          "bits": [ 8154 ] ,
          "attributes": {
            "ROUTING": "X21Y15/E130;X21Y15/E130/Q4;1;X21Y15/A6;X21Y15/A6/E130;1;X21Y15/Q4;;1;X21Y15/N240;X21Y15/N240/Q4;1;X21Y13/X03;X21Y13/X03/N242;1;X21Y13/D0;X21Y13/D0/X03;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[28]": {
          "hide_name": 0,
          "bits": [ 8153 ] ,
          "attributes": {
            "ROUTING": "X21Y13/N220;X21Y13/N220/Q2;1;X21Y13/C0;X21Y13/C0/N220;1;X21Y13/Q2;;1;X21Y13/E130;X21Y13/E130/Q2;1;X21Y13/A7;X21Y13/A7/E130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[4]": {
          "hide_name": 0,
          "bits": [ 8151 ] ,
          "attributes": {
            "ROUTING": "X21Y8/N100;X21Y8/N100/Q0;1;X21Y8/A0;X21Y8/A0/N100;1;X21Y8/Q0;;1;X21Y8/S100;X21Y8/S100/Q0;1;X21Y9/S240;X21Y9/S240/S101;1;X21Y11/S250;X21Y11/S250/S242;1;X21Y12/X06;X21Y12/X06/S251;1;X21Y12/D2;X21Y12/D2/X06;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[20]": {
          "hide_name": 0,
          "bits": [ 8150 ] ,
          "attributes": {
            "ROUTING": "X21Y12/A5;X21Y12/A5/Q5;1;X21Y12/Q5;;1;X21Y12/E130;X21Y12/E130/Q5;1;X21Y12/C2;X21Y12/C2/E130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[44]": {
          "hide_name": 0,
          "bits": [ 8148 ] ,
          "attributes": {
            "ROUTING": "X25Y15/E130;X25Y15/E130/Q2;1;X25Y15/A6;X25Y15/A6/E130;1;X25Y15/Q2;;1;X25Y15/S100;X25Y15/S100/Q2;1;X25Y15/D4;X25Y15/D4/S100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[60]": {
          "hide_name": 0,
          "bits": [ 8147 ] ,
          "attributes": {
            "ROUTING": "X24Y15/EW20;X24Y15/EW20/Q2;1;X25Y15/C4;X25Y15/C4/E121;1;X24Y15/Q2;;1;X24Y15/X05;X24Y15/X05/Q2;1;X24Y15/A2;X24Y15/A2/X05;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[36]": {
          "hide_name": 0,
          "bits": [ 8145 ] ,
          "attributes": {
            "ROUTING": "X26Y12/W130;X26Y12/W130/Q1;1;X26Y12/D3;X26Y12/D3/W130;1;X26Y12/Q1;;1;X26Y12/E210;X26Y12/E210/Q1;1;X26Y12/A1;X26Y12/A1/E210;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[52]": {
          "hide_name": 0,
          "bits": [ 8144 ] ,
          "attributes": {
            "ROUTING": "X27Y12/B6;X27Y12/B6/W130;1;X27Y12/Q0;;1;X27Y12/W130;X27Y12/W130/Q0;1;X26Y12/N230;X26Y12/N230/W131;1;X26Y12/C3;X26Y12/C3/N230;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8142 ] ,
          "attributes": {
            "ROUTING": "X25Y15/F4;;1;X25Y15/SN10;X25Y15/SN10/F4;1;X25Y14/N210;X25Y14/N210/N111;1;X25Y12/B2;X25Y12/B2/N212;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8141 ] ,
          "attributes": {
            "ROUTING": "X26Y12/F3;;1;X26Y12/EW10;X26Y12/EW10/F3;1;X25Y12/N210;X25Y12/N210/W111;1;X25Y12/A2;X25Y12/A2/N210;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[132]": {
          "hide_name": 0,
          "bits": [ 8139 ] ,
          "attributes": {
            "ROUTING": "X22Y14/N200;X22Y14/N200/Q0;1;X22Y14/A0;X22Y14/A0/N200;1;X22Y14/Q0;;1;X22Y14/SN10;X22Y14/SN10/Q0;1;X22Y15/D7;X22Y15/D7/S111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[148]": {
          "hide_name": 0,
          "bits": [ 8138 ] ,
          "attributes": {
            "ROUTING": "X22Y15/C7;X22Y15/C7/W101;1;X23Y15/Q1;;1;X23Y15/W100;X23Y15/W100/Q1;1;X23Y15/B5;X23Y15/B5/W100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[156]": {
          "hide_name": 0,
          "bits": [ 8136 ] ,
          "attributes": {
            "ROUTING": "X20Y15/E210;X20Y15/E210/Q1;1;X22Y15/S210;X22Y15/S210/E212;1;X22Y15/A6;X22Y15/A6/S210;1;X20Y15/Q1;;1;X20Y15/B1;X20Y15/B1/Q1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2[3]": {
          "hide_name": 0,
          "bits": [ 8134 ] ,
          "attributes": {
            "ROUTING": "X22Y15/F6;;1;X22Y15/S260;X22Y15/S260/F6;1;X22Y15/D1;X22Y15/D1/S260;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 8133 ] ,
          "attributes": {
            "ROUTING": "X22Y15/F7;;1;X22Y15/X04;X22Y15/X04/F7;1;X22Y15/C1;X22Y15/C1/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2[0]": {
          "hide_name": 0,
          "bits": [ 8132 ] ,
          "attributes": {
            "ROUTING": "X22Y15/N100;X22Y15/N100/Q5;1;X22Y15/A1;X22Y15/A1/N100;1;X22Y15/Q5;;1;X22Y15/A5;X22Y15/A5/Q5;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[172]": {
          "hide_name": 0,
          "bits": [ 8129 ] ,
          "attributes": {
            "ROUTING": "X26Y15/W100;X26Y15/W100/Q0;1;X25Y15/W240;X25Y15/W240/W101;1;X23Y15/X07;X23Y15/X07/W242;1;X23Y15/D6;X23Y15/D6/X07;1;X26Y15/Q0;;1;X26Y15/S130;X26Y15/S130/Q0;1;X26Y15/B2;X26Y15/B2/S130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[188]": {
          "hide_name": 0,
          "bits": [ 8128 ] ,
          "attributes": {
            "ROUTING": "X23Y15/S200;X23Y15/S200/Q0;1;X23Y15/A4;X23Y15/A4/S200;1;X23Y15/Q0;;1;X23Y15/N130;X23Y15/N130/Q0;1;X23Y15/C6;X23Y15/C6/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[164]": {
          "hide_name": 0,
          "bits": [ 8126 ] ,
          "attributes": {
            "ROUTING": "X24Y11/E210;X24Y11/E210/Q1;1;X24Y11/A1;X24Y11/A1/E210;1;X24Y11/Q1;;1;X24Y11/SN10;X24Y11/SN10/Q1;1;X24Y12/D6;X24Y12/D6/S111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[180]": {
          "hide_name": 0,
          "bits": [ 8125 ] ,
          "attributes": {
            "ROUTING": "X25Y12/W130;X25Y12/W130/Q0;1;X24Y12/S230;X24Y12/S230/W131;1;X24Y12/C6;X24Y12/C6/S230;1;X25Y12/Q0;;1;X25Y12/S100;X25Y12/S100/Q0;1;X25Y12/B0;X25Y12/B0/S100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1[3]": {
          "hide_name": 0,
          "bits": [ 8123 ] ,
          "attributes": {
            "ROUTING": "X22Y15/F1;;1;X22Y15/EW20;X22Y15/EW20/F1;1;X23Y15/N260;X23Y15/N260/E121;1;X23Y13/D7;X23Y13/D7/N262;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 8122 ] ,
          "attributes": {
            "ROUTING": "X23Y15/F6;;1;X23Y15/N100;X23Y15/N100/F6;1;X23Y14/N200;X23Y14/N200/N101;1;X23Y13/C7;X23Y13/C7/N201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 8121 ] ,
          "attributes": {
            "ROUTING": "X24Y12/F6;;1;X24Y12/SN10;X24Y12/SN10/F6;1;X24Y13/W210;X24Y13/W210/S111;1;X23Y13/B7;X23Y13/B7/W211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8119 ] ,
          "attributes": {
            "ROUTING": "X25Y12/F2;;1;X25Y12/EW20;X25Y12/EW20/F2;1;X24Y12/W220;X24Y12/W220/W121;1;X22Y12/W220;X22Y12/W220/W222;1;X21Y12/D1;X21Y12/D1/W221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8118 ] ,
          "attributes": {
            "ROUTING": "X21Y13/F0;;1;X21Y13/SN20;X21Y13/SN20/F0;1;X21Y12/C1;X21Y12/C1/N121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8117 ] ,
          "attributes": {
            "ROUTING": "X21Y12/F2;;1;X21Y12/S130;X21Y12/S130/F2;1;X21Y12/W250;X21Y12/W250/S130;1;X21Y12/B1;X21Y12/B1/W250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[196]": {
          "hide_name": 0,
          "bits": [ 8115 ] ,
          "attributes": {
            "ROUTING": "X17Y4/E100;X17Y4/E100/Q4;1;X18Y4/D0;X18Y4/D0/E101;1;X17Y4/Q4;;1;X17Y4/N240;X17Y4/N240/Q4;1;X17Y4/B4;X17Y4/B4/N240;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[220]": {
          "hide_name": 0,
          "bits": [ 8114 ] ,
          "attributes": {
            "ROUTING": "X18Y4/A5;X18Y4/A5/Q5;1;X18Y4/Q5;;1;X18Y4/W100;X18Y4/W100/Q5;1;X18Y4/W230;X18Y4/W230/W100;1;X18Y4/C0;X18Y4/C0/W230;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[204]": {
          "hide_name": 0,
          "bits": [ 8112 ] ,
          "attributes": {
            "ROUTING": "X18Y5/E250;X18Y5/E250/Q5;1;X18Y5/B4;X18Y5/B4/E250;1;X18Y5/Q5;;1;X18Y5/N130;X18Y5/N130/Q5;1;X18Y4/D6;X18Y4/D6/N131;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[212]": {
          "hide_name": 0,
          "bits": [ 8111 ] ,
          "attributes": {
            "ROUTING": "X18Y4/X07;X18Y4/X07/Q4;1;X18Y4/A4;X18Y4/A4/X07;1;X18Y4/Q4;;1;X18Y4/N130;X18Y4/N130/Q4;1;X18Y4/C6;X18Y4/C6/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[228]": {
          "hide_name": 0,
          "bits": [ 8109 ] ,
          "attributes": {
            "ROUTING": "X17Y1/N100;X17Y1/N100/Q0;1;X17Y1/A1;X17Y1/A1/N100;1;X17Y1/Q0;;1;X17Y1/S130;X17Y1/S130/Q0;1;X17Y1/D6;X17Y1/D6/S130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[252]": {
          "hide_name": 0,
          "bits": [ 8108 ] ,
          "attributes": {
            "ROUTING": "X17Y1/W240;X17Y1/W240/N130;1;X17Y1/B2;X17Y1/B2/W240;1;X17Y1/Q2;;1;X17Y1/N130;X17Y1/N130/Q2;1;X17Y1/C6;X17Y1/C6/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[236]": {
          "hide_name": 0,
          "bits": [ 8106 ] ,
          "attributes": {
            "ROUTING": "X17Y4/N830;X17Y4/N830/Q5;1;X17Y3/S260;X17Y3/S260/S838;1;X17Y3/D1;X17Y3/D1/S260;1;X17Y4/Q5;;1;X17Y4/W100;X17Y4/W100/Q5;1;X17Y4/B5;X17Y4/B5/W100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[244]": {
          "hide_name": 0,
          "bits": [ 8105 ] ,
          "attributes": {
            "ROUTING": "X18Y3/N130;X18Y3/N130/Q3;1;X18Y3/E240;X18Y3/E240/N130;1;X18Y3/B6;X18Y3/B6/E240;1;X18Y3/Q3;;1;X18Y3/W230;X18Y3/W230/Q3;1;X17Y3/X02;X17Y3/X02/W231;1;X17Y3/C1;X17Y3/C1/X02;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8103 ] ,
          "attributes": {
            "ROUTING": "X17Y1/F6;;1;X17Y1/SN20;X17Y1/SN20/F6;1;X17Y2/S260;X17Y2/S260/S121;1;X17Y3/X03;X17Y3/X03/S261;1;X17Y3/B2;X17Y3/B2/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8102 ] ,
          "attributes": {
            "ROUTING": "X17Y3/F1;;1;X17Y3/N210;X17Y3/N210/F1;1;X17Y3/A2;X17Y3/A2/N210;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[100]": {
          "hide_name": 0,
          "bits": [ 8100 ] ,
          "attributes": {
            "ROUTING": "X19Y2/W100;X19Y2/W100/Q5;1;X19Y2/B4;X19Y2/B4/W100;1;X19Y2/Q5;;1;X19Y2/N100;X19Y2/N100/Q5;1;X19Y2/W200;X19Y2/W200/N100;1;X19Y2/A7;X19Y2/A7/W200;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[116]": {
          "hide_name": 0,
          "bits": [ 8099 ] ,
          "attributes": {
            "ROUTING": "X19Y2/E100;X19Y2/E100/Q1;1;X19Y2/A4;X19Y2/A4/E100;1;X19Y2/Q1;;1;X19Y2/E130;X19Y2/E130/Q1;1;X19Y2/A6;X19Y2/A6/E130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[84]": {
          "hide_name": 0,
          "bits": [ 8097 ] ,
          "attributes": {
            "ROUTING": "X20Y5/N100;X20Y5/N100/Q0;1;X20Y5/A0;X20Y5/A0/N100;1;X20Y5/Q0;;1;X20Y5/N130;X20Y5/N130/Q0;1;X20Y4/D7;X20Y4/D7/N131;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[92]": {
          "hide_name": 0,
          "bits": [ 8096 ] ,
          "attributes": {
            "ROUTING": "X20Y4/S100;X20Y4/S100/Q2;1;X20Y4/B0;X20Y4/B0/S100;1;X20Y4/Q2;;1;X20Y4/N130;X20Y4/N130/Q2;1;X20Y4/C7;X20Y4/C7/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_1_I3_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8094 ] ,
          "attributes": {
            "ROUTING": "X20Y4/F7;;1;X20Y4/W100;X20Y4/W100/F7;1;X20Y4/S230;X20Y4/S230/W100;1;X20Y4/C6;X20Y4/C6/S230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_1_I3_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 8093 ] ,
          "attributes": {
            "ROUTING": "X20Y4/X02;X20Y4/X02/Q3;1;X20Y4/A3;X20Y4/A3/X02;1;X20Y4/Q3;;1;X20Y4/X06;X20Y4/X06/Q3;1;X20Y4/A6;X20Y4/A6/X06;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 8090 ] ,
          "attributes": {
            "ROUTING": "X20Y4/F6;;1;X20Y4/EW20;X20Y4/EW20/F6;1;X19Y4/D3;X19Y4/D3/W121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_1_I3[1]": {
          "hide_name": 0,
          "bits": [ 8089 ] ,
          "attributes": {
            "ROUTING": "X19Y4/A5;X19Y4/A5/Q5;1;X19Y4/Q5;;1;X19Y4/S250;X19Y4/S250/Q5;1;X19Y4/B3;X19Y4/B3/S250;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8086 ] ,
          "attributes": {
            "ROUTING": "X19Y2/F4;;1;X19Y2/X03;X19Y2/X03/F4;1;X19Y2/D0;X19Y2/D0/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 8085 ] ,
          "attributes": {
            "ROUTING": "X18Y2/E130;X18Y2/E130/Q1;1;X19Y2/B0;X19Y2/B0/E131;1;X18Y2/Q1;;1;X18Y2/N100;X18Y2/N100/Q1;1;X18Y2/A1;X18Y2/A1/N100;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2[3]": {
          "hide_name": 0,
          "bits": [ 8082 ] ,
          "attributes": {
            "ROUTING": "X19Y4/F3;;1;X19Y4/N100;X19Y4/N100/F3;1;X19Y3/D3;X19Y3/D3/N101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 8081 ] ,
          "attributes": {
            "ROUTING": "X19Y2/F0;;1;X19Y2/S100;X19Y2/S100/F0;1;X19Y3/C3;X19Y3/C3/S101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2[0]": {
          "hide_name": 0,
          "bits": [ 8080 ] ,
          "attributes": {
            "ROUTING": "X19Y5/SN10;X19Y5/SN10/Q2;1;X19Y4/N210;X19Y4/N210/N111;1;X19Y3/X02;X19Y3/X02/N211;1;X19Y3/A3;X19Y3/A3/X02;1;X19Y5/Q2;;1;X19Y5/N130;X19Y5/N130/Q2;1;X19Y5/A2;X19Y5/A2/N130;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8077 ] ,
          "attributes": {
            "ROUTING": "X17Y3/F2;;1;X17Y3/E130;X17Y3/E130/F2;1;X18Y3/S270;X18Y3/S270/E131;1;X18Y4/X06;X18Y4/X06/S271;1;X18Y4/D3;X18Y4/D3/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8076 ] ,
          "attributes": {
            "ROUTING": "X18Y4/F0;;1;X18Y4/X01;X18Y4/X01/F0;1;X18Y4/C3;X18Y4/C3/X01;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8075 ] ,
          "attributes": {
            "ROUTING": "X18Y4/F6;;1;X18Y4/S130;X18Y4/S130/F6;1;X18Y4/B3;X18Y4/B3/S130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 8073 ] ,
          "attributes": {
            "ROUTING": "X19Y3/F3;;1;X19Y3/SN20;X19Y3/SN20/F3;1;X19Y4/E220;X19Y4/E220/S121;1;X19Y4/C6;X19Y4/C6/E220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 8072 ] ,
          "attributes": {
            "ROUTING": "X18Y4/F3;;1;X18Y4/E130;X18Y4/E130/F3;1;X19Y4/B6;X19Y4/B6/E131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8070 ] ,
          "attributes": {
            "ROUTING": "X23Y13/F7;;1;X23Y13/W100;X23Y13/W100/F7;1;X22Y13/W200;X22Y13/W200/W101;1;X21Y13/N200;X21Y13/N200/W201;1;X21Y12/C7;X21Y12/C7/N201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8069 ] ,
          "attributes": {
            "ROUTING": "X21Y12/F1;;1;X21Y12/B7;X21Y12/B7/F1;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8067 ] ,
          "attributes": {
            "ROUTING": "X19Y4/F6;;1;X19Y4/SN20;X19Y4/SN20/F6;1;X19Y5/S260;X19Y5/S260/S121;1;X19Y7/X05;X19Y7/X05/S262;1;X19Y7/C4;X19Y7/C4/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8066 ] ,
          "attributes": {
            "ROUTING": "X21Y12/F7;;1;X21Y12/SN10;X21Y12/SN10/F7;1;X21Y11/N250;X21Y11/N250/N111;1;X21Y9/W250;X21Y9/W250/N252;1;X19Y9/N250;X19Y9/N250/W252;1;X19Y7/B4;X19Y7/B4/N252;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte[4]": {
          "hide_name": 0,
          "bits": [ 8064 ] ,
          "attributes": {
            "ROUTING": "X19Y7/Q4;;1;X19Y7/E240;X19Y7/E240/Q4;1;X19Y7/B6;X19Y7/B6/E240;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:129.13-129.23",
            "hdlname": "externalFlash chosenByte"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8063 ] ,
          "attributes": {
            "ROUTING": "X19Y7/F4;;1;X19Y7/XD4;X19Y7/XD4/F4;1"
          }
        },
        "externalFlash.dataInBuffer[45]": {
          "hide_name": 0,
          "bits": [ 8061 ] ,
          "attributes": {
            "ROUTING": "X27Y11/E100;X27Y11/E100/Q4;1;X27Y11/A4;X27Y11/A4/E100;1;X27Y11/Q4;;1;X27Y11/EW20;X27Y11/EW20/Q4;1;X26Y11/D1;X26Y11/D1/W121;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[53]": {
          "hide_name": 0,
          "bits": [ 8060 ] ,
          "attributes": {
            "ROUTING": "X26Y12/N200;X26Y12/N200/Q0;1;X26Y12/A0;X26Y12/A0/N200;1;X26Y12/Q0;;1;X26Y12/SN20;X26Y12/SN20/Q0;1;X26Y11/C1;X26Y11/C1/N121;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[37]": {
          "hide_name": 0,
          "bits": [ 8058 ] ,
          "attributes": {
            "ROUTING": "X25Y10/N240;X25Y10/N240/Q4;1;X25Y10/B4;X25Y10/B4/N240;1;X25Y10/Q4;;1;X25Y10/SN10;X25Y10/SN10/Q4;1;X25Y11/S210;X25Y11/S210/S111;1;X25Y11/A7;X25Y11/A7/S210;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT4_F_2_I2[3]": {
          "hide_name": 0,
          "bits": [ 8056 ] ,
          "attributes": {
            "ROUTING": "X25Y11/F7;;1;X25Y11/N270;X25Y11/N270/F7;1;X25Y11/D6;X25Y11/D6/N270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT4_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 8055 ] ,
          "attributes": {
            "ROUTING": "X26Y11/F1;;1;X26Y11/W100;X26Y11/W100/F1;1;X25Y11/C6;X25Y11/C6/W101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT4_F_2_I2[0]": {
          "hide_name": 0,
          "bits": [ 8054 ] ,
          "attributes": {
            "ROUTING": "X25Y11/E100;X25Y11/E100/Q1;1;X25Y11/A4;X25Y11/A4/E100;1;X25Y11/Q1;;1;X25Y11/E130;X25Y11/E130/Q1;1;X25Y11/A6;X25Y11/A6/E130;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[5]": {
          "hide_name": 0,
          "bits": [ 8051 ] ,
          "attributes": {
            "ROUTING": "X22Y6/SN10;X22Y6/SN10/Q4;1;X22Y7/D6;X22Y7/D6/S111;1;X22Y6/Q4;;1;X22Y6/W100;X22Y6/W100/Q4;1;X22Y6/B4;X22Y6/B4/W100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[13]": {
          "hide_name": 0,
          "bits": [ 8050 ] ,
          "attributes": {
            "ROUTING": "X22Y7/N200;X22Y7/N200/Q0;1;X22Y7/A0;X22Y7/A0/N200;1;X22Y7/Q0;;1;X22Y7/N130;X22Y7/N130/Q0;1;X22Y7/C6;X22Y7/C6/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[21]": {
          "hide_name": 0,
          "bits": [ 8048 ] ,
          "attributes": {
            "ROUTING": "X21Y11/W130;X21Y11/W130/Q5;1;X21Y11/D2;X21Y11/D2/W130;1;X21Y11/Q5;;1;X21Y11/A5;X21Y11/A5/Q5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[29]": {
          "hide_name": 0,
          "bits": [ 8047 ] ,
          "attributes": {
            "ROUTING": "X20Y11/S100;X20Y11/S100/Q0;1;X20Y11/B0;X20Y11/B0/S100;1;X20Y11/Q0;;1;X20Y11/EW20;X20Y11/EW20/Q0;1;X21Y11/C2;X21Y11/C2/E121;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[77]": {
          "hide_name": 0,
          "bits": [ 8045 ] ,
          "attributes": {
            "ROUTING": "X22Y13/S130;X22Y13/S130/Q2;1;X22Y13/B2;X22Y13/B2/S130;1;X22Y13/Q2;;1;X22Y13/E130;X22Y13/E130/Q2;1;X22Y13/N260;X22Y13/N260/E130;1;X22Y12/D6;X22Y12/D6/N261;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[85]": {
          "hide_name": 0,
          "bits": [ 8044 ] ,
          "attributes": {
            "ROUTING": "X22Y12/X08;X22Y12/X08/Q5;1;X22Y12/C6;X22Y12/C6/X08;1;X22Y12/Q5;;1;X22Y12/A5;X22Y12/A5/Q5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[93]": {
          "hide_name": 0,
          "bits": [ 8042 ] ,
          "attributes": {
            "ROUTING": "X22Y12/E100;X22Y12/E100/Q2;1;X22Y12/A4;X22Y12/A4/E100;1;X22Y12/Q2;;1;X22Y12/EW10;X22Y12/EW10/Q2;1;X21Y12/W210;X21Y12/W210/W111;1;X21Y12/A4;X21Y12/A4/W210;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2[3]": {
          "hide_name": 0,
          "bits": [ 8040 ] ,
          "attributes": {
            "ROUTING": "X21Y12/F4;;1;X21Y12/W100;X21Y12/W100/F4;1;X21Y12/D0;X21Y12/D0/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 8039 ] ,
          "attributes": {
            "ROUTING": "X22Y12/F6;;1;X22Y12/W100;X22Y12/W100/F6;1;X21Y12/C0;X21Y12/C0/W101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_2_I2[0]": {
          "hide_name": 0,
          "bits": [ 8038 ] ,
          "attributes": {
            "ROUTING": "X21Y13/N130;X21Y13/N130/Q3;1;X21Y13/A3;X21Y13/A3/N130;1;X21Y13/Q3;;1;X21Y13/SN10;X21Y13/SN10/Q3;1;X21Y12/A0;X21Y12/A0/N111;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[109]": {
          "hide_name": 0,
          "bits": [ 8035 ] ,
          "attributes": {
            "ROUTING": "X21Y5/S130;X21Y5/S130/Q0;1;X21Y5/D7;X21Y5/D7/S130;1;X21Y5/Q0;;1;X21Y5/X05;X21Y5/X05/Q0;1;X21Y5/B1;X21Y5/B1/X05;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[117]": {
          "hide_name": 0,
          "bits": [ 8034 ] ,
          "attributes": {
            "ROUTING": "X22Y5/X01;X22Y5/X01/Q0;1;X22Y5/A0;X22Y5/A0/X01;1;X22Y5/Q0;;1;X22Y5/W100;X22Y5/W100/Q0;1;X21Y5/C7;X21Y5/C7/W101;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[101]": {
          "hide_name": 0,
          "bits": [ 8032 ] ,
          "attributes": {
            "ROUTING": "X21Y2/E130;X21Y2/E130/Q0;1;X21Y2/E260;X21Y2/E260/E130;1;X21Y2/D3;X21Y2/D3/E260;1;X21Y2/Q0;;1;X21Y2/S100;X21Y2/S100/Q0;1;X21Y2/B0;X21Y2/B0/S100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[125]": {
          "hide_name": 0,
          "bits": [ 8031 ] ,
          "attributes": {
            "ROUTING": "X20Y1/N100;X20Y1/N100/Q2;1;X20Y1/A0;X20Y1/A0/N100;1;X20Y1/Q2;;1;X20Y1/SN10;X20Y1/SN10/Q2;1;X20Y2/E250;X20Y2/E250/S111;1;X21Y2/X04;X21Y2/X04/E251;1;X21Y2/C3;X21Y2/C3/X04;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1[3]": {
          "hide_name": 0,
          "bits": [ 8029 ] ,
          "attributes": {
            "ROUTING": "X21Y12/F0;;1;X21Y12/N200;X21Y12/N200/F0;1;X21Y10/N200;X21Y10/N200/N202;1;X21Y8/N200;X21Y8/N200/N202;1;X21Y6/D2;X21Y6/D2/N202;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 8028 ] ,
          "attributes": {
            "ROUTING": "X21Y5/F7;;1;X21Y5/S100;X21Y5/S100/F7;1;X21Y6/C2;X21Y6/C2/S101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 8027 ] ,
          "attributes": {
            "ROUTING": "X21Y2/F3;;1;X21Y2/N800;X21Y2/N800/F3;1;X21Y5/S230;X21Y5/S230/S808;1;X21Y6/B2;X21Y6/B2/S231;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8025 ] ,
          "attributes": {
            "ROUTING": "X25Y11/F6;;1;X25Y11/W130;X25Y11/W130/F6;1;X24Y11/W270;X24Y11/W270/W131;1;X22Y11/W220;X22Y11/W220/W272;1;X21Y11/D1;X21Y11/D1/W221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8024 ] ,
          "attributes": {
            "ROUTING": "X22Y7/F6;;1;X22Y7/W100;X22Y7/W100/F6;1;X21Y7/S800;X21Y7/S800/W101;1;X21Y11/W230;X21Y11/W230/S804;1;X21Y11/C1;X21Y11/C1/W230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8023 ] ,
          "attributes": {
            "ROUTING": "X21Y11/F2;;1;X21Y11/S100;X21Y11/S100/F2;1;X21Y11/B1;X21Y11/B1/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[229]": {
          "hide_name": 0,
          "bits": [ 8021 ] ,
          "attributes": {
            "ROUTING": "X20Y7/S130;X20Y7/S130/Q1;1;X20Y7/E250;X20Y7/E250/S130;1;X20Y7/B5;X20Y7/B5/E250;1;X20Y7/Q1;;1;X20Y7/SN10;X20Y7/SN10/Q1;1;X20Y8/D6;X20Y8/D6/S111;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[245]": {
          "hide_name": 0,
          "bits": [ 8020 ] ,
          "attributes": {
            "ROUTING": "X19Y8/S100;X19Y8/S100/Q2;1;X19Y8/E210;X19Y8/E210/S100;1;X19Y8/A0;X19Y8/A0/E210;1;X19Y8/Q2;;1;X19Y8/EW20;X19Y8/EW20/Q2;1;X20Y8/C6;X20Y8/C6/E121;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[237]": {
          "hide_name": 0,
          "bits": [ 8018 ] ,
          "attributes": {
            "ROUTING": "X21Y5/EW20;X21Y5/EW20/Q5;1;X20Y5/D6;X20Y5/D6/W121;1;X21Y5/Q5;;1;X21Y5/A5;X21Y5/A5/Q5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[253]": {
          "hide_name": 0,
          "bits": [ 8017 ] ,
          "attributes": {
            "ROUTING": "X20Y4/S130;X20Y4/S130/Q5;1;X20Y5/C6;X20Y5/C6/S131;1;X20Y4/Q5;;1;X20Y4/A5;X20Y4/A5/Q5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[205]": {
          "hide_name": 0,
          "bits": [ 8015 ] ,
          "attributes": {
            "ROUTING": "X22Y10/N100;X22Y10/N100/Q5;1;X22Y10/A1;X22Y10/A1/N100;1;X22Y10/Q5;;1;X22Y10/X04;X22Y10/X04/Q5;1;X22Y10/D6;X22Y10/D6/X04;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[221]": {
          "hide_name": 0,
          "bits": [ 8014 ] ,
          "attributes": {
            "ROUTING": "X23Y10/N130;X23Y10/N130/Q3;1;X23Y10/A3;X23Y10/A3/N130;1;X23Y10/Q3;;1;X23Y10/W130;X23Y10/W130/Q3;1;X22Y10/S230;X22Y10/S230/W131;1;X22Y10/C6;X22Y10/C6/S230;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[197]": {
          "hide_name": 0,
          "bits": [ 8012 ] ,
          "attributes": {
            "ROUTING": "X22Y8/N100;X22Y8/N100/Q1;1;X22Y8/A1;X22Y8/A1/N100;1;X22Y8/Q1;;1;X22Y8/S130;X22Y8/S130/Q1;1;X22Y8/D7;X22Y8/D7/S130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[213]": {
          "hide_name": 0,
          "bits": [ 8011 ] ,
          "attributes": {
            "ROUTING": "X23Y8/W100;X23Y8/W100/Q5;1;X22Y8/C7;X22Y8/C7/W101;1;X23Y8/Q5;;1;X23Y8/A5;X23Y8/A5/Q5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8009 ] ,
          "attributes": {
            "ROUTING": "X22Y10/F6;;1;X22Y10/N260;X22Y10/N260/F6;1;X22Y8/X07;X22Y8/X07/N262;1;X22Y8/B0;X22Y8/B0/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8008 ] ,
          "attributes": {
            "ROUTING": "X22Y8/F7;;1;X22Y8/A0;X22Y8/A0/F7;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[173]": {
          "hide_name": 0,
          "bits": [ 8006 ] ,
          "attributes": {
            "ROUTING": "X26Y12/N130;X26Y12/N130/Q2;1;X26Y11/D6;X26Y11/D6/N131;1;X26Y12/Q2;;1;X26Y12/S130;X26Y12/S130/Q2;1;X26Y12/B2;X26Y12/B2/S130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[181]": {
          "hide_name": 0,
          "bits": [ 8005 ] ,
          "attributes": {
            "ROUTING": "X26Y11/A7;X26Y11/A7/X06;1;X26Y11/Q3;;1;X26Y11/X06;X26Y11/X06/Q3;1;X26Y11/C6;X26Y11/C6/X06;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[133]": {
          "hide_name": 0,
          "bits": [ 8003 ] ,
          "attributes": {
            "ROUTING": "X23Y7/E240;X23Y7/E240/S101;1;X23Y7/B7;X23Y7/B7/E240;1;X23Y6/Q2;;1;X23Y6/S100;X23Y6/S100/Q2;1;X23Y6/B0;X23Y6/B0/S100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[141]": {
          "hide_name": 0,
          "bits": [ 8002 ] ,
          "attributes": {
            "ROUTING": "X23Y7/S210;X23Y7/S210/Q1;1;X23Y7/A7;X23Y7/A7/S210;1;X23Y7/Q1;;1;X23Y7/E210;X23Y7/E210/Q1;1;X23Y7/A1;X23Y7/A1/E210;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_1_I3_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8000 ] ,
          "attributes": {
            "ROUTING": "X23Y7/F7;;1;X23Y7/N130;X23Y7/N130/F7;1;X23Y7/C6;X23Y7/C6/N130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_1_I3_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 7999 ] ,
          "attributes": {
            "ROUTING": "X23Y7/W100;X23Y7/W100/Q3;1;X23Y7/B4;X23Y7/B4/W100;1;X23Y7/Q3;;1;X23Y7/E130;X23Y7/E130/Q3;1;X23Y7/A6;X23Y7/A6/E130;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 7996 ] ,
          "attributes": {
            "ROUTING": "X23Y7/F6;;1;X23Y7/S100;X23Y7/S100/F6;1;X23Y8/S200;X23Y8/S200/S101;1;X23Y10/W200;X23Y10/W200/S202;1;X22Y10/D2;X22Y10/D2/W201;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_1_I3[1]": {
          "hide_name": 0,
          "bits": [ 7995 ] ,
          "attributes": {
            "ROUTING": "X21Y10/E130;X21Y10/E130/Q5;1;X22Y10/B2;X22Y10/B2/E131;1;X21Y10/Q5;;1;X21Y10/A5;X21Y10/A5/Q5;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 7992 ] ,
          "attributes": {
            "ROUTING": "X26Y11/F6;;1;X26Y11/EW10;X26Y11/EW10/F6;1;X25Y11/W210;X25Y11/W210/W111;1;X23Y11/X02;X23Y11/X02/W212;1;X23Y11/D6;X23Y11/D6/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 7991 ] ,
          "attributes": {
            "ROUTING": "X23Y8/SN10;X23Y8/SN10/Q2;1;X23Y9/S210;X23Y9/S210/S111;1;X23Y11/X08;X23Y11/X08/S212;1;X23Y11/B6;X23Y11/B6/X08;1;X23Y8/Q2;;1;X23Y8/N130;X23Y8/N130/Q2;1;X23Y8/A2;X23Y8/A2/N130;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2[3]": {
          "hide_name": 0,
          "bits": [ 7988 ] ,
          "attributes": {
            "ROUTING": "X22Y10/F2;;1;X22Y10/SN10;X22Y10/SN10/F2;1;X22Y11/D5;X22Y11/D5/S111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 7987 ] ,
          "attributes": {
            "ROUTING": "X23Y11/F6;;1;X23Y11/W100;X23Y11/W100/F6;1;X22Y11/C5;X22Y11/C5/W101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2[0]": {
          "hide_name": 0,
          "bits": [ 7986 ] ,
          "attributes": {
            "ROUTING": "X22Y11/N130;X22Y11/N130/Q3;1;X22Y11/A3;X22Y11/A3/N130;1;X22Y11/Q3;;1;X22Y11/E100;X22Y11/E100/Q3;1;X22Y11/A5;X22Y11/A5/E100;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 7983 ] ,
          "attributes": {
            "ROUTING": "X22Y8/F0;;1;X22Y8/W130;X22Y8/W130/F0;1;X22Y8/W270;X22Y8/W270/W130;1;X20Y8/S270;X20Y8/S270/W272;1;X20Y8/D2;X20Y8/D2/S270;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 7982 ] ,
          "attributes": {
            "ROUTING": "X20Y8/F6;;1;X20Y8/C2;X20Y8/C2/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7981 ] ,
          "attributes": {
            "ROUTING": "X20Y5/F6;;1;X20Y5/E100;X20Y5/E100/F6;1;X20Y5/S220;X20Y5/S220/E100;1;X20Y7/S230;X20Y7/S230/S222;1;X20Y8/B2;X20Y8/B2/S231;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 7979 ] ,
          "attributes": {
            "ROUTING": "X22Y11/F5;;1;X22Y11/EW10;X22Y11/EW10/F5;1;X21Y11/W250;X21Y11/W250/W111;1;X20Y11/X08;X20Y11/X08/W251;1;X20Y11/C7;X20Y11/C7/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 7978 ] ,
          "attributes": {
            "ROUTING": "X20Y8/F2;;1;X20Y8/SN20;X20Y8/SN20/F2;1;X20Y9/S220;X20Y9/S220/S121;1;X20Y11/X05;X20Y11/X05/S222;1;X20Y11/B7;X20Y11/B7/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 7976 ] ,
          "attributes": {
            "ROUTING": "X21Y6/F2;;1;X21Y6/S810;X21Y6/S810/F2;1;X21Y14/N220;X21Y14/N220/S818;1;X21Y12/N230;X21Y12/N230/N222;1;X21Y11/X08;X21Y11/X08/N231;1;X21Y11/C4;X21Y11/C4/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7975 ] ,
          "attributes": {
            "ROUTING": "X21Y11/F1;;1;X21Y11/B4;X21Y11/B4/F1;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 7973 ] ,
          "attributes": {
            "ROUTING": "X20Y11/F7;;1;X20Y11/E130;X20Y11/E130/F7;1;X20Y11/C2;X20Y11/C2/E130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7972 ] ,
          "attributes": {
            "ROUTING": "X21Y11/F4;;1;X21Y11/EW10;X21Y11/EW10/F4;1;X20Y11/B2;X20Y11/B2/W111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte[5]": {
          "hide_name": 0,
          "bits": [ 7970 ] ,
          "attributes": {
            "ROUTING": "X20Y11/Q5;;1;X20Y11/W130;X20Y11/W130/Q5;1;X20Y11/B6;X20Y11/B6/W130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:129.13-129.23",
            "hdlname": "externalFlash chosenByte"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7969 ] ,
          "attributes": {
            "ROUTING": "X20Y11/F2;;1;X20Y11/D5;X20Y11/D5/F2;1;X20Y11/XD5;X20Y11/XD5/D5;1"
          }
        },
        "externalFlash.dataReady_LUT2_I0_I1_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 7967 ] ,
          "attributes": {
            "ROUTING": "X25Y7/F5;;1;X25Y7/E130;X25Y7/E130/F5;1;X25Y7/W260;X25Y7/W260/E130;1;X25Y7/D7;X25Y7/D7/W260;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataReady_LUT2_I0_I1_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7966 ] ,
          "attributes": {
            "ROUTING": "X26Y7/F3;;1;X26Y7/W100;X26Y7/W100/F3;1;X25Y7/C7;X25Y7/C7/W101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[126]": {
          "hide_name": 0,
          "bits": [ 7965 ] ,
          "attributes": {
            "ROUTING": "X25Y5/A5;X25Y5/A5/Q5;1;X25Y5/Q5;;1;X25Y5/S130;X25Y5/S130/Q5;1;X25Y6/S230;X25Y6/S230/S131;1;X25Y7/A7;X25Y7/A7/S231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[70]": {
          "hide_name": 0,
          "bits": [ 7962 ] ,
          "attributes": {
            "ROUTING": "X24Y13/E100;X24Y13/E100/Q1;1;X24Y13/A5;X24Y13/A5/E100;1;X24Y13/Q1;;1;X24Y13/W130;X24Y13/W130/Q1;1;X24Y13/D3;X24Y13/D3/W130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[78]": {
          "hide_name": 0,
          "bits": [ 7961 ] ,
          "attributes": {
            "ROUTING": "X24Y15/SN20;X24Y15/SN20/Q1;1;X24Y14/N260;X24Y14/N260/N121;1;X24Y13/C3;X24Y13/C3/N261;1;X24Y15/Q1;;1;X24Y15/W100;X24Y15/W100/Q1;1;X24Y15/B5;X24Y15/B5/W100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[86]": {
          "hide_name": 0,
          "bits": [ 7959 ] ,
          "attributes": {
            "ROUTING": "X24Y12/X05;X24Y12/X05/Q2;1;X24Y12/A2;X24Y12/A2/X05;1;X24Y12/Q2;;1;X24Y12/E100;X24Y12/E100/Q2;1;X25Y12/D7;X25Y12/D7/E101;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[94]": {
          "hide_name": 0,
          "bits": [ 7958 ] ,
          "attributes": {
            "ROUTING": "X25Y13/N220;X25Y13/N220/Q2;1;X25Y12/C7;X25Y12/C7/N221;1;X25Y13/Q2;;1;X25Y13/N130;X25Y13/N130/Q2;1;X25Y13/A2;X25Y13/A2/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_3_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2[1]": {
          "hide_name": 0,
          "bits": [ 7948 ] ,
          "attributes": {
            "ROUTING": "X20Y13/S250;X20Y13/S250/S838;1;X20Y14/B7;X20Y14/B7/S251;1;X22Y2/S220;X22Y2/S220/E221;1;X22Y4/S810;X22Y4/S810/S222;1;X22Y12/N220;X22Y12/N220/S818;1;X22Y10/C7;X22Y10/C7/N222;1;X19Y3/X01;X19Y3/X01/S221;1;X19Y3/B3;X19Y3/B3/X01;1;X20Y2/EW20;X20Y2/EW20/F6;1;X21Y2/E220;X21Y2/E220/E121;1;X23Y2/E230;X23Y2/E230/E222;1;X24Y2/B0;X24Y2/B0/E231;1;X22Y16/N230;X22Y16/N230/N131;1;X22Y15/B1;X22Y15/B1/N231;1;X22Y17/N130;X22Y17/N130/S828;1;X20Y9/W260;X20Y9/W260/S834;1;X18Y9/N260;X18Y9/N260/W262;1;X18Y8/E260;X18Y8/E260/N261;1;X19Y8/C7;X19Y8/C7/E261;1;X20Y5/S830;X20Y5/S830/S262;1;X22Y16/N270;X22Y16/N270/N131;1;X20Y4/W260;X20Y4/W260/S261;1;X19Y4/C3;X19Y4/C3/W261;1;X22Y5/E270;X22Y5/E270/E262;1;X24Y5/S270;X24Y5/S270/E272;1;X20Y3/B7;X20Y3/B7/S121;1;X24Y6/B5;X24Y6/B5/S271;1;X28Y7/S260;X28Y7/S260/S262;1;X28Y9/S270;X28Y9/S270/S262;1;X28Y11/S270;X28Y11/S270/S272;1;X28Y13/S220;X28Y13/S220/S272;1;X28Y15/D1;X28Y15/D1/S222;1;X23Y7/X07;X23Y7/X07/E261;1;X23Y7/D7;X23Y7/D7/X07;1;X19Y2/S220;X19Y2/S220/W121;1;X20Y4/E260;X20Y4/E260/S261;1;X22Y4/E260;X22Y4/E260/E262;1;X23Y4/X07;X23Y4/X07/E261;1;X23Y4/B6;X23Y4/B6/X07;1;X22Y5/S260;X22Y5/S260/E262;1;X22Y7/E260;X22Y7/E260/S262;1;X22Y14/B7;X22Y14/B7/N272;1;X22Y7/S270;X22Y7/S270/S262;1;X22Y9/S820;X22Y9/S820/S272;1;X20Y2/F6;;1;X20Y2/SN20;X20Y2/SN20/F6;1;X20Y3/S260;X20Y3/S260/S121;1;X20Y5/E260;X20Y5/E260/S262;1;X22Y5/E260;X22Y5/E260/E262;1;X24Y5/E830;X24Y5/E830/E262;1;X28Y5/S260;X28Y5/S260/E834;1;X28Y6/W260;X28Y6/W260/S261;1;X27Y6/X07;X27Y6/X07/W261;1;X27Y6/D7;X27Y6/D7/X07;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[38]": {
          "hide_name": 0,
          "bits": [ 7946 ] ,
          "attributes": {
            "ROUTING": "X28Y15/E130;X28Y15/E130/Q0;1;X28Y15/A6;X28Y15/A6/E130;1;X28Y15/Q0;;1;X28Y15/S100;X28Y15/S100/Q0;1;X28Y15/B1;X28Y15/B1/S100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[46]": {
          "hide_name": 0,
          "bits": [ 7945 ] ,
          "attributes": {
            "ROUTING": "X28Y15/A7;X28Y15/A7/X01;1;X28Y15/Q2;;1;X28Y15/X01;X28Y15/X01/Q2;1;X28Y15/A1;X28Y15/A1/X01;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_2_I3_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7943 ] ,
          "attributes": {
            "ROUTING": "X28Y15/F1;;1;X28Y15/X02;X28Y15/X02/F1;1;X28Y15/C3;X28Y15/C3/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_2_I3_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 7935 ] ,
          "attributes": {
            "ROUTING": "X26Y14/W250;X26Y14/W250/N251;1;X24Y14/W830;X24Y14/W830/W252;1;X20Y14/N250;X20Y14/N250/W834;1;X20Y12/B6;X20Y12/B6/N252;1;X27Y6/W210;X27Y6/W210/S211;1;X25Y6/W240;X25Y6/W240/W212;1;X24Y6/C4;X24Y6/C4/W241;1;X19Y11/N270;X19Y11/N270/E271;1;X19Y10/B6;X19Y10/B6/N271;1;X25Y9/N250;X25Y9/N250/W251;1;X25Y7/B5;X25Y7/B5/N252;1;X28Y11/E210;X28Y11/E210/N814;1;X29Y11/B3;X29Y11/B3/E211;1;X18Y2/E220;X18Y2/E220/S818;1;X19Y2/D4;X19Y2/D4/E221;1;X18Y15/N810;X18Y15/N810/W814;1;X18Y7/N210;X18Y7/N210/N818;1;X18Y5/N810;X18Y5/N810/N212;1;X23Y10/W260;X23Y10/W260/N261;1;X22Y10/X03;X22Y10/X03/W261;1;X22Y10/D3;X22Y10/D3/X03;1;X23Y15/N220;X23Y15/N220/W221;1;X23Y13/N230;X23Y13/N230/N222;1;X23Y11/N260;X23Y11/N260/N232;1;X23Y9/N270;X23Y9/N270/N262;1;X23Y7/B6;X23Y7/B6/N272;1;X23Y15/X05;X23Y15/X05/W221;1;X23Y15/B7;X23Y15/B7/X05;1;X22Y15/W810;X22Y15/W810/W222;1;X26Y9/W260;X26Y9/W260/N834;1;X24Y9/W270;X24Y9/W270/W262;1;X22Y9/W820;X22Y9/W820/W272;1;X18Y9/S270;X18Y9/S270/W824;1;X21Y3/S210;X21Y3/S210/E212;1;X24Y15/W220;X24Y15/W220/W272;1;X21Y4/E210;X21Y4/E210/S211;1;X22Y4/C1;X22Y4/C1/X02;1;X18Y11/E270;X18Y11/E270/S272;1;X27Y5/S210;X27Y5/S210/N818;1;X27Y6/X08;X27Y6/X08/S211;1;X27Y6/B6;X27Y6/B6/X08;1;X27Y15/EW10;X27Y15/EW10/F2;1;X28Y15/N810;X28Y15/N810/E111;1;X28Y7/S210;X28Y7/S210/N818;1;X28Y8/E210;X28Y8/E210/S211;1;X29Y8/B2;X29Y8/B2/E211;1;X26Y9/W250;X26Y9/W250/N834;1;X21Y3/D3;X21Y3/D3/X06;1;X27Y13/N810;X27Y13/N810/N222;1;X19Y7/E270;X19Y7/E270/E131;1;X21Y7/X04;X21Y7/X04/E272;1;X21Y7/B1;X21Y7/B1/X04;1;X21Y3/X06;X21Y3/X06/E212;1;X26Y15/W270;X26Y15/W270/W131;1;X28Y15/S250;X28Y15/S250/E111;1;X28Y15/B3;X28Y15/B3/S250;1;X26Y14/W270;X26Y14/W270/N271;1;X24Y14/W220;X24Y14/W220/W272;1;X22Y14/W230;X22Y14/W230/W222;1;X20Y14/W260;X20Y14/W260/W232;1;X20Y14/D6;X20Y14/D6/W260;1;X27Y15/N220;X27Y15/N220/F2;1;X26Y15/N250;X26Y15/N250/W111;1;X26Y13/N830;X26Y13/N830/N252;1;X27Y5/W810;X27Y5/W810/N818;1;X22Y4/X02;X22Y4/X02/E211;1;X19Y5/N210;X19Y5/N210/W818;1;X19Y3/E210;X19Y3/E210/N212;1;X21Y3/B7;X21Y3/B7/E212;1;X27Y15/F2;;1;X27Y15/W130;X27Y15/W130/F2;1;X26Y15/N270;X26Y15/N270/W131;1;X26Y13/N270;X26Y13/N270/N272;1;X26Y11/N820;X26Y11/N820/N272;1;X26Y7/W820;X26Y7/W820/N824;1;X18Y7/E130;X18Y7/E130/W828;1;X19Y7/N270;X19Y7/N270/E131;1;X19Y6/B7;X19Y6/B7/N271;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_2_I3_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 7933 ] ,
          "attributes": {
            "ROUTING": "X28Y15/N130;X28Y15/N130/Q5;1;X28Y15/A3;X28Y15/A3/N130;1;X28Y15/Q5;;1;X28Y15/A5;X28Y15/A5/Q5;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_2_I3[3]": {
          "hide_name": 0,
          "bits": [ 7930 ] ,
          "attributes": {
            "ROUTING": "X28Y15/F3;;1;X28Y15/EW20;X28Y15/EW20/F3;1;X27Y15/D6;X27Y15/D6/W121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_2_I3[1]": {
          "hide_name": 0,
          "bits": [ 7929 ] ,
          "attributes": {
            "ROUTING": "X27Y15/X07;X27Y15/X07/Q4;1;X27Y15/B6;X27Y15/B6/X07;1;X27Y15/Q4;;1;X27Y15/S240;X27Y15/S240/Q4;1;X27Y15/B0;X27Y15/B0/S240;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I1[3]": {
          "hide_name": 0,
          "bits": [ 7926 ] ,
          "attributes": {
            "ROUTING": "X22Y14/F7;;1;X22Y14/E100;X22Y14/E100/F7;1;X23Y14/D1;X23Y14/D1/E101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 7925 ] ,
          "attributes": {
            "ROUTING": "X23Y15/F7;;1;X23Y15/SN20;X23Y15/SN20/F7;1;X23Y14/C1;X23Y14/C1/N121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_2_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I2_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 7916 ] ,
          "attributes": {
            "ROUTING": "X22Y13/SN20;X22Y13/SN20/F1;1;X22Y14/W260;X22Y14/W260/S121;1;X20Y14/C6;X20Y14/C6/W262;1;X19Y8/B1;X19Y8/B1/X04;1;X22Y13/E100;X22Y13/E100/F1;1;X23Y13/N200;X23Y13/N200/E101;1;X23Y11/C6;X23Y11/C6/N202;1;X22Y14/E210;X22Y14/E210/S111;1;X23Y14/B1;X23Y14/B1/E211;1;X19Y9/N270;X19Y9/N270/W272;1;X21Y9/W270;X21Y9/W270/N824;1;X19Y8/X04;X19Y8/X04/N271;1;X22Y0/W220;X22Y0/W220/N818;1;X21Y0/S220;X21Y0/S220/W221;1;X21Y2/C6;X21Y2/C6/S222;1;X20Y4/B6;X20Y4/B6/W231;1;X23Y5/S100;X23Y5/S100/N828;1;X23Y6/S200;X23Y6/S200/S101;1;X23Y7/C7;X23Y7/C7/S201;1;X21Y5/N240;X21Y5/N240/N828;1;X21Y3/C3;X21Y3/C3/N242;1;X22Y4/E220;X22Y4/E220/N814;1;X24Y4/E220;X24Y4/E220/E222;1;X22Y8/N810;X22Y8/N810/N212;1;X24Y4/C7;X24Y4/C7/E220;1;X23Y13/N820;X23Y13/N820/E121;1;X26Y6/W220;X26Y6/W220/N222;1;X25Y6/X05;X25Y6/X05/W221;1;X25Y6/C7;X25Y6/C7/X05;1;X20Y12/N210;X20Y12/N210/W212;1;X20Y10/B0;X20Y10/B0/N212;1;X21Y13/N820;X21Y13/N820/W121;1;X21Y5/N130;X21Y5/N130/N828;1;X21Y4/W230;X21Y4/W230/N131;1;X19Y4/N230;X19Y4/N230/W232;1;X19Y2/X08;X19Y2/X08/N232;1;X19Y2/C4;X19Y2/C4/X08;1;X23Y13/E260;X23Y13/E260/E121;1;X25Y13/E270;X25Y13/E270/E262;1;X27Y13/E270;X27Y13/E270/E272;1;X28Y13/S270;X28Y13/S270/E271;1;X28Y15/X04;X28Y15/X04/S272;1;X28Y15/C1;X28Y15/C1/X04;1;X26Y10/N220;X26Y10/N220/N222;1;X26Y8/N220;X26Y8/N220/N222;1;X26Y7/E220;X26Y7/E220/N221;1;X27Y7/N220;X27Y7/N220/E221;1;X27Y6/C7;X27Y6/C7/N221;1;X22Y12/N210;X22Y12/N210/N111;1;X22Y10/N210;X22Y10/N210/N212;1;X22Y8/B3;X22Y8/B3/N212;1;X26Y12/N220;X26Y12/N220/E814;1;X26Y11/W220;X26Y11/W220/N221;1;X25Y11/X05;X25Y11/X05/W221;1;X25Y11/B7;X25Y11/B7/X05;1;X22Y13/EW20;X22Y13/EW20/F1;1;X23Y13/C0;X23Y13/C0/E121;1;X22Y12/W210;X22Y12/W210/N111;1;X21Y12/B0;X21Y12/B0/W211;1;X22Y13/F1;;1;X22Y13/SN10;X22Y13/SN10/F1;1;X22Y12/E810;X22Y12/E810/N111;1;X30Y12/W210;X30Y12/W210/E818;1;X29Y12/B4;X29Y12/B4/W211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_5_D_LUT3_F_I1_LUT3_F_1_I1_LUT4_F_1_I1[0]": {
          "hide_name": 0,
          "bits": [ 7914 ] ,
          "attributes": {
            "ROUTING": "X22Y8/X05;X22Y8/X05/Q2;1;X22Y8/A2;X22Y8/A2/X05;1;X22Y8/Q2;;1;X22Y8/S810;X22Y8/S810/Q2;1;X22Y16/E210;X22Y16/E210/S818;1;X23Y16/N210;X23Y16/N210/E211;1;X23Y14/E210;X23Y14/E210/N212;1;X23Y14/A1;X23Y14/A1/E210;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 7911 ] ,
          "attributes": {
            "ROUTING": "X23Y14/F1;;1;X23Y14/E130;X23Y14/E130/F1;1;X23Y14/E260;X23Y14/E260/E130;1;X23Y14/D3;X23Y14/D3/E260;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_1_I3[1]": {
          "hide_name": 0,
          "bits": [ 7910 ] ,
          "attributes": {
            "ROUTING": "X23Y14/S130;X23Y14/S130/Q5;1;X23Y14/B3;X23Y14/B3/S130;1;X23Y14/Q5;;1;X23Y14/A5;X23Y14/A5/Q5;1",
            "hdlname": "externalFlash dataInBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 7907 ] ,
          "attributes": {
            "ROUTING": "X25Y7/F7;;1;X25Y7/SN10;X25Y7/SN10/F7;1;X25Y8/S210;X25Y8/S210/S111;1;X25Y10/S240;X25Y10/S240/S212;1;X25Y12/D5;X25Y12/D5/S242;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 7906 ] ,
          "attributes": {
            "ROUTING": "X24Y13/F3;;1;X24Y13/SN20;X24Y13/SN20/F3;1;X24Y12/E220;X24Y12/E220/N121;1;X25Y12/X05;X25Y12/X05/E221;1;X25Y12/C5;X25Y12/C5/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7905 ] ,
          "attributes": {
            "ROUTING": "X25Y12/F7;;1;X25Y12/W100;X25Y12/W100/F7;1;X25Y12/B5;X25Y12/B5/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 7903 ] ,
          "attributes": {
            "ROUTING": "X27Y15/F6;;1;X27Y15/SN20;X27Y15/SN20/F6;1;X27Y14/N260;X27Y14/N260/N121;1;X27Y13/W260;X27Y13/W260/N261;1;X25Y13/W260;X25Y13/W260/W262;1;X25Y13/D6;X25Y13/D6/W260;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 7902 ] ,
          "attributes": {
            "ROUTING": "X23Y14/F3;;1;X23Y14/N100;X23Y14/N100/F3;1;X23Y13/E200;X23Y13/E200/N101;1;X25Y13/X05;X25Y13/X05/E202;1;X25Y13/C6;X25Y13/C6/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7901 ] ,
          "attributes": {
            "ROUTING": "X25Y12/F5;;1;X25Y12/SN20;X25Y12/SN20/F5;1;X25Y13/B6;X25Y13/B6/S121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[134]": {
          "hide_name": 0,
          "bits": [ 7899 ] ,
          "attributes": {
            "ROUTING": "X26Y15/EW20;X26Y15/EW20/Q1;1;X25Y15/D7;X25Y15/D7/W121;1;X26Y15/Q1;;1;X26Y15/X02;X26Y15/X02/Q1;1;X26Y15/A1;X26Y15/A1/X02;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[158]": {
          "hide_name": 0,
          "bits": [ 7898 ] ,
          "attributes": {
            "ROUTING": "X25Y14/S130;X25Y14/S130/Q3;1;X25Y15/C7;X25Y15/C7/S131;1;X25Y14/Q3;;1;X25Y14/S100;X25Y14/S100/Q3;1;X25Y14/B1;X25Y14/B1/S100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[142]": {
          "hide_name": 0,
          "bits": [ 7896 ] ,
          "attributes": {
            "ROUTING": "X24Y15/X01;X24Y15/X01/Q0;1;X24Y15/B4;X24Y15/B4/X01;1;X24Y15/Q0;;1;X24Y15/S130;X24Y15/S130/Q0;1;X24Y15/D6;X24Y15/D6/S130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[150]": {
          "hide_name": 0,
          "bits": [ 7895 ] ,
          "attributes": {
            "ROUTING": "X24Y15/B3;X24Y15/B3/Q3;1;X24Y15/Q3;;1;X24Y15/S230;X24Y15/S230/Q3;1;X24Y15/C6;X24Y15/C6/S230;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[166]": {
          "hide_name": 0,
          "bits": [ 7893 ] ,
          "attributes": {
            "ROUTING": "X30Y14/W130;X30Y14/W130/Q2;1;X30Y14/W270;X30Y14/W270/W130;1;X30Y14/D5;X30Y14/D5/W270;1;X30Y14/Q2;;1;X30Y14/X05;X30Y14/X05/Q2;1;X30Y14/A2;X30Y14/A2/X05;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[190]": {
          "hide_name": 0,
          "bits": [ 7892 ] ,
          "attributes": {
            "ROUTING": "X30Y13/N100;X30Y13/N100/Q5;1;X30Y13/W200;X30Y13/W200/N100;1;X30Y13/A7;X30Y13/A7/W200;1;X30Y13/Q5;;1;X30Y13/S130;X30Y13/S130/Q5;1;X30Y14/C5;X30Y14/C5/S131;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[174]": {
          "hide_name": 0,
          "bits": [ 7890 ] ,
          "attributes": {
            "ROUTING": "X31Y15/EW20;X31Y15/EW20/Q3;1;X30Y15/D4;X30Y15/D4/W121;1;X31Y15/Q3;;1;X31Y15/X06;X31Y15/X06/Q3;1;X31Y15/A5;X31Y15/A5/X06;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[182]": {
          "hide_name": 0,
          "bits": [ 7889 ] ,
          "attributes": {
            "ROUTING": "X29Y15/N130;X29Y15/N130/Q1;1;X29Y15/A3;X29Y15/A3/N130;1;X29Y15/Q1;;1;X29Y15/EW20;X29Y15/EW20/Q1;1;X30Y15/C4;X30Y15/C4/E121;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 7887 ] ,
          "attributes": {
            "ROUTING": "X30Y14/F5;;1;X30Y14/S250;X30Y14/S250/F5;1;X30Y15/B5;X30Y15/B5/S251;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 7886 ] ,
          "attributes": {
            "ROUTING": "X30Y15/F4;;1;X30Y15/E100;X30Y15/E100/F4;1;X30Y15/A5;X30Y15/A5/E100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataInBuffer[230]": {
          "hide_name": 0,
          "bits": [ 7884 ] ,
          "attributes": {
            "ROUTING": "X25Y10/B3;X25Y10/B3/Q3;1;X25Y10/Q3;;1;X25Y10/X02;X25Y10/X02/Q3;1;X25Y10/D7;X25Y10/D7/X02;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[246]": {
          "hide_name": 0,
          "bits": [ 7883 ] ,
          "attributes": {
            "ROUTING": "X24Y8/E100;X24Y8/E100/Q4;1;X24Y8/A4;X24Y8/A4/E100;1;X24Y8/Q4;;1;X24Y8/S240;X24Y8/S240/Q4;1;X24Y10/E240;X24Y10/E240/S242;1;X25Y10/C7;X25Y10/C7/E241;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[238]": {
          "hide_name": 0,
          "bits": [ 7881 ] ,
          "attributes": {
            "ROUTING": "X24Y8/D1;X24Y8/D1/W100;1;X24Y8/Q5;;1;X24Y8/W100;X24Y8/W100/Q5;1;X24Y8/B5;X24Y8/B5/W100;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[254]": {
          "hide_name": 0,
          "bits": [ 7880 ] ,
          "attributes": {
            "ROUTING": "X23Y5/SN20;X23Y5/SN20/Q2;1;X23Y6/S220;X23Y6/S220/S121;1;X23Y8/E220;X23Y8/E220/S222;1;X24Y8/N220;X24Y8/N220/E221;1;X24Y8/C1;X24Y8/C1/N220;1;X23Y5/B2;X23Y5/B2/S130;1;X23Y5/Q2;;1;X23Y5/S130;X23Y5/S130/Q2;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[206]": {
          "hide_name": 0,
          "bits": [ 7878 ] ,
          "attributes": {
            "ROUTING": "X24Y14/E100;X24Y14/E100/Q3;1;X25Y14/D7;X25Y14/D7/E101;1;X24Y14/Q3;;1;X24Y14/X02;X24Y14/X02/Q3;1;X24Y14/A3;X24Y14/A3/X02;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[214]": {
          "hide_name": 0,
          "bits": [ 7877 ] ,
          "attributes": {
            "ROUTING": "X25Y13/S130;X25Y13/S130/Q1;1;X25Y14/C7;X25Y14/C7/S131;1;X25Y13/Q1;;1;X25Y13/E210;X25Y13/E210/Q1;1;X25Y13/A1;X25Y13/A1/E210;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[198]": {
          "hide_name": 0,
          "bits": [ 7875 ] ,
          "attributes": {
            "ROUTING": "X26Y14/N100;X26Y14/N100/Q1;1;X26Y14/A1;X26Y14/A1/N100;1;X26Y14/Q1;;1;X26Y14/W210;X26Y14/W210/Q1;1;X25Y14/X02;X25Y14/X02/W211;1;X25Y14/D6;X25Y14/D6/X02;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.dataInBuffer[222]": {
          "hide_name": 0,
          "bits": [ 7874 ] ,
          "attributes": {
            "ROUTING": "X25Y14/N240;X25Y14/N240/Q4;1;X25Y14/B4;X25Y14/B4/N240;1;X25Y14/Q4;;1;X25Y14/N130;X25Y14/N130/Q4;1;X25Y14/C6;X25Y14/C6/N130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:35.15-35.27",
            "hdlname": "externalFlash dataInBuffer"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 7872 ] ,
          "attributes": {
            "ROUTING": "X25Y14/F7;;1;X25Y14/W100;X25Y14/W100/F7;1;X25Y14/B5;X25Y14/B5/W100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 7871 ] ,
          "attributes": {
            "ROUTING": "X25Y14/F6;;1;X25Y14/E100;X25Y14/E100/F6;1;X25Y14/A5;X25Y14/A5/E100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1[3]": {
          "hide_name": 0,
          "bits": [ 7869 ] ,
          "attributes": {
            "ROUTING": "X25Y14/F5;;1;X25Y14/SN20;X25Y14/SN20/F5;1;X25Y13/N260;X25Y13/N260/N121;1;X25Y12/E260;X25Y12/E260/N261;1;X25Y12/D3;X25Y12/D3/E260;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 7868 ] ,
          "attributes": {
            "ROUTING": "X25Y10/F7;;1;X25Y10/S270;X25Y10/S270/F7;1;X25Y12/X02;X25Y12/X02/S272;1;X25Y12/C3;X25Y12/C3/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 7867 ] ,
          "attributes": {
            "ROUTING": "X24Y8/F1;;1;X24Y8/SN10;X24Y8/SN10/F1;1;X24Y9/S250;X24Y9/S250/S111;1;X24Y11/S250;X24Y11/S250/S252;1;X24Y12/E250;X24Y12/E250/S251;1;X25Y12/S250;X25Y12/S250/E251;1;X25Y12/B3;X25Y12/B3/S250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 7865 ] ,
          "attributes": {
            "ROUTING": "X30Y15/F5;;1;X30Y15/W100;X30Y15/W100/F5;1;X29Y15/W240;X29Y15/W240/W101;1;X27Y15/W240;X27Y15/W240/W242;1;X25Y15/X03;X25Y15/X03/W242;1;X25Y15/D1;X25Y15/D1/X03;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 7864 ] ,
          "attributes": {
            "ROUTING": "X25Y15/F7;;1;X25Y15/X04;X25Y15/X04/F7;1;X25Y15/C1;X25Y15/C1/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7863 ] ,
          "attributes": {
            "ROUTING": "X24Y15/F6;;1;X24Y15/E130;X24Y15/E130/F6;1;X25Y15/B1;X25Y15/B1/E131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 7861 ] ,
          "attributes": {
            "ROUTING": "X25Y12/F3;;1;X25Y12/S130;X25Y12/S130/F3;1;X25Y13/C5;X25Y13/C5/S131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7860 ] ,
          "attributes": {
            "ROUTING": "X25Y15/F1;;1;X25Y15/N130;X25Y15/N130/F1;1;X25Y14/N230;X25Y14/N230/N131;1;X25Y13/X08;X25Y13/X08/N231;1;X25Y13/B5;X25Y13/B5/X08;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charAddress[4]": {
          "hide_name": 0,
          "bits": [ 7838 ] ,
          "attributes": {
            "ROUTING": "X26Y13/W130;X26Y13/W130/E808;1;X25Y13/A6;X25Y13/A6/W131;1;X21Y8/A7;X21Y8/A7/X01;1;X20Y13/A4;X20Y13/A4/S200;1;X18Y13/A0;X18Y13/A0/X01;1;X22Y9/N200;X22Y9/N200/N202;1;X22Y8/W200;X22Y8/W200/N201;1;X20Y13/S200;X20Y13/S200/E202;1;X21Y8/X01;X21Y8/X01/W201;1;X19Y7/X07;X19Y7/X07/N202;1;X19Y7/A2;X19Y7/A2/X07;1;X21Y11/S200;X21Y11/S200/E201;1;X21Y11/A4;X21Y11/A4/S200;1;X19Y13/N200;X19Y13/N200/E201;1;X19Y11/N210;X19Y11/N210/N202;1;X19Y9/N210;X19Y9/N210/N212;1;X19Y7/A4;X19Y7/A4/N212;1;X22Y10/E200;X22Y10/E200/N201;1;X23Y10/N200;X23Y10/N200/E201;1;X23Y10/A1;X23Y10/A1/N200;1;X18Y13/B3;X18Y13/B3/X01;1;X20Y11/E200;X20Y11/E200/N202;1;X22Y11/E210;X22Y11/E210/E202;1;X24Y11/N210;X24Y11/N210/E212;1;X24Y9/N240;X24Y9/N240/N212;1;X24Y7/N240;X24Y7/N240/N242;1;X24Y6/X03;X24Y6/X03/N241;1;X24Y6/A6;X24Y6/A6/X03;1;X18Y13/E200;X18Y13/E200/Q0;1;X20Y13/N200;X20Y13/N200/E202;1;X20Y13/A1;X20Y13/A1/N200;1;X18Y13/X01;X18Y13/X01/Q0;1;X18Y13/B5;X18Y13/B5/X01;1;X25Y13/S200;X25Y13/S200/W201;1;X25Y13/A5;X25Y13/A5/S200;1;X19Y9/S200;X19Y9/S200/E201;1;X19Y11/E200;X19Y11/E200/S202;1;X20Y11/X01;X20Y11/X01/E201;1;X20Y11/A7;X20Y11/A7/X01;1;X22Y13/N200;X22Y13/N200/E804;1;X22Y11/N200;X22Y11/N200/N202;1;X22Y11/A1;X22Y11/A1/N200;1;X18Y13/E800;X18Y13/E800/Q0;1;X26Y13/W200;X26Y13/W200/E808;1;X19Y8/X01;X19Y8/X01/N201;1;X19Y8/A7;X19Y8/A7/X01;1;X18Y13/Q0;;1;X18Y13/N800;X18Y13/N800/Q0;1;X18Y9/E200;X18Y9/E200/N804;1;X19Y9/N200;X19Y9/N200/E201;1;X19Y8/E200;X19Y8/E200/N201;1;X19Y8/A3;X19Y8/A3/E200;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/text.v:5.17-5.29"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 7835 ] ,
          "attributes": {
            "ROUTING": "X25Y13/F6;;1;X25Y13/C7;X25Y13/C7/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7834 ] ,
          "attributes": {
            "ROUTING": "X25Y13/F5;;1;X25Y13/N250;X25Y13/N250/F5;1;X25Y13/B7;X25Y13/B7/N250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charAddress[5]": {
          "hide_name": 0,
          "bits": [ 7815 ] ,
          "attributes": {
            "ROUTING": "X20Y13/A5;X20Y13/A5/E271;1;X19Y7/N260;X19Y7/N260/N262;1;X19Y5/N260;X19Y5/N260/N262;1;X19Y4/X03;X19Y4/X03/N261;1;X19Y4/A6;X19Y4/A6/X03;1;X22Y11/N820;X22Y11/N820/N272;1;X22Y3/S100;X22Y3/S100/N828;1;X22Y3/S210;X22Y3/S210/S100;1;X22Y3/A7;X22Y3/A7/S210;1;X25Y13/N270;X25Y13/N270/E272;1;X25Y11/E270;X25Y11/E270/N272;1;X26Y11/A2;X26Y11/A2/E271;1;X22Y13/N270;X22Y13/N270/E271;1;X20Y12/E270;X20Y12/E270/E272;1;X21Y12/A7;X21Y12/A7/E271;1;X18Y12/E270;X18Y12/E270/N131;1;X20Y12/N270;X20Y12/N270/E272;1;X20Y11/A2;X20Y11/A2/N271;1;X18Y13/N130;X18Y13/N130/Q5;1;X18Y13/A3;X18Y13/A3/N130;1;X18Y13/A5;X18Y13/A5/Q5;1;X19Y9/E230;X19Y9/E230/N232;1;X20Y9/N230;X20Y9/N230/E231;1;X20Y8/A5;X20Y8/A5/N231;1;X24Y13/N270;X24Y13/N270/E271;1;X24Y11/N220;X24Y11/N220/N272;1;X24Y9/N810;X24Y9/N810/N222;1;X24Y1/S210;X24Y1/S210/N818;1;X24Y3/A7;X24Y3/A7/S212;1;X23Y9/E260;X23Y9/E260/E232;1;X25Y9/N260;X25Y9/N260/E262;1;X25Y7/N260;X25Y7/N260/N262;1;X25Y6/X03;X25Y6/X03/N261;1;X21Y9/E230;X21Y9/E230/E232;1;X25Y6/A1;X25Y6/A1/X03;1;X19Y13/N230;X19Y13/N230/E131;1;X19Y11/N230;X19Y11/N230/N232;1;X19Y9/N260;X19Y9/N260/N232;1;X19Y8/X05;X19Y8/X05/N261;1;X19Y8/A4;X19Y8/A4/X05;1;X18Y13/Q5;;1;X18Y13/E130;X18Y13/E130/Q5;1;X19Y13/E270;X19Y13/E270/E131;1;X21Y13/E270;X21Y13/E270/E272;1;X23Y13/E270;X23Y13/E270/E272;1;X25Y13/A7;X25Y13/A7/E272;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/text.v:5.17-5.29"
          }
        },
        "externalFlash.chosenByte[6]": {
          "hide_name": 0,
          "bits": [ 7812 ] ,
          "attributes": {
            "ROUTING": "X23Y12/Q3;;1;X23Y12/W800;X23Y12/W800/Q3;1;X19Y12/N200;X19Y12/N200/W804;1;X19Y11/X07;X19Y11/X07/N201;1;X19Y11/B7;X19Y11/B7/X07;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:129.13-129.23",
            "hdlname": "externalFlash chosenByte"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7811 ] ,
          "attributes": {
            "ROUTING": "X25Y13/F7;;1;X25Y13/SN10;X25Y13/SN10/F7;1;X25Y12/W210;X25Y12/W210/N111;1;X23Y12/B3;X23Y12/B3/W212;1;X23Y12/XD3;X23Y12/XD3/B3;1"
          }
        },
        "externalFlash.chosenByte[7]": {
          "hide_name": 0,
          "bits": [ 7809 ] ,
          "attributes": {
            "ROUTING": "X20Y12/Q2;;1;X20Y12/N130;X20Y12/N130/Q2;1;X20Y11/B3;X20Y11/B3/N131;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:129.13-129.23",
            "hdlname": "externalFlash chosenByte"
          }
        },
        "externalFlash.chosenByte_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 7808 ] ,
          "attributes": {
            "ROUTING": "X20Y13/F5;;1;X20Y13/SN20;X20Y13/SN20/F5;1;X20Y12/C2;X20Y12/C2/N121;1;X20Y12/XD2;X20Y12/XD2/C2;1"
          }
        },
        "externalFlash.dataReady_LUT3_I0_1_F[2]": {
          "hide_name": 0,
          "bits": [ 7806 ] ,
          "attributes": {
            "ROUTING": "X18Y10/F2;;1;X18Y10/S100;X18Y10/S100/F2;1;X18Y11/C2;X18Y11/C2/S101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataReady_LUT3_I0_1_F[0]": {
          "hide_name": 0,
          "bits": [ 7804 ] ,
          "attributes": {
            "ROUTING": "X18Y11/Q4;;1;X18Y11/X07;X18Y11/X07/Q4;1;X18Y11/A2;X18Y11/A2/X07;1",
            "hdlname": "externalFlash hexConvert hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:7.22-7.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.chosenByte_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_1_I3[2]": {
          "hide_name": 0,
          "bits": [ 7786 ] ,
          "attributes": {
            "ROUTING": "X18Y10/N270;X18Y10/N270/N272;1;X18Y8/N220;X18Y8/N220/N272;1;X18Y6/E220;X18Y6/E220/N222;1;X20Y6/E230;X20Y6/E230/E222;1;X22Y6/E230;X22Y6/E230/E232;1;X24Y6/E260;X24Y6/E260/E232;1;X26Y6/E260;X26Y6/E260/E262;1;X27Y6/C0;X27Y6/C0/E261;1;X21Y12/X03;X21Y12/X03/E261;1;X21Y12/B4;X21Y12/B4/X03;1;X19Y6/B3;X19Y6/B3/X03;1;X20Y12/E260;X20Y12/E260/N262;1;X21Y12/N260;X21Y12/N260/E261;1;X26Y6/E220;X26Y6/E220/E222;1;X27Y6/S220;X27Y6/S220/E221;1;X27Y8/C7;X27Y8/C7/S222;1;X20Y4/N270;X20Y4/N270/N262;1;X20Y2/W270;X20Y2/W270/N272;1;X19Y2/X04;X19Y2/X04/W271;1;X19Y2/C0;X19Y2/C0/X04;1;X18Y10/C2;X18Y10/C2/X04;1;X18Y10/X04;X18Y10/X04/N272;1;X21Y14/N270;X21Y14/N270/E271;1;X21Y12/N220;X21Y12/N220/N272;1;X21Y10/N810;X21Y10/N810/N222;1;X21Y2/S210;X21Y2/S210/N818;1;X21Y4/B0;X21Y4/B0/S212;1;X22Y6/E270;X22Y6/E270/E272;1;X24Y6/E270;X24Y6/E270/E272;1;X25Y6/S270;X25Y6/S270/E271;1;X25Y7/B7;X25Y7/B7/S271;1;X18Y10/C3;X18Y10/C3/X04;1;X21Y13/X07;X21Y13/X07/E261;1;X21Y13/B1;X21Y13/B1/X07;1;X20Y6/E270;X20Y6/E270/E262;1;X22Y6/E220;X22Y6/E220/E272;1;X24Y6/E220;X24Y6/E220/E222;1;X25Y6/D7;X25Y6/D7/E221;1;X24Y4/N270;X24Y4/N270/N262;1;X24Y2/B4;X24Y2/B4/N272;1;X18Y12/N270;X18Y12/N270/N262;1;X24Y14/N270;X24Y14/N270/E272;1;X24Y12/E270;X24Y12/E270/N272;1;X25Y12/N270;X25Y12/N270/E271;1;X25Y11/B6;X25Y11/B6/N271;1;X20Y15/E230;X20Y15/E230/E232;1;X22Y15/B6;X22Y15/B6/E232;1;X18Y14/E260;X18Y14/E260/F6;1;X20Y14/E270;X20Y14/E270/E262;1;X22Y14/E270;X22Y14/E270/E272;1;X23Y14/X04;X23Y14/X04/E271;1;X23Y14/C3;X23Y14/C3/X04;1;X18Y6/E260;X18Y6/E260/N838;1;X20Y6/N260;X20Y6/N260/E262;1;X20Y5/C3;X20Y5/C3/N261;1;X19Y13/C7;X19Y13/C7/E261;1;X21Y10/E260;X21Y10/E260/N262;1;X18Y10/B6;X18Y10/B6/N272;1;X22Y10/C3;X22Y10/C3/E261;1;X19Y6/X03;X19Y6/X03/E261;1;X18Y13/E260;X18Y13/E260/N261;1;X20Y13/C6;X20Y13/C6/E262;1;X18Y14/N260;X18Y14/N260/F6;1;X20Y14/N260;X20Y14/N260/E262;1;X20Y13/E260;X20Y13/E260/N261;1;X18Y14/S130;X18Y14/S130/F6;1;X18Y15/E230;X18Y15/E230/S131;1;X20Y15/E800;X20Y15/E800/E232;1;X28Y15/W200;X28Y15/W200/E808;1;X27Y15/X05;X27Y15/X05/W201;1;X27Y15/C6;X27Y15/C6/X05;1;X20Y10/E260;X20Y10/E260/E262;1;X22Y10/C2;X22Y10/C2/E262;1;X18Y10/E260;X18Y10/E260/N834;1;X19Y10/C0;X19Y10/C0/E261;1;X18Y6/E830;X18Y6/E830/N838;1;X26Y6/W260;X26Y6/W260/E838;1;X24Y6/N260;X24Y6/N260/W262;1;X24Y4/D7;X24Y4/D7/N262;1;X18Y14/F6;;1;X18Y14/N830;X18Y14/N830/F6;1;X18Y10/E830;X18Y10/E830/N834;1;X22Y10/S250;X22Y10/S250/E834;1;X22Y11/B5;X22Y11/B5/S251;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.charOutput_DFF_Q_6_D_LUT3_F_I2_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7783 ] ,
          "attributes": {
            "ROUTING": "X17Y11/F7;;1;X17Y11/X04;X17Y11/X04/F7;1;X17Y11/B1;X17Y11/B1/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.charOutput_DFF_Q_6_D_LUT3_F_I2_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 7781 ] ,
          "attributes": {
            "ROUTING": "X17Y10/Q0;;1;X17Y10/S130;X17Y10/S130/Q0;1;X17Y11/A1;X17Y11/A1/S131;1",
            "hdlname": "externalFlash hexConv hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:7.22-7.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.charOutput_DFF_Q_6_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7778 ] ,
          "attributes": {
            "ROUTING": "X17Y11/F1;;1;X17Y11/S100;X17Y11/S100/F1;1;X17Y12/C2;X17Y12/C2/S101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.charOutput_DFF_Q_6_D_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 7776 ] ,
          "attributes": {
            "ROUTING": "X17Y12/Q3;;1;X17Y12/X02;X17Y12/X02/Q3;1;X17Y12/A2;X17Y12/A2/X02;1",
            "hdlname": "externalFlash hexConvert hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:7.22-7.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput[0]": {
          "hide_name": 0,
          "bits": [ 7770 ] ,
          "attributes": {
            "ROUTING": "X17Y12/SN20;X17Y12/SN20/Q1;1;X17Y11/C2;X17Y11/C2/N121;1;X17Y12/Q1;;1;X17Y12/W210;X17Y12/W210/Q1;1;X16Y12/N210;X16Y12/N210/W211;1;X16Y11/A4;X16Y11/A4/N211;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te charOutput",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.charOutput_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7768 ] ,
          "attributes": {
            "ROUTING": "X17Y12/F2;;1;X17Y12/D1;X17Y12/D1/F2;1;X17Y12/XD1;X17Y12/XD1/D1;1"
          }
        },
        "externalFlash.dataReady_LUT2_I0_F_LUT3_F_I2_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 7766 ] ,
          "attributes": {
            "ROUTING": "X17Y10/E130;X17Y10/E130/F5;1;X17Y10/C3;X17Y10/C3/E130;1;X17Y10/F5;;1;X17Y10/E100;X17Y10/E100/F5;1;X18Y10/D3;X18Y10/D3/E101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.hexChar[1]": {
          "hide_name": 0,
          "bits": [ 7765 ] ,
          "attributes": {
            "ROUTING": "X17Y7/Q3;;1;X17Y7/SN10;X17Y7/SN10/Q3;1;X17Y8/S250;X17Y8/S250/S111;1;X17Y10/A3;X17Y10/A3/S252;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:7.22-7.29",
            "hdlname": "externalFlash hexConv hexChar"
          }
        },
        "externalFlash.charOutput_DFF_Q_5_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7762 ] ,
          "attributes": {
            "ROUTING": "X17Y10/F3;;1;X17Y10/SN20;X17Y10/SN20/F3;1;X17Y11/S220;X17Y11/S220/S121;1;X17Y11/C4;X17Y11/C4/S220;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.charOutput_DFF_Q_5_D_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 7760 ] ,
          "attributes": {
            "ROUTING": "X17Y11/Q0;;1;X17Y11/X05;X17Y11/X05/Q0;1;X17Y11/A4;X17Y11/A4/X05;1",
            "hdlname": "externalFlash hexConvert hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:7.22-7.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput[1]": {
          "hide_name": 0,
          "bits": [ 7755 ] ,
          "attributes": {
            "ROUTING": "X17Y11/SN10;X17Y11/SN10/Q4;1;X17Y10/W250;X17Y10/W250/N111;1;X16Y10/A0;X16Y10/A0/W251;1;X17Y11/Q4;;1;X17Y11/W240;X17Y11/W240/Q4;1;X17Y11/B2;X17Y11/B2/W240;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te charOutput",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.charOutput_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7753 ] ,
          "attributes": {
            "ROUTING": "X17Y11/F4;;1;X17Y11/XD4;X17Y11/XD4/F4;1"
          }
        },
        "charAddress[2]": {
          "hide_name": 0,
          "bits": [ 7740 ] ,
          "attributes": {
            "ROUTING": "X21Y5/N800;X21Y5/N800/N838;1;X21Y2/E200;X21Y2/E200/S808;1;X21Y2/A3;X21Y2/A3/E200;1;X25Y1/W220;X25Y1/W220/N814;1;X24Y1/S220;X24Y1/S220/W221;1;X24Y3/X07;X24Y3/X07/S222;1;X24Y3/A2;X24Y3/A2/X07;1;X28Y7/E260;X28Y7/E260/E232;1;X30Y7/E270;X30Y7/E270/E262;1;X31Y7/A5;X31Y7/A5/E271;1;X22Y2/E240;X22Y2/E240/E242;1;X24Y2/X03;X24Y2/X03/E242;1;X24Y2/A6;X24Y2/A6/X03;1;X21Y1/A7;X21Y1/A7/X03;1;X21Y8/A2;X21Y8/A2/X05;1;X18Y14/N270;X18Y14/N270/N131;1;X18Y12/N820;X18Y12/N820/N272;1;X18Y4/N820;X18Y4/N820/N828;1;X18Y3/N240;X18Y3/N240/S828;1;X18Y1/X07;X18Y1/X07/N242;1;X18Y1/A5;X18Y1/A5/X07;1;X21Y9/N810;X21Y9/N810/N212;1;X21Y5/E210;X21Y5/E210/N814;1;X23Y5/E240;X23Y5/E240/E212;1;X24Y5/N240;X24Y5/N240/E241;1;X24Y3/X03;X24Y3/X03/N242;1;X24Y3/A6;X24Y3/A6/X03;1;X25Y6/A2;X25Y6/A2/S251;1;X20Y7/W200;X20Y7/W200/N202;1;X20Y7/A7;X20Y7/A7/W200;1;X19Y5/X06;X19Y5/X06/S272;1;X19Y5/A7;X19Y5/A7/X06;1;X24Y10/A6;X24Y10/A6/W272;1;X26Y6/N830;X26Y6/N830/N252;1;X26Y1/W250;X26Y1/W250/S838;1;X24Y1/A6;X24Y1/A6/W252;1;X18Y15/A3;X18Y15/A3/N130;1;X23Y15/N250;X23Y15/N250/E252;1;X23Y13/N830;X23Y13/N830/N252;1;X23Y9/W250;X23Y9/W250/N834;1;X22Y9/N250;X22Y9/N250/W251;1;X22Y8/E250;X22Y8/E250/N251;1;X24Y8/A7;X24Y8/A7/E252;1;X21Y4/S270;X21Y4/S270/S262;1;X21Y5/X06;X21Y5/X06/S271;1;X21Y5/A7;X21Y5/A7/X06;1;X21Y15/E250;X21Y15/E250/E252;1;X22Y15/A7;X22Y15/A7/E251;1;X26Y11/A6;X26Y11/A6/N232;1;X21Y11/N210;X21Y11/N210/E211;1;X21Y11/A2;X21Y11/A2/N210;1;X20Y11/E210;X20Y11/E210/E212;1;X19Y3/S270;X19Y3/S270/E271;1;X27Y8/A1;X27Y8/A1/X03;1;X18Y9/N240;X18Y9/N240/N212;1;X18Y7/N820;X18Y7/N820/N242;1;X18Y3/W270;X18Y3/W270/N824;1;X17Y3/A1;X17Y3/A1/W271;1;X26Y15/N230;X26Y15/N230/E808;1;X26Y13/N230;X26Y13/N230/N232;1;X18Y11/N210;X18Y11/N210/N212;1;X18Y10/A4;X18Y10/A4/N211;1;X20Y12/E240;X20Y12/E240/E212;1;X21Y12/X07;X21Y12/X07/E241;1;X21Y12/A2;X21Y12/A2/X07;1;X18Y2/N250;X18Y2/N250/S838;1;X18Y1/A0;X18Y1/A0/N251;1;X18Y1/N820;X18Y1/N820/N828;1;X18Y2/W270;X18Y2/W270/S824;1;X17Y2/A1;X17Y2/A1/W271;1;X28Y11/X06;X28Y11/X06/E211;1;X28Y11/A5;X28Y11/A5/X06;1;X27Y13/E240;X27Y13/E240/N242;1;X28Y13/X03;X28Y13/X03/E241;1;X28Y13/A6;X28Y13/A6/X03;1;X30Y15/A4;X30Y15/A4/X07;1;X22Y14/N250;X22Y14/N250/E834;1;X22Y13/W250;X22Y13/W250/N251;1;X21Y13/A0;X21Y13/A0/W251;1;X18Y4/A0;X18Y4/A0/W271;1;X18Y5/N830;X18Y5/N830/N252;1;X18Y1/E250;X18Y1/E250/N834;1;X19Y1/A7;X19Y1/A7/E251;1;X24Y14/N200;X24Y14/N200/E804;1;X24Y13/E200;X24Y13/E200/N201;1;X24Y13/A3;X24Y13/A3/E200;1;X18Y7/N250;X18Y7/N250/N252;1;X18Y5/W250;X18Y5/W250/N252;1;X17Y5/A6;X17Y5/A6/W251;1;X23Y15/X01;X23Y15/X01/E202;1;X23Y15/A6;X23Y15/A6/X01;1;X26Y8/N250;X26Y8/N250/N252;1;X26Y6/A0;X26Y6/A0/N252;1;X20Y3/X05;X20Y3/X05/N202;1;X20Y3/A5;X20Y3/A5/X05;1;X17Y10/B2;X17Y10/B2/X03;1;X17Y5/N200;X17Y5/N200/N252;1;X17Y4/W200;X17Y4/W200/N201;1;X17Y4/A7;X17Y4/A7/W200;1;X25Y10/N830;X25Y10/N830/N252;1;X25Y2/N800;X25Y2/N800/N838;1;X25Y5/N100;X25Y5/N100/S808;1;X25Y5/A1;X25Y5/A1/N100;1;X20Y11/N250;X20Y11/N250/N252;1;X20Y9/N250;X20Y9/N250/N252;1;X20Y7/N200;X20Y7/N200/N252;1;X20Y5/N200;X20Y5/N200/N202;1;X20Y4/W200;X20Y4/W200/N201;1;X20Y4/A7;X20Y4/A7/W200;1;X22Y9/W200;X22Y9/W200/N201;1;X20Y9/N200;X20Y9/N200/W202;1;X19Y5/N810;X19Y5/N810/N222;1;X19Y2/E210;X19Y2/E210/S818;1;X25Y13/N800;X25Y13/N800/N232;1;X25Y5/N810;X25Y5/N810/N808;1;X27Y11/W130;X27Y11/W130/E818;1;X26Y11/N230;X26Y11/N230/W131;1;X26Y10/A7;X26Y10/A7/N231;1;X20Y15/N250;X20Y15/N250/E251;1;X20Y13/N250;X20Y13/N250/N252;1;X20Y12/X06;X20Y12/X06/N251;1;X20Y12/A4;X20Y12/A4/X06;1;X26Y12/A3;X26Y12/A3/N252;1;X18Y12/X08;X18Y12/X08/N211;1;X18Y12/B4;X18Y12/B4/X08;1;X22Y13/X01;X22Y13/X01/N202;1;X22Y13/A6;X22Y13/A6/X01;1;X16Y5/A7;X16Y5/A7/W251;1;X22Y13/X02;X22Y13/X02/N232;1;X22Y13/A1;X22Y13/A1/X02;1;X21Y14/A6;X21Y14/A6/E251;1;X21Y5/E830;X21Y5/E830/N838;1;X25Y5/S250;X25Y5/S250/E834;1;X26Y10/E250;X26Y10/E250/N252;1;X28Y10/N250;X28Y10/N250/E252;1;X28Y8/E250;X28Y8/E250/N252;1;X30Y8/N250;X30Y8/N250/E252;1;X30Y7/W250;X30Y7/W250/N251;1;X29Y7/A5;X29Y7/A5/W251;1;X28Y14/W200;X28Y14/W200/E808;1;X26Y14/W200;X26Y14/W200/W202;1;X25Y14/X01;X25Y14/X01/W201;1;X25Y14/A6;X25Y14/A6/X01;1;X22Y9/N230;X22Y9/N230/N232;1;X28Y11/A6;X28Y11/A6/N232;1;X22Y8/A7;X22Y8/A7/N231;1;X28Y14/E230;X28Y14/E230/E808;1;X20Y14/E250;X20Y14/E250/N251;1;X30Y14/N230;X30Y14/N230/E232;1;X30Y13/X02;X30Y13/X02/N231;1;X30Y13/A0;X30Y13/A0/X02;1;X18Y14/E200;X18Y14/E200/N201;1;X20Y14/E800;X20Y14/E800/E202;1;X28Y14/E100;X28Y14/E100/E808;1;X29Y14/E200;X29Y14/E200/E101;1;X30Y14/S200;X30Y14/S200/E201;1;X30Y14/A5;X30Y14/A5/S200;1;X25Y15/A4;X25Y15/A4/W131;1;X27Y13/N240;X27Y13/N240/N242;1;X27Y11/E240;X27Y11/E240/N242;1;X28Y11/X03;X28Y11/X03/E241;1;X28Y11/A0;X28Y11/A0/X03;1;X19Y11/E810;X19Y11/E810/N814;1;X27Y11/E210;X27Y11/E210/E818;1;X20Y2/A6;X20Y2/A6/S210;1;X20Y2/S210;X20Y2/S210/E211;1;X23Y15/E210;X23Y15/E210/E202;1;X26Y12/N250;X26Y12/N250/N252;1;X26Y11/A1;X26Y11/A1/N251;1;X18Y14/E830;X18Y14/E830/N131;1;X26Y14/N250;X26Y14/N250/E838;1;X26Y12/W250;X26Y12/W250/N252;1;X25Y12/N250;X25Y12/N250/W251;1;X25Y10/X06;X25Y10/X06/N252;1;X25Y10/A7;X25Y10/A7/X06;1;X20Y5/E820;X20Y5/E820/E272;1;X24Y5/N270;X24Y5/N270/E824;1;X24Y4/W270;X24Y4/W270/N271;1;X23Y4/A3;X23Y4/A3/W271;1;X17Y7/N250;X17Y7/N250/N242;1;X17Y5/W250;X17Y5/W250/N252;1;X16Y5/A1;X16Y5/A1/W251;1;X22Y15/N200;X22Y15/N200/E201;1;X30Y11/N210;X30Y11/N210/E211;1;X29Y11/E210;X29Y11/E210/E212;1;X30Y11/A2;X30Y11/A2/N210;1;X24Y15/S210;X24Y15/S210/E211;1;X24Y15/A6;X24Y15/A6/S210;1;X28Y10/X03;X28Y10/X03/N261;1;X28Y10/A6;X28Y10/A6/X03;1;X17Y11/N240;X17Y11/N240/N242;1;X17Y10/X03;X17Y10/X03/N241;1;X17Y10/B4;X17Y10/B4/X03;1;X27Y11/N240;X27Y11/N240/N242;1;X27Y8/X03;X27Y8/X03/N241;1;X22Y10/N200;X22Y10/N200/N252;1;X22Y8/N210;X22Y8/N210/N202;1;X22Y7/A6;X22Y7/A6/N211;1;X27Y9/N240;X27Y9/N240/N242;1;X17Y15/N210;X17Y15/N210/W111;1;X17Y13/N240;X17Y13/N240/N212;1;X18Y11/W210;X18Y11/W210/N212;1;X17Y11/B7;X17Y11/B7/W211;1;X26Y15/E100;X26Y15/E100/E808;1;X27Y15/N240;X27Y15/N240/E101;1;X27Y14/X03;X27Y14/X03/N241;1;X27Y14/A6;X27Y14/A6/X03;1;X18Y6/X03;X18Y6/X03/N241;1;X18Y6/A6;X18Y6/A6/X03;1;X18Y3/E270;X18Y3/E270/N824;1;X21Y9/N240;X21Y9/N240/N212;1;X21Y8/X05;X21Y8/X05/N241;1;X18Y11/X08;X18Y11/X08/N212;1;X18Y11/B6;X18Y11/B6/X08;1;X18Y7/N240;X18Y7/N240/N242;1;X21Y15/N250;X21Y15/N250/E252;1;X21Y13/N830;X21Y13/N830/N252;1;X21Y5/N830;X21Y5/N830/N838;1;X21Y2/S260;X21Y2/S260/S838;1;X22Y8/E260;X22Y8/E260/N261;1;X24Y8/X03;X24Y8/X03/E262;1;X24Y8/A1;X24Y8/A1/X03;1;X22Y12/N250;X22Y12/N250/N252;1;X33Y15/W230;X33Y15/W230/E808;1;X31Y15/W260;X31Y15/W260/W232;1;X30Y15/X07;X30Y15/X07/W261;1;X16Y6/A0;X16Y6/A0/X03;1;X21Y15/E200;X21Y15/E200/E252;1;X23Y15/E200;X23Y15/E200/E202;1;X25Y15/E800;X25Y15/E800/E202;1;X29Y15/N800;X29Y15/N800/E804;1;X29Y11/E230;X29Y11/E230/N804;1;X31Y11/S230;X31Y11/S230/E232;1;X31Y12/X02;X31Y12/X02/S231;1;X31Y12/A1;X31Y12/A1/X02;1;X18Y9/N250;X18Y9/N250/N242;1;X18Y7/X06;X18Y7/X06/N252;1;X18Y7/A6;X18Y7/A6/X06;1;X18Y14/W200;X18Y14/W200/N201;1;X18Y14/A6;X18Y14/A6/W200;1;X21Y6/A7;X21Y6/A7/N211;1;X21Y7/N210;X21Y7/N210/E211;1;X22Y12/A6;X22Y12/A6/N231;1;X26Y10/N250;X26Y10/N250/N252;1;X18Y4/A7;X18Y4/A7/W271;1;X20Y6/A7;X20Y6/A7/N211;1;X17Y7/X06;X17Y7/X06/N271;1;X17Y7/A6;X17Y7/A6/X06;1;X27Y10/X05;X27Y10/X05/N241;1;X27Y10/A4;X27Y10/A4/X05;1;X19Y15/N810;X19Y15/N810/E111;1;X19Y7/N220;X19Y7/N220/N818;1;X26Y11/N270;X26Y11/N270/W131;1;X26Y10/W270;X26Y10/W270/N271;1;X18Y15/EW10;X18Y15/EW10/Q0;1;X19Y15/E250;X19Y15/E250/E111;1;X20Y15/A3;X20Y15/A3/E251;1;X28Y10/E130;X28Y10/E130/E828;1;X29Y10/S230;X29Y10/S230/E131;1;X29Y11/W230;X29Y11/W230/S231;1;X28Y11/N230;X28Y11/N230/W231;1;X28Y10/A4;X28Y10/A4/N231;1;X20Y7/E210;X20Y7/E210/N212;1;X22Y7/E210;X22Y7/E210/E212;1;X24Y7/E810;X24Y7/E810/E212;1;X32Y7/W210;X32Y7/W210/E818;1;X30Y7/N210;X30Y7/N210/W212;1;X30Y7/A2;X30Y7/A2/N210;1;X20Y5/S270;X20Y5/S270/E272;1;X20Y7/E270;X20Y7/E270/S272;1;X22Y7/E270;X22Y7/E270/E272;1;X24Y7/E220;X24Y7/E220/E272;1;X26Y7/X05;X26Y7/X05/E222;1;X26Y7/A3;X26Y7/A3/X05;1;X20Y5/N810;X20Y5/N810/N212;1;X20Y1/E210;X20Y1/E210/N814;1;X22Y1/E240;X22Y1/E240/E212;1;X24Y1/E250;X24Y1/E250/E242;1;X25Y1/A5;X25Y1/A5/E251;1;X20Y8/A6;X20Y8/A6/N211;1;X18Y8/W270;X18Y8/W270/N824;1;X26Y11/N800;X26Y11/N800/N232;1;X26Y7/E230;X26Y7/E230/N804;1;X20Y11/N210;X20Y11/N210/E212;1;X20Y9/N210;X20Y9/N210/N212;1;X20Y7/N210;X20Y7/N210/N212;1;X20Y5/A6;X20Y5/A6/N212;1;X24Y12/E240;X24Y12/E240/E212;1;X25Y12/X03;X25Y12/X03/E241;1;X25Y12/A7;X25Y12/A7/X03;1;X18Y12/E210;X18Y12/E210/N211;1;X20Y12/E210;X20Y12/E210/E212;1;X22Y12/E210;X22Y12/E210/E212;1;X24Y12/E810;X24Y12/E810/E212;1;X32Y12/W130;X32Y12/W130/E818;1;X31Y12/W270;X31Y12/W270/W131;1;X30Y12/A7;X30Y12/A7/W271;1;X18Y11/E210;X18Y11/E210/N212;1;X20Y11/X06;X20Y11/X06/E212;1;X20Y11/A4;X20Y11/A4/X06;1;X25Y15/N230;X25Y15/N230/W131;1;X25Y14/A7;X25Y14/A7/N231;1;X23Y1/A0;X23Y1/A0/E251;1;X26Y15/W130;X26Y15/W130/E808;1;X25Y15/A7;X25Y15/A7/W131;1;X28Y13/X02;X28Y13/X02/N232;1;X28Y13/A3;X28Y13/A3/X02;1;X18Y10/E240;X18Y10/E240/N241;1;X20Y10/E820;X20Y10/E820/E242;1;X28Y10/E240;X28Y10/E240/E828;1;X29Y10/X03;X29Y10/X03/E241;1;X29Y10/A1;X29Y10/A1/X03;1;X16Y5/S240;X16Y5/S240/W242;1;X16Y6/X03;X16Y6/X03/S241;1;X16Y6/A6;X16Y6/A6/X03;1;X18Y1/W270;X18Y1/W270/N828;1;X17Y1/A6;X17Y1/A6/W271;1;X22Y4/X05;X22Y4/X05/N261;1;X22Y4/A3;X22Y4/A3/X05;1;X21Y1/X03;X21Y1/X03/N261;1;X18Y5/W240;X18Y5/W240/N824;1;X17Y5/N240;X17Y5/N240/W241;1;X17Y4/W240;X17Y4/W240/N241;1;X16Y4/X07;X16Y4/X07/W241;1;X16Y4/A3;X16Y4/A3/X07;1;X17Y8/N270;X17Y8/N270/W271;1;X18Y15/N130;X18Y15/N130/Q0;1;X18Y14/B0;X18Y14/B0/N131;1;X17Y9/N240;X17Y9/N240/N242;1;X22Y12/E230;X22Y12/E230/N231;1;X24Y12/X06;X24Y12/X06/E232;1;X24Y12/A6;X24Y12/A6/X06;1;X21Y1/S250;X21Y1/S250/E251;1;X21Y2/E250;X21Y2/E250/S251;1;X22Y2/A7;X22Y2/A7/E251;1;X22Y5/N260;X22Y5/N260/N262;1;X20Y2/E240;X20Y2/E240/E242;1;X22Y2/X03;X22Y2/X03/E242;1;X22Y2/A6;X22Y2/A6/X03;1;X22Y9/N260;X22Y9/N260/N232;1;X22Y7/N260;X22Y7/N260/N262;1;X18Y2/E240;X18Y2/E240/N241;1;X21Y2/N260;X21Y2/N260/S838;1;X22Y15/N230;X22Y15/N230/E804;1;X22Y13/N230;X22Y13/N230/N232;1;X22Y11/N230;X22Y11/N230/N232;1;X22Y10/A6;X22Y10/A6/N231;1;X18Y1/E240;X18Y1/E240/N828;1;X20Y1/E250;X20Y1/E250/E242;1;X22Y1/E250;X22Y1/E250/E252;1;X24Y1/S250;X24Y1/S250/E252;1;X24Y2/A3;X24Y2/A3/S251;1;X18Y15/N200;X18Y15/N200/Q0;1;X18Y13/N210;X18Y13/N210/N202;1;X18Y11/N240;X18Y11/N240/N212;1;X18Y9/N820;X18Y9/N820/N242;1;X18Y5/E270;X18Y5/E270/N824;1;X19Y5/N270;X19Y5/N270/E271;1;X19Y4/W270;X19Y4/W270/N271;1;X18Y4/A6;X18Y4/A6/W271;1;X28Y15/N230;X28Y15/N230/E232;1;X28Y13/N230;X28Y13/N230/N232;1;X28Y11/N260;X28Y11/N260/N232;1;X28Y9/N270;X28Y9/N270/N262;1;X28Y7/N270;X28Y7/N270/N272;1;X28Y6/X06;X28Y6/X06/N271;1;X28Y6/A7;X28Y6/A7/X06;1;X18Y15/Q0;;1;X18Y15/E800;X18Y15/E800/Q0;1;X26Y15/E230;X26Y15/E230/E808;1;X27Y15/X02;X27Y15/X02/E231;1;X27Y15/A2;X27Y15/A2/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/text.v:5.17-5.29"
          }
        },
        "charAddress[3]": {
          "hide_name": 0,
          "bits": [ 7690 ] ,
          "attributes": {
            "ROUTING": "X19Y6/E210;X19Y6/E210/N818;1;X21Y6/X02;X21Y6/X02/E212;1;X21Y6/A2;X21Y6/A2/X02;1;X25Y4/N250;X25Y4/N250/S130;1;X25Y2/W250;X25Y2/W250/N252;1;X24Y2/A7;X24Y2/A7/W251;1;X20Y5/A3;X20Y5/A3/X05;1;X25Y4/S130;X25Y4/S130/N818;1;X19Y6/E810;X19Y6/E810/N818;1;X27Y6/W130;X27Y6/W130/E818;1;X27Y6/W270;X27Y6/W270/W130;1;X25Y6/A4;X25Y6/A4/W272;1;X20Y8/A2;X20Y8/A2/X05;1;X25Y14/N220;X25Y14/N220/E814;1;X23Y14/A3;X23Y14/A3/X07;1;X25Y15/X01;X25Y15/X01/S221;1;X25Y15/A1;X25Y15/A1/X01;1;X20Y5/X05;X20Y5/X05/W222;1;X20Y13/A6;X20Y13/A6/X06;1;X19Y12/E250;X19Y12/E250/N252;1;X18Y14/A0;X18Y14/A0/N100;1;X18Y8/E220;X18Y8/E220/N814;1;X20Y8/X05;X20Y8/X05/E222;1;X18Y14/N100;X18Y14/N100/Q1;1;X20Y8/A4;X20Y8/A4/X05;1;X17Y10/S210;X17Y10/S210/W211;1;X17Y11/A7;X17Y11/A7/S211;1;X22Y4/A1;X22Y4/A1/S272;1;X18Y6/E250;X18Y6/E250/N252;1;X20Y6/E200;X20Y6/E200/E252;1;X22Y6/E200;X22Y6/E200/E202;1;X24Y6/E210;X24Y6/E210/E202;1;X26Y6/E210;X26Y6/E210/E212;1;X27Y6/X02;X27Y6/X02/E211;1;X27Y6/A0;X27Y6/A0/X02;1;X19Y14/N250;X19Y14/N250/E111;1;X19Y13/X06;X19Y13/X06/N251;1;X19Y13/A7;X19Y13/A7/X06;1;X18Y10/W210;X18Y10/W210/N212;1;X17Y10/X02;X17Y10/X02/W211;1;X17Y10/A2;X17Y10/A2/X02;1;X20Y8/E210;X20Y8/E210/N212;1;X22Y8/E240;X22Y8/E240/E212;1;X24Y8/E240;X24Y8/E240/E242;1;X26Y8/E250;X26Y8/E250/E242;1;X27Y8/A7;X27Y8/A7/E251;1;X21Y6/N820;X21Y6/N820/N242;1;X21Y2/E270;X21Y2/E270/N824;1;X22Y2/S270;X22Y2/S270/E271;1;X22Y3/X06;X22Y3/X06/S271;1;X22Y3/A4;X22Y3/A4/X06;1;X18Y11/A6;X18Y11/A6/N211;1;X24Y12/N240;X24Y12/N240/E241;1;X24Y10/N820;X24Y10/N820/N242;1;X24Y2/S270;X24Y2/S270/N828;1;X24Y3/A3;X24Y3/A3/S271;1;X23Y13/X02;X23Y13/X02/E212;1;X23Y13/A0;X23Y13/A0/X02;1;X18Y10/N240;X18Y10/N240/N212;1;X18Y8/N250;X18Y8/N250/N242;1;X18Y7/A1;X18Y7/A1/N251;1;X21Y11/A1;X21Y11/A1/E210;1;X24Y11/W210;X24Y11/W210/S211;1;X23Y11/X06;X23Y11/X06/W211;1;X23Y11/A6;X23Y11/A6/X06;1;X18Y4/E810;X18Y4/E810/N818;1;X22Y4/S220;X22Y4/S220/E814;1;X22Y5/W220;X22Y5/W220/S221;1;X26Y11/E250;X26Y11/E250/E242;1;X28Y11/A7;X28Y11/A7/E252;1;X21Y12/A1;X21Y12/A1/E252;1;X19Y5/A3;X19Y5/A3/N251;1;X24Y11/E240;X24Y11/E240/N241;1;X19Y10/X02;X19Y10/X02/E211;1;X19Y10/A0;X19Y10/A0/X02;1;X18Y12/A4;X18Y12/A4/N212;1;X18Y10/A3;X18Y10/A3/X02;1;X22Y14/N240;X22Y14/N240/E241;1;X22Y13/X03;X22Y13/X03/N241;1;X22Y13/A0;X22Y13/A0/X03;1;X25Y12/N810;X25Y12/N810/N222;1;X18Y10/A6;X18Y10/A6/N212;1;X18Y13/E210;X18Y13/E210/N211;1;X20Y12/A5;X20Y12/A5/E251;1;X28Y10/W130;X28Y10/W130/E818;1;X27Y10/A5;X27Y10/A5/W131;1;X19Y6/N250;X19Y6/N250/E251;1;X21Y10/E230;X21Y10/E230/E222;1;X22Y10/X02;X22Y10/X02/E231;1;X22Y10/A2;X22Y10/A2/X02;1;X18Y6/A0;X18Y6/A0/N252;1;X20Y13/X06;X20Y13/X06/E212;1;X25Y14/E240;X25Y14/E240/E242;1;X27Y14/S240;X27Y14/S240/E242;1;X27Y15/X03;X27Y15/X03/S241;1;X27Y15/A6;X27Y15/A6/X03;1;X18Y10/X02;X18Y10/X02/N212;1;X18Y10/A2;X18Y10/A2/X02;1;X19Y14/N810;X19Y14/N810/E111;1;X19Y6/N220;X19Y6/N220/N818;1;X19Y4/X07;X19Y4/X07/N222;1;X19Y4/A3;X19Y4/A3/X07;1;X21Y10/E210;X21Y10/E210/N212;1;X22Y10/X06;X22Y10/X06/E211;1;X22Y10/A7;X22Y10/A7/X06;1;X23Y14/E240;X23Y14/E240/E242;1;X21Y14/E240;X21Y14/E240/E212;1;X23Y14/X07;X23Y14/X07/E242;1;X19Y10/E220;X19Y10/E220/N814;1;X21Y14/E810;X21Y14/E810/E212;1;X25Y14/S220;X25Y14/S220/E814;1;X21Y13/E210;X21Y13/E210/N211;1;X23Y13/X06;X23Y13/X06/E212;1;X23Y13/A7;X23Y13/A7/X06;1;X17Y14/N210;X17Y14/N210/W111;1;X17Y12/N240;X17Y12/N240/N212;1;X17Y10/X07;X17Y10/X07/N242;1;X17Y10/A4;X17Y10/A4/X07;1;X18Y2/E210;X18Y2/E210/N212;1;X19Y2/X02;X19Y2/X02/E211;1;X19Y2/A0;X19Y2/A0/X02;1;X25Y12/A3;X25Y12/A3/X07;1;X20Y10/N210;X20Y10/N210/E212;1;X20Y8/N810;X20Y8/N810/N212;1;X20Y0/E210;X20Y0/E210/N818;1;X21Y0/S210;X21Y0/S210/E211;1;X21Y2/A6;X21Y2/A6/S212;1;X18Y12/N210;X18Y12/N210/N212;1;X18Y10/E210;X18Y10/E210/N212;1;X20Y10/E810;X20Y10/E810/E212;1;X24Y10/S210;X24Y10/S210/E814;1;X24Y10/A7;X24Y10/A7/S210;1;X18Y14/N210;X18Y14/N210/Q1;1;X18Y12/N810;X18Y12/N810/N212;1;X18Y4/N210;X18Y4/N210/N818;1;X18Y4/A3;X18Y4/A3/N210;1;X21Y12/E210;X21Y12/E210/N212;1;X23Y12/E240;X23Y12/E240/E212;1;X25Y12/X07;X25Y12/X07/E242;1;X25Y12/A5;X25Y12/A5/X07;1;X21Y11/E210;X21Y11/E210/N211;1;X23Y11/E810;X23Y11/E810/E212;1;X31Y11/W210;X31Y11/W210/E818;1;X29Y11/W240;X29Y11/W240/W212;1;X28Y11/X07;X28Y11/X07/W241;1;X28Y11/A4;X28Y11/A4/X07;1;X21Y6/E240;X21Y6/E240/N242;1;X23Y6/E250;X23Y6/E250/E242;1;X24Y6/A4;X24Y6/A4/E251;1;X18Y14/Q1;;1;X18Y14/EW10;X18Y14/EW10/Q1;1;X19Y14/E210;X19Y14/E210/E111;1;X21Y14/N210;X21Y14/N210/E212;1;X21Y12/N210;X21Y12/N210/N212;1;X21Y10/N210;X21Y10/N210/N212;1;X21Y8/N240;X21Y8/N240/N212;1;X21Y7/X05;X21Y7/X05/N241;1;X21Y7/A3;X21Y7/A3/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/text.v:5.17-5.29"
          }
        },
        "externalFlash.charOutput_DFF_Q_4_D_LUT3_F_I2_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7687 ] ,
          "attributes": {
            "ROUTING": "X18Y12/F4;;1;X18Y12/E240;X18Y12/E240/F4;1;X18Y12/B6;X18Y12/B6/E240;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.charOutput_DFF_Q_4_D_LUT3_F_I2_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 7685 ] ,
          "attributes": {
            "ROUTING": "X18Y12/Q2;;1;X18Y12/E130;X18Y12/E130/Q2;1;X18Y12/A6;X18Y12/A6/E130;1",
            "hdlname": "externalFlash hexConv hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:7.22-7.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.charOutput_DFF_Q_4_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7682 ] ,
          "attributes": {
            "ROUTING": "X18Y12/F6;;1;X18Y12/C5;X18Y12/C5/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.charOutput_DFF_Q_4_D_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 7680 ] ,
          "attributes": {
            "ROUTING": "X19Y12/Q2;;1;X19Y12/W130;X19Y12/W130/Q2;1;X18Y12/A5;X18Y12/A5/W131;1",
            "hdlname": "externalFlash hexConvert hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:7.22-7.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput[2]": {
          "hide_name": 0,
          "bits": [ 7676 ] ,
          "attributes": {
            "ROUTING": "X18Y12/W130;X18Y12/W130/Q5;1;X17Y12/N230;X17Y12/N230/W131;1;X17Y11/W230;X17Y11/W230/N231;1;X16Y11/N230;X16Y11/N230/W231;1;X16Y10/A5;X16Y10/A5/N231;1;X18Y12/Q5;;1;X18Y12/SN20;X18Y12/SN20/Q5;1;X18Y11/W220;X18Y11/W220/N121;1;X17Y11/D3;X17Y11/D3/W221;1",
            "hdlname": "te charOutput",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/text.v:8.17-8.27"
          }
        },
        "externalFlash.charOutput_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7674 ] ,
          "attributes": {
            "ROUTING": "X18Y12/F5;;1;X18Y12/XD5;X18Y12/XD5/F5;1"
          }
        },
        "externalFlash.dataReady_LUT2_I0_F_LUT3_F_I2_LUT4_F_I3_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7672 ] ,
          "attributes": {
            "ROUTING": "X17Y10/E240;X17Y10/E240/F4;1;X18Y10/C7;X18Y10/C7/E241;1;X17Y10/F4;;1;X17Y10/C5;X17Y10/C5/F4;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charAddress[0]": {
          "hide_name": 0,
          "bits": [ 7661 ] ,
          "attributes": {
            "ROUTING": "X19Y11/N240;X19Y11/N240/E241;1;X19Y9/N240;X19Y9/N240/N242;1;X19Y7/X01;X19Y7/X01/N242;1;X19Y7/A6;X19Y7/A6/X01;1;X16Y4/X04;X16Y4/X04/W272;1;X14Y6/E250;X14Y6/E250/S251;1;X15Y6/X04;X15Y6/X04/E251;1;X15Y6/B3;X15Y6/B3/X04;1;X18Y13/S240;X18Y13/S240/Q4;1;X18Y14/X05;X18Y14/X05/S241;1;X18Y14/A3;X18Y14/A3/X05;1;X17Y13/N810;X17Y13/N810/W111;1;X17Y5/N810;X17Y5/N810/N818;1;X17Y2/W210;X17Y2/W210/S818;1;X15Y2/S210;X15Y2/S210/W212;1;X15Y3/W210;X15Y3/W210/S211;1;X14Y3/B7;X14Y3/B7/W211;1;X18Y5/N270;X18Y5/N270/N828;1;X18Y4/W270;X18Y4/W270/N271;1;X17Y4/A6;X17Y4/A6/W271;1;X18Y13/EW10;X18Y13/EW10/Q4;1;X19Y13/N250;X19Y13/N250/E111;1;X19Y13/B7;X19Y13/B7/N250;1;X16Y4/A1;X16Y4/A1/N271;1;X18Y9/N830;X18Y9/N830/N252;1;X18Y5/W830;X18Y5/W830/N834;1;X14Y5/S250;X14Y5/S250/W834;1;X18Y11/N250;X18Y11/N250/N242;1;X18Y10/B7;X18Y10/B7/N251;1;X18Y9/W270;X18Y9/W270/N824;1;X17Y9/S270;X17Y9/S270/W271;1;X17Y10/B5;X17Y10/B5/S271;1;X16Y5/W240;X16Y5/W240/N242;1;X14Y5/N240;X14Y5/N240/W242;1;X14Y5/B4;X14Y5/B4/N240;1;X20Y11/X03;X20Y11/X03/E242;1;X20Y11/A6;X20Y11/A6/X03;1;X14Y4/X04;X14Y4/X04/W272;1;X14Y4/B3;X14Y4/B3/X04;1;X18Y13/A4;X18Y13/A4/X07;1;X19Y11/X03;X19Y11/X03/E241;1;X19Y11/A7;X19Y11/A7/X03;1;X18Y11/E240;X18Y11/E240/N242;1;X20Y11/X07;X20Y11/X07/E242;1;X20Y11/A3;X20Y11/A3/X07;1;X18Y11/D6;X18Y11/D6/N242;1;X16Y3/A1;X16Y3/A1/N272;1;X14Y4/X08;X14Y4/X08/W272;1;X14Y4/B7;X14Y4/B7/X08;1;X16Y5/X01;X16Y5/X01/N242;1;X16Y5/A6;X16Y5/A6/X01;1;X18Y13/X07;X18Y13/X07/Q4;1;X16Y11/N240;X16Y11/N240/W242;1;X16Y9/N240;X16Y9/N240/N242;1;X16Y7/N240;X16Y7/N240/N242;1;X18Y12/D4;X18Y12/D4/N241;1;X16Y4/C3;X16Y4/C3/X04;1;X18Y5/W270;X18Y5/W270/N828;1;X16Y5/N270;X16Y5/N270/W272;1;X16Y4/W270;X16Y4/W270/N271;1;X15Y4/X04;X15Y4/X04/W271;1;X15Y4/B3;X15Y4/B3/X04;1;X18Y13/N240;X18Y13/N240/Q4;1;X18Y11/W240;X18Y11/W240/N242;1;X17Y11/X07;X17Y11/X07/W241;1;X17Y11/D7;X17Y11/D7/X07;1;X18Y13/Q4;;1;X18Y13/N820;X18Y13/N820/Q4;1;X18Y5/E240;X18Y5/E240/N828;1;X18Y5/B7;X18Y5/B7/E240;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/text.v:5.17-5.29"
          }
        },
        "charAddress[1]": {
          "hide_name": 0,
          "bits": [ 7645 ] ,
          "attributes": {
            "ROUTING": "X18Y2/E200;X18Y2/E200/N804;1;X20Y2/X05;X20Y2/X05/E202;1;X20Y2/B6;X20Y2/B6/X05;1;X25Y15/N800;X25Y15/N800/E804;1;X25Y7/N800;X25Y7/N800/N808;1;X25Y3/W230;X25Y3/W230/N804;1;X24Y3/B6;X24Y3/B6/W231;1;X20Y10/N200;X20Y10/N200/N252;1;X20Y8/E200;X20Y8/E200/N202;1;X22Y8/E800;X22Y8/E800/E202;1;X30Y8/W130;X30Y8/W130/E808;1;X29Y8/W230;X29Y8/W230/W131;1;X27Y8/B1;X27Y8/B1/W232;1;X24Y1/X07;X24Y1/X07/W242;1;X18Y4/B0;X18Y4/B0/N232;1;X24Y1/B6;X24Y1/B6/X07;1;X31Y13/N800;X31Y13/N800/N202;1;X31Y5/S200;X31Y5/S200/N808;1;X31Y7/X01;X31Y7/X01/S202;1;X31Y7/B5;X31Y7/B5/X01;1;X18Y12/E200;X18Y12/E200/N202;1;X20Y12/E200;X20Y12/E200/E202;1;X21Y12/X01;X21Y12/X01/E201;1;X21Y12/B2;X21Y12/B2/X01;1;X22Y15/B7;X22Y15/B7/W212;1;X18Y11/E230;X18Y11/E230/N231;1;X20Y11/E260;X20Y11/E260/E232;1;X22Y11/E270;X22Y11/E270/E262;1;X24Y11/E820;X24Y11/E820/E272;1;X32Y11/W240;X32Y11/W240/E828;1;X30Y11/W240;X30Y11/W240/W242;1;X30Y11/B2;X30Y11/B2/W240;1;X22Y13/W210;X22Y13/W210/N212;1;X21Y13/B0;X21Y13/B0/W211;1;X19Y15/E230;X19Y15/E230/E131;1;X20Y15/B3;X20Y15/B3/E231;1;X18Y6/S130;X18Y6/S130/N808;1;X18Y6/N250;X18Y6/N250/S130;1;X18Y6/B6;X18Y6/B6/N250;1;X16Y6/W210;X16Y6/W210/W202;1;X15Y6/X02;X15Y6/X02/W211;1;X15Y6/A3;X15Y6/A3/X02;1;X18Y14/N200;X18Y14/N200/N101;1;X18Y12/C4;X18Y12/C4/N202;1;X22Y13/N810;X22Y13/N810/N222;1;X22Y9/W210;X22Y9/W210/N814;1;X21Y9/N210;X21Y9/N210/W211;1;X21Y8/B2;X21Y8/B2/N211;1;X18Y1/W200;X18Y1/W200/S808;1;X17Y1/X05;X17Y1/X05/W201;1;X17Y1/B6;X17Y1/B6/X05;1;X18Y12/N230;X18Y12/N230/N222;1;X18Y10/N230;X18Y10/N230/N232;1;X18Y8/N230;X18Y8/N230/N232;1;X18Y6/N800;X18Y6/N800/N232;1;X18Y1/N200;X18Y1/N200/S808;1;X18Y0/S210;X18Y0/S210/S202;1;X18Y1/B0;X18Y1/B0/S211;1;X30Y15/B4;X30Y15/B4/N240;1;X24Y15/B6;X24Y15/B6/W212;1;X24Y13/X03;X24Y13/X03/N241;1;X24Y13/B3;X24Y13/B3/X03;1;X20Y12/X01;X20Y12/X01/N221;1;X20Y12/B4;X20Y12/B4/X01;1;X28Y11/N250;X28Y11/N250/E838;1;X28Y10/B4;X28Y10/B4/N251;1;X20Y13/N220;X20Y13/N220/E222;1;X20Y11/N220;X20Y11/N220/N222;1;X20Y9/N810;X20Y9/N810/N222;1;X20Y1/N820;X20Y1/N820/N818;1;X20Y6/N270;X20Y6/N270/S828;1;X20Y5/B6;X20Y5/B6/N271;1;X18Y14/N220;X18Y14/N220/N121;1;X18Y13/E220;X18Y13/E220/N221;1;X20Y13/E220;X20Y13/E220/E222;1;X22Y13/N220;X22Y13/N220/E222;1;X22Y11/N220;X22Y11/N220/N222;1;X22Y9/N220;X22Y9/N220/N222;1;X22Y7/N220;X22Y7/N220/N222;1;X22Y5/N810;X22Y5/N810/N222;1;X22Y2/S210;X22Y2/S210/S818;1;X22Y3/E210;X22Y3/E210/S211;1;X24Y3/B2;X24Y3/B2/E212;1;X18Y15/SN20;X18Y15/SN20/Q2;1;X18Y14/C0;X18Y14/C0/N121;1;X18Y5/W210;X18Y5/W210/N211;1;X17Y5/B6;X17Y5/B6/W211;1;X24Y14/E210;X24Y14/E210/N211;1;X25Y14/B6;X25Y14/B6/E211;1;X16Y4/N210;X16Y4/N210/W212;1;X16Y3/W210;X16Y3/W210/N211;1;X14Y3/S210;X14Y3/S210/W212;1;X14Y3/A7;X14Y3/A7/S210;1;X17Y4/X05;X17Y4/X05/W201;1;X17Y4/B7;X17Y4/B7/X05;1;X21Y14/X07;X21Y14/X07/E241;1;X21Y14/B6;X21Y14/B6/X07;1;X18Y6/N230;X18Y6/N230/N232;1;X16Y4/W200;X16Y4/W200/N202;1;X14Y4/X05;X14Y4/X05/W202;1;X14Y4/A3;X14Y4/A3/X05;1;X28Y13/N210;X28Y13/N210/N212;1;X28Y11/B0;X28Y11/B0/N212;1;X27Y10/B4;X27Y10/B4/E231;1;X18Y4/W210;X18Y4/W210/N212;1;X16Y4/S210;X16Y4/S210/W212;1;X16Y5/X08;X16Y5/X08/S211;1;X16Y5/B7;X16Y5/B7/X08;1;X22Y2/E210;X22Y2/E210/E212;1;X24Y2/B6;X24Y2/B6/E212;1;X23Y1/B0;X23Y1/B0/X04;1;X20Y14/N240;X20Y14/N240/E242;1;X20Y12/N250;X20Y12/N250/N242;1;X20Y11/B4;X20Y11/B4/N251;1;X29Y13/N210;X29Y13/N210/E211;1;X29Y11/N210;X29Y11/N210/N212;1;X29Y10/B1;X29Y10/B1/N211;1;X26Y13/E210;X26Y13/E210/N212;1;X28Y13/E210;X28Y13/E210/E212;1;X30Y13/B0;X30Y13/B0/E212;1;X18Y10/E230;X18Y10/E230/N804;1;X20Y10/S230;X20Y10/S230/E232;1;X20Y11/E230;X20Y11/E230/S231;1;X21Y11/B2;X21Y11/B2/E231;1;X24Y14/N240;X24Y14/N240/E242;1;X24Y12/N250;X24Y12/N250/N242;1;X24Y10/N250;X24Y10/N250/N252;1;X24Y8/B7;X24Y8/B7/N252;1;X22Y13/B1;X22Y13/B1/X05;1;X28Y15/N210;X28Y15/N210/E212;1;X28Y13/X08;X28Y13/X08/N212;1;X28Y13/B6;X28Y13/B6/X08;1;X28Y14/N250;X28Y14/N250/E252;1;X28Y12/N250;X28Y12/N250/N252;1;X28Y11/B6;X28Y11/B6/N251;1;X22Y12/E240;X22Y12/E240/N241;1;X24Y12/X07;X24Y12/X07/E242;1;X24Y12/B6;X24Y12/B6/X07;1;X22Y6/W240;X22Y6/W240/N101;1;X21Y6/X07;X21Y6/X07/W241;1;X21Y6/B7;X21Y6/B7/X07;1;X18Y6/N210;X18Y6/N210/N212;1;X18Y5/E210;X18Y5/E210/N211;1;X19Y5/B7;X19Y5/B7/E211;1;X18Y11/X06;X18Y11/X06/N251;1;X18Y11/C6;X18Y11/C6/X06;1;X23Y4/B3;X23Y4/B3/E211;1;X22Y11/E220;X22Y11/E220/N814;1;X23Y11/N220;X23Y11/N220/E221;1;X23Y10/E220;X23Y10/E220/N221;1;X24Y10/X05;X24Y10/X05/E221;1;X24Y10/B6;X24Y10/B6/X05;1;X26Y1/W240;X26Y1/W240/N824;1;X28Y11/W250;X28Y11/W250/E838;1;X26Y11/X04;X26Y11/X04/W252;1;X26Y11/B1;X26Y11/B1/X04;1;X22Y15/N220;X22Y15/N220/E814;1;X22Y13/X05;X22Y13/X05/N222;1;X22Y13/B6;X22Y13/B6/X05;1;X18Y1/E220;X18Y1/E220/S818;1;X20Y1/E230;X20Y1/E230/E222;1;X21Y1/B7;X21Y1/B7/E231;1;X25Y14/X08;X25Y14/X08/E251;1;X25Y14/B7;X25Y14/B7/X08;1;X25Y15/B4;X25Y15/B4/W211;1;X26Y12/B3;X26Y12/B3/N211;1;X18Y6/S230;X18Y6/S230/N808;1;X18Y7/X08;X18Y7/X08/S231;1;X18Y7/B6;X18Y7/B6/X08;1;X22Y7/S130;X22Y7/S130/N818;1;X22Y7/N250;X22Y7/N250/S130;1;X22Y7/B6;X22Y7/B6/N250;1;X18Y11/E250;X18Y11/E250/N251;1;X20Y11/E830;X20Y11/E830/E252;1;X28Y11/E250;X28Y11/E250/E838;1;X28Y11/B5;X28Y11/B5/E250;1;X16Y2/S210;X16Y2/S210/W212;1;X16Y4/B3;X16Y4/B3/S212;1;X28Y14/E250;X28Y14/E250/E252;1;X30Y14/N250;X30Y14/N250/E252;1;X30Y12/E250;X30Y12/E250/N252;1;X31Y12/X04;X31Y12/X04/E251;1;X31Y12/B1;X31Y12/B1/X04;1;X22Y15/N210;X22Y15/N210/E814;1;X22Y13/N240;X22Y13/N240/N212;1;X22Y12/X05;X22Y12/X05/N241;1;X22Y12/B6;X22Y12/B6/X05;1;X24Y7/N230;X24Y7/N230/E804;1;X24Y6/E230;X24Y6/E230/N231;1;X18Y5/A7;X18Y5/A7/W200;1;X26Y10/W230;X26Y10/W230/E808;1;X25Y10/B7;X25Y10/B7/W231;1;X16Y6/B6;X16Y6/B6/X05;1;X26Y6/W240;X26Y6/W240/N241;1;X25Y6/N240;X25Y6/N240/W241;1;X25Y5/X05;X25Y5/X05/N241;1;X25Y5/B1;X25Y5/B1/X05;1;X18Y6/N810;X18Y6/N810/N212;1;X18Y2/W210;X18Y2/W210/N814;1;X17Y2/B1;X17Y2/B1/W211;1;X24Y15/W210;X24Y15/W210/W212;1;X23Y15/B6;X23Y15/B6/W211;1;X22Y7/S210;X22Y7/S210/N818;1;X22Y9/S210;X22Y9/S210/S212;1;X22Y10/X08;X22Y10/X08/S211;1;X22Y10/B6;X22Y10/B6/X08;1;X18Y12/N250;X18Y12/N250/N242;1;X18Y10/N200;X18Y10/N200/N252;1;X18Y8/N210;X18Y8/N210/N202;1;X18Y7/W210;X18Y7/W210/N211;1;X17Y7/B6;X17Y7/B6/W211;1;X18Y15/A1;X18Y15/A1/N100;1;X16Y6/N200;X16Y6/N200/W202;1;X16Y5/X07;X16Y5/X07/N201;1;X16Y5/B1;X16Y5/B1/X07;1;X18Y14/E240;X18Y14/E240/N101;1;X20Y14/E240;X20Y14/E240/E242;1;X22Y14/E240;X22Y14/E240/E242;1;X24Y14/E250;X24Y14/E250/E242;1;X26Y14/E250;X26Y14/E250/E252;1;X27Y14/X08;X27Y14/X08/E251;1;X27Y14/B6;X27Y14/B6/X08;1;X18Y14/N240;X18Y14/N240/N101;1;X28Y13/X04;X28Y13/X04/N251;1;X18Y1/X08;X18Y1/X08/S211;1;X28Y13/B3;X28Y13/B3/X04;1;X25Y6/B2;X25Y6/B2/E231;1;X18Y15/E130;X18Y15/E130/Q2;1;X30Y14/X03;X30Y14/X03/N241;1;X30Y14/B5;X30Y14/B5/X03;1;X26Y10/W130;X26Y10/W130/E808;1;X26Y10/B7;X26Y10/B7/W130;1;X22Y6/E240;X22Y6/E240/E212;1;X24Y6/S240;X24Y6/S240/E242;1;X24Y7/E240;X24Y7/E240/S241;1;X26Y7/E240;X26Y7/E240/E242;1;X28Y7/E250;X28Y7/E250/E242;1;X30Y7/S250;X30Y7/S250/E252;1;X30Y7/B2;X30Y7/B2/S250;1;X22Y3/N270;X22Y3/N270/S828;1;X22Y2/B6;X22Y2/B6/N271;1;X18Y6/W200;X18Y6/W200/N808;1;X16Y6/X05;X16Y6/X05/W202;1;X16Y6/B0;X16Y6/B0/X05;1;X14Y4/S210;X14Y4/S210/W212;1;X14Y4/A7;X14Y4/A7/S210;1;X18Y4/X08;X18Y4/X08/N232;1;X18Y4/B7;X18Y4/B7/X08;1;X18Y6/E230;X18Y6/E230/N808;1;X20Y6/S230;X20Y6/S230/E232;1;X20Y7/X08;X20Y7/X08/S231;1;X20Y7/B7;X20Y7/B7/X08;1;X26Y6/S230;X26Y6/S230/E808;1;X26Y7/B3;X26Y7/B3/S231;1;X18Y10/A7;X18Y10/A7/W200;1;X20Y6/E210;X20Y6/E210/E202;1;X21Y6/N210;X21Y6/N210/E211;1;X21Y5/X08;X21Y5/X08/N211;1;X21Y5/B7;X21Y5/B7/X08;1;X18Y14/B6;X18Y14/B6/N101;1;X18Y4/E210;X18Y4/E210/N212;1;X20Y4/B7;X20Y4/B7/E212;1;X26Y10/E230;X26Y10/E230/E808;1;X28Y10/B6;X28Y10/B6/E232;1;X26Y6/E230;X26Y6/E230/E808;1;X28Y6/B7;X28Y6/B7/E232;1;X17Y10/A5;X17Y10/A5/S200;1;X30Y15/N240;X30Y15/N240/E242;1;X30Y13/N250;X30Y13/N250/N242;1;X30Y12/B7;X30Y12/B7/N251;1;X20Y6/S200;X20Y6/S200/E202;1;X20Y8/X07;X20Y8/X07/S202;1;X20Y8/B6;X20Y8/B6/X07;1;X26Y5/N820;X26Y5/N820/N242;1;X18Y4/B6;X18Y4/B6/X08;1;X22Y6/N230;X22Y6/N230/E804;1;X22Y4/N800;X22Y4/N800/N232;1;X22Y3/N100;X22Y3/N100/S808;1;X22Y2/B7;X22Y2/B7/N101;1;X22Y4/N820;X22Y4/N820/N242;1;X22Y0/E270;X22Y0/E270/N824;1;X23Y0/N270;X23Y0/N270/E271;1;X23Y1/X04;X23Y1/X04/S272;1;X18Y15/S130;X18Y15/S130/Q2;1;X18Y15/B3;X18Y15/B3/S130;1;X20Y6/N200;X20Y6/N200/E202;1;X20Y4/N210;X20Y4/N210/N202;1;X20Y2/E210;X20Y2/E210/N212;1;X21Y2/B3;X21Y2/B3/E211;1;X18Y1/B5;X18Y1/B5/X08;1;X18Y7/E230;X18Y7/E230/N231;1;X20Y7/E800;X20Y7/E800/E232;1;X22Y10/N230;X22Y10/N230/E804;1;X22Y8/X08;X22Y8/X08/N232;1;X22Y8/B7;X22Y8/B7/X08;1;X18Y4/N800;X18Y4/N800/N202;1;X18Y3/W200;X18Y3/W200/S808;1;X17Y3/X05;X17Y3/X05/W201;1;X17Y3/B1;X17Y3/B1/X05;1;X28Y15/E240;X28Y15/E240/E212;1;X29Y15/N240;X29Y15/N240/E241;1;X29Y13/N820;X29Y13/N820/N242;1;X29Y5/S240;X29Y5/S240/N828;1;X29Y7/X01;X29Y7/X01/S242;1;X29Y7/B5;X29Y7/B5/X01;1;X26Y15/N210;X26Y15/N210/E818;1;X26Y13/N210;X26Y13/N210/N212;1;X26Y11/N240;X26Y11/N240/N212;1;X26Y9/N240;X26Y9/N240/N242;1;X26Y7/N240;X26Y7/N240/N242;1;X26Y6/X05;X26Y6/X05/N241;1;X26Y6/B0;X26Y6/B0/X05;1;X25Y12/X08;X25Y12/X08/N211;1;X25Y12/B7;X25Y12/B7/X08;1;X25Y15/N210;X25Y15/N210/W211;1;X25Y13/N210;X25Y13/N210/N212;1;X25Y11/N810;X25Y11/N810/N212;1;X25Y3/N220;X25Y3/N220/N818;1;X25Y1/X01;X25Y1/X01/N222;1;X25Y1/B5;X25Y1/B5/X01;1;X18Y5/W200;X18Y5/W200/N201;1;X16Y5/W210;X16Y5/W210/W202;1;X14Y5/W210;X14Y5/W210/W212;1;X14Y5/A4;X14Y5/A4/W210;1;X18Y10/W200;X18Y10/W200/N804;1;X17Y10/S200;X17Y10/S200/W201;1;X17Y11/C7;X17Y11/C7/S201;1;X20Y4/N200;X20Y4/N200/E202;1;X20Y3/X01;X20Y3/X01/N201;1;X20Y3/B5;X20Y3/B5/X01;1;X26Y15/E210;X26Y15/E210/E818;1;X27Y15/B2;X27Y15/B2/E211;1;X18Y4/W200;X18Y4/W200/N202;1;X16Y4/W210;X16Y4/W210/W202;1;X15Y4/X02;X15Y4/X02/W211;1;X15Y4/A3;X15Y4/A3/X02;1;X22Y15/N810;X22Y15/N810/E814;1;X22Y7/N100;X22Y7/N100/N818;1;X22Y6/N240;X22Y6/N240/N101;1;X22Y4/W240;X22Y4/W240/N242;1;X22Y4/B3;X22Y4/B3/W240;1;X18Y10/E800;X18Y10/E800/N804;1;X26Y10/S230;X26Y10/S230/E808;1;X26Y11/X08;X26Y11/X08/S231;1;X26Y11/B6;X26Y11/B6/X08;1;X18Y6/E200;X18Y6/E200/N808;1;X20Y6/X05;X20Y6/X05/E202;1;X20Y6/B7;X20Y6/B7/X05;1;X19Y4/N200;X19Y4/N200/E201;1;X19Y2/N210;X19Y2/N210/N202;1;X19Y1/X08;X19Y1/X08/N211;1;X19Y1/B7;X19Y1/B7/X08;1;X24Y15/N210;X24Y15/N210/W212;1;X24Y13/N210;X24Y13/N210/N212;1;X24Y11/N240;X24Y11/N240/N212;1;X24Y9/N820;X24Y9/N820/N242;1;X24Y1/S100;X24Y1/S100/N828;1;X24Y2/W240;X24Y2/W240/S101;1;X24Y2/B3;X24Y2/B3/W240;1;X18Y15/E810;X18Y15/E810/Q2;1;X26Y15/W210;X26Y15/W210/E818;1;X25Y15/B7;X25Y15/B7/W211;1;X18Y6/E800;X18Y6/E800/N808;1;X26Y6/W230;X26Y6/W230/E808;1;X24Y6/S230;X24Y6/S230/W232;1;X24Y8/B1;X24Y8/B1/S232;1;X18Y15/Q2;;1;X18Y15/N100;X18Y15/N100/Q2;1;X18Y14/N800;X18Y14/N800/N101;1;X18Y6/N200;X18Y6/N200/N808;1;X18Y4/E200;X18Y4/E200/N202;1;X20Y4/E210;X20Y4/E210/E202;1;X22Y4/E210;X22Y4/E210/E212;1;X29Y15/E200;X29Y15/E200/E808;1;X21Y15/E800;X21Y15/E800/E232;1;X31Y15/N200;X31Y15/N200/E202;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/text.v:5.17-5.29"
          }
        },
        "externalFlash.charOutput_DFF_Q_3_D_LUT4_F_I3_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 7641 ] ,
          "attributes": {
            "ROUTING": "X18Y10/C1;X18Y10/C1/F6;1;X18Y10/EW10;X18Y10/EW10/F6;1;X17Y10/B3;X17Y10/B3/W111;1;X18Y11/W260;X18Y11/W260/S261;1;X17Y11/C1;X17Y11/C1/W261;1;X18Y10/F6;;1;X18Y10/S260;X18Y10/S260/F6;1;X18Y12/X05;X18Y12/X05/S262;1;X18Y12/C6;X18Y12/C6/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.charOutput_DFF_Q_3_D_LUT4_F_I3_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7639 ] ,
          "attributes": {
            "ROUTING": "X18Y10/F7;;1;X18Y10/S130;X18Y10/S130/F7;1;X18Y10/W250;X18Y10/W250/S130;1;X18Y10/B1;X18Y10/B1/W250;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.charOutput_DFF_Q_3_D_LUT4_F_I3_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 7637 ] ,
          "attributes": {
            "ROUTING": "X18Y8/Q3;;1;X18Y8/SN10;X18Y8/SN10/Q3;1;X18Y9/S250;X18Y9/S250/S111;1;X18Y10/A1;X18Y10/A1/S251;1",
            "hdlname": "externalFlash hexConv hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:7.22-7.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.charOutput_DFF_Q_3_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 7634 ] ,
          "attributes": {
            "ROUTING": "X18Y10/F1;;1;X18Y10/SN20;X18Y10/SN20/F1;1;X18Y11/D3;X18Y11/D3/S121;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.charOutput_DFF_Q_3_D_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 7632 ] ,
          "attributes": {
            "ROUTING": "X18Y12/N260;X18Y12/N260/N121;1;X18Y11/C3;X18Y11/C3/N261;1;X18Y12/D6;X18Y12/D6/W260;1;X18Y12/N220;X18Y12/N220/N121;1;X18Y11/D2;X18Y11/D2/N221;1;X18Y12/W260;X18Y12/W260/N121;1;X18Y13/F2;;1;X18Y13/SN20;X18Y13/SN20/F2;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.charOutput_DFF_Q_3_D_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 7629 ] ,
          "attributes": {
            "ROUTING": "X18Y12/Q0;;1;X18Y12/SN10;X18Y12/SN10/Q0;1;X18Y11/A3;X18Y11/A3/N111;1",
            "hdlname": "externalFlash hexConvert hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:7.22-7.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput[3]": {
          "hide_name": 0,
          "bits": [ 7625 ] ,
          "attributes": {
            "ROUTING": "X18Y11/W230;X18Y11/W230/Q3;1;X16Y11/X06;X16Y11/X06/W232;1;X16Y11/A6;X16Y11/A6/X06;1;X18Y11/Q3;;1;X18Y11/W100;X18Y11/W100/Q3;1;X17Y11/C3;X17Y11/C3/W101;1",
            "hdlname": "te charOutput",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/text.v:8.17-8.27"
          }
        },
        "externalFlash.charOutput_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7623 ] ,
          "attributes": {
            "ROUTING": "X18Y11/F3;;1;X18Y11/XD3;X18Y11/XD3/F3;1"
          }
        },
        "charOutput[4]": {
          "hide_name": 0,
          "bits": [ 7620 ] ,
          "attributes": {
            "ROUTING": "X17Y11/B3;X17Y11/B3/W111;1;X18Y11/Q0;;1;X18Y11/EW10;X18Y11/EW10/Q0;1;X17Y11/W250;X17Y11/W250/W111;1;X16Y11/A7;X16Y11/A7/W251;1",
            "hdlname": "te charOutput",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/text.v:8.17-8.27"
          }
        },
        "externalFlash.dataReady_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 7617 ] ,
          "attributes": {
            "ROUTING": "X18Y11/D1;X18Y11/D1/F0;1;X18Y11/F0;;1;X18Y11/XD0;X18Y11/XD0/F0;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataReady_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 7616 ] ,
          "attributes": {
            "ROUTING": "X18Y13/F7;;1;X18Y13/N270;X18Y13/N270/F7;1;X18Y11/X04;X18Y11/X04/N272;1;X18Y11/C1;X18Y11/C1/X04;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.dataReady_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 7615 ] ,
          "attributes": {
            "ROUTING": "X18Y11/F6;;1;X18Y11/S100;X18Y11/S100/F6;1;X18Y11/B1;X18Y11/B1/S100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.charOutput_DFF_Q_3_D_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 7608 ] ,
          "attributes": {
            "ROUTING": "X18Y11/B2;X18Y11/B2/X03;1;X18Y11/X05;X18Y11/X05/N241;1;X18Y11/B0;X18Y11/B0/X05;1;X17Y12/N210;X17Y12/N210/W211;1;X17Y10/X04;X17Y10/X04/N212;1;X17Y10/C2;X17Y10/C2/X04;1;X18Y11/A1;X18Y11/A1/X03;1;X18Y13/B2;X18Y13/B2/F3;1;X18Y13/SN10;X18Y13/SN10/F3;1;X18Y12/W210;X18Y12/W210/N111;1;X17Y12/B2;X17Y12/B2/W211;1;X18Y12/N200;X18Y12/N200/N101;1;X18Y11/W200;X18Y11/W200/N201;1;X17Y11/X01;X17Y11/X01/W201;1;X17Y11/B4;X17Y11/B4/X01;1;X18Y12/N240;X18Y12/N240/N101;1;X18Y11/X03;X18Y11/X03/N241;1;X18Y11/B3;X18Y11/B3/X03;1;X18Y13/F3;;1;X18Y13/N100;X18Y13/N100/F3;1;X18Y12/B5;X18Y12/B5/N101;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput[5]": {
          "hide_name": 0,
          "bits": [ 7603 ] ,
          "attributes": {
            "ROUTING": "X17Y11/X08;X17Y11/X08/W251;1;X17Y11/B5;X17Y11/B5/X08;1;X18Y11/Q1;;1;X18Y11/S130;X18Y11/S130/Q1;1;X18Y11/W250;X18Y11/W250/S130;1;X17Y11/A2;X17Y11/A2/W251;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te charOutput",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.charOutput_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7601 ] ,
          "attributes": {
            "ROUTING": "X18Y11/F1;;1;X18Y11/XD1;X18Y11/XD1/F1;1"
          }
        },
        "charOutput[6]": {
          "hide_name": 0,
          "bits": [ 7598 ] ,
          "attributes": {
            "ROUTING": "X17Y11/A5;X17Y11/A5/W131;1;X17Y11/A6;X17Y11/A6/W131;1;X18Y11/Q2;;1;X18Y11/W130;X18Y11/W130/Q2;1;X17Y11/A3;X17Y11/A3/W131;1",
            "hdlname": "te charOutput",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/text.v:8.17-8.27"
          }
        },
        "externalFlash.charOutput_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 7596 ] ,
          "attributes": {
            "ROUTING": "X18Y11/F2;;1;X18Y11/XD2;X18Y11/XD2/F2;1"
          }
        },
        "externalFlash.flashClk_LUT3_I0_I1[0]": {
          "hide_name": 0,
          "bits": [ 7590 ] ,
          "attributes": {
            "ROUTING": "X16Y2/X05;X16Y2/X05/N241;1;X16Y2/C5;X16Y2/C5/X05;1;X16Y1/C1;X16Y1/C1/N242;1;X28Y5/E210;X28Y5/E210/N111;1;X29Y5/X06;X29Y5/X06/E211;1;X29Y5/C4;X29Y5/C4/X06;1;X28Y6/S100;X28Y6/S100/F3;1;X28Y6/N210;X28Y6/N210/S100;1;X28Y5/A6;X28Y5/A6/N211;1;X18Y3/W240;X18Y3/W240/N242;1;X16Y3/N240;X16Y3/N240/W242;1;X16Y2/C2;X16Y2/C2/N241;1;X29Y6/N250;X29Y6/N250/E111;1;X29Y5/B5;X29Y5/B5/N251;1;X26Y5/W210;X26Y5/W210/W212;1;X24Y5/W240;X24Y5/W240/W212;1;X22Y5/W820;X22Y5/W820/W242;1;X18Y5/N240;X18Y5/N240/W824;1;X18Y4/W240;X18Y4/W240/N241;1;X16Y4/C7;X16Y4/C7/W242;1;X28Y6/SN10;X28Y6/SN10/F3;1;X28Y5/W210;X28Y5/W210/N111;1;X28Y5/A5;X28Y5/A5/W210;1;X16Y2/N220;X16Y2/N220/N272;1;X16Y1/X01;X16Y1/X01/N221;1;X16Y1/C0;X16Y1/C0/X01;1;X16Y4/N270;X16Y4/N270/E271;1;X17Y2/X06;X17Y2/X06/N272;1;X17Y2/C6;X17Y2/C6/X06;1;X30Y6/B1;X30Y6/B1/E211;1;X17Y4/N270;X17Y4/N270/E272;1;X17Y3/X06;X17Y3/X06/N271;1;X17Y3/C6;X17Y3/C6/X06;1;X27Y6/W810;X27Y6/W810/W111;1;X19Y6/W820;X19Y6/W820/W818;1;X15Y6/N270;X15Y6/N270/W824;1;X15Y4/E270;X15Y4/E270/N272;1;X16Y4/X08;X16Y4/X08/E271;1;X16Y4/C6;X16Y4/C6/X08;1;X28Y6/F3;;1;X28Y6/EW10;X28Y6/EW10/F3;1;X29Y6/E210;X29Y6/E210/E111;1;X30Y6/B0;X30Y6/B0/E211;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 7588 ] ,
          "attributes": {
            "ROUTING": "X30Y6/F1;;1;X30Y6/XD1;X30Y6/XD1/F1;1"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 7585 ] ,
          "attributes": {
            "ROUTING": "X30Y5/F0;;1;X30Y5/D4;X30Y5/D4/F0;1;X30Y5/XD4;X30Y5/XD4/D4;1"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_6_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7582 ] ,
          "attributes": {
            "ROUTING": "X30Y5/F7;;1;X30Y5/S130;X30Y5/S130/F7;1;X30Y5/B3;X30Y5/B3/S130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7580 ] ,
          "attributes": {
            "ROUTING": "X30Y5/F3;;1;X30Y5/XD3;X30Y5/XD3/F3;1"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_5_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7577 ] ,
          "attributes": {
            "ROUTING": "X31Y5/F1;;1;X31Y5/W100;X31Y5/W100/F1;1;X31Y5/W230;X31Y5/W230/W100;1;X31Y5/C0;X31Y5/C0/W230;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7575 ] ,
          "attributes": {
            "ROUTING": "X31Y5/F0;;1;X31Y5/D2;X31Y5/D2/F0;1;X31Y5/XD2;X31Y5/XD2/D2;1"
          }
        },
        "externalFlash.bitsToSend[0]": {
          "hide_name": 0,
          "bits": [ 7573 ] ,
          "attributes": {
            "ROUTING": "X30Y5/B0;X30Y5/B0/N131;1;X30Y6/X02;X30Y6/X02/Q1;1;X30Y6/A1;X30Y6/A1/X02;1;X30Y6/SN10;X30Y6/SN10/Q1;1;X30Y5/C7;X30Y5/C7/N111;1;X31Y5/D7;X31Y5/D7/X04;1;X30Y6/Q1;;1;X30Y6/N130;X30Y6/N130/Q1;1;X30Y5/E270;X30Y5/E270/N131;1;X31Y5/X04;X31Y5/X04/E271;1;X31Y5/C1;X31Y5/C1/X04;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash bitsToSend"
          }
        },
        "externalFlash.bitsToSend[1]": {
          "hide_name": 0,
          "bits": [ 7571 ] ,
          "attributes": {
            "ROUTING": "X30Y5/E130;X30Y5/E130/Q4;1;X31Y5/B1;X31Y5/B1/E131;1;X30Y5/W130;X30Y5/W130/Q4;1;X30Y5/B7;X30Y5/B7/W130;1;X30Y5/EW20;X30Y5/EW20/Q4;1;X31Y5/C7;X31Y5/C7/E121;1;X30Y5/Q4;;1;X30Y5/N100;X30Y5/N100/Q4;1;X30Y5/A0;X30Y5/A0/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash bitsToSend"
          }
        },
        "externalFlash.bitsToSend[2]": {
          "hide_name": 0,
          "bits": [ 7569 ] ,
          "attributes": {
            "ROUTING": "X30Y5/E230;X30Y5/E230/Q3;1;X31Y5/B7;X31Y5/B7/E231;1;X30Y5/EW10;X30Y5/EW10/Q3;1;X31Y5/A1;X31Y5/A1/E111;1;X30Y5/Q3;;1;X30Y5/X06;X30Y5/X06/Q3;1;X30Y5/A7;X30Y5/A7/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash bitsToSend"
          }
        },
        "externalFlash.bitsToSend[3]": {
          "hide_name": 0,
          "bits": [ 7567 ] ,
          "attributes": {
            "ROUTING": "X31Y5/A0;X31Y5/A0/X01;1;X31Y5/Q2;;1;X31Y5/X01;X31Y5/X01/Q2;1;X31Y5/A7;X31Y5/A7/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash bitsToSend"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_4_D_LUT4_F_I3_LUT4_F_I2_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 7563 ] ,
          "attributes": {
            "ROUTING": "X28Y5/W260;X28Y5/W260/F6;1;X27Y5/S260;X27Y5/S260/W261;1;X27Y6/C2;X27Y6/C2/S261;1;X30Y6/X05;X30Y6/X05/E202;1;X30Y6/C7;X30Y6/C7/X05;1;X28Y5/S200;X28Y5/S200/N100;1;X28Y6/E200;X28Y6/E200/S201;1;X29Y6/D6;X29Y6/D6/E201;1;X28Y5/C3;X28Y5/C3/F6;1;X28Y5/N100;X28Y5/N100/F6;1;X28Y5/F6;;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.currentByteNum_DFF_Q_3_D_LUT4_F_I2_LUT2_I1_F_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 7561 ] ,
          "attributes": {
            "ROUTING": "X28Y5/F3;;1;X28Y5/E100;X28Y5/E100/F3;1;X28Y5/C0;X28Y5/C0/E100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_4_D_LUT4_F_I3_LUT4_F_I2_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 7559 ] ,
          "attributes": {
            "ROUTING": "X31Y4/F1;;1;X31Y4/W210;X31Y4/W210/F1;1;X29Y4/W210;X29Y4/W210/W212;1;X28Y4/S210;X28Y4/S210/W211;1;X28Y5/X02;X28Y5/X02/S211;1;X28Y5/A3;X28Y5/A3/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.flashMosi_LUT3_I1_I2[2]": {
          "hide_name": 0,
          "bits": [ 7557 ] ,
          "attributes": {
            "ROUTING": "X28Y5/X04;X28Y5/X04/F5;1;X28Y5/C1;X28Y5/C1/X04;1;X28Y5/SN20;X28Y5/SN20/F5;1;X28Y4/C0;X28Y4/C0/N121;1;X28Y5/F5;;1;X28Y5/SN10;X28Y5/SN10/F5;1;X28Y4/C6;X28Y4/C6/N111;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.flashMosi_LUT3_I1_I2[1]": {
          "hide_name": 0,
          "bits": [ 7556 ] ,
          "attributes": {
            "ROUTING": "X27Y5/F6;;1;X27Y5/E130;X27Y5/E130/F6;1;X28Y5/B1;X28Y5/B1/E131;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_4_D_LUT4_F_I3_LUT4_F_I2_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 7555 ] ,
          "attributes": {
            "ROUTING": "X28Y5/F1;;1;X28Y5/X06;X28Y5/X06/F1;1;X28Y5/D3;X28Y5/D3/X06;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_4_D_LUT4_F_I3_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 7552 ] ,
          "attributes": {
            "ROUTING": "X31Y5/W130;X31Y5/W130/F7;1;X31Y5/B6;X31Y5/B6/W130;1;X31Y5/F7;;1;X31Y5/E130;X31Y5/E130/F7;1;X31Y5/C3;X31Y5/C3/E130;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_4_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 7550 ] ,
          "attributes": {
            "ROUTING": "X31Y5/F3;;1;X31Y5/X02;X31Y5/X02/F3;1;X31Y5/D5;X31Y5/D5/X02;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_4_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 7549 ] ,
          "attributes": {
            "ROUTING": "X13Y4/C6;X13Y4/C6/X06;1;X17Y3/X07;X17Y3/X07/E241;1;X17Y3/D6;X17Y3/D6/X07;1;X13Y3/N200;X13Y3/N200/W202;1;X13Y2/X01;X13Y2/X01/N201;1;X13Y2/C3;X13Y2/C3/X01;1;X14Y3/X08;X14Y3/X08/N272;1;X14Y3/C4;X14Y3/C4/X08;1;X16Y4/D6;X16Y4/D6/N241;1;X15Y1/X04;X15Y1/X04/E272;1;X15Y1/C1;X15Y1/C1/X04;1;X16Y2/X04;X16Y2/X04/N251;1;X16Y2/D5;X16Y2/D5/X04;1;X29Y5/E270;X29Y5/E270/F7;1;X31Y5/X08;X31Y5/X08/E272;1;X31Y5/B5;X31Y5/B5/X08;1;X13Y3/N220;X13Y3/N220/N272;1;X13Y1/C4;X13Y1/C4/N222;1;X16Y1/W250;X16Y1/W250/N252;1;X14Y1/X08;X14Y1/X08/W252;1;X14Y1/C7;X14Y1/C7/X08;1;X16Y3/N250;X16Y3/N250/N242;1;X16Y1/X06;X16Y1/X06/N252;1;X16Y1/D1;X16Y1/D1/X06;1;X16Y3/N820;X16Y3/N820/N242;1;X16Y0/W240;X16Y0/W240/S824;1;X15Y0/N240;X15Y0/N240/W241;1;X15Y1/C3;X15Y1/C3/S242;1;X15Y2/S200;X15Y2/S200/W808;1;X15Y3/W200;X15Y3/W200/S201;1;X14Y3/X01;X14Y3/X01/W201;1;X14Y3/C3;X14Y3/C3/X01;1;X14Y1/W220;X14Y1/W220/N222;1;X14Y1/C3;X14Y1/C3/W220;1;X16Y3/E240;X16Y3/E240/N242;1;X17Y3/N240;X17Y3/N240/E241;1;X17Y2/D6;X17Y2/D6/N241;1;X13Y4/C7;X13Y4/C7/X06;1;X14Y5/N270;X14Y5/N270/E272;1;X14Y3/N220;X14Y3/N220/N272;1;X14Y3/C0;X14Y3/C0/N220;1;X29Y2/W270;X29Y2/W270/S828;1;X27Y2/W220;X27Y2/W220/W272;1;X25Y2/W230;X25Y2/W230/W222;1;X23Y2/W800;X23Y2/W800/W232;1;X15Y2/E200;X15Y2/E200/W808;1;X16Y2/D2;X16Y2/D2/E201;1;X12Y5/E270;X12Y5/E270/W828;1;X13Y5/N270;X13Y5/N270/E271;1;X13Y4/X06;X13Y4/X06/N271;1;X13Y4/C5;X13Y4/C5/X06;1;X29Y5/EW20;X29Y5/EW20/F7;1;X28Y5/W820;X28Y5/W820/W121;1;X20Y5/W820;X20Y5/W820/W828;1;X16Y5/N240;X16Y5/N240/W824;1;X16Y4/D7;X16Y4/D7/N241;1;X14Y1/X04;X14Y1/X04/E271;1;X14Y1/C2;X14Y1/C2/X04;1;X29Y5/F7;;1;X29Y5/N820;X29Y5/N820/F7;1;X29Y1/W820;X29Y1/W820/N824;1;X21Y1/W820;X21Y1/W820/W828;1;X13Y1/E270;X13Y1/E270/W828;1;X15Y1/E220;X15Y1/E220/E272;1;X16Y1/D0;X16Y1/D0/E221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.bitsToSend[4]": {
          "hide_name": 0,
          "bits": [ 7545 ] ,
          "attributes": {
            "ROUTING": "X31Y5/N130;X31Y5/N130/Q4;1;X31Y5/A3;X31Y5/A3/N130;1;X31Y5/S100;X31Y5/S100/Q4;1;X31Y5/S210;X31Y5/S210/S100;1;X31Y5/A6;X31Y5/A6/S210;1;X31Y5/Q4;;1;X31Y5/E100;X31Y5/E100/Q4;1;X31Y5/A5;X31Y5/A5/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash bitsToSend"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7543 ] ,
          "attributes": {
            "ROUTING": "X31Y5/F5;;1;X31Y5/A4;X31Y5/A4/F5;1;X31Y5/XD4;X31Y5/XD4/A4;1"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7540 ] ,
          "attributes": {
            "ROUTING": "X30Y4/F5;;1;X30Y4/A1;X30Y4/A1/F5;1;X30Y4/XD1;X30Y4/XD1/A1;1"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_4_D_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 7530 ] ,
          "attributes": {
            "ROUTING": "X31Y5/C5;X31Y5/C5/N201;1;X17Y2/X04;X17Y2/X04/W251;1;X17Y2/C3;X17Y2/C3/X04;1;X18Y2/W250;X18Y2/W250/W252;1;X17Y2/X08;X17Y2/X08/W251;1;X17Y2/C5;X17Y2/C5/X08;1;X16Y1/C2;X16Y1/C2/X04;1;X16Y1/X08;X16Y1/X08/W251;1;X16Y1/C7;X16Y1/C7/X08;1;X31Y4/X05;X31Y4/X05/N262;1;X31Y4/C6;X31Y4/C6/X05;1;X20Y6/N240;X20Y6/N240/W101;1;X20Y4/C1;X20Y4/C1/N242;1;X30Y5/D7;X30Y5/D7/N241;1;X31Y6/N260;X31Y6/N260/E262;1;X31Y5/E260;X31Y5/E260/N261;1;X31Y5/D3;X31Y5/D3/E260;1;X29Y6/E260;X29Y6/E260/F6;1;X30Y6/C1;X30Y6/C1/E261;1;X30Y5/X03;X30Y5/X03/N241;1;X30Y5/D0;X30Y5/D0/X03;1;X16Y4/C4;X16Y4/C4/X06;1;X17Y3/X04;X17Y3/X04/W251;1;X16Y2/C4;X16Y2/C4/X08;1;X17Y3/C0;X17Y3/C0/X04;1;X31Y6/N200;X31Y6/N200/E201;1;X31Y5/D1;X31Y5/D1/N201;1;X16Y4/X06;X16Y4/X06/S251;1;X17Y2/N250;X17Y2/N250/W251;1;X17Y1/W250;X17Y1/W250/N251;1;X20Y2/W250;X20Y2/W250/N252;1;X20Y4/N250;X20Y4/N250/N242;1;X16Y1/X04;X16Y1/X04/W251;1;X29Y6/W830;X29Y6/W830/F6;1;X21Y6/W100;X21Y6/W100/W838;1;X30Y6/E200;X30Y6/E200/E101;1;X16Y2/X08;X16Y2/X08/W252;1;X16Y3/S250;X16Y3/S250/W252;1;X20Y3/W250;X20Y3/W250/N251;1;X18Y3/W250;X18Y3/W250/W252;1;X29Y6/F6;;1;X29Y6/E100;X29Y6/E100/F6;1;X30Y6/N240;X30Y6/N240/E101;1;X30Y4/D5;X30Y4/D5/N242;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_4_D_LUT4_F_I3_LUT4_F_I2_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 7528 ] ,
          "attributes": {
            "ROUTING": "X31Y5/EW10;X31Y5/EW10/F6;1;X30Y5/W210;X30Y5/W210/W111;1;X28Y5/B3;X28Y5/B3/W212;1;X31Y5/N100;X31Y5/N100/F6;1;X31Y4/B6;X31Y4/B6/N101;1;X31Y5/F6;;1;X31Y5/EW20;X31Y5/EW20/F6;1;X30Y5/N220;X30Y5/N220/W121;1;X30Y4/C5;X30Y4/C5/N221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.bitsToSend[5]": {
          "hide_name": 0,
          "bits": [ 7527 ] ,
          "attributes": {
            "ROUTING": "X30Y4/EW10;X30Y4/EW10/Q1;1;X31Y4/A6;X31Y4/A6/E111;1;X30Y4/EW20;X30Y4/EW20/Q1;1;X31Y4/S260;X31Y4/S260/E121;1;X31Y4/D1;X31Y4/D1/S260;1;X30Y4/Q1;;1;X30Y4/W210;X30Y4/W210/Q1;1;X30Y4/A5;X30Y4/A5/W210;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:45.13-45.23",
            "hdlname": "externalFlash bitsToSend"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_2_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 7525 ] ,
          "attributes": {
            "ROUTING": "X31Y4/W100;X31Y4/W100/F6;1;X31Y4/B5;X31Y4/B5/W100;1;X31Y4/F6;;1;X31Y4/C3;X31Y4/C3/F6;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.bitsToSend[6]": {
          "hide_name": 0,
          "bits": [ 7523 ] ,
          "attributes": {
            "ROUTING": "X31Y4/C1;X31Y4/C1/X02;1;X31Y4/X02;X31Y4/X02/Q3;1;X31Y4/A3;X31Y4/A3/X02;1;X31Y4/Q3;;1;X31Y4/X06;X31Y4/X06/Q3;1;X31Y4/A5;X31Y4/A5/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash bitsToSend"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7521 ] ,
          "attributes": {
            "ROUTING": "X31Y4/F3;;1;X31Y4/XD3;X31Y4/XD3/F3;1"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 7519 ] ,
          "attributes": {
            "ROUTING": "X31Y4/W130;X31Y4/W130/F5;1;X31Y4/D2;X31Y4/D2/W130;1;X31Y4/F5;;1;X31Y4/E100;X31Y4/E100/F5;1;X31Y4/C0;X31Y4/C0/E100;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_5_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 7516 ] ,
          "attributes": {
            "ROUTING": "X29Y5/C2;X29Y5/C2/F6;1;X31Y5/X03;X31Y5/X03/E262;1;X31Y5/B3;X31Y5/B3/X03;1;X31Y4/X03;X31Y4/X03/N261;1;X31Y4/B3;X31Y4/B3/X03;1;X31Y5/N260;X31Y5/N260/E262;1;X31Y3/N830;X31Y3/N830/N262;1;X31Y4/W250;X31Y4/W250/S838;1;X31Y4/B0;X31Y4/B0/W250;1;X31Y5/X07;X31Y5/X07/E262;1;X31Y5/B0;X31Y5/B0/X07;1;X29Y5/E260;X29Y5/E260/F6;1;X30Y5/C0;X30Y5/C0/E261;1;X29Y5/X07;X29Y5/X07/F6;1;X29Y5/B7;X29Y5/B7/X07;1;X30Y4/B5;X30Y4/B5/X03;1;X30Y5/A3;X30Y5/A3/X07;1;X30Y4/X03;X30Y4/X03/N261;1;X30Y5/N260;X30Y5/N260/E261;1;X30Y5/X07;X30Y5/X07/E261;1;X29Y5/B4;X29Y5/B4/X03;1;X29Y5/C3;X29Y5/C3/F6;1;X29Y5/F6;;1;X29Y5/X03;X29Y5/X03/F6;1;X31Y4/C2;X31Y4/C2/N261;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.bitsToSend[7]": {
          "hide_name": 0,
          "bits": [ 7513 ] ,
          "attributes": {
            "ROUTING": "X31Y4/A0;X31Y4/A0/X01;1;X31Y4/X01;X31Y4/X01/Q0;1;X31Y4/B2;X31Y4/B2/X01;1;X31Y4/Q0;;1;X31Y4/S100;X31Y4/S100/Q0;1;X31Y4/B1;X31Y4/B1/S100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash bitsToSend"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7511 ] ,
          "attributes": {
            "ROUTING": "X31Y4/F0;;1;X31Y4/XD0;X31Y4/XD0/F0;1"
          }
        },
        "externalFlash.bitsToSend[8]": {
          "hide_name": 0,
          "bits": [ 7509 ] ,
          "attributes": {
            "ROUTING": "X31Y4/N100;X31Y4/N100/Q2;1;X31Y4/A1;X31Y4/A1/N100;1;X31Y4/N130;X31Y4/N130/Q2;1;X31Y4/A2;X31Y4/A2/N130;1;X31Y4/Q2;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash bitsToSend"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 7507 ] ,
          "attributes": {
            "ROUTING": "X31Y4/F2;;1;X31Y4/XD2;X31Y4/XD2/F2;1"
          }
        },
        "btn2": {
          "hide_name": 0,
          "bits": [ 7314 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:19.11-19.15"
          }
        },
        "externalFlash.state[0]": {
          "hide_name": 0,
          "bits": [ 7503 ] ,
          "attributes": {
            "ROUTING": "X29Y6/C2;X29Y6/C2/E241;1;X27Y5/N240;X27Y5/N240/W101;1;X27Y4/C3;X27Y4/C3/N241;1;X28Y6/C3;X28Y6/C3/S101;1;X29Y6/D1;X29Y6/D1/S221;1;X29Y4/N220;X29Y4/N220/E221;1;X29Y4/C0;X29Y4/C0/N220;1;X29Y5/S220;X29Y5/S220/E221;1;X28Y5/S100;X28Y5/S100/Q2;1;X28Y5/D4;X28Y5/D4/S100;1;X27Y4/N220;X27Y4/N220/W221;1;X27Y4/C0;X27Y4/C0/N220;1;X28Y4/C3;X28Y4/C3/W220;1;X27Y5/B6;X27Y5/B6/W111;1;X28Y5/W100;X28Y5/W100/Q2;1;X28Y6/E240;X28Y6/E240/S101;1;X29Y6/C6;X29Y6/C6/E241;1;X29Y5/B6;X29Y5/B6/E131;1;X28Y5/EW10;X28Y5/EW10/Q2;1;X28Y4/E220;X28Y4/E220/N221;1;X28Y5/E130;X28Y5/E130/Q2;1;X28Y5/A7;X28Y5/A7/E130;1;X28Y5/E220;X28Y5/E220/Q2;1;X28Y5/N220;X28Y5/N220/Q2;1;X28Y4/W220;X28Y4/W220/N221;1;X28Y5/Q2;;1;X28Y5/S130;X28Y5/S130/Q2;1;X28Y6/C6;X28Y6/C6/S131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "externalFlash state"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_D_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 7499 ] ,
          "attributes": {
            "ROUTING": "X29Y6/B2;X29Y6/B2/S111;1;X29Y5/B3;X29Y5/B3/W240;1;X29Y6/W210;X29Y6/W210/S111;1;X28Y6/B3;X28Y6/B3/W211;1;X29Y5/N100;X29Y5/N100/Q1;1;X29Y5/A1;X29Y5/A1/N100;1;X29Y6/W220;X29Y6/W220/S121;1;X27Y6/X01;X27Y6/X01/W222;1;X27Y6/B2;X27Y6/B2/X01;1;X29Y5/W240;X29Y5/W240/N130;1;X29Y5/B2;X29Y5/B2/W240;1;X28Y6/X05;X28Y6/X05/S241;1;X28Y6/B6;X28Y6/B6/X05;1;X28Y5/C4;X28Y5/C4/W101;1;X29Y5/W100;X29Y5/W100/Q1;1;X28Y5/W240;X28Y5/W240/W101;1;X27Y5/X03;X27Y5/X03/W241;1;X27Y5/A6;X27Y5/A6/X03;1;X29Y5/E130;X29Y5/E130/Q1;1;X29Y5/A7;X29Y5/A7/E130;1;X29Y5/SN20;X29Y5/SN20/Q1;1;X29Y6/B6;X29Y6/B6/S121;1;X29Y4/B0;X29Y4/B0/N131;1;X29Y6/B1;X29Y6/B1/S111;1;X29Y5/SN10;X29Y5/SN10/Q1;1;X28Y5/S240;X28Y5/S240/W101;1;X27Y4/B0;X27Y4/B0/W232;1;X27Y4/B3;X27Y4/B3/W232;1;X29Y5/Q1;;1;X29Y5/N130;X29Y5/N130/Q1;1;X29Y4/W230;X29Y4/W230/N131;1;X28Y4/B3;X28Y4/B3/W231;1",
            "hdlname": "externalFlash state",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "externalFlash.flashClk_DFF_Q_D_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 7495 ] ,
          "attributes": {
            "ROUTING": "X27Y4/A0;X27Y4/A0/W271;1;X29Y5/A6;X29Y5/A6/X01;1;X28Y4/W270;X28Y4/W270/N271;1;X27Y4/A3;X27Y4/A3/W271;1;X29Y5/S250;X29Y5/S250/S130;1;X29Y6/X06;X29Y6/X06/S251;1;X29Y6/A6;X29Y6/A6/X06;1;X29Y4/A0;X29Y4/A0/N271;1;X29Y6/A2;X29Y6/A2/S131;1;X27Y6/A2;X27Y6/A2/W272;1;X29Y5/N270;X29Y5/N270/W130;1;X28Y6/A6;X28Y6/A6/W271;1;X29Y5/X01;X29Y5/X01/Q0;1;X29Y5/A0;X29Y5/A0/X01;1;X29Y6/W270;X29Y6/W270/S131;1;X28Y6/A3;X28Y6/A3/W271;1;X29Y5/S130;X29Y5/S130/Q0;1;X29Y6/A1;X29Y6/A1/S131;1;X28Y5/N270;X28Y5/N270/W131;1;X28Y4/A3;X28Y4/A3/N271;1;X28Y5/A1;X28Y5/A1/W131;1;X29Y5/Q0;;1;X29Y5/W130;X29Y5/W130/Q0;1;X28Y5/A4;X28Y5/A4/W131;1",
            "hdlname": "externalFlash state",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn2Reg_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 7488 ] ,
          "attributes": {
            "ROUTING": "X20Y6/S260;X20Y6/S260/W261;1;X20Y7/C2;X20Y7/C2/S261;1;X23Y7/C1;X23Y7/C1/W261;1;X21Y6/N230;X21Y6/N230/W232;1;X21Y4/N800;X21Y4/N800/N232;1;X21Y3/N200;X21Y3/N200/S808;1;X21Y2/C5;X21Y2/C5/N201;1;X17Y4/C4;X17Y4/C4/W261;1;X20Y2/W230;X20Y2/W230/W232;1;X19Y2/S230;X19Y2/S230/W231;1;X19Y2/C6;X19Y2/C6/S230;1;X21Y11/S830;X21Y11/S830/S262;1;X21Y15/E260;X21Y15/E260/S834;1;X22Y15/N260;X22Y15/N260/E261;1;X22Y14/C0;X22Y14/C0/N261;1;X22Y13/C2;X22Y13/C2/N261;1;X22Y12/C5;X22Y12/C5/E261;1;X22Y12/S260;X22Y12/S260/S262;1;X22Y13/W260;X22Y13/W260/S261;1;X29Y8/S230;X29Y8/S230/S222;1;X29Y10/X02;X29Y10/X02/S232;1;X29Y10/C3;X29Y10/C3/X02;1;X28Y1/E270;X28Y1/E270/N272;1;X29Y1/X04;X29Y1/X04/E271;1;X29Y1/B2;X29Y1/B2/X04;1;X29Y6/N220;X29Y6/N220/E121;1;X29Y4/N230;X29Y4/N230/N222;1;X29Y2/B3;X29Y2/B3/N232;1;X22Y6/N260;X22Y6/N260/W261;1;X26Y11/C0;X26Y11/C0/S261;1;X22Y8/W260;X22Y8/W260/S261;1;X21Y8/C1;X21Y8/C1/W261;1;X26Y4/N220;X26Y4/N220/N222;1;X26Y2/N220;X26Y2/N220/N222;1;X26Y1/C7;X26Y1/C7/N221;1;X27Y11/S270;X27Y11/S270/S262;1;X27Y13/S220;X27Y13/S220/S272;1;X27Y14/X01;X27Y14/X01/S221;1;X27Y14/C1;X27Y14/C1/X01;1;X27Y14/C5;X27Y14/C5/X06;1;X18Y10/C5;X18Y10/C5/S201;1;X28Y13/C7;X28Y13/C7/X05;1;X24Y3/N260;X24Y3/N260/W262;1;X24Y1/W260;X24Y1/W260/N262;1;X23Y1/C4;X23Y1/C4/W261;1;X19Y7/W250;X19Y7/W250/S251;1;X18Y7/X04;X18Y7/X04/W251;1;X18Y7/C3;X18Y7/C3/X04;1;X20Y5/S260;X20Y5/S260/E261;1;X20Y6/C0;X20Y6/C0/S261;1;X23Y4/N220;X23Y4/N220/W222;1;X23Y4/C0;X23Y4/C0/N220;1;X16Y7/E260;X16Y7/E260/E262;1;X18Y7/C2;X18Y7/C2/E262;1;X22Y10/C1;X22Y10/C1/W262;1;X21Y10/S830;X21Y10/S830/S252;1;X22Y14/N260;X22Y14/N260/E261;1;X21Y14/E260;X21Y14/E260/S834;1;X20Y13/E240;X20Y13/E240/N242;1;X22Y13/C4;X22Y13/C4/E242;1;X23Y4/S220;X23Y4/S220/W221;1;X23Y4/C5;X23Y4/C5/S220;1;X23Y10/C3;X23Y10/C3/X04;1;X26Y4/X01;X26Y4/X01/N222;1;X26Y4/C2;X26Y4/C2/X01;1;X26Y8/S260;X26Y8/S260/W261;1;X26Y10/S260;X26Y10/S260/S262;1;X26Y12/C2;X26Y12/C2/S262;1;X25Y4/C2;X25Y4/C2/W220;1;X31Y12/C2;X31Y12/C2/S261;1;X30Y17/N100;X30Y17/N100/S818;1;X30Y16/N240;X30Y16/N240/N101;1;X30Y14/C2;X30Y14/C2/N242;1;X18Y6/X01;X18Y6/X01/W221;1;X18Y6/C3;X18Y6/C3/X01;1;X20Y14/E230;X20Y14/E230/N131;1;X20Y14/C4;X20Y14/C4/E230;1;X22Y5/W260;X22Y5/W260/W232;1;X20Y5/C0;X20Y5/C0/W262;1;X18Y2/W260;X18Y2/W260/N261;1;X17Y2/C4;X17Y2/C4/W261;1;X26Y7/S260;X26Y7/S260/W262;1;X26Y9/S830;X26Y9/S830/S262;1;X26Y17/W250;X26Y17/W250/S838;1;X24Y17/N250;X24Y17/N250/W252;1;X24Y15/X08;X24Y15/X08/N252;1;X24Y15/C5;X24Y15/C5/X08;1;X20Y4/C5;X20Y4/C5/X05;1;X26Y12/W260;X26Y12/W260/W262;1;X24Y12/W260;X24Y12/W260/W262;1;X22Y12/W260;X22Y12/W260/W262;1;X21Y12/C5;X21Y12/C5/W261;1;X20Y11/E240;X20Y11/E240/S242;1;X21Y11/S240;X21Y11/S240/E241;1;X21Y13/S240;X21Y13/S240/S242;1;X21Y14/C2;X21Y14/C2/S241;1;X26Y14/W260;X26Y14/W260/W262;1;X24Y14/W260;X24Y14/W260/W262;1;X23Y14/C5;X23Y14/C5/W261;1;X21Y9/S260;X21Y9/S260/S232;1;X21Y13/C7;X21Y13/C7/W261;1;X21Y11/S260;X21Y11/S260/S262;1;X24Y1/C1;X24Y1/C1/N241;1;X24Y7/W260;X24Y7/W260/W262;1;X22Y7/S260;X22Y7/S260/W262;1;X22Y8/C2;X22Y8/C2/S261;1;X28Y15/W260;X28Y15/W260/S262;1;X26Y15/W260;X26Y15/W260/W262;1;X24Y15/W270;X24Y15/W270/W262;1;X23Y15/X08;X23Y15/X08/W271;1;X23Y15/C5;X23Y15/C5/X08;1;X31Y12/S270;X31Y12/S270/S262;1;X31Y14/S220;X31Y14/S220/S272;1;X31Y15/C5;X31Y15/C5/S221;1;X28Y12/E260;X28Y12/E260/S261;1;X29Y12/C7;X29Y12/C7/E261;1;X21Y15/N200;X21Y15/N200/N202;1;X21Y14/C5;X21Y14/C5/N201;1;X22Y3/N260;X22Y3/N260/N232;1;X22Y2/X05;X22Y2/X05/N261;1;X22Y2/C5;X22Y2/C5/X05;1;X20Y15/N130;X20Y15/N130/S828;1;X20Y14/N270;X20Y14/N270/N131;1;X20Y12/X04;X20Y12/X04/N272;1;X20Y12/C3;X20Y12/C3/X04;1;X19Y0/N240;X19Y0/N240/E101;1;X17Y5/C5;X17Y5/C5/S220;1;X19Y4/W230;X19Y4/W230/W222;1;X21Y10/X04;X21Y10/X04/S252;1;X21Y10/C1;X21Y10/C1/X04;1;X16Y3/E260;X16Y3/E260/W838;1;X18Y3/N260;X18Y3/N260/E262;1;X17Y4/C1;X17Y4/C1/N220;1;X21Y6/W260;X21Y6/W260/W232;1;X20Y6/C3;X20Y6/C3/W261;1;X23Y15/W260;X23Y15/W260/S261;1;X21Y15/W260;X21Y15/W260/W262;1;X20Y15/C5;X20Y15/C5/W261;1;X25Y14/W260;X25Y14/W260/S834;1;X23Y2/X04;X23Y2/X04/W271;1;X23Y2/C0;X23Y2/C0/X04;1;X28Y15/C6;X28Y15/C6/X05;1;X21Y15/N260;X21Y15/N260/W262;1;X21Y12/E260;X21Y12/E260/S261;1;X28Y15/C7;X28Y15/C7/X05;1;X20Y3/N260;X20Y3/N260/W834;1;X20Y2/W260;X20Y2/W260/N261;1;X19Y2/C7;X19Y2/C7/W261;1;X23Y8/C4;X23Y8/C4/X05;1;X25Y13/C1;X25Y13/C1/S261;1;X20Y7/S240;X20Y7/S240/W828;1;X20Y9/S240;X20Y9/S240/S242;1;X20Y10/C3;X20Y10/C3/S241;1;X18Y4/X02;X18Y4/X02/W231;1;X22Y4/W220;X22Y4/W220/W222;1;X20Y4/W230;X20Y4/W230/W222;1;X19Y4/X06;X19Y4/X06/W231;1;X19Y4/C4;X19Y4/C4/X06;1;X22Y4/C4;X22Y4/C4/N221;1;X17Y4/N220;X17Y4/N220/W222;1;X25Y6/C6;X25Y6/C6/W262;1;X26Y8/S220;X26Y8/S220/W222;1;X26Y8/C5;X26Y8/C5/S220;1;X26Y13/S260;X26Y13/S260/S232;1;X26Y14/C1;X26Y14/C1/S261;1;X27Y15/X04;X27Y15/X04/S271;1;X27Y15/C0;X27Y15/C0/X04;1;X22Y15/N270;X22Y15/N270/W271;1;X22Y14/X06;X22Y14/X06/N271;1;X22Y14/C6;X22Y14/C6/X06;1;X23Y16/N130;X23Y16/N130/S838;1;X23Y15/W230;X23Y15/W230/N131;1;X22Y15/X06;X22Y15/X06/W231;1;X22Y15/C5;X22Y15/C5/X06;1;X31Y7/S230;X31Y7/S230/E231;1;X31Y9/S260;X31Y9/S260/S232;1;X31Y11/C2;X31Y11/C2/S262;1;X18Y5/W220;X18Y5/W220/W818;1;X16Y5/C0;X16Y5/C0/N220;1;X16Y5/N220;X16Y5/N220/W222;1;X30Y13/C2;X30Y13/C2/W220;1;X24Y8/C3;X24Y8/C3/W261;1;X23Y12/W270;X23Y12/W270/W262;1;X21Y12/W220;X21Y12/W220/W272;1;X20Y12/S220;X20Y12/S220/W221;1;X20Y13/C7;X20Y13/C7/S221;1;X22Y2/W210;X22Y2/W210/N211;1;X20Y2/N210;X20Y2/N210/W212;1;X20Y1/X02;X20Y1/X02/N211;1;X20Y1/C0;X20Y1/C0/X02;1;X24Y14/C3;X24Y14/C3/W261;1;X23Y15/C2;X23Y15/C2/X04;1;X17Y8/W100;X17Y8/W100/W838;1;X17Y8/E230;X17Y8/E230/W100;1;X19Y8/E260;X19Y8/E260/E232;1;X20Y8/C1;X20Y8/C1/E261;1;X19Y3/C0;X19Y3/C0/X04;1;X24Y6/C1;X24Y6/C1/W261;1;X25Y12/W260;X25Y12/W260/S262;1;X20Y3/X08;X20Y3/X08/E251;1;X20Y3/C4;X20Y3/C4/X08;1;X20Y3/C0;X20Y3/C0/N262;1;X21Y2/C4;X21Y2/C4/X08;1;X23Y8/C2;X23Y8/C2/W262;1;X21Y1/W200;X21Y1/W200/W252;1;X19Y1/W200;X19Y1/W200/W202;1;X17Y1/X01;X17Y1/X01/W202;1;X17Y1/C2;X17Y1/C2/X01;1;X26Y4/C6;X26Y4/C6/N221;1;X24Y9/S270;X24Y9/S270/S272;1;X24Y10/W270;X24Y10/W270/S271;1;X18Y1/N230;X18Y1/N230/N232;1;X18Y1/C2;X18Y1/C2/N230;1;X30Y9/S220;X30Y9/S220/S222;1;X30Y10/C6;X30Y10/C6/S221;1;X23Y6/W230;X23Y6/W230/W232;1;X23Y6/C0;X23Y6/C0/W230;1;X22Y11/W270;X22Y11/W270/W262;1;X20Y11/S270;X20Y11/S270/W272;1;X20Y13/S270;X20Y13/S270/S272;1;X20Y15/X06;X20Y15/X06/S272;1;X20Y15/C6;X20Y15/C6/X06;1;X17Y1/C1;X17Y1/C1/E241;1;X19Y6/W260;X19Y6/W260/W232;1;X18Y6/C7;X18Y6/C7/W261;1;X19Y16/N200;X19Y16/N200/S808;1;X23Y12/S260;X23Y12/S260/W262;1;X19Y5/C1;X19Y5/C1/N261;1;X23Y13/C1;X23Y13/C1/W261;1;X19Y6/X04;X19Y6/X04/E252;1;X17Y6/E250;X17Y6/E250/E252;1;X19Y6/C1;X19Y6/C1/X04;1;X17Y1/C5;X17Y1/C5/X06;1;X22Y5/C1;X22Y5/C1/N220;1;X24Y2/W220;X24Y2/W220/N221;1;X22Y2/W810;X22Y2/W810/W222;1;X14Y2/N810;X14Y2/N810/W818;1;X14Y1/E210;X14Y1/E210/S814;1;X16Y1/E240;X16Y1/E240/E212;1;X21Y4/X05;X21Y4/X05/N262;1;X21Y4/C5;X21Y4/C5/X05;1;X31Y10/S260;X31Y10/S260/E262;1;X31Y12/W260;X31Y12/W260/S262;1;X30Y12/C5;X30Y12/C5/W261;1;X19Y13/C6;X19Y13/C6/W241;1;X24Y4/N800;X24Y4/N800/N232;1;X24Y3/N100;X24Y3/N100/S808;1;X24Y2/N240;X24Y2/N240/N101;1;X24Y6/N230;X24Y6/N230/W231;1;X24Y5/X08;X24Y5/X08/N231;1;X24Y5/C5;X24Y5/C5/X08;1;X19Y7/W240;X19Y7/W240/W101;1;X17Y7/C1;X17Y7/C1/W242;1;X26Y6/C7;X26Y6/C7/W261;1;X20Y7/C5;X20Y7/C5/E230;1;X27Y12/C6;X27Y12/C6/W261;1;X27Y6/C3;X27Y6/C3/W220;1;X16Y6/N250;X16Y6/N250/E251;1;X16Y4/B5;X16Y4/B5/N252;1;X31Y12/W220;X31Y12/W220/N221;1;X30Y12/X05;X30Y12/X05/W221;1;X30Y12/C4;X30Y12/C4/X05;1;X24Y12/X01;X24Y12/X01/W221;1;X24Y12/C2;X24Y12/C2/X01;1;X24Y4/W220;X24Y4/W220/N221;1;X23Y4/X01;X23Y4/X01/W221;1;X23Y4/C2;X23Y4/C2/X01;1;X22Y8/C4;X22Y8/C4/E241;1;X28Y13/X05;X28Y13/X05/S262;1;X28Y13/C5;X28Y13/C5/X05;1;X23Y2/E260;X23Y2/E260/N262;1;X24Y2/C1;X24Y2/C1/E261;1;X26Y11/C7;X26Y11/C7/S230;1;X19Y5/N200;X19Y5/N200/E101;1;X19Y4/C5;X19Y4/C5/N201;1;X24Y11/W260;X24Y11/W260/W262;1;X22Y11/C3;X22Y11/C3/W262;1;X21Y6/X06;X21Y6/X06/W232;1;X21Y6/C4;X21Y6/C4/X06;1;X24Y11/S230;X24Y11/S230/S222;1;X24Y12/W230;X24Y12/W230/S231;1;X22Y12/X06;X22Y12/X06/W232;1;X22Y12/C4;X22Y12/C4/X06;1;X22Y11/C2;X22Y11/C2/N261;1;X19Y7/S200;X19Y7/S200/W101;1;X19Y9/S210;X19Y9/S210/S202;1;X19Y10/X08;X19Y10/X08/S211;1;X19Y10/C7;X19Y10/C7/X08;1;X18Y4/C2;X18Y4/C2/X02;1;X23Y3/C1;X23Y3/C1/N261;1;X27Y10/N230;X27Y10/N230/W231;1;X27Y10/C3;X27Y10/C3/N230;1;X27Y8/C4;X27Y8/C4/E261;1;X27Y14/S270;X27Y14/S270/S272;1;X21Y9/S800;X21Y9/S800/S232;1;X21Y17/N200;X21Y17/N200/S808;1;X21Y15/C6;X21Y15/C6/N202;1;X25Y10/S260;X25Y10/S260/S232;1;X25Y12/S260;X25Y12/S260/S262;1;X25Y14/X05;X25Y14/X05/S262;1;X25Y14/C4;X25Y14/C4/X05;1;X17Y5/S220;X17Y5/S220/W221;1;X20Y15/N240;X20Y15/N240/S828;1;X20Y13/W240;X20Y13/W240/N242;1;X28Y10/C3;X28Y10/C3/X02;1;X22Y2/W230;X22Y2/W230/W222;1;X20Y3/E260;X20Y3/E260/N261;1;X21Y3/C5;X21Y3/C5/E261;1;X22Y3/W230;X22Y3/W230/N232;1;X21Y3/N230;X21Y3/N230/W231;1;X21Y1/W230;X21Y1/W230/N232;1;X20Y1/S230;X20Y1/S230/W231;1;X20Y1/C6;X20Y1/C6/S230;1;X19Y8/S830;X19Y8/S830/S252;1;X19Y16/N130;X19Y16/N130/S838;1;X19Y15/E270;X19Y15/E270/N131;1;X21Y15/X04;X21Y15/X04/E272;1;X21Y15/C2;X21Y15/C2/X04;1;X28Y10/C0;X28Y10/C0/W230;1;X27Y12/S270;X27Y12/S270/S272;1;X19Y5/W260;X19Y5/W260/N261;1;X18Y5/C4;X18Y5/C4/W261;1;X20Y3/N830;X20Y3/N830/W834;1;X20Y4/N260;X20Y4/N260/S838;1;X20Y3/W260;X20Y3/W260/N261;1;X19Y3/C6;X19Y3/C6/W261;1;X21Y14/C1;X21Y14/C1/S261;1;X28Y8/C5;X28Y8/C5/S221;1;X26Y6/C4;X26Y6/C4/W261;1;X18Y5/E100;X18Y5/E100/W818;1;X19Y5/E240;X19Y5/E240/E101;1;X21Y5/C5;X21Y5/C5/E242;1;X24Y1/C7;X24Y1/C7/N221;1;X28Y1/W270;X28Y1/W270/N272;1;X26Y1/W220;X26Y1/W220/W272;1;X24Y1/W230;X24Y1/W230/W222;1;X22Y1/W230;X22Y1/W230/W232;1;X21Y1/X06;X21Y1/X06/W231;1;X21Y1/C6;X21Y1/C6/X06;1;X21Y2/X02;X21Y2/X02/W231;1;X21Y2/C0;X21Y2/C0/X02;1;X19Y14/C7;X19Y14/C7/N202;1;X24Y15/C4;X24Y15/C4/S222;1;X24Y13/C5;X24Y13/C5/X06;1;X25Y8/W260;X25Y8/W260/S262;1;X24Y8/C4;X24Y8/C4/W261;1;X27Y7/S260;X27Y7/S260/W261;1;X27Y9/S260;X27Y9/S260/S262;1;X27Y10/W260;X27Y10/W260/S261;1;X26Y10/C5;X26Y10/C5/W261;1;X18Y4/W260;X18Y4/W260/W232;1;X28Y7/W260;X28Y7/W260/S121;1;X26Y7/W260;X26Y7/W260/W262;1;X24Y7/C7;X24Y7/C7/W262;1;X22Y10/W270;X22Y10/W270/W262;1;X20Y10/W220;X20Y10/W220/W272;1;X19Y10/X01;X19Y10/X01/W221;1;X19Y10/C2;X19Y10/C2/X01;1;X21Y12/X05;X21Y12/X05/W222;1;X21Y12/C6;X21Y12/C6/X05;1;X25Y2/X04;X25Y2/X04/W271;1;X25Y2/C0;X25Y2/C0/X04;1;X19Y6/N260;X19Y6/N260/W834;1;X19Y5/E260;X19Y5/E260/N261;1;X21Y5/C4;X21Y5/C4/E262;1;X18Y3/C6;X18Y3/C6/N222;1;X29Y6/C5;X29Y6/C5/E121;1;X26Y14/S220;X26Y14/S220/S272;1;X26Y15/X01;X26Y15/X01/S221;1;X26Y15/C1;X26Y15/C1/X01;1;X30Y13/E220;X30Y13/E220/S814;1;X31Y13/N220;X31Y13/N220/E221;1;X31Y12/X01;X31Y12/X01/N221;1;X31Y12/C0;X31Y12/C0/X01;1;X28Y13/C0;X28Y13/C0/S262;1;X27Y1/B5;X27Y1/B5/X08;1;X18Y1/W230;X18Y1/W230/N232;1;X17Y1/X06;X17Y1/X06/W231;1;X22Y2/W220;X22Y2/W220/N222;1;X21Y2/N220;X21Y2/N220/W221;1;X21Y1/C5;X21Y1/C5/N221;1;X20Y7/E240;X20Y7/E240/W828;1;X22Y7/C0;X22Y7/C0/E242;1;X25Y6/S260;X25Y6/S260/W262;1;X19Y5/C2;X19Y5/C2/X01;1;X23Y8/W260;X23Y8/W260/W262;1;X22Y8/S260;X22Y8/S260/W261;1;X22Y10/S260;X22Y10/S260/S262;1;X19Y5/X01;X19Y5/X01/E221;1;X20Y4/X05;X20Y4/X05/W222;1;X31Y7/X02;X31Y7/X02/E231;1;X31Y7/C0;X31Y7/C0/X02;1;X22Y3/N240;X22Y3/N240/N212;1;X22Y2/C2;X22Y2/C2/N241;1;X22Y4/N220;X22Y4/N220/W221;1;X22Y3/W220;X22Y3/W220/N221;1;X22Y3/C2;X22Y3/C2/W220;1;X18Y7/S250;X18Y7/S250/W834;1;X18Y9/S200;X18Y9/S200/S252;1;X18Y4/X05;X18Y4/X05/W221;1;X18Y4/C4;X18Y4/C4/X05;1;X27Y7/C0;X27Y7/C0/S261;1;X23Y6/W260;X23Y6/W260/W262;1;X21Y6/W230;X21Y6/W230/W232;1;X19Y6/S230;X19Y6/S230/W232;1;X19Y8/S800;X19Y8/S800/S232;1;X26Y8/E260;X26Y8/E260/S261;1;X27Y14/X06;X27Y14/X06/S272;1;X17Y6/C0;X17Y6/C0/E262;1;X23Y2/C7;X23Y2/C7/X08;1;X28Y13/W260;X28Y13/W260/S262;1;X26Y13/W260;X26Y13/W260/W262;1;X25Y13/C2;X25Y13/C2/W261;1;X24Y2/N220;X24Y2/N220/W221;1;X24Y1/W220;X24Y1/W220/N221;1;X24Y1/C2;X24Y1/C2/W220;1;X20Y7/W100;X20Y7/W100/W828;1;X20Y7/C4;X20Y7/C4/E230;1;X26Y2/W270;X26Y2/W270/W272;1;X24Y2/W270;X24Y2/W270/W272;1;X23Y2/X08;X23Y2/X08/W271;1;X23Y2/C4;X23Y2/C4/X08;1;X28Y10/X02;X28Y10/X02/S231;1;X25Y12/W250;X25Y12/W250/S834;1;X24Y12/S250;X24Y12/S250/W251;1;X24Y13/X06;X24Y13/X06/S251;1;X19Y4/N270;X19Y4/N270/N262;1;X19Y3/X04;X19Y3/X04/N271;1;X22Y7/W830;X22Y7/W830/W262;1;X20Y8/W240;X20Y8/W240/S241;1;X14Y7/E260;X14Y7/E260/W838;1;X19Y8/C0;X19Y8/C0/W241;1;X28Y14/W260;X28Y14/W260/S261;1;X27Y14/C3;X27Y14/C3/W261;1;X26Y15/W230;X26Y15/W230/S232;1;X24Y15/W260;X24Y15/W260/W232;1;X23Y15/C4;X23Y15/C4/W261;1;X27Y1/X08;X27Y1/X08/W271;1;X26Y5/N220;X26Y5/N220/W222;1;X24Y11/S220;X24Y11/S220/S222;1;X24Y13/S220;X24Y13/S220/S222;1;X24Y15/E220;X24Y15/E220/S222;1;X25Y15/X05;X25Y15/X05/E221;1;X25Y15/C6;X25Y15/C6/X05;1;X23Y15/X04;X23Y15/X04/N251;1;X22Y5/N220;X22Y5/N220/W814;1;X23Y7/X02;X23Y7/X02/S231;1;X23Y7/C2;X23Y7/C2/X02;1;X23Y14/S260;X23Y14/S260/W262;1;X22Y8/X01;X22Y8/X01/W222;1;X22Y8/C1;X22Y8/C1/X01;1;X28Y3/N270;X28Y3/N270/N262;1;X28Y2/E270;X28Y2/E270/N271;1;X30Y2/A6;X30Y2/A6/E272;1;X30Y8/X01;X30Y8/X01/S221;1;X30Y8/C0;X30Y8/C0/X01;1;X25Y11/W260;X25Y11/W260/S261;1;X24Y11/C1;X24Y11/C1/W261;1;X26Y12/S270;X26Y12/S270/W271;1;X26Y6/N220;X26Y6/N220/W221;1;X25Y8/S830;X25Y8/S830/S262;1;X27Y8/W260;X27Y8/W260/S262;1;X25Y8/W830;X25Y8/W830/W262;1;X29Y7/C3;X29Y7/C3/S261;1;X28Y8/X01;X28Y8/X01/S221;1;X28Y8/C0;X28Y8/C0/X01;1;X25Y4/W220;X25Y4/W220/N222;1;X23Y4/W220;X23Y4/W220/W222;1;X21Y4/W220;X21Y4/W220/W222;1;X19Y4/W220;X19Y4/W220/W222;1;X21Y7/S240;X21Y7/S240/E241;1;X21Y8/E240;X21Y8/E240/S241;1;X19Y11/C1;X19Y11/C1/E261;1;X19Y3/E250;X19Y3/E250/S838;1;X28Y5/N260;X28Y5/N260/N121;1;X28Y3/X05;X28Y3/X05/N262;1;X28Y3/B7;X28Y3/B7/X05;1;X25Y12/W220;X25Y12/W220/W272;1;X23Y12/W220;X23Y12/W220/W222;1;X21Y12/W230;X21Y12/W230/W222;1;X20Y12/S230;X20Y12/S230/W231;1;X20Y13/W230;X20Y13/W230/S231;1;X19Y13/B3;X19Y13/B3/W231;1;X28Y12/C3;X28Y12/C3/S261;1;X23Y4/N260;X23Y4/N260/N262;1;X15Y6/N260;X15Y6/N260/W838;1;X15Y5/E260;X15Y5/E260/N261;1;X17Y5/C1;X17Y5/C1/E262;1;X19Y4/N830;X19Y4/N830/N262;1;X25Y2/W220;X25Y2/W220/N222;1;X23Y2/W230;X23Y2/W230/W222;1;X21Y2/W260;X21Y2/W260/W232;1;X19Y2/W260;X19Y2/W260/W262;1;X17Y2/C7;X17Y2/C7/W262;1;X24Y8/W220;X24Y8/W220/W222;1;X23Y8/X05;X23Y8/X05/W221;1;X23Y8/C5;X23Y8/C5/X05;1;X29Y10/C6;X29Y10/C6/X05;1;X29Y7/E260;X29Y7/E260/S261;1;X30Y7/C7;X30Y7/C7/E261;1;X30Y7/S220;X30Y7/S220/E222;1;X30Y9/S810;X30Y9/S810/S222;1;X30Y13/W220;X30Y13/W220/S814;1;X30Y13/C3;X30Y13/C3/W220;1;X27Y11/W260;X27Y11/W260/S262;1;X25Y4/N220;X25Y4/N220/N222;1;X25Y3/C4;X25Y3/C4/N221;1;X19Y6/S250;X19Y6/S250/W834;1;X19Y7/E250;X19Y7/E250/S251;1;X20Y7/N250;X20Y7/N250/E251;1;X20Y6/X06;X20Y6/X06/N251;1;X20Y6/C4;X20Y6/C4/X06;1;X24Y13/W260;X24Y13/W260/S262;1;X26Y3/N810;X26Y3/N810/N222;1;X21Y13/C3;X21Y13/C3/N262;1;X26Y0/W810;X26Y0/W810/S814;1;X23Y6/S260;X23Y6/S260/W262;1;X23Y8/S830;X23Y8/S830/S262;1;X22Y12/N260;X22Y12/N260/W261;1;X23Y12/W260;X23Y12/W260/S834;1;X20Y7/E130;X20Y7/E130/W828;1;X21Y7/S230;X21Y7/S230/E131;1;X21Y8/X02;X21Y8/X02/S231;1;X21Y8/C0;X21Y8/C0/X02;1;X24Y10/W260;X24Y10/W260/W262;1;X23Y10/C4;X23Y10/C4/W261;1;X25Y12/X04;X25Y12/X04/W272;1;X25Y12/C0;X25Y12/C0/X04;1;X25Y3/N230;X25Y3/N230/N222;1;X25Y1/X04;X25Y1/X04/N232;1;X25Y1/C0;X25Y1/C0/X04;1;X25Y6/N220;X25Y6/N220/W222;1;X25Y5/C5;X25Y5/C5/N221;1;X27Y8/S260;X27Y8/S260/S262;1;X27Y10/S270;X27Y10/S270/S262;1;X27Y12/W270;X27Y12/W270/S272;1;X26Y12/X04;X26Y12/X04/W271;1;X26Y12/C1;X26Y12/C1/X04;1;X27Y7/C4;X27Y7/C4/W261;1;X25Y11/C4;X25Y11/C4/W262;1;X29Y6/S220;X29Y6/S220/E121;1;X29Y8/C7;X29Y8/C7/S222;1;X23Y16/N250;X23Y16/N250/S838;1;X23Y1/W250;X23Y1/W250/S834;1;X26Y8/W220;X26Y8/W220/W222;1;X26Y8/C2;X26Y8/C2/W220;1;X28Y7/E220;X28Y7/E220/S121;1;X30Y7/E230;X30Y7/E230/E222;1;X31Y7/N230;X31Y7/N230/E231;1;X31Y7/C3;X31Y7/C3/N230;1;X24Y12/E230;X24Y12/E230/S231;1;X25Y12/S230;X25Y12/S230/E231;1;X25Y14/X04;X25Y14/X04/S232;1;X25Y14/C1;X25Y14/C1/X04;1;X25Y10/S830;X25Y10/S830/S262;1;X24Y11/W830;X24Y11/W830/W262;1;X16Y11/E260;X16Y11/E260/W838;1;X18Y11/E260;X18Y11/E260/E262;1;X20Y11/C0;X20Y11/C0/E262;1;X25Y10/W230;X25Y10/W230/S232;1;X23Y10/W230;X23Y10/W230/W232;1;X21Y10/S230;X21Y10/S230/W232;1;X21Y11/E230;X21Y11/E230/S231;1;X21Y11/C5;X21Y11/C5/E230;1;X29Y10/E260;X29Y10/E260/S262;1;X30Y10/S260;X30Y10/S260/E261;1;X30Y11/C1;X30Y11/C1/S261;1;X28Y11/S260;X28Y11/S260/S232;1;X28Y13/S260;X28Y13/S260/S262;1;X28Y15/X05;X28Y15/X05/S262;1;X28Y15/C5;X28Y15/C5/X05;1;X30Y11/X06;X30Y11/X06/E232;1;X30Y11/C4;X30Y11/C4/X06;1;X23Y6/W830;X23Y6/W830/W262;1;X15Y6/E250;X15Y6/E250/W838;1;X16Y6/X04;X16Y6/X04/E251;1;X16Y6/C2;X16Y6/C2/X04;1;X24Y5/N220;X24Y5/N220/W222;1;X24Y3/N220;X24Y3/N220/N222;1;X24Y3/C1;X24Y3/C1/N220;1;X17Y6/W230;X17Y6/W230/W222;1;X16Y6/X06;X16Y6/X06/W231;1;X16Y6/C4;X16Y6/C4/X06;1;X27Y8/C2;X27Y8/C2/S262;1;X24Y3/W830;X24Y3/W830/W262;1;X28Y12/C2;X28Y12/C2/S261;1;X18Y5/E220;X18Y5/E220/W818;1;X22Y5/N210;X22Y5/N210/W814;1;X22Y3/N210;X22Y3/N210/N212;1;X22Y1/X08;X22Y1/X08/N212;1;X22Y1/C7;X22Y1/C7/X08;1;X26Y13/S230;X26Y13/S230/S232;1;X26Y15/X04;X26Y15/X04/S232;1;X26Y15/C2;X26Y15/C2/X04;1;X26Y11/S230;X26Y11/S230/W232;1;X26Y12/X02;X26Y12/X02/S231;1;X26Y12/C0;X26Y12/C0/X02;1;X20Y4/C3;X20Y4/C3/X01;1;X18Y4/C5;X18Y4/C5/W261;1;X20Y5/N260;X20Y5/N260/E261;1;X23Y8/S260;X23Y8/S260/S232;1;X23Y9/W260;X23Y9/W260/S261;1;X31Y11/S260;X31Y11/S260/S262;1;X22Y9/S260;X22Y9/S260/W261;1;X25Y6/C5;X25Y6/C5/W262;1;X27Y6/S260;X27Y6/S260/W121;1;X27Y7/C3;X27Y7/C3/S261;1;X29Y8/S260;X29Y8/S260/S262;1;X29Y10/X05;X29Y10/X05/S262;1;X29Y10/C4;X29Y10/C4/X05;1;X24Y8/X06;X24Y8/X06/S271;1;X24Y8/C5;X24Y8/C5/X06;1;X22Y10/W260;X22Y10/W260/S261;1;X21Y10/C5;X21Y10/C5/W261;1;X25Y8/S260;X25Y8/S260/W262;1;X22Y3/C1;X22Y3/C1/X04;1;X20Y7/S820;X20Y7/S820/W828;1;X25Y6/W260;X25Y6/W260/W262;1;X23Y6/N260;X23Y6/N260/W262;1;X24Y6/C0;X24Y6/C0/W261;1;X23Y13/W260;X23Y13/W260/S261;1;X21Y13/S260;X21Y13/S260/W262;1;X19Y4/W260;X19Y4/W260/N262;1;X28Y6/C1;X28Y6/C1/F6;1;X28Y11/E230;X28Y11/E230/S232;1;X30Y11/S230;X30Y11/S230/E232;1;X30Y13/X06;X30Y13/X06/S232;1;X30Y13/C7;X30Y13/C7/X06;1;X28Y2/W270;X28Y2/W270/N271;1;X27Y6/W260;X27Y6/W260/W121;1;X26Y6/C6;X26Y6/C6/W261;1;X27Y11/X06;X27Y11/X06/W231;1;X27Y11/C4;X27Y11/C4/X06;1;X28Y8/W220;X28Y8/W220/S221;1;X21Y5/C1;X21Y5/C1/N261;1;X22Y5/C0;X22Y5/C0/N261;1;X18Y0/E100;X18Y0/E100/W818;1;X21Y8/S250;X21Y8/S250/W834;1;X25Y10/C3;X25Y10/C3/W261;1;X21Y6/N260;X21Y6/N260/W262;1;X22Y6/C7;X22Y6/C7/W261;1;X19Y1/C3;X19Y1/C3/S242;1;X28Y11/W230;X28Y11/W230/S232;1;X26Y11/W260;X26Y11/W260/W232;1;X24Y11/S260;X24Y11/S260/W262;1;X24Y13/S260;X24Y13/S260/S262;1;X24Y15/C2;X24Y15/C2/S262;1;X18Y2/X02;X18Y2/X02/N231;1;X18Y2/C1;X18Y2/C1/X02;1;X24Y15/X04;X24Y15/X04/N252;1;X24Y15/C3;X24Y15/C3/X04;1;X23Y10/X04;X23Y10/X04/W271;1;X28Y11/X02;X28Y11/X02/S232;1;X28Y11/C3;X28Y11/C3/X02;1;X22Y5/N230;X22Y5/N230/W232;1;X18Y3/N230;X18Y3/N230/N222;1;X18Y1/E230;X18Y1/E230/N232;1;X18Y1/C4;X18Y1/C4/E230;1;X20Y12/C7;X20Y12/C7/W262;1;X21Y3/C4;X21Y3/C4/W262;1;X23Y15/W270;X23Y15/W270/N131;1;X28Y9/S230;X28Y9/S230/S222;1;X28Y10/W230;X28Y10/W230/S231;1;X26Y10/W260;X26Y10/W260/W232;1;X25Y10/C1;X25Y10/C1/W261;1;X23Y6/S230;X23Y6/S230/W232;1;X23Y7/X08;X23Y7/X08/S231;1;X23Y7/C4;X23Y7/C4/X08;1;X29Y6/S260;X29Y6/S260/E121;1;X21Y2/X08;X21Y2/X08/N231;1;X23Y2/N830;X23Y2/N830/N262;1;X23Y3/W260;X23Y3/W260/N261;1;X27Y6/N820;X27Y6/N820/W121;1;X27Y1/E240;X27Y1/E240/S828;1;X27Y1/B6;X27Y1/B6/E240;1;X27Y8/X05;X27Y8/X05/S262;1;X27Y8/C6;X27Y8/C6/X05;1;X23Y5/X02;X23Y5/X02/W231;1;X23Y5/C2;X23Y5/C2/X02;1;X25Y6/S220;X25Y6/S220/W222;1;X25Y8/S230;X25Y8/S230/S222;1;X25Y10/E230;X25Y10/E230/S232;1;X25Y10/C4;X25Y10/C4/E230;1;X21Y6/W270;X21Y6/W270/W262;1;X19Y6/W220;X19Y6/W220/W272;1;X17Y4/S220;X17Y4/S220/W222;1;X17Y4/C5;X17Y4/C5/S220;1;X25Y5/C0;X25Y5/C0/N220;1;X24Y5/W230;X24Y5/W230/W222;1;X28Y6/C2;X28Y6/C2/F6;1;X15Y6/E260;X15Y6/E260/W838;1;X28Y3/W260;X28Y3/W260/N262;1;X26Y3/W260;X26Y3/W260/W262;1;X24Y3/C5;X24Y3/C5/W262;1;X28Y7/S220;X28Y7/S220/S121;1;X28Y8/C4;X28Y8/C4/S221;1;X22Y6/C4;X22Y6/C4/W261;1;X22Y3/X04;X22Y3/X04/N212;1;X28Y15/E260;X28Y15/E260/S262;1;X29Y15/C3;X29Y15/C3/E261;1;X20Y15/C1;X20Y15/C1/W261;1;X20Y7/E230;X20Y7/E230/W100;1;X28Y12/W260;X28Y12/W260/S261;1;X18Y4/E220;X18Y4/E220/N221;1;X20Y4/X01;X20Y4/X01/E222;1;X20Y4/C0;X20Y4/C0/X01;1;X28Y6/EW20;X28Y6/EW20/F6;1;X27Y6/W220;X27Y6/W220/W121;1;X25Y6/W230;X25Y6/W230/W222;1;X25Y6/C0;X25Y6/C0/W230;1;X26Y5/W220;X26Y5/W220/W222;1;X25Y5/N220;X25Y5/N220/W221;1;X25Y4/X01;X25Y4/X01/N221;1;X25Y4/C3;X25Y4/C3/X01;1;X28Y5/W220;X28Y5/W220/N121;1;X26Y5/W810;X26Y5/W810/W222;1;X18Y5/N220;X18Y5/N220/W818;1;X18Y3/E220;X18Y3/E220/N222;1;X19Y3/N220;X19Y3/N220/E221;1;X19Y1/X01;X19Y1/X01/N222;1;X19Y1/C0;X19Y1/C0/X01;1;X28Y6/F6;;1;X28Y6/SN20;X28Y6/SN20/F6;1;X28Y7/W820;X28Y7/W820/S121;1;X24Y7/S270;X24Y7/S270/W824;1;X24Y9/S220;X24Y9/S220/S272;1;X24Y10/C4;X24Y10/C4/S221;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn2Reg_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 7485 ] ,
          "attributes": {
            "ROUTING": "X27Y4/X05;X27Y4/X05/W201;1;X27Y4/A2;X27Y4/A2/X05;1;X27Y4/N200;X27Y4/N200/W201;1;X27Y4/A1;X27Y4/A1/N200;1;X28Y4/W200;X28Y4/W200/E808;1;X16Y4/S200;X16Y4/S200/E804;1;X16Y4/A5;X16Y4/A5/S200;1;X12Y4/F3;;1;X12Y4/E800;X12Y4/E800/F3;1;X20Y4/E800;X20Y4/E800/E808;1;X28Y4/S200;X28Y4/S200/E808;1;X28Y5/W200;X28Y5/W200/S201;1;X27Y5/X05;X27Y5/X05/W201;1;X27Y5/C6;X27Y5/C6/X05;1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn2Reg": {
          "hide_name": 0,
          "bits": [ 7482 ] ,
          "attributes": {
            "ROUTING": "X12Y4/Q1;;1;X12Y4/N130;X12Y4/N130/Q1;1;X12Y4/A3;X12Y4/A3/N130;1",
            "hdlname": "externalFlash btn2",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/flash.v:27.11-27.15"
          }
        },
        "btn2Reg_DFFNS_Q_D": {
          "hide_name": 0,
          "bits": [ 7480 ] ,
          "attributes": {
            "ROUTING": "X0Y4/F6;;1;X0Y4/E100;X0Y4/E100/F6;1;X1Y4/E800;X1Y4/E800/E101;1;X9Y4/E230;X9Y4/E230/E808;1;X11Y4/E260;X11Y4/E260/E232;1;X12Y4/C1;X12Y4/C1/E261;1;X12Y4/XD1;X12Y4/XD1/C1;1"
          }
        },
        "btn1": {
          "hide_name": 0,
          "bits": [ 7313 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/top.v:18.11-18.15"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 12996 ] ,
          "attributes": {
            "ROUTING": "X16Y9/CE0;X16Y9/CE0/VCC;1;X16Y9/CE1;X16Y9/CE1/VCC;1;X0Y0/VCC;;1;X0Y0/W260;X0Y0/W260/VCC;1;X0Y0/C4;X0Y0/C4/E261;1"
          }
        },
        "btn1Reg": {
          "hide_name": 0,
          "bits": [ 7334 ] ,
          "attributes": {
            "ROUTING": "X12Y4/S260;X12Y4/S260/S232;1;X12Y6/E260;X12Y6/E260/S262;1;X13Y6/X07;X13Y6/X07/E261;1;X13Y6/A4;X13Y6/A4/X07;1;X12Y3/E230;X12Y3/E230/S231;1;X14Y3/E260;X14Y3/E260/E232;1;X15Y3/X03;X15Y3/X03/E261;1;X15Y3/A6;X15Y3/A6/X03;1;X12Y1/S130;X12Y1/S130/Q5;1;X12Y2/S230;X12Y2/S230/S131;1;X12Y4/B3;X12Y4/B3/S232;1;X13Y4/E200;X13Y4/E200/S201;1;X14Y4/S200;X14Y4/S200/E201;1;X14Y4/A5;X14Y4/A5/S200;1;X14Y3/N200;X14Y3/N200/E201;1;X14Y3/A1;X14Y3/A1/N200;1;X13Y1/N800;X13Y1/N800/E101;1;X13Y2/E230;X13Y2/E230/S804;1;X14Y2/X02;X14Y2/X02/E231;1;X14Y2/A2;X14Y2/A2/X02;1;X15Y4/A0;X15Y4/A0/X01;1;X15Y2/X01;X15Y2/X01/E202;1;X15Y2/A7;X15Y2/A7/X01;1;X14Y5/S210;X14Y5/S210/S202;1;X14Y5/A6;X14Y5/A6/S210;1;X13Y3/S200;X13Y3/S200/S202;1;X13Y5/S210;X13Y5/S210/S202;1;X13Y5/A6;X13Y5/A6/S210;1;X15Y4/X07;X15Y4/X07/S201;1;X15Y4/A5;X15Y4/A5/X07;1;X14Y5/S200;X14Y5/S200/S202;1;X14Y6/X07;X14Y6/X07/S201;1;X14Y6/A3;X14Y6/A3/X07;1;X15Y4/X01;X15Y4/X01/S201;1;X15Y4/A1;X15Y4/A1/X01;1;X15Y2/X05;X15Y2/X05/E202;1;X15Y2/A3;X15Y2/A3/X05;1;X15Y3/S200;X15Y3/S200/E202;1;X15Y4/W200;X15Y4/W200/S201;1;X15Y4/A7;X15Y4/A7/W200;1;X16Y2/X06;X16Y2/X06/E211;1;X16Y2/A7;X16Y2/A7/X06;1;X13Y2/E200;X13Y2/E200/S201;1;X15Y2/E210;X15Y2/E210/E202;1;X15Y3/A0;X15Y3/A0/E210;1;X14Y3/S200;X14Y3/S200/E201;1;X14Y5/X07;X14Y5/X07/S202;1;X14Y5/A3;X14Y5/A3/X07;1;X12Y1/Q5;;1;X12Y1/E100;X12Y1/E100/Q5;1;X13Y1/S200;X13Y1/S200/E101;1;X13Y3/E200;X13Y3/E200/S202;1;X15Y3/E210;X15Y3/E210/E202;1;X16Y3/X02;X16Y3/X02/E211;1;X16Y3/A0;X16Y3/A0/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "externalFlash btn1",
            "src": "/Users/computera/.icicle/toolchains/2024-07-22/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "btn1Reg_DFFNS_Q_D": {
          "hide_name": 0,
          "bits": [ 7332 ] ,
          "attributes": {
            "ROUTING": "X1Y0/F6;;1;X1Y0/E830;X1Y0/E830/F6;1;X9Y0/E250;X9Y0/E250/E838;1;X11Y0/E200;X11Y0/E200/E252;1;X12Y0/N200;X12Y0/N200/E201;1;X12Y1/C5;X12Y1/C5/S202;1;X12Y1/XD5;X12Y1/XD5/C5;1"
          }
        },
        "externalFlash.clk": {
          "hide_name": 0,
          "bits": [ 7328 ] ,
          "attributes": {
            "ROUTING": "X14Y9/GB00;X15Y9/GBO0/GT00;5;X16Y9/CLK0;X16Y9/CLK0/GB00;5;X16Y10/CLK1;X16Y10/CLK1/GB00;5;X16Y14/CLK0;X16Y14/CLK0/GB00;5;X16Y10/CLK2;X16Y10/CLK2/GB00;5;X11Y13/GB00;X11Y13/GBO0/GT00;5;X13Y13/CLK0;X13Y13/CLK0/GB00;5;X13Y14/CLK0;X13Y14/CLK0/GB00;5;X14Y14/CLK1;X14Y14/CLK1/GB00;5;X17Y15/CLK2;X17Y15/CLK2/GB00;5;X16Y12/CLK2;X16Y12/CLK2/GB00;5;X18Y15/CLK1;X18Y15/CLK1/GB00;5;X18Y15/CLK0;X18Y15/CLK0/GB00;5;X18Y14/CLK0;X18Y14/CLK0/GB00;5;X18Y13/CLK0;X18Y13/CLK0/GB00;5;X17Y15/CLK1;X17Y15/CLK1/GB00;5;X14Y8/CLK2;X14Y8/CLK2/GB00;5;X14Y7/CLK1;X14Y7/CLK1/GB00;5;X14Y7/CLK0;X14Y7/CLK0/GB00;5;X16Y8/CLK2;X16Y8/CLK2/GB00;5;X16Y7/CLK2;X16Y7/CLK2/GB00;5;X15Y10/CLK1;X15Y10/CLK1/GB00;5;X16Y8/CLK0;X16Y8/CLK0/GB00;5;X17Y14/CLK1;X17Y14/CLK1/GB00;5;X15Y13/CLK0;X15Y13/CLK0/GB00;5;X16Y11/CLK0;X16Y11/CLK0/GB00;5;X15Y11/CLK1;X15Y11/CLK1/GB00;5;X17Y14/CLK0;X17Y14/CLK0/GB00;5;X16Y12/CLK0;X16Y12/CLK0/GB00;5;X13Y11/CLK0;X13Y11/CLK0/GB00;5;X13Y12/CLK2;X13Y12/CLK2/GB00;5;X11Y12/GB00;X11Y12/GBO0/GT00;5;X13Y12/CLK1;X13Y12/CLK1/GB00;5;X16Y11/CLK1;X16Y11/CLK1/GB00;5;X14Y12/CLK0;X14Y12/CLK0/GB00;5;X14Y11/CLK0;X14Y11/CLK0/GB00;5;X15Y12/CLK1;X15Y12/CLK1/GB00;5;X16Y13/CLK2;X16Y13/CLK2/GB00;5;X17Y13/CLK1;X17Y13/CLK1/GB00;5;X16Y13/CLK0;X16Y13/CLK0/GB00;5;X17Y14/CLK2;X17Y14/CLK2/GB00;5;X15Y11/CLK0;X15Y11/CLK0/GB00;5;X16Y15/CLK0;X16Y15/CLK0/GB00;5;X16Y15/CLK2;X16Y15/CLK2/GB00;5;X15Y15/CLK2;X15Y15/CLK2/GB00;5;X16Y15/GB00;X15Y15/GBO0/GT00;5;X15Y15/CLK1;X15Y15/CLK1/GB00;5;X15Y14/CLK1;X15Y14/CLK1/GB00;5;X10Y14/GB00;X11Y14/GBO0/GT00;5;X13Y14/CLK2;X13Y14/CLK2/GB00;5;X15Y13/GBO0;X15Y13/GBO0/GT00;5;X14Y13/CLK0;X14Y13/CLK0/GB00;5;X15Y14/GB00;X15Y14/GBO0/GT00;5;X14Y14/CLK2;X14Y14/CLK2/GB00;5;X14Y11/CLK1;X14Y11/CLK1/GB00;5;X14Y11/CLK2;X14Y11/CLK2/GB00;5;X10Y11/GB00;X11Y11/GBO0/GT00;5;X13Y11/CLK2;X13Y11/CLK2/GB00;5;X15Y7/CLK2;X15Y7/CLK2/GB00;5;X15Y10/CLK2;X15Y10/CLK2/GB00;5;X14Y8/GB00;X15Y8/GBO0/GT00;5;X14Y8/CLK1;X14Y8/CLK1/GB00;5;X15Y7/CLK0;X15Y7/CLK0/GB00;5;X14Y10/CLK0;X14Y10/CLK0/GB00;5;X13Y10/CLK1;X13Y10/CLK1/GB00;5;X11Y24/GT00;X11Y19/GT00/SPINE16;5;X13Y10/GB00;X11Y10/GBO0/GT00;5;X13Y10/CLK2;X13Y10/CLK2/GB00;5;X28Y5/CLK1;X28Y5/CLK1/GB00;5;X29Y5/CLK0;X29Y5/CLK0/GB00;5;X29Y5/CLK1;X29Y5/CLK1/GB00;5;X15Y2/CLK0;X15Y2/CLK0/GB00;5;X15Y3/CLK2;X15Y3/CLK2/GB00;5;X15Y3/CLK1;X15Y3/CLK1/GB00;5;X16Y3/CLK1;X16Y3/CLK1/GB00;5;X16Y4/CLK0;X16Y4/CLK0/GB00;5;X17Y3/CLK2;X17Y3/CLK2/GB00;5;X13Y5/CLK0;X13Y5/CLK0/GB00;5;X15Y3/CLK0;X15Y3/CLK0/GB00;5;X11Y5/GB00;X11Y5/GBO0/GT00;5;X13Y5/CLK2;X13Y5/CLK2/GB00;5;X11Y6/GB00;X11Y6/GBO0/GT00;5;X13Y6/CLK1;X13Y6/CLK1/GB00;5;X14Y6/CLK2;X14Y6/CLK2/GB00;5;X14Y5/CLK2;X14Y5/CLK2/GB00;5;X14Y5/CLK1;X14Y5/CLK1/GB00;5;X14Y3/CLK1;X14Y3/CLK1/GB00;5;X15Y5/CLK0;X15Y5/CLK0/GB00;5;X13Y4/CLK2;X13Y4/CLK2/GB00;5;X14Y2/CLK2;X14Y2/CLK2/GB00;5;X15Y5/CLK1;X15Y5/CLK1/GB00;5;X18Y13/CLK2;X18Y13/CLK2/GB00;5;X17Y12/CLK1;X17Y12/CLK1/GB00;5;X17Y11/CLK0;X17Y11/CLK0/GB00;5;X18Y12/CLK0;X18Y12/CLK0/GB00;5;X19Y11/CLK1;X19Y11/CLK1/GB00;5;X18Y11/CLK2;X18Y11/CLK2/GB00;5;X14Y10/GB00;X15Y10/GBO0/GT00;5;X17Y10/CLK0;X17Y10/CLK0/GB00;5;X17Y7/CLK1;X17Y7/CLK1/GB00;5;X18Y12/CLK1;X18Y12/CLK1/GB00;5;X18Y8/CLK1;X18Y8/CLK1/GB00;5;X18Y8/CLK2;X18Y8/CLK2/GB00;5;X28Y4/CLK2;X28Y4/CLK2/GB00;5;X29Y6/CLK0;X29Y6/CLK0/GB00;5;X30Y6/CLK2;X30Y6/CLK2/GB00;5;X10Y3/GB00;X11Y3/GBO0/GT00;5;X13Y3/CLK1;X13Y3/CLK1/GB00;5;X14Y3/CLK2;X14Y3/CLK2/GB00;5;X14Y2/CLK1;X14Y2/CLK1/GB00;5;X13Y1/CLK1;X13Y1/CLK1/GB00;5;X13Y1/CLK0;X13Y1/CLK0/GB00;5;X13Y4/CLK0;X13Y4/CLK0/GB00;5;X14Y1/CLK0;X14Y1/CLK0/GB00;5;X16Y1/CLK1;X16Y1/CLK1/GB00;5;X16Y1/CLK2;X16Y1/CLK2/GB00;5;X16Y2/CLK0;X16Y2/CLK0/GB00;5;X17Y3/CLK0;X17Y3/CLK0/GB00;5;X16Y4/CLK2;X16Y4/CLK2/GB00;5;X20Y4/CLK0;X20Y4/CLK0/GB00;5;X13Y4/CLK1;X13Y4/CLK1/GB00;5;X14Y4/CLK2;X14Y4/CLK2/GB00;5;X15Y1/CLK2;X15Y1/CLK2/GB00;5;X15Y1/CLK0;X15Y1/CLK0/GB00;5;X19Y13/CLK1;X19Y13/CLK1/GB00;5;X20Y14/CLK2;X20Y14/CLK2/GB00;5;X20Y13/CLK0;X20Y13/CLK0/GB00;5;X30Y7/CLK2;X30Y7/CLK2/GB00;5;X23Y8/CLK0;X23Y8/CLK0/GB00;5;X24Y8/CLK0;X24Y8/CLK0/GB00;5;X23Y13/CLK2;X23Y13/CLK2/GB00;5;X30Y13/CLK0;X30Y13/CLK0/GB00;5;X31Y8/CLK1;X31Y8/CLK1/GB00;5;X31Y14/CLK2;X31Y14/CLK2/GB00;5;X29Y7/CLK0;X29Y7/CLK0/GB00;5;X30Y10/CLK0;X30Y10/CLK0/GB00;5;X29Y8/CLK0;X29Y8/CLK0/GB00;5;X29Y12/CLK2;X29Y12/CLK2/GB00;5;X25Y12/CLK2;X25Y12/CLK2/GB00;5;X29Y14/CLK0;X29Y14/CLK0/GB00;5;X27Y13/CLK0;X27Y13/CLK0/GB00;5;X29Y13/CLK0;X29Y13/CLK0/GB00;5;X25Y1/CLK1;X25Y1/CLK1/GB00;5;X29Y11/CLK0;X29Y11/CLK0/GB00;5;X22Y11/CLK2;X22Y11/CLK2/GB00;5;X29Y13/CLK1;X29Y13/CLK1/GB00;5;X17Y6/CLK1;X17Y6/CLK1/GB00;5;X26Y13/CLK0;X26Y13/CLK0/GB00;5;X16Y6/CLK0;X16Y6/CLK0/GB00;5;X16Y5/CLK2;X16Y5/CLK2/GB00;5;X17Y4/CLK1;X17Y4/CLK1/GB00;5;X23Y11/CLK0;X23Y11/CLK0/GB00;5;X24Y14/CLK0;X24Y14/CLK0/GB00;5;X20Y15/CLK1;X20Y15/CLK1/GB00;5;X23Y3/CLK1;X23Y3/CLK1/GB00;5;X22Y4/CLK0;X22Y4/CLK0/GB00;5;X19Y6/CLK2;X19Y6/CLK2/GB00;5;X19Y12/CLK0;X19Y12/CLK0/GB00;5;X24Y4/CLK0;X24Y4/CLK0/GB00;5;X25Y5/CLK1;X25Y5/CLK1/GB00;5;X19Y6/CLK1;X19Y6/CLK1/GB00;5;X19Y4/CLK1;X19Y4/CLK1/GB00;5;X25Y13/CLK2;X25Y13/CLK2/GB00;5;X19Y14/CLK0;X19Y14/CLK0/GB00;5;X21Y2/CLK1;X21Y2/CLK1/GB00;5;X18Y1/CLK0;X18Y1/CLK0/GB00;5;X24Y4/CLK1;X24Y4/CLK1/GB00;5;X25Y8/CLK2;X25Y8/CLK2/GB00;5;X23Y6/CLK2;X23Y6/CLK2/GB00;5;X21Y6/CLK0;X21Y6/CLK0/GB00;5;X22Y6/CLK1;X22Y6/CLK1/GB00;5;X22Y6/CLK0;X22Y6/CLK0/GB00;5;X26Y7/CLK2;X26Y7/CLK2/GB00;5;X27Y11/CLK1;X27Y11/CLK1/GB00;5;X21Y7/CLK2;X21Y7/CLK2/GB00;5;X26Y10/CLK1;X26Y10/CLK1/GB00;5;X22Y7/CLK1;X22Y7/CLK1/GB00;5;X22Y14/CLK1;X22Y14/CLK1/GB00;5;X21Y4/CLK0;X21Y4/CLK0/GB00;5;X29Y10/CLK0;X29Y10/CLK0/GB00;5;X24Y10/CLK1;X24Y10/CLK1/GB00;5;X23Y12/CLK2;X23Y12/CLK2/GB00;5;X23Y13/CLK1;X23Y13/CLK1/GB00;5;X24Y7/CLK0;X24Y7/CLK0/GB00;5;X27Y10/CLK0;X27Y10/CLK0/GB00;5;X21Y10/CLK1;X21Y10/CLK1/GB00;5;X21Y11/CLK0;X21Y11/CLK0/GB00;5;X20Y14/CLK0;X20Y14/CLK0/GB00;5;X27Y8/CLK0;X27Y8/CLK0/GB00;5;X29Y6/CLK1;X29Y6/CLK1/GB00;5;X29Y11/CLK2;X29Y11/CLK2/GB00;5;X28Y12/CLK0;X28Y12/CLK0/GB00;5;X27Y13/CLK2;X27Y13/CLK2/GB00;5;X28Y8/CLK1;X28Y8/CLK1/GB00;5;X31Y13/CLK1;X31Y13/CLK1/GB00;5;X31Y8/CLK0;X31Y8/CLK0/GB00;5;X26Y14/CLK2;X26Y14/CLK2/GB00;5;X27Y11/CLK0;X27Y11/CLK0/GB00;5;X17Y2/CLK0;X17Y2/CLK0/GB00;5;X28Y14/CLK0;X28Y14/CLK0/GB00;5;X28Y7/CLK1;X28Y7/CLK1/GB00;5;X30Y8/CLK2;X30Y8/CLK2/GB00;5;X30Y12/CLK0;X30Y12/CLK0/GB00;5;X26Y12/CLK2;X26Y12/CLK2/GB00;5;X26Y13/CLK1;X26Y13/CLK1/GB00;5;X29Y14/CLK1;X29Y14/CLK1/GB00;5;X28Y13/CLK1;X28Y13/CLK1/GB00;5;X14Y3/GB00;X15Y3/GBO0/GT00;5;X17Y3/CLK1;X17Y3/CLK1/GB00;5;X21Y3/CLK1;X21Y3/CLK1/GB00;5;X28Y7/CLK0;X28Y7/CLK0/GB00;5;X29Y13/CLK2;X29Y13/CLK2/GB00;5;X30Y11/CLK1;X30Y11/CLK1/GB00;5;X23Y14/CLK0;X23Y14/CLK0/GB00;5;X28Y14/CLK1;X28Y14/CLK1/GB00;5;X25Y3/CLK1;X25Y3/CLK1/GB00;5;X17Y5/CLK1;X17Y5/CLK1/GB00;5;X20Y8/CLK1;X20Y8/CLK1/GB00;5;X21Y13/CLK2;X21Y13/CLK2/GB00;5;X24Y13/CLK1;X24Y13/CLK1/GB00;5;X23Y5/CLK0;X23Y5/CLK0/GB00;5;X19Y4/CLK0;X19Y4/CLK0/GB00;5;X24Y14/CLK2;X24Y14/CLK2/GB00;5;X19Y13/CLK0;X19Y13/CLK0/GB00;5;X19Y10/CLK2;X19Y10/CLK2/GB00;5;X19Y5/CLK0;X19Y5/CLK0/GB00;5;X23Y11/CLK1;X23Y11/CLK1/GB00;5;X24Y12/CLK0;X24Y12/CLK0/GB00;5;X19Y12/CLK1;X19Y12/CLK1/GB00;5;X24Y2/CLK1;X24Y2/CLK1/GB00;5;X24Y5/CLK1;X24Y5/CLK1/GB00;5;X21Y6/CLK1;X21Y6/CLK1/GB00;5;X19Y10/CLK0;X19Y10/CLK0/GB00;5;X24Y12/CLK2;X24Y12/CLK2/GB00;5;X20Y5/CLK2;X20Y5/CLK2/GB00;5;X25Y2/CLK2;X25Y2/CLK2/GB00;5;X17Y6/CLK2;X17Y6/CLK2/GB00;5;X18Y5/CLK1;X18Y5/CLK1/GB00;5;X27Y5/CLK1;X27Y5/CLK1/GB00;5;X22Y2/CLK1;X22Y2/CLK1/GB00;5;X22Y1/CLK1;X22Y1/CLK1/GB00;5;X18Y5/CLK0;X18Y5/CLK0/GB00;5;X21Y5/CLK1;X21Y5/CLK1/GB00;5;X25Y7/CLK1;X25Y7/CLK1/GB00;5;X19Y7/CLK1;X19Y7/CLK1/GB00;5;X23Y3/CLK2;X23Y3/CLK2/GB00;5;X19Y3/CLK1;X19Y3/CLK1/GB00;5;X20Y2/CLK2;X20Y2/CLK2/GB00;5;X22Y3/CLK2;X22Y3/CLK2/GB00;5;X20Y2/CLK0;X20Y2/CLK0/GB00;5;X22Y5/CLK1;X22Y5/CLK1/GB00;5;X24Y7/CLK1;X24Y7/CLK1/GB00;5;X25Y1/CLK2;X25Y1/CLK2/GB00;5;X21Y1/CLK1;X21Y1/CLK1/GB00;5;X19Y1/CLK1;X19Y1/CLK1/GB00;5;X18Y3/CLK0;X18Y3/CLK0/GB00;5;X18Y2/CLK1;X18Y2/CLK1/GB00;5;X20Y1/CLK0;X20Y1/CLK0/GB00;5;X18Y2/CLK2;X18Y2/CLK2/GB00;5;X21Y3/CLK0;X21Y3/CLK0/GB00;5;X26Y5/CLK2;X26Y5/CLK2/GB00;5;X26Y5/CLK0;X26Y5/CLK0/GB00;5;X23Y5/CLK2;X23Y5/CLK2/GB00;5;X26Y14/CLK1;X26Y14/CLK1/GB00;5;X20Y1/CLK2;X20Y1/CLK2/GB00;5;X26Y7/CLK1;X26Y7/CLK1/GB00;5;X22Y11/CLK0;X22Y11/CLK0/GB00;5;X21Y15/CLK1;X21Y15/CLK1/GB00;5;X23Y6/CLK0;X23Y6/CLK0/GB00;5;X26Y7/CLK0;X26Y7/CLK0/GB00;5;X23Y11/CLK2;X23Y11/CLK2/GB00;5;X26Y8/CLK0;X26Y8/CLK0/GB00;5;X23Y12/CLK0;X23Y12/CLK0/GB00;5;X22Y12/CLK0;X22Y12/CLK0/GB00;5;X25Y7/CLK0;X25Y7/CLK0/GB00;5;X27Y12/CLK2;X27Y12/CLK2/GB00;5;X21Y11/CLK1;X21Y11/CLK1/GB00;5;X24Y5/CLK0;X24Y5/CLK0/GB00;5;X21Y4/CLK1;X21Y4/CLK1/GB00;5;X21Y10/CLK2;X21Y10/CLK2/GB00;5;X25Y14/CLK1;X25Y14/CLK1/GB00;5;X20Y13/CLK1;X20Y13/CLK1/GB00;5;X28Y6/CLK2;X28Y6/CLK2/GB00;5;X29Y12/CLK0;X29Y12/CLK0/GB00;5;X30Y7/CLK0;X30Y7/CLK0/GB00;5;X26Y8/CLK1;X26Y8/CLK1/GB00;5;X24Y11/CLK0;X24Y11/CLK0/GB00;5;X23Y8/CLK1;X23Y8/CLK1/GB00;5;X32Y14/GB00;X31Y14/GBO0/GT00;5;X30Y14/CLK1;X30Y14/CLK1/GB00;5;X23Y13/CLK0;X23Y13/CLK0/GB00;5;X27Y6/CLK2;X27Y6/CLK2/GB00;5;X29Y7/CLK1;X29Y7/CLK1/GB00;5;X26Y10/CLK2;X26Y10/CLK2/GB00;5;X26Y12/CLK1;X26Y12/CLK1/GB00;5;X31Y15/CLK1;X31Y15/CLK1/GB00;5;X27Y14/CLK2;X27Y14/CLK2/GB00;5;X20Y7/CLK2;X20Y7/CLK2/GB00;5;X30Y11/CLK0;X30Y11/CLK0/GB00;5;X29Y8/CLK2;X29Y8/CLK2/GB00;5;X29Y10/CLK1;X29Y10/CLK1/GB00;5;X25Y12/CLK0;X25Y12/CLK0/GB00;5;X26Y11/CLK1;X26Y11/CLK1/GB00;5;X29Y15/CLK0;X29Y15/CLK0/GB00;5;X27Y14/CLK0;X27Y14/CLK0/GB00;5;X27Y7/CLK2;X27Y7/CLK2/GB00;5;X30Y13/CLK1;X30Y13/CLK1/GB00;5;X25Y1/CLK0;X25Y1/CLK0/GB00;5;X27Y8/CLK2;X27Y8/CLK2/GB00;5;X30Y13/CLK2;X30Y13/CLK2/GB00;5;X21Y14/CLK0;X21Y14/CLK0/GB00;5;X25Y2/CLK1;X25Y2/CLK1/GB00;5;X23Y4/CLK0;X23Y4/CLK0/GB00;5;X15Y7/GB00;X15Y7/GBO0/GT00;5;X17Y7/CLK0;X17Y7/CLK0/GB00;5;X17Y6/CLK0;X17Y6/CLK0/GB00;5;X22Y2/CLK0;X22Y2/CLK0/GB00;5;X22Y8/CLK0;X22Y8/CLK0/GB00;5;X26Y14/CLK0;X26Y14/CLK0/GB00;5;X20Y15/CLK0;X20Y15/CLK0/GB00;5;X24Y3/CLK0;X24Y3/CLK0/GB00;5;X23Y4/CLK1;X23Y4/CLK1/GB00;5;X16Y6/CLK2;X16Y6/CLK2/GB00;5;X16Y5/CLK1;X16Y5/CLK1/GB00;5;X18Y5/CLK2;X18Y5/CLK2/GB00;5;X22Y10/CLK2;X22Y10/CLK2/GB00;5;X19Y1/CLK2;X19Y1/CLK2/GB00;5;X24Y14/CLK1;X24Y14/CLK1/GB00;5;X20Y15/CLK2;X20Y15/CLK2/GB00;5;X23Y3/CLK0;X23Y3/CLK0/GB00;5;X22Y4/CLK2;X22Y4/CLK2/GB00;5;X18Y7/CLK1;X18Y7/CLK1/GB00;5;X14Y6/GB00;X15Y6/GBO0/GT00;5;X16Y6/CLK1;X16Y6/CLK1/GB00;5;X25Y13/CLK0;X25Y13/CLK0/GB00;5;X17Y2/CLK1;X17Y2/CLK1/GB00;5;X24Y3/CLK2;X24Y3/CLK2/GB00;5;X26Y4/CLK1;X26Y4/CLK1/GB00;5;X18Y6/CLK2;X18Y6/CLK2/GB00;5;X18Y6/CLK1;X18Y6/CLK1/GB00;5;X18Y4/CLK2;X18Y4/CLK2/GB00;5;X23Y10/CLK1;X23Y10/CLK1/GB00;5;X25Y14/CLK2;X25Y14/CLK2/GB00;5;X19Y14/CLK2;X19Y14/CLK2/GB00;5;X21Y2/CLK2;X21Y2/CLK2/GB00;5;X17Y1/CLK1;X17Y1/CLK1/GB00;5;X19Y1/CLK0;X19Y1/CLK0/GB00;5;X18Y1/CLK2;X18Y1/CLK2/GB00;5;X17Y1/CLK0;X17Y1/CLK0/GB00;5;X20Y7/CLK0;X20Y7/CLK0/GB00;5;X25Y4/CLK2;X25Y4/CLK2/GB00;5;X26Y8/CLK2;X26Y8/CLK2/GB00;5;X20Y6/CLK2;X20Y6/CLK2/GB00;5;X21Y8/CLK0;X21Y8/CLK0/GB00;5;X25Y10/CLK1;X25Y10/CLK1/GB00;5;X22Y8/CLK1;X22Y8/CLK1/GB00;5;X22Y6/CLK2;X22Y6/CLK2/GB00;5;X25Y6/CLK1;X25Y6/CLK1/GB00;5;X20Y6/CLK0;X20Y6/CLK0/GB00;5;X21Y15/CLK2;X21Y15/CLK2/GB00;5;X22Y7/CLK0;X22Y7/CLK0/GB00;5;X22Y14/CLK2;X22Y14/CLK2/GB00;5;X21Y14/CLK2;X21Y14/CLK2/GB00;5;X25Y5/CLK0;X25Y5/CLK0/GB00;5;X29Y10/CLK2;X29Y10/CLK2/GB00;5;X23Y8/CLK2;X23Y8/CLK2/GB00;5;X24Y10/CLK2;X24Y10/CLK2/GB00;5;X21Y12/CLK2;X21Y12/CLK2/GB00;5;X21Y11/CLK2;X21Y11/CLK2/GB00;5;X23Y15/CLK1;X23Y15/CLK1/GB00;5;X22Y13/CLK2;X22Y13/CLK2/GB00;5;X28Y10/CLK0;X28Y10/CLK0/GB00;5;X23Y1/CLK2;X23Y1/CLK2/GB00;5;X21Y8/CLK2;X21Y8/CLK2/GB00;5;X24Y8/CLK1;X24Y8/CLK1/GB00;5;X23Y14/CLK2;X23Y14/CLK2/GB00;5;X21Y14/CLK1;X21Y14/CLK1/GB00;5;X29Y6/CLK2;X29Y6/CLK2/GB00;5;X31Y11/CLK1;X31Y11/CLK1/GB00;5;X22Y3/CLK0;X22Y3/CLK0/GB00;5;X25Y10/CLK2;X25Y10/CLK2/GB00;5;X28Y15/CLK0;X28Y15/CLK0/GB00;5;X28Y8/CLK2;X28Y8/CLK2/GB00;5;X31Y12/CLK2;X31Y12/CLK2/GB00;5;X31Y7/CLK1;X31Y7/CLK1/GB00;5;X30Y12/CLK2;X30Y12/CLK2/GB00;5;X25Y15/CLK1;X25Y15/CLK1/GB00;5;X27Y11/CLK2;X27Y11/CLK2/GB00;5;X15Y1/GB00;X15Y1/GBO0/GT00;5;X17Y1/CLK2;X17Y1/CLK2/GB00;5;X28Y15/CLK1;X28Y15/CLK1/GB00;5;X28Y13/CLK0;X28Y13/CLK0/GB00;5;X26Y6/CLK2;X26Y6/CLK2/GB00;5;X28Y10/CLK1;X28Y10/CLK1/GB00;5;X30Y8/CLK0;X30Y8/CLK0/GB00;5;X30Y12/CLK1;X30Y12/CLK1/GB00;5;X27Y12/CLK0;X27Y12/CLK0/GB00;5;X26Y12/CLK0;X26Y12/CLK0/GB00;5;X33Y15/GB00;X31Y15/GBO0/GT00;5;X28Y15/CLK2;X28Y15/CLK2/GB00;5;X31Y13/GBO0;X31Y13/GBO0/GT00;5;X28Y13/CLK2;X28Y13/CLK2/GB00;5;X16Y2/GB00;X15Y2/GBO0/GT00;5;X17Y2/CLK2;X17Y2/CLK2/GB00;5;X20Y4/CLK2;X20Y4/CLK2/GB00;5;X28Y6/CLK0;X28Y6/CLK0/GB00;5;X31Y12/CLK0;X31Y12/CLK0/GB00;5;X31Y7/CLK0;X31Y7/CLK0/GB00;5;X30Y11/CLK2;X30Y11/CLK2/GB00;5;X25Y11/CLK0;X25Y11/CLK0/GB00;5;X27Y15/CLK2;X27Y15/CLK2/GB00;5;X27Y14/CLK1;X27Y14/CLK1/GB00;5;X25Y3/CLK0;X25Y3/CLK0/GB00;5;X25Y4/CLK1;X25Y4/CLK1/GB00;5;X17Y4/CLK2;X17Y4/CLK2/GB00;5;X18Y4/CLK1;X18Y4/CLK1/GB00;5;X20Y8/CLK0;X20Y8/CLK0/GB00;5;X21Y13/CLK1;X21Y13/CLK1/GB00;5;X24Y13/CLK0;X24Y13/CLK0/GB00;5;X20Y10/CLK1;X20Y10/CLK1/GB00;5;X24Y2/CLK0;X24Y2/CLK0/GB00;5;X23Y4/CLK2;X23Y4/CLK2/GB00;5;X14Y4/GB00;X15Y4/GBO0/GT00;5;X17Y4/CLK0;X17Y4/CLK0/GB00;5;X18Y10/CLK2;X18Y10/CLK2/GB00;5;X21Y5/CLK2;X21Y5/CLK2/GB00;5;X22Y13/CLK1;X22Y13/CLK1/GB00;5;X23Y2/CLK1;X23Y2/CLK1/GB00;5;X22Y5/CLK2;X22Y5/CLK2/GB00;5;X19Y6/CLK0;X19Y6/CLK0/GB00;5;X20Y5/CLK0;X20Y5/CLK0/GB00;5;X22Y12/CLK2;X22Y12/CLK2/GB00;5;X24Y8/CLK2;X24Y8/CLK2/GB00;5;X24Y12/CLK1;X24Y12/CLK1/GB00;5;X19Y13/GBO0;X19Y13/GBO0/GT00;5;X19Y13/CLK2;X19Y13/CLK2/GB00;5;X23Y2/CLK2;X23Y2/CLK2/GB00;5;X24Y5/CLK2;X24Y5/CLK2/GB00;5;X20Y6/CLK1;X20Y6/CLK1/GB00;5;X19Y10/CLK1;X19Y10/CLK1/GB00;5;X20Y4/CLK1;X20Y4/CLK1/GB00;5;X22Y12/CLK1;X22Y12/CLK1/GB00;5;X27Y13/GB00;X23Y13/GBO0/GT00;5;X25Y13/CLK1;X25Y13/CLK1/GB00;5;X21Y12/CLK1;X21Y12/CLK1/GB00;5;X18Y6/GB00;X19Y6/GBO0/GT00;5;X21Y6/CLK2;X21Y6/CLK2/GB00;5;X17Y5/CLK2;X17Y5/CLK2/GB00;5;X19Y2/CLK2;X19Y2/CLK2/GB00;5;X21Y2/CLK0;X21Y2/CLK0/GB00;5;X27Y7/CLK0;X27Y7/CLK0/GB00;5;X20Y3/CLK1;X20Y3/CLK1/GB00;5;X23Y2/CLK0;X23Y2/CLK0/GB00;5;X21Y1/CLK0;X21Y1/CLK0/GB00;5;X22Y1/CLK0;X22Y1/CLK0/GB00;5;X15Y7/GT00;X15Y1/GT00/SPINE8;5;X16Y5/GB00;X15Y5/GBO0/GT00;5;X17Y5/CLK0;X17Y5/CLK0/GB00;5;X19Y3/CLK0;X19Y3/CLK0/GB00;5;X19Y5/CLK1;X19Y5/CLK1/GB00;5;X21Y5/CLK0;X21Y5/CLK0/GB00;5;X26Y6/CLK1;X26Y6/CLK1/GB00;5;X18Y7/CLK0;X18Y7/CLK0/GB00;5;X24Y1/CLK1;X24Y1/CLK1/GB00;5;X22Y3/CLK1;X22Y3/CLK1/GB00;5;X19Y5/GB00;X19Y5/GBO0/GT00;5;X19Y5/CLK2;X19Y5/CLK2/GB00;5;X21Y3/CLK2;X21Y3/CLK2/GB00;5;X22Y2/CLK2;X22Y2/CLK2/GB00;5;X19Y2/CLK0;X19Y2/CLK0/GB00;5;X22Y5/CLK0;X22Y5/CLK0/GB00;5;X24Y7/CLK2;X24Y7/CLK2/GB00;5;X20Y7/CLK1;X20Y7/CLK1/GB00;5;X24Y1/CLK0;X24Y1/CLK0/GB00;5;X21Y1/CLK2;X21Y1/CLK2/GB00;5;X19Y4/CLK2;X19Y4/CLK2/GB00;5;X19Y3/CLK2;X19Y3/CLK2/GB00;5;X21Y2/GB00;X19Y2/GBO0/GT00;5;X18Y2/CLK0;X18Y2/CLK0/GB00;5;X18Y1/CLK1;X18Y1/CLK1/GB00;5;X25Y5/CLK2;X25Y5/CLK2/GB00;5;X20Y3/CLK2;X20Y3/CLK2/GB00;5;X26Y4/CLK0;X26Y4/CLK0/GB00;5;X26Y11/CLK0;X26Y11/CLK0/GB00;5;X22Y8/CLK2;X22Y8/CLK2/GB00;5;X30Y8/GB00;X31Y8/GBO0/GT00;5;X28Y8/CLK0;X28Y8/CLK0/GB00;5;X26Y14/GB00;X23Y14/GBO0/GT00;5;X22Y14/CLK0;X22Y14/CLK0/GB00;5;X23Y6/CLK1;X23Y6/CLK1/GB00;5;X26Y15/CLK0;X26Y15/CLK0/GB00;5;X21Y14/GB00;X19Y14/GBO0/GT00;5;X20Y14/CLK1;X20Y14/CLK1/GB00;5;X19Y1/GB00;X19Y1/GBO0/GT00;5;X20Y1/CLK1;X20Y1/CLK1/GB00;5;X24Y6/CLK0;X24Y6/CLK0/GB00;5;X31Y11/GB00;X31Y11/GBO0/GT00;5;X28Y11/CLK1;X28Y11/CLK1/GB00;5;X26Y11/GB00;X23Y11/GBO0/GT00;5;X22Y11/CLK1;X22Y11/CLK1/GB00;5;X22Y15/CLK2;X22Y15/CLK2/GB00;5;X23Y7/CLK0;X23Y7/CLK0/GB00;5;X24Y15/CLK0;X24Y15/CLK0/GB00;5;X18Y15/GB00;X19Y15/GBO0/GT00;5;X21Y15/CLK0;X21Y15/CLK0/GB00;5;X25Y6/CLK2;X25Y6/CLK2/GB00;5;X28Y10/GB00;X31Y10/GBO0/GT00;5;X30Y10/CLK2;X30Y10/CLK2/GB00;5;X18Y3/GB00;X19Y3/GBO0/GT00;5;X18Y3/CLK1;X18Y3/CLK1/GB00;5;X23Y10/CLK2;X23Y10/CLK2/GB00;5;X23Y10/GB00;X23Y10/GBO0/GT00;5;X27Y10/CLK1;X27Y10/CLK1/GB00;5;X23Y15/CLK0;X23Y15/CLK0/GB00;5;X23Y7/CLK1;X23Y7/CLK1/GB00;5;X25Y15/GB00;X23Y15/GBO0/GT00;5;X24Y15/CLK1;X24Y15/CLK1/GB00;5;X20Y12/CLK0;X20Y12/CLK0/GB00;5;X23Y6/GB00;X23Y6/GBO0/GT00;5;X25Y6/CLK0;X25Y6/CLK0/GB00;5;X35Y19/SPINE24;X28Y9/SPINE24/PCLKR1;5;X31Y26/GT00;X31Y19/GT00/SPINE24;5;X28Y12/GB00;X31Y12/GBO0/GT00;5;X28Y12/CLK2;X28Y12/CLK2/GB00;5;X21Y10/CLK0;X21Y10/CLK0/GB00;5;X24Y8/GB00;X23Y8/GBO0/GT00;5;X27Y8/CLK1;X27Y8/CLK1/GB00;5;X18Y8/GB00;X19Y8/GBO0/GT00;5;X19Y8/CLK1;X19Y8/CLK1/GB00;5;X23Y5/CLK1;X23Y5/CLK1/GB00;5;X19Y4/GB00;X19Y4/GBO0/GT00;5;X21Y4/CLK2;X21Y4/CLK2/GB00;5;X32Y7/GB00;X31Y7/GBO0/GT00;5;X30Y7/CLK1;X30Y7/CLK1/GB00;5;X27Y3/CLK0;X27Y3/CLK0/GB00;5;X26Y4/CLK2;X26Y4/CLK2/GB00;5;X24Y4/GB00;X23Y4/GBO0/GT00;5;X27Y4/CLK2;X27Y4/CLK2/GB00;5;X27Y3/CLK2;X27Y3/CLK2/GB00;5;X26Y3/CLK0;X26Y3/CLK0/GB00;5;X22Y5/GB00;X23Y5/GBO0/GT00;5;X26Y5/CLK1;X26Y5/CLK1/GB00;5;X26Y3/CLK1;X26Y3/CLK1/GB00;5;X26Y3/CLK2;X26Y3/CLK2/GB00;5;X23Y3/GB00;X23Y3/GBO0/GT00;5;X27Y3/CLK1;X27Y3/CLK1/GB00;5;X28Y3/CLK0;X28Y3/CLK0/GB00;5;X28Y3/CLK2;X28Y3/CLK2/GB00;5;X28Y1/CLK0;X28Y1/CLK0/GB00;5;X31Y1/CLK0;X31Y1/CLK0/GB00;5;X29Y1/CLK0;X29Y1/CLK0/GB00;5;X29Y1/CLK2;X29Y1/CLK2/GB00;5;X28Y4/CLK0;X28Y4/CLK0/GB00;5;X29Y4/CLK1;X29Y4/CLK1/GB00;5;X29Y4/CLK2;X29Y4/CLK2/GB00;5;X30Y4/CLK2;X30Y4/CLK2/GB00;5;X30Y4/CLK1;X30Y4/CLK1/GB00;5;X30Y3/CLK2;X30Y3/CLK2/GB00;5;X30Y3/CLK1;X30Y3/CLK1/GB00;5;X30Y2/CLK1;X30Y2/CLK1/GB00;5;X30Y2/CLK2;X30Y2/CLK2/GB00;5;X29Y1/CLK1;X29Y1/CLK1/GB00;5;X27Y1/CLK2;X27Y1/CLK2/GB00;5;X30Y1/CLK2;X30Y1/CLK2/GB00;5;X27Y2/CLK1;X27Y2/CLK1/GB00;5;X29Y2/CLK1;X29Y2/CLK1/GB00;5;X26Y1/CLK1;X26Y1/CLK1/GB00;5;X26Y1/CLK0;X26Y1/CLK0/GB00;5;X26Y2/CLK1;X26Y2/CLK1/GB00;5;X23Y2/GB00;X23Y2/GBO0/GT00;5;X27Y2/CLK2;X27Y2/CLK2/GB00;5;X24Y1/GB00;X23Y1/GBO0/GT00;5;X27Y1/CLK1;X27Y1/CLK1/GB00;5;X30Y3/GB00;X31Y3/GBO0/GT00;5;X29Y3/CLK2;X29Y3/CLK2/GB00;5;X33Y2/GB00;X31Y2/GBO0/GT00;5;X28Y2/CLK0;X28Y2/CLK0/GB00;5;X30Y1/CLK0;X30Y1/CLK0/GB00;5;X29Y1/GB00;X31Y1/GBO0/GT00;5;X30Y1/CLK1;X30Y1/CLK1/GB00;5;X23Y1/GT00;X23Y1/GT00/SPINE8;5;X25Y7/GB00;X23Y7/GBO0/GT00;5;X22Y7/CLK2;X22Y7/CLK2/GB00;5;X20Y11/CLK0;X20Y11/CLK0/GB00;5;X19Y11/CLK0;X19Y11/CLK0/GB00;5;X20Y10/GB00;X19Y10/GBO0/GT00;5;X20Y10/CLK0;X20Y10/CLK0/GB00;5;X19Y7/GT00;X19Y1/GT00/SPINE8;5;X19Y7/GB00;X19Y7/GBO0/GT00;5;X19Y7/CLK2;X19Y7/CLK2/GB00;5;X20Y11/CLK2;X20Y11/CLK2/GB00;5;X23Y19/GT00;X23Y19/GT00/SPINE16;5;X23Y12/GB00;X23Y12/GBO0/GT00;5;X23Y12/CLK1;X23Y12/CLK1/GB00;5;X20Y12/CLK1;X20Y12/CLK1/GB00;5;X14Y12/GB00;X15Y12/GBO0/GT00;5;X17Y12/CLK0;X17Y12/CLK0/GB00;5;X15Y12/GT00;X15Y19/GT00/SPINE16;5;X16Y11/GB00;X15Y11/GBO0/GT00;5;X17Y11/CLK2;X17Y11/CLK2/GB00;5;X19Y12/GB00;X19Y12/GBO0/GT00;5;X18Y12/CLK2;X18Y12/CLK2/GB00;5;X18Y11/CLK0;X18Y11/CLK0/GB00;5;X27Y9/SPINE16;X27Y9/SPINE16/PCLKR1;5;X19Y27/GT00;X19Y19/GT00/SPINE16;5;X21Y11/GB00;X19Y11/GBO0/GT00;5;X18Y11/CLK1;X18Y11/CLK1/GB00;5;X32Y6/GB00;X31Y6/GBO0/GT00;5;X30Y6/CLK0;X30Y6/CLK0/GB00;5;X30Y5/CLK2;X30Y5/CLK2/GB00;5;X30Y5/CLK1;X30Y5/CLK1/GB00;5;X31Y5/CLK1;X31Y5/CLK1/GB00;5;X33Y5/GB00;X31Y5/GBO0/GT00;5;X31Y5/CLK2;X31Y5/CLK2/GB00;5;X30Y4/CLK0;X30Y4/CLK0/GB00;5;X31Y4/CLK0;X31Y4/CLK0/GB00;5;X39Y1/SPINE0;X29Y9/SPINE0/PCLKR1;5;X31Y4/GT00;X31Y1/GT00/SPINE0;5;X29Y4/GB00;X31Y4/GBO0/GT00;5;X31Y4/CLK1;X31Y4/CLK1/GB00;5;X13Y4/GB00;X11Y4/GBO0/GT00;5;X12Y4/CLK0;X12Y4/CLK0/GB00;5;X23Y1/SPINE8;X26Y9/SPINE8/PCLKR1;5;X11Y0/GT00;X11Y1/GT00/SPINE8;5;X11Y1/GBO0;X11Y1/GBO0/GT00;5;X12Y1/CLK2;X12Y1/CLK2/GB00;5;X27Y9/PCLKR1;;5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/flash/text.v:4.11-4.14",
            "hdlname": "te clk"
          }
        }
      }
    }
  }
}
