module logical_tb;
reg a, b;
wire and_out, or_out, not_out;
logical dut(
.a(a),
.b(b),
.and_out(and_out),
.or_out(or_out),
.not_out(not_out)
);
initial begin
  $dumpfile("logical.vcd");
  $dumpvars(0, logical_tb);
  $monitor("time=%0t | a=%b b=%b | and_out=%b | or_out=%b | not_out=%b", $time, a, b, and_out, or_out, not_out);
   a = 0; b = 0; #10;
   a = 0; b = 1; #10;
   a = 1; b = 0; #10;
   a = 1; b = 1; #10;
   $finish;
end
end module
