{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "bluex_v_2_1_0",
    "component_reference": "xilinx.com:user:bluex:2.1",
    "ip_revision": "4",
    "gen_directory": "../../../../cpu_test.gen/sources_1/ip/bluex_v_2_1_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "bluex_v_2_1_0", "resolve_type": "user", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynq" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7z020" } ],
        "PACKAGE": [ { "value": "clg400" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Flow" } ],
        "IPREVISION": [ { "value": "4" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../cpu_test.gen/sources_1/ip/bluex_v_2_1_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "." } ],
        "SWVERSION": [ { "value": "2023.2" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "ROM_clk": [ { "direction": "out" } ],
        "ROM_en": [ { "direction": "out" } ],
        "ROM_rst": [ { "direction": "out" } ],
        "ROM_we": [ { "direction": "out" } ],
        "clk": [ { "direction": "in" } ],
        "current_addr": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "enable_CPU": [ { "direction": "in" } ],
        "isc": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "ram_addr": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "ram_clk": [ { "direction": "out" } ],
        "ram_en": [ { "direction": "out" } ],
        "ram_rd_data": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "ram_rst": [ { "direction": "out" } ],
        "ram_we": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "ram_wr_data": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "read_mem_out_inw": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "rst": [ { "direction": "in" } ],
        "rst_n": [ { "direction": "in" } ],
        "wr_en_i": [ { "direction": "in" } ],
        "wr_en_o": [ { "direction": "out" } ],
        "wr_en_t": [ { "direction": "in" } ],
        "write_mem_addr": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "write_mem_clk": [ { "direction": "out" } ],
        "write_mem_data": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "write_mem_en": [ { "direction": "out" } ],
        "write_mem_rst": [ { "direction": "out" } ],
        "write_mem_we": [ { "direction": "out" } ]
      },
      "interfaces": {
        "CLK.CLK": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_src": "constant", "usage": "all" } ],
            "PHASE": [ { "value": "0.0", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "clk" } ]
          }
        },
        "RST.RST_N": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "rst_n" } ]
          }
        },
        "RST.RST": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "constant", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "rst" } ]
          }
        },
        "CLK.WRITE_MEM_CLK": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "100000000", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_src": "constant", "usage": "all" } ],
            "PHASE": [ { "value": "0.0", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "write_mem_clk" } ]
          }
        },
        "RST.WRITE_MEM_RST": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "master",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "write_mem_rst" } ]
          }
        },
        "CLK.RAM_CLK": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "100000000", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_src": "constant", "usage": "all" } ],
            "PHASE": [ { "value": "0.0", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "ram_clk" } ]
          }
        },
        "RST.RAM_RST": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "master",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "ram_rst" } ]
          }
        },
        "CLK.ROM_CLK": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "100000000", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_src": "constant", "usage": "all" } ],
            "PHASE": [ { "value": "0.0", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "ROM_clk" } ]
          }
        },
        "RST.ROM_RST": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "master",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "ROM_rst" } ]
          }
        },
        "MEM_PORT": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "MASTER_TYPE": [ { "value": "", "value_src": "constant", "usage": "all" } ],
            "MEM_SIZE": [ { "value": "8192", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_WIDTH": [ { "value": "32", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ECC": [ { "value": "NONE", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_LATENCY": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "write_mem_rst" } ],
            "CLK": [ { "physical_name": "write_mem_clk" } ],
            "DIN": [ { "physical_name": "write_mem_data" } ],
            "EN": [ { "physical_name": "write_mem_en" } ],
            "DOUT": [ { "physical_name": "read_mem_out_inw" } ],
            "WE": [ { "physical_name": "write_mem_we" } ],
            "ADDR": [ { "physical_name": "write_mem_addr" } ]
          }
        },
        "REG_PORT": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "MASTER_TYPE": [ { "value": "", "value_src": "constant", "usage": "all" } ],
            "MEM_SIZE": [ { "value": "8192", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_WIDTH": [ { "value": "32", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ECC": [ { "value": "NONE", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_LATENCY": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "ram_rst" } ],
            "CLK": [ { "physical_name": "ram_clk" } ],
            "DIN": [ { "physical_name": "ram_wr_data" } ],
            "EN": [ { "physical_name": "ram_en" } ],
            "DOUT": [ { "physical_name": "ram_rd_data" } ],
            "WE": [ { "physical_name": "ram_we" } ],
            "ADDR": [ { "physical_name": "ram_addr" } ]
          }
        },
        "ROM_PORT": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "MASTER_TYPE": [ { "value": "", "value_src": "constant", "usage": "all" } ],
            "MEM_SIZE": [ { "value": "8192", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_WIDTH": [ { "value": "32", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ECC": [ { "value": "NONE", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_LATENCY": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "EN": [ { "physical_name": "ROM_en" } ],
            "RST": [ { "physical_name": "ROM_rst" } ],
            "DOUT": [ { "physical_name": "isc" } ],
            "CLK": [ { "physical_name": "ROM_clk" } ],
            "WE": [ { "physical_name": "ROM_we" } ],
            "ADDR": [ { "physical_name": "current_addr" } ]
          }
        },
        "GPIO": {
          "vlnv": "xilinx.com:interface:gpio:1.0",
          "abstraction_type": "xilinx.com:interface:gpio_rtl:1.0",
          "mode": "mirroredMaster",
          "port_maps": {
            "TRI_O": [ { "physical_name": "wr_en_i" } ],
            "TRI_T": [ { "physical_name": "wr_en_t" } ],
            "TRI_I": [ { "physical_name": "wr_en_o" } ]
          }
        }
      }
    }
  }
}