Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Sep 20 02:50:41 2019
| Host         : DESKTOP-3KH954F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              70 |           24 |
| No           | No                    | Yes                    |              11 |            3 |
| No           | Yes                   | No                     |               6 |            3 |
| Yes          | No                    | No                     |               4 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+------------------+--------------------+------------------+----------------+
|        Clock Signal       |   Enable Signal  |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+---------------------------+------------------+--------------------+------------------+----------------+
|  clk3/out[0]              |                  |                    |                1 |              1 |
|  clk4/out[0]              |                  |                    |                1 |              2 |
|  clk_IBUF_BUFG            | d/Col[3]_i_1_n_0 |                    |                3 |              4 |
|  clk_IBUF_BUFG            |                  | d/sclk[19]_i_1_n_0 |                3 |              6 |
|  fsm/E[0]                 |                  |                    |                2 |              7 |
|  debouncer/CLK            |                  | clr_IBUF           |                3 |             11 |
|  fsm/next_state           |                  |                    |                4 |             11 |
|  clk_gen_6M/inst/clk_out2 |                  |                    |                3 |             12 |
|  clk_gen_6M/inst/clk_out1 |                  |                    |                4 |             15 |
|  clk_IBUF_BUFG            |                  |                    |                9 |             22 |
+---------------------------+------------------+--------------------+------------------+----------------+


