###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Fri Mar 31 14:51:54 2023
#  Design:            miniMIPS_chip
#  Command:           time_design -post_route
###############################################################
Path 1: MET (4.260 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.773 (P)          0.000 (I)
          Arrival:=          5.773              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.773
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.313
            Slack:=          4.260
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_ack                                                  -      ram_ack  F     (arrival)       1  0.003   0.000    0.200  
  ram_ack                                                  -      -        -     (net)           1      -       -        -  
  IOPADS_INST/PAD_ram_ack_I/Y                              -      PAD->Y   F     ICP             6  0.003   0.378    0.578  
  ram_ack_I                                                -      -        -     (net)           6      -       -        -  
  minimips_core_instance/g2733/Q                           -      C->Q     F     OA21X0          3  0.101   0.221    0.800  
  minimips_core_instance/n_144                             -      -        -     (net)           3      -       -        -  
  minimips_core_instance/g2732/Q                           -      AN->Q    F     NO2I1X1         2  0.196   0.170    0.970  
  minimips_core_instance/n_147                             -      -        -     (net)           2      -       -        -  
  minimips_core_instance/g2678/Q                           -      B->Q     F     AO221X0         1  0.082   0.383    1.353  
  minimips_core_instance/U1_pf_n_936                       -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g7/Q       -      A->Q     F     OR2X1           1  0.137   0.160    1.513  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/n_0        -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D  -      D        F     DLLQX1          1  0.056   0.000    1.513  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP             3  0.003   0.373    5.373  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    F     BUX12          41  0.097   0.167    5.539  
  minimips_core_instance/CTS_389                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q     -      A->Q    F     BUX8           60  0.157   0.234    5.773  
  minimips_core_instance/CTS_388                            -      -       -     (net)          60      -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/GN  -      GN      F     DLLQX1         60  0.262   0.037    5.773  
#-------------------------------------------------------------------------------------------------------------------------
Path 2: MET (4.405 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.772 (P)          0.000 (I)
          Arrival:=          5.772              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.772
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.168
            Slack:=          4.405
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_ack                                                  -      ram_ack  R     (arrival)       1  0.003   0.000    0.200  
  ram_ack                                                  -      -        -     (net)           1      -       -        -  
  IOPADS_INST/PAD_ram_ack_I/Y                              -      PAD->Y   R     ICP             6  0.003   0.518    0.718  
  ram_ack_I                                                -      -        -     (net)           6      -       -        -  
  minimips_core_instance/g2733/Q                           -      C->Q     R     OA21X0          3  0.101   0.289    1.007  
  minimips_core_instance/n_144                             -      -        -     (net)           3      -       -        -  
  minimips_core_instance/g2732/Q                           -      AN->Q    R     NO2I1X1         2  0.322   0.150    1.157  
  minimips_core_instance/n_147                             -      -        -     (net)           2      -       -        -  
  minimips_core_instance/g2681/Q                           -      A->Q     R     OR2X1           1  0.121   0.110    1.267  
  minimips_core_instance/U2_ei_n_1260                      -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g7/Q       -      A->Q     R     OR2X1           1  0.066   0.101    1.368  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/n_0        -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/D  -      D        R     DLLQX1          1  0.061   0.000    1.368  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP             3  0.003   0.373    5.373  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    F     BUX12          41  0.097   0.167    5.539  
  minimips_core_instance/CTS_389                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q     -      A->Q    F     BUX8           60  0.157   0.233    5.772  
  minimips_core_instance/CTS_388                            -      -       -     (net)          60      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/GN  -      GN      F     DLLQX1         60  0.262   0.036    5.772  
#-------------------------------------------------------------------------------------------------------------------------
Path 3: MET (4.501 ns) Latch Borrowed Time Check with Pin minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.768 (P)          0.000 (I)
          Arrival:=          5.768              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.768
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.067
            Slack:=          4.501
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  ram_ack                                                   -      ram_ack  R     (arrival)       1  0.003   0.000    0.200  
  ram_ack                                                   -      -        -     (net)           1      -       -        -  
  IOPADS_INST/PAD_ram_ack_I/Y                               -      PAD->Y   R     ICP             6  0.003   0.518    0.718  
  ram_ack_I                                                 -      -        -     (net)           6      -       -        -  
  minimips_core_instance/g2733/Q                            -      C->Q     R     OA21X0          3  0.101   0.289    1.007  
  minimips_core_instance/n_144                              -      -        -     (net)           3      -       -        -  
  minimips_core_instance/g2682/Q                            -      B->Q     R     OR2X1           1  0.322   0.154    1.161  
  minimips_core_instance/U5_mem_n_2166                      -      -        -     (net)           1      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g7/Q       -      A->Q     R     OR2X1           1  0.073   0.106    1.267  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/n_0        -      -        -     (net)           1      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl_reg/D  -      D        R     DLLQX1          1  0.067   0.000    1.267  
#--------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                  -      PAD->Y  F     ICP             3  0.003   0.373    5.373  
  clock_I                                                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q      -      A->Q    F     BUX12          41  0.097   0.167    5.539  
  minimips_core_instance/CTS_389                             -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q      -      A->Q    F     BUX8           60  0.157   0.228    5.768  
  minimips_core_instance/CTS_388                             -      -       -     (net)          60      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl_reg/GN  -      GN      F     DLLQX1         60  0.261   0.032    5.768  
#--------------------------------------------------------------------------------------------------------------------------
Path 4: MET (4.766 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.769 (P)          0.000 (I)
          Arrival:=          5.769              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.769
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.803
            Slack:=          4.766
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_ack                                                  -      ram_ack  R     (arrival)       1  0.003   0.000    0.200  
  ram_ack                                                  -      -        -     (net)           1      -       -        -  
  IOPADS_INST/PAD_ram_ack_I/Y                              -      PAD->Y   R     ICP             6  0.003   0.517    0.718  
  ram_ack_I                                                -      -        -     (net)           6      -       -        -  
  minimips_core_instance/g2926/Q                           -      B->Q     F     ON21X1          1  0.101   0.074    0.791  
  minimips_core_instance/stop_all                          -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7405/Q                     -      A->Q     R     NA2X1           1  0.226   0.086    0.878  
  minimips_core_instance/U3_di_n_16983                     -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g7/Q       -      A->Q     R     OR2X1           1  0.214   0.126    1.003  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/n_0        -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl_reg/D  -      D        R     DLLQX1          1  0.070   0.000    1.003  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP             3  0.003   0.373    5.373  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    F     BUX12          41  0.097   0.167    5.539  
  minimips_core_instance/CTS_389                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q     -      A->Q    F     BUX8           60  0.157   0.230    5.769  
  minimips_core_instance/CTS_388                            -      -       -     (net)          60      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl_reg/GN  -      GN      F     DLLQX1         60  0.262   0.033    5.769  
#-------------------------------------------------------------------------------------------------------------------------
Path 5: MET (4.781 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.773 (P)          0.000 (I)
          Arrival:=          5.773              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.773
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.792
            Slack:=          4.781
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_ack                                                  -      ram_ack  R     (arrival)       1  0.003   0.000    0.200  
  ram_ack                                                  -      -        -     (net)           1      -       -        -  
  IOPADS_INST/PAD_ram_ack_I/Y                              -      PAD->Y   R     ICP             6  0.003   0.518    0.718  
  ram_ack_I                                                -      -        -     (net)           6      -       -        -  
  minimips_core_instance/g2680/Q                           -      A->Q     R     AO31X1          1  0.101   0.167    0.885  
  minimips_core_instance/U2_ei_n_1262                      -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g7/Q       -      A->Q     R     OR2X1           1  0.094   0.108    0.992  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/n_0        -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/D  -      D        R     DLLQX1          1  0.064   0.000    0.992  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP             3  0.003   0.373    5.373  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    F     BUX12          41  0.097   0.167    5.539  
  minimips_core_instance/CTS_389                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q     -      A->Q    F     BUX8           60  0.157   0.233    5.773  
  minimips_core_instance/CTS_388                            -      -       -     (net)          60      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/GN  -      GN      F     DLLQX1         60  0.262   0.037    5.773  
#-------------------------------------------------------------------------------------------------------------------------
Path 6: MET (9.311 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[16]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[16]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[16]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.930 (P)          0.000 (I)
          Arrival:=         10.930              0.000
 
            Setup:-          0.165
    Required Time:=         10.765
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.255
            Slack:=          9.311
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[16]                                     -      ram_data[16]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[16]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_16/Y                 -      PAD->Y        F     ICP             1  0.003   0.351    0.551  
  ram_data_IO[16]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2676/Q                   -      A->Q          F     AND2X1          3  1.858   0.489    1.040  
  minimips_core_instance/n_226                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2425/Q                   -      D->Q          R     AN22X1          1  0.134   0.242    1.282  
  minimips_core_instance/n_278                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2257/Q                   -      A->Q          F     NO2X1           1  0.441   0.173    1.455  
  minimips_core_instance/n_305                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[16]/D  -      D             F     DFRQX1          1  0.344   0.002    1.455  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   10.652  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.113   10.765  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.068   0.165   10.930  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[16]/C         -      C       R     DFRQX1         33  0.222   0.012   10.930  
#-----------------------------------------------------------------------------------------------------------------------
Path 7: MET (9.350 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[2]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[2]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.892 (P)          0.000 (I)
          Arrival:=         10.892              0.000
 
            Setup:-          0.153
    Required Time:=         10.739
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.190
            Slack:=          9.350
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[2]                                          -      ram_data[2]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[2]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_2/Y                      -      PAD->Y       F     ICP             1  0.003   0.356    0.556  
  ram_data_IO[2]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2661/Q                       -      A->Q         F     AND2X1          3  2.097   0.549    1.105  
  minimips_core_instance/n_527                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2508/Q                       -      A->Q         R     AN22X1          1  0.162   0.161    1.266  
  minimips_core_instance/n_528                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2340/Q                       -      A->Q         F     NO2X1           1  0.248   0.124    1.390  
  minimips_core_instance/n_537                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[2]/D  -      D            F     DFRQX1          1  0.288   0.001    1.390  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.174   0.212   10.892  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[2]/C    -      C       R     DFRQX1         97  0.290   0.058   10.892  
#----------------------------------------------------------------------------------------------------------------------
Path 8: MET (9.356 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[0]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[0]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[0]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.893 (P)          0.000 (I)
          Arrival:=         10.893              0.000
 
            Setup:-          0.150
    Required Time:=         10.743
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.187
            Slack:=          9.356
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[0]                                          -      ram_data[0]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[0]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_0/Y                      -      PAD->Y       F     ICP             1  0.003   0.361    0.561  
  ram_data_IO[0]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2655/Q                       -      A->Q         F     AND2X1          3  2.259   0.564    1.125  
  minimips_core_instance/n_533                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2491/Q                       -      A->Q         R     AN22X1          1  0.157   0.154    1.279  
  minimips_core_instance/n_534                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2323/Q                       -      A->Q         F     NO2X1           1  0.238   0.108    1.387  
  minimips_core_instance/n_539                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[0]/D  -      D            F     DFRQX1          1  0.270   0.001    1.387  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.174   0.213   10.893  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[0]/C    -      C       R     DFRQX1         97  0.290   0.059   10.893  
#----------------------------------------------------------------------------------------------------------------------
Path 9: MET (9.389 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[0]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[0]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[0]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.932 (P)          0.000 (I)
          Arrival:=         10.932              0.000
 
            Setup:-          0.158
    Required Time:=         10.774
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.185
            Slack:=          9.389
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[0]                                     -      ram_data[0]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[0]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_0/Y                 -      PAD->Y       F     ICP             1  0.003   0.361    0.561  
  ram_data_IO[0]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2655/Q                  -      A->Q         F     AND2X1          3  2.259   0.564    1.125  
  minimips_core_instance/n_533                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2420/Q                  -      D->Q         R     AN22X1          1  0.157   0.133    1.258  
  minimips_core_instance/n_542                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2252/Q                  -      A->Q         F     NO2X1           1  0.255   0.127    1.385  
  minimips_core_instance/n_551                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[0]/D  -      D            F     DFRQX1          1  0.298   0.001    1.385  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   10.652  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.113   10.765  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.068   0.167   10.932  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[0]/C          -      C       R     DFRQX1         33  0.223   0.014   10.932  
#-----------------------------------------------------------------------------------------------------------------------
Path 10: MET (9.392 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[3]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[3]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.900 (P)          0.000 (I)
          Arrival:=         10.900              0.000
 
            Setup:-          0.147
    Required Time:=         10.753
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.162
            Slack:=          9.392
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[3]                                          -      ram_data[3]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[3]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_3/Y                      -      PAD->Y       F     ICP             1  0.003   0.359    0.559  
  ram_data_IO[3]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2658/Q                       -      A->Q         F     AND2X1          3  2.030   0.520    1.079  
  minimips_core_instance/n_525                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2511/Q                       -      A->Q         R     AN22X1          1  0.141   0.184    1.263  
  minimips_core_instance/n_526                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2344/Q                       -      A->Q         F     NO2X1           1  0.283   0.099    1.362  
  minimips_core_instance/n_535                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[3]/D  -      D            F     DFRQX1          1  0.249   0.001    1.362  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.174   0.220   10.900  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[3]/C    -      C       R     DFRQX1         97  0.292   0.066   10.900  
#----------------------------------------------------------------------------------------------------------------------
Path 11: MET (9.408 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[2]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[2]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.934 (P)          0.000 (I)
          Arrival:=         10.934              0.000
 
            Setup:-          0.156
    Required Time:=         10.778
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.170
            Slack:=          9.408
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[2]                                     -      ram_data[2]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[2]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_2/Y                 -      PAD->Y       F     ICP             1  0.003   0.356    0.556  
  ram_data_IO[2]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2661/Q                  -      A->Q         F     AND2X1          3  2.097   0.549    1.105  
  minimips_core_instance/n_527                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2440/Q                  -      D->Q         R     AN22X1          1  0.162   0.141    1.246  
  minimips_core_instance/n_546                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2272/Q                  -      A->Q         F     NO2X1           1  0.268   0.124    1.370  
  minimips_core_instance/n_549                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[2]/D  -      D            F     DFRQX1          1  0.285   0.001    1.370  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   10.652  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.113   10.765  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.068   0.169   10.934  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[2]/C          -      C       R     DFRQX1         33  0.223   0.015   10.934  
#-----------------------------------------------------------------------------------------------------------------------
Path 12: MET (9.408 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[1]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[1]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[1]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.902 (P)          0.000 (I)
          Arrival:=         10.902              0.000
 
            Setup:-          0.147
    Required Time:=         10.754
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.146
            Slack:=          9.408
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[1]                                          -      ram_data[1]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[1]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_1/Y                      -      PAD->Y       F     ICP             1  0.003   0.360    0.560  
  ram_data_IO[1]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2672/Q                       -      A->Q         F     AND2X1          3  2.225   0.551    1.112  
  minimips_core_instance/n_531                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2497/Q                       -      A->Q         R     AN22X1          1  0.148   0.139    1.251  
  minimips_core_instance/n_532                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2330/Q                       -      A->Q         F     NO2X1           1  0.217   0.096    1.346  
  minimips_core_instance/n_538                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[1]/D  -      D            F     DFRQX1          1  0.251   0.001    1.346  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.174   0.221   10.902  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[1]/C    -      C       R     DFRQX1         97  0.292   0.067   10.902  
#----------------------------------------------------------------------------------------------------------------------
Path 13: MET (9.416 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[4]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[4]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.901 (P)          0.000 (I)
          Arrival:=         10.901              0.000
 
            Setup:-          0.149
    Required Time:=         10.752
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.135
            Slack:=          9.416
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[4]                                          -      ram_data[4]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[4]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_4/Y                      -      PAD->Y       F     ICP             1  0.003   0.361    0.561  
  ram_data_IO[4]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2657/Q                       -      A->Q         F     AND2X1          3  1.983   0.522    1.083  
  minimips_core_instance/n_523                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2512/Q                       -      A->Q         R     AN22X1          1  0.151   0.152    1.235  
  minimips_core_instance/n_524                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2345/Q                       -      A->Q         F     NO2X1           1  0.238   0.100    1.335  
  minimips_core_instance/n_536                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[4]/D  -      D            F     DFRQX1          1  0.260   0.001    1.335  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.174   0.220   10.901  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[4]/C    -      C       R     DFRQX1         97  0.292   0.066   10.901  
#----------------------------------------------------------------------------------------------------------------------
Path 14: MET (9.438 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[1]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[1]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[1]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.936 (P)          0.000 (I)
          Arrival:=         10.936              0.000
 
            Setup:-          0.154
    Required Time:=         10.783
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.144
            Slack:=          9.438
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[1]                                     -      ram_data[1]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[1]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_1/Y                 -      PAD->Y       F     ICP             1  0.003   0.360    0.560  
  ram_data_IO[1]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2672/Q                  -      A->Q         F     AND2X1          3  2.225   0.551    1.112  
  minimips_core_instance/n_531                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2429/Q                  -      D->Q         R     AN22X1          1  0.148   0.123    1.235  
  minimips_core_instance/n_545                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2261/Q                  -      A->Q         F     NO2X1           1  0.239   0.109    1.344  
  minimips_core_instance/n_550                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[1]/D  -      D            F     DFRQX1          1  0.269   0.001    1.344  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   10.652  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.113   10.765  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.068   0.171   10.936  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[1]/C          -      C       R     DFRQX1         33  0.223   0.018   10.936  
#-----------------------------------------------------------------------------------------------------------------------
Path 15: MET (9.483 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[3]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[3]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.937 (P)          0.000 (I)
          Arrival:=         10.937              0.000
 
            Setup:-          0.151
    Required Time:=         10.786
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.103
            Slack:=          9.483
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[3]                                     -      ram_data[3]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[3]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_3/Y                 -      PAD->Y       F     ICP             1  0.003   0.359    0.559  
  ram_data_IO[3]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2658/Q                  -      A->Q         F     AND2X1          3  2.030   0.520    1.079  
  minimips_core_instance/n_525                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2443/Q                  -      D->Q         R     AN22X1          1  0.141   0.128    1.206  
  minimips_core_instance/n_541                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2275/Q                  -      A->Q         F     NO2X1           1  0.252   0.097    1.303  
  minimips_core_instance/n_548                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[3]/D  -      D            F     DFRQX1          1  0.254   0.001    1.303  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   10.652  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.113   10.765  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.068   0.172   10.937  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[3]/C          -      C       R     DFRQX1         33  0.223   0.019   10.937  
#-----------------------------------------------------------------------------------------------------------------------
Path 16: MET (9.494 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[17]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[17]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[17]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.920 (P)          0.000 (I)
          Arrival:=         10.920              0.000
 
            Setup:-          0.117
    Required Time:=         10.802
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.108
            Slack:=          9.494
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[17]                                          -      ram_data[17]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[17]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_17/Y                      -      PAD->Y        F     ICP             1  0.003   0.362    0.562  
  ram_data_IO[17]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2675/Q                        -      A->Q          F     AND2X1          3  2.151   0.546    1.107  
  minimips_core_instance/n_228                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2493/Q                        -      A->Q          R     AN22X1          1  0.153   0.150    1.257  
  minimips_core_instance/n_229                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2327/Q                        -      A->Q          F     NO2X1           1  0.233   0.051    1.308  
  minimips_core_instance/n_249                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[17]/D  -      D             F     DFRQX1          1  0.068   0.000    1.308  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.680  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.174   0.239   10.920  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[17]/C   -      C       R     DFRQX1         94  0.324   0.104   10.920  
#----------------------------------------------------------------------------------------------------------------------
Path 17: MET (9.504 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[19]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[19]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[19]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.920 (P)          0.000 (I)
          Arrival:=         10.920              0.000
 
            Setup:-          0.119
    Required Time:=         10.801
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.098
            Slack:=          9.504
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[19]                                          -      ram_data[19]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[19]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_19/Y                      -      PAD->Y        F     ICP             1  0.003   0.357    0.557  
  ram_data_IO[19]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2673/Q                        -      A->Q          F     AND2X1          3  1.994   0.524    1.081  
  minimips_core_instance/n_222                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2496/Q                        -      A->Q          R     AN22X1          1  0.148   0.156    1.238  
  minimips_core_instance/n_223                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2329/Q                        -      A->Q          F     NO2X1           1  0.245   0.060    1.298  
  minimips_core_instance/n_234                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[19]/D  -      D             F     DFRQX1          1  0.076   0.000    1.298  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.174   0.239   10.920  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[19]/C   -      C       R     DFRQX1         94  0.324   0.104   10.920  
#----------------------------------------------------------------------------------------------------------------------
Path 18: MET (9.514 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[18]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[18]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[18]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.920 (P)          0.000 (I)
          Arrival:=         10.920              0.000
 
            Setup:-          0.118
    Required Time:=         10.802
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.087
            Slack:=          9.514
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[18]                                          -      ram_data[18]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[18]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_18/Y                      -      PAD->Y        F     ICP             1  0.003   0.356    0.556  
  ram_data_IO[18]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2674/Q                        -      A->Q          F     AND2X1          3  2.031   0.526    1.082  
  minimips_core_instance/n_224                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2495/Q                        -      A->Q          R     AN22X1          1  0.148   0.149    1.231  
  minimips_core_instance/n_225                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2328/Q                        -      A->Q          F     NO2X1           1  0.233   0.057    1.287  
  minimips_core_instance/n_248                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[18]/D  -      D             F     DFRQX1          1  0.072   0.000    1.287  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.174   0.239   10.920  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[18]/C   -      C       R     DFRQX1         94  0.324   0.104   10.920  
#----------------------------------------------------------------------------------------------------------------------
Path 19: MET (9.517 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[17]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[17]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[17]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.937 (P)          0.000 (I)
          Arrival:=         10.937              0.000
 
            Setup:-          0.124
    Required Time:=         10.813
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.095
            Slack:=          9.517
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[17]                                     -      ram_data[17]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[17]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_17/Y                 -      PAD->Y        F     ICP             1  0.003   0.362    0.561  
  ram_data_IO[17]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2675/Q                   -      A->Q          F     AND2X1          3  2.151   0.545    1.107  
  minimips_core_instance/n_228                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2426/Q                   -      D->Q          R     AN22X1          1  0.153   0.127    1.234  
  minimips_core_instance/n_277                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2258/Q                   -      A->Q          F     NO2X1           1  0.245   0.061    1.295  
  minimips_core_instance/n_304                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[17]/D  -      D             F     DFRQX1          1  0.078   0.000    1.295  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   10.652  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.113   10.765  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.068   0.172   10.937  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[17]/C         -      C       R     DFRQX1         33  0.223   0.019   10.937  
#-----------------------------------------------------------------------------------------------------------------------
Path 20: MET (9.527 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[5]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[5]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.915 (P)          0.000 (I)
          Arrival:=         10.915              0.000
 
            Setup:-          0.137
    Required Time:=         10.778
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.051
            Slack:=          9.527
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[5]                                          -      ram_data[5]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[5]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_5/Y                      -      PAD->Y       F     ICP             1  0.003   0.350    0.549  
  ram_data_IO[5]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2656/Q                       -      A->Q         F     AND2X1          3  1.834   0.505    1.055  
  minimips_core_instance/n_196                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2513/Q                       -      A->Q         R     AN22X1          1  0.155   0.143    1.198  
  minimips_core_instance/n_197                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2346/Q                       -      A->Q         F     NO2X1           1  0.221   0.053    1.251  
  minimips_core_instance/n_257                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[5]/D  -      D            F     DFRQX1          1  0.187   0.000    1.251  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.174   0.234   10.915  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[5]/C    -      C       R     DFRQX1         97  0.294   0.080   10.915  
#----------------------------------------------------------------------------------------------------------------------
Path 21: MET (9.527 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[20]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[20]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[20]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.920 (P)          0.000 (I)
          Arrival:=         10.920              0.000
 
            Setup:-          0.119
    Required Time:=         10.802
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.075
            Slack:=          9.527
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[20]                                          -      ram_data[20]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[20]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_20/Y                      -      PAD->Y        F     ICP             1  0.003   0.349    0.549  
  ram_data_IO[20]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2671/Q                        -      A->Q          F     AND2X1          3  1.870   0.518    1.067  
  minimips_core_instance/n_220                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2498/Q                        -      A->Q          R     AN22X1          1  0.164   0.147    1.214  
  minimips_core_instance/n_221                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2331/Q                        -      A->Q          F     NO2X1           1  0.225   0.061    1.275  
  minimips_core_instance/n_246                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[20]/D  -      D             F     DFRQX1          1  0.075   0.000    1.275  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.174   0.240   10.920  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[20]/C   -      C       R     DFRQX1         94  0.324   0.105   10.920  
#----------------------------------------------------------------------------------------------------------------------
Path 22: MET (9.533 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[6]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[6]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[6]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.913 (P)          0.000 (I)
          Arrival:=         10.913              0.000
 
            Setup:-          0.137
    Required Time:=         10.776
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.044
            Slack:=          9.533
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[6]                                          -      ram_data[6]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[6]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_6/Y                      -      PAD->Y       F     ICP             1  0.003   0.352    0.552  
  ram_data_IO[6]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2677/Q                       -      A->Q         F     AND2X1          3  1.801   0.490    1.042  
  minimips_core_instance/n_194                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2514/Q                       -      A->Q         R     AN22X1          1  0.143   0.149    1.190  
  minimips_core_instance/n_195                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2347/Q                       -      A->Q         F     NO2X1           1  0.234   0.053    1.244  
  minimips_core_instance/n_259                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[6]/D  -      D            F     DFRQX1          1  0.186   0.000    1.244  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.174   0.233   10.913  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[6]/C    -      C       R     DFRQX1         97  0.294   0.079   10.913  
#----------------------------------------------------------------------------------------------------------------------
Path 23: MET (9.533 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[4]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[4]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.941 (P)          0.000 (I)
          Arrival:=         10.941              0.000
 
            Setup:-          0.141
    Required Time:=         10.799
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.066
            Slack:=          9.533
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[4]                                     -      ram_data[4]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[4]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_4/Y                 -      PAD->Y       F     ICP             1  0.003   0.361    0.561  
  ram_data_IO[4]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2657/Q                  -      A->Q         F     AND2X1          3  1.983   0.522    1.083  
  minimips_core_instance/n_523                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2444/Q                  -      D->Q         R     AN22X1          1  0.151   0.128    1.211  
  minimips_core_instance/n_540                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2276/Q                  -      A->Q         F     NO2X1           1  0.248   0.055    1.266  
  minimips_core_instance/n_547                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[4]/D  -      D            F     DFRQX1          1  0.188   0.000    1.266  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   10.652  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.113   10.765  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.068   0.176   10.941  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[4]/C          -      C       R     DFRQX1         33  0.224   0.022   10.941  
#-----------------------------------------------------------------------------------------------------------------------
Path 24: MET (9.534 ns) Setup Check with Pin minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[0]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[0]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[0]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.918 (P)          0.000 (I)
          Arrival:=         10.917              0.000
 
            Setup:-          0.126
    Required Time:=         10.792
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.057
            Slack:=          9.534
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[0]                                            -      ram_data[0]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[0]                                            -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_0/Y                        -      PAD->Y       F     ICP             1  0.003   0.361    0.561  
  ram_data_IO[0]                                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2655/Q                         -      A->Q         F     AND2X1          3  2.259   0.564    1.125  
  minimips_core_instance/n_533                           -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2558/Q                         -      A->Q         F     AND2X1          1  0.157   0.132    1.257  
  minimips_core_instance/n_522                           -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[0]/D  -      D            F     DFRQX1          1  0.072   0.000    1.257  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.097   0.131   10.643  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q    R     AND2X4          1  0.160   0.124   10.767  
  minimips_core_instance/CTS_380                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_36/Q      -      A->Q    R     BUX8           32  0.084   0.150   10.917  
  minimips_core_instance/CTS_379                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[0]/C       -      C       R     DFRQX1         32  0.171   0.018   10.917  
#---------------------------------------------------------------------------------------------------------------------------
Path 25: MET (9.537 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[22]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[22]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[22]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.920 (P)          0.000 (I)
          Arrival:=         10.920              0.000
 
            Setup:-          0.120
    Required Time:=         10.800
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.063
            Slack:=          9.537
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[22]                                          -      ram_data[22]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[22]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_22/Y                      -      PAD->Y        F     ICP             1  0.003   0.345    0.544  
  ram_data_IO[22]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2669/Q                        -      A->Q          F     AND2X1          3  1.655   0.487    1.031  
  minimips_core_instance/n_216                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2500/Q                        -      A->Q          R     AN22X1          1  0.163   0.161    1.192  
  minimips_core_instance/n_217                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2333/Q                        -      A->Q          F     NO2X1           1  0.248   0.071    1.263  
  minimips_core_instance/n_244                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[22]/D  -      D             F     DFRQX1          1  0.087   0.000    1.263  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.174   0.240   10.920  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[22]/C   -      C       R     DFRQX1         94  0.324   0.105   10.920  
#----------------------------------------------------------------------------------------------------------------------
Path 26: MET (9.539 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[19]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[19]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[19]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.937 (P)          0.000 (I)
          Arrival:=         10.937              0.000
 
            Setup:-          0.124
    Required Time:=         10.813
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.073
            Slack:=          9.539
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[19]                                     -      ram_data[19]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[19]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_19/Y                 -      PAD->Y        F     ICP             1  0.003   0.357    0.557  
  ram_data_IO[19]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2673/Q                   -      A->Q          F     AND2X1          3  1.994   0.524    1.081  
  minimips_core_instance/n_222                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2428/Q                   -      D->Q          R     AN22X1          1  0.148   0.133    1.214  
  minimips_core_instance/n_275                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2260/Q                   -      A->Q          F     NO2X1           1  0.259   0.059    1.273  
  minimips_core_instance/n_296                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[19]/D  -      D             F     DFRQX1          1  0.078   0.000    1.273  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   10.652  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.113   10.765  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.068   0.172   10.937  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[19]/C         -      C       R     DFRQX1         33  0.223   0.019   10.937  
#-----------------------------------------------------------------------------------------------------------------------
Path 27: MET (9.541 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[21]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[21]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[21]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.920 (P)          0.000 (I)
          Arrival:=         10.920              0.000
 
            Setup:-          0.120
    Required Time:=         10.801
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.060
            Slack:=          9.541
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[21]                                          -      ram_data[21]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[21]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_21/Y                      -      PAD->Y        F     ICP             1  0.003   0.344    0.543  
  ram_data_IO[21]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2670/Q                        -      A->Q          F     AND2X1          3  1.690   0.489    1.033  
  minimips_core_instance/n_218                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2499/Q                        -      A->Q          R     AN22X1          1  0.161   0.163    1.195  
  minimips_core_instance/n_219                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2332/Q                        -      A->Q          F     NO2X1           1  0.251   0.064    1.260  
  minimips_core_instance/n_245                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[21]/D  -      D             F     DFRQX1          1  0.082   0.000    1.260  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.174   0.240   10.920  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[21]/C   -      C       R     DFRQX1         94  0.324   0.105   10.920  
#----------------------------------------------------------------------------------------------------------------------
Path 28: MET (9.547 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[16]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[16]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[16]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.918 (P)          0.000 (I)
          Arrival:=         10.918              0.000
 
            Setup:-          0.137
    Required Time:=         10.781
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.034
            Slack:=          9.547
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[16]                                          -      ram_data[16]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[16]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_16/Y                      -      PAD->Y        F     ICP             1  0.003   0.351    0.551  
  ram_data_IO[16]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2676/Q                        -      A->Q          F     AND2X1          3  1.858   0.489    1.040  
  minimips_core_instance/n_226                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2494/Q                        -      A->Q          R     AN22X1          1  0.134   0.143    1.183  
  minimips_core_instance/n_227                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2326/Q                        -      A->Q          F     NO2X1           1  0.228   0.051    1.234  
  minimips_core_instance/n_250                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[16]/D  -      D             F     DFRQX1          1  0.182   0.000    1.234  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.174   0.237   10.918  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[16]/C   -      C       R     DFRQX1         97  0.294   0.083   10.918  
#----------------------------------------------------------------------------------------------------------------------
Path 29: MET (9.548 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[7]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[7]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.913 (P)          0.000 (I)
          Arrival:=         10.913              0.000
 
            Setup:-          0.138
    Required Time:=         10.775
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.027
            Slack:=          9.548
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[7]                                          -      ram_data[7]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[7]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_7/Y                      -      PAD->Y       F     ICP             1  0.003   0.350    0.550  
  ram_data_IO[7]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2978/Q                       -      A->Q         F     AND2X1          3  1.709   0.480    1.030  
  minimips_core_instance/n_182                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2976/Q                       -      A->Q         R     AN22X1          1  0.147   0.139    1.170  
  minimips_core_instance/n_183                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2966/Q                       -      A->Q         F     NO2X1           1  0.218   0.058    1.227  
  minimips_core_instance/n_258                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[7]/D  -      D            F     DFRQX1          1  0.195   0.000    1.227  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.174   0.233   10.913  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[7]/C    -      C       R     DFRQX1         97  0.294   0.079   10.913  
#----------------------------------------------------------------------------------------------------------------------
Path 30: MET (9.548 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[18]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[18]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[18]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.937 (P)          0.000 (I)
          Arrival:=         10.937              0.000
 
            Setup:-          0.124
    Required Time:=         10.813
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.064
            Slack:=          9.548
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[18]                                     -      ram_data[18]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[18]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_18/Y                 -      PAD->Y        F     ICP             1  0.003   0.356    0.556  
  ram_data_IO[18]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2674/Q                   -      A->Q          F     AND2X1          3  2.031   0.526    1.082  
  minimips_core_instance/n_224                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2427/Q                   -      D->Q          R     AN22X1          1  0.148   0.122    1.204  
  minimips_core_instance/n_276                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2259/Q                   -      A->Q          F     NO2X1           1  0.236   0.060    1.264  
  minimips_core_instance/n_303                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[18]/D  -      D             F     DFRQX1          1  0.076   0.000    1.264  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   10.652  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.113   10.765  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.068   0.172   10.937  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[18]/C         -      C       R     DFRQX1         33  0.223   0.018   10.937  
#-----------------------------------------------------------------------------------------------------------------------
Path 31: MET (9.549 ns) Setup Check with Pin minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[1]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[1]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[1]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.918 (P)          0.000 (I)
          Arrival:=         10.918              0.000
 
            Setup:-          0.126
    Required Time:=         10.792
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.043
            Slack:=          9.549
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[1]                                            -      ram_data[1]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[1]                                            -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_1/Y                        -      PAD->Y       F     ICP             1  0.003   0.360    0.560  
  ram_data_IO[1]                                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2672/Q                         -      A->Q         F     AND2X1          3  2.225   0.551    1.111  
  minimips_core_instance/n_531                           -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2566/Q                         -      A->Q         F     AND2X1          1  0.148   0.131    1.243  
  minimips_core_instance/n_521                           -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[1]/D  -      D            F     DFRQX1          1  0.073   0.000    1.243  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.097   0.131   10.643  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q    R     AND2X4          1  0.160   0.124   10.767  
  minimips_core_instance/CTS_380                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_36/Q      -      A->Q    R     BUX8           32  0.084   0.151   10.918  
  minimips_core_instance/CTS_379                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[1]/C       -      C       R     DFRQX1         32  0.171   0.019   10.918  
#---------------------------------------------------------------------------------------------------------------------------
Path 32: MET (9.551 ns) Setup Check with Pin minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[2]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[2]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.918 (P)          0.000 (I)
          Arrival:=         10.918              0.000
 
            Setup:-          0.126
    Required Time:=         10.792
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.040
            Slack:=          9.551
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[2]                                            -      ram_data[2]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[2]                                            -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_2/Y                        -      PAD->Y       F     ICP             1  0.003   0.356    0.556  
  ram_data_IO[2]                                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2661/Q                         -      A->Q         F     AND2X1          3  2.097   0.549    1.105  
  minimips_core_instance/n_527                           -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2575/Q                         -      A->Q         F     AND2X1          1  0.162   0.136    1.240  
  minimips_core_instance/n_519                           -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[2]/D  -      D            F     DFRQX1          1  0.074   0.000    1.240  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.097   0.131   10.643  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q    R     AND2X4          1  0.160   0.124   10.767  
  minimips_core_instance/CTS_380                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_36/Q      -      A->Q    R     BUX8           32  0.084   0.151   10.918  
  minimips_core_instance/CTS_379                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[2]/C       -      C       R     DFRQX1         32  0.171   0.019   10.918  
#---------------------------------------------------------------------------------------------------------------------------
Path 33: MET (9.552 ns) Setup Check with Pin minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[17]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[17]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[17]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.917 (P)          0.000 (I)
          Arrival:=         10.917              0.000
 
            Setup:-          0.126
    Required Time:=         10.791
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.038
            Slack:=          9.552
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  ram_data[17]                                            -      ram_data[17]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[17]                                            -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_17/Y                        -      PAD->Y        F     ICP             1  0.003   0.362    0.562  
  ram_data_IO[17]                                         -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2675/Q                          -      A->Q          F     AND2X1          3  2.151   0.545    1.107  
  minimips_core_instance/n_228                            -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2587/Q                          -      A->Q          F     AND2X1          1  0.153   0.131    1.238  
  minimips_core_instance/n_155                            -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[17]/D  -      D             F     DFRQX1          1  0.072   0.000    1.238  
#-----------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.097   0.131   10.643  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q    R     AND2X4          1  0.160   0.124   10.767  
  minimips_core_instance/CTS_380                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_36/Q      -      A->Q    R     BUX8           32  0.084   0.149   10.917  
  minimips_core_instance/CTS_379                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[17]/C      -      C       R     DFRQX1         32  0.170   0.017   10.917  
#---------------------------------------------------------------------------------------------------------------------------
Path 34: MET (9.555 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[5]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[5]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.941 (P)          0.000 (I)
          Arrival:=         10.941              0.000
 
            Setup:-          0.141
    Required Time:=         10.800
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.045
            Slack:=          9.555
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[5]                                     -      ram_data[5]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[5]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_5/Y                 -      PAD->Y       F     ICP             1  0.003   0.350    0.549  
  ram_data_IO[5]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2656/Q                  -      A->Q         F     AND2X1          3  1.834   0.505    1.054  
  minimips_core_instance/n_196                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2445/Q                  -      D->Q         R     AN22X1          1  0.155   0.136    1.190  
  minimips_core_instance/n_262                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2277/Q                  -      A->Q         F     NO2X1           1  0.261   0.055    1.245  
  minimips_core_instance/n_300                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[5]/D  -      D            F     DFRQX1          1  0.187   0.000    1.245  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   10.652  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.113   10.765  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.068   0.176   10.941  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[5]/C          -      C       R     DFRQX1         33  0.224   0.022   10.941  
#-----------------------------------------------------------------------------------------------------------------------
Path 35: MET (9.555 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[20]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[20]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[20]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.937 (P)          0.000 (I)
          Arrival:=         10.937              0.000
 
            Setup:-          0.124
    Required Time:=         10.813
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.059
            Slack:=          9.555
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[20]                                     -      ram_data[20]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[20]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_20/Y                 -      PAD->Y        F     ICP             1  0.003   0.349    0.549  
  ram_data_IO[20]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2671/Q                   -      A->Q          F     AND2X1          3  1.870   0.518    1.067  
  minimips_core_instance/n_220                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2430/Q                   -      D->Q          R     AN22X1          1  0.164   0.135    1.202  
  minimips_core_instance/n_274                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2262/Q                   -      A->Q          F     NO2X1           1  0.255   0.057    1.259  
  minimips_core_instance/n_291                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[20]/D  -      D             F     DFRQX1          1  0.075   0.000    1.259  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   10.652  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.113   10.765  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.068   0.172   10.937  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[20]/C         -      C       R     DFRQX1         33  0.223   0.019   10.937  
#-----------------------------------------------------------------------------------------------------------------------
Path 36: MET (9.562 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[6]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[6]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[6]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.941 (P)          0.000 (I)
          Arrival:=         10.941              0.000
 
            Setup:-          0.141
    Required Time:=         10.800
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.038
            Slack:=          9.562
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[6]                                     -      ram_data[6]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[6]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_6/Y                 -      PAD->Y       F     ICP             1  0.003   0.352    0.552  
  ram_data_IO[6]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2677/Q                  -      A->Q         F     AND2X1          3  1.801   0.490    1.042  
  minimips_core_instance/n_194                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2446/Q                  -      D->Q         R     AN22X1          1  0.143   0.139    1.180  
  minimips_core_instance/n_261                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2278/Q                  -      A->Q         F     NO2X1           1  0.274   0.058    1.238  
  minimips_core_instance/n_299                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[6]/D  -      D            F     DFRQX1          1  0.190   0.000    1.238  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   10.652  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.113   10.765  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.068   0.176   10.941  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[6]/C          -      C       R     DFRQX1         33  0.224   0.023   10.941  
#-----------------------------------------------------------------------------------------------------------------------
Path 37: MET (9.562 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[31]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[31]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[31]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.921 (P)          0.000 (I)
          Arrival:=         10.921              0.000
 
            Setup:-          0.122
    Required Time:=         10.799
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.036
            Slack:=          9.562
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[31]                                          -      ram_data[31]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[31]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_31/Y                      -      PAD->Y        F     ICP             1  0.003   0.343    0.543  
  ram_data_IO[31]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2659/Q                        -      A->Q          F     AND2X1          3  1.651   0.469    1.011  
  minimips_core_instance/n_198                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2510/Q                        -      A->Q          R     AN22X1          1  0.140   0.141    1.152  
  minimips_core_instance/n_199                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2343/Q                        -      A->Q          F     NO2X1           1  0.223   0.084    1.236  
  minimips_core_instance/n_235                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[31]/D  -      D             F     DFRQX1          1  0.098   0.000    1.236  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.174   0.241   10.921  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[31]/C   -      C       R     DFRQX1         94  0.324   0.105   10.921  
#----------------------------------------------------------------------------------------------------------------------
Path 38: MET (9.563 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[15]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[15]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[15]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.918 (P)          0.000 (I)
          Arrival:=         10.918              0.000
 
            Setup:-          0.137
    Required Time:=         10.781
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.019
            Slack:=          9.563
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[15]                                          -      ram_data[15]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[15]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_15/Y                      -      PAD->Y        F     ICP             1  0.003   0.347    0.547  
  ram_data_IO[15]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2980/Q                        -      A->Q          F     AND2X1          3  1.764   0.476    1.023  
  minimips_core_instance/n_184                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2975/Q                        -      A->Q          R     AN22X1          1  0.134   0.144    1.168  
  minimips_core_instance/n_185                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2968/Q                        -      A->Q          F     NO2X1           1  0.230   0.051    1.219  
  minimips_core_instance/n_251                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[15]/D  -      D             F     DFRQX1          1  0.182   0.000    1.219  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.174   0.237   10.918  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[15]/C   -      C       R     DFRQX1         97  0.294   0.083   10.918  
#----------------------------------------------------------------------------------------------------------------------
Path 39: MET (9.564 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[8]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[8]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[8]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.912 (P)          0.000 (I)
          Arrival:=         10.912              0.000
 
            Setup:-          0.140
    Required Time:=         10.772
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.008
            Slack:=          9.564
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[8]                                          -      ram_data[8]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[8]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_8/Y                      -      PAD->Y       F     ICP             1  0.003   0.342    0.542  
  ram_data_IO[8]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2984/Q                       -      A->Q         F     AND2X1          3  1.598   0.463    1.005  
  minimips_core_instance/n_188                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2973/Q                       -      A->Q         R     AN22X1          1  0.143   0.138    1.144  
  minimips_core_instance/n_189                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2967/Q                       -      A->Q         F     NO2X1           1  0.218   0.064    1.208  
  minimips_core_instance/n_253                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[8]/D  -      D            F     DFRQX1          1  0.205   0.000    1.208  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.174   0.231   10.912  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[8]/C    -      C       R     DFRQX1         97  0.294   0.077   10.912  
#----------------------------------------------------------------------------------------------------------------------
Path 40: MET (9.567 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[7]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[7]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.942 (P)          0.000 (I)
          Arrival:=         10.942              0.000
 
            Setup:-          0.142
    Required Time:=         10.800
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.033
            Slack:=          9.567
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[7]                                     -      ram_data[7]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[7]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_7/Y                 -      PAD->Y       F     ICP             1  0.003   0.350    0.550  
  ram_data_IO[7]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2978/Q                  -      A->Q         F     AND2X1          3  1.709   0.480    1.030  
  minimips_core_instance/n_182                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2417/Q                  -      D->Q         R     AN22X1          1  0.147   0.143    1.173  
  minimips_core_instance/n_285                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2249/Q                  -      A->Q         F     NO2X1           1  0.281   0.059    1.233  
  minimips_core_instance/n_312                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[7]/D  -      D            F     DFRQX1          1  0.192   0.000    1.233  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   10.652  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.113   10.765  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.068   0.177   10.942  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[7]/C          -      C       R     DFRQX1         33  0.224   0.023   10.942  
#-----------------------------------------------------------------------------------------------------------------------
Path 41: MET (9.574 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[23]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[23]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[23]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.920 (P)          0.000 (I)
          Arrival:=         10.920              0.000
 
            Setup:-          0.119
    Required Time:=         10.801
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.027
            Slack:=          9.574
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[23]                                          -      ram_data[23]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[23]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_23/Y                      -      PAD->Y        F     ICP             1  0.003   0.343    0.543  
  ram_data_IO[23]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2668/Q                        -      A->Q          F     AND2X1          3  1.596   0.472    1.015  
  minimips_core_instance/n_214                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2501/Q                        -      A->Q          R     AN22X1          1  0.156   0.148    1.163  
  minimips_core_instance/n_215                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2334/Q                        -      A->Q          F     NO2X1           1  0.229   0.064    1.227  
  minimips_core_instance/n_243                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[23]/D  -      D             F     DFRQX1          1  0.077   0.000    1.227  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.174   0.240   10.920  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[23]/C   -      C       R     DFRQX1         94  0.324   0.104   10.920  
#----------------------------------------------------------------------------------------------------------------------
Path 42: MET (9.578 ns) Setup Check with Pin minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[4]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[4]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.918 (P)          0.000 (I)
          Arrival:=         10.918              0.000
 
            Setup:-          0.126
    Required Time:=         10.792
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.014
            Slack:=          9.578
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[4]                                            -      ram_data[4]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[4]                                            -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_4/Y                        -      PAD->Y       F     ICP             1  0.003   0.361    0.561  
  ram_data_IO[4]                                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2657/Q                         -      A->Q         F     AND2X1          3  1.983   0.522    1.082  
  minimips_core_instance/n_523                           -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2578/Q                         -      A->Q         F     AND2X1          1  0.151   0.132    1.214  
  minimips_core_instance/n_517                           -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[4]/D  -      D            F     DFRQX1          1  0.073   0.000    1.214  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.097   0.131   10.643  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q    R     AND2X4          1  0.160   0.124   10.767  
  minimips_core_instance/CTS_380                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_36/Q      -      A->Q    R     BUX8           32  0.084   0.151   10.918  
  minimips_core_instance/CTS_379                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[4]/C       -      C       R     DFRQX1         32  0.171   0.019   10.918  
#---------------------------------------------------------------------------------------------------------------------------
Path 43: MET (9.579 ns) Setup Check with Pin minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[19]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[19]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[19]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.917 (P)          0.000 (I)
          Arrival:=         10.917              0.000
 
            Setup:-          0.126
    Required Time:=         10.791
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.012
            Slack:=          9.579
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  ram_data[19]                                            -      ram_data[19]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[19]                                            -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_19/Y                        -      PAD->Y        F     ICP             1  0.003   0.357    0.557  
  ram_data_IO[19]                                         -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2673/Q                          -      A->Q          F     AND2X1          3  1.994   0.524    1.081  
  minimips_core_instance/n_222                            -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2565/Q                          -      A->Q          F     AND2X1          1  0.148   0.131    1.212  
  minimips_core_instance/n_173                            -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[19]/D  -      D             F     DFRQX1          1  0.072   0.000    1.212  
#-----------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.097   0.131   10.643  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q    R     AND2X4          1  0.160   0.124   10.767  
  minimips_core_instance/CTS_380                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_36/Q      -      A->Q    R     BUX8           32  0.084   0.149   10.917  
  minimips_core_instance/CTS_379                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[19]/C      -      C       R     DFRQX1         32  0.170   0.017   10.917  
#---------------------------------------------------------------------------------------------------------------------------
Path 44: MET (9.579 ns) Setup Check with Pin minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[18]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[18]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[18]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.917 (P)          0.000 (I)
          Arrival:=         10.917              0.000
 
            Setup:-          0.126
    Required Time:=         10.791
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.012
            Slack:=          9.579
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  ram_data[18]                                            -      ram_data[18]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[18]                                            -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_18/Y                        -      PAD->Y        F     ICP             1  0.003   0.356    0.556  
  ram_data_IO[18]                                         -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2674/Q                          -      A->Q          F     AND2X1          3  2.031   0.526    1.082  
  minimips_core_instance/n_224                            -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2564/Q                          -      A->Q          F     AND2X1          1  0.148   0.130    1.212  
  minimips_core_instance/n_174                            -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[18]/D  -      D             F     DFRQX1          1  0.071   0.000    1.212  
#-----------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.097   0.131   10.643  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q    R     AND2X4          1  0.160   0.124   10.767  
  minimips_core_instance/CTS_380                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_36/Q      -      A->Q    R     BUX8           32  0.084   0.149   10.917  
  minimips_core_instance/CTS_379                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[18]/C      -      C       R     DFRQX1         32  0.170   0.017   10.917  
#---------------------------------------------------------------------------------------------------------------------------
Path 45: MET (9.579 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[30]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[30]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.922 (P)          0.000 (I)
          Arrival:=         10.922              0.000
 
            Setup:-          0.123
    Required Time:=         10.799
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.020
            Slack:=          9.579
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[30]                                          -      ram_data[30]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[30]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_30/Y                      -      PAD->Y        F     ICP             1  0.003   0.341    0.541  
  ram_data_IO[30]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2660/Q                        -      A->Q          F     AND2X1          3  1.546   0.449    0.990  
  minimips_core_instance/n_200                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2509/Q                        -      A->Q          R     AN22X1          1  0.137   0.144    1.133  
  minimips_core_instance/n_201                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2342/Q                        -      A->Q          F     NO2X1           1  0.228   0.087    1.220  
  minimips_core_instance/n_238                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[30]/D  -      D             F     DFRQX1          1  0.101   0.001    1.220  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.680  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.174   0.241   10.922  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[30]/C   -      C       R     DFRQX1         94  0.324   0.106   10.922  
#----------------------------------------------------------------------------------------------------------------------
Path 46: MET (9.579 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[14]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[14]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[14]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.918 (P)          0.000 (I)
          Arrival:=         10.918              0.000
 
            Setup:-          0.137
    Required Time:=         10.781
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.002
            Slack:=          9.579
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[14]                                          -      ram_data[14]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[14]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_14/Y                      -      PAD->Y        F     ICP             1  0.003   0.345    0.545  
  ram_data_IO[14]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2983/Q                        -      A->Q          F     AND2X1          3  1.672   0.460    1.005  
  minimips_core_instance/n_190                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2972/Q                        -      A->Q          R     AN22X1          1  0.130   0.146    1.151  
  minimips_core_instance/n_191                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2963/Q                        -      A->Q          F     NO2X1           1  0.234   0.051    1.202  
  minimips_core_instance/n_255                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[14]/D  -      D             F     DFRQX1          1  0.183   0.000    1.202  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.174   0.237   10.918  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[14]/C   -      C       R     DFRQX1         97  0.294   0.083   10.918  
#----------------------------------------------------------------------------------------------------------------------
Path 47: MET (9.582 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[13]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[13]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[13]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.918 (P)          0.000 (I)
          Arrival:=         10.918              0.000
 
            Setup:-          0.138
    Required Time:=         10.780
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.998
            Slack:=          9.582
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[13]                                          -      ram_data[13]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[13]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_13/Y                      -      PAD->Y        F     ICP             1  0.003   0.342    0.542  
  ram_data_IO[13]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2954/Q                        -      A->Q          F     AND2X1          3  1.595   0.456    0.997  
  minimips_core_instance/n_230                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2492/Q                        -      A->Q          R     AN22X1          1  0.137   0.146    1.143  
  minimips_core_instance/n_231                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2325/Q                        -      A->Q          F     NO2X1           1  0.231   0.055    1.198  
  minimips_core_instance/n_239                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[13]/D  -      D             F     DFRQX1          1  0.189   0.000    1.198  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.174   0.237   10.918  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[13]/C   -      C       R     DFRQX1         97  0.294   0.083   10.918  
#----------------------------------------------------------------------------------------------------------------------
Path 48: MET (9.582 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[9]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[9]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[9]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.912 (P)          0.000 (I)
          Arrival:=         10.912              0.000
 
            Setup:-          0.140
    Required Time:=         10.772
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.990
            Slack:=          9.582
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[9]                                          -      ram_data[9]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[9]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_9/Y                      -      PAD->Y       F     ICP             1  0.003   0.339    0.539  
  ram_data_IO[9]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2979/Q                       -      A->Q         F     AND2X1          3  1.549   0.438    0.977  
  minimips_core_instance/n_186                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2974/Q                       -      A->Q         R     AN22X1          1  0.125   0.149    1.126  
  minimips_core_instance/n_187                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2964/Q                       -      A->Q         F     NO2X1           1  0.240   0.064    1.190  
  minimips_core_instance/n_254                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[9]/D  -      D            F     DFRQX1          1  0.202   0.000    1.190  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.174   0.231   10.912  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[9]/C    -      C       R     DFRQX1         97  0.294   0.077   10.912  
#----------------------------------------------------------------------------------------------------------------------
Path 49: MET (9.583 ns) Setup Check with Pin minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[3]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[3]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.918 (P)          0.000 (I)
          Arrival:=         10.918              0.000
 
            Setup:-          0.126
    Required Time:=         10.792
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.009
            Slack:=          9.583
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[3]                                            -      ram_data[3]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[3]                                            -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_3/Y                        -      PAD->Y       F     ICP             1  0.003   0.359    0.559  
  ram_data_IO[3]                                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2658/Q                         -      A->Q         F     AND2X1          3  2.030   0.519    1.078  
  minimips_core_instance/n_525                           -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2577/Q                         -      A->Q         F     AND2X1          1  0.141   0.131    1.209  
  minimips_core_instance/n_518                           -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[3]/D  -      D            F     DFRQX1          1  0.074   0.000    1.209  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.097   0.131   10.643  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q    R     AND2X4          1  0.160   0.124   10.767  
  minimips_core_instance/CTS_380                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_36/Q      -      A->Q    R     BUX8           32  0.084   0.151   10.918  
  minimips_core_instance/CTS_379                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[3]/C       -      C       R     DFRQX1         32  0.171   0.019   10.918  
#---------------------------------------------------------------------------------------------------------------------------
Path 50: MET (9.583 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[22]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[22]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[22]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.937 (P)          0.000 (I)
          Arrival:=         10.937              0.000
 
            Setup:-          0.124
    Required Time:=         10.813
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.031
            Slack:=          9.583
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[22]                                     -      ram_data[22]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[22]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_22/Y                 -      PAD->Y        F     ICP             1  0.003   0.345    0.544  
  ram_data_IO[22]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2669/Q                   -      A->Q          F     AND2X1          3  1.655   0.486    1.031  
  minimips_core_instance/n_216                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2432/Q                   -      D->Q          R     AN22X1          1  0.163   0.146    1.177  
  minimips_core_instance/n_272                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2264/Q                   -      A->Q          F     NO2X1           1  0.264   0.054    1.231  
  minimips_core_instance/n_289                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[22]/D  -      D             F     DFRQX1          1  0.074   0.000    1.231  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   10.652  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.113   10.765  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.068   0.172   10.937  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[22]/C         -      C       R     DFRQX1         33  0.223   0.019   10.937  
#-----------------------------------------------------------------------------------------------------------------------

