********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

[INFO :CM0023] Creating log file ../../../build/tests/YosysBigSimSoft/slpp_unit/surelog.log.

[INFO :CM0020] Separate compilation-unit mode is on.

[WARNI:PA0205] sim/bench.v:2 No timescale set for "testbench".

[WARNI:PA0205] rtl/softusb_navre.v:18 No timescale set for "softusb_navre".

[INFO :CP0300] Compilation...

[INFO :CP0303] rtl/softusb_navre.v:18 Compile module "work@softusb_navre".

[INFO :CP0303] sim/bench.v:2 Compile module "work@testbench".

[NOTE :CP0309] rtl/softusb_navre.v:26 Implicit port type (wire) for "pmem_a",
there are 2 more instances of this message.

[INFO :EL0526] Design Elaboration...

[NOTE :EL0503] sim/bench.v:2 Top level module "work@testbench".

[WARNI:EL0505] slpp_unit/work/rtl/softusb_navre.v:18 Multiply defined module "work@softusb_navre",
               rtl/softusb_navre.v:18 previous definition.

[WARNI:EL0505] slpp_unit/work/sim/bench.v:2 Multiply defined module "work@testbench",
               sim/bench.v:2 previous definition.

[NOTE :EL0508] Nb Top level modules: 1.

[NOTE :EL0509] Max instance depth: 2.

[NOTE :EL0510] Nb instances: 2.

[NOTE :EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 6

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

3.40user 0.02system 0:03.43elapsed 99%CPU (0avgtext+0avgdata 107772maxresident)k
0inputs+136outputs (0major+25722minor)pagefaults 0swaps

