{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1755588978023 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1755588978023 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGACode EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"FPGACode\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1755588978027 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1755588978124 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1755588978124 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|wire_pll1_clk\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL20_altpll.v" "" { Text "/home/mac/Code/FPGACode/db/PLL20_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1755588978226 ""}  } { { "db/PLL20_altpll.v" "" { Text "/home/mac/Code/FPGACode/db/PLL20_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1755588978226 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1755588978358 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1755588978364 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755588978444 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755588978444 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755588978444 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1755588978444 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755588978447 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755588978447 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755588978447 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755588978447 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755588978447 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1755588978447 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1755588978449 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 10 " "No exact pin location assignment(s) for 2 pins of 10 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1755588978932 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1755588978940 ""}  } { { "db/PLL20_altpll.v" "" { Text "/home/mac/Code/FPGACode/db/PLL20_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1755588978940 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGACode.sdc " "Synopsys Design Constraints File file not found: 'FPGACode.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1755588979089 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1755588979090 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1755588979091 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1755588979091 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1755588979092 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1755588979092 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1755588979093 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1755588979096 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1755588979096 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1755588979096 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1755588979097 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1755588979098 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1755588979098 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1755588979098 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1755588979098 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1755588979098 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1755588979099 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1755588979099 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1755588979102 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1755588979102 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1755588979102 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1755588979104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1755588979104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 10 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1755588979104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1755588979104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 6 7 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1755588979104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1755588979104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1755588979104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1755588979104 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1755588979104 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1755588979104 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/PLL20_altpll.v" "" { Text "/home/mac/Code/FPGACode/db/PLL20_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/mac/Software/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL20.vhd" "" { Text "/home/mac/Code/FPGACode/PLL20.vhd" 141 0 0 } } { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 120 192 344 200 "inst" "" } } } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1755588979117 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH0_LED_GRN " "Node \"ETH0_LED_GRN\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH0_LED_GRN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH0_LED_YEL " "Node \"ETH0_LED_YEL\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH0_LED_YEL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH1_LED_GRN " "Node \"ETH1_LED_GRN\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH1_LED_GRN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH1_LED_YEL " "Node \"ETH1_LED_YEL\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH1_LED_YEL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH1_RX_N " "Node \"ETH1_RX_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH1_RX_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH1_RX_P " "Node \"ETH1_RX_P\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH1_RX_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH1_TX_N " "Node \"ETH1_TX_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH1_TX_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH1_TX_P " "Node \"ETH1_TX_P\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH1_TX_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH2_LED_GRN " "Node \"ETH2_LED_GRN\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH2_LED_GRN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH2_LED_YEL " "Node \"ETH2_LED_YEL\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH2_LED_YEL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH2_RX_N " "Node \"ETH2_RX_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH2_RX_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH2_RX_P " "Node \"ETH2_RX_P\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH2_RX_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH2_TX_N " "Node \"ETH2_TX_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH2_TX_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH2_TX_P " "Node \"ETH2_TX_P\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH2_TX_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH3_LED_GRN " "Node \"ETH3_LED_GRN\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH3_LED_GRN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH3_LED_YEL " "Node \"ETH3_LED_YEL\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH3_LED_YEL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH3_RX_N " "Node \"ETH3_RX_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH3_RX_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH3_RX_P " "Node \"ETH3_RX_P\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH3_RX_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH3_TX_N " "Node \"ETH3_TX_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH3_TX_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH3_TX_P " "Node \"ETH3_TX_P\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH3_TX_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH4_LED_GRN " "Node \"ETH4_LED_GRN\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH4_LED_GRN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH4_LED_YEL " "Node \"ETH4_LED_YEL\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH4_LED_YEL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH4_RX_N " "Node \"ETH4_RX_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH4_RX_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH4_RX_P " "Node \"ETH4_RX_P\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH4_RX_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH4_TX_N " "Node \"ETH4_TX_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH4_TX_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH4_TX_P " "Node \"ETH4_TX_P\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH4_TX_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY2 " "Node \"KEY2\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY3 " "Node \"KEY3\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY4 " "Node \"KEY4\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RX " "Node \"UART_RX\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TX " "Node \"UART_TX\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_TX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755588979122 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1755588979122 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755588979124 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1755588979127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1755588980389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755588980446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1755588980470 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1755588980582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755588980582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1755588980822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "/home/mac/Code/FPGACode/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1755588981287 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1755588981287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1755588981336 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1755588981336 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1755588981336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755588981337 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1755588981463 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1755588981474 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1755588981688 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1755588981688 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1755588981945 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755588982411 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1755588982796 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ETH0_RX_P 3.3-V LVTTL 77 " "Pin ETH0_RX_P uses I/O standard 3.3-V LVTTL at 77" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ETH0_RX_P } } } { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH0_RX_P" } } } } { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 256 32 200 272 "ETH0_RX_P" "" } } } } { "temporary_test_loc" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1755588982799 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ETH0_RX_N 3.3-V LVTTL 80 " "Pin ETH0_RX_N uses I/O standard 3.3-V LVTTL at 80" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ETH0_RX_N } } } { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH0_RX_N" } } } } { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 272 32 200 288 "ETH0_RX_N" "" } } } } { "temporary_test_loc" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1755588982799 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET 3.3-V LVTTL 25 " "Pin RESET uses I/O standard 3.3-V LVTTL at 25" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { RESET } } } { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 480 120 288 496 "RESET" "" } } } } { "temporary_test_loc" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1755588982799 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY1 3.3-V LVTTL 88 " "Pin KEY1 uses I/O standard 3.3-V LVTTL at 88" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { KEY1 } } } { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY1" } } } } { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 248 472 640 264 "KEY1" "" } } } } { "temporary_test_loc" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1755588982799 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAIN_CLK 3.3-V LVTTL 23 " "Pin MAIN_CLK uses I/O standard 3.3-V LVTTL at 23" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { MAIN_CLK } } } { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAIN_CLK" } } } } { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 160 8 176 176 "MAIN_CLK" "" } } } } { "temporary_test_loc" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1755588982799 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1755588982799 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mac/Code/FPGACode/output_files/FPGACode.fit.smsg " "Generated suppressed messages file /home/mac/Code/FPGACode/output_files/FPGACode.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1755588982847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 40 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "926 " "Peak virtual memory: 926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755588983156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 19 17:36:23 2025 " "Processing ended: Tue Aug 19 17:36:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755588983156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755588983156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755588983156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1755588983156 ""}
