module full_adder_tb;
reg a,b,c;
wire sum,carry;
  full_adder DUT(a,b,c,sum,carry);
initial begin
  $dumpfile("dump.vcd");
    $dumpvars();
  $monitor("a=%b b=%b c=%b sum=%b carry=%b", a, b,c, sum,carry);
        a=0; b=0;c=0;
    #10 a=0; b=0;c=1;
    #10 a=0; b=1;c=0;
    #10 a=0; b=1;c=1;
    #10 a=1; b=0;c=0;
    #10 a=1; b=0;c=1;
    #10 a=1; b=1;c=0;
    #10 a=1; b=1;c=1;
    $finish;
  end
endmodule
