library IEEE;
use IEEE.std_logic_1164.ALL;

entity adder_x is
   port(in_x  :in    std_logic_vector(2 downto 0);
        rom_in:in    std_logic_vector(1 downto 0);
        x_out :out   std_logic_vector(3 downto 0));
end adder_x;


