{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690556025593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690556025594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 28 20:23:45 2023 " "Processing started: Fri Jul 28 20:23:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690556025594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690556025594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parallel_fir_filter -c parallel_fir_filter " "Command: quartus_map --read_settings_files=on --write_settings_files=off parallel_fir_filter -c parallel_fir_filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690556025594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1690556025901 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1690556025901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/qp_projects/serial_fir_filter/rtl_srcs/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /qp_projects/serial_fir_filter/rtl_srcs/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../serial_fir_filter/rtl_srcs/full_adder.v" "" { Text "D:/QP_projects/serial_fir_filter/rtl_srcs/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690556036084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690556036084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/qp_projects/serial_fir_filter/rtl_srcs/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /qp_projects/serial_fir_filter/rtl_srcs/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "../serial_fir_filter/rtl_srcs/multiplier.v" "" { Text "D:/QP_projects/serial_fir_filter/rtl_srcs/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690556036085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690556036085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_srcs/parallel_fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_srcs/parallel_fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_fir_filter " "Found entity 1: parallel_fir_filter" {  } { { "rtl_srcs/parallel_fir_filter.v" "" { Text "D:/QP_projects/parellel_fir_filter/rtl_srcs/parallel_fir_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690556036087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690556036087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_srcs/decoder_2x4.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_srcs/decoder_2x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2x4 " "Found entity 1: decoder_2x4" {  } { { "rtl_srcs/decoder_2x4.v" "" { Text "D:/QP_projects/parellel_fir_filter/rtl_srcs/decoder_2x4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690556036088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690556036088 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 parallel_fir_filter.v(13) " "Verilog HDL Implicit Net warning at parallel_fir_filter.v(13): created implicit net for \"w1\"" {  } { { "rtl_srcs/parallel_fir_filter.v" "" { Text "D:/QP_projects/parellel_fir_filter/rtl_srcs/parallel_fir_filter.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690556036089 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w2 parallel_fir_filter.v(14) " "Verilog HDL Implicit Net warning at parallel_fir_filter.v(14): created implicit net for \"w2\"" {  } { { "rtl_srcs/parallel_fir_filter.v" "" { Text "D:/QP_projects/parellel_fir_filter/rtl_srcs/parallel_fir_filter.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690556036089 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "parallel_fir_filter " "Elaborating entity \"parallel_fir_filter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1690556036136 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w1 parallel_fir_filter.v(13) " "Verilog HDL or VHDL warning at parallel_fir_filter.v(13): object \"w1\" assigned a value but never read" {  } { { "rtl_srcs/parallel_fir_filter.v" "" { Text "D:/QP_projects/parellel_fir_filter/rtl_srcs/parallel_fir_filter.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690556036142 "|parallel_fir_filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w2 parallel_fir_filter.v(14) " "Verilog HDL or VHDL warning at parallel_fir_filter.v(14): object \"w2\" assigned a value but never read" {  } { { "rtl_srcs/parallel_fir_filter.v" "" { Text "D:/QP_projects/parellel_fir_filter/rtl_srcs/parallel_fir_filter.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690556036142 "|parallel_fir_filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 parallel_fir_filter.v(13) " "Verilog HDL assignment warning at parallel_fir_filter.v(13): truncated value with size 12 to match size of target (1)" {  } { { "rtl_srcs/parallel_fir_filter.v" "" { Text "D:/QP_projects/parellel_fir_filter/rtl_srcs/parallel_fir_filter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690556036143 "|parallel_fir_filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 parallel_fir_filter.v(14) " "Verilog HDL assignment warning at parallel_fir_filter.v(14): truncated value with size 12 to match size of target (1)" {  } { { "rtl_srcs/parallel_fir_filter.v" "" { Text "D:/QP_projects/parellel_fir_filter/rtl_srcs/parallel_fir_filter.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690556036143 "|parallel_fir_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier multiplier:dut1 " "Elaborating entity \"multiplier\" for hierarchy \"multiplier:dut1\"" {  } { { "rtl_srcs/parallel_fir_filter.v" "dut1" { Text "D:/QP_projects/parellel_fir_filter/rtl_srcs/parallel_fir_filter.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690556036185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:dut4 " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:dut4\"" {  } { { "rtl_srcs/parallel_fir_filter.v" "dut4" { Text "D:/QP_projects/parellel_fir_filter/rtl_srcs/parallel_fir_filter.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690556036195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2x4 decoder_2x4:dut0 " "Elaborating entity \"decoder_2x4\" for hierarchy \"decoder_2x4:dut0\"" {  } { { "rtl_srcs/parallel_fir_filter.v" "dut0" { Text "D:/QP_projects/parellel_fir_filter/rtl_srcs/parallel_fir_filter.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690556036203 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "adr0\[24\] " "Net \"adr0\[24\]\" is missing source, defaulting to GND" {  } { { "rtl_srcs/parallel_fir_filter.v" "adr0\[24\]" { Text "D:/QP_projects/parellel_fir_filter/rtl_srcs/parallel_fir_filter.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1690556036237 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1690556036237 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mx2\[24\] " "Net \"mx2\[24\]\" is missing source, defaulting to GND" {  } { { "rtl_srcs/parallel_fir_filter.v" "mx2\[24\]" { Text "D:/QP_projects/parellel_fir_filter/rtl_srcs/parallel_fir_filter.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1690556036237 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "adr0\[24\] " "Net \"adr0\[24\]\" is missing source, defaulting to GND" {  } { { "rtl_srcs/parallel_fir_filter.v" "adr0\[24\]" { Text "D:/QP_projects/parellel_fir_filter/rtl_srcs/parallel_fir_filter.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1690556036237 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1690556036237 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mx1\[24\] " "Net \"mx1\[24\]\" is missing source, defaulting to GND" {  } { { "rtl_srcs/parallel_fir_filter.v" "mx1\[24\]" { Text "D:/QP_projects/parellel_fir_filter/rtl_srcs/parallel_fir_filter.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1690556036238 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mx2\[24\] " "Net \"mx2\[24\]\" is missing source, defaulting to GND" {  } { { "rtl_srcs/parallel_fir_filter.v" "mx2\[24\]" { Text "D:/QP_projects/parellel_fir_filter/rtl_srcs/parallel_fir_filter.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1690556036238 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "adr0\[24\] " "Net \"adr0\[24\]\" is missing source, defaulting to GND" {  } { { "rtl_srcs/parallel_fir_filter.v" "adr0\[24\]" { Text "D:/QP_projects/parellel_fir_filter/rtl_srcs/parallel_fir_filter.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1690556036238 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1690556036238 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mx0\[24\] " "Net \"mx0\[24\]\" is missing source, defaulting to GND" {  } { { "rtl_srcs/parallel_fir_filter.v" "mx0\[24\]" { Text "D:/QP_projects/parellel_fir_filter/rtl_srcs/parallel_fir_filter.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1690556036239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mx1\[24\] " "Net \"mx1\[24\]\" is missing source, defaulting to GND" {  } { { "rtl_srcs/parallel_fir_filter.v" "mx1\[24\]" { Text "D:/QP_projects/parellel_fir_filter/rtl_srcs/parallel_fir_filter.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1690556036239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mx2\[24\] " "Net \"mx2\[24\]\" is missing source, defaulting to GND" {  } { { "rtl_srcs/parallel_fir_filter.v" "mx2\[24\]" { Text "D:/QP_projects/parellel_fir_filter/rtl_srcs/parallel_fir_filter.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1690556036239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "adr0\[24\] " "Net \"adr0\[24\]\" is missing source, defaulting to GND" {  } { { "rtl_srcs/parallel_fir_filter.v" "adr0\[24\]" { Text "D:/QP_projects/parellel_fir_filter/rtl_srcs/parallel_fir_filter.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1690556036239 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1690556036239 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1690556037009 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "y\[24\] GND " "Pin \"y\[24\]\" is stuck at GND" {  } { { "rtl_srcs/parallel_fir_filter.v" "" { Text "D:/QP_projects/parellel_fir_filter/rtl_srcs/parallel_fir_filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690556037037 "|parallel_fir_filter|y[24]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1690556037037 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1690556037111 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1690556037641 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690556037641 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "179 " "Implemented 179 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "53 " "Implemented 53 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1690556037946 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1690556037946 ""} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Implemented 99 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1690556037946 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1690556037946 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1690556037946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690556037961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 28 20:23:57 2023 " "Processing ended: Fri Jul 28 20:23:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690556037961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690556037961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690556037961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690556037961 ""}
