
ToteNummer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008654  08000184  08000184  00001184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  080087d8  080087d8  000097d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008830  08008830  0000a1cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008830  08008830  00009830  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008838  08008838  0000a1cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008838  08008838  00009838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800883c  0800883c  0000983c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001cc  20000000  08008840  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001498  200001d0  08008a0c  0000a1d0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001668  08008a0c  0000a668  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015f0b  00000000  00000000  0000a1f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d58  00000000  00000000  00020100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001388  00000000  00000000  00023e58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ecc  00000000  00000000  000251e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000220e0  00000000  00000000  000260ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019579  00000000  00000000  0004818c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c0d71  00000000  00000000  00061705  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00122476  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000053d4  00000000  00000000  001224bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  00127890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000184 <__do_global_dtors_aux>:
 8000184:	b510      	push	{r4, lr}
 8000186:	4c05      	ldr	r4, [pc, #20]	@ (800019c <__do_global_dtors_aux+0x18>)
 8000188:	7823      	ldrb	r3, [r4, #0]
 800018a:	b933      	cbnz	r3, 800019a <__do_global_dtors_aux+0x16>
 800018c:	4b04      	ldr	r3, [pc, #16]	@ (80001a0 <__do_global_dtors_aux+0x1c>)
 800018e:	b113      	cbz	r3, 8000196 <__do_global_dtors_aux+0x12>
 8000190:	4804      	ldr	r0, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x20>)
 8000192:	f3af 8000 	nop.w
 8000196:	2301      	movs	r3, #1
 8000198:	7023      	strb	r3, [r4, #0]
 800019a:	bd10      	pop	{r4, pc}
 800019c:	200001d0 	.word	0x200001d0
 80001a0:	00000000 	.word	0x00000000
 80001a4:	080087c0 	.word	0x080087c0

080001a8 <frame_dummy>:
 80001a8:	b508      	push	{r3, lr}
 80001aa:	4b03      	ldr	r3, [pc, #12]	@ (80001b8 <frame_dummy+0x10>)
 80001ac:	b11b      	cbz	r3, 80001b6 <frame_dummy+0xe>
 80001ae:	4903      	ldr	r1, [pc, #12]	@ (80001bc <frame_dummy+0x14>)
 80001b0:	4803      	ldr	r0, [pc, #12]	@ (80001c0 <frame_dummy+0x18>)
 80001b2:	f3af 8000 	nop.w
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	00000000 	.word	0x00000000
 80001bc:	200001d4 	.word	0x200001d4
 80001c0:	080087c0 	.word	0x080087c0

080001c4 <__aeabi_uldivmod>:
 80001c4:	b953      	cbnz	r3, 80001dc <__aeabi_uldivmod+0x18>
 80001c6:	b94a      	cbnz	r2, 80001dc <__aeabi_uldivmod+0x18>
 80001c8:	2900      	cmp	r1, #0
 80001ca:	bf08      	it	eq
 80001cc:	2800      	cmpeq	r0, #0
 80001ce:	bf1c      	itt	ne
 80001d0:	f04f 31ff 	movne.w	r1, #4294967295
 80001d4:	f04f 30ff 	movne.w	r0, #4294967295
 80001d8:	f000 b98c 	b.w	80004f4 <__aeabi_idiv0>
 80001dc:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e4:	f000 f806 	bl	80001f4 <__udivmoddi4>
 80001e8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f0:	b004      	add	sp, #16
 80001f2:	4770      	bx	lr

080001f4 <__udivmoddi4>:
 80001f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001f8:	9d08      	ldr	r5, [sp, #32]
 80001fa:	468e      	mov	lr, r1
 80001fc:	4604      	mov	r4, r0
 80001fe:	4688      	mov	r8, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14a      	bne.n	800029a <__udivmoddi4+0xa6>
 8000204:	428a      	cmp	r2, r1
 8000206:	4617      	mov	r7, r2
 8000208:	d962      	bls.n	80002d0 <__udivmoddi4+0xdc>
 800020a:	fab2 f682 	clz	r6, r2
 800020e:	b14e      	cbz	r6, 8000224 <__udivmoddi4+0x30>
 8000210:	f1c6 0320 	rsb	r3, r6, #32
 8000214:	fa01 f806 	lsl.w	r8, r1, r6
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	40b7      	lsls	r7, r6
 800021e:	ea43 0808 	orr.w	r8, r3, r8
 8000222:	40b4      	lsls	r4, r6
 8000224:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000228:	fbb8 f1fe 	udiv	r1, r8, lr
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fb0e 8811 	mls	r8, lr, r1, r8
 8000234:	fb01 f20c 	mul.w	r2, r1, ip
 8000238:	0c23      	lsrs	r3, r4, #16
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	429a      	cmp	r2, r3
 8000240:	d909      	bls.n	8000256 <__udivmoddi4+0x62>
 8000242:	18fb      	adds	r3, r7, r3
 8000244:	f101 30ff 	add.w	r0, r1, #4294967295
 8000248:	f080 80eb 	bcs.w	8000422 <__udivmoddi4+0x22e>
 800024c:	429a      	cmp	r2, r3
 800024e:	f240 80e8 	bls.w	8000422 <__udivmoddi4+0x22e>
 8000252:	3902      	subs	r1, #2
 8000254:	443b      	add	r3, r7
 8000256:	1a9a      	subs	r2, r3, r2
 8000258:	fbb2 f0fe 	udiv	r0, r2, lr
 800025c:	fb0e 2210 	mls	r2, lr, r0, r2
 8000260:	fb00 fc0c 	mul.w	ip, r0, ip
 8000264:	b2a3      	uxth	r3, r4
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	459c      	cmp	ip, r3
 800026c:	d909      	bls.n	8000282 <__udivmoddi4+0x8e>
 800026e:	18fb      	adds	r3, r7, r3
 8000270:	f100 32ff 	add.w	r2, r0, #4294967295
 8000274:	f080 80d7 	bcs.w	8000426 <__udivmoddi4+0x232>
 8000278:	459c      	cmp	ip, r3
 800027a:	f240 80d4 	bls.w	8000426 <__udivmoddi4+0x232>
 800027e:	443b      	add	r3, r7
 8000280:	3802      	subs	r0, #2
 8000282:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000286:	2100      	movs	r1, #0
 8000288:	eba3 030c 	sub.w	r3, r3, ip
 800028c:	b11d      	cbz	r5, 8000296 <__udivmoddi4+0xa2>
 800028e:	2200      	movs	r2, #0
 8000290:	40f3      	lsrs	r3, r6
 8000292:	e9c5 3200 	strd	r3, r2, [r5]
 8000296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029a:	428b      	cmp	r3, r1
 800029c:	d905      	bls.n	80002aa <__udivmoddi4+0xb6>
 800029e:	b10d      	cbz	r5, 80002a4 <__udivmoddi4+0xb0>
 80002a0:	e9c5 0100 	strd	r0, r1, [r5]
 80002a4:	2100      	movs	r1, #0
 80002a6:	4608      	mov	r0, r1
 80002a8:	e7f5      	b.n	8000296 <__udivmoddi4+0xa2>
 80002aa:	fab3 f183 	clz	r1, r3
 80002ae:	2900      	cmp	r1, #0
 80002b0:	d146      	bne.n	8000340 <__udivmoddi4+0x14c>
 80002b2:	4573      	cmp	r3, lr
 80002b4:	d302      	bcc.n	80002bc <__udivmoddi4+0xc8>
 80002b6:	4282      	cmp	r2, r0
 80002b8:	f200 8108 	bhi.w	80004cc <__udivmoddi4+0x2d8>
 80002bc:	1a84      	subs	r4, r0, r2
 80002be:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c2:	2001      	movs	r0, #1
 80002c4:	4690      	mov	r8, r2
 80002c6:	2d00      	cmp	r5, #0
 80002c8:	d0e5      	beq.n	8000296 <__udivmoddi4+0xa2>
 80002ca:	e9c5 4800 	strd	r4, r8, [r5]
 80002ce:	e7e2      	b.n	8000296 <__udivmoddi4+0xa2>
 80002d0:	2a00      	cmp	r2, #0
 80002d2:	f000 8091 	beq.w	80003f8 <__udivmoddi4+0x204>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	2e00      	cmp	r6, #0
 80002dc:	f040 80a5 	bne.w	800042a <__udivmoddi4+0x236>
 80002e0:	1a8a      	subs	r2, r1, r2
 80002e2:	2101      	movs	r1, #1
 80002e4:	0c03      	lsrs	r3, r0, #16
 80002e6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ea:	b280      	uxth	r0, r0
 80002ec:	b2bc      	uxth	r4, r7
 80002ee:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f2:	fb0e 221c 	mls	r2, lr, ip, r2
 80002f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fa:	fb04 f20c 	mul.w	r2, r4, ip
 80002fe:	429a      	cmp	r2, r3
 8000300:	d907      	bls.n	8000312 <__udivmoddi4+0x11e>
 8000302:	18fb      	adds	r3, r7, r3
 8000304:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000308:	d202      	bcs.n	8000310 <__udivmoddi4+0x11c>
 800030a:	429a      	cmp	r2, r3
 800030c:	f200 80e3 	bhi.w	80004d6 <__udivmoddi4+0x2e2>
 8000310:	46c4      	mov	ip, r8
 8000312:	1a9b      	subs	r3, r3, r2
 8000314:	fbb3 f2fe 	udiv	r2, r3, lr
 8000318:	fb0e 3312 	mls	r3, lr, r2, r3
 800031c:	fb02 f404 	mul.w	r4, r2, r4
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	429c      	cmp	r4, r3
 8000326:	d907      	bls.n	8000338 <__udivmoddi4+0x144>
 8000328:	18fb      	adds	r3, r7, r3
 800032a:	f102 30ff 	add.w	r0, r2, #4294967295
 800032e:	d202      	bcs.n	8000336 <__udivmoddi4+0x142>
 8000330:	429c      	cmp	r4, r3
 8000332:	f200 80cd 	bhi.w	80004d0 <__udivmoddi4+0x2dc>
 8000336:	4602      	mov	r2, r0
 8000338:	1b1b      	subs	r3, r3, r4
 800033a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800033e:	e7a5      	b.n	800028c <__udivmoddi4+0x98>
 8000340:	f1c1 0620 	rsb	r6, r1, #32
 8000344:	408b      	lsls	r3, r1
 8000346:	fa22 f706 	lsr.w	r7, r2, r6
 800034a:	431f      	orrs	r7, r3
 800034c:	fa2e fa06 	lsr.w	sl, lr, r6
 8000350:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000354:	fbba f8f9 	udiv	r8, sl, r9
 8000358:	fa0e fe01 	lsl.w	lr, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fb09 aa18 	mls	sl, r9, r8, sl
 8000364:	fa1f fc87 	uxth.w	ip, r7
 8000368:	ea43 030e 	orr.w	r3, r3, lr
 800036c:	fa00 fe01 	lsl.w	lr, r0, r1
 8000370:	fb08 f00c 	mul.w	r0, r8, ip
 8000374:	0c1c      	lsrs	r4, r3, #16
 8000376:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800037a:	42a0      	cmp	r0, r4
 800037c:	fa02 f201 	lsl.w	r2, r2, r1
 8000380:	d90a      	bls.n	8000398 <__udivmoddi4+0x1a4>
 8000382:	193c      	adds	r4, r7, r4
 8000384:	f108 3aff 	add.w	sl, r8, #4294967295
 8000388:	f080 809e 	bcs.w	80004c8 <__udivmoddi4+0x2d4>
 800038c:	42a0      	cmp	r0, r4
 800038e:	f240 809b 	bls.w	80004c8 <__udivmoddi4+0x2d4>
 8000392:	f1a8 0802 	sub.w	r8, r8, #2
 8000396:	443c      	add	r4, r7
 8000398:	1a24      	subs	r4, r4, r0
 800039a:	b298      	uxth	r0, r3
 800039c:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a0:	fb09 4413 	mls	r4, r9, r3, r4
 80003a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003a8:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80003ac:	45a4      	cmp	ip, r4
 80003ae:	d909      	bls.n	80003c4 <__udivmoddi4+0x1d0>
 80003b0:	193c      	adds	r4, r7, r4
 80003b2:	f103 30ff 	add.w	r0, r3, #4294967295
 80003b6:	f080 8085 	bcs.w	80004c4 <__udivmoddi4+0x2d0>
 80003ba:	45a4      	cmp	ip, r4
 80003bc:	f240 8082 	bls.w	80004c4 <__udivmoddi4+0x2d0>
 80003c0:	3b02      	subs	r3, #2
 80003c2:	443c      	add	r4, r7
 80003c4:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80003c8:	eba4 040c 	sub.w	r4, r4, ip
 80003cc:	fba0 8c02 	umull	r8, ip, r0, r2
 80003d0:	4564      	cmp	r4, ip
 80003d2:	4643      	mov	r3, r8
 80003d4:	46e1      	mov	r9, ip
 80003d6:	d364      	bcc.n	80004a2 <__udivmoddi4+0x2ae>
 80003d8:	d061      	beq.n	800049e <__udivmoddi4+0x2aa>
 80003da:	b15d      	cbz	r5, 80003f4 <__udivmoddi4+0x200>
 80003dc:	ebbe 0203 	subs.w	r2, lr, r3
 80003e0:	eb64 0409 	sbc.w	r4, r4, r9
 80003e4:	fa04 f606 	lsl.w	r6, r4, r6
 80003e8:	fa22 f301 	lsr.w	r3, r2, r1
 80003ec:	431e      	orrs	r6, r3
 80003ee:	40cc      	lsrs	r4, r1
 80003f0:	e9c5 6400 	strd	r6, r4, [r5]
 80003f4:	2100      	movs	r1, #0
 80003f6:	e74e      	b.n	8000296 <__udivmoddi4+0xa2>
 80003f8:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fc:	0c01      	lsrs	r1, r0, #16
 80003fe:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000402:	b280      	uxth	r0, r0
 8000404:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000408:	463b      	mov	r3, r7
 800040a:	fbb1 f1f7 	udiv	r1, r1, r7
 800040e:	4638      	mov	r0, r7
 8000410:	463c      	mov	r4, r7
 8000412:	46b8      	mov	r8, r7
 8000414:	46be      	mov	lr, r7
 8000416:	2620      	movs	r6, #32
 8000418:	eba2 0208 	sub.w	r2, r2, r8
 800041c:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000420:	e765      	b.n	80002ee <__udivmoddi4+0xfa>
 8000422:	4601      	mov	r1, r0
 8000424:	e717      	b.n	8000256 <__udivmoddi4+0x62>
 8000426:	4610      	mov	r0, r2
 8000428:	e72b      	b.n	8000282 <__udivmoddi4+0x8e>
 800042a:	f1c6 0120 	rsb	r1, r6, #32
 800042e:	fa2e fc01 	lsr.w	ip, lr, r1
 8000432:	40b7      	lsls	r7, r6
 8000434:	fa0e fe06 	lsl.w	lr, lr, r6
 8000438:	fa20 f101 	lsr.w	r1, r0, r1
 800043c:	ea41 010e 	orr.w	r1, r1, lr
 8000440:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000444:	fbbc f8fe 	udiv	r8, ip, lr
 8000448:	b2bc      	uxth	r4, r7
 800044a:	fb0e cc18 	mls	ip, lr, r8, ip
 800044e:	fb08 f904 	mul.w	r9, r8, r4
 8000452:	0c0a      	lsrs	r2, r1, #16
 8000454:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000458:	40b0      	lsls	r0, r6
 800045a:	4591      	cmp	r9, r2
 800045c:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000460:	b280      	uxth	r0, r0
 8000462:	d93e      	bls.n	80004e2 <__udivmoddi4+0x2ee>
 8000464:	18ba      	adds	r2, r7, r2
 8000466:	f108 3cff 	add.w	ip, r8, #4294967295
 800046a:	d201      	bcs.n	8000470 <__udivmoddi4+0x27c>
 800046c:	4591      	cmp	r9, r2
 800046e:	d81f      	bhi.n	80004b0 <__udivmoddi4+0x2bc>
 8000470:	eba2 0209 	sub.w	r2, r2, r9
 8000474:	fbb2 f9fe 	udiv	r9, r2, lr
 8000478:	fb09 f804 	mul.w	r8, r9, r4
 800047c:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000480:	b28a      	uxth	r2, r1
 8000482:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8000486:	4542      	cmp	r2, r8
 8000488:	d229      	bcs.n	80004de <__udivmoddi4+0x2ea>
 800048a:	18ba      	adds	r2, r7, r2
 800048c:	f109 31ff 	add.w	r1, r9, #4294967295
 8000490:	d2c2      	bcs.n	8000418 <__udivmoddi4+0x224>
 8000492:	4542      	cmp	r2, r8
 8000494:	d2c0      	bcs.n	8000418 <__udivmoddi4+0x224>
 8000496:	f1a9 0102 	sub.w	r1, r9, #2
 800049a:	443a      	add	r2, r7
 800049c:	e7bc      	b.n	8000418 <__udivmoddi4+0x224>
 800049e:	45c6      	cmp	lr, r8
 80004a0:	d29b      	bcs.n	80003da <__udivmoddi4+0x1e6>
 80004a2:	ebb8 0302 	subs.w	r3, r8, r2
 80004a6:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004aa:	3801      	subs	r0, #1
 80004ac:	46e1      	mov	r9, ip
 80004ae:	e794      	b.n	80003da <__udivmoddi4+0x1e6>
 80004b0:	eba7 0909 	sub.w	r9, r7, r9
 80004b4:	444a      	add	r2, r9
 80004b6:	fbb2 f9fe 	udiv	r9, r2, lr
 80004ba:	f1a8 0c02 	sub.w	ip, r8, #2
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	e7db      	b.n	800047c <__udivmoddi4+0x288>
 80004c4:	4603      	mov	r3, r0
 80004c6:	e77d      	b.n	80003c4 <__udivmoddi4+0x1d0>
 80004c8:	46d0      	mov	r8, sl
 80004ca:	e765      	b.n	8000398 <__udivmoddi4+0x1a4>
 80004cc:	4608      	mov	r0, r1
 80004ce:	e6fa      	b.n	80002c6 <__udivmoddi4+0xd2>
 80004d0:	443b      	add	r3, r7
 80004d2:	3a02      	subs	r2, #2
 80004d4:	e730      	b.n	8000338 <__udivmoddi4+0x144>
 80004d6:	f1ac 0c02 	sub.w	ip, ip, #2
 80004da:	443b      	add	r3, r7
 80004dc:	e719      	b.n	8000312 <__udivmoddi4+0x11e>
 80004de:	4649      	mov	r1, r9
 80004e0:	e79a      	b.n	8000418 <__udivmoddi4+0x224>
 80004e2:	eba2 0209 	sub.w	r2, r2, r9
 80004e6:	fbb2 f9fe 	udiv	r9, r2, lr
 80004ea:	46c4      	mov	ip, r8
 80004ec:	fb09 f804 	mul.w	r8, r9, r4
 80004f0:	e7c4      	b.n	800047c <__udivmoddi4+0x288>
 80004f2:	bf00      	nop

080004f4 <__aeabi_idiv0>:
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop

080004f8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b084      	sub	sp, #16
 80004fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80004fe:	463b      	mov	r3, r7
 8000500:	2200      	movs	r2, #0
 8000502:	601a      	str	r2, [r3, #0]
 8000504:	605a      	str	r2, [r3, #4]
 8000506:	609a      	str	r2, [r3, #8]
 8000508:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800050a:	4b21      	ldr	r3, [pc, #132]	@ (8000590 <MX_ADC1_Init+0x98>)
 800050c:	4a21      	ldr	r2, [pc, #132]	@ (8000594 <MX_ADC1_Init+0x9c>)
 800050e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000510:	4b1f      	ldr	r3, [pc, #124]	@ (8000590 <MX_ADC1_Init+0x98>)
 8000512:	2200      	movs	r2, #0
 8000514:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000516:	4b1e      	ldr	r3, [pc, #120]	@ (8000590 <MX_ADC1_Init+0x98>)
 8000518:	2200      	movs	r2, #0
 800051a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800051c:	4b1c      	ldr	r3, [pc, #112]	@ (8000590 <MX_ADC1_Init+0x98>)
 800051e:	2200      	movs	r2, #0
 8000520:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000522:	4b1b      	ldr	r3, [pc, #108]	@ (8000590 <MX_ADC1_Init+0x98>)
 8000524:	2200      	movs	r2, #0
 8000526:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000528:	4b19      	ldr	r3, [pc, #100]	@ (8000590 <MX_ADC1_Init+0x98>)
 800052a:	2200      	movs	r2, #0
 800052c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000530:	4b17      	ldr	r3, [pc, #92]	@ (8000590 <MX_ADC1_Init+0x98>)
 8000532:	2200      	movs	r2, #0
 8000534:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000536:	4b16      	ldr	r3, [pc, #88]	@ (8000590 <MX_ADC1_Init+0x98>)
 8000538:	4a17      	ldr	r2, [pc, #92]	@ (8000598 <MX_ADC1_Init+0xa0>)
 800053a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800053c:	4b14      	ldr	r3, [pc, #80]	@ (8000590 <MX_ADC1_Init+0x98>)
 800053e:	2200      	movs	r2, #0
 8000540:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000542:	4b13      	ldr	r3, [pc, #76]	@ (8000590 <MX_ADC1_Init+0x98>)
 8000544:	2201      	movs	r2, #1
 8000546:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000548:	4b11      	ldr	r3, [pc, #68]	@ (8000590 <MX_ADC1_Init+0x98>)
 800054a:	2200      	movs	r2, #0
 800054c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000550:	4b0f      	ldr	r3, [pc, #60]	@ (8000590 <MX_ADC1_Init+0x98>)
 8000552:	2201      	movs	r2, #1
 8000554:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000556:	480e      	ldr	r0, [pc, #56]	@ (8000590 <MX_ADC1_Init+0x98>)
 8000558:	f000 fe1e 	bl	8001198 <HAL_ADC_Init>
 800055c:	4603      	mov	r3, r0
 800055e:	2b00      	cmp	r3, #0
 8000560:	d001      	beq.n	8000566 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000562:	f000 fb43 	bl	8000bec <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000566:	230a      	movs	r3, #10
 8000568:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800056a:	2301      	movs	r3, #1
 800056c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800056e:	2300      	movs	r3, #0
 8000570:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000572:	463b      	mov	r3, r7
 8000574:	4619      	mov	r1, r3
 8000576:	4806      	ldr	r0, [pc, #24]	@ (8000590 <MX_ADC1_Init+0x98>)
 8000578:	f000 fe52 	bl	8001220 <HAL_ADC_ConfigChannel>
 800057c:	4603      	mov	r3, r0
 800057e:	2b00      	cmp	r3, #0
 8000580:	d001      	beq.n	8000586 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000582:	f000 fb33 	bl	8000bec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000586:	bf00      	nop
 8000588:	3710      	adds	r7, #16
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}
 800058e:	bf00      	nop
 8000590:	200001ec 	.word	0x200001ec
 8000594:	40012000 	.word	0x40012000
 8000598:	0f000001 	.word	0x0f000001

0800059c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005a2:	463b      	mov	r3, r7
 80005a4:	2200      	movs	r2, #0
 80005a6:	601a      	str	r2, [r3, #0]
 80005a8:	605a      	str	r2, [r3, #4]
 80005aa:	609a      	str	r2, [r3, #8]
 80005ac:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80005ae:	4b21      	ldr	r3, [pc, #132]	@ (8000634 <MX_ADC2_Init+0x98>)
 80005b0:	4a21      	ldr	r2, [pc, #132]	@ (8000638 <MX_ADC2_Init+0x9c>)
 80005b2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80005b4:	4b1f      	ldr	r3, [pc, #124]	@ (8000634 <MX_ADC2_Init+0x98>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80005ba:	4b1e      	ldr	r3, [pc, #120]	@ (8000634 <MX_ADC2_Init+0x98>)
 80005bc:	2200      	movs	r2, #0
 80005be:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 80005c0:	4b1c      	ldr	r3, [pc, #112]	@ (8000634 <MX_ADC2_Init+0x98>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80005c6:	4b1b      	ldr	r3, [pc, #108]	@ (8000634 <MX_ADC2_Init+0x98>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80005cc:	4b19      	ldr	r3, [pc, #100]	@ (8000634 <MX_ADC2_Init+0x98>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005d4:	4b17      	ldr	r3, [pc, #92]	@ (8000634 <MX_ADC2_Init+0x98>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005da:	4b16      	ldr	r3, [pc, #88]	@ (8000634 <MX_ADC2_Init+0x98>)
 80005dc:	4a17      	ldr	r2, [pc, #92]	@ (800063c <MX_ADC2_Init+0xa0>)
 80005de:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005e0:	4b14      	ldr	r3, [pc, #80]	@ (8000634 <MX_ADC2_Init+0x98>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80005e6:	4b13      	ldr	r3, [pc, #76]	@ (8000634 <MX_ADC2_Init+0x98>)
 80005e8:	2201      	movs	r2, #1
 80005ea:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80005ec:	4b11      	ldr	r3, [pc, #68]	@ (8000634 <MX_ADC2_Init+0x98>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005f4:	4b0f      	ldr	r3, [pc, #60]	@ (8000634 <MX_ADC2_Init+0x98>)
 80005f6:	2201      	movs	r2, #1
 80005f8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80005fa:	480e      	ldr	r0, [pc, #56]	@ (8000634 <MX_ADC2_Init+0x98>)
 80005fc:	f000 fdcc 	bl	8001198 <HAL_ADC_Init>
 8000600:	4603      	mov	r3, r0
 8000602:	2b00      	cmp	r3, #0
 8000604:	d001      	beq.n	800060a <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8000606:	f000 faf1 	bl	8000bec <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800060a:	230b      	movs	r3, #11
 800060c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800060e:	2301      	movs	r3, #1
 8000610:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000612:	2300      	movs	r3, #0
 8000614:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000616:	463b      	mov	r3, r7
 8000618:	4619      	mov	r1, r3
 800061a:	4806      	ldr	r0, [pc, #24]	@ (8000634 <MX_ADC2_Init+0x98>)
 800061c:	f000 fe00 	bl	8001220 <HAL_ADC_ConfigChannel>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d001      	beq.n	800062a <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8000626:	f000 fae1 	bl	8000bec <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800062a:	bf00      	nop
 800062c:	3710      	adds	r7, #16
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
 8000632:	bf00      	nop
 8000634:	20000234 	.word	0x20000234
 8000638:	40012100 	.word	0x40012100
 800063c:	0f000001 	.word	0x0f000001

08000640 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b08c      	sub	sp, #48	@ 0x30
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000648:	f107 031c 	add.w	r3, r7, #28
 800064c:	2200      	movs	r2, #0
 800064e:	601a      	str	r2, [r3, #0]
 8000650:	605a      	str	r2, [r3, #4]
 8000652:	609a      	str	r2, [r3, #8]
 8000654:	60da      	str	r2, [r3, #12]
 8000656:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a2e      	ldr	r2, [pc, #184]	@ (8000718 <HAL_ADC_MspInit+0xd8>)
 800065e:	4293      	cmp	r3, r2
 8000660:	d128      	bne.n	80006b4 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000662:	2300      	movs	r3, #0
 8000664:	61bb      	str	r3, [r7, #24]
 8000666:	4b2d      	ldr	r3, [pc, #180]	@ (800071c <HAL_ADC_MspInit+0xdc>)
 8000668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800066a:	4a2c      	ldr	r2, [pc, #176]	@ (800071c <HAL_ADC_MspInit+0xdc>)
 800066c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000670:	6453      	str	r3, [r2, #68]	@ 0x44
 8000672:	4b2a      	ldr	r3, [pc, #168]	@ (800071c <HAL_ADC_MspInit+0xdc>)
 8000674:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000676:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800067a:	61bb      	str	r3, [r7, #24]
 800067c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800067e:	2300      	movs	r3, #0
 8000680:	617b      	str	r3, [r7, #20]
 8000682:	4b26      	ldr	r3, [pc, #152]	@ (800071c <HAL_ADC_MspInit+0xdc>)
 8000684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000686:	4a25      	ldr	r2, [pc, #148]	@ (800071c <HAL_ADC_MspInit+0xdc>)
 8000688:	f043 0304 	orr.w	r3, r3, #4
 800068c:	6313      	str	r3, [r2, #48]	@ 0x30
 800068e:	4b23      	ldr	r3, [pc, #140]	@ (800071c <HAL_ADC_MspInit+0xdc>)
 8000690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000692:	f003 0304 	and.w	r3, r3, #4
 8000696:	617b      	str	r3, [r7, #20]
 8000698:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800069a:	2301      	movs	r3, #1
 800069c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800069e:	2303      	movs	r3, #3
 80006a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a2:	2300      	movs	r3, #0
 80006a4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006a6:	f107 031c 	add.w	r3, r7, #28
 80006aa:	4619      	mov	r1, r3
 80006ac:	481c      	ldr	r0, [pc, #112]	@ (8000720 <HAL_ADC_MspInit+0xe0>)
 80006ae:	f001 fcf3 	bl	8002098 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80006b2:	e02c      	b.n	800070e <HAL_ADC_MspInit+0xce>
  else if(adcHandle->Instance==ADC2)
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	4a1a      	ldr	r2, [pc, #104]	@ (8000724 <HAL_ADC_MspInit+0xe4>)
 80006ba:	4293      	cmp	r3, r2
 80006bc:	d127      	bne.n	800070e <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80006be:	2300      	movs	r3, #0
 80006c0:	613b      	str	r3, [r7, #16]
 80006c2:	4b16      	ldr	r3, [pc, #88]	@ (800071c <HAL_ADC_MspInit+0xdc>)
 80006c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006c6:	4a15      	ldr	r2, [pc, #84]	@ (800071c <HAL_ADC_MspInit+0xdc>)
 80006c8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80006cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80006ce:	4b13      	ldr	r3, [pc, #76]	@ (800071c <HAL_ADC_MspInit+0xdc>)
 80006d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80006d6:	613b      	str	r3, [r7, #16]
 80006d8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80006da:	2300      	movs	r3, #0
 80006dc:	60fb      	str	r3, [r7, #12]
 80006de:	4b0f      	ldr	r3, [pc, #60]	@ (800071c <HAL_ADC_MspInit+0xdc>)
 80006e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e2:	4a0e      	ldr	r2, [pc, #56]	@ (800071c <HAL_ADC_MspInit+0xdc>)
 80006e4:	f043 0304 	orr.w	r3, r3, #4
 80006e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ea:	4b0c      	ldr	r3, [pc, #48]	@ (800071c <HAL_ADC_MspInit+0xdc>)
 80006ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ee:	f003 0304 	and.w	r3, r3, #4
 80006f2:	60fb      	str	r3, [r7, #12]
 80006f4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80006f6:	2302      	movs	r3, #2
 80006f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006fa:	2303      	movs	r3, #3
 80006fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fe:	2300      	movs	r3, #0
 8000700:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000702:	f107 031c 	add.w	r3, r7, #28
 8000706:	4619      	mov	r1, r3
 8000708:	4805      	ldr	r0, [pc, #20]	@ (8000720 <HAL_ADC_MspInit+0xe0>)
 800070a:	f001 fcc5 	bl	8002098 <HAL_GPIO_Init>
}
 800070e:	bf00      	nop
 8000710:	3730      	adds	r7, #48	@ 0x30
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	40012000 	.word	0x40012000
 800071c:	40023800 	.word	0x40023800
 8000720:	40020800 	.word	0x40020800
 8000724:	40012100 	.word	0x40012100

08000728 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b08c      	sub	sp, #48	@ 0x30
 800072c:	af00      	add	r7, sp, #0
void MX_CAN1_Init(void)
 800072e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000732:	607b      	str	r3, [r7, #4]
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000734:	4b22      	ldr	r3, [pc, #136]	@ (80007c0 <MX_CAN1_Init+0x98>)
 8000736:	4a23      	ldr	r2, [pc, #140]	@ (80007c4 <MX_CAN1_Init+0x9c>)
 8000738:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 800073a:	4b21      	ldr	r3, [pc, #132]	@ (80007c0 <MX_CAN1_Init+0x98>)
 800073c:	2210      	movs	r2, #16
 800073e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000740:	4b1f      	ldr	r3, [pc, #124]	@ (80007c0 <MX_CAN1_Init+0x98>)
 8000742:	2200      	movs	r2, #0
 8000744:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000746:	4b1e      	ldr	r3, [pc, #120]	@ (80007c0 <MX_CAN1_Init+0x98>)
 8000748:	2200      	movs	r2, #0
 800074a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 800074c:	4b1c      	ldr	r3, [pc, #112]	@ (80007c0 <MX_CAN1_Init+0x98>)
 800074e:	2200      	movs	r2, #0
 8000750:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000752:	4b1b      	ldr	r3, [pc, #108]	@ (80007c0 <MX_CAN1_Init+0x98>)
 8000754:	2200      	movs	r2, #0
 8000756:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000758:	4b19      	ldr	r3, [pc, #100]	@ (80007c0 <MX_CAN1_Init+0x98>)
 800075a:	2200      	movs	r2, #0
 800075c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800075e:	4b18      	ldr	r3, [pc, #96]	@ (80007c0 <MX_CAN1_Init+0x98>)
 8000760:	2200      	movs	r2, #0
 8000762:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000764:	4b16      	ldr	r3, [pc, #88]	@ (80007c0 <MX_CAN1_Init+0x98>)
 8000766:	2200      	movs	r2, #0
 8000768:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800076a:	4b15      	ldr	r3, [pc, #84]	@ (80007c0 <MX_CAN1_Init+0x98>)
 800076c:	2200      	movs	r2, #0
 800076e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000770:	4b13      	ldr	r3, [pc, #76]	@ (80007c0 <MX_CAN1_Init+0x98>)
 8000772:	2200      	movs	r2, #0
 8000774:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000776:	4b12      	ldr	r3, [pc, #72]	@ (80007c0 <MX_CAN1_Init+0x98>)
 8000778:	2200      	movs	r2, #0
 800077a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800077c:	4810      	ldr	r0, [pc, #64]	@ (80007c0 <MX_CAN1_Init+0x98>)
 800077e:	f000 ff75 	bl	800166c <HAL_CAN_Init>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_CAN1_Init+0x64>
  {
    Error_Handler();
 8000788:	f000 fa30 	bl	8000bec <Error_Handler>
  	  FilterMode, Maskenmodus (ausgewählte Bits vergleichen) oder Listenmodus (vollständige IDs vergleichen)
  	  Filter Scale, Verwendung eines 32-Bit-Registers oder zweier 16-Bit-Register
  	  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
  */

  canfilterconfig_DIC.FilterBank = 18;  // which filter bank to use from the assigned ones
 800078c:	2312      	movs	r3, #18
 800078e:	61fb      	str	r3, [r7, #28]
  canfilterconfig_DIC.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000790:	2300      	movs	r3, #0
 8000792:	61bb      	str	r3, [r7, #24]
  canfilterconfig_DIC.FilterIdHigh = 0x500<<5;
 8000794:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8000798:	60bb      	str	r3, [r7, #8]
  canfilterconfig_DIC.FilterIdLow = 0;
 800079a:	2300      	movs	r3, #0
 800079c:	60fb      	str	r3, [r7, #12]
  canfilterconfig_DIC.FilterMode = CAN_FILTERMODE_IDLIST;	//Mask or List
 800079e:	2301      	movs	r3, #1
 80007a0:	623b      	str	r3, [r7, #32]
  canfilterconfig_DIC.FilterScale = CAN_FILTERSCALE_32BIT;
 80007a2:	2301      	movs	r3, #1
 80007a4:	627b      	str	r3, [r7, #36]	@ 0x24
  canfilterconfig_DIC.SlaveStartFilterBank = 20;  // how many filters to assign to the CAN1 (master can)
 80007a6:	2314      	movs	r3, #20
 80007a8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig_DIC);
 80007aa:	f107 0308 	add.w	r3, r7, #8
 80007ae:	4619      	mov	r1, r3
 80007b0:	4803      	ldr	r0, [pc, #12]	@ (80007c0 <MX_CAN1_Init+0x98>)
 80007b2:	f001 f857 	bl	8001864 <HAL_CAN_ConfigFilter>


  /* USER CODE END CAN1_Init 2 */

}
 80007b6:	bf00      	nop
 80007b8:	3730      	adds	r7, #48	@ 0x30
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	20000284 	.word	0x20000284
 80007c4:	40006400 	.word	0x40006400

080007c8 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 80007cc:	4b16      	ldr	r3, [pc, #88]	@ (8000828 <MX_CAN2_Init+0x60>)
 80007ce:	4a17      	ldr	r2, [pc, #92]	@ (800082c <MX_CAN2_Init+0x64>)
 80007d0:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 80007d2:	4b15      	ldr	r3, [pc, #84]	@ (8000828 <MX_CAN2_Init+0x60>)
 80007d4:	2210      	movs	r2, #16
 80007d6:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 80007d8:	4b13      	ldr	r3, [pc, #76]	@ (8000828 <MX_CAN2_Init+0x60>)
 80007da:	2200      	movs	r2, #0
 80007dc:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80007de:	4b12      	ldr	r3, [pc, #72]	@ (8000828 <MX_CAN2_Init+0x60>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 80007e4:	4b10      	ldr	r3, [pc, #64]	@ (8000828 <MX_CAN2_Init+0x60>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 80007ea:	4b0f      	ldr	r3, [pc, #60]	@ (8000828 <MX_CAN2_Init+0x60>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 80007f0:	4b0d      	ldr	r3, [pc, #52]	@ (8000828 <MX_CAN2_Init+0x60>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 80007f6:	4b0c      	ldr	r3, [pc, #48]	@ (8000828 <MX_CAN2_Init+0x60>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 80007fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000828 <MX_CAN2_Init+0x60>)
 80007fe:	2200      	movs	r2, #0
 8000800:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8000802:	4b09      	ldr	r3, [pc, #36]	@ (8000828 <MX_CAN2_Init+0x60>)
 8000804:	2200      	movs	r2, #0
 8000806:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8000808:	4b07      	ldr	r3, [pc, #28]	@ (8000828 <MX_CAN2_Init+0x60>)
 800080a:	2200      	movs	r2, #0
 800080c:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 800080e:	4b06      	ldr	r3, [pc, #24]	@ (8000828 <MX_CAN2_Init+0x60>)
 8000810:	2200      	movs	r2, #0
 8000812:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8000814:	4804      	ldr	r0, [pc, #16]	@ (8000828 <MX_CAN2_Init+0x60>)
 8000816:	f000 ff29 	bl	800166c <HAL_CAN_Init>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d001      	beq.n	8000824 <MX_CAN2_Init+0x5c>
  {
    Error_Handler();
 8000820:	f000 f9e4 	bl	8000bec <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8000824:	bf00      	nop
 8000826:	bd80      	pop	{r7, pc}
 8000828:	200002ac 	.word	0x200002ac
 800082c:	40006800 	.word	0x40006800

08000830 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b08c      	sub	sp, #48	@ 0x30
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000838:	f107 031c 	add.w	r3, r7, #28
 800083c:	2200      	movs	r2, #0
 800083e:	601a      	str	r2, [r3, #0]
 8000840:	605a      	str	r2, [r3, #4]
 8000842:	609a      	str	r2, [r3, #8]
 8000844:	60da      	str	r2, [r3, #12]
 8000846:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	4a53      	ldr	r2, [pc, #332]	@ (800099c <HAL_CAN_MspInit+0x16c>)
 800084e:	4293      	cmp	r3, r2
 8000850:	d146      	bne.n	80008e0 <HAL_CAN_MspInit+0xb0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000852:	4b53      	ldr	r3, [pc, #332]	@ (80009a0 <HAL_CAN_MspInit+0x170>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	3301      	adds	r3, #1
 8000858:	4a51      	ldr	r2, [pc, #324]	@ (80009a0 <HAL_CAN_MspInit+0x170>)
 800085a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800085c:	4b50      	ldr	r3, [pc, #320]	@ (80009a0 <HAL_CAN_MspInit+0x170>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	2b01      	cmp	r3, #1
 8000862:	d10d      	bne.n	8000880 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000864:	2300      	movs	r3, #0
 8000866:	61bb      	str	r3, [r7, #24]
 8000868:	4b4e      	ldr	r3, [pc, #312]	@ (80009a4 <HAL_CAN_MspInit+0x174>)
 800086a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800086c:	4a4d      	ldr	r2, [pc, #308]	@ (80009a4 <HAL_CAN_MspInit+0x174>)
 800086e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000872:	6413      	str	r3, [r2, #64]	@ 0x40
 8000874:	4b4b      	ldr	r3, [pc, #300]	@ (80009a4 <HAL_CAN_MspInit+0x174>)
 8000876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000878:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800087c:	61bb      	str	r3, [r7, #24]
 800087e:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000880:	2300      	movs	r3, #0
 8000882:	617b      	str	r3, [r7, #20]
 8000884:	4b47      	ldr	r3, [pc, #284]	@ (80009a4 <HAL_CAN_MspInit+0x174>)
 8000886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000888:	4a46      	ldr	r2, [pc, #280]	@ (80009a4 <HAL_CAN_MspInit+0x174>)
 800088a:	f043 0302 	orr.w	r3, r3, #2
 800088e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000890:	4b44      	ldr	r3, [pc, #272]	@ (80009a4 <HAL_CAN_MspInit+0x174>)
 8000892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000894:	f003 0302 	and.w	r3, r3, #2
 8000898:	617b      	str	r3, [r7, #20]
 800089a:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800089c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80008a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008a2:	2302      	movs	r3, #2
 80008a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a6:	2300      	movs	r3, #0
 80008a8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008aa:	2303      	movs	r3, #3
 80008ac:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80008ae:	2309      	movs	r3, #9
 80008b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008b2:	f107 031c 	add.w	r3, r7, #28
 80008b6:	4619      	mov	r1, r3
 80008b8:	483b      	ldr	r0, [pc, #236]	@ (80009a8 <HAL_CAN_MspInit+0x178>)
 80008ba:	f001 fbed 	bl	8002098 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 80008be:	2200      	movs	r2, #0
 80008c0:	2100      	movs	r1, #0
 80008c2:	2013      	movs	r0, #19
 80008c4:	f001 fbb1 	bl	800202a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 80008c8:	2013      	movs	r0, #19
 80008ca:	f001 fbca 	bl	8002062 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80008ce:	2200      	movs	r2, #0
 80008d0:	2100      	movs	r1, #0
 80008d2:	2014      	movs	r0, #20
 80008d4:	f001 fba9 	bl	800202a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80008d8:	2014      	movs	r0, #20
 80008da:	f001 fbc2 	bl	8002062 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 80008de:	e058      	b.n	8000992 <HAL_CAN_MspInit+0x162>
  else if(canHandle->Instance==CAN2)
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	4a31      	ldr	r2, [pc, #196]	@ (80009ac <HAL_CAN_MspInit+0x17c>)
 80008e6:	4293      	cmp	r3, r2
 80008e8:	d153      	bne.n	8000992 <HAL_CAN_MspInit+0x162>
    __HAL_RCC_CAN2_CLK_ENABLE();
 80008ea:	2300      	movs	r3, #0
 80008ec:	613b      	str	r3, [r7, #16]
 80008ee:	4b2d      	ldr	r3, [pc, #180]	@ (80009a4 <HAL_CAN_MspInit+0x174>)
 80008f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008f2:	4a2c      	ldr	r2, [pc, #176]	@ (80009a4 <HAL_CAN_MspInit+0x174>)
 80008f4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80008f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80008fa:	4b2a      	ldr	r3, [pc, #168]	@ (80009a4 <HAL_CAN_MspInit+0x174>)
 80008fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008fe:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000902:	613b      	str	r3, [r7, #16]
 8000904:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000906:	4b26      	ldr	r3, [pc, #152]	@ (80009a0 <HAL_CAN_MspInit+0x170>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	3301      	adds	r3, #1
 800090c:	4a24      	ldr	r2, [pc, #144]	@ (80009a0 <HAL_CAN_MspInit+0x170>)
 800090e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000910:	4b23      	ldr	r3, [pc, #140]	@ (80009a0 <HAL_CAN_MspInit+0x170>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	2b01      	cmp	r3, #1
 8000916:	d10d      	bne.n	8000934 <HAL_CAN_MspInit+0x104>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000918:	2300      	movs	r3, #0
 800091a:	60fb      	str	r3, [r7, #12]
 800091c:	4b21      	ldr	r3, [pc, #132]	@ (80009a4 <HAL_CAN_MspInit+0x174>)
 800091e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000920:	4a20      	ldr	r2, [pc, #128]	@ (80009a4 <HAL_CAN_MspInit+0x174>)
 8000922:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000926:	6413      	str	r3, [r2, #64]	@ 0x40
 8000928:	4b1e      	ldr	r3, [pc, #120]	@ (80009a4 <HAL_CAN_MspInit+0x174>)
 800092a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800092c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000930:	60fb      	str	r3, [r7, #12]
 8000932:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000934:	2300      	movs	r3, #0
 8000936:	60bb      	str	r3, [r7, #8]
 8000938:	4b1a      	ldr	r3, [pc, #104]	@ (80009a4 <HAL_CAN_MspInit+0x174>)
 800093a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800093c:	4a19      	ldr	r2, [pc, #100]	@ (80009a4 <HAL_CAN_MspInit+0x174>)
 800093e:	f043 0302 	orr.w	r3, r3, #2
 8000942:	6313      	str	r3, [r2, #48]	@ 0x30
 8000944:	4b17      	ldr	r3, [pc, #92]	@ (80009a4 <HAL_CAN_MspInit+0x174>)
 8000946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000948:	f003 0302 	and.w	r3, r3, #2
 800094c:	60bb      	str	r3, [r7, #8]
 800094e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8000950:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000954:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000956:	2302      	movs	r3, #2
 8000958:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095a:	2300      	movs	r3, #0
 800095c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800095e:	2303      	movs	r3, #3
 8000960:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8000962:	2309      	movs	r3, #9
 8000964:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000966:	f107 031c 	add.w	r3, r7, #28
 800096a:	4619      	mov	r1, r3
 800096c:	480e      	ldr	r0, [pc, #56]	@ (80009a8 <HAL_CAN_MspInit+0x178>)
 800096e:	f001 fb93 	bl	8002098 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_TX_IRQn, 0, 0);
 8000972:	2200      	movs	r2, #0
 8000974:	2100      	movs	r1, #0
 8000976:	203f      	movs	r0, #63	@ 0x3f
 8000978:	f001 fb57 	bl	800202a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 800097c:	203f      	movs	r0, #63	@ 0x3f
 800097e:	f001 fb70 	bl	8002062 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8000982:	2200      	movs	r2, #0
 8000984:	2100      	movs	r1, #0
 8000986:	2040      	movs	r0, #64	@ 0x40
 8000988:	f001 fb4f 	bl	800202a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 800098c:	2040      	movs	r0, #64	@ 0x40
 800098e:	f001 fb68 	bl	8002062 <HAL_NVIC_EnableIRQ>
}
 8000992:	bf00      	nop
 8000994:	3730      	adds	r7, #48	@ 0x30
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	40006400 	.word	0x40006400
 80009a0:	200002d4 	.word	0x200002d4
 80009a4:	40023800 	.word	0x40023800
 80009a8:	40020400 	.word	0x40020400
 80009ac:	40006800 	.word	0x40006800

080009b0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b08a      	sub	sp, #40	@ 0x28
 80009b4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009b6:	f107 0314 	add.w	r3, r7, #20
 80009ba:	2200      	movs	r2, #0
 80009bc:	601a      	str	r2, [r3, #0]
 80009be:	605a      	str	r2, [r3, #4]
 80009c0:	609a      	str	r2, [r3, #8]
 80009c2:	60da      	str	r2, [r3, #12]
 80009c4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009c6:	2300      	movs	r3, #0
 80009c8:	613b      	str	r3, [r7, #16]
 80009ca:	4b27      	ldr	r3, [pc, #156]	@ (8000a68 <MX_GPIO_Init+0xb8>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ce:	4a26      	ldr	r2, [pc, #152]	@ (8000a68 <MX_GPIO_Init+0xb8>)
 80009d0:	f043 0304 	orr.w	r3, r3, #4
 80009d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009d6:	4b24      	ldr	r3, [pc, #144]	@ (8000a68 <MX_GPIO_Init+0xb8>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009da:	f003 0304 	and.w	r3, r3, #4
 80009de:	613b      	str	r3, [r7, #16]
 80009e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009e2:	2300      	movs	r3, #0
 80009e4:	60fb      	str	r3, [r7, #12]
 80009e6:	4b20      	ldr	r3, [pc, #128]	@ (8000a68 <MX_GPIO_Init+0xb8>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ea:	4a1f      	ldr	r2, [pc, #124]	@ (8000a68 <MX_GPIO_Init+0xb8>)
 80009ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009f2:	4b1d      	ldr	r3, [pc, #116]	@ (8000a68 <MX_GPIO_Init+0xb8>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009fa:	60fb      	str	r3, [r7, #12]
 80009fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009fe:	2300      	movs	r3, #0
 8000a00:	60bb      	str	r3, [r7, #8]
 8000a02:	4b19      	ldr	r3, [pc, #100]	@ (8000a68 <MX_GPIO_Init+0xb8>)
 8000a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a06:	4a18      	ldr	r2, [pc, #96]	@ (8000a68 <MX_GPIO_Init+0xb8>)
 8000a08:	f043 0301 	orr.w	r3, r3, #1
 8000a0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a0e:	4b16      	ldr	r3, [pc, #88]	@ (8000a68 <MX_GPIO_Init+0xb8>)
 8000a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a12:	f003 0301 	and.w	r3, r3, #1
 8000a16:	60bb      	str	r3, [r7, #8]
 8000a18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	607b      	str	r3, [r7, #4]
 8000a1e:	4b12      	ldr	r3, [pc, #72]	@ (8000a68 <MX_GPIO_Init+0xb8>)
 8000a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a22:	4a11      	ldr	r2, [pc, #68]	@ (8000a68 <MX_GPIO_Init+0xb8>)
 8000a24:	f043 0302 	orr.w	r3, r3, #2
 8000a28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a2a:	4b0f      	ldr	r3, [pc, #60]	@ (8000a68 <MX_GPIO_Init+0xb8>)
 8000a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a2e:	f003 0302 	and.w	r3, r3, #2
 8000a32:	607b      	str	r3, [r7, #4]
 8000a34:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_GN_Pin|LED_YW_Pin|LED_RD_Pin, GPIO_PIN_RESET);
 8000a36:	2200      	movs	r2, #0
 8000a38:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8000a3c:	480b      	ldr	r0, [pc, #44]	@ (8000a6c <MX_GPIO_Init+0xbc>)
 8000a3e:	f001 fcc9 	bl	80023d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_GN_Pin|LED_YW_Pin|LED_RD_Pin;
 8000a42:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000a46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a48:	2301      	movs	r3, #1
 8000a4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a50:	2300      	movs	r3, #0
 8000a52:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a54:	f107 0314 	add.w	r3, r7, #20
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4804      	ldr	r0, [pc, #16]	@ (8000a6c <MX_GPIO_Init+0xbc>)
 8000a5c:	f001 fb1c 	bl	8002098 <HAL_GPIO_Init>

}
 8000a60:	bf00      	nop
 8000a62:	3728      	adds	r7, #40	@ 0x28
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	40023800 	.word	0x40023800
 8000a6c:	40020800 	.word	0x40020800

08000a70 <gpio>:

/* USER CODE BEGIN 2 */
static uint64_t lastGN = 0;		// Zeitpunkt null
// Last GN nicht immer auf null setzen, immer auf den Wert in if-Bedingung, sondern auf now, also auf den Zeitpukt der if-Schleife , die Zeit vergangen ist

void gpio(){
 8000a70:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000a74:	b082      	sub	sp, #8
 8000a76:	af00      	add	r7, sp, #0

	//LED grün (blinkend)
		uint64_t now = HAL_GetTick();	// Zeitpunkt jetzt
 8000a78:	f000 fb60 	bl	800113c <HAL_GetTick>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2200      	movs	r2, #0
 8000a80:	4698      	mov	r8, r3
 8000a82:	4691      	mov	r9, r2
 8000a84:	e9c7 8900 	strd	r8, r9, [r7]
		if(now - lastGN >= 2000){
 8000a88:	4b0d      	ldr	r3, [pc, #52]	@ (8000ac0 <gpio+0x50>)
 8000a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a8e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000a92:	1a84      	subs	r4, r0, r2
 8000a94:	eb61 0503 	sbc.w	r5, r1, r3
 8000a98:	f5b4 6ffa 	cmp.w	r4, #2000	@ 0x7d0
 8000a9c:	f175 0300 	sbcs.w	r3, r5, #0
 8000aa0:	d309      	bcc.n	8000ab6 <gpio+0x46>
			HAL_GPIO_TogglePin(LED_GN_GPIO_Port, LED_GN_Pin);
 8000aa2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000aa6:	4807      	ldr	r0, [pc, #28]	@ (8000ac4 <gpio+0x54>)
 8000aa8:	f001 fcac 	bl	8002404 <HAL_GPIO_TogglePin>
			lastGN = now;				// TogglePin wieder aufrufen
 8000aac:	4904      	ldr	r1, [pc, #16]	@ (8000ac0 <gpio+0x50>)
 8000aae:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000ab2:	e9c1 2300 	strd	r2, r3, [r1]
		}
}
 8000ab6:	bf00      	nop
 8000ab8:	3708      	adds	r7, #8
 8000aba:	46bd      	mov	sp, r7
 8000abc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000ac0:	200002d8 	.word	0x200002d8
 8000ac4:	40020800 	.word	0x40020800

08000ac8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000acc:	f000 fad2 	bl	8001074 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ad0:	f000 f846 	bl	8000b60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ad4:	f7ff ff6c 	bl	80009b0 <MX_GPIO_Init>
  MX_TIM9_Init();
 8000ad8:	f000 f9ae 	bl	8000e38 <MX_TIM9_Init>
  MX_ADC1_Init();
 8000adc:	f7ff fd0c 	bl	80004f8 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000ae0:	f7ff fd5c 	bl	800059c <MX_ADC2_Init>
  MX_CAN1_Init();
 8000ae4:	f7ff fe20 	bl	8000728 <MX_CAN1_Init>
  MX_CAN2_Init();
 8000ae8:	f7ff fe6e 	bl	80007c8 <MX_CAN2_Init>
  MX_USB_DEVICE_Init();
 8000aec:	f007 f856 	bl	8007b9c <MX_USB_DEVICE_Init>
  MX_TIM2_Init();
 8000af0:	f000 f956 	bl	8000da0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(LED_GN_GPIO_Port, LED_GN_Pin, GPIO_PIN_SET);
 8000af4:	2201      	movs	r2, #1
 8000af6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000afa:	4816      	ldr	r0, [pc, #88]	@ (8000b54 <main+0x8c>)
 8000afc:	f001 fc6a 	bl	80023d4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_YW_GPIO_Port, LED_YW_Pin, GPIO_PIN_SET);
 8000b00:	2201      	movs	r2, #1
 8000b02:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b06:	4813      	ldr	r0, [pc, #76]	@ (8000b54 <main+0x8c>)
 8000b08:	f001 fc64 	bl	80023d4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_RD_GPIO_Port, LED_RD_Pin, GPIO_PIN_SET);
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b12:	4810      	ldr	r0, [pc, #64]	@ (8000b54 <main+0x8c>)
 8000b14:	f001 fc5e 	bl	80023d4 <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  gpio();
 8000b18:	f7ff ffaa 	bl	8000a70 <gpio>
	  //ErrorLed_Task(); damit wird ein Fehler angezeigt
	  TxData[0] = 0;
 8000b1c:	4b0e      	ldr	r3, [pc, #56]	@ (8000b58 <main+0x90>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	701a      	strb	r2, [r3, #0]
	  TxData[1] = 0;
 8000b22:	4b0d      	ldr	r3, [pc, #52]	@ (8000b58 <main+0x90>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	705a      	strb	r2, [r3, #1]
	  TxData[2] = 0;
 8000b28:	4b0b      	ldr	r3, [pc, #44]	@ (8000b58 <main+0x90>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	709a      	strb	r2, [r3, #2]
	  TxData[3] = 0;
 8000b2e:	4b0a      	ldr	r3, [pc, #40]	@ (8000b58 <main+0x90>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	70da      	strb	r2, [r3, #3]
	  TxData[4] = LED_State;
 8000b34:	4b09      	ldr	r3, [pc, #36]	@ (8000b5c <main+0x94>)
 8000b36:	781a      	ldrb	r2, [r3, #0]
 8000b38:	4b07      	ldr	r3, [pc, #28]	@ (8000b58 <main+0x90>)
 8000b3a:	711a      	strb	r2, [r3, #4]
	  TxData[5] = 0;
 8000b3c:	4b06      	ldr	r3, [pc, #24]	@ (8000b58 <main+0x90>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	715a      	strb	r2, [r3, #5]
	  TxData[6] = 0;
 8000b42:	4b05      	ldr	r3, [pc, #20]	@ (8000b58 <main+0x90>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	719a      	strb	r2, [r3, #6]
	  TxData[7] = 0;
 8000b48:	4b03      	ldr	r3, [pc, #12]	@ (8000b58 <main+0x90>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	71da      	strb	r2, [r3, #7]
  {
 8000b4e:	bf00      	nop
 8000b50:	e7e2      	b.n	8000b18 <main+0x50>
 8000b52:	bf00      	nop
 8000b54:	40020800 	.word	0x40020800
 8000b58:	2000027c 	.word	0x2000027c
 8000b5c:	200002e0 	.word	0x200002e0

08000b60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b092      	sub	sp, #72	@ 0x48
 8000b64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b66:	f107 0318 	add.w	r3, r7, #24
 8000b6a:	2230      	movs	r2, #48	@ 0x30
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f007 fd9a 	bl	80086a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b74:	1d3b      	adds	r3, r7, #4
 8000b76:	2200      	movs	r2, #0
 8000b78:	601a      	str	r2, [r3, #0]
 8000b7a:	605a      	str	r2, [r3, #4]
 8000b7c:	609a      	str	r2, [r3, #8]
 8000b7e:	60da      	str	r2, [r3, #12]
 8000b80:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b82:	2301      	movs	r3, #1
 8000b84:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b86:	2301      	movs	r3, #1
 8000b88:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b8a:	2302      	movs	r3, #2
 8000b8c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b8e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000b92:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000b94:	2319      	movs	r3, #25
 8000b96:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000b98:	23c0      	movs	r3, #192	@ 0xc0
 8000b9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b9c:	2302      	movs	r3, #2
 8000b9e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000ba0:	2304      	movs	r3, #4
 8000ba2:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ba4:	f107 0318 	add.w	r3, r7, #24
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f002 fe65 	bl	8003878 <HAL_RCC_OscConfig>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000bb4:	f000 f81a 	bl	8000bec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bb8:	230f      	movs	r3, #15
 8000bba:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bbc:	2302      	movs	r3, #2
 8000bbe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000bc4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000bc8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000bca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bce:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000bd0:	1d3b      	adds	r3, r7, #4
 8000bd2:	2103      	movs	r1, #3
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f003 f8a3 	bl	8003d20 <HAL_RCC_ClockConfig>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d001      	beq.n	8000be4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000be0:	f000 f804 	bl	8000bec <Error_Handler>
  }
}
 8000be4:	bf00      	nop
 8000be6:	3748      	adds	r7, #72	@ 0x48
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}

08000bec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bf0:	b672      	cpsid	i
}
 8000bf2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bf4:	bf00      	nop
 8000bf6:	e7fd      	b.n	8000bf4 <Error_Handler+0x8>

08000bf8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bfe:	2300      	movs	r3, #0
 8000c00:	607b      	str	r3, [r7, #4]
 8000c02:	4b0f      	ldr	r3, [pc, #60]	@ (8000c40 <HAL_MspInit+0x48>)
 8000c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c06:	4a0e      	ldr	r2, [pc, #56]	@ (8000c40 <HAL_MspInit+0x48>)
 8000c08:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c40 <HAL_MspInit+0x48>)
 8000c10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c16:	607b      	str	r3, [r7, #4]
 8000c18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	603b      	str	r3, [r7, #0]
 8000c1e:	4b08      	ldr	r3, [pc, #32]	@ (8000c40 <HAL_MspInit+0x48>)
 8000c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c22:	4a07      	ldr	r2, [pc, #28]	@ (8000c40 <HAL_MspInit+0x48>)
 8000c24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c28:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c2a:	4b05      	ldr	r3, [pc, #20]	@ (8000c40 <HAL_MspInit+0x48>)
 8000c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c32:	603b      	str	r3, [r7, #0]
 8000c34:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c36:	bf00      	nop
 8000c38:	370c      	adds	r7, #12
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bc80      	pop	{r7}
 8000c3e:	4770      	bx	lr
 8000c40:	40023800 	.word	0x40023800

08000c44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c48:	bf00      	nop
 8000c4a:	e7fd      	b.n	8000c48 <NMI_Handler+0x4>

08000c4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c50:	bf00      	nop
 8000c52:	e7fd      	b.n	8000c50 <HardFault_Handler+0x4>

08000c54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c58:	bf00      	nop
 8000c5a:	e7fd      	b.n	8000c58 <MemManage_Handler+0x4>

08000c5c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c60:	bf00      	nop
 8000c62:	e7fd      	b.n	8000c60 <BusFault_Handler+0x4>

08000c64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c68:	bf00      	nop
 8000c6a:	e7fd      	b.n	8000c68 <UsageFault_Handler+0x4>

08000c6c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c70:	bf00      	nop
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bc80      	pop	{r7}
 8000c76:	4770      	bx	lr

08000c78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c7c:	bf00      	nop
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bc80      	pop	{r7}
 8000c82:	4770      	bx	lr

08000c84 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c88:	bf00      	nop
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bc80      	pop	{r7}
 8000c8e:	4770      	bx	lr

08000c90 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c94:	f000 fa40 	bl	8001118 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c98:	bf00      	nop
 8000c9a:	bd80      	pop	{r7, pc}

08000c9c <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000ca0:	4802      	ldr	r0, [pc, #8]	@ (8000cac <CAN1_TX_IRQHandler+0x10>)
 8000ca2:	f000 febf 	bl	8001a24 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8000ca6:	bf00      	nop
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	20000284 	.word	0x20000284

08000cb0 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000cb4:	4802      	ldr	r0, [pc, #8]	@ (8000cc0 <CAN1_RX0_IRQHandler+0x10>)
 8000cb6:	f000 feb5 	bl	8001a24 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8000cba:	bf00      	nop
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	20000284 	.word	0x20000284

08000cc4 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8000cc8:	4802      	ldr	r0, [pc, #8]	@ (8000cd4 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8000cca:	f003 fa8c 	bl	80041e6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8000cce:	bf00      	nop
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	20000330 	.word	0x20000330

08000cd8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000cdc:	4802      	ldr	r0, [pc, #8]	@ (8000ce8 <TIM2_IRQHandler+0x10>)
 8000cde:	f003 fa82 	bl	80041e6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000ce2:	bf00      	nop
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	200002e8 	.word	0x200002e8

08000cec <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupts.
  */
void CAN2_TX_IRQHandler(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8000cf0:	4802      	ldr	r0, [pc, #8]	@ (8000cfc <CAN2_TX_IRQHandler+0x10>)
 8000cf2:	f000 fe97 	bl	8001a24 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 8000cf6:	bf00      	nop
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	200002ac 	.word	0x200002ac

08000d00 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8000d04:	4802      	ldr	r0, [pc, #8]	@ (8000d10 <CAN2_RX0_IRQHandler+0x10>)
 8000d06:	f000 fe8d 	bl	8001a24 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8000d0a:	bf00      	nop
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	200002ac 	.word	0x200002ac

08000d14 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000d18:	4802      	ldr	r0, [pc, #8]	@ (8000d24 <OTG_FS_IRQHandler+0x10>)
 8000d1a:	f001 fcbd 	bl	8002698 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d1e:	bf00      	nop
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	20001044 	.word	0x20001044

08000d28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b086      	sub	sp, #24
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d30:	4a14      	ldr	r2, [pc, #80]	@ (8000d84 <_sbrk+0x5c>)
 8000d32:	4b15      	ldr	r3, [pc, #84]	@ (8000d88 <_sbrk+0x60>)
 8000d34:	1ad3      	subs	r3, r2, r3
 8000d36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d3c:	4b13      	ldr	r3, [pc, #76]	@ (8000d8c <_sbrk+0x64>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d102      	bne.n	8000d4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d44:	4b11      	ldr	r3, [pc, #68]	@ (8000d8c <_sbrk+0x64>)
 8000d46:	4a12      	ldr	r2, [pc, #72]	@ (8000d90 <_sbrk+0x68>)
 8000d48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d4a:	4b10      	ldr	r3, [pc, #64]	@ (8000d8c <_sbrk+0x64>)
 8000d4c:	681a      	ldr	r2, [r3, #0]
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	4413      	add	r3, r2
 8000d52:	693a      	ldr	r2, [r7, #16]
 8000d54:	429a      	cmp	r2, r3
 8000d56:	d207      	bcs.n	8000d68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d58:	f007 fcbe 	bl	80086d8 <__errno>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	220c      	movs	r2, #12
 8000d60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d62:	f04f 33ff 	mov.w	r3, #4294967295
 8000d66:	e009      	b.n	8000d7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d68:	4b08      	ldr	r3, [pc, #32]	@ (8000d8c <_sbrk+0x64>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d6e:	4b07      	ldr	r3, [pc, #28]	@ (8000d8c <_sbrk+0x64>)
 8000d70:	681a      	ldr	r2, [r3, #0]
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	4413      	add	r3, r2
 8000d76:	4a05      	ldr	r2, [pc, #20]	@ (8000d8c <_sbrk+0x64>)
 8000d78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d7a:	68fb      	ldr	r3, [r7, #12]
}
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	3718      	adds	r7, #24
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	2000c000 	.word	0x2000c000
 8000d88:	00000400 	.word	0x00000400
 8000d8c:	200002e4 	.word	0x200002e4
 8000d90:	20001668 	.word	0x20001668

08000d94 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d98:	bf00      	nop
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bc80      	pop	{r7}
 8000d9e:	4770      	bx	lr

08000da0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim9;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b086      	sub	sp, #24
 8000da4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000da6:	f107 0308 	add.w	r3, r7, #8
 8000daa:	2200      	movs	r2, #0
 8000dac:	601a      	str	r2, [r3, #0]
 8000dae:	605a      	str	r2, [r3, #4]
 8000db0:	609a      	str	r2, [r3, #8]
 8000db2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000db4:	463b      	mov	r3, r7
 8000db6:	2200      	movs	r2, #0
 8000db8:	601a      	str	r2, [r3, #0]
 8000dba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000dbc:	4b1d      	ldr	r3, [pc, #116]	@ (8000e34 <MX_TIM2_Init+0x94>)
 8000dbe:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000dc2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48-1;
 8000dc4:	4b1b      	ldr	r3, [pc, #108]	@ (8000e34 <MX_TIM2_Init+0x94>)
 8000dc6:	222f      	movs	r2, #47	@ 0x2f
 8000dc8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dca:	4b1a      	ldr	r3, [pc, #104]	@ (8000e34 <MX_TIM2_Init+0x94>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 8000dd0:	4b18      	ldr	r3, [pc, #96]	@ (8000e34 <MX_TIM2_Init+0x94>)
 8000dd2:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000dd6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dd8:	4b16      	ldr	r3, [pc, #88]	@ (8000e34 <MX_TIM2_Init+0x94>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dde:	4b15      	ldr	r3, [pc, #84]	@ (8000e34 <MX_TIM2_Init+0x94>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000de4:	4813      	ldr	r0, [pc, #76]	@ (8000e34 <MX_TIM2_Init+0x94>)
 8000de6:	f003 f957 	bl	8004098 <HAL_TIM_Base_Init>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d001      	beq.n	8000df4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000df0:	f7ff fefc 	bl	8000bec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000df4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000df8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000dfa:	f107 0308 	add.w	r3, r7, #8
 8000dfe:	4619      	mov	r1, r3
 8000e00:	480c      	ldr	r0, [pc, #48]	@ (8000e34 <MX_TIM2_Init+0x94>)
 8000e02:	f003 fb7c 	bl	80044fe <HAL_TIM_ConfigClockSource>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d001      	beq.n	8000e10 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000e0c:	f7ff feee 	bl	8000bec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e10:	2300      	movs	r3, #0
 8000e12:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e14:	2300      	movs	r3, #0
 8000e16:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e18:	463b      	mov	r3, r7
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	4805      	ldr	r0, [pc, #20]	@ (8000e34 <MX_TIM2_Init+0x94>)
 8000e1e:	f003 ff9d 	bl	8004d5c <HAL_TIMEx_MasterConfigSynchronization>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d001      	beq.n	8000e2c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000e28:	f7ff fee0 	bl	8000bec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000e2c:	bf00      	nop
 8000e2e:	3718      	adds	r7, #24
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	200002e8 	.word	0x200002e8

08000e38 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b08e      	sub	sp, #56	@ 0x38
 8000e3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e3e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e42:	2200      	movs	r2, #0
 8000e44:	601a      	str	r2, [r3, #0]
 8000e46:	605a      	str	r2, [r3, #4]
 8000e48:	609a      	str	r2, [r3, #8]
 8000e4a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000e4c:	f107 0314 	add.w	r3, r7, #20
 8000e50:	2200      	movs	r2, #0
 8000e52:	601a      	str	r2, [r3, #0]
 8000e54:	605a      	str	r2, [r3, #4]
 8000e56:	609a      	str	r2, [r3, #8]
 8000e58:	60da      	str	r2, [r3, #12]
 8000e5a:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000e5c:	1d3b      	adds	r3, r7, #4
 8000e5e:	2200      	movs	r2, #0
 8000e60:	601a      	str	r2, [r3, #0]
 8000e62:	605a      	str	r2, [r3, #4]
 8000e64:	609a      	str	r2, [r3, #8]
 8000e66:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8000e68:	4b35      	ldr	r3, [pc, #212]	@ (8000f40 <MX_TIM9_Init+0x108>)
 8000e6a:	4a36      	ldr	r2, [pc, #216]	@ (8000f44 <MX_TIM9_Init+0x10c>)
 8000e6c:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8000e6e:	4b34      	ldr	r3, [pc, #208]	@ (8000f40 <MX_TIM9_Init+0x108>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e74:	4b32      	ldr	r3, [pc, #200]	@ (8000f40 <MX_TIM9_Init+0x108>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 8000e7a:	4b31      	ldr	r3, [pc, #196]	@ (8000f40 <MX_TIM9_Init+0x108>)
 8000e7c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000e80:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e82:	4b2f      	ldr	r3, [pc, #188]	@ (8000f40 <MX_TIM9_Init+0x108>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e88:	4b2d      	ldr	r3, [pc, #180]	@ (8000f40 <MX_TIM9_Init+0x108>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8000e8e:	482c      	ldr	r0, [pc, #176]	@ (8000f40 <MX_TIM9_Init+0x108>)
 8000e90:	f003 f902 	bl	8004098 <HAL_TIM_Base_Init>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <MX_TIM9_Init+0x66>
  {
    Error_Handler();
 8000e9a:	f7ff fea7 	bl	8000bec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e9e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ea2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8000ea4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	4825      	ldr	r0, [pc, #148]	@ (8000f40 <MX_TIM9_Init+0x108>)
 8000eac:	f003 fb27 	bl	80044fe <HAL_TIM_ConfigClockSource>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <MX_TIM9_Init+0x82>
  {
    Error_Handler();
 8000eb6:	f7ff fe99 	bl	8000bec <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim9) != HAL_OK)
 8000eba:	4821      	ldr	r0, [pc, #132]	@ (8000f40 <MX_TIM9_Init+0x108>)
 8000ebc:	f003 f93b 	bl	8004136 <HAL_TIM_IC_Init>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d001      	beq.n	8000eca <MX_TIM9_Init+0x92>
  {
    Error_Handler();
 8000ec6:	f7ff fe91 	bl	8000bec <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8000eca:	2304      	movs	r3, #4
 8000ecc:	617b      	str	r3, [r7, #20]
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 8000ece:	2360      	movs	r3, #96	@ 0x60
 8000ed0:	61bb      	str	r3, [r7, #24]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000ed2:	2302      	movs	r3, #2
 8000ed4:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerFilter = 0;
 8000eda:	2300      	movs	r3, #0
 8000edc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 8000ede:	f107 0314 	add.w	r3, r7, #20
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	4816      	ldr	r0, [pc, #88]	@ (8000f40 <MX_TIM9_Init+0x108>)
 8000ee6:	f003 fbd1 	bl	800468c <HAL_TIM_SlaveConfigSynchro>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <MX_TIM9_Init+0xbc>
  {
    Error_Handler();
 8000ef0:	f7ff fe7c 	bl	8000bec <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8000ef8:	2302      	movs	r3, #2
 8000efa:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000efc:	2300      	movs	r3, #0
 8000efe:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8000f00:	2300      	movs	r3, #0
 8000f02:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000f04:	1d3b      	adds	r3, r7, #4
 8000f06:	2200      	movs	r2, #0
 8000f08:	4619      	mov	r1, r3
 8000f0a:	480d      	ldr	r0, [pc, #52]	@ (8000f40 <MX_TIM9_Init+0x108>)
 8000f0c:	f003 fa5b 	bl	80043c6 <HAL_TIM_IC_ConfigChannel>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <MX_TIM9_Init+0xe2>
  {
    Error_Handler();
 8000f16:	f7ff fe69 	bl	8000bec <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000f1a:	2302      	movs	r3, #2
 8000f1c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000f22:	1d3b      	adds	r3, r7, #4
 8000f24:	2204      	movs	r2, #4
 8000f26:	4619      	mov	r1, r3
 8000f28:	4805      	ldr	r0, [pc, #20]	@ (8000f40 <MX_TIM9_Init+0x108>)
 8000f2a:	f003 fa4c 	bl	80043c6 <HAL_TIM_IC_ConfigChannel>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d001      	beq.n	8000f38 <MX_TIM9_Init+0x100>
  {
    Error_Handler();
 8000f34:	f7ff fe5a 	bl	8000bec <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8000f38:	bf00      	nop
 8000f3a:	3738      	adds	r7, #56	@ 0x38
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	20000330 	.word	0x20000330
 8000f44:	40014000 	.word	0x40014000

08000f48 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b08a      	sub	sp, #40	@ 0x28
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f50:	f107 0314 	add.w	r3, r7, #20
 8000f54:	2200      	movs	r2, #0
 8000f56:	601a      	str	r2, [r3, #0]
 8000f58:	605a      	str	r2, [r3, #4]
 8000f5a:	609a      	str	r2, [r3, #8]
 8000f5c:	60da      	str	r2, [r3, #12]
 8000f5e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000f68:	d116      	bne.n	8000f98 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	613b      	str	r3, [r7, #16]
 8000f6e:	4b29      	ldr	r3, [pc, #164]	@ (8001014 <HAL_TIM_Base_MspInit+0xcc>)
 8000f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f72:	4a28      	ldr	r2, [pc, #160]	@ (8001014 <HAL_TIM_Base_MspInit+0xcc>)
 8000f74:	f043 0301 	orr.w	r3, r3, #1
 8000f78:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f7a:	4b26      	ldr	r3, [pc, #152]	@ (8001014 <HAL_TIM_Base_MspInit+0xcc>)
 8000f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f7e:	f003 0301 	and.w	r3, r3, #1
 8000f82:	613b      	str	r3, [r7, #16]
 8000f84:	693b      	ldr	r3, [r7, #16]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000f86:	2200      	movs	r2, #0
 8000f88:	2100      	movs	r1, #0
 8000f8a:	201c      	movs	r0, #28
 8000f8c:	f001 f84d 	bl	800202a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f90:	201c      	movs	r0, #28
 8000f92:	f001 f866 	bl	8002062 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 8000f96:	e038      	b.n	800100a <HAL_TIM_Base_MspInit+0xc2>
  else if(tim_baseHandle->Instance==TIM9)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4a1e      	ldr	r2, [pc, #120]	@ (8001018 <HAL_TIM_Base_MspInit+0xd0>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d133      	bne.n	800100a <HAL_TIM_Base_MspInit+0xc2>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	60fb      	str	r3, [r7, #12]
 8000fa6:	4b1b      	ldr	r3, [pc, #108]	@ (8001014 <HAL_TIM_Base_MspInit+0xcc>)
 8000fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000faa:	4a1a      	ldr	r2, [pc, #104]	@ (8001014 <HAL_TIM_Base_MspInit+0xcc>)
 8000fac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000fb0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fb2:	4b18      	ldr	r3, [pc, #96]	@ (8001014 <HAL_TIM_Base_MspInit+0xcc>)
 8000fb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000fba:	60fb      	str	r3, [r7, #12]
 8000fbc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	60bb      	str	r3, [r7, #8]
 8000fc2:	4b14      	ldr	r3, [pc, #80]	@ (8001014 <HAL_TIM_Base_MspInit+0xcc>)
 8000fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc6:	4a13      	ldr	r2, [pc, #76]	@ (8001014 <HAL_TIM_Base_MspInit+0xcc>)
 8000fc8:	f043 0301 	orr.w	r3, r3, #1
 8000fcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fce:	4b11      	ldr	r3, [pc, #68]	@ (8001014 <HAL_TIM_Base_MspInit+0xcc>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd2:	f003 0301 	and.w	r3, r3, #1
 8000fd6:	60bb      	str	r3, [r7, #8]
 8000fd8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000fda:	2308      	movs	r3, #8
 8000fdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fde:	2302      	movs	r3, #2
 8000fe0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8000fea:	2303      	movs	r3, #3
 8000fec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fee:	f107 0314 	add.w	r3, r7, #20
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	4809      	ldr	r0, [pc, #36]	@ (800101c <HAL_TIM_Base_MspInit+0xd4>)
 8000ff6:	f001 f84f 	bl	8002098 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	2018      	movs	r0, #24
 8001000:	f001 f813 	bl	800202a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001004:	2018      	movs	r0, #24
 8001006:	f001 f82c 	bl	8002062 <HAL_NVIC_EnableIRQ>
}
 800100a:	bf00      	nop
 800100c:	3728      	adds	r7, #40	@ 0x28
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	40023800 	.word	0x40023800
 8001018:	40014000 	.word	0x40014000
 800101c:	40020000 	.word	0x40020000

08001020 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001020:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001058 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit 
 8001024:	f7ff feb6 	bl	8000d94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001028:	480c      	ldr	r0, [pc, #48]	@ (800105c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800102a:	490d      	ldr	r1, [pc, #52]	@ (8001060 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800102c:	4a0d      	ldr	r2, [pc, #52]	@ (8001064 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800102e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001030:	e002      	b.n	8001038 <LoopCopyDataInit>

08001032 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001032:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001034:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001036:	3304      	adds	r3, #4

08001038 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001038:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800103a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800103c:	d3f9      	bcc.n	8001032 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800103e:	4a0a      	ldr	r2, [pc, #40]	@ (8001068 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001040:	4c0a      	ldr	r4, [pc, #40]	@ (800106c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001042:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001044:	e001      	b.n	800104a <LoopFillZerobss>

08001046 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001046:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001048:	3204      	adds	r2, #4

0800104a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800104a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800104c:	d3fb      	bcc.n	8001046 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800104e:	f007 fb49 	bl	80086e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001052:	f7ff fd39 	bl	8000ac8 <main>
  bx  lr    
 8001056:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001058:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 800105c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001060:	200001cc 	.word	0x200001cc
  ldr r2, =_sidata
 8001064:	08008840 	.word	0x08008840
  ldr r2, =_sbss
 8001068:	200001d0 	.word	0x200001d0
  ldr r4, =_ebss
 800106c:	20001668 	.word	0x20001668

08001070 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001070:	e7fe      	b.n	8001070 <ADC_IRQHandler>
	...

08001074 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001078:	4b0e      	ldr	r3, [pc, #56]	@ (80010b4 <HAL_Init+0x40>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4a0d      	ldr	r2, [pc, #52]	@ (80010b4 <HAL_Init+0x40>)
 800107e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001082:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8001084:	4b0b      	ldr	r3, [pc, #44]	@ (80010b4 <HAL_Init+0x40>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	4a0a      	ldr	r2, [pc, #40]	@ (80010b4 <HAL_Init+0x40>)
 800108a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800108e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001090:	4b08      	ldr	r3, [pc, #32]	@ (80010b4 <HAL_Init+0x40>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4a07      	ldr	r2, [pc, #28]	@ (80010b4 <HAL_Init+0x40>)
 8001096:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800109a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800109c:	2003      	movs	r0, #3
 800109e:	f000 ffb9 	bl	8002014 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010a2:	200f      	movs	r0, #15
 80010a4:	f000 f808 	bl	80010b8 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80010a8:	f7ff fda6 	bl	8000bf8 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80010ac:	2300      	movs	r3, #0
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	40023c00 	.word	0x40023c00

080010b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010c0:	4b12      	ldr	r3, [pc, #72]	@ (800110c <HAL_InitTick+0x54>)
 80010c2:	681a      	ldr	r2, [r3, #0]
 80010c4:	4b12      	ldr	r3, [pc, #72]	@ (8001110 <HAL_InitTick+0x58>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	4619      	mov	r1, r3
 80010ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80010d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80010d6:	4618      	mov	r0, r3
 80010d8:	f000 ffd1 	bl	800207e <HAL_SYSTICK_Config>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010e2:	2301      	movs	r3, #1
 80010e4:	e00e      	b.n	8001104 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2b0f      	cmp	r3, #15
 80010ea:	d80a      	bhi.n	8001102 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010ec:	2200      	movs	r2, #0
 80010ee:	6879      	ldr	r1, [r7, #4]
 80010f0:	f04f 30ff 	mov.w	r0, #4294967295
 80010f4:	f000 ff99 	bl	800202a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010f8:	4a06      	ldr	r2, [pc, #24]	@ (8001114 <HAL_InitTick+0x5c>)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010fe:	2300      	movs	r3, #0
 8001100:	e000      	b.n	8001104 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001102:	2301      	movs	r3, #1
}
 8001104:	4618      	mov	r0, r3
 8001106:	3708      	adds	r7, #8
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	20000000 	.word	0x20000000
 8001110:	20000008 	.word	0x20000008
 8001114:	20000004 	.word	0x20000004

08001118 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800111c:	4b05      	ldr	r3, [pc, #20]	@ (8001134 <HAL_IncTick+0x1c>)
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	461a      	mov	r2, r3
 8001122:	4b05      	ldr	r3, [pc, #20]	@ (8001138 <HAL_IncTick+0x20>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	4413      	add	r3, r2
 8001128:	4a03      	ldr	r2, [pc, #12]	@ (8001138 <HAL_IncTick+0x20>)
 800112a:	6013      	str	r3, [r2, #0]
}
 800112c:	bf00      	nop
 800112e:	46bd      	mov	sp, r7
 8001130:	bc80      	pop	{r7}
 8001132:	4770      	bx	lr
 8001134:	20000008 	.word	0x20000008
 8001138:	20000378 	.word	0x20000378

0800113c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
  return uwTick;
 8001140:	4b02      	ldr	r3, [pc, #8]	@ (800114c <HAL_GetTick+0x10>)
 8001142:	681b      	ldr	r3, [r3, #0]
}
 8001144:	4618      	mov	r0, r3
 8001146:	46bd      	mov	sp, r7
 8001148:	bc80      	pop	{r7}
 800114a:	4770      	bx	lr
 800114c:	20000378 	.word	0x20000378

08001150 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b084      	sub	sp, #16
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001158:	f7ff fff0 	bl	800113c <HAL_GetTick>
 800115c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001168:	d005      	beq.n	8001176 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800116a:	4b0a      	ldr	r3, [pc, #40]	@ (8001194 <HAL_Delay+0x44>)
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	461a      	mov	r2, r3
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	4413      	add	r3, r2
 8001174:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001176:	bf00      	nop
 8001178:	f7ff ffe0 	bl	800113c <HAL_GetTick>
 800117c:	4602      	mov	r2, r0
 800117e:	68bb      	ldr	r3, [r7, #8]
 8001180:	1ad3      	subs	r3, r2, r3
 8001182:	68fa      	ldr	r2, [r7, #12]
 8001184:	429a      	cmp	r2, r3
 8001186:	d8f7      	bhi.n	8001178 <HAL_Delay+0x28>
  {
  }
}
 8001188:	bf00      	nop
 800118a:	bf00      	nop
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	20000008 	.word	0x20000008

08001198 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b084      	sub	sp, #16
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011a0:	2300      	movs	r3, #0
 80011a2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d101      	bne.n	80011ae <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80011aa:	2301      	movs	r3, #1
 80011ac:	e033      	b.n	8001216 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d109      	bne.n	80011ca <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80011b6:	6878      	ldr	r0, [r7, #4]
 80011b8:	f7ff fa42 	bl	8000640 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2200      	movs	r2, #0
 80011c0:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2200      	movs	r2, #0
 80011c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ce:	f003 0310 	and.w	r3, r3, #16
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d118      	bne.n	8001208 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011da:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80011de:	f023 0302 	bic.w	r3, r3, #2
 80011e2:	f043 0202 	orr.w	r2, r3, #2
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80011ea:	6878      	ldr	r0, [r7, #4]
 80011ec:	f000 f938 	bl	8001460 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2200      	movs	r2, #0
 80011f4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011fa:	f023 0303 	bic.w	r3, r3, #3
 80011fe:	f043 0201 	orr.w	r2, r3, #1
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	641a      	str	r2, [r3, #64]	@ 0x40
 8001206:	e001      	b.n	800120c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001208:	2301      	movs	r3, #1
 800120a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2200      	movs	r2, #0
 8001210:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001214:	7bfb      	ldrb	r3, [r7, #15]
}
 8001216:	4618      	mov	r0, r3
 8001218:	3710      	adds	r7, #16
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
	...

08001220 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001220:	b480      	push	{r7}
 8001222:	b085      	sub	sp, #20
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
 8001228:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800122a:	2300      	movs	r3, #0
 800122c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001234:	2b01      	cmp	r3, #1
 8001236:	d101      	bne.n	800123c <HAL_ADC_ConfigChannel+0x1c>
 8001238:	2302      	movs	r3, #2
 800123a:	e103      	b.n	8001444 <HAL_ADC_ConfigChannel+0x224>
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	2201      	movs	r2, #1
 8001240:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	2b09      	cmp	r3, #9
 800124a:	d925      	bls.n	8001298 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	68d9      	ldr	r1, [r3, #12]
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	b29b      	uxth	r3, r3
 8001258:	461a      	mov	r2, r3
 800125a:	4613      	mov	r3, r2
 800125c:	005b      	lsls	r3, r3, #1
 800125e:	4413      	add	r3, r2
 8001260:	3b1e      	subs	r3, #30
 8001262:	2207      	movs	r2, #7
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	43da      	mvns	r2, r3
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	400a      	ands	r2, r1
 8001270:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	68d9      	ldr	r1, [r3, #12]
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	689a      	ldr	r2, [r3, #8]
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	b29b      	uxth	r3, r3
 8001282:	4618      	mov	r0, r3
 8001284:	4603      	mov	r3, r0
 8001286:	005b      	lsls	r3, r3, #1
 8001288:	4403      	add	r3, r0
 800128a:	3b1e      	subs	r3, #30
 800128c:	409a      	lsls	r2, r3
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	430a      	orrs	r2, r1
 8001294:	60da      	str	r2, [r3, #12]
 8001296:	e022      	b.n	80012de <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	6919      	ldr	r1, [r3, #16]
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	b29b      	uxth	r3, r3
 80012a4:	461a      	mov	r2, r3
 80012a6:	4613      	mov	r3, r2
 80012a8:	005b      	lsls	r3, r3, #1
 80012aa:	4413      	add	r3, r2
 80012ac:	2207      	movs	r2, #7
 80012ae:	fa02 f303 	lsl.w	r3, r2, r3
 80012b2:	43da      	mvns	r2, r3
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	400a      	ands	r2, r1
 80012ba:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	6919      	ldr	r1, [r3, #16]
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	689a      	ldr	r2, [r3, #8]
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	b29b      	uxth	r3, r3
 80012cc:	4618      	mov	r0, r3
 80012ce:	4603      	mov	r3, r0
 80012d0:	005b      	lsls	r3, r3, #1
 80012d2:	4403      	add	r3, r0
 80012d4:	409a      	lsls	r2, r3
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	430a      	orrs	r2, r1
 80012dc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	2b06      	cmp	r3, #6
 80012e4:	d824      	bhi.n	8001330 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	685a      	ldr	r2, [r3, #4]
 80012f0:	4613      	mov	r3, r2
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	4413      	add	r3, r2
 80012f6:	3b05      	subs	r3, #5
 80012f8:	221f      	movs	r2, #31
 80012fa:	fa02 f303 	lsl.w	r3, r2, r3
 80012fe:	43da      	mvns	r2, r3
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	400a      	ands	r2, r1
 8001306:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	b29b      	uxth	r3, r3
 8001314:	4618      	mov	r0, r3
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	685a      	ldr	r2, [r3, #4]
 800131a:	4613      	mov	r3, r2
 800131c:	009b      	lsls	r3, r3, #2
 800131e:	4413      	add	r3, r2
 8001320:	3b05      	subs	r3, #5
 8001322:	fa00 f203 	lsl.w	r2, r0, r3
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	430a      	orrs	r2, r1
 800132c:	635a      	str	r2, [r3, #52]	@ 0x34
 800132e:	e04c      	b.n	80013ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	2b0c      	cmp	r3, #12
 8001336:	d824      	bhi.n	8001382 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	685a      	ldr	r2, [r3, #4]
 8001342:	4613      	mov	r3, r2
 8001344:	009b      	lsls	r3, r3, #2
 8001346:	4413      	add	r3, r2
 8001348:	3b23      	subs	r3, #35	@ 0x23
 800134a:	221f      	movs	r2, #31
 800134c:	fa02 f303 	lsl.w	r3, r2, r3
 8001350:	43da      	mvns	r2, r3
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	400a      	ands	r2, r1
 8001358:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	b29b      	uxth	r3, r3
 8001366:	4618      	mov	r0, r3
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	685a      	ldr	r2, [r3, #4]
 800136c:	4613      	mov	r3, r2
 800136e:	009b      	lsls	r3, r3, #2
 8001370:	4413      	add	r3, r2
 8001372:	3b23      	subs	r3, #35	@ 0x23
 8001374:	fa00 f203 	lsl.w	r2, r0, r3
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	430a      	orrs	r2, r1
 800137e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001380:	e023      	b.n	80013ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	685a      	ldr	r2, [r3, #4]
 800138c:	4613      	mov	r3, r2
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	4413      	add	r3, r2
 8001392:	3b41      	subs	r3, #65	@ 0x41
 8001394:	221f      	movs	r2, #31
 8001396:	fa02 f303 	lsl.w	r3, r2, r3
 800139a:	43da      	mvns	r2, r3
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	400a      	ands	r2, r1
 80013a2:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	b29b      	uxth	r3, r3
 80013b0:	4618      	mov	r0, r3
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	685a      	ldr	r2, [r3, #4]
 80013b6:	4613      	mov	r3, r2
 80013b8:	009b      	lsls	r3, r3, #2
 80013ba:	4413      	add	r3, r2
 80013bc:	3b41      	subs	r3, #65	@ 0x41
 80013be:	fa00 f203 	lsl.w	r2, r0, r3
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	430a      	orrs	r2, r1
 80013c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4a20      	ldr	r2, [pc, #128]	@ (8001450 <HAL_ADC_ConfigChannel+0x230>)
 80013d0:	4293      	cmp	r3, r2
 80013d2:	d109      	bne.n	80013e8 <HAL_ADC_ConfigChannel+0x1c8>
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	2b12      	cmp	r3, #18
 80013da:	d105      	bne.n	80013e8 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80013dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001454 <HAL_ADC_ConfigChannel+0x234>)
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	4a1c      	ldr	r2, [pc, #112]	@ (8001454 <HAL_ADC_ConfigChannel+0x234>)
 80013e2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80013e6:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a18      	ldr	r2, [pc, #96]	@ (8001450 <HAL_ADC_ConfigChannel+0x230>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d123      	bne.n	800143a <HAL_ADC_ConfigChannel+0x21a>
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	2b10      	cmp	r3, #16
 80013f8:	d003      	beq.n	8001402 <HAL_ADC_ConfigChannel+0x1e2>
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	2b11      	cmp	r3, #17
 8001400:	d11b      	bne.n	800143a <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8001402:	4b14      	ldr	r3, [pc, #80]	@ (8001454 <HAL_ADC_ConfigChannel+0x234>)
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	4a13      	ldr	r2, [pc, #76]	@ (8001454 <HAL_ADC_ConfigChannel+0x234>)
 8001408:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800140c:	6053      	str	r3, [r2, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	2b10      	cmp	r3, #16
 8001414:	d111      	bne.n	800143a <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001416:	4b10      	ldr	r3, [pc, #64]	@ (8001458 <HAL_ADC_ConfigChannel+0x238>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4a10      	ldr	r2, [pc, #64]	@ (800145c <HAL_ADC_ConfigChannel+0x23c>)
 800141c:	fba2 2303 	umull	r2, r3, r2, r3
 8001420:	0c9a      	lsrs	r2, r3, #18
 8001422:	4613      	mov	r3, r2
 8001424:	009b      	lsls	r3, r3, #2
 8001426:	4413      	add	r3, r2
 8001428:	005b      	lsls	r3, r3, #1
 800142a:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 800142c:	e002      	b.n	8001434 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	3b01      	subs	r3, #1
 8001432:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d1f9      	bne.n	800142e <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2200      	movs	r2, #0
 800143e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001442:	2300      	movs	r3, #0
}
 8001444:	4618      	mov	r0, r3
 8001446:	3714      	adds	r7, #20
 8001448:	46bd      	mov	sp, r7
 800144a:	bc80      	pop	{r7}
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	40012000 	.word	0x40012000
 8001454:	40012300 	.word	0x40012300
 8001458:	20000000 	.word	0x20000000
 800145c:	431bde83 	.word	0x431bde83

08001460 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001460:	b480      	push	{r7}
 8001462:	b085      	sub	sp, #20
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001468:	4b7e      	ldr	r3, [pc, #504]	@ (8001664 <ADC_Init+0x204>)
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	4a7d      	ldr	r2, [pc, #500]	@ (8001664 <ADC_Init+0x204>)
 800146e:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8001472:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001474:	4b7b      	ldr	r3, [pc, #492]	@ (8001664 <ADC_Init+0x204>)
 8001476:	685a      	ldr	r2, [r3, #4]
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	4979      	ldr	r1, [pc, #484]	@ (8001664 <ADC_Init+0x204>)
 800147e:	4313      	orrs	r3, r2
 8001480:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	685a      	ldr	r2, [r3, #4]
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001490:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	6859      	ldr	r1, [r3, #4]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	691b      	ldr	r3, [r3, #16]
 800149c:	021a      	lsls	r2, r3, #8
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	430a      	orrs	r2, r1
 80014a4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	685a      	ldr	r2, [r3, #4]
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80014b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	6859      	ldr	r1, [r3, #4]
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	689a      	ldr	r2, [r3, #8]
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	430a      	orrs	r2, r1
 80014c6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	689a      	ldr	r2, [r3, #8]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80014d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	6899      	ldr	r1, [r3, #8]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	68da      	ldr	r2, [r3, #12]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	430a      	orrs	r2, r1
 80014e8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014ee:	4a5e      	ldr	r2, [pc, #376]	@ (8001668 <ADC_Init+0x208>)
 80014f0:	4293      	cmp	r3, r2
 80014f2:	d022      	beq.n	800153a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	689a      	ldr	r2, [r3, #8]
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001502:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	6899      	ldr	r1, [r3, #8]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	430a      	orrs	r2, r1
 8001514:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	689a      	ldr	r2, [r3, #8]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001524:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	6899      	ldr	r1, [r3, #8]
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	430a      	orrs	r2, r1
 8001536:	609a      	str	r2, [r3, #8]
 8001538:	e00f      	b.n	800155a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	689a      	ldr	r2, [r3, #8]
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001548:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	689a      	ldr	r2, [r3, #8]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001558:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	689a      	ldr	r2, [r3, #8]
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f022 0202 	bic.w	r2, r2, #2
 8001568:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	6899      	ldr	r1, [r3, #8]
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	7e1b      	ldrb	r3, [r3, #24]
 8001574:	005a      	lsls	r2, r3, #1
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	430a      	orrs	r2, r1
 800157c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d027      	beq.n	80015d8 <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	685a      	ldr	r2, [r3, #4]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001596:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	685a      	ldr	r2, [r3, #4]
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80015a6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015ac:	3b01      	subs	r3, #1
 80015ae:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 80015b2:	60ba      	str	r2, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015b4:	68ba      	ldr	r2, [r7, #8]
 80015b6:	fa92 f2a2 	rbit	r2, r2
 80015ba:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80015bc:	68fa      	ldr	r2, [r7, #12]
 80015be:	fab2 f282 	clz	r2, r2
 80015c2:	b2d2      	uxtb	r2, r2
 80015c4:	fa03 f102 	lsl.w	r1, r3, r2
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	685a      	ldr	r2, [r3, #4]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	430a      	orrs	r2, r1
 80015d4:	605a      	str	r2, [r3, #4]
 80015d6:	e007      	b.n	80015e8 <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	685a      	ldr	r2, [r3, #4]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80015e6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80015f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	69db      	ldr	r3, [r3, #28]
 8001602:	3b01      	subs	r3, #1
 8001604:	051a      	lsls	r2, r3, #20
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	430a      	orrs	r2, r1
 800160c:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	689a      	ldr	r2, [r3, #8]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800161c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	6899      	ldr	r1, [r3, #8]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800162a:	025a      	lsls	r2, r3, #9
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	430a      	orrs	r2, r1
 8001632:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	689a      	ldr	r2, [r3, #8]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001642:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	6899      	ldr	r1, [r3, #8]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	695b      	ldr	r3, [r3, #20]
 800164e:	029a      	lsls	r2, r3, #10
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	430a      	orrs	r2, r1
 8001656:	609a      	str	r2, [r3, #8]
}
 8001658:	bf00      	nop
 800165a:	3714      	adds	r7, #20
 800165c:	46bd      	mov	sp, r7
 800165e:	bc80      	pop	{r7}
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop
 8001664:	40012300 	.word	0x40012300
 8001668:	0f000001 	.word	0x0f000001

0800166c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d101      	bne.n	800167e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	e0ed      	b.n	800185a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001684:	b2db      	uxtb	r3, r3
 8001686:	2b00      	cmp	r3, #0
 8001688:	d102      	bne.n	8001690 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800168a:	6878      	ldr	r0, [r7, #4]
 800168c:	f7ff f8d0 	bl	8000830 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	681a      	ldr	r2, [r3, #0]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f042 0201 	orr.w	r2, r2, #1
 800169e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80016a0:	f7ff fd4c 	bl	800113c <HAL_GetTick>
 80016a4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80016a6:	e012      	b.n	80016ce <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80016a8:	f7ff fd48 	bl	800113c <HAL_GetTick>
 80016ac:	4602      	mov	r2, r0
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	1ad3      	subs	r3, r2, r3
 80016b2:	2b0a      	cmp	r3, #10
 80016b4:	d90b      	bls.n	80016ce <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016ba:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2205      	movs	r2, #5
 80016c6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80016ca:	2301      	movs	r3, #1
 80016cc:	e0c5      	b.n	800185a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	f003 0301 	and.w	r3, r3, #1
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d0e5      	beq.n	80016a8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	681a      	ldr	r2, [r3, #0]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f022 0202 	bic.w	r2, r2, #2
 80016ea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80016ec:	f7ff fd26 	bl	800113c <HAL_GetTick>
 80016f0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80016f2:	e012      	b.n	800171a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80016f4:	f7ff fd22 	bl	800113c <HAL_GetTick>
 80016f8:	4602      	mov	r2, r0
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	2b0a      	cmp	r3, #10
 8001700:	d90b      	bls.n	800171a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001706:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2205      	movs	r2, #5
 8001712:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001716:	2301      	movs	r3, #1
 8001718:	e09f      	b.n	800185a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f003 0302 	and.w	r3, r3, #2
 8001724:	2b00      	cmp	r3, #0
 8001726:	d1e5      	bne.n	80016f4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	7e1b      	ldrb	r3, [r3, #24]
 800172c:	2b01      	cmp	r3, #1
 800172e:	d108      	bne.n	8001742 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	681a      	ldr	r2, [r3, #0]
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800173e:	601a      	str	r2, [r3, #0]
 8001740:	e007      	b.n	8001752 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001750:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	7e5b      	ldrb	r3, [r3, #25]
 8001756:	2b01      	cmp	r3, #1
 8001758:	d108      	bne.n	800176c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001768:	601a      	str	r2, [r3, #0]
 800176a:	e007      	b.n	800177c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800177a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	7e9b      	ldrb	r3, [r3, #26]
 8001780:	2b01      	cmp	r3, #1
 8001782:	d108      	bne.n	8001796 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f042 0220 	orr.w	r2, r2, #32
 8001792:	601a      	str	r2, [r3, #0]
 8001794:	e007      	b.n	80017a6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	681a      	ldr	r2, [r3, #0]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f022 0220 	bic.w	r2, r2, #32
 80017a4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	7edb      	ldrb	r3, [r3, #27]
 80017aa:	2b01      	cmp	r3, #1
 80017ac:	d108      	bne.n	80017c0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	681a      	ldr	r2, [r3, #0]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f022 0210 	bic.w	r2, r2, #16
 80017bc:	601a      	str	r2, [r3, #0]
 80017be:	e007      	b.n	80017d0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	681a      	ldr	r2, [r3, #0]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f042 0210 	orr.w	r2, r2, #16
 80017ce:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	7f1b      	ldrb	r3, [r3, #28]
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	d108      	bne.n	80017ea <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f042 0208 	orr.w	r2, r2, #8
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	e007      	b.n	80017fa <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	681a      	ldr	r2, [r3, #0]
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f022 0208 	bic.w	r2, r2, #8
 80017f8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	7f5b      	ldrb	r3, [r3, #29]
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d108      	bne.n	8001814 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	681a      	ldr	r2, [r3, #0]
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f042 0204 	orr.w	r2, r2, #4
 8001810:	601a      	str	r2, [r3, #0]
 8001812:	e007      	b.n	8001824 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	681a      	ldr	r2, [r3, #0]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f022 0204 	bic.w	r2, r2, #4
 8001822:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	689a      	ldr	r2, [r3, #8]
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	68db      	ldr	r3, [r3, #12]
 800182c:	431a      	orrs	r2, r3
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	691b      	ldr	r3, [r3, #16]
 8001832:	431a      	orrs	r2, r3
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	695b      	ldr	r3, [r3, #20]
 8001838:	ea42 0103 	orr.w	r1, r2, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	1e5a      	subs	r2, r3, #1
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	430a      	orrs	r2, r1
 8001848:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	2200      	movs	r2, #0
 800184e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2201      	movs	r2, #1
 8001854:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001858:	2300      	movs	r3, #0
}
 800185a:	4618      	mov	r0, r3
 800185c:	3710      	adds	r7, #16
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
	...

08001864 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001864:	b480      	push	{r7}
 8001866:	b087      	sub	sp, #28
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	f893 3020 	ldrb.w	r3, [r3, #32]
 800187a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800187c:	7cfb      	ldrb	r3, [r7, #19]
 800187e:	2b01      	cmp	r3, #1
 8001880:	d003      	beq.n	800188a <HAL_CAN_ConfigFilter+0x26>
 8001882:	7cfb      	ldrb	r3, [r7, #19]
 8001884:	2b02      	cmp	r3, #2
 8001886:	f040 80be 	bne.w	8001a06 <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800188a:	4b65      	ldr	r3, [pc, #404]	@ (8001a20 <HAL_CAN_ConfigFilter+0x1bc>)
 800188c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001894:	f043 0201 	orr.w	r2, r3, #1
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80018a4:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018b8:	021b      	lsls	r3, r3, #8
 80018ba:	431a      	orrs	r2, r3
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	695b      	ldr	r3, [r3, #20]
 80018c6:	f003 031f 	and.w	r3, r3, #31
 80018ca:	2201      	movs	r2, #1
 80018cc:	fa02 f303 	lsl.w	r3, r2, r3
 80018d0:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	43db      	mvns	r3, r3
 80018dc:	401a      	ands	r2, r3
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	69db      	ldr	r3, [r3, #28]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d123      	bne.n	8001934 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	43db      	mvns	r3, r3
 80018f6:	401a      	ands	r2, r3
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	68db      	ldr	r3, [r3, #12]
 8001902:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800190a:	683a      	ldr	r2, [r7, #0]
 800190c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800190e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	3248      	adds	r2, #72	@ 0x48
 8001914:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	689b      	ldr	r3, [r3, #8]
 800191c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001928:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800192a:	6979      	ldr	r1, [r7, #20]
 800192c:	3348      	adds	r3, #72	@ 0x48
 800192e:	00db      	lsls	r3, r3, #3
 8001930:	440b      	add	r3, r1
 8001932:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	69db      	ldr	r3, [r3, #28]
 8001938:	2b01      	cmp	r3, #1
 800193a:	d122      	bne.n	8001982 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	431a      	orrs	r2, r3
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001958:	683a      	ldr	r2, [r7, #0]
 800195a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800195c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	3248      	adds	r2, #72	@ 0x48
 8001962:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	68db      	ldr	r3, [r3, #12]
 8001970:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001976:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001978:	6979      	ldr	r1, [r7, #20]
 800197a:	3348      	adds	r3, #72	@ 0x48
 800197c:	00db      	lsls	r3, r3, #3
 800197e:	440b      	add	r3, r1
 8001980:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	699b      	ldr	r3, [r3, #24]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d109      	bne.n	800199e <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	43db      	mvns	r3, r3
 8001994:	401a      	ands	r2, r3
 8001996:	697b      	ldr	r3, [r7, #20]
 8001998:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 800199c:	e007      	b.n	80019ae <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	431a      	orrs	r2, r3
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	691b      	ldr	r3, [r3, #16]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d109      	bne.n	80019ca <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	43db      	mvns	r3, r3
 80019c0:	401a      	ands	r2, r3
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80019c8:	e007      	b.n	80019da <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80019ca:	697b      	ldr	r3, [r7, #20]
 80019cc:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	431a      	orrs	r2, r3
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	6a1b      	ldr	r3, [r3, #32]
 80019de:	2b01      	cmp	r3, #1
 80019e0:	d107      	bne.n	80019f2 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	431a      	orrs	r2, r3
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80019f8:	f023 0201 	bic.w	r2, r3, #1
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001a02:	2300      	movs	r3, #0
 8001a04:	e006      	b.n	8001a14 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a0a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001a12:	2301      	movs	r3, #1
  }
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	371c      	adds	r7, #28
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bc80      	pop	{r7}
 8001a1c:	4770      	bx	lr
 8001a1e:	bf00      	nop
 8001a20:	40006400 	.word	0x40006400

08001a24 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b08a      	sub	sp, #40	@ 0x28
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	695b      	ldr	r3, [r3, #20]
 8001a36:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	68db      	ldr	r3, [r3, #12]
 8001a4e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	691b      	ldr	r3, [r3, #16]
 8001a56:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	699b      	ldr	r3, [r3, #24]
 8001a5e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001a60:	6a3b      	ldr	r3, [r7, #32]
 8001a62:	f003 0301 	and.w	r3, r3, #1
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d07c      	beq.n	8001b64 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001a6a:	69bb      	ldr	r3, [r7, #24]
 8001a6c:	f003 0301 	and.w	r3, r3, #1
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d023      	beq.n	8001abc <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	2201      	movs	r2, #1
 8001a7a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001a7c:	69bb      	ldr	r3, [r7, #24]
 8001a7e:	f003 0302 	and.w	r3, r3, #2
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d003      	beq.n	8001a8e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001a86:	6878      	ldr	r0, [r7, #4]
 8001a88:	f000 f983 	bl	8001d92 <HAL_CAN_TxMailbox0CompleteCallback>
 8001a8c:	e016      	b.n	8001abc <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001a8e:	69bb      	ldr	r3, [r7, #24]
 8001a90:	f003 0304 	and.w	r3, r3, #4
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d004      	beq.n	8001aa2 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a9a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001a9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001aa0:	e00c      	b.n	8001abc <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001aa2:	69bb      	ldr	r3, [r7, #24]
 8001aa4:	f003 0308 	and.w	r3, r3, #8
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d004      	beq.n	8001ab6 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aae:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ab2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ab4:	e002      	b.n	8001abc <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001ab6:	6878      	ldr	r0, [r7, #4]
 8001ab8:	f000 f986 	bl	8001dc8 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001abc:	69bb      	ldr	r3, [r7, #24]
 8001abe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d024      	beq.n	8001b10 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ace:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001ad0:	69bb      	ldr	r3, [r7, #24]
 8001ad2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d003      	beq.n	8001ae2 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f000 f962 	bl	8001da4 <HAL_CAN_TxMailbox1CompleteCallback>
 8001ae0:	e016      	b.n	8001b10 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001ae2:	69bb      	ldr	r3, [r7, #24]
 8001ae4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d004      	beq.n	8001af6 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aee:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001af2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001af4:	e00c      	b.n	8001b10 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001af6:	69bb      	ldr	r3, [r7, #24]
 8001af8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d004      	beq.n	8001b0a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b02:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b06:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b08:	e002      	b.n	8001b10 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f000 f965 	bl	8001dda <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001b10:	69bb      	ldr	r3, [r7, #24]
 8001b12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d024      	beq.n	8001b64 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001b22:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001b24:	69bb      	ldr	r3, [r7, #24]
 8001b26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d003      	beq.n	8001b36 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001b2e:	6878      	ldr	r0, [r7, #4]
 8001b30:	f000 f941 	bl	8001db6 <HAL_CAN_TxMailbox2CompleteCallback>
 8001b34:	e016      	b.n	8001b64 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001b36:	69bb      	ldr	r3, [r7, #24]
 8001b38:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d004      	beq.n	8001b4a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001b46:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b48:	e00c      	b.n	8001b64 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001b4a:	69bb      	ldr	r3, [r7, #24]
 8001b4c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d004      	beq.n	8001b5e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b5c:	e002      	b.n	8001b64 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001b5e:	6878      	ldr	r0, [r7, #4]
 8001b60:	f000 f944 	bl	8001dec <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001b64:	6a3b      	ldr	r3, [r7, #32]
 8001b66:	f003 0308 	and.w	r3, r3, #8
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d00c      	beq.n	8001b88 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	f003 0310 	and.w	r3, r3, #16
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d007      	beq.n	8001b88 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b7a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b7e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2210      	movs	r2, #16
 8001b86:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001b88:	6a3b      	ldr	r3, [r7, #32]
 8001b8a:	f003 0304 	and.w	r3, r3, #4
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d00b      	beq.n	8001baa <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	f003 0308 	and.w	r3, r3, #8
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d006      	beq.n	8001baa <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	2208      	movs	r2, #8
 8001ba2:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001ba4:	6878      	ldr	r0, [r7, #4]
 8001ba6:	f000 f933 	bl	8001e10 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001baa:	6a3b      	ldr	r3, [r7, #32]
 8001bac:	f003 0302 	and.w	r3, r3, #2
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d009      	beq.n	8001bc8 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	68db      	ldr	r3, [r3, #12]
 8001bba:	f003 0303 	and.w	r3, r3, #3
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d002      	beq.n	8001bc8 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001bc2:	6878      	ldr	r0, [r7, #4]
 8001bc4:	f000 f91b 	bl	8001dfe <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001bc8:	6a3b      	ldr	r3, [r7, #32]
 8001bca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d00c      	beq.n	8001bec <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	f003 0310 	and.w	r3, r3, #16
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d007      	beq.n	8001bec <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bde:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001be2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	2210      	movs	r2, #16
 8001bea:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001bec:	6a3b      	ldr	r3, [r7, #32]
 8001bee:	f003 0320 	and.w	r3, r3, #32
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d00b      	beq.n	8001c0e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	f003 0308 	and.w	r3, r3, #8
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d006      	beq.n	8001c0e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2208      	movs	r2, #8
 8001c06:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001c08:	6878      	ldr	r0, [r7, #4]
 8001c0a:	f000 f913 	bl	8001e34 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001c0e:	6a3b      	ldr	r3, [r7, #32]
 8001c10:	f003 0310 	and.w	r3, r3, #16
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d009      	beq.n	8001c2c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	691b      	ldr	r3, [r3, #16]
 8001c1e:	f003 0303 	and.w	r3, r3, #3
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d002      	beq.n	8001c2c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001c26:	6878      	ldr	r0, [r7, #4]
 8001c28:	f000 f8fb 	bl	8001e22 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001c2c:	6a3b      	ldr	r3, [r7, #32]
 8001c2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d00b      	beq.n	8001c4e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001c36:	69fb      	ldr	r3, [r7, #28]
 8001c38:	f003 0310 	and.w	r3, r3, #16
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d006      	beq.n	8001c4e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	2210      	movs	r2, #16
 8001c46:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	f000 f8fc 	bl	8001e46 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001c4e:	6a3b      	ldr	r3, [r7, #32]
 8001c50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d00b      	beq.n	8001c70 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001c58:	69fb      	ldr	r3, [r7, #28]
 8001c5a:	f003 0308 	and.w	r3, r3, #8
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d006      	beq.n	8001c70 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	2208      	movs	r2, #8
 8001c68:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	f000 f8f4 	bl	8001e58 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001c70:	6a3b      	ldr	r3, [r7, #32]
 8001c72:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d07b      	beq.n	8001d72 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001c7a:	69fb      	ldr	r3, [r7, #28]
 8001c7c:	f003 0304 	and.w	r3, r3, #4
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d072      	beq.n	8001d6a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001c84:	6a3b      	ldr	r3, [r7, #32]
 8001c86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d008      	beq.n	8001ca0 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d003      	beq.n	8001ca0 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c9a:	f043 0301 	orr.w	r3, r3, #1
 8001c9e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001ca0:	6a3b      	ldr	r3, [r7, #32]
 8001ca2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d008      	beq.n	8001cbc <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d003      	beq.n	8001cbc <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cb6:	f043 0302 	orr.w	r3, r3, #2
 8001cba:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001cbc:	6a3b      	ldr	r3, [r7, #32]
 8001cbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d008      	beq.n	8001cd8 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d003      	beq.n	8001cd8 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cd2:	f043 0304 	orr.w	r3, r3, #4
 8001cd6:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001cd8:	6a3b      	ldr	r3, [r7, #32]
 8001cda:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d043      	beq.n	8001d6a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d03e      	beq.n	8001d6a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001cf2:	2b60      	cmp	r3, #96	@ 0x60
 8001cf4:	d02b      	beq.n	8001d4e <HAL_CAN_IRQHandler+0x32a>
 8001cf6:	2b60      	cmp	r3, #96	@ 0x60
 8001cf8:	d82e      	bhi.n	8001d58 <HAL_CAN_IRQHandler+0x334>
 8001cfa:	2b50      	cmp	r3, #80	@ 0x50
 8001cfc:	d022      	beq.n	8001d44 <HAL_CAN_IRQHandler+0x320>
 8001cfe:	2b50      	cmp	r3, #80	@ 0x50
 8001d00:	d82a      	bhi.n	8001d58 <HAL_CAN_IRQHandler+0x334>
 8001d02:	2b40      	cmp	r3, #64	@ 0x40
 8001d04:	d019      	beq.n	8001d3a <HAL_CAN_IRQHandler+0x316>
 8001d06:	2b40      	cmp	r3, #64	@ 0x40
 8001d08:	d826      	bhi.n	8001d58 <HAL_CAN_IRQHandler+0x334>
 8001d0a:	2b30      	cmp	r3, #48	@ 0x30
 8001d0c:	d010      	beq.n	8001d30 <HAL_CAN_IRQHandler+0x30c>
 8001d0e:	2b30      	cmp	r3, #48	@ 0x30
 8001d10:	d822      	bhi.n	8001d58 <HAL_CAN_IRQHandler+0x334>
 8001d12:	2b10      	cmp	r3, #16
 8001d14:	d002      	beq.n	8001d1c <HAL_CAN_IRQHandler+0x2f8>
 8001d16:	2b20      	cmp	r3, #32
 8001d18:	d005      	beq.n	8001d26 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001d1a:	e01d      	b.n	8001d58 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d1e:	f043 0308 	orr.w	r3, r3, #8
 8001d22:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001d24:	e019      	b.n	8001d5a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d28:	f043 0310 	orr.w	r3, r3, #16
 8001d2c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001d2e:	e014      	b.n	8001d5a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d32:	f043 0320 	orr.w	r3, r3, #32
 8001d36:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001d38:	e00f      	b.n	8001d5a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d3c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d40:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001d42:	e00a      	b.n	8001d5a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d4a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001d4c:	e005      	b.n	8001d5a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d54:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001d56:	e000      	b.n	8001d5a <HAL_CAN_IRQHandler+0x336>
            break;
 8001d58:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	699a      	ldr	r2, [r3, #24]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001d68:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	2204      	movs	r2, #4
 8001d70:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d008      	beq.n	8001d8a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d7e:	431a      	orrs	r2, r3
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001d84:	6878      	ldr	r0, [r7, #4]
 8001d86:	f000 f870 	bl	8001e6a <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001d8a:	bf00      	nop
 8001d8c:	3728      	adds	r7, #40	@ 0x28
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}

08001d92 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001d92:	b480      	push	{r7}
 8001d94:	b083      	sub	sp, #12
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001d9a:	bf00      	nop
 8001d9c:	370c      	adds	r7, #12
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bc80      	pop	{r7}
 8001da2:	4770      	bx	lr

08001da4 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001dac:	bf00      	nop
 8001dae:	370c      	adds	r7, #12
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bc80      	pop	{r7}
 8001db4:	4770      	bx	lr

08001db6 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001db6:	b480      	push	{r7}
 8001db8:	b083      	sub	sp, #12
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001dbe:	bf00      	nop
 8001dc0:	370c      	adds	r7, #12
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bc80      	pop	{r7}
 8001dc6:	4770      	bx	lr

08001dc8 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001dd0:	bf00      	nop
 8001dd2:	370c      	adds	r7, #12
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bc80      	pop	{r7}
 8001dd8:	4770      	bx	lr

08001dda <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001dda:	b480      	push	{r7}
 8001ddc:	b083      	sub	sp, #12
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001de2:	bf00      	nop
 8001de4:	370c      	adds	r7, #12
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bc80      	pop	{r7}
 8001dea:	4770      	bx	lr

08001dec <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b083      	sub	sp, #12
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001df4:	bf00      	nop
 8001df6:	370c      	adds	r7, #12
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bc80      	pop	{r7}
 8001dfc:	4770      	bx	lr

08001dfe <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001dfe:	b480      	push	{r7}
 8001e00:	b083      	sub	sp, #12
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8001e06:	bf00      	nop
 8001e08:	370c      	adds	r7, #12
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bc80      	pop	{r7}
 8001e0e:	4770      	bx	lr

08001e10 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001e18:	bf00      	nop
 8001e1a:	370c      	adds	r7, #12
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bc80      	pop	{r7}
 8001e20:	4770      	bx	lr

08001e22 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001e22:	b480      	push	{r7}
 8001e24:	b083      	sub	sp, #12
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001e2a:	bf00      	nop
 8001e2c:	370c      	adds	r7, #12
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bc80      	pop	{r7}
 8001e32:	4770      	bx	lr

08001e34 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001e3c:	bf00      	nop
 8001e3e:	370c      	adds	r7, #12
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bc80      	pop	{r7}
 8001e44:	4770      	bx	lr

08001e46 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001e46:	b480      	push	{r7}
 8001e48:	b083      	sub	sp, #12
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001e4e:	bf00      	nop
 8001e50:	370c      	adds	r7, #12
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bc80      	pop	{r7}
 8001e56:	4770      	bx	lr

08001e58 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001e60:	bf00      	nop
 8001e62:	370c      	adds	r7, #12
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bc80      	pop	{r7}
 8001e68:	4770      	bx	lr

08001e6a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001e6a:	b480      	push	{r7}
 8001e6c:	b083      	sub	sp, #12
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001e72:	bf00      	nop
 8001e74:	370c      	adds	r7, #12
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bc80      	pop	{r7}
 8001e7a:	4770      	bx	lr

08001e7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b085      	sub	sp, #20
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	f003 0307 	and.w	r3, r3, #7
 8001e8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec0 <__NVIC_SetPriorityGrouping+0x44>)
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e92:	68ba      	ldr	r2, [r7, #8]
 8001e94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e98:	4013      	ands	r3, r2
 8001e9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ea4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ea8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001eac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001eae:	4a04      	ldr	r2, [pc, #16]	@ (8001ec0 <__NVIC_SetPriorityGrouping+0x44>)
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	60d3      	str	r3, [r2, #12]
}
 8001eb4:	bf00      	nop
 8001eb6:	3714      	adds	r7, #20
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bc80      	pop	{r7}
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	e000ed00 	.word	0xe000ed00

08001ec4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ec8:	4b04      	ldr	r3, [pc, #16]	@ (8001edc <__NVIC_GetPriorityGrouping+0x18>)
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	0a1b      	lsrs	r3, r3, #8
 8001ece:	f003 0307 	and.w	r3, r3, #7
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bc80      	pop	{r7}
 8001ed8:	4770      	bx	lr
 8001eda:	bf00      	nop
 8001edc:	e000ed00 	.word	0xe000ed00

08001ee0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	db0b      	blt.n	8001f0a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ef2:	79fb      	ldrb	r3, [r7, #7]
 8001ef4:	f003 021f 	and.w	r2, r3, #31
 8001ef8:	4906      	ldr	r1, [pc, #24]	@ (8001f14 <__NVIC_EnableIRQ+0x34>)
 8001efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001efe:	095b      	lsrs	r3, r3, #5
 8001f00:	2001      	movs	r0, #1
 8001f02:	fa00 f202 	lsl.w	r2, r0, r2
 8001f06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f0a:	bf00      	nop
 8001f0c:	370c      	adds	r7, #12
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bc80      	pop	{r7}
 8001f12:	4770      	bx	lr
 8001f14:	e000e100 	.word	0xe000e100

08001f18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	4603      	mov	r3, r0
 8001f20:	6039      	str	r1, [r7, #0]
 8001f22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	db0a      	blt.n	8001f42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	b2da      	uxtb	r2, r3
 8001f30:	490c      	ldr	r1, [pc, #48]	@ (8001f64 <__NVIC_SetPriority+0x4c>)
 8001f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f36:	0112      	lsls	r2, r2, #4
 8001f38:	b2d2      	uxtb	r2, r2
 8001f3a:	440b      	add	r3, r1
 8001f3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f40:	e00a      	b.n	8001f58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	b2da      	uxtb	r2, r3
 8001f46:	4908      	ldr	r1, [pc, #32]	@ (8001f68 <__NVIC_SetPriority+0x50>)
 8001f48:	79fb      	ldrb	r3, [r7, #7]
 8001f4a:	f003 030f 	and.w	r3, r3, #15
 8001f4e:	3b04      	subs	r3, #4
 8001f50:	0112      	lsls	r2, r2, #4
 8001f52:	b2d2      	uxtb	r2, r2
 8001f54:	440b      	add	r3, r1
 8001f56:	761a      	strb	r2, [r3, #24]
}
 8001f58:	bf00      	nop
 8001f5a:	370c      	adds	r7, #12
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bc80      	pop	{r7}
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	e000e100 	.word	0xe000e100
 8001f68:	e000ed00 	.word	0xe000ed00

08001f6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b089      	sub	sp, #36	@ 0x24
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	60f8      	str	r0, [r7, #12]
 8001f74:	60b9      	str	r1, [r7, #8]
 8001f76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	f003 0307 	and.w	r3, r3, #7
 8001f7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f80:	69fb      	ldr	r3, [r7, #28]
 8001f82:	f1c3 0307 	rsb	r3, r3, #7
 8001f86:	2b04      	cmp	r3, #4
 8001f88:	bf28      	it	cs
 8001f8a:	2304      	movcs	r3, #4
 8001f8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f8e:	69fb      	ldr	r3, [r7, #28]
 8001f90:	3304      	adds	r3, #4
 8001f92:	2b06      	cmp	r3, #6
 8001f94:	d902      	bls.n	8001f9c <NVIC_EncodePriority+0x30>
 8001f96:	69fb      	ldr	r3, [r7, #28]
 8001f98:	3b03      	subs	r3, #3
 8001f9a:	e000      	b.n	8001f9e <NVIC_EncodePriority+0x32>
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fa0:	f04f 32ff 	mov.w	r2, #4294967295
 8001fa4:	69bb      	ldr	r3, [r7, #24]
 8001fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001faa:	43da      	mvns	r2, r3
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	401a      	ands	r2, r3
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fb4:	f04f 31ff 	mov.w	r1, #4294967295
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	fa01 f303 	lsl.w	r3, r1, r3
 8001fbe:	43d9      	mvns	r1, r3
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fc4:	4313      	orrs	r3, r2
         );
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3724      	adds	r7, #36	@ 0x24
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bc80      	pop	{r7}
 8001fce:	4770      	bx	lr

08001fd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	3b01      	subs	r3, #1
 8001fdc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001fe0:	d301      	bcc.n	8001fe6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e00f      	b.n	8002006 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fe6:	4a0a      	ldr	r2, [pc, #40]	@ (8002010 <SysTick_Config+0x40>)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	3b01      	subs	r3, #1
 8001fec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fee:	210f      	movs	r1, #15
 8001ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ff4:	f7ff ff90 	bl	8001f18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ff8:	4b05      	ldr	r3, [pc, #20]	@ (8002010 <SysTick_Config+0x40>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ffe:	4b04      	ldr	r3, [pc, #16]	@ (8002010 <SysTick_Config+0x40>)
 8002000:	2207      	movs	r2, #7
 8002002:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002004:	2300      	movs	r3, #0
}
 8002006:	4618      	mov	r0, r3
 8002008:	3708      	adds	r7, #8
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	e000e010 	.word	0xe000e010

08002014 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b082      	sub	sp, #8
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800201c:	6878      	ldr	r0, [r7, #4]
 800201e:	f7ff ff2d 	bl	8001e7c <__NVIC_SetPriorityGrouping>
}
 8002022:	bf00      	nop
 8002024:	3708      	adds	r7, #8
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}

0800202a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800202a:	b580      	push	{r7, lr}
 800202c:	b086      	sub	sp, #24
 800202e:	af00      	add	r7, sp, #0
 8002030:	4603      	mov	r3, r0
 8002032:	60b9      	str	r1, [r7, #8]
 8002034:	607a      	str	r2, [r7, #4]
 8002036:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002038:	2300      	movs	r3, #0
 800203a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800203c:	f7ff ff42 	bl	8001ec4 <__NVIC_GetPriorityGrouping>
 8002040:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002042:	687a      	ldr	r2, [r7, #4]
 8002044:	68b9      	ldr	r1, [r7, #8]
 8002046:	6978      	ldr	r0, [r7, #20]
 8002048:	f7ff ff90 	bl	8001f6c <NVIC_EncodePriority>
 800204c:	4602      	mov	r2, r0
 800204e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002052:	4611      	mov	r1, r2
 8002054:	4618      	mov	r0, r3
 8002056:	f7ff ff5f 	bl	8001f18 <__NVIC_SetPriority>
}
 800205a:	bf00      	nop
 800205c:	3718      	adds	r7, #24
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}

08002062 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002062:	b580      	push	{r7, lr}
 8002064:	b082      	sub	sp, #8
 8002066:	af00      	add	r7, sp, #0
 8002068:	4603      	mov	r3, r0
 800206a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800206c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002070:	4618      	mov	r0, r3
 8002072:	f7ff ff35 	bl	8001ee0 <__NVIC_EnableIRQ>
}
 8002076:	bf00      	nop
 8002078:	3708      	adds	r7, #8
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}

0800207e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800207e:	b580      	push	{r7, lr}
 8002080:	b082      	sub	sp, #8
 8002082:	af00      	add	r7, sp, #0
 8002084:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f7ff ffa2 	bl	8001fd0 <SysTick_Config>
 800208c:	4603      	mov	r3, r0
}
 800208e:	4618      	mov	r0, r3
 8002090:	3708      	adds	r7, #8
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
	...

08002098 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002098:	b480      	push	{r7}
 800209a:	b087      	sub	sp, #28
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
 80020a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80020a2:	2300      	movs	r3, #0
 80020a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020a6:	e16f      	b.n	8002388 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	2101      	movs	r1, #1
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	fa01 f303 	lsl.w	r3, r1, r3
 80020b4:	4013      	ands	r3, r2
 80020b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	f000 8161 	beq.w	8002382 <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	f003 0303 	and.w	r3, r3, #3
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d005      	beq.n	80020d8 <HAL_GPIO_Init+0x40>
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	f003 0303 	and.w	r3, r3, #3
 80020d4:	2b02      	cmp	r3, #2
 80020d6:	d130      	bne.n	800213a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	005b      	lsls	r3, r3, #1
 80020e2:	2203      	movs	r2, #3
 80020e4:	fa02 f303 	lsl.w	r3, r2, r3
 80020e8:	43db      	mvns	r3, r3
 80020ea:	693a      	ldr	r2, [r7, #16]
 80020ec:	4013      	ands	r3, r2
 80020ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	68da      	ldr	r2, [r3, #12]
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	005b      	lsls	r3, r3, #1
 80020f8:	fa02 f303 	lsl.w	r3, r2, r3
 80020fc:	693a      	ldr	r2, [r7, #16]
 80020fe:	4313      	orrs	r3, r2
 8002100:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	693a      	ldr	r2, [r7, #16]
 8002106:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800210e:	2201      	movs	r2, #1
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	fa02 f303 	lsl.w	r3, r2, r3
 8002116:	43db      	mvns	r3, r3
 8002118:	693a      	ldr	r2, [r7, #16]
 800211a:	4013      	ands	r3, r2
 800211c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	091b      	lsrs	r3, r3, #4
 8002124:	f003 0201 	and.w	r2, r3, #1
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	fa02 f303 	lsl.w	r3, r2, r3
 800212e:	693a      	ldr	r2, [r7, #16]
 8002130:	4313      	orrs	r3, r2
 8002132:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	693a      	ldr	r2, [r7, #16]
 8002138:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	f003 0303 	and.w	r3, r3, #3
 8002142:	2b03      	cmp	r3, #3
 8002144:	d017      	beq.n	8002176 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	68db      	ldr	r3, [r3, #12]
 800214a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	005b      	lsls	r3, r3, #1
 8002150:	2203      	movs	r2, #3
 8002152:	fa02 f303 	lsl.w	r3, r2, r3
 8002156:	43db      	mvns	r3, r3
 8002158:	693a      	ldr	r2, [r7, #16]
 800215a:	4013      	ands	r3, r2
 800215c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	689a      	ldr	r2, [r3, #8]
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	005b      	lsls	r3, r3, #1
 8002166:	fa02 f303 	lsl.w	r3, r2, r3
 800216a:	693a      	ldr	r2, [r7, #16]
 800216c:	4313      	orrs	r3, r2
 800216e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	693a      	ldr	r2, [r7, #16]
 8002174:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	f003 0303 	and.w	r3, r3, #3
 800217e:	2b02      	cmp	r3, #2
 8002180:	d123      	bne.n	80021ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	08da      	lsrs	r2, r3, #3
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	3208      	adds	r2, #8
 800218a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800218e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	f003 0307 	and.w	r3, r3, #7
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	220f      	movs	r2, #15
 800219a:	fa02 f303 	lsl.w	r3, r2, r3
 800219e:	43db      	mvns	r3, r3
 80021a0:	693a      	ldr	r2, [r7, #16]
 80021a2:	4013      	ands	r3, r2
 80021a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	691a      	ldr	r2, [r3, #16]
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	f003 0307 	and.w	r3, r3, #7
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	fa02 f303 	lsl.w	r3, r2, r3
 80021b6:	693a      	ldr	r2, [r7, #16]
 80021b8:	4313      	orrs	r3, r2
 80021ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	08da      	lsrs	r2, r3, #3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	3208      	adds	r2, #8
 80021c4:	6939      	ldr	r1, [r7, #16]
 80021c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	005b      	lsls	r3, r3, #1
 80021d4:	2203      	movs	r2, #3
 80021d6:	fa02 f303 	lsl.w	r3, r2, r3
 80021da:	43db      	mvns	r3, r3
 80021dc:	693a      	ldr	r2, [r7, #16]
 80021de:	4013      	ands	r3, r2
 80021e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	f003 0203 	and.w	r2, r3, #3
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	005b      	lsls	r3, r3, #1
 80021ee:	fa02 f303 	lsl.w	r3, r2, r3
 80021f2:	693a      	ldr	r2, [r7, #16]
 80021f4:	4313      	orrs	r3, r2
 80021f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	693a      	ldr	r2, [r7, #16]
 80021fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002206:	2b00      	cmp	r3, #0
 8002208:	f000 80bb 	beq.w	8002382 <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800220c:	2300      	movs	r3, #0
 800220e:	60bb      	str	r3, [r7, #8]
 8002210:	4b64      	ldr	r3, [pc, #400]	@ (80023a4 <HAL_GPIO_Init+0x30c>)
 8002212:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002214:	4a63      	ldr	r2, [pc, #396]	@ (80023a4 <HAL_GPIO_Init+0x30c>)
 8002216:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800221a:	6453      	str	r3, [r2, #68]	@ 0x44
 800221c:	4b61      	ldr	r3, [pc, #388]	@ (80023a4 <HAL_GPIO_Init+0x30c>)
 800221e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002220:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002224:	60bb      	str	r3, [r7, #8]
 8002226:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002228:	4a5f      	ldr	r2, [pc, #380]	@ (80023a8 <HAL_GPIO_Init+0x310>)
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	089b      	lsrs	r3, r3, #2
 800222e:	3302      	adds	r3, #2
 8002230:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002234:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	f003 0303 	and.w	r3, r3, #3
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	220f      	movs	r2, #15
 8002240:	fa02 f303 	lsl.w	r3, r2, r3
 8002244:	43db      	mvns	r3, r3
 8002246:	693a      	ldr	r2, [r7, #16]
 8002248:	4013      	ands	r3, r2
 800224a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	4a57      	ldr	r2, [pc, #348]	@ (80023ac <HAL_GPIO_Init+0x314>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d031      	beq.n	80022b8 <HAL_GPIO_Init+0x220>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	4a56      	ldr	r2, [pc, #344]	@ (80023b0 <HAL_GPIO_Init+0x318>)
 8002258:	4293      	cmp	r3, r2
 800225a:	d02b      	beq.n	80022b4 <HAL_GPIO_Init+0x21c>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	4a55      	ldr	r2, [pc, #340]	@ (80023b4 <HAL_GPIO_Init+0x31c>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d025      	beq.n	80022b0 <HAL_GPIO_Init+0x218>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	4a54      	ldr	r2, [pc, #336]	@ (80023b8 <HAL_GPIO_Init+0x320>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d01f      	beq.n	80022ac <HAL_GPIO_Init+0x214>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	4a53      	ldr	r2, [pc, #332]	@ (80023bc <HAL_GPIO_Init+0x324>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d019      	beq.n	80022a8 <HAL_GPIO_Init+0x210>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	4a52      	ldr	r2, [pc, #328]	@ (80023c0 <HAL_GPIO_Init+0x328>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d013      	beq.n	80022a4 <HAL_GPIO_Init+0x20c>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	4a51      	ldr	r2, [pc, #324]	@ (80023c4 <HAL_GPIO_Init+0x32c>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d00d      	beq.n	80022a0 <HAL_GPIO_Init+0x208>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	4a50      	ldr	r2, [pc, #320]	@ (80023c8 <HAL_GPIO_Init+0x330>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d007      	beq.n	800229c <HAL_GPIO_Init+0x204>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	4a4f      	ldr	r2, [pc, #316]	@ (80023cc <HAL_GPIO_Init+0x334>)
 8002290:	4293      	cmp	r3, r2
 8002292:	d101      	bne.n	8002298 <HAL_GPIO_Init+0x200>
 8002294:	2308      	movs	r3, #8
 8002296:	e010      	b.n	80022ba <HAL_GPIO_Init+0x222>
 8002298:	2309      	movs	r3, #9
 800229a:	e00e      	b.n	80022ba <HAL_GPIO_Init+0x222>
 800229c:	2307      	movs	r3, #7
 800229e:	e00c      	b.n	80022ba <HAL_GPIO_Init+0x222>
 80022a0:	2306      	movs	r3, #6
 80022a2:	e00a      	b.n	80022ba <HAL_GPIO_Init+0x222>
 80022a4:	2305      	movs	r3, #5
 80022a6:	e008      	b.n	80022ba <HAL_GPIO_Init+0x222>
 80022a8:	2304      	movs	r3, #4
 80022aa:	e006      	b.n	80022ba <HAL_GPIO_Init+0x222>
 80022ac:	2303      	movs	r3, #3
 80022ae:	e004      	b.n	80022ba <HAL_GPIO_Init+0x222>
 80022b0:	2302      	movs	r3, #2
 80022b2:	e002      	b.n	80022ba <HAL_GPIO_Init+0x222>
 80022b4:	2301      	movs	r3, #1
 80022b6:	e000      	b.n	80022ba <HAL_GPIO_Init+0x222>
 80022b8:	2300      	movs	r3, #0
 80022ba:	697a      	ldr	r2, [r7, #20]
 80022bc:	f002 0203 	and.w	r2, r2, #3
 80022c0:	0092      	lsls	r2, r2, #2
 80022c2:	4093      	lsls	r3, r2
 80022c4:	461a      	mov	r2, r3
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	4313      	orrs	r3, r2
 80022ca:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80022cc:	4936      	ldr	r1, [pc, #216]	@ (80023a8 <HAL_GPIO_Init+0x310>)
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	089b      	lsrs	r3, r3, #2
 80022d2:	3302      	adds	r3, #2
 80022d4:	693a      	ldr	r2, [r7, #16]
 80022d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022da:	4b3d      	ldr	r3, [pc, #244]	@ (80023d0 <HAL_GPIO_Init+0x338>)
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	43db      	mvns	r3, r3
 80022e4:	693a      	ldr	r2, [r7, #16]
 80022e6:	4013      	ands	r3, r2
 80022e8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d003      	beq.n	80022fe <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	4313      	orrs	r3, r2
 80022fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80022fe:	4a34      	ldr	r2, [pc, #208]	@ (80023d0 <HAL_GPIO_Init+0x338>)
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002304:	4b32      	ldr	r3, [pc, #200]	@ (80023d0 <HAL_GPIO_Init+0x338>)
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	43db      	mvns	r3, r3
 800230e:	693a      	ldr	r2, [r7, #16]
 8002310:	4013      	ands	r3, r2
 8002312:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800231c:	2b00      	cmp	r3, #0
 800231e:	d003      	beq.n	8002328 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002320:	693a      	ldr	r2, [r7, #16]
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	4313      	orrs	r3, r2
 8002326:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002328:	4a29      	ldr	r2, [pc, #164]	@ (80023d0 <HAL_GPIO_Init+0x338>)
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800232e:	4b28      	ldr	r3, [pc, #160]	@ (80023d0 <HAL_GPIO_Init+0x338>)
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	43db      	mvns	r3, r3
 8002338:	693a      	ldr	r2, [r7, #16]
 800233a:	4013      	ands	r3, r2
 800233c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d003      	beq.n	8002352 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800234a:	693a      	ldr	r2, [r7, #16]
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	4313      	orrs	r3, r2
 8002350:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002352:	4a1f      	ldr	r2, [pc, #124]	@ (80023d0 <HAL_GPIO_Init+0x338>)
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002358:	4b1d      	ldr	r3, [pc, #116]	@ (80023d0 <HAL_GPIO_Init+0x338>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	43db      	mvns	r3, r3
 8002362:	693a      	ldr	r2, [r7, #16]
 8002364:	4013      	ands	r3, r2
 8002366:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002370:	2b00      	cmp	r3, #0
 8002372:	d003      	beq.n	800237c <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8002374:	693a      	ldr	r2, [r7, #16]
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	4313      	orrs	r3, r2
 800237a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800237c:	4a14      	ldr	r2, [pc, #80]	@ (80023d0 <HAL_GPIO_Init+0x338>)
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	3301      	adds	r3, #1
 8002386:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	fa22 f303 	lsr.w	r3, r2, r3
 8002392:	2b00      	cmp	r3, #0
 8002394:	f47f ae88 	bne.w	80020a8 <HAL_GPIO_Init+0x10>
  }
}
 8002398:	bf00      	nop
 800239a:	bf00      	nop
 800239c:	371c      	adds	r7, #28
 800239e:	46bd      	mov	sp, r7
 80023a0:	bc80      	pop	{r7}
 80023a2:	4770      	bx	lr
 80023a4:	40023800 	.word	0x40023800
 80023a8:	40013800 	.word	0x40013800
 80023ac:	40020000 	.word	0x40020000
 80023b0:	40020400 	.word	0x40020400
 80023b4:	40020800 	.word	0x40020800
 80023b8:	40020c00 	.word	0x40020c00
 80023bc:	40021000 	.word	0x40021000
 80023c0:	40021400 	.word	0x40021400
 80023c4:	40021800 	.word	0x40021800
 80023c8:	40021c00 	.word	0x40021c00
 80023cc:	40022000 	.word	0x40022000
 80023d0:	40013c00 	.word	0x40013c00

080023d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
 80023dc:	460b      	mov	r3, r1
 80023de:	807b      	strh	r3, [r7, #2]
 80023e0:	4613      	mov	r3, r2
 80023e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80023e4:	787b      	ldrb	r3, [r7, #1]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d003      	beq.n	80023f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023ea:	887a      	ldrh	r2, [r7, #2]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80023f0:	e003      	b.n	80023fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80023f2:	887b      	ldrh	r3, [r7, #2]
 80023f4:	041a      	lsls	r2, r3, #16
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	619a      	str	r2, [r3, #24]
}
 80023fa:	bf00      	nop
 80023fc:	370c      	adds	r7, #12
 80023fe:	46bd      	mov	sp, r7
 8002400:	bc80      	pop	{r7}
 8002402:	4770      	bx	lr

08002404 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002404:	b480      	push	{r7}
 8002406:	b085      	sub	sp, #20
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
 800240c:	460b      	mov	r3, r1
 800240e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	695b      	ldr	r3, [r3, #20]
 8002414:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002416:	887a      	ldrh	r2, [r7, #2]
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	4013      	ands	r3, r2
 800241c:	041a      	lsls	r2, r3, #16
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	43d9      	mvns	r1, r3
 8002422:	887b      	ldrh	r3, [r7, #2]
 8002424:	400b      	ands	r3, r1
 8002426:	431a      	orrs	r2, r3
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	619a      	str	r2, [r3, #24]
}
 800242c:	bf00      	nop
 800242e:	3714      	adds	r7, #20
 8002430:	46bd      	mov	sp, r7
 8002432:	bc80      	pop	{r7}
 8002434:	4770      	bx	lr

08002436 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002436:	b580      	push	{r7, lr}
 8002438:	b086      	sub	sp, #24
 800243a:	af02      	add	r7, sp, #8
 800243c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d101      	bne.n	8002448 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	e101      	b.n	800264c <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002454:	b2db      	uxtb	r3, r3
 8002456:	2b00      	cmp	r3, #0
 8002458:	d106      	bne.n	8002468 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2200      	movs	r2, #0
 800245e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f005 fd56 	bl	8007f14 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2203      	movs	r2, #3
 800246c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002476:	d102      	bne.n	800247e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2200      	movs	r2, #0
 800247c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4618      	mov	r0, r3
 8002484:	f002 fe02 	bl	800508c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6818      	ldr	r0, [r3, #0]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	7c1a      	ldrb	r2, [r3, #16]
 8002490:	f88d 2000 	strb.w	r2, [sp]
 8002494:	3304      	adds	r3, #4
 8002496:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002498:	f002 fcec 	bl	8004e74 <USB_CoreInit>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d005      	beq.n	80024ae <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2202      	movs	r2, #2
 80024a6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e0ce      	b.n	800264c <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	2100      	movs	r1, #0
 80024b4:	4618      	mov	r0, r3
 80024b6:	f002 fdf9 	bl	80050ac <USB_SetCurrentMode>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d005      	beq.n	80024cc <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2202      	movs	r2, #2
 80024c4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80024c8:	2301      	movs	r3, #1
 80024ca:	e0bf      	b.n	800264c <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024cc:	2300      	movs	r3, #0
 80024ce:	73fb      	strb	r3, [r7, #15]
 80024d0:	e04a      	b.n	8002568 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80024d2:	7bfa      	ldrb	r2, [r7, #15]
 80024d4:	6879      	ldr	r1, [r7, #4]
 80024d6:	4613      	mov	r3, r2
 80024d8:	00db      	lsls	r3, r3, #3
 80024da:	4413      	add	r3, r2
 80024dc:	009b      	lsls	r3, r3, #2
 80024de:	440b      	add	r3, r1
 80024e0:	3315      	adds	r3, #21
 80024e2:	2201      	movs	r2, #1
 80024e4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80024e6:	7bfa      	ldrb	r2, [r7, #15]
 80024e8:	6879      	ldr	r1, [r7, #4]
 80024ea:	4613      	mov	r3, r2
 80024ec:	00db      	lsls	r3, r3, #3
 80024ee:	4413      	add	r3, r2
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	440b      	add	r3, r1
 80024f4:	3314      	adds	r3, #20
 80024f6:	7bfa      	ldrb	r2, [r7, #15]
 80024f8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80024fa:	7bfa      	ldrb	r2, [r7, #15]
 80024fc:	7bfb      	ldrb	r3, [r7, #15]
 80024fe:	b298      	uxth	r0, r3
 8002500:	6879      	ldr	r1, [r7, #4]
 8002502:	4613      	mov	r3, r2
 8002504:	00db      	lsls	r3, r3, #3
 8002506:	4413      	add	r3, r2
 8002508:	009b      	lsls	r3, r3, #2
 800250a:	440b      	add	r3, r1
 800250c:	332e      	adds	r3, #46	@ 0x2e
 800250e:	4602      	mov	r2, r0
 8002510:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002512:	7bfa      	ldrb	r2, [r7, #15]
 8002514:	6879      	ldr	r1, [r7, #4]
 8002516:	4613      	mov	r3, r2
 8002518:	00db      	lsls	r3, r3, #3
 800251a:	4413      	add	r3, r2
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	440b      	add	r3, r1
 8002520:	3318      	adds	r3, #24
 8002522:	2200      	movs	r2, #0
 8002524:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002526:	7bfa      	ldrb	r2, [r7, #15]
 8002528:	6879      	ldr	r1, [r7, #4]
 800252a:	4613      	mov	r3, r2
 800252c:	00db      	lsls	r3, r3, #3
 800252e:	4413      	add	r3, r2
 8002530:	009b      	lsls	r3, r3, #2
 8002532:	440b      	add	r3, r1
 8002534:	331c      	adds	r3, #28
 8002536:	2200      	movs	r2, #0
 8002538:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800253a:	7bfa      	ldrb	r2, [r7, #15]
 800253c:	6879      	ldr	r1, [r7, #4]
 800253e:	4613      	mov	r3, r2
 8002540:	00db      	lsls	r3, r3, #3
 8002542:	4413      	add	r3, r2
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	440b      	add	r3, r1
 8002548:	3320      	adds	r3, #32
 800254a:	2200      	movs	r2, #0
 800254c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800254e:	7bfa      	ldrb	r2, [r7, #15]
 8002550:	6879      	ldr	r1, [r7, #4]
 8002552:	4613      	mov	r3, r2
 8002554:	00db      	lsls	r3, r3, #3
 8002556:	4413      	add	r3, r2
 8002558:	009b      	lsls	r3, r3, #2
 800255a:	440b      	add	r3, r1
 800255c:	3324      	adds	r3, #36	@ 0x24
 800255e:	2200      	movs	r2, #0
 8002560:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002562:	7bfb      	ldrb	r3, [r7, #15]
 8002564:	3301      	adds	r3, #1
 8002566:	73fb      	strb	r3, [r7, #15]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	791b      	ldrb	r3, [r3, #4]
 800256c:	7bfa      	ldrb	r2, [r7, #15]
 800256e:	429a      	cmp	r2, r3
 8002570:	d3af      	bcc.n	80024d2 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002572:	2300      	movs	r3, #0
 8002574:	73fb      	strb	r3, [r7, #15]
 8002576:	e044      	b.n	8002602 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002578:	7bfa      	ldrb	r2, [r7, #15]
 800257a:	6879      	ldr	r1, [r7, #4]
 800257c:	4613      	mov	r3, r2
 800257e:	00db      	lsls	r3, r3, #3
 8002580:	4413      	add	r3, r2
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	440b      	add	r3, r1
 8002586:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800258a:	2200      	movs	r2, #0
 800258c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800258e:	7bfa      	ldrb	r2, [r7, #15]
 8002590:	6879      	ldr	r1, [r7, #4]
 8002592:	4613      	mov	r3, r2
 8002594:	00db      	lsls	r3, r3, #3
 8002596:	4413      	add	r3, r2
 8002598:	009b      	lsls	r3, r3, #2
 800259a:	440b      	add	r3, r1
 800259c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80025a0:	7bfa      	ldrb	r2, [r7, #15]
 80025a2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80025a4:	7bfa      	ldrb	r2, [r7, #15]
 80025a6:	6879      	ldr	r1, [r7, #4]
 80025a8:	4613      	mov	r3, r2
 80025aa:	00db      	lsls	r3, r3, #3
 80025ac:	4413      	add	r3, r2
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	440b      	add	r3, r1
 80025b2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80025b6:	2200      	movs	r2, #0
 80025b8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80025ba:	7bfa      	ldrb	r2, [r7, #15]
 80025bc:	6879      	ldr	r1, [r7, #4]
 80025be:	4613      	mov	r3, r2
 80025c0:	00db      	lsls	r3, r3, #3
 80025c2:	4413      	add	r3, r2
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	440b      	add	r3, r1
 80025c8:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80025cc:	2200      	movs	r2, #0
 80025ce:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80025d0:	7bfa      	ldrb	r2, [r7, #15]
 80025d2:	6879      	ldr	r1, [r7, #4]
 80025d4:	4613      	mov	r3, r2
 80025d6:	00db      	lsls	r3, r3, #3
 80025d8:	4413      	add	r3, r2
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	440b      	add	r3, r1
 80025de:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80025e2:	2200      	movs	r2, #0
 80025e4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80025e6:	7bfa      	ldrb	r2, [r7, #15]
 80025e8:	6879      	ldr	r1, [r7, #4]
 80025ea:	4613      	mov	r3, r2
 80025ec:	00db      	lsls	r3, r3, #3
 80025ee:	4413      	add	r3, r2
 80025f0:	009b      	lsls	r3, r3, #2
 80025f2:	440b      	add	r3, r1
 80025f4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80025f8:	2200      	movs	r2, #0
 80025fa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025fc:	7bfb      	ldrb	r3, [r7, #15]
 80025fe:	3301      	adds	r3, #1
 8002600:	73fb      	strb	r3, [r7, #15]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	791b      	ldrb	r3, [r3, #4]
 8002606:	7bfa      	ldrb	r2, [r7, #15]
 8002608:	429a      	cmp	r2, r3
 800260a:	d3b5      	bcc.n	8002578 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6818      	ldr	r0, [r3, #0]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	7c1a      	ldrb	r2, [r3, #16]
 8002614:	f88d 2000 	strb.w	r2, [sp]
 8002618:	3304      	adds	r3, #4
 800261a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800261c:	f002 fd92 	bl	8005144 <USB_DevInit>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d005      	beq.n	8002632 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2202      	movs	r2, #2
 800262a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	e00c      	b.n	800264c <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2200      	movs	r2, #0
 8002636:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2201      	movs	r2, #1
 800263c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
  (void)USB_DevDisconnect(hpcd->Instance);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4618      	mov	r0, r3
 8002646:	f003 fdc9 	bl	80061dc <USB_DevDisconnect>

  return HAL_OK;
 800264a:	2300      	movs	r3, #0
}
 800264c:	4618      	mov	r0, r3
 800264e:	3710      	adds	r7, #16
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}

08002654 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002662:	2b01      	cmp	r3, #1
 8002664:	d101      	bne.n	800266a <HAL_PCD_Start+0x16>
 8002666:	2302      	movs	r3, #2
 8002668:	e012      	b.n	8002690 <HAL_PCD_Start+0x3c>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2201      	movs	r2, #1
 800266e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4618      	mov	r0, r3
 8002678:	f002 fcf8 	bl	800506c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4618      	mov	r0, r3
 8002682:	f003 fd8b 	bl	800619c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2200      	movs	r2, #0
 800268a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800268e:	2300      	movs	r3, #0
}
 8002690:	4618      	mov	r0, r3
 8002692:	3708      	adds	r7, #8
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}

08002698 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002698:	b590      	push	{r4, r7, lr}
 800269a:	b08d      	sub	sp, #52	@ 0x34
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80026a6:	6a3b      	ldr	r3, [r7, #32]
 80026a8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4618      	mov	r0, r3
 80026b0:	f003 fe42 	bl	8006338 <USB_GetMode>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	f040 847e 	bne.w	8002fb8 <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4618      	mov	r0, r3
 80026c2:	f003 fdab 	bl	800621c <USB_ReadInterrupts>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	f000 8474 	beq.w	8002fb6 <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	0a1b      	lsrs	r3, r3, #8
 80026d8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4618      	mov	r0, r3
 80026e8:	f003 fd98 	bl	800621c <USB_ReadInterrupts>
 80026ec:	4603      	mov	r3, r0
 80026ee:	f003 0302 	and.w	r3, r3, #2
 80026f2:	2b02      	cmp	r3, #2
 80026f4:	d107      	bne.n	8002706 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	695a      	ldr	r2, [r3, #20]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f002 0202 	and.w	r2, r2, #2
 8002704:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4618      	mov	r0, r3
 800270c:	f003 fd86 	bl	800621c <USB_ReadInterrupts>
 8002710:	4603      	mov	r3, r0
 8002712:	f003 0310 	and.w	r3, r3, #16
 8002716:	2b10      	cmp	r3, #16
 8002718:	d161      	bne.n	80027de <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	699a      	ldr	r2, [r3, #24]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f022 0210 	bic.w	r2, r2, #16
 8002728:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800272a:	6a3b      	ldr	r3, [r7, #32]
 800272c:	6a1b      	ldr	r3, [r3, #32]
 800272e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002730:	69bb      	ldr	r3, [r7, #24]
 8002732:	f003 020f 	and.w	r2, r3, #15
 8002736:	4613      	mov	r3, r2
 8002738:	00db      	lsls	r3, r3, #3
 800273a:	4413      	add	r3, r2
 800273c:	009b      	lsls	r3, r3, #2
 800273e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	4413      	add	r3, r2
 8002746:	3304      	adds	r3, #4
 8002748:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800274a:	69bb      	ldr	r3, [r7, #24]
 800274c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8002750:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002754:	d124      	bne.n	80027a0 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002756:	69ba      	ldr	r2, [r7, #24]
 8002758:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800275c:	4013      	ands	r3, r2
 800275e:	2b00      	cmp	r3, #0
 8002760:	d035      	beq.n	80027ce <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002766:	69bb      	ldr	r3, [r7, #24]
 8002768:	091b      	lsrs	r3, r3, #4
 800276a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800276c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002770:	b29b      	uxth	r3, r3
 8002772:	461a      	mov	r2, r3
 8002774:	6a38      	ldr	r0, [r7, #32]
 8002776:	f003 fbc3 	bl	8005f00 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	68da      	ldr	r2, [r3, #12]
 800277e:	69bb      	ldr	r3, [r7, #24]
 8002780:	091b      	lsrs	r3, r3, #4
 8002782:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002786:	441a      	add	r2, r3
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	695a      	ldr	r2, [r3, #20]
 8002790:	69bb      	ldr	r3, [r7, #24]
 8002792:	091b      	lsrs	r3, r3, #4
 8002794:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002798:	441a      	add	r2, r3
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	615a      	str	r2, [r3, #20]
 800279e:	e016      	b.n	80027ce <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80027a0:	69bb      	ldr	r3, [r7, #24]
 80027a2:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80027a6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80027aa:	d110      	bne.n	80027ce <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80027b2:	2208      	movs	r2, #8
 80027b4:	4619      	mov	r1, r3
 80027b6:	6a38      	ldr	r0, [r7, #32]
 80027b8:	f003 fba2 	bl	8005f00 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	695a      	ldr	r2, [r3, #20]
 80027c0:	69bb      	ldr	r3, [r7, #24]
 80027c2:	091b      	lsrs	r3, r3, #4
 80027c4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80027c8:	441a      	add	r2, r3
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	699a      	ldr	r2, [r3, #24]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f042 0210 	orr.w	r2, r2, #16
 80027dc:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4618      	mov	r0, r3
 80027e4:	f003 fd1a 	bl	800621c <USB_ReadInterrupts>
 80027e8:	4603      	mov	r3, r0
 80027ea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80027ee:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80027f2:	f040 80a7 	bne.w	8002944 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80027f6:	2300      	movs	r3, #0
 80027f8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4618      	mov	r0, r3
 8002800:	f003 fd1e 	bl	8006240 <USB_ReadDevAllOutEpInterrupt>
 8002804:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8002806:	e099      	b.n	800293c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800280a:	f003 0301 	and.w	r3, r3, #1
 800280e:	2b00      	cmp	r3, #0
 8002810:	f000 808e 	beq.w	8002930 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800281a:	b2d2      	uxtb	r2, r2
 800281c:	4611      	mov	r1, r2
 800281e:	4618      	mov	r0, r3
 8002820:	f003 fd40 	bl	80062a4 <USB_ReadDevOutEPInterrupt>
 8002824:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	f003 0301 	and.w	r3, r3, #1
 800282c:	2b00      	cmp	r3, #0
 800282e:	d00c      	beq.n	800284a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002832:	015a      	lsls	r2, r3, #5
 8002834:	69fb      	ldr	r3, [r7, #28]
 8002836:	4413      	add	r3, r2
 8002838:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800283c:	461a      	mov	r2, r3
 800283e:	2301      	movs	r3, #1
 8002840:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002842:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002844:	6878      	ldr	r0, [r7, #4]
 8002846:	f000 fe93 	bl	8003570 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	f003 0308 	and.w	r3, r3, #8
 8002850:	2b00      	cmp	r3, #0
 8002852:	d00c      	beq.n	800286e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002856:	015a      	lsls	r2, r3, #5
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	4413      	add	r3, r2
 800285c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002860:	461a      	mov	r2, r3
 8002862:	2308      	movs	r3, #8
 8002864:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002866:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002868:	6878      	ldr	r0, [r7, #4]
 800286a:	f000 ff69 	bl	8003740 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	f003 0310 	and.w	r3, r3, #16
 8002874:	2b00      	cmp	r3, #0
 8002876:	d008      	beq.n	800288a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800287a:	015a      	lsls	r2, r3, #5
 800287c:	69fb      	ldr	r3, [r7, #28]
 800287e:	4413      	add	r3, r2
 8002880:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002884:	461a      	mov	r2, r3
 8002886:	2310      	movs	r3, #16
 8002888:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	f003 0302 	and.w	r3, r3, #2
 8002890:	2b00      	cmp	r3, #0
 8002892:	d030      	beq.n	80028f6 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002894:	6a3b      	ldr	r3, [r7, #32]
 8002896:	695b      	ldr	r3, [r3, #20]
 8002898:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800289c:	2b80      	cmp	r3, #128	@ 0x80
 800289e:	d109      	bne.n	80028b4 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80028a0:	69fb      	ldr	r3, [r7, #28]
 80028a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	69fa      	ldr	r2, [r7, #28]
 80028aa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80028ae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80028b2:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80028b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028b6:	4613      	mov	r3, r2
 80028b8:	00db      	lsls	r3, r3, #3
 80028ba:	4413      	add	r3, r2
 80028bc:	009b      	lsls	r3, r3, #2
 80028be:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80028c2:	687a      	ldr	r2, [r7, #4]
 80028c4:	4413      	add	r3, r2
 80028c6:	3304      	adds	r3, #4
 80028c8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	78db      	ldrb	r3, [r3, #3]
 80028ce:	2b01      	cmp	r3, #1
 80028d0:	d108      	bne.n	80028e4 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	2200      	movs	r2, #0
 80028d6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80028d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	4619      	mov	r1, r3
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	f005 fc2c 	bl	800813c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80028e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e6:	015a      	lsls	r2, r3, #5
 80028e8:	69fb      	ldr	r3, [r7, #28]
 80028ea:	4413      	add	r3, r2
 80028ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80028f0:	461a      	mov	r2, r3
 80028f2:	2302      	movs	r3, #2
 80028f4:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	f003 0320 	and.w	r3, r3, #32
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d008      	beq.n	8002912 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002902:	015a      	lsls	r2, r3, #5
 8002904:	69fb      	ldr	r3, [r7, #28]
 8002906:	4413      	add	r3, r2
 8002908:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800290c:	461a      	mov	r2, r3
 800290e:	2320      	movs	r3, #32
 8002910:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002918:	2b00      	cmp	r3, #0
 800291a:	d009      	beq.n	8002930 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800291c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800291e:	015a      	lsls	r2, r3, #5
 8002920:	69fb      	ldr	r3, [r7, #28]
 8002922:	4413      	add	r3, r2
 8002924:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002928:	461a      	mov	r2, r3
 800292a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800292e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002932:	3301      	adds	r3, #1
 8002934:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002938:	085b      	lsrs	r3, r3, #1
 800293a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800293c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800293e:	2b00      	cmp	r3, #0
 8002940:	f47f af62 	bne.w	8002808 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4618      	mov	r0, r3
 800294a:	f003 fc67 	bl	800621c <USB_ReadInterrupts>
 800294e:	4603      	mov	r3, r0
 8002950:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002954:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002958:	f040 80db 	bne.w	8002b12 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4618      	mov	r0, r3
 8002962:	f003 fc86 	bl	8006272 <USB_ReadDevAllInEpInterrupt>
 8002966:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8002968:	2300      	movs	r3, #0
 800296a:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800296c:	e0cd      	b.n	8002b0a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800296e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002970:	f003 0301 	and.w	r3, r3, #1
 8002974:	2b00      	cmp	r3, #0
 8002976:	f000 80c2 	beq.w	8002afe <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002980:	b2d2      	uxtb	r2, r2
 8002982:	4611      	mov	r1, r2
 8002984:	4618      	mov	r0, r3
 8002986:	f003 fcaa 	bl	80062de <USB_ReadDevInEPInterrupt>
 800298a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	f003 0301 	and.w	r3, r3, #1
 8002992:	2b00      	cmp	r3, #0
 8002994:	d057      	beq.n	8002a46 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002998:	f003 030f 	and.w	r3, r3, #15
 800299c:	2201      	movs	r2, #1
 800299e:	fa02 f303 	lsl.w	r3, r2, r3
 80029a2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80029a4:	69fb      	ldr	r3, [r7, #28]
 80029a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	43db      	mvns	r3, r3
 80029b0:	69f9      	ldr	r1, [r7, #28]
 80029b2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80029b6:	4013      	ands	r3, r2
 80029b8:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80029ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029bc:	015a      	lsls	r2, r3, #5
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	4413      	add	r3, r2
 80029c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80029c6:	461a      	mov	r2, r3
 80029c8:	2301      	movs	r3, #1
 80029ca:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	799b      	ldrb	r3, [r3, #6]
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d132      	bne.n	8002a3a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80029d4:	6879      	ldr	r1, [r7, #4]
 80029d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029d8:	4613      	mov	r3, r2
 80029da:	00db      	lsls	r3, r3, #3
 80029dc:	4413      	add	r3, r2
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	440b      	add	r3, r1
 80029e2:	3320      	adds	r3, #32
 80029e4:	6819      	ldr	r1, [r3, #0]
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029ea:	4613      	mov	r3, r2
 80029ec:	00db      	lsls	r3, r3, #3
 80029ee:	4413      	add	r3, r2
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	4403      	add	r3, r0
 80029f4:	331c      	adds	r3, #28
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4419      	add	r1, r3
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029fe:	4613      	mov	r3, r2
 8002a00:	00db      	lsls	r3, r3, #3
 8002a02:	4413      	add	r3, r2
 8002a04:	009b      	lsls	r3, r3, #2
 8002a06:	4403      	add	r3, r0
 8002a08:	3320      	adds	r3, #32
 8002a0a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d113      	bne.n	8002a3a <HAL_PCD_IRQHandler+0x3a2>
 8002a12:	6879      	ldr	r1, [r7, #4]
 8002a14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a16:	4613      	mov	r3, r2
 8002a18:	00db      	lsls	r3, r3, #3
 8002a1a:	4413      	add	r3, r2
 8002a1c:	009b      	lsls	r3, r3, #2
 8002a1e:	440b      	add	r3, r1
 8002a20:	3324      	adds	r3, #36	@ 0x24
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d108      	bne.n	8002a3a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6818      	ldr	r0, [r3, #0]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002a32:	461a      	mov	r2, r3
 8002a34:	2101      	movs	r1, #1
 8002a36:	f003 fcaf 	bl	8006398 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	4619      	mov	r1, r3
 8002a40:	6878      	ldr	r0, [r7, #4]
 8002a42:	f005 faf6 	bl	8008032 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	f003 0308 	and.w	r3, r3, #8
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d008      	beq.n	8002a62 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a52:	015a      	lsls	r2, r3, #5
 8002a54:	69fb      	ldr	r3, [r7, #28]
 8002a56:	4413      	add	r3, r2
 8002a58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002a5c:	461a      	mov	r2, r3
 8002a5e:	2308      	movs	r3, #8
 8002a60:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	f003 0310 	and.w	r3, r3, #16
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d008      	beq.n	8002a7e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002a6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a6e:	015a      	lsls	r2, r3, #5
 8002a70:	69fb      	ldr	r3, [r7, #28]
 8002a72:	4413      	add	r3, r2
 8002a74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002a78:	461a      	mov	r2, r3
 8002a7a:	2310      	movs	r3, #16
 8002a7c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d008      	beq.n	8002a9a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a8a:	015a      	lsls	r2, r3, #5
 8002a8c:	69fb      	ldr	r3, [r7, #28]
 8002a8e:	4413      	add	r3, r2
 8002a90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002a94:	461a      	mov	r2, r3
 8002a96:	2340      	movs	r3, #64	@ 0x40
 8002a98:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	f003 0302 	and.w	r3, r3, #2
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d023      	beq.n	8002aec <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002aa4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002aa6:	6a38      	ldr	r0, [r7, #32]
 8002aa8:	f002 fcb0 	bl	800540c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002aac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002aae:	4613      	mov	r3, r2
 8002ab0:	00db      	lsls	r3, r3, #3
 8002ab2:	4413      	add	r3, r2
 8002ab4:	009b      	lsls	r3, r3, #2
 8002ab6:	3310      	adds	r3, #16
 8002ab8:	687a      	ldr	r2, [r7, #4]
 8002aba:	4413      	add	r3, r2
 8002abc:	3304      	adds	r3, #4
 8002abe:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	78db      	ldrb	r3, [r3, #3]
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	d108      	bne.n	8002ada <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	2200      	movs	r2, #0
 8002acc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	6878      	ldr	r0, [r7, #4]
 8002ad6:	f005 fb43 	bl	8008160 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002adc:	015a      	lsls	r2, r3, #5
 8002ade:	69fb      	ldr	r3, [r7, #28]
 8002ae0:	4413      	add	r3, r2
 8002ae2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002ae6:	461a      	mov	r2, r3
 8002ae8:	2302      	movs	r3, #2
 8002aea:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d003      	beq.n	8002afe <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002af6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002af8:	6878      	ldr	r0, [r7, #4]
 8002afa:	f000 fcac 	bl	8003456 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b00:	3301      	adds	r3, #1
 8002b02:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002b04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b06:	085b      	lsrs	r3, r3, #1
 8002b08:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	f47f af2e 	bne.w	800296e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4618      	mov	r0, r3
 8002b18:	f003 fb80 	bl	800621c <USB_ReadInterrupts>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002b22:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002b26:	d114      	bne.n	8002b52 <HAL_PCD_IRQHandler+0x4ba>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002b28:	69fb      	ldr	r3, [r7, #28]
 8002b2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	69fa      	ldr	r2, [r7, #28]
 8002b32:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b36:	f023 0301 	bic.w	r3, r3, #1
 8002b3a:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 8002b3c:	6878      	ldr	r0, [r7, #4]
 8002b3e:	f005 faef 	bl	8008120 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	695a      	ldr	r2, [r3, #20]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002b50:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4618      	mov	r0, r3
 8002b58:	f003 fb60 	bl	800621c <USB_ReadInterrupts>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b62:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002b66:	d112      	bne.n	8002b8e <HAL_PCD_IRQHandler+0x4f6>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	f003 0301 	and.w	r3, r3, #1
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d102      	bne.n	8002b7e <HAL_PCD_IRQHandler+0x4e6>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	f005 faab 	bl	80080d4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	695a      	ldr	r2, [r3, #20]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002b8c:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4618      	mov	r0, r3
 8002b94:	f003 fb42 	bl	800621c <USB_ReadInterrupts>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ba2:	f040 80b7 	bne.w	8002d14 <HAL_PCD_IRQHandler+0x67c>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	69fa      	ldr	r2, [r7, #28]
 8002bb0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002bb4:	f023 0301 	bic.w	r3, r3, #1
 8002bb8:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	2110      	movs	r1, #16
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f002 fc23 	bl	800540c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002bca:	e046      	b.n	8002c5a <HAL_PCD_IRQHandler+0x5c2>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002bcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bce:	015a      	lsls	r2, r3, #5
 8002bd0:	69fb      	ldr	r3, [r7, #28]
 8002bd2:	4413      	add	r3, r2
 8002bd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002bd8:	461a      	mov	r2, r3
 8002bda:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002bde:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002be0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002be2:	015a      	lsls	r2, r3, #5
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	4413      	add	r3, r2
 8002be8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002bf0:	0151      	lsls	r1, r2, #5
 8002bf2:	69fa      	ldr	r2, [r7, #28]
 8002bf4:	440a      	add	r2, r1
 8002bf6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002bfa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002bfe:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002c00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c02:	015a      	lsls	r2, r3, #5
 8002c04:	69fb      	ldr	r3, [r7, #28]
 8002c06:	4413      	add	r3, r2
 8002c08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002c12:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002c14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c16:	015a      	lsls	r2, r3, #5
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	4413      	add	r3, r2
 8002c1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c24:	0151      	lsls	r1, r2, #5
 8002c26:	69fa      	ldr	r2, [r7, #28]
 8002c28:	440a      	add	r2, r1
 8002c2a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002c2e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002c32:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002c34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c36:	015a      	lsls	r2, r3, #5
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	4413      	add	r3, r2
 8002c3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c44:	0151      	lsls	r1, r2, #5
 8002c46:	69fa      	ldr	r2, [r7, #28]
 8002c48:	440a      	add	r2, r1
 8002c4a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002c4e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002c52:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c56:	3301      	adds	r3, #1
 8002c58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	791b      	ldrb	r3, [r3, #4]
 8002c5e:	461a      	mov	r2, r3
 8002c60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d3b2      	bcc.n	8002bcc <HAL_PCD_IRQHandler+0x534>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002c6c:	69db      	ldr	r3, [r3, #28]
 8002c6e:	69fa      	ldr	r2, [r7, #28]
 8002c70:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002c74:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002c78:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	7bdb      	ldrb	r3, [r3, #15]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d016      	beq.n	8002cb0 <HAL_PCD_IRQHandler+0x618>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002c88:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c8c:	69fa      	ldr	r2, [r7, #28]
 8002c8e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002c92:	f043 030b 	orr.w	r3, r3, #11
 8002c96:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ca2:	69fa      	ldr	r2, [r7, #28]
 8002ca4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002ca8:	f043 030b 	orr.w	r3, r3, #11
 8002cac:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cae:	e015      	b.n	8002cdc <HAL_PCD_IRQHandler+0x644>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002cb0:	69fb      	ldr	r3, [r7, #28]
 8002cb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002cb6:	695b      	ldr	r3, [r3, #20]
 8002cb8:	69fa      	ldr	r2, [r7, #28]
 8002cba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002cbe:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002cc2:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8002cc6:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002cc8:	69fb      	ldr	r3, [r7, #28]
 8002cca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002cce:	691b      	ldr	r3, [r3, #16]
 8002cd0:	69fa      	ldr	r2, [r7, #28]
 8002cd2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002cd6:	f043 030b 	orr.w	r3, r3, #11
 8002cda:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002cdc:	69fb      	ldr	r3, [r7, #28]
 8002cde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	69fa      	ldr	r2, [r7, #28]
 8002ce6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002cea:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002cee:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6818      	ldr	r0, [r3, #0]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002cfe:	461a      	mov	r2, r3
 8002d00:	f003 fb4a 	bl	8006398 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	695a      	ldr	r2, [r3, #20]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002d12:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f003 fa7f 	bl	800621c <USB_ReadInterrupts>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d28:	d123      	bne.n	8002d72 <HAL_PCD_IRQHandler+0x6da>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f003 fb0f 	bl	8006352 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f002 fbdd 	bl	80054f8 <USB_GetDevSpeed>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	461a      	mov	r2, r3
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681c      	ldr	r4, [r3, #0]
 8002d4a:	f001 f99b 	bl	8004084 <HAL_RCC_GetHCLKFreq>
 8002d4e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002d54:	461a      	mov	r2, r3
 8002d56:	4620      	mov	r0, r4
 8002d58:	f002 f8e6 	bl	8004f28 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f005 f990 	bl	8008082 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	695a      	ldr	r2, [r3, #20]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002d70:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4618      	mov	r0, r3
 8002d78:	f003 fa50 	bl	800621c <USB_ReadInterrupts>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	f003 0308 	and.w	r3, r3, #8
 8002d82:	2b08      	cmp	r3, #8
 8002d84:	d10a      	bne.n	8002d9c <HAL_PCD_IRQHandler+0x704>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f005 f96d 	bl	8008066 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	695a      	ldr	r2, [r3, #20]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f002 0208 	and.w	r2, r2, #8
 8002d9a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4618      	mov	r0, r3
 8002da2:	f003 fa3b 	bl	800621c <USB_ReadInterrupts>
 8002da6:	4603      	mov	r3, r0
 8002da8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dac:	2b80      	cmp	r3, #128	@ 0x80
 8002dae:	d123      	bne.n	8002df8 <HAL_PCD_IRQHandler+0x760>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002db0:	6a3b      	ldr	r3, [r7, #32]
 8002db2:	699b      	ldr	r3, [r3, #24]
 8002db4:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002db8:	6a3b      	ldr	r3, [r7, #32]
 8002dba:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dc0:	e014      	b.n	8002dec <HAL_PCD_IRQHandler+0x754>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002dc2:	6879      	ldr	r1, [r7, #4]
 8002dc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002dc6:	4613      	mov	r3, r2
 8002dc8:	00db      	lsls	r3, r3, #3
 8002dca:	4413      	add	r3, r2
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	440b      	add	r3, r1
 8002dd0:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002dd4:	781b      	ldrb	r3, [r3, #0]
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d105      	bne.n	8002de6 <HAL_PCD_IRQHandler+0x74e>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	4619      	mov	r1, r3
 8002de0:	6878      	ldr	r0, [r7, #4]
 8002de2:	f000 fb07 	bl	80033f4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de8:	3301      	adds	r3, #1
 8002dea:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	791b      	ldrb	r3, [r3, #4]
 8002df0:	461a      	mov	r2, r3
 8002df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d3e4      	bcc.n	8002dc2 <HAL_PCD_IRQHandler+0x72a>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f003 fa0d 	bl	800621c <USB_ReadInterrupts>
 8002e02:	4603      	mov	r3, r0
 8002e04:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e08:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002e0c:	d13c      	bne.n	8002e88 <HAL_PCD_IRQHandler+0x7f0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002e0e:	2301      	movs	r3, #1
 8002e10:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e12:	e02b      	b.n	8002e6c <HAL_PCD_IRQHandler+0x7d4>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e16:	015a      	lsls	r2, r3, #5
 8002e18:	69fb      	ldr	r3, [r7, #28]
 8002e1a:	4413      	add	r3, r2
 8002e1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002e24:	6879      	ldr	r1, [r7, #4]
 8002e26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e28:	4613      	mov	r3, r2
 8002e2a:	00db      	lsls	r3, r3, #3
 8002e2c:	4413      	add	r3, r2
 8002e2e:	009b      	lsls	r3, r3, #2
 8002e30:	440b      	add	r3, r1
 8002e32:	3318      	adds	r3, #24
 8002e34:	781b      	ldrb	r3, [r3, #0]
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d115      	bne.n	8002e66 <HAL_PCD_IRQHandler+0x7ce>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002e3a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	da12      	bge.n	8002e66 <HAL_PCD_IRQHandler+0x7ce>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002e40:	6879      	ldr	r1, [r7, #4]
 8002e42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e44:	4613      	mov	r3, r2
 8002e46:	00db      	lsls	r3, r3, #3
 8002e48:	4413      	add	r3, r2
 8002e4a:	009b      	lsls	r3, r3, #2
 8002e4c:	440b      	add	r3, r1
 8002e4e:	3317      	adds	r3, #23
 8002e50:	2201      	movs	r2, #1
 8002e52:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e56:	b2db      	uxtb	r3, r3
 8002e58:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002e5c:	b2db      	uxtb	r3, r3
 8002e5e:	4619      	mov	r1, r3
 8002e60:	6878      	ldr	r0, [r7, #4]
 8002e62:	f000 fac7 	bl	80033f4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e68:	3301      	adds	r3, #1
 8002e6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	791b      	ldrb	r3, [r3, #4]
 8002e70:	461a      	mov	r2, r3
 8002e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d3cd      	bcc.n	8002e14 <HAL_PCD_IRQHandler+0x77c>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	695a      	ldr	r2, [r3, #20]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002e86:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f003 f9c5 	bl	800621c <USB_ReadInterrupts>
 8002e92:	4603      	mov	r3, r0
 8002e94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e98:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002e9c:	d156      	bne.n	8002f4c <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ea2:	e045      	b.n	8002f30 <HAL_PCD_IRQHandler+0x898>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea6:	015a      	lsls	r2, r3, #5
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	4413      	add	r3, r2
 8002eac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002eb4:	6879      	ldr	r1, [r7, #4]
 8002eb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002eb8:	4613      	mov	r3, r2
 8002eba:	00db      	lsls	r3, r3, #3
 8002ebc:	4413      	add	r3, r2
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	440b      	add	r3, r1
 8002ec2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002ec6:	781b      	ldrb	r3, [r3, #0]
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d12e      	bne.n	8002f2a <HAL_PCD_IRQHandler+0x892>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002ecc:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	da2b      	bge.n	8002f2a <HAL_PCD_IRQHandler+0x892>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8002ed2:	69bb      	ldr	r3, [r7, #24]
 8002ed4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002ede:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002ee2:	429a      	cmp	r2, r3
 8002ee4:	d121      	bne.n	8002f2a <HAL_PCD_IRQHandler+0x892>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002ee6:	6879      	ldr	r1, [r7, #4]
 8002ee8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002eea:	4613      	mov	r3, r2
 8002eec:	00db      	lsls	r3, r3, #3
 8002eee:	4413      	add	r3, r2
 8002ef0:	009b      	lsls	r3, r3, #2
 8002ef2:	440b      	add	r3, r1
 8002ef4:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002ef8:	2201      	movs	r2, #1
 8002efa:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002efc:	6a3b      	ldr	r3, [r7, #32]
 8002efe:	699b      	ldr	r3, [r3, #24]
 8002f00:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002f04:	6a3b      	ldr	r3, [r7, #32]
 8002f06:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002f08:	6a3b      	ldr	r3, [r7, #32]
 8002f0a:	695b      	ldr	r3, [r3, #20]
 8002f0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d10a      	bne.n	8002f2a <HAL_PCD_IRQHandler+0x892>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002f14:	69fb      	ldr	r3, [r7, #28]
 8002f16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	69fa      	ldr	r2, [r7, #28]
 8002f1e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002f22:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f26:	6053      	str	r3, [r2, #4]
            break;
 8002f28:	e008      	b.n	8002f3c <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f2c:	3301      	adds	r3, #1
 8002f2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	791b      	ldrb	r3, [r3, #4]
 8002f34:	461a      	mov	r2, r3
 8002f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d3b3      	bcc.n	8002ea4 <HAL_PCD_IRQHandler+0x80c>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	695a      	ldr	r2, [r3, #20]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002f4a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4618      	mov	r0, r3
 8002f52:	f003 f963 	bl	800621c <USB_ReadInterrupts>
 8002f56:	4603      	mov	r3, r0
 8002f58:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002f5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f60:	d10a      	bne.n	8002f78 <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	f005 f90e 	bl	8008184 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	695a      	ldr	r2, [r3, #20]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002f76:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f003 f94d 	bl	800621c <USB_ReadInterrupts>
 8002f82:	4603      	mov	r3, r0
 8002f84:	f003 0304 	and.w	r3, r3, #4
 8002f88:	2b04      	cmp	r3, #4
 8002f8a:	d115      	bne.n	8002fb8 <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002f94:	69bb      	ldr	r3, [r7, #24]
 8002f96:	f003 0304 	and.w	r3, r3, #4
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d002      	beq.n	8002fa4 <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002f9e:	6878      	ldr	r0, [r7, #4]
 8002fa0:	f005 f8fe 	bl	80081a0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	6859      	ldr	r1, [r3, #4]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	69ba      	ldr	r2, [r7, #24]
 8002fb0:	430a      	orrs	r2, r1
 8002fb2:	605a      	str	r2, [r3, #4]
 8002fb4:	e000      	b.n	8002fb8 <HAL_PCD_IRQHandler+0x920>
      return;
 8002fb6:	bf00      	nop
    }
  }
}
 8002fb8:	3734      	adds	r7, #52	@ 0x34
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd90      	pop	{r4, r7, pc}

08002fbe <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002fbe:	b580      	push	{r7, lr}
 8002fc0:	b082      	sub	sp, #8
 8002fc2:	af00      	add	r7, sp, #0
 8002fc4:	6078      	str	r0, [r7, #4]
 8002fc6:	460b      	mov	r3, r1
 8002fc8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002fd0:	2b01      	cmp	r3, #1
 8002fd2:	d101      	bne.n	8002fd8 <HAL_PCD_SetAddress+0x1a>
 8002fd4:	2302      	movs	r3, #2
 8002fd6:	e012      	b.n	8002ffe <HAL_PCD_SetAddress+0x40>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2201      	movs	r2, #1
 8002fdc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	78fa      	ldrb	r2, [r7, #3]
 8002fe4:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	78fa      	ldrb	r2, [r7, #3]
 8002fec:	4611      	mov	r1, r2
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f003 f8af 	bl	8006152 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002ffc:	2300      	movs	r3, #0
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	3708      	adds	r7, #8
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}

08003006 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003006:	b580      	push	{r7, lr}
 8003008:	b084      	sub	sp, #16
 800300a:	af00      	add	r7, sp, #0
 800300c:	6078      	str	r0, [r7, #4]
 800300e:	4608      	mov	r0, r1
 8003010:	4611      	mov	r1, r2
 8003012:	461a      	mov	r2, r3
 8003014:	4603      	mov	r3, r0
 8003016:	70fb      	strb	r3, [r7, #3]
 8003018:	460b      	mov	r3, r1
 800301a:	803b      	strh	r3, [r7, #0]
 800301c:	4613      	mov	r3, r2
 800301e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003020:	2300      	movs	r3, #0
 8003022:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003024:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003028:	2b00      	cmp	r3, #0
 800302a:	da0f      	bge.n	800304c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800302c:	78fb      	ldrb	r3, [r7, #3]
 800302e:	f003 020f 	and.w	r2, r3, #15
 8003032:	4613      	mov	r3, r2
 8003034:	00db      	lsls	r3, r3, #3
 8003036:	4413      	add	r3, r2
 8003038:	009b      	lsls	r3, r3, #2
 800303a:	3310      	adds	r3, #16
 800303c:	687a      	ldr	r2, [r7, #4]
 800303e:	4413      	add	r3, r2
 8003040:	3304      	adds	r3, #4
 8003042:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2201      	movs	r2, #1
 8003048:	705a      	strb	r2, [r3, #1]
 800304a:	e00f      	b.n	800306c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800304c:	78fb      	ldrb	r3, [r7, #3]
 800304e:	f003 020f 	and.w	r2, r3, #15
 8003052:	4613      	mov	r3, r2
 8003054:	00db      	lsls	r3, r3, #3
 8003056:	4413      	add	r3, r2
 8003058:	009b      	lsls	r3, r3, #2
 800305a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800305e:	687a      	ldr	r2, [r7, #4]
 8003060:	4413      	add	r3, r2
 8003062:	3304      	adds	r3, #4
 8003064:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	2200      	movs	r2, #0
 800306a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800306c:	78fb      	ldrb	r3, [r7, #3]
 800306e:	f003 030f 	and.w	r3, r3, #15
 8003072:	b2da      	uxtb	r2, r3
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003078:	883a      	ldrh	r2, [r7, #0]
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	78ba      	ldrb	r2, [r7, #2]
 8003082:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	785b      	ldrb	r3, [r3, #1]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d004      	beq.n	8003096 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	461a      	mov	r2, r3
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003096:	78bb      	ldrb	r3, [r7, #2]
 8003098:	2b02      	cmp	r3, #2
 800309a:	d102      	bne.n	80030a2 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2200      	movs	r2, #0
 80030a0:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d101      	bne.n	80030b0 <HAL_PCD_EP_Open+0xaa>
 80030ac:	2302      	movs	r3, #2
 80030ae:	e00e      	b.n	80030ce <HAL_PCD_EP_Open+0xc8>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2201      	movs	r2, #1
 80030b4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	68f9      	ldr	r1, [r7, #12]
 80030be:	4618      	mov	r0, r3
 80030c0:	f002 fa3e 	bl	8005540 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2200      	movs	r2, #0
 80030c8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80030cc:	7afb      	ldrb	r3, [r7, #11]
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3710      	adds	r7, #16
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}

080030d6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80030d6:	b580      	push	{r7, lr}
 80030d8:	b084      	sub	sp, #16
 80030da:	af00      	add	r7, sp, #0
 80030dc:	6078      	str	r0, [r7, #4]
 80030de:	460b      	mov	r3, r1
 80030e0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80030e2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	da0f      	bge.n	800310a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80030ea:	78fb      	ldrb	r3, [r7, #3]
 80030ec:	f003 020f 	and.w	r2, r3, #15
 80030f0:	4613      	mov	r3, r2
 80030f2:	00db      	lsls	r3, r3, #3
 80030f4:	4413      	add	r3, r2
 80030f6:	009b      	lsls	r3, r3, #2
 80030f8:	3310      	adds	r3, #16
 80030fa:	687a      	ldr	r2, [r7, #4]
 80030fc:	4413      	add	r3, r2
 80030fe:	3304      	adds	r3, #4
 8003100:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	2201      	movs	r2, #1
 8003106:	705a      	strb	r2, [r3, #1]
 8003108:	e00f      	b.n	800312a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800310a:	78fb      	ldrb	r3, [r7, #3]
 800310c:	f003 020f 	and.w	r2, r3, #15
 8003110:	4613      	mov	r3, r2
 8003112:	00db      	lsls	r3, r3, #3
 8003114:	4413      	add	r3, r2
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800311c:	687a      	ldr	r2, [r7, #4]
 800311e:	4413      	add	r3, r2
 8003120:	3304      	adds	r3, #4
 8003122:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2200      	movs	r2, #0
 8003128:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800312a:	78fb      	ldrb	r3, [r7, #3]
 800312c:	f003 030f 	and.w	r3, r3, #15
 8003130:	b2da      	uxtb	r2, r3
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800313c:	2b01      	cmp	r3, #1
 800313e:	d101      	bne.n	8003144 <HAL_PCD_EP_Close+0x6e>
 8003140:	2302      	movs	r3, #2
 8003142:	e00e      	b.n	8003162 <HAL_PCD_EP_Close+0x8c>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2201      	movs	r2, #1
 8003148:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	68f9      	ldr	r1, [r7, #12]
 8003152:	4618      	mov	r0, r3
 8003154:	f002 fa7a 	bl	800564c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8003160:	2300      	movs	r3, #0
}
 8003162:	4618      	mov	r0, r3
 8003164:	3710      	adds	r7, #16
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}

0800316a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800316a:	b580      	push	{r7, lr}
 800316c:	b086      	sub	sp, #24
 800316e:	af00      	add	r7, sp, #0
 8003170:	60f8      	str	r0, [r7, #12]
 8003172:	607a      	str	r2, [r7, #4]
 8003174:	603b      	str	r3, [r7, #0]
 8003176:	460b      	mov	r3, r1
 8003178:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800317a:	7afb      	ldrb	r3, [r7, #11]
 800317c:	f003 020f 	and.w	r2, r3, #15
 8003180:	4613      	mov	r3, r2
 8003182:	00db      	lsls	r3, r3, #3
 8003184:	4413      	add	r3, r2
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800318c:	68fa      	ldr	r2, [r7, #12]
 800318e:	4413      	add	r3, r2
 8003190:	3304      	adds	r3, #4
 8003192:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	687a      	ldr	r2, [r7, #4]
 8003198:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	683a      	ldr	r2, [r7, #0]
 800319e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	2200      	movs	r2, #0
 80031a4:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	2200      	movs	r2, #0
 80031aa:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80031ac:	7afb      	ldrb	r3, [r7, #11]
 80031ae:	f003 030f 	and.w	r3, r3, #15
 80031b2:	b2da      	uxtb	r2, r3
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	799b      	ldrb	r3, [r3, #6]
 80031bc:	2b01      	cmp	r3, #1
 80031be:	d102      	bne.n	80031c6 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80031c0:	687a      	ldr	r2, [r7, #4]
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	6818      	ldr	r0, [r3, #0]
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	799b      	ldrb	r3, [r3, #6]
 80031ce:	461a      	mov	r2, r3
 80031d0:	6979      	ldr	r1, [r7, #20]
 80031d2:	f002 fb17 	bl	8005804 <USB_EPStartXfer>

  return HAL_OK;
 80031d6:	2300      	movs	r3, #0
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3718      	adds	r7, #24
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}

080031e0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b083      	sub	sp, #12
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	460b      	mov	r3, r1
 80031ea:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80031ec:	78fb      	ldrb	r3, [r7, #3]
 80031ee:	f003 020f 	and.w	r2, r3, #15
 80031f2:	6879      	ldr	r1, [r7, #4]
 80031f4:	4613      	mov	r3, r2
 80031f6:	00db      	lsls	r3, r3, #3
 80031f8:	4413      	add	r3, r2
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	440b      	add	r3, r1
 80031fe:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8003202:	681b      	ldr	r3, [r3, #0]
}
 8003204:	4618      	mov	r0, r3
 8003206:	370c      	adds	r7, #12
 8003208:	46bd      	mov	sp, r7
 800320a:	bc80      	pop	{r7}
 800320c:	4770      	bx	lr

0800320e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800320e:	b580      	push	{r7, lr}
 8003210:	b086      	sub	sp, #24
 8003212:	af00      	add	r7, sp, #0
 8003214:	60f8      	str	r0, [r7, #12]
 8003216:	607a      	str	r2, [r7, #4]
 8003218:	603b      	str	r3, [r7, #0]
 800321a:	460b      	mov	r3, r1
 800321c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800321e:	7afb      	ldrb	r3, [r7, #11]
 8003220:	f003 020f 	and.w	r2, r3, #15
 8003224:	4613      	mov	r3, r2
 8003226:	00db      	lsls	r3, r3, #3
 8003228:	4413      	add	r3, r2
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	3310      	adds	r3, #16
 800322e:	68fa      	ldr	r2, [r7, #12]
 8003230:	4413      	add	r3, r2
 8003232:	3304      	adds	r3, #4
 8003234:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003236:	697b      	ldr	r3, [r7, #20]
 8003238:	687a      	ldr	r2, [r7, #4]
 800323a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	683a      	ldr	r2, [r7, #0]
 8003240:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	2200      	movs	r2, #0
 8003246:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	2201      	movs	r2, #1
 800324c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800324e:	7afb      	ldrb	r3, [r7, #11]
 8003250:	f003 030f 	and.w	r3, r3, #15
 8003254:	b2da      	uxtb	r2, r3
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	799b      	ldrb	r3, [r3, #6]
 800325e:	2b01      	cmp	r3, #1
 8003260:	d102      	bne.n	8003268 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	6818      	ldr	r0, [r3, #0]
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	799b      	ldrb	r3, [r3, #6]
 8003270:	461a      	mov	r2, r3
 8003272:	6979      	ldr	r1, [r7, #20]
 8003274:	f002 fac6 	bl	8005804 <USB_EPStartXfer>

  return HAL_OK;
 8003278:	2300      	movs	r3, #0
}
 800327a:	4618      	mov	r0, r3
 800327c:	3718      	adds	r7, #24
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}

08003282 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003282:	b580      	push	{r7, lr}
 8003284:	b084      	sub	sp, #16
 8003286:	af00      	add	r7, sp, #0
 8003288:	6078      	str	r0, [r7, #4]
 800328a:	460b      	mov	r3, r1
 800328c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800328e:	78fb      	ldrb	r3, [r7, #3]
 8003290:	f003 030f 	and.w	r3, r3, #15
 8003294:	687a      	ldr	r2, [r7, #4]
 8003296:	7912      	ldrb	r2, [r2, #4]
 8003298:	4293      	cmp	r3, r2
 800329a:	d901      	bls.n	80032a0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	e04f      	b.n	8003340 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80032a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	da0f      	bge.n	80032c8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80032a8:	78fb      	ldrb	r3, [r7, #3]
 80032aa:	f003 020f 	and.w	r2, r3, #15
 80032ae:	4613      	mov	r3, r2
 80032b0:	00db      	lsls	r3, r3, #3
 80032b2:	4413      	add	r3, r2
 80032b4:	009b      	lsls	r3, r3, #2
 80032b6:	3310      	adds	r3, #16
 80032b8:	687a      	ldr	r2, [r7, #4]
 80032ba:	4413      	add	r3, r2
 80032bc:	3304      	adds	r3, #4
 80032be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2201      	movs	r2, #1
 80032c4:	705a      	strb	r2, [r3, #1]
 80032c6:	e00d      	b.n	80032e4 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80032c8:	78fa      	ldrb	r2, [r7, #3]
 80032ca:	4613      	mov	r3, r2
 80032cc:	00db      	lsls	r3, r3, #3
 80032ce:	4413      	add	r3, r2
 80032d0:	009b      	lsls	r3, r3, #2
 80032d2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80032d6:	687a      	ldr	r2, [r7, #4]
 80032d8:	4413      	add	r3, r2
 80032da:	3304      	adds	r3, #4
 80032dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	2200      	movs	r2, #0
 80032e2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2201      	movs	r2, #1
 80032e8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80032ea:	78fb      	ldrb	r3, [r7, #3]
 80032ec:	f003 030f 	and.w	r3, r3, #15
 80032f0:	b2da      	uxtb	r2, r3
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d101      	bne.n	8003304 <HAL_PCD_EP_SetStall+0x82>
 8003300:	2302      	movs	r3, #2
 8003302:	e01d      	b.n	8003340 <HAL_PCD_EP_SetStall+0xbe>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2201      	movs	r2, #1
 8003308:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	68f9      	ldr	r1, [r7, #12]
 8003312:	4618      	mov	r0, r3
 8003314:	f002 fe4b 	bl	8005fae <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003318:	78fb      	ldrb	r3, [r7, #3]
 800331a:	f003 030f 	and.w	r3, r3, #15
 800331e:	2b00      	cmp	r3, #0
 8003320:	d109      	bne.n	8003336 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6818      	ldr	r0, [r3, #0]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	7999      	ldrb	r1, [r3, #6]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003330:	461a      	mov	r2, r3
 8003332:	f003 f831 	bl	8006398 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800333e:	2300      	movs	r3, #0
}
 8003340:	4618      	mov	r0, r3
 8003342:	3710      	adds	r7, #16
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}

08003348 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b084      	sub	sp, #16
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	460b      	mov	r3, r1
 8003352:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003354:	78fb      	ldrb	r3, [r7, #3]
 8003356:	f003 030f 	and.w	r3, r3, #15
 800335a:	687a      	ldr	r2, [r7, #4]
 800335c:	7912      	ldrb	r2, [r2, #4]
 800335e:	4293      	cmp	r3, r2
 8003360:	d901      	bls.n	8003366 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e042      	b.n	80033ec <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003366:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800336a:	2b00      	cmp	r3, #0
 800336c:	da0f      	bge.n	800338e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800336e:	78fb      	ldrb	r3, [r7, #3]
 8003370:	f003 020f 	and.w	r2, r3, #15
 8003374:	4613      	mov	r3, r2
 8003376:	00db      	lsls	r3, r3, #3
 8003378:	4413      	add	r3, r2
 800337a:	009b      	lsls	r3, r3, #2
 800337c:	3310      	adds	r3, #16
 800337e:	687a      	ldr	r2, [r7, #4]
 8003380:	4413      	add	r3, r2
 8003382:	3304      	adds	r3, #4
 8003384:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2201      	movs	r2, #1
 800338a:	705a      	strb	r2, [r3, #1]
 800338c:	e00f      	b.n	80033ae <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800338e:	78fb      	ldrb	r3, [r7, #3]
 8003390:	f003 020f 	and.w	r2, r3, #15
 8003394:	4613      	mov	r3, r2
 8003396:	00db      	lsls	r3, r3, #3
 8003398:	4413      	add	r3, r2
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80033a0:	687a      	ldr	r2, [r7, #4]
 80033a2:	4413      	add	r3, r2
 80033a4:	3304      	adds	r3, #4
 80033a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2200      	movs	r2, #0
 80033ac:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	2200      	movs	r2, #0
 80033b2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80033b4:	78fb      	ldrb	r3, [r7, #3]
 80033b6:	f003 030f 	and.w	r3, r3, #15
 80033ba:	b2da      	uxtb	r2, r3
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d101      	bne.n	80033ce <HAL_PCD_EP_ClrStall+0x86>
 80033ca:	2302      	movs	r3, #2
 80033cc:	e00e      	b.n	80033ec <HAL_PCD_EP_ClrStall+0xa4>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2201      	movs	r2, #1
 80033d2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	68f9      	ldr	r1, [r7, #12]
 80033dc:	4618      	mov	r0, r3
 80033de:	f002 fe53 	bl	8006088 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2200      	movs	r2, #0
 80033e6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80033ea:	2300      	movs	r3, #0
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	3710      	adds	r7, #16
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}

080033f4 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b084      	sub	sp, #16
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
 80033fc:	460b      	mov	r3, r1
 80033fe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003400:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003404:	2b00      	cmp	r3, #0
 8003406:	da0c      	bge.n	8003422 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003408:	78fb      	ldrb	r3, [r7, #3]
 800340a:	f003 020f 	and.w	r2, r3, #15
 800340e:	4613      	mov	r3, r2
 8003410:	00db      	lsls	r3, r3, #3
 8003412:	4413      	add	r3, r2
 8003414:	009b      	lsls	r3, r3, #2
 8003416:	3310      	adds	r3, #16
 8003418:	687a      	ldr	r2, [r7, #4]
 800341a:	4413      	add	r3, r2
 800341c:	3304      	adds	r3, #4
 800341e:	60fb      	str	r3, [r7, #12]
 8003420:	e00c      	b.n	800343c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003422:	78fb      	ldrb	r3, [r7, #3]
 8003424:	f003 020f 	and.w	r2, r3, #15
 8003428:	4613      	mov	r3, r2
 800342a:	00db      	lsls	r3, r3, #3
 800342c:	4413      	add	r3, r2
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003434:	687a      	ldr	r2, [r7, #4]
 8003436:	4413      	add	r3, r2
 8003438:	3304      	adds	r3, #4
 800343a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	68f9      	ldr	r1, [r7, #12]
 8003442:	4618      	mov	r0, r3
 8003444:	f002 fc76 	bl	8005d34 <USB_EPStopXfer>
 8003448:	4603      	mov	r3, r0
 800344a:	72fb      	strb	r3, [r7, #11]

  return ret;
 800344c:	7afb      	ldrb	r3, [r7, #11]
}
 800344e:	4618      	mov	r0, r3
 8003450:	3710      	adds	r7, #16
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}

08003456 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003456:	b580      	push	{r7, lr}
 8003458:	b08a      	sub	sp, #40	@ 0x28
 800345a:	af02      	add	r7, sp, #8
 800345c:	6078      	str	r0, [r7, #4]
 800345e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800346a:	683a      	ldr	r2, [r7, #0]
 800346c:	4613      	mov	r3, r2
 800346e:	00db      	lsls	r3, r3, #3
 8003470:	4413      	add	r3, r2
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	3310      	adds	r3, #16
 8003476:	687a      	ldr	r2, [r7, #4]
 8003478:	4413      	add	r3, r2
 800347a:	3304      	adds	r3, #4
 800347c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	695a      	ldr	r2, [r3, #20]
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	691b      	ldr	r3, [r3, #16]
 8003486:	429a      	cmp	r2, r3
 8003488:	d901      	bls.n	800348e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e06b      	b.n	8003566 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	691a      	ldr	r2, [r3, #16]
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	695b      	ldr	r3, [r3, #20]
 8003496:	1ad3      	subs	r3, r2, r3
 8003498:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	69fa      	ldr	r2, [r7, #28]
 80034a0:	429a      	cmp	r2, r3
 80034a2:	d902      	bls.n	80034aa <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80034aa:	69fb      	ldr	r3, [r7, #28]
 80034ac:	3303      	adds	r3, #3
 80034ae:	089b      	lsrs	r3, r3, #2
 80034b0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80034b2:	e02a      	b.n	800350a <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	691a      	ldr	r2, [r3, #16]
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	695b      	ldr	r3, [r3, #20]
 80034bc:	1ad3      	subs	r3, r2, r3
 80034be:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	69fa      	ldr	r2, [r7, #28]
 80034c6:	429a      	cmp	r2, r3
 80034c8:	d902      	bls.n	80034d0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80034d0:	69fb      	ldr	r3, [r7, #28]
 80034d2:	3303      	adds	r3, #3
 80034d4:	089b      	lsrs	r3, r3, #2
 80034d6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	68d9      	ldr	r1, [r3, #12]
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	b2da      	uxtb	r2, r3
 80034e0:	69fb      	ldr	r3, [r7, #28]
 80034e2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80034e8:	9300      	str	r3, [sp, #0]
 80034ea:	4603      	mov	r3, r0
 80034ec:	6978      	ldr	r0, [r7, #20]
 80034ee:	f002 fcca 	bl	8005e86 <USB_WritePacket>

    ep->xfer_buff  += len;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	68da      	ldr	r2, [r3, #12]
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	441a      	add	r2, r3
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	695a      	ldr	r2, [r3, #20]
 8003502:	69fb      	ldr	r3, [r7, #28]
 8003504:	441a      	add	r2, r3
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	015a      	lsls	r2, r3, #5
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	4413      	add	r3, r2
 8003512:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003516:	699b      	ldr	r3, [r3, #24]
 8003518:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800351a:	69ba      	ldr	r2, [r7, #24]
 800351c:	429a      	cmp	r2, r3
 800351e:	d809      	bhi.n	8003534 <PCD_WriteEmptyTxFifo+0xde>
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	695a      	ldr	r2, [r3, #20]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003528:	429a      	cmp	r2, r3
 800352a:	d203      	bcs.n	8003534 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	691b      	ldr	r3, [r3, #16]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d1bf      	bne.n	80034b4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	691a      	ldr	r2, [r3, #16]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	695b      	ldr	r3, [r3, #20]
 800353c:	429a      	cmp	r2, r3
 800353e:	d811      	bhi.n	8003564 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	f003 030f 	and.w	r3, r3, #15
 8003546:	2201      	movs	r2, #1
 8003548:	fa02 f303 	lsl.w	r3, r2, r3
 800354c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003554:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	43db      	mvns	r3, r3
 800355a:	6939      	ldr	r1, [r7, #16]
 800355c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003560:	4013      	ands	r3, r2
 8003562:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8003564:	2300      	movs	r3, #0
}
 8003566:	4618      	mov	r0, r3
 8003568:	3720      	adds	r7, #32
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
	...

08003570 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b088      	sub	sp, #32
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003580:	69fb      	ldr	r3, [r7, #28]
 8003582:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	333c      	adds	r3, #60	@ 0x3c
 8003588:	3304      	adds	r3, #4
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	015a      	lsls	r2, r3, #5
 8003592:	69bb      	ldr	r3, [r7, #24]
 8003594:	4413      	add	r3, r2
 8003596:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	799b      	ldrb	r3, [r3, #6]
 80035a2:	2b01      	cmp	r3, #1
 80035a4:	d17b      	bne.n	800369e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	f003 0308 	and.w	r3, r3, #8
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d015      	beq.n	80035dc <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	4a61      	ldr	r2, [pc, #388]	@ (8003738 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	f240 80b9 	bls.w	800372c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	f000 80b3 	beq.w	800372c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	015a      	lsls	r2, r3, #5
 80035ca:	69bb      	ldr	r3, [r7, #24]
 80035cc:	4413      	add	r3, r2
 80035ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80035d2:	461a      	mov	r2, r3
 80035d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80035d8:	6093      	str	r3, [r2, #8]
 80035da:	e0a7      	b.n	800372c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	f003 0320 	and.w	r3, r3, #32
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d009      	beq.n	80035fa <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	015a      	lsls	r2, r3, #5
 80035ea:	69bb      	ldr	r3, [r7, #24]
 80035ec:	4413      	add	r3, r2
 80035ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80035f2:	461a      	mov	r2, r3
 80035f4:	2320      	movs	r3, #32
 80035f6:	6093      	str	r3, [r2, #8]
 80035f8:	e098      	b.n	800372c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003600:	2b00      	cmp	r3, #0
 8003602:	f040 8093 	bne.w	800372c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	4a4b      	ldr	r2, [pc, #300]	@ (8003738 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d90f      	bls.n	800362e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003614:	2b00      	cmp	r3, #0
 8003616:	d00a      	beq.n	800362e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	015a      	lsls	r2, r3, #5
 800361c:	69bb      	ldr	r3, [r7, #24]
 800361e:	4413      	add	r3, r2
 8003620:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003624:	461a      	mov	r2, r3
 8003626:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800362a:	6093      	str	r3, [r2, #8]
 800362c:	e07e      	b.n	800372c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800362e:	683a      	ldr	r2, [r7, #0]
 8003630:	4613      	mov	r3, r2
 8003632:	00db      	lsls	r3, r3, #3
 8003634:	4413      	add	r3, r2
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800363c:	687a      	ldr	r2, [r7, #4]
 800363e:	4413      	add	r3, r2
 8003640:	3304      	adds	r3, #4
 8003642:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	6a1a      	ldr	r2, [r3, #32]
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	0159      	lsls	r1, r3, #5
 800364c:	69bb      	ldr	r3, [r7, #24]
 800364e:	440b      	add	r3, r1
 8003650:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003654:	691b      	ldr	r3, [r3, #16]
 8003656:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800365a:	1ad2      	subs	r2, r2, r3
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d114      	bne.n	8003690 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	691b      	ldr	r3, [r3, #16]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d109      	bne.n	8003682 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6818      	ldr	r0, [r3, #0]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003678:	461a      	mov	r2, r3
 800367a:	2101      	movs	r1, #1
 800367c:	f002 fe8c 	bl	8006398 <USB_EP0_OutStart>
 8003680:	e006      	b.n	8003690 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	68da      	ldr	r2, [r3, #12]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	695b      	ldr	r3, [r3, #20]
 800368a:	441a      	add	r2, r3
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	b2db      	uxtb	r3, r3
 8003694:	4619      	mov	r1, r3
 8003696:	6878      	ldr	r0, [r7, #4]
 8003698:	f004 fcb0 	bl	8007ffc <HAL_PCD_DataOutStageCallback>
 800369c:	e046      	b.n	800372c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	4a26      	ldr	r2, [pc, #152]	@ (800373c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d124      	bne.n	80036f0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80036a6:	693b      	ldr	r3, [r7, #16]
 80036a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d00a      	beq.n	80036c6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	015a      	lsls	r2, r3, #5
 80036b4:	69bb      	ldr	r3, [r7, #24]
 80036b6:	4413      	add	r3, r2
 80036b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036bc:	461a      	mov	r2, r3
 80036be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80036c2:	6093      	str	r3, [r2, #8]
 80036c4:	e032      	b.n	800372c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	f003 0320 	and.w	r3, r3, #32
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d008      	beq.n	80036e2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	015a      	lsls	r2, r3, #5
 80036d4:	69bb      	ldr	r3, [r7, #24]
 80036d6:	4413      	add	r3, r2
 80036d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036dc:	461a      	mov	r2, r3
 80036de:	2320      	movs	r3, #32
 80036e0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	4619      	mov	r1, r3
 80036e8:	6878      	ldr	r0, [r7, #4]
 80036ea:	f004 fc87 	bl	8007ffc <HAL_PCD_DataOutStageCallback>
 80036ee:	e01d      	b.n	800372c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d114      	bne.n	8003720 <PCD_EP_OutXfrComplete_int+0x1b0>
 80036f6:	6879      	ldr	r1, [r7, #4]
 80036f8:	683a      	ldr	r2, [r7, #0]
 80036fa:	4613      	mov	r3, r2
 80036fc:	00db      	lsls	r3, r3, #3
 80036fe:	4413      	add	r3, r2
 8003700:	009b      	lsls	r3, r3, #2
 8003702:	440b      	add	r3, r1
 8003704:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d108      	bne.n	8003720 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6818      	ldr	r0, [r3, #0]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003718:	461a      	mov	r2, r3
 800371a:	2100      	movs	r1, #0
 800371c:	f002 fe3c 	bl	8006398 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	b2db      	uxtb	r3, r3
 8003724:	4619      	mov	r1, r3
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f004 fc68 	bl	8007ffc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800372c:	2300      	movs	r3, #0
}
 800372e:	4618      	mov	r0, r3
 8003730:	3720      	adds	r7, #32
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	4f54300a 	.word	0x4f54300a
 800373c:	4f54310a 	.word	0x4f54310a

08003740 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b086      	sub	sp, #24
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
 8003748:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	333c      	adds	r3, #60	@ 0x3c
 8003758:	3304      	adds	r3, #4
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	015a      	lsls	r2, r3, #5
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	4413      	add	r3, r2
 8003766:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	4a15      	ldr	r2, [pc, #84]	@ (80037c8 <PCD_EP_OutSetupPacket_int+0x88>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d90e      	bls.n	8003794 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800377c:	2b00      	cmp	r3, #0
 800377e:	d009      	beq.n	8003794 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	015a      	lsls	r2, r3, #5
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	4413      	add	r3, r2
 8003788:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800378c:	461a      	mov	r2, r3
 800378e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003792:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003794:	6878      	ldr	r0, [r7, #4]
 8003796:	f004 fc1f 	bl	8007fd8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	4a0a      	ldr	r2, [pc, #40]	@ (80037c8 <PCD_EP_OutSetupPacket_int+0x88>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d90c      	bls.n	80037bc <PCD_EP_OutSetupPacket_int+0x7c>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	799b      	ldrb	r3, [r3, #6]
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d108      	bne.n	80037bc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6818      	ldr	r0, [r3, #0]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80037b4:	461a      	mov	r2, r3
 80037b6:	2101      	movs	r1, #1
 80037b8:	f002 fdee 	bl	8006398 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80037bc:	2300      	movs	r3, #0
}
 80037be:	4618      	mov	r0, r3
 80037c0:	3718      	adds	r7, #24
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}
 80037c6:	bf00      	nop
 80037c8:	4f54300a 	.word	0x4f54300a

080037cc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b085      	sub	sp, #20
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
 80037d4:	460b      	mov	r3, r1
 80037d6:	70fb      	strb	r3, [r7, #3]
 80037d8:	4613      	mov	r3, r2
 80037da:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80037e4:	78fb      	ldrb	r3, [r7, #3]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d107      	bne.n	80037fa <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80037ea:	883b      	ldrh	r3, [r7, #0]
 80037ec:	0419      	lsls	r1, r3, #16
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	68ba      	ldr	r2, [r7, #8]
 80037f4:	430a      	orrs	r2, r1
 80037f6:	629a      	str	r2, [r3, #40]	@ 0x28
 80037f8:	e028      	b.n	800384c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003800:	0c1b      	lsrs	r3, r3, #16
 8003802:	68ba      	ldr	r2, [r7, #8]
 8003804:	4413      	add	r3, r2
 8003806:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003808:	2300      	movs	r3, #0
 800380a:	73fb      	strb	r3, [r7, #15]
 800380c:	e00d      	b.n	800382a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	7bfb      	ldrb	r3, [r7, #15]
 8003814:	3340      	adds	r3, #64	@ 0x40
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	4413      	add	r3, r2
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	0c1b      	lsrs	r3, r3, #16
 800381e:	68ba      	ldr	r2, [r7, #8]
 8003820:	4413      	add	r3, r2
 8003822:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003824:	7bfb      	ldrb	r3, [r7, #15]
 8003826:	3301      	adds	r3, #1
 8003828:	73fb      	strb	r3, [r7, #15]
 800382a:	7bfa      	ldrb	r2, [r7, #15]
 800382c:	78fb      	ldrb	r3, [r7, #3]
 800382e:	3b01      	subs	r3, #1
 8003830:	429a      	cmp	r2, r3
 8003832:	d3ec      	bcc.n	800380e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003834:	883b      	ldrh	r3, [r7, #0]
 8003836:	0418      	lsls	r0, r3, #16
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6819      	ldr	r1, [r3, #0]
 800383c:	78fb      	ldrb	r3, [r7, #3]
 800383e:	3b01      	subs	r3, #1
 8003840:	68ba      	ldr	r2, [r7, #8]
 8003842:	4302      	orrs	r2, r0
 8003844:	3340      	adds	r3, #64	@ 0x40
 8003846:	009b      	lsls	r3, r3, #2
 8003848:	440b      	add	r3, r1
 800384a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800384c:	2300      	movs	r3, #0
}
 800384e:	4618      	mov	r0, r3
 8003850:	3714      	adds	r7, #20
 8003852:	46bd      	mov	sp, r7
 8003854:	bc80      	pop	{r7}
 8003856:	4770      	bx	lr

08003858 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003858:	b480      	push	{r7}
 800385a:	b083      	sub	sp, #12
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
 8003860:	460b      	mov	r3, r1
 8003862:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	887a      	ldrh	r2, [r7, #2]
 800386a:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800386c:	2300      	movs	r3, #0
}
 800386e:	4618      	mov	r0, r3
 8003870:	370c      	adds	r7, #12
 8003872:	46bd      	mov	sp, r7
 8003874:	bc80      	pop	{r7}
 8003876:	4770      	bx	lr

08003878 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b08a      	sub	sp, #40	@ 0x28
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d101      	bne.n	800388a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	e23b      	b.n	8003d02 <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f003 0301 	and.w	r3, r3, #1
 8003892:	2b00      	cmp	r3, #0
 8003894:	d050      	beq.n	8003938 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003896:	4b9e      	ldr	r3, [pc, #632]	@ (8003b10 <HAL_RCC_OscConfig+0x298>)
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	f003 030c 	and.w	r3, r3, #12
 800389e:	2b04      	cmp	r3, #4
 80038a0:	d00c      	beq.n	80038bc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038a2:	4b9b      	ldr	r3, [pc, #620]	@ (8003b10 <HAL_RCC_OscConfig+0x298>)
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80038aa:	2b08      	cmp	r3, #8
 80038ac:	d112      	bne.n	80038d4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038ae:	4b98      	ldr	r3, [pc, #608]	@ (8003b10 <HAL_RCC_OscConfig+0x298>)
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80038ba:	d10b      	bne.n	80038d4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038bc:	4b94      	ldr	r3, [pc, #592]	@ (8003b10 <HAL_RCC_OscConfig+0x298>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d036      	beq.n	8003936 <HAL_RCC_OscConfig+0xbe>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d132      	bne.n	8003936 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	e216      	b.n	8003d02 <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	685a      	ldr	r2, [r3, #4]
 80038d8:	4b8e      	ldr	r3, [pc, #568]	@ (8003b14 <HAL_RCC_OscConfig+0x29c>)
 80038da:	b2d2      	uxtb	r2, r2
 80038dc:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d013      	beq.n	800390e <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038e6:	f7fd fc29 	bl	800113c <HAL_GetTick>
 80038ea:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038ec:	e008      	b.n	8003900 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038ee:	f7fd fc25 	bl	800113c <HAL_GetTick>
 80038f2:	4602      	mov	r2, r0
 80038f4:	6a3b      	ldr	r3, [r7, #32]
 80038f6:	1ad3      	subs	r3, r2, r3
 80038f8:	2b64      	cmp	r3, #100	@ 0x64
 80038fa:	d901      	bls.n	8003900 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 80038fc:	2303      	movs	r3, #3
 80038fe:	e200      	b.n	8003d02 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003900:	4b83      	ldr	r3, [pc, #524]	@ (8003b10 <HAL_RCC_OscConfig+0x298>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003908:	2b00      	cmp	r3, #0
 800390a:	d0f0      	beq.n	80038ee <HAL_RCC_OscConfig+0x76>
 800390c:	e014      	b.n	8003938 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800390e:	f7fd fc15 	bl	800113c <HAL_GetTick>
 8003912:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003914:	e008      	b.n	8003928 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003916:	f7fd fc11 	bl	800113c <HAL_GetTick>
 800391a:	4602      	mov	r2, r0
 800391c:	6a3b      	ldr	r3, [r7, #32]
 800391e:	1ad3      	subs	r3, r2, r3
 8003920:	2b64      	cmp	r3, #100	@ 0x64
 8003922:	d901      	bls.n	8003928 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8003924:	2303      	movs	r3, #3
 8003926:	e1ec      	b.n	8003d02 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003928:	4b79      	ldr	r3, [pc, #484]	@ (8003b10 <HAL_RCC_OscConfig+0x298>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003930:	2b00      	cmp	r3, #0
 8003932:	d1f0      	bne.n	8003916 <HAL_RCC_OscConfig+0x9e>
 8003934:	e000      	b.n	8003938 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003936:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 0302 	and.w	r3, r3, #2
 8003940:	2b00      	cmp	r3, #0
 8003942:	d077      	beq.n	8003a34 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003944:	4b72      	ldr	r3, [pc, #456]	@ (8003b10 <HAL_RCC_OscConfig+0x298>)
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	f003 030c 	and.w	r3, r3, #12
 800394c:	2b00      	cmp	r3, #0
 800394e:	d00b      	beq.n	8003968 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003950:	4b6f      	ldr	r3, [pc, #444]	@ (8003b10 <HAL_RCC_OscConfig+0x298>)
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003958:	2b08      	cmp	r3, #8
 800395a:	d126      	bne.n	80039aa <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800395c:	4b6c      	ldr	r3, [pc, #432]	@ (8003b10 <HAL_RCC_OscConfig+0x298>)
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003964:	2b00      	cmp	r3, #0
 8003966:	d120      	bne.n	80039aa <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003968:	4b69      	ldr	r3, [pc, #420]	@ (8003b10 <HAL_RCC_OscConfig+0x298>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 0302 	and.w	r3, r3, #2
 8003970:	2b00      	cmp	r3, #0
 8003972:	d005      	beq.n	8003980 <HAL_RCC_OscConfig+0x108>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	68db      	ldr	r3, [r3, #12]
 8003978:	2b01      	cmp	r3, #1
 800397a:	d001      	beq.n	8003980 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e1c0      	b.n	8003d02 <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003980:	4b63      	ldr	r3, [pc, #396]	@ (8003b10 <HAL_RCC_OscConfig+0x298>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	691b      	ldr	r3, [r3, #16]
 800398c:	21f8      	movs	r1, #248	@ 0xf8
 800398e:	60f9      	str	r1, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003990:	68f9      	ldr	r1, [r7, #12]
 8003992:	fa91 f1a1 	rbit	r1, r1
 8003996:	6139      	str	r1, [r7, #16]
  return result;
 8003998:	6939      	ldr	r1, [r7, #16]
 800399a:	fab1 f181 	clz	r1, r1
 800399e:	b2c9      	uxtb	r1, r1
 80039a0:	408b      	lsls	r3, r1
 80039a2:	495b      	ldr	r1, [pc, #364]	@ (8003b10 <HAL_RCC_OscConfig+0x298>)
 80039a4:	4313      	orrs	r3, r2
 80039a6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039a8:	e044      	b.n	8003a34 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	68db      	ldr	r3, [r3, #12]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d02a      	beq.n	8003a08 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039b2:	4b59      	ldr	r3, [pc, #356]	@ (8003b18 <HAL_RCC_OscConfig+0x2a0>)
 80039b4:	2201      	movs	r2, #1
 80039b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039b8:	f7fd fbc0 	bl	800113c <HAL_GetTick>
 80039bc:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039be:	e008      	b.n	80039d2 <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039c0:	f7fd fbbc 	bl	800113c <HAL_GetTick>
 80039c4:	4602      	mov	r2, r0
 80039c6:	6a3b      	ldr	r3, [r7, #32]
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	2b02      	cmp	r3, #2
 80039cc:	d901      	bls.n	80039d2 <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80039ce:	2303      	movs	r3, #3
 80039d0:	e197      	b.n	8003d02 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039d2:	4b4f      	ldr	r3, [pc, #316]	@ (8003b10 <HAL_RCC_OscConfig+0x298>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f003 0302 	and.w	r3, r3, #2
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d0f0      	beq.n	80039c0 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039de:	4b4c      	ldr	r3, [pc, #304]	@ (8003b10 <HAL_RCC_OscConfig+0x298>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	691b      	ldr	r3, [r3, #16]
 80039ea:	21f8      	movs	r1, #248	@ 0xf8
 80039ec:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ee:	6979      	ldr	r1, [r7, #20]
 80039f0:	fa91 f1a1 	rbit	r1, r1
 80039f4:	61b9      	str	r1, [r7, #24]
  return result;
 80039f6:	69b9      	ldr	r1, [r7, #24]
 80039f8:	fab1 f181 	clz	r1, r1
 80039fc:	b2c9      	uxtb	r1, r1
 80039fe:	408b      	lsls	r3, r1
 8003a00:	4943      	ldr	r1, [pc, #268]	@ (8003b10 <HAL_RCC_OscConfig+0x298>)
 8003a02:	4313      	orrs	r3, r2
 8003a04:	600b      	str	r3, [r1, #0]
 8003a06:	e015      	b.n	8003a34 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a08:	4b43      	ldr	r3, [pc, #268]	@ (8003b18 <HAL_RCC_OscConfig+0x2a0>)
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a0e:	f7fd fb95 	bl	800113c <HAL_GetTick>
 8003a12:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a14:	e008      	b.n	8003a28 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a16:	f7fd fb91 	bl	800113c <HAL_GetTick>
 8003a1a:	4602      	mov	r2, r0
 8003a1c:	6a3b      	ldr	r3, [r7, #32]
 8003a1e:	1ad3      	subs	r3, r2, r3
 8003a20:	2b02      	cmp	r3, #2
 8003a22:	d901      	bls.n	8003a28 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8003a24:	2303      	movs	r3, #3
 8003a26:	e16c      	b.n	8003d02 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a28:	4b39      	ldr	r3, [pc, #228]	@ (8003b10 <HAL_RCC_OscConfig+0x298>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 0302 	and.w	r3, r3, #2
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d1f0      	bne.n	8003a16 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 0308 	and.w	r3, r3, #8
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d030      	beq.n	8003aa2 <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	695b      	ldr	r3, [r3, #20]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d016      	beq.n	8003a76 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a48:	4b34      	ldr	r3, [pc, #208]	@ (8003b1c <HAL_RCC_OscConfig+0x2a4>)
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a4e:	f7fd fb75 	bl	800113c <HAL_GetTick>
 8003a52:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a54:	e008      	b.n	8003a68 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a56:	f7fd fb71 	bl	800113c <HAL_GetTick>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	6a3b      	ldr	r3, [r7, #32]
 8003a5e:	1ad3      	subs	r3, r2, r3
 8003a60:	2b02      	cmp	r3, #2
 8003a62:	d901      	bls.n	8003a68 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8003a64:	2303      	movs	r3, #3
 8003a66:	e14c      	b.n	8003d02 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a68:	4b29      	ldr	r3, [pc, #164]	@ (8003b10 <HAL_RCC_OscConfig+0x298>)
 8003a6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a6c:	f003 0302 	and.w	r3, r3, #2
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d0f0      	beq.n	8003a56 <HAL_RCC_OscConfig+0x1de>
 8003a74:	e015      	b.n	8003aa2 <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a76:	4b29      	ldr	r3, [pc, #164]	@ (8003b1c <HAL_RCC_OscConfig+0x2a4>)
 8003a78:	2200      	movs	r2, #0
 8003a7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a7c:	f7fd fb5e 	bl	800113c <HAL_GetTick>
 8003a80:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a82:	e008      	b.n	8003a96 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a84:	f7fd fb5a 	bl	800113c <HAL_GetTick>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	6a3b      	ldr	r3, [r7, #32]
 8003a8c:	1ad3      	subs	r3, r2, r3
 8003a8e:	2b02      	cmp	r3, #2
 8003a90:	d901      	bls.n	8003a96 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8003a92:	2303      	movs	r3, #3
 8003a94:	e135      	b.n	8003d02 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a96:	4b1e      	ldr	r3, [pc, #120]	@ (8003b10 <HAL_RCC_OscConfig+0x298>)
 8003a98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a9a:	f003 0302 	and.w	r3, r3, #2
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d1f0      	bne.n	8003a84 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 0304 	and.w	r3, r3, #4
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	f000 8087 	beq.w	8003bbe <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ab6:	4b16      	ldr	r3, [pc, #88]	@ (8003b10 <HAL_RCC_OscConfig+0x298>)
 8003ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d110      	bne.n	8003ae4 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	60bb      	str	r3, [r7, #8]
 8003ac6:	4b12      	ldr	r3, [pc, #72]	@ (8003b10 <HAL_RCC_OscConfig+0x298>)
 8003ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aca:	4a11      	ldr	r2, [pc, #68]	@ (8003b10 <HAL_RCC_OscConfig+0x298>)
 8003acc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ad0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ad2:	4b0f      	ldr	r3, [pc, #60]	@ (8003b10 <HAL_RCC_OscConfig+0x298>)
 8003ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ada:	60bb      	str	r3, [r7, #8]
 8003adc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003ae4:	4b0e      	ldr	r3, [pc, #56]	@ (8003b20 <HAL_RCC_OscConfig+0x2a8>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a0d      	ldr	r2, [pc, #52]	@ (8003b20 <HAL_RCC_OscConfig+0x2a8>)
 8003aea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003aee:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003af0:	4b0b      	ldr	r3, [pc, #44]	@ (8003b20 <HAL_RCC_OscConfig+0x2a8>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d122      	bne.n	8003b42 <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003afc:	4b08      	ldr	r3, [pc, #32]	@ (8003b20 <HAL_RCC_OscConfig+0x2a8>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a07      	ldr	r2, [pc, #28]	@ (8003b20 <HAL_RCC_OscConfig+0x2a8>)
 8003b02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b06:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b08:	f7fd fb18 	bl	800113c <HAL_GetTick>
 8003b0c:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b0e:	e012      	b.n	8003b36 <HAL_RCC_OscConfig+0x2be>
 8003b10:	40023800 	.word	0x40023800
 8003b14:	40023802 	.word	0x40023802
 8003b18:	42470000 	.word	0x42470000
 8003b1c:	42470e80 	.word	0x42470e80
 8003b20:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b24:	f7fd fb0a 	bl	800113c <HAL_GetTick>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	6a3b      	ldr	r3, [r7, #32]
 8003b2c:	1ad3      	subs	r3, r2, r3
 8003b2e:	2b02      	cmp	r3, #2
 8003b30:	d901      	bls.n	8003b36 <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 8003b32:	2303      	movs	r3, #3
 8003b34:	e0e5      	b.n	8003d02 <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b36:	4b75      	ldr	r3, [pc, #468]	@ (8003d0c <HAL_RCC_OscConfig+0x494>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d0f0      	beq.n	8003b24 <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	689a      	ldr	r2, [r3, #8]
 8003b46:	4b72      	ldr	r3, [pc, #456]	@ (8003d10 <HAL_RCC_OscConfig+0x498>)
 8003b48:	b2d2      	uxtb	r2, r2
 8003b4a:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d015      	beq.n	8003b80 <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b54:	f7fd faf2 	bl	800113c <HAL_GetTick>
 8003b58:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b5a:	e00a      	b.n	8003b72 <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b5c:	f7fd faee 	bl	800113c <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	6a3b      	ldr	r3, [r7, #32]
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d901      	bls.n	8003b72 <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	e0c7      	b.n	8003d02 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b72:	4b68      	ldr	r3, [pc, #416]	@ (8003d14 <HAL_RCC_OscConfig+0x49c>)
 8003b74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b76:	f003 0302 	and.w	r3, r3, #2
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d0ee      	beq.n	8003b5c <HAL_RCC_OscConfig+0x2e4>
 8003b7e:	e014      	b.n	8003baa <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b80:	f7fd fadc 	bl	800113c <HAL_GetTick>
 8003b84:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b86:	e00a      	b.n	8003b9e <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b88:	f7fd fad8 	bl	800113c <HAL_GetTick>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	6a3b      	ldr	r3, [r7, #32]
 8003b90:	1ad3      	subs	r3, r2, r3
 8003b92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d901      	bls.n	8003b9e <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8003b9a:	2303      	movs	r3, #3
 8003b9c:	e0b1      	b.n	8003d02 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b9e:	4b5d      	ldr	r3, [pc, #372]	@ (8003d14 <HAL_RCC_OscConfig+0x49c>)
 8003ba0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ba2:	f003 0302 	and.w	r3, r3, #2
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d1ee      	bne.n	8003b88 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003baa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d105      	bne.n	8003bbe <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bb2:	4b58      	ldr	r3, [pc, #352]	@ (8003d14 <HAL_RCC_OscConfig+0x49c>)
 8003bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb6:	4a57      	ldr	r2, [pc, #348]	@ (8003d14 <HAL_RCC_OscConfig+0x49c>)
 8003bb8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003bbc:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	699b      	ldr	r3, [r3, #24]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	f000 809c 	beq.w	8003d00 <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003bc8:	4b52      	ldr	r3, [pc, #328]	@ (8003d14 <HAL_RCC_OscConfig+0x49c>)
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	f003 030c 	and.w	r3, r3, #12
 8003bd0:	2b08      	cmp	r3, #8
 8003bd2:	d061      	beq.n	8003c98 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	699b      	ldr	r3, [r3, #24]
 8003bd8:	2b02      	cmp	r3, #2
 8003bda:	d146      	bne.n	8003c6a <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bdc:	4b4e      	ldr	r3, [pc, #312]	@ (8003d18 <HAL_RCC_OscConfig+0x4a0>)
 8003bde:	2200      	movs	r2, #0
 8003be0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003be2:	f7fd faab 	bl	800113c <HAL_GetTick>
 8003be6:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003be8:	e008      	b.n	8003bfc <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bea:	f7fd faa7 	bl	800113c <HAL_GetTick>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	6a3b      	ldr	r3, [r7, #32]
 8003bf2:	1ad3      	subs	r3, r2, r3
 8003bf4:	2b64      	cmp	r3, #100	@ 0x64
 8003bf6:	d901      	bls.n	8003bfc <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8003bf8:	2303      	movs	r3, #3
 8003bfa:	e082      	b.n	8003d02 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bfc:	4b45      	ldr	r3, [pc, #276]	@ (8003d14 <HAL_RCC_OscConfig+0x49c>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d1f0      	bne.n	8003bea <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c08:	4b42      	ldr	r3, [pc, #264]	@ (8003d14 <HAL_RCC_OscConfig+0x49c>)
 8003c0a:	685a      	ldr	r2, [r3, #4]
 8003c0c:	4b43      	ldr	r3, [pc, #268]	@ (8003d1c <HAL_RCC_OscConfig+0x4a4>)
 8003c0e:	4013      	ands	r3, r2
 8003c10:	687a      	ldr	r2, [r7, #4]
 8003c12:	69d1      	ldr	r1, [r2, #28]
 8003c14:	687a      	ldr	r2, [r7, #4]
 8003c16:	6a12      	ldr	r2, [r2, #32]
 8003c18:	4311      	orrs	r1, r2
 8003c1a:	687a      	ldr	r2, [r7, #4]
 8003c1c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003c1e:	0192      	lsls	r2, r2, #6
 8003c20:	4311      	orrs	r1, r2
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003c26:	0612      	lsls	r2, r2, #24
 8003c28:	4311      	orrs	r1, r2
 8003c2a:	687a      	ldr	r2, [r7, #4]
 8003c2c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003c2e:	0852      	lsrs	r2, r2, #1
 8003c30:	3a01      	subs	r2, #1
 8003c32:	0412      	lsls	r2, r2, #16
 8003c34:	430a      	orrs	r2, r1
 8003c36:	4937      	ldr	r1, [pc, #220]	@ (8003d14 <HAL_RCC_OscConfig+0x49c>)
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c3c:	4b36      	ldr	r3, [pc, #216]	@ (8003d18 <HAL_RCC_OscConfig+0x4a0>)
 8003c3e:	2201      	movs	r2, #1
 8003c40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c42:	f7fd fa7b 	bl	800113c <HAL_GetTick>
 8003c46:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c48:	e008      	b.n	8003c5c <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c4a:	f7fd fa77 	bl	800113c <HAL_GetTick>
 8003c4e:	4602      	mov	r2, r0
 8003c50:	6a3b      	ldr	r3, [r7, #32]
 8003c52:	1ad3      	subs	r3, r2, r3
 8003c54:	2b64      	cmp	r3, #100	@ 0x64
 8003c56:	d901      	bls.n	8003c5c <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 8003c58:	2303      	movs	r3, #3
 8003c5a:	e052      	b.n	8003d02 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c5c:	4b2d      	ldr	r3, [pc, #180]	@ (8003d14 <HAL_RCC_OscConfig+0x49c>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d0f0      	beq.n	8003c4a <HAL_RCC_OscConfig+0x3d2>
 8003c68:	e04a      	b.n	8003d00 <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c6a:	4b2b      	ldr	r3, [pc, #172]	@ (8003d18 <HAL_RCC_OscConfig+0x4a0>)
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c70:	f7fd fa64 	bl	800113c <HAL_GetTick>
 8003c74:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c76:	e008      	b.n	8003c8a <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c78:	f7fd fa60 	bl	800113c <HAL_GetTick>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	6a3b      	ldr	r3, [r7, #32]
 8003c80:	1ad3      	subs	r3, r2, r3
 8003c82:	2b64      	cmp	r3, #100	@ 0x64
 8003c84:	d901      	bls.n	8003c8a <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8003c86:	2303      	movs	r3, #3
 8003c88:	e03b      	b.n	8003d02 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c8a:	4b22      	ldr	r3, [pc, #136]	@ (8003d14 <HAL_RCC_OscConfig+0x49c>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d1f0      	bne.n	8003c78 <HAL_RCC_OscConfig+0x400>
 8003c96:	e033      	b.n	8003d00 <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	699b      	ldr	r3, [r3, #24]
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d101      	bne.n	8003ca4 <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	e02e      	b.n	8003d02 <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8003ca4:	4b1b      	ldr	r3, [pc, #108]	@ (8003d14 <HAL_RCC_OscConfig+0x49c>)
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003caa:	69fb      	ldr	r3, [r7, #28]
 8003cac:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	69db      	ldr	r3, [r3, #28]
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	d121      	bne.n	8003cfc <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003cb8:	69fb      	ldr	r3, [r7, #28]
 8003cba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cc2:	429a      	cmp	r2, r3
 8003cc4:	d11a      	bne.n	8003cfc <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003cc6:	69fa      	ldr	r2, [r7, #28]
 8003cc8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003ccc:	4013      	ands	r3, r2
 8003cce:	687a      	ldr	r2, [r7, #4]
 8003cd0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003cd2:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d111      	bne.n	8003cfc <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ce2:	085b      	lsrs	r3, r3, #1
 8003ce4:	3b01      	subs	r3, #1
 8003ce6:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ce8:	429a      	cmp	r2, r3
 8003cea:	d107      	bne.n	8003cfc <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cf6:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d001      	beq.n	8003d00 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	e000      	b.n	8003d02 <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 8003d00:	2300      	movs	r3, #0
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3728      	adds	r7, #40	@ 0x28
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}
 8003d0a:	bf00      	nop
 8003d0c:	40007000 	.word	0x40007000
 8003d10:	40023870 	.word	0x40023870
 8003d14:	40023800 	.word	0x40023800
 8003d18:	42470060 	.word	0x42470060
 8003d1c:	f0bc8000 	.word	0xf0bc8000

08003d20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b086      	sub	sp, #24
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
 8003d28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d101      	bne.n	8003d34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e0d2      	b.n	8003eda <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d34:	4b6b      	ldr	r3, [pc, #428]	@ (8003ee4 <HAL_RCC_ClockConfig+0x1c4>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 030f 	and.w	r3, r3, #15
 8003d3c:	683a      	ldr	r2, [r7, #0]
 8003d3e:	429a      	cmp	r2, r3
 8003d40:	d90c      	bls.n	8003d5c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d42:	4b68      	ldr	r3, [pc, #416]	@ (8003ee4 <HAL_RCC_ClockConfig+0x1c4>)
 8003d44:	683a      	ldr	r2, [r7, #0]
 8003d46:	b2d2      	uxtb	r2, r2
 8003d48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d4a:	4b66      	ldr	r3, [pc, #408]	@ (8003ee4 <HAL_RCC_ClockConfig+0x1c4>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 030f 	and.w	r3, r3, #15
 8003d52:	683a      	ldr	r2, [r7, #0]
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d001      	beq.n	8003d5c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e0be      	b.n	8003eda <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0302 	and.w	r3, r3, #2
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d020      	beq.n	8003daa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0304 	and.w	r3, r3, #4
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d005      	beq.n	8003d80 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d74:	4b5c      	ldr	r3, [pc, #368]	@ (8003ee8 <HAL_RCC_ClockConfig+0x1c8>)
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	4a5b      	ldr	r2, [pc, #364]	@ (8003ee8 <HAL_RCC_ClockConfig+0x1c8>)
 8003d7a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003d7e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 0308 	and.w	r3, r3, #8
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d005      	beq.n	8003d98 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8003d8c:	4b56      	ldr	r3, [pc, #344]	@ (8003ee8 <HAL_RCC_ClockConfig+0x1c8>)
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	4a55      	ldr	r2, [pc, #340]	@ (8003ee8 <HAL_RCC_ClockConfig+0x1c8>)
 8003d92:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003d96:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d98:	4b53      	ldr	r3, [pc, #332]	@ (8003ee8 <HAL_RCC_ClockConfig+0x1c8>)
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	4950      	ldr	r1, [pc, #320]	@ (8003ee8 <HAL_RCC_ClockConfig+0x1c8>)
 8003da6:	4313      	orrs	r3, r2
 8003da8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 0301 	and.w	r3, r3, #1
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d040      	beq.n	8003e38 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d107      	bne.n	8003dce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dbe:	4b4a      	ldr	r3, [pc, #296]	@ (8003ee8 <HAL_RCC_ClockConfig+0x1c8>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d115      	bne.n	8003df6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e085      	b.n	8003eda <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d107      	bne.n	8003de6 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dd6:	4b44      	ldr	r3, [pc, #272]	@ (8003ee8 <HAL_RCC_ClockConfig+0x1c8>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d109      	bne.n	8003df6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e079      	b.n	8003eda <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003de6:	4b40      	ldr	r3, [pc, #256]	@ (8003ee8 <HAL_RCC_ClockConfig+0x1c8>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0302 	and.w	r3, r3, #2
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d101      	bne.n	8003df6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	e071      	b.n	8003eda <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003df6:	4b3c      	ldr	r3, [pc, #240]	@ (8003ee8 <HAL_RCC_ClockConfig+0x1c8>)
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	f023 0203 	bic.w	r2, r3, #3
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	4939      	ldr	r1, [pc, #228]	@ (8003ee8 <HAL_RCC_ClockConfig+0x1c8>)
 8003e04:	4313      	orrs	r3, r2
 8003e06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e08:	f7fd f998 	bl	800113c <HAL_GetTick>
 8003e0c:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e0e:	e00a      	b.n	8003e26 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e10:	f7fd f994 	bl	800113c <HAL_GetTick>
 8003e14:	4602      	mov	r2, r0
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	1ad3      	subs	r3, r2, r3
 8003e1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d901      	bls.n	8003e26 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003e22:	2303      	movs	r3, #3
 8003e24:	e059      	b.n	8003eda <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e26:	4b30      	ldr	r3, [pc, #192]	@ (8003ee8 <HAL_RCC_ClockConfig+0x1c8>)
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	f003 020c 	and.w	r2, r3, #12
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d1eb      	bne.n	8003e10 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e38:	4b2a      	ldr	r3, [pc, #168]	@ (8003ee4 <HAL_RCC_ClockConfig+0x1c4>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 030f 	and.w	r3, r3, #15
 8003e40:	683a      	ldr	r2, [r7, #0]
 8003e42:	429a      	cmp	r2, r3
 8003e44:	d20c      	bcs.n	8003e60 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e46:	4b27      	ldr	r3, [pc, #156]	@ (8003ee4 <HAL_RCC_ClockConfig+0x1c4>)
 8003e48:	683a      	ldr	r2, [r7, #0]
 8003e4a:	b2d2      	uxtb	r2, r2
 8003e4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e4e:	4b25      	ldr	r3, [pc, #148]	@ (8003ee4 <HAL_RCC_ClockConfig+0x1c4>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 030f 	and.w	r3, r3, #15
 8003e56:	683a      	ldr	r2, [r7, #0]
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d001      	beq.n	8003e60 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e03c      	b.n	8003eda <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f003 0304 	and.w	r3, r3, #4
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d008      	beq.n	8003e7e <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e6c:	4b1e      	ldr	r3, [pc, #120]	@ (8003ee8 <HAL_RCC_ClockConfig+0x1c8>)
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	491b      	ldr	r1, [pc, #108]	@ (8003ee8 <HAL_RCC_ClockConfig+0x1c8>)
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0308 	and.w	r3, r3, #8
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d009      	beq.n	8003e9e <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e8a:	4b17      	ldr	r3, [pc, #92]	@ (8003ee8 <HAL_RCC_ClockConfig+0x1c8>)
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	691b      	ldr	r3, [r3, #16]
 8003e96:	00db      	lsls	r3, r3, #3
 8003e98:	4913      	ldr	r1, [pc, #76]	@ (8003ee8 <HAL_RCC_ClockConfig+0x1c8>)
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8003e9e:	f000 f82b 	bl	8003ef8 <HAL_RCC_GetSysClockFreq>
 8003ea2:	4601      	mov	r1, r0
 8003ea4:	4b10      	ldr	r3, [pc, #64]	@ (8003ee8 <HAL_RCC_ClockConfig+0x1c8>)
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003eac:	22f0      	movs	r2, #240	@ 0xf0
 8003eae:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eb0:	68fa      	ldr	r2, [r7, #12]
 8003eb2:	fa92 f2a2 	rbit	r2, r2
 8003eb6:	613a      	str	r2, [r7, #16]
  return result;
 8003eb8:	693a      	ldr	r2, [r7, #16]
 8003eba:	fab2 f282 	clz	r2, r2
 8003ebe:	b2d2      	uxtb	r2, r2
 8003ec0:	40d3      	lsrs	r3, r2
 8003ec2:	4a0a      	ldr	r2, [pc, #40]	@ (8003eec <HAL_RCC_ClockConfig+0x1cc>)
 8003ec4:	5cd3      	ldrb	r3, [r2, r3]
 8003ec6:	fa21 f303 	lsr.w	r3, r1, r3
 8003eca:	4a09      	ldr	r2, [pc, #36]	@ (8003ef0 <HAL_RCC_ClockConfig+0x1d0>)
 8003ecc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003ece:	4b09      	ldr	r3, [pc, #36]	@ (8003ef4 <HAL_RCC_ClockConfig+0x1d4>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f7fd f8f0 	bl	80010b8 <HAL_InitTick>

  return HAL_OK;
 8003ed8:	2300      	movs	r3, #0
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	3718      	adds	r7, #24
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}
 8003ee2:	bf00      	nop
 8003ee4:	40023c00 	.word	0x40023c00
 8003ee8:	40023800 	.word	0x40023800
 8003eec:	08008820 	.word	0x08008820
 8003ef0:	20000000 	.word	0x20000000
 8003ef4:	20000004 	.word	0x20000004

08003ef8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ef8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003efc:	b090      	sub	sp, #64	@ 0x40
 8003efe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003f00:	2300      	movs	r3, #0
 8003f02:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f04:	2300      	movs	r3, #0
 8003f06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f08:	2300      	movs	r3, #0
 8003f0a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f10:	4b59      	ldr	r3, [pc, #356]	@ (8004078 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	f003 030c 	and.w	r3, r3, #12
 8003f18:	2b08      	cmp	r3, #8
 8003f1a:	d00d      	beq.n	8003f38 <HAL_RCC_GetSysClockFreq+0x40>
 8003f1c:	2b08      	cmp	r3, #8
 8003f1e:	f200 80a2 	bhi.w	8004066 <HAL_RCC_GetSysClockFreq+0x16e>
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d002      	beq.n	8003f2c <HAL_RCC_GetSysClockFreq+0x34>
 8003f26:	2b04      	cmp	r3, #4
 8003f28:	d003      	beq.n	8003f32 <HAL_RCC_GetSysClockFreq+0x3a>
 8003f2a:	e09c      	b.n	8004066 <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f2c:	4b53      	ldr	r3, [pc, #332]	@ (800407c <HAL_RCC_GetSysClockFreq+0x184>)
 8003f2e:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8003f30:	e09c      	b.n	800406c <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003f32:	4b53      	ldr	r3, [pc, #332]	@ (8004080 <HAL_RCC_GetSysClockFreq+0x188>)
 8003f34:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003f36:	e099      	b.n	800406c <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f38:	4b4f      	ldr	r3, [pc, #316]	@ (8004078 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f40:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f42:	4b4d      	ldr	r3, [pc, #308]	@ (8004078 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d027      	beq.n	8003f9e <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f4e:	4b4a      	ldr	r3, [pc, #296]	@ (8004078 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	099b      	lsrs	r3, r3, #6
 8003f54:	2200      	movs	r2, #0
 8003f56:	623b      	str	r3, [r7, #32]
 8003f58:	627a      	str	r2, [r7, #36]	@ 0x24
 8003f5a:	6a3b      	ldr	r3, [r7, #32]
 8003f5c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003f60:	2100      	movs	r1, #0
 8003f62:	4b47      	ldr	r3, [pc, #284]	@ (8004080 <HAL_RCC_GetSysClockFreq+0x188>)
 8003f64:	fb03 f201 	mul.w	r2, r3, r1
 8003f68:	2300      	movs	r3, #0
 8003f6a:	fb00 f303 	mul.w	r3, r0, r3
 8003f6e:	4413      	add	r3, r2
 8003f70:	4a43      	ldr	r2, [pc, #268]	@ (8004080 <HAL_RCC_GetSysClockFreq+0x188>)
 8003f72:	fba0 2102 	umull	r2, r1, r0, r2
 8003f76:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8003f78:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003f7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f7c:	4413      	add	r3, r2
 8003f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f82:	2200      	movs	r2, #0
 8003f84:	61bb      	str	r3, [r7, #24]
 8003f86:	61fa      	str	r2, [r7, #28]
 8003f88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f8c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003f90:	f7fc f918 	bl	80001c4 <__aeabi_uldivmod>
 8003f94:	4602      	mov	r2, r0
 8003f96:	460b      	mov	r3, r1
 8003f98:	4613      	mov	r3, r2
 8003f9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f9c:	e055      	b.n	800404a <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f9e:	4b36      	ldr	r3, [pc, #216]	@ (8004078 <HAL_RCC_GetSysClockFreq+0x180>)
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	099b      	lsrs	r3, r3, #6
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	613b      	str	r3, [r7, #16]
 8003fa8:	617a      	str	r2, [r7, #20]
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003fb0:	f04f 0b00 	mov.w	fp, #0
 8003fb4:	4652      	mov	r2, sl
 8003fb6:	465b      	mov	r3, fp
 8003fb8:	f04f 0000 	mov.w	r0, #0
 8003fbc:	f04f 0100 	mov.w	r1, #0
 8003fc0:	0159      	lsls	r1, r3, #5
 8003fc2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003fc6:	0150      	lsls	r0, r2, #5
 8003fc8:	4602      	mov	r2, r0
 8003fca:	460b      	mov	r3, r1
 8003fcc:	ebb2 080a 	subs.w	r8, r2, sl
 8003fd0:	eb63 090b 	sbc.w	r9, r3, fp
 8003fd4:	f04f 0200 	mov.w	r2, #0
 8003fd8:	f04f 0300 	mov.w	r3, #0
 8003fdc:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003fe0:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003fe4:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003fe8:	ebb2 0408 	subs.w	r4, r2, r8
 8003fec:	eb63 0509 	sbc.w	r5, r3, r9
 8003ff0:	f04f 0200 	mov.w	r2, #0
 8003ff4:	f04f 0300 	mov.w	r3, #0
 8003ff8:	00eb      	lsls	r3, r5, #3
 8003ffa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ffe:	00e2      	lsls	r2, r4, #3
 8004000:	4614      	mov	r4, r2
 8004002:	461d      	mov	r5, r3
 8004004:	eb14 030a 	adds.w	r3, r4, sl
 8004008:	603b      	str	r3, [r7, #0]
 800400a:	eb45 030b 	adc.w	r3, r5, fp
 800400e:	607b      	str	r3, [r7, #4]
 8004010:	f04f 0200 	mov.w	r2, #0
 8004014:	f04f 0300 	mov.w	r3, #0
 8004018:	e9d7 4500 	ldrd	r4, r5, [r7]
 800401c:	4629      	mov	r1, r5
 800401e:	028b      	lsls	r3, r1, #10
 8004020:	4620      	mov	r0, r4
 8004022:	4629      	mov	r1, r5
 8004024:	4604      	mov	r4, r0
 8004026:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 800402a:	4601      	mov	r1, r0
 800402c:	028a      	lsls	r2, r1, #10
 800402e:	4610      	mov	r0, r2
 8004030:	4619      	mov	r1, r3
 8004032:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004034:	2200      	movs	r2, #0
 8004036:	60bb      	str	r3, [r7, #8]
 8004038:	60fa      	str	r2, [r7, #12]
 800403a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800403e:	f7fc f8c1 	bl	80001c4 <__aeabi_uldivmod>
 8004042:	4602      	mov	r2, r0
 8004044:	460b      	mov	r3, r1
 8004046:	4613      	mov	r3, r2
 8004048:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800404a:	4b0b      	ldr	r3, [pc, #44]	@ (8004078 <HAL_RCC_GetSysClockFreq+0x180>)
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	0c1b      	lsrs	r3, r3, #16
 8004050:	f003 0303 	and.w	r3, r3, #3
 8004054:	3301      	adds	r3, #1
 8004056:	005b      	lsls	r3, r3, #1
 8004058:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 800405a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800405c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800405e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004062:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004064:	e002      	b.n	800406c <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004066:	4b05      	ldr	r3, [pc, #20]	@ (800407c <HAL_RCC_GetSysClockFreq+0x184>)
 8004068:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800406a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800406c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800406e:	4618      	mov	r0, r3
 8004070:	3740      	adds	r7, #64	@ 0x40
 8004072:	46bd      	mov	sp, r7
 8004074:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004078:	40023800 	.word	0x40023800
 800407c:	00f42400 	.word	0x00f42400
 8004080:	017d7840 	.word	0x017d7840

08004084 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004084:	b480      	push	{r7}
 8004086:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004088:	4b02      	ldr	r3, [pc, #8]	@ (8004094 <HAL_RCC_GetHCLKFreq+0x10>)
 800408a:	681b      	ldr	r3, [r3, #0]
}
 800408c:	4618      	mov	r0, r3
 800408e:	46bd      	mov	sp, r7
 8004090:	bc80      	pop	{r7}
 8004092:	4770      	bx	lr
 8004094:	20000000 	.word	0x20000000

08004098 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b082      	sub	sp, #8
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d101      	bne.n	80040aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e041      	b.n	800412e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d106      	bne.n	80040c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2200      	movs	r2, #0
 80040ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f7fc ff42 	bl	8000f48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2202      	movs	r2, #2
 80040c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	3304      	adds	r3, #4
 80040d4:	4619      	mov	r1, r3
 80040d6:	4610      	mov	r0, r2
 80040d8:	f000 fb48 	bl	800476c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2201      	movs	r2, #1
 80040e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2201      	movs	r2, #1
 80040e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2201      	movs	r2, #1
 80040f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2201      	movs	r2, #1
 8004100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2201      	movs	r2, #1
 8004118:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2201      	movs	r2, #1
 8004120:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2201      	movs	r2, #1
 8004128:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800412c:	2300      	movs	r3, #0
}
 800412e:	4618      	mov	r0, r3
 8004130:	3708      	adds	r7, #8
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}

08004136 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004136:	b580      	push	{r7, lr}
 8004138:	b082      	sub	sp, #8
 800413a:	af00      	add	r7, sp, #0
 800413c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d101      	bne.n	8004148 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	e041      	b.n	80041cc <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800414e:	b2db      	uxtb	r3, r3
 8004150:	2b00      	cmp	r3, #0
 8004152:	d106      	bne.n	8004162 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2200      	movs	r2, #0
 8004158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800415c:	6878      	ldr	r0, [r7, #4]
 800415e:	f000 f839 	bl	80041d4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2202      	movs	r2, #2
 8004166:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	3304      	adds	r3, #4
 8004172:	4619      	mov	r1, r3
 8004174:	4610      	mov	r0, r2
 8004176:	f000 faf9 	bl	800476c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2201      	movs	r2, #1
 800417e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2201      	movs	r2, #1
 8004186:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2201      	movs	r2, #1
 800418e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2201      	movs	r2, #1
 8004196:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2201      	movs	r2, #1
 800419e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2201      	movs	r2, #1
 80041a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2201      	movs	r2, #1
 80041ae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2201      	movs	r2, #1
 80041b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2201      	movs	r2, #1
 80041be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2201      	movs	r2, #1
 80041c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80041ca:	2300      	movs	r3, #0
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	3708      	adds	r7, #8
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}

080041d4 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b083      	sub	sp, #12
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80041dc:	bf00      	nop
 80041de:	370c      	adds	r7, #12
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bc80      	pop	{r7}
 80041e4:	4770      	bx	lr

080041e6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80041e6:	b580      	push	{r7, lr}
 80041e8:	b084      	sub	sp, #16
 80041ea:	af00      	add	r7, sp, #0
 80041ec:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	68db      	ldr	r3, [r3, #12]
 80041f4:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	691b      	ldr	r3, [r3, #16]
 80041fc:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	f003 0302 	and.w	r3, r3, #2
 8004204:	2b00      	cmp	r3, #0
 8004206:	d020      	beq.n	800424a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	f003 0302 	and.w	r3, r3, #2
 800420e:	2b00      	cmp	r3, #0
 8004210:	d01b      	beq.n	800424a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f06f 0202 	mvn.w	r2, #2
 800421a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2201      	movs	r2, #1
 8004220:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	699b      	ldr	r3, [r3, #24]
 8004228:	f003 0303 	and.w	r3, r3, #3
 800422c:	2b00      	cmp	r3, #0
 800422e:	d003      	beq.n	8004238 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	f000 fa7f 	bl	8004734 <HAL_TIM_IC_CaptureCallback>
 8004236:	e005      	b.n	8004244 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004238:	6878      	ldr	r0, [r7, #4]
 800423a:	f000 fa72 	bl	8004722 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f000 fa81 	bl	8004746 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2200      	movs	r2, #0
 8004248:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	f003 0304 	and.w	r3, r3, #4
 8004250:	2b00      	cmp	r3, #0
 8004252:	d020      	beq.n	8004296 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	f003 0304 	and.w	r3, r3, #4
 800425a:	2b00      	cmp	r3, #0
 800425c:	d01b      	beq.n	8004296 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f06f 0204 	mvn.w	r2, #4
 8004266:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2202      	movs	r2, #2
 800426c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	699b      	ldr	r3, [r3, #24]
 8004274:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004278:	2b00      	cmp	r3, #0
 800427a:	d003      	beq.n	8004284 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f000 fa59 	bl	8004734 <HAL_TIM_IC_CaptureCallback>
 8004282:	e005      	b.n	8004290 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f000 fa4c 	bl	8004722 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f000 fa5b 	bl	8004746 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	f003 0308 	and.w	r3, r3, #8
 800429c:	2b00      	cmp	r3, #0
 800429e:	d020      	beq.n	80042e2 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f003 0308 	and.w	r3, r3, #8
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d01b      	beq.n	80042e2 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f06f 0208 	mvn.w	r2, #8
 80042b2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2204      	movs	r2, #4
 80042b8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	69db      	ldr	r3, [r3, #28]
 80042c0:	f003 0303 	and.w	r3, r3, #3
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d003      	beq.n	80042d0 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042c8:	6878      	ldr	r0, [r7, #4]
 80042ca:	f000 fa33 	bl	8004734 <HAL_TIM_IC_CaptureCallback>
 80042ce:	e005      	b.n	80042dc <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	f000 fa26 	bl	8004722 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f000 fa35 	bl	8004746 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2200      	movs	r2, #0
 80042e0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	f003 0310 	and.w	r3, r3, #16
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d020      	beq.n	800432e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f003 0310 	and.w	r3, r3, #16
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d01b      	beq.n	800432e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f06f 0210 	mvn.w	r2, #16
 80042fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2208      	movs	r2, #8
 8004304:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	69db      	ldr	r3, [r3, #28]
 800430c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004310:	2b00      	cmp	r3, #0
 8004312:	d003      	beq.n	800431c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004314:	6878      	ldr	r0, [r7, #4]
 8004316:	f000 fa0d 	bl	8004734 <HAL_TIM_IC_CaptureCallback>
 800431a:	e005      	b.n	8004328 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800431c:	6878      	ldr	r0, [r7, #4]
 800431e:	f000 fa00 	bl	8004722 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f000 fa0f 	bl	8004746 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2200      	movs	r2, #0
 800432c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	f003 0301 	and.w	r3, r3, #1
 8004334:	2b00      	cmp	r3, #0
 8004336:	d00c      	beq.n	8004352 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	f003 0301 	and.w	r3, r3, #1
 800433e:	2b00      	cmp	r3, #0
 8004340:	d007      	beq.n	8004352 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f06f 0201 	mvn.w	r2, #1
 800434a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	f000 f9df 	bl	8004710 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004358:	2b00      	cmp	r3, #0
 800435a:	d00c      	beq.n	8004376 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004362:	2b00      	cmp	r3, #0
 8004364:	d007      	beq.n	8004376 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800436e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004370:	6878      	ldr	r0, [r7, #4]
 8004372:	f000 fd76 	bl	8004e62 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800437c:	2b00      	cmp	r3, #0
 800437e:	d00c      	beq.n	800439a <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004386:	2b00      	cmp	r3, #0
 8004388:	d007      	beq.n	800439a <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004392:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f000 f9df 	bl	8004758 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	f003 0320 	and.w	r3, r3, #32
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d00c      	beq.n	80043be <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	f003 0320 	and.w	r3, r3, #32
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d007      	beq.n	80043be <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f06f 0220 	mvn.w	r2, #32
 80043b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80043b8:	6878      	ldr	r0, [r7, #4]
 80043ba:	f000 fd49 	bl	8004e50 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80043be:	bf00      	nop
 80043c0:	3710      	adds	r7, #16
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd80      	pop	{r7, pc}

080043c6 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80043c6:	b580      	push	{r7, lr}
 80043c8:	b086      	sub	sp, #24
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	60f8      	str	r0, [r7, #12]
 80043ce:	60b9      	str	r1, [r7, #8]
 80043d0:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043d2:	2300      	movs	r3, #0
 80043d4:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d101      	bne.n	80043e4 <HAL_TIM_IC_ConfigChannel+0x1e>
 80043e0:	2302      	movs	r3, #2
 80043e2:	e088      	b.n	80044f6 <HAL_TIM_IC_ConfigChannel+0x130>
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d11b      	bne.n	800442a <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004402:	f000 faef 	bl	80049e4 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	699a      	ldr	r2, [r3, #24]
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f022 020c 	bic.w	r2, r2, #12
 8004414:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	6999      	ldr	r1, [r3, #24]
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	689a      	ldr	r2, [r3, #8]
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	430a      	orrs	r2, r1
 8004426:	619a      	str	r2, [r3, #24]
 8004428:	e060      	b.n	80044ec <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2b04      	cmp	r3, #4
 800442e:	d11c      	bne.n	800446a <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004440:	f000 fb70 	bl	8004b24 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	699a      	ldr	r2, [r3, #24]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004452:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	6999      	ldr	r1, [r3, #24]
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	021a      	lsls	r2, r3, #8
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	430a      	orrs	r2, r1
 8004466:	619a      	str	r2, [r3, #24]
 8004468:	e040      	b.n	80044ec <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2b08      	cmp	r3, #8
 800446e:	d11b      	bne.n	80044a8 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004480:	f000 fbbb 	bl	8004bfa <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	69da      	ldr	r2, [r3, #28]
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f022 020c 	bic.w	r2, r2, #12
 8004492:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	69d9      	ldr	r1, [r3, #28]
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	689a      	ldr	r2, [r3, #8]
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	430a      	orrs	r2, r1
 80044a4:	61da      	str	r2, [r3, #28]
 80044a6:	e021      	b.n	80044ec <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2b0c      	cmp	r3, #12
 80044ac:	d11c      	bne.n	80044e8 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80044be:	f000 fbd7 	bl	8004c70 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	69da      	ldr	r2, [r3, #28]
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80044d0:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	69d9      	ldr	r1, [r3, #28]
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	021a      	lsls	r2, r3, #8
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	430a      	orrs	r2, r1
 80044e4:	61da      	str	r2, [r3, #28]
 80044e6:	e001      	b.n	80044ec <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2200      	movs	r2, #0
 80044f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80044f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	3718      	adds	r7, #24
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}

080044fe <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80044fe:	b580      	push	{r7, lr}
 8004500:	b084      	sub	sp, #16
 8004502:	af00      	add	r7, sp, #0
 8004504:	6078      	str	r0, [r7, #4]
 8004506:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004508:	2300      	movs	r3, #0
 800450a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004512:	2b01      	cmp	r3, #1
 8004514:	d101      	bne.n	800451a <HAL_TIM_ConfigClockSource+0x1c>
 8004516:	2302      	movs	r3, #2
 8004518:	e0b4      	b.n	8004684 <HAL_TIM_ConfigClockSource+0x186>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2201      	movs	r2, #1
 800451e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2202      	movs	r2, #2
 8004526:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004538:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004540:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	68ba      	ldr	r2, [r7, #8]
 8004548:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004552:	d03e      	beq.n	80045d2 <HAL_TIM_ConfigClockSource+0xd4>
 8004554:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004558:	f200 8087 	bhi.w	800466a <HAL_TIM_ConfigClockSource+0x16c>
 800455c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004560:	f000 8086 	beq.w	8004670 <HAL_TIM_ConfigClockSource+0x172>
 8004564:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004568:	d87f      	bhi.n	800466a <HAL_TIM_ConfigClockSource+0x16c>
 800456a:	2b70      	cmp	r3, #112	@ 0x70
 800456c:	d01a      	beq.n	80045a4 <HAL_TIM_ConfigClockSource+0xa6>
 800456e:	2b70      	cmp	r3, #112	@ 0x70
 8004570:	d87b      	bhi.n	800466a <HAL_TIM_ConfigClockSource+0x16c>
 8004572:	2b60      	cmp	r3, #96	@ 0x60
 8004574:	d050      	beq.n	8004618 <HAL_TIM_ConfigClockSource+0x11a>
 8004576:	2b60      	cmp	r3, #96	@ 0x60
 8004578:	d877      	bhi.n	800466a <HAL_TIM_ConfigClockSource+0x16c>
 800457a:	2b50      	cmp	r3, #80	@ 0x50
 800457c:	d03c      	beq.n	80045f8 <HAL_TIM_ConfigClockSource+0xfa>
 800457e:	2b50      	cmp	r3, #80	@ 0x50
 8004580:	d873      	bhi.n	800466a <HAL_TIM_ConfigClockSource+0x16c>
 8004582:	2b40      	cmp	r3, #64	@ 0x40
 8004584:	d058      	beq.n	8004638 <HAL_TIM_ConfigClockSource+0x13a>
 8004586:	2b40      	cmp	r3, #64	@ 0x40
 8004588:	d86f      	bhi.n	800466a <HAL_TIM_ConfigClockSource+0x16c>
 800458a:	2b30      	cmp	r3, #48	@ 0x30
 800458c:	d064      	beq.n	8004658 <HAL_TIM_ConfigClockSource+0x15a>
 800458e:	2b30      	cmp	r3, #48	@ 0x30
 8004590:	d86b      	bhi.n	800466a <HAL_TIM_ConfigClockSource+0x16c>
 8004592:	2b20      	cmp	r3, #32
 8004594:	d060      	beq.n	8004658 <HAL_TIM_ConfigClockSource+0x15a>
 8004596:	2b20      	cmp	r3, #32
 8004598:	d867      	bhi.n	800466a <HAL_TIM_ConfigClockSource+0x16c>
 800459a:	2b00      	cmp	r3, #0
 800459c:	d05c      	beq.n	8004658 <HAL_TIM_ConfigClockSource+0x15a>
 800459e:	2b10      	cmp	r3, #16
 80045a0:	d05a      	beq.n	8004658 <HAL_TIM_ConfigClockSource+0x15a>
 80045a2:	e062      	b.n	800466a <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80045b4:	f000 fbb2 	bl	8004d1c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80045c6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	68ba      	ldr	r2, [r7, #8]
 80045ce:	609a      	str	r2, [r3, #8]
      break;
 80045d0:	e04f      	b.n	8004672 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80045e2:	f000 fb9b 	bl	8004d1c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	689a      	ldr	r2, [r3, #8]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80045f4:	609a      	str	r2, [r3, #8]
      break;
 80045f6:	e03c      	b.n	8004672 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004604:	461a      	mov	r2, r3
 8004606:	f000 fa5f 	bl	8004ac8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	2150      	movs	r1, #80	@ 0x50
 8004610:	4618      	mov	r0, r3
 8004612:	f000 fb69 	bl	8004ce8 <TIM_ITRx_SetConfig>
      break;
 8004616:	e02c      	b.n	8004672 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004624:	461a      	mov	r2, r3
 8004626:	f000 fab9 	bl	8004b9c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	2160      	movs	r1, #96	@ 0x60
 8004630:	4618      	mov	r0, r3
 8004632:	f000 fb59 	bl	8004ce8 <TIM_ITRx_SetConfig>
      break;
 8004636:	e01c      	b.n	8004672 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004644:	461a      	mov	r2, r3
 8004646:	f000 fa3f 	bl	8004ac8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	2140      	movs	r1, #64	@ 0x40
 8004650:	4618      	mov	r0, r3
 8004652:	f000 fb49 	bl	8004ce8 <TIM_ITRx_SetConfig>
      break;
 8004656:	e00c      	b.n	8004672 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681a      	ldr	r2, [r3, #0]
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4619      	mov	r1, r3
 8004662:	4610      	mov	r0, r2
 8004664:	f000 fb40 	bl	8004ce8 <TIM_ITRx_SetConfig>
      break;
 8004668:	e003      	b.n	8004672 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	73fb      	strb	r3, [r7, #15]
      break;
 800466e:	e000      	b.n	8004672 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004670:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2201      	movs	r2, #1
 8004676:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004682:	7bfb      	ldrb	r3, [r7, #15]
}
 8004684:	4618      	mov	r0, r3
 8004686:	3710      	adds	r7, #16
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}

0800468c <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b082      	sub	sp, #8
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
 8004694:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800469c:	2b01      	cmp	r3, #1
 800469e:	d101      	bne.n	80046a4 <HAL_TIM_SlaveConfigSynchro+0x18>
 80046a0:	2302      	movs	r3, #2
 80046a2:	e031      	b.n	8004708 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2201      	movs	r2, #1
 80046a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2202      	movs	r2, #2
 80046b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80046b4:	6839      	ldr	r1, [r7, #0]
 80046b6:	6878      	ldr	r0, [r7, #4]
 80046b8:	f000 f902 	bl	80048c0 <TIM_SlaveTimer_SetConfig>
 80046bc:	4603      	mov	r3, r0
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d009      	beq.n	80046d6 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2201      	movs	r2, #1
 80046c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2200      	movs	r2, #0
 80046ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	e018      	b.n	8004708 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	68da      	ldr	r2, [r3, #12]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80046e4:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	68da      	ldr	r2, [r3, #12]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80046f4:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2201      	movs	r2, #1
 80046fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2200      	movs	r2, #0
 8004702:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004706:	2300      	movs	r3, #0
}
 8004708:	4618      	mov	r0, r3
 800470a:	3708      	adds	r7, #8
 800470c:	46bd      	mov	sp, r7
 800470e:	bd80      	pop	{r7, pc}

08004710 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004710:	b480      	push	{r7}
 8004712:	b083      	sub	sp, #12
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004718:	bf00      	nop
 800471a:	370c      	adds	r7, #12
 800471c:	46bd      	mov	sp, r7
 800471e:	bc80      	pop	{r7}
 8004720:	4770      	bx	lr

08004722 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004722:	b480      	push	{r7}
 8004724:	b083      	sub	sp, #12
 8004726:	af00      	add	r7, sp, #0
 8004728:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800472a:	bf00      	nop
 800472c:	370c      	adds	r7, #12
 800472e:	46bd      	mov	sp, r7
 8004730:	bc80      	pop	{r7}
 8004732:	4770      	bx	lr

08004734 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004734:	b480      	push	{r7}
 8004736:	b083      	sub	sp, #12
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800473c:	bf00      	nop
 800473e:	370c      	adds	r7, #12
 8004740:	46bd      	mov	sp, r7
 8004742:	bc80      	pop	{r7}
 8004744:	4770      	bx	lr

08004746 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004746:	b480      	push	{r7}
 8004748:	b083      	sub	sp, #12
 800474a:	af00      	add	r7, sp, #0
 800474c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800474e:	bf00      	nop
 8004750:	370c      	adds	r7, #12
 8004752:	46bd      	mov	sp, r7
 8004754:	bc80      	pop	{r7}
 8004756:	4770      	bx	lr

08004758 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004758:	b480      	push	{r7}
 800475a:	b083      	sub	sp, #12
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004760:	bf00      	nop
 8004762:	370c      	adds	r7, #12
 8004764:	46bd      	mov	sp, r7
 8004766:	bc80      	pop	{r7}
 8004768:	4770      	bx	lr
	...

0800476c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800476c:	b480      	push	{r7}
 800476e:	b085      	sub	sp, #20
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
 8004774:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	4a45      	ldr	r2, [pc, #276]	@ (8004894 <TIM_Base_SetConfig+0x128>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d013      	beq.n	80047ac <TIM_Base_SetConfig+0x40>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800478a:	d00f      	beq.n	80047ac <TIM_Base_SetConfig+0x40>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	4a42      	ldr	r2, [pc, #264]	@ (8004898 <TIM_Base_SetConfig+0x12c>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d00b      	beq.n	80047ac <TIM_Base_SetConfig+0x40>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	4a41      	ldr	r2, [pc, #260]	@ (800489c <TIM_Base_SetConfig+0x130>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d007      	beq.n	80047ac <TIM_Base_SetConfig+0x40>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	4a40      	ldr	r2, [pc, #256]	@ (80048a0 <TIM_Base_SetConfig+0x134>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d003      	beq.n	80047ac <TIM_Base_SetConfig+0x40>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	4a3f      	ldr	r2, [pc, #252]	@ (80048a4 <TIM_Base_SetConfig+0x138>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d108      	bne.n	80047be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	68fa      	ldr	r2, [r7, #12]
 80047ba:	4313      	orrs	r3, r2
 80047bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	4a34      	ldr	r2, [pc, #208]	@ (8004894 <TIM_Base_SetConfig+0x128>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d02b      	beq.n	800481e <TIM_Base_SetConfig+0xb2>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047cc:	d027      	beq.n	800481e <TIM_Base_SetConfig+0xb2>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	4a31      	ldr	r2, [pc, #196]	@ (8004898 <TIM_Base_SetConfig+0x12c>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d023      	beq.n	800481e <TIM_Base_SetConfig+0xb2>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	4a30      	ldr	r2, [pc, #192]	@ (800489c <TIM_Base_SetConfig+0x130>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d01f      	beq.n	800481e <TIM_Base_SetConfig+0xb2>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	4a2f      	ldr	r2, [pc, #188]	@ (80048a0 <TIM_Base_SetConfig+0x134>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d01b      	beq.n	800481e <TIM_Base_SetConfig+0xb2>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	4a2e      	ldr	r2, [pc, #184]	@ (80048a4 <TIM_Base_SetConfig+0x138>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d017      	beq.n	800481e <TIM_Base_SetConfig+0xb2>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	4a2d      	ldr	r2, [pc, #180]	@ (80048a8 <TIM_Base_SetConfig+0x13c>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d013      	beq.n	800481e <TIM_Base_SetConfig+0xb2>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	4a2c      	ldr	r2, [pc, #176]	@ (80048ac <TIM_Base_SetConfig+0x140>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d00f      	beq.n	800481e <TIM_Base_SetConfig+0xb2>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	4a2b      	ldr	r2, [pc, #172]	@ (80048b0 <TIM_Base_SetConfig+0x144>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d00b      	beq.n	800481e <TIM_Base_SetConfig+0xb2>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	4a2a      	ldr	r2, [pc, #168]	@ (80048b4 <TIM_Base_SetConfig+0x148>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d007      	beq.n	800481e <TIM_Base_SetConfig+0xb2>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	4a29      	ldr	r2, [pc, #164]	@ (80048b8 <TIM_Base_SetConfig+0x14c>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d003      	beq.n	800481e <TIM_Base_SetConfig+0xb2>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	4a28      	ldr	r2, [pc, #160]	@ (80048bc <TIM_Base_SetConfig+0x150>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d108      	bne.n	8004830 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004824:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	68db      	ldr	r3, [r3, #12]
 800482a:	68fa      	ldr	r2, [r7, #12]
 800482c:	4313      	orrs	r3, r2
 800482e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	695b      	ldr	r3, [r3, #20]
 800483a:	4313      	orrs	r3, r2
 800483c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	68fa      	ldr	r2, [r7, #12]
 8004842:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	689a      	ldr	r2, [r3, #8]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	4a0f      	ldr	r2, [pc, #60]	@ (8004894 <TIM_Base_SetConfig+0x128>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d003      	beq.n	8004864 <TIM_Base_SetConfig+0xf8>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	4a11      	ldr	r2, [pc, #68]	@ (80048a4 <TIM_Base_SetConfig+0x138>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d103      	bne.n	800486c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	691a      	ldr	r2, [r3, #16]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2201      	movs	r2, #1
 8004870:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	691b      	ldr	r3, [r3, #16]
 8004876:	f003 0301 	and.w	r3, r3, #1
 800487a:	2b01      	cmp	r3, #1
 800487c:	d105      	bne.n	800488a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	691b      	ldr	r3, [r3, #16]
 8004882:	f023 0201 	bic.w	r2, r3, #1
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	611a      	str	r2, [r3, #16]
  }
}
 800488a:	bf00      	nop
 800488c:	3714      	adds	r7, #20
 800488e:	46bd      	mov	sp, r7
 8004890:	bc80      	pop	{r7}
 8004892:	4770      	bx	lr
 8004894:	40010000 	.word	0x40010000
 8004898:	40000400 	.word	0x40000400
 800489c:	40000800 	.word	0x40000800
 80048a0:	40000c00 	.word	0x40000c00
 80048a4:	40010400 	.word	0x40010400
 80048a8:	40014000 	.word	0x40014000
 80048ac:	40014400 	.word	0x40014400
 80048b0:	40014800 	.word	0x40014800
 80048b4:	40001800 	.word	0x40001800
 80048b8:	40001c00 	.word	0x40001c00
 80048bc:	40002000 	.word	0x40002000

080048c0 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b086      	sub	sp, #24
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048ca:	2300      	movs	r3, #0
 80048cc:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048dc:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	693a      	ldr	r2, [r7, #16]
 80048e4:	4313      	orrs	r3, r2
 80048e6:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	f023 0307 	bic.w	r3, r3, #7
 80048ee:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	693a      	ldr	r2, [r7, #16]
 80048f6:	4313      	orrs	r3, r2
 80048f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	693a      	ldr	r2, [r7, #16]
 8004900:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	2b70      	cmp	r3, #112	@ 0x70
 8004908:	d01a      	beq.n	8004940 <TIM_SlaveTimer_SetConfig+0x80>
 800490a:	2b70      	cmp	r3, #112	@ 0x70
 800490c:	d860      	bhi.n	80049d0 <TIM_SlaveTimer_SetConfig+0x110>
 800490e:	2b60      	cmp	r3, #96	@ 0x60
 8004910:	d054      	beq.n	80049bc <TIM_SlaveTimer_SetConfig+0xfc>
 8004912:	2b60      	cmp	r3, #96	@ 0x60
 8004914:	d85c      	bhi.n	80049d0 <TIM_SlaveTimer_SetConfig+0x110>
 8004916:	2b50      	cmp	r3, #80	@ 0x50
 8004918:	d046      	beq.n	80049a8 <TIM_SlaveTimer_SetConfig+0xe8>
 800491a:	2b50      	cmp	r3, #80	@ 0x50
 800491c:	d858      	bhi.n	80049d0 <TIM_SlaveTimer_SetConfig+0x110>
 800491e:	2b40      	cmp	r3, #64	@ 0x40
 8004920:	d019      	beq.n	8004956 <TIM_SlaveTimer_SetConfig+0x96>
 8004922:	2b40      	cmp	r3, #64	@ 0x40
 8004924:	d854      	bhi.n	80049d0 <TIM_SlaveTimer_SetConfig+0x110>
 8004926:	2b30      	cmp	r3, #48	@ 0x30
 8004928:	d055      	beq.n	80049d6 <TIM_SlaveTimer_SetConfig+0x116>
 800492a:	2b30      	cmp	r3, #48	@ 0x30
 800492c:	d850      	bhi.n	80049d0 <TIM_SlaveTimer_SetConfig+0x110>
 800492e:	2b20      	cmp	r3, #32
 8004930:	d051      	beq.n	80049d6 <TIM_SlaveTimer_SetConfig+0x116>
 8004932:	2b20      	cmp	r3, #32
 8004934:	d84c      	bhi.n	80049d0 <TIM_SlaveTimer_SetConfig+0x110>
 8004936:	2b00      	cmp	r3, #0
 8004938:	d04d      	beq.n	80049d6 <TIM_SlaveTimer_SetConfig+0x116>
 800493a:	2b10      	cmp	r3, #16
 800493c:	d04b      	beq.n	80049d6 <TIM_SlaveTimer_SetConfig+0x116>
 800493e:	e047      	b.n	80049d0 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8004950:	f000 f9e4 	bl	8004d1c <TIM_ETR_SetConfig>
      break;
 8004954:	e040      	b.n	80049d8 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	2b05      	cmp	r3, #5
 800495c:	d101      	bne.n	8004962 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e03b      	b.n	80049da <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	6a1b      	ldr	r3, [r3, #32]
 8004968:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	6a1a      	ldr	r2, [r3, #32]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f022 0201 	bic.w	r2, r2, #1
 8004978:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	699b      	ldr	r3, [r3, #24]
 8004980:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004988:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	691b      	ldr	r3, [r3, #16]
 800498e:	011b      	lsls	r3, r3, #4
 8004990:	68ba      	ldr	r2, [r7, #8]
 8004992:	4313      	orrs	r3, r2
 8004994:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	68ba      	ldr	r2, [r7, #8]
 800499c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	68fa      	ldr	r2, [r7, #12]
 80049a4:	621a      	str	r2, [r3, #32]
      break;
 80049a6:	e017      	b.n	80049d8 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049b4:	461a      	mov	r2, r3
 80049b6:	f000 f887 	bl	8004ac8 <TIM_TI1_ConfigInputStage>
      break;
 80049ba:	e00d      	b.n	80049d8 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80049c8:	461a      	mov	r2, r3
 80049ca:	f000 f8e7 	bl	8004b9c <TIM_TI2_ConfigInputStage>
      break;
 80049ce:	e003      	b.n	80049d8 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	75fb      	strb	r3, [r7, #23]
      break;
 80049d4:	e000      	b.n	80049d8 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 80049d6:	bf00      	nop
  }

  return status;
 80049d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80049da:	4618      	mov	r0, r3
 80049dc:	3718      	adds	r7, #24
 80049de:	46bd      	mov	sp, r7
 80049e0:	bd80      	pop	{r7, pc}
	...

080049e4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b087      	sub	sp, #28
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	60f8      	str	r0, [r7, #12]
 80049ec:	60b9      	str	r1, [r7, #8]
 80049ee:	607a      	str	r2, [r7, #4]
 80049f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	6a1b      	ldr	r3, [r3, #32]
 80049f6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6a1b      	ldr	r3, [r3, #32]
 80049fc:	f023 0201 	bic.w	r2, r3, #1
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	699b      	ldr	r3, [r3, #24]
 8004a08:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	4a27      	ldr	r2, [pc, #156]	@ (8004aac <TIM_TI1_SetConfig+0xc8>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d01b      	beq.n	8004a4a <TIM_TI1_SetConfig+0x66>
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a18:	d017      	beq.n	8004a4a <TIM_TI1_SetConfig+0x66>
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	4a24      	ldr	r2, [pc, #144]	@ (8004ab0 <TIM_TI1_SetConfig+0xcc>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d013      	beq.n	8004a4a <TIM_TI1_SetConfig+0x66>
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	4a23      	ldr	r2, [pc, #140]	@ (8004ab4 <TIM_TI1_SetConfig+0xd0>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d00f      	beq.n	8004a4a <TIM_TI1_SetConfig+0x66>
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	4a22      	ldr	r2, [pc, #136]	@ (8004ab8 <TIM_TI1_SetConfig+0xd4>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d00b      	beq.n	8004a4a <TIM_TI1_SetConfig+0x66>
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	4a21      	ldr	r2, [pc, #132]	@ (8004abc <TIM_TI1_SetConfig+0xd8>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d007      	beq.n	8004a4a <TIM_TI1_SetConfig+0x66>
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	4a20      	ldr	r2, [pc, #128]	@ (8004ac0 <TIM_TI1_SetConfig+0xdc>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d003      	beq.n	8004a4a <TIM_TI1_SetConfig+0x66>
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	4a1f      	ldr	r2, [pc, #124]	@ (8004ac4 <TIM_TI1_SetConfig+0xe0>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d101      	bne.n	8004a4e <TIM_TI1_SetConfig+0x6a>
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e000      	b.n	8004a50 <TIM_TI1_SetConfig+0x6c>
 8004a4e:	2300      	movs	r3, #0
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d008      	beq.n	8004a66 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	f023 0303 	bic.w	r3, r3, #3
 8004a5a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004a5c:	697a      	ldr	r2, [r7, #20]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	4313      	orrs	r3, r2
 8004a62:	617b      	str	r3, [r7, #20]
 8004a64:	e003      	b.n	8004a6e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	f043 0301 	orr.w	r3, r3, #1
 8004a6c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a6e:	697b      	ldr	r3, [r7, #20]
 8004a70:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a74:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	011b      	lsls	r3, r3, #4
 8004a7a:	b2db      	uxtb	r3, r3
 8004a7c:	697a      	ldr	r2, [r7, #20]
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	f023 030a 	bic.w	r3, r3, #10
 8004a88:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004a8a:	68bb      	ldr	r3, [r7, #8]
 8004a8c:	f003 030a 	and.w	r3, r3, #10
 8004a90:	693a      	ldr	r2, [r7, #16]
 8004a92:	4313      	orrs	r3, r2
 8004a94:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	697a      	ldr	r2, [r7, #20]
 8004a9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	693a      	ldr	r2, [r7, #16]
 8004aa0:	621a      	str	r2, [r3, #32]
}
 8004aa2:	bf00      	nop
 8004aa4:	371c      	adds	r7, #28
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bc80      	pop	{r7}
 8004aaa:	4770      	bx	lr
 8004aac:	40010000 	.word	0x40010000
 8004ab0:	40000400 	.word	0x40000400
 8004ab4:	40000800 	.word	0x40000800
 8004ab8:	40000c00 	.word	0x40000c00
 8004abc:	40010400 	.word	0x40010400
 8004ac0:	40014000 	.word	0x40014000
 8004ac4:	40001800 	.word	0x40001800

08004ac8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b087      	sub	sp, #28
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	60f8      	str	r0, [r7, #12]
 8004ad0:	60b9      	str	r1, [r7, #8]
 8004ad2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	6a1b      	ldr	r3, [r3, #32]
 8004ad8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	6a1b      	ldr	r3, [r3, #32]
 8004ade:	f023 0201 	bic.w	r2, r3, #1
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	699b      	ldr	r3, [r3, #24]
 8004aea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004af2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	011b      	lsls	r3, r3, #4
 8004af8:	693a      	ldr	r2, [r7, #16]
 8004afa:	4313      	orrs	r3, r2
 8004afc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	f023 030a 	bic.w	r3, r3, #10
 8004b04:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004b06:	697a      	ldr	r2, [r7, #20]
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	693a      	ldr	r2, [r7, #16]
 8004b12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	697a      	ldr	r2, [r7, #20]
 8004b18:	621a      	str	r2, [r3, #32]
}
 8004b1a:	bf00      	nop
 8004b1c:	371c      	adds	r7, #28
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bc80      	pop	{r7}
 8004b22:	4770      	bx	lr

08004b24 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b087      	sub	sp, #28
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	60f8      	str	r0, [r7, #12]
 8004b2c:	60b9      	str	r1, [r7, #8]
 8004b2e:	607a      	str	r2, [r7, #4]
 8004b30:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	6a1b      	ldr	r3, [r3, #32]
 8004b36:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	6a1b      	ldr	r3, [r3, #32]
 8004b3c:	f023 0210 	bic.w	r2, r3, #16
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	699b      	ldr	r3, [r3, #24]
 8004b48:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b50:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	021b      	lsls	r3, r3, #8
 8004b56:	693a      	ldr	r2, [r7, #16]
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004b62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	031b      	lsls	r3, r3, #12
 8004b68:	b29b      	uxth	r3, r3
 8004b6a:	693a      	ldr	r2, [r7, #16]
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004b76:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	011b      	lsls	r3, r3, #4
 8004b7c:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8004b80:	697a      	ldr	r2, [r7, #20]
 8004b82:	4313      	orrs	r3, r2
 8004b84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	693a      	ldr	r2, [r7, #16]
 8004b8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	697a      	ldr	r2, [r7, #20]
 8004b90:	621a      	str	r2, [r3, #32]
}
 8004b92:	bf00      	nop
 8004b94:	371c      	adds	r7, #28
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bc80      	pop	{r7}
 8004b9a:	4770      	bx	lr

08004b9c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b087      	sub	sp, #28
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	60f8      	str	r0, [r7, #12]
 8004ba4:	60b9      	str	r1, [r7, #8]
 8004ba6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	6a1b      	ldr	r3, [r3, #32]
 8004bac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	6a1b      	ldr	r3, [r3, #32]
 8004bb2:	f023 0210 	bic.w	r2, r3, #16
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	699b      	ldr	r3, [r3, #24]
 8004bbe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004bc0:	693b      	ldr	r3, [r7, #16]
 8004bc2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004bc6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	031b      	lsls	r3, r3, #12
 8004bcc:	693a      	ldr	r2, [r7, #16]
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004bd8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	011b      	lsls	r3, r3, #4
 8004bde:	697a      	ldr	r2, [r7, #20]
 8004be0:	4313      	orrs	r3, r2
 8004be2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	693a      	ldr	r2, [r7, #16]
 8004be8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	697a      	ldr	r2, [r7, #20]
 8004bee:	621a      	str	r2, [r3, #32]
}
 8004bf0:	bf00      	nop
 8004bf2:	371c      	adds	r7, #28
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bc80      	pop	{r7}
 8004bf8:	4770      	bx	lr

08004bfa <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004bfa:	b480      	push	{r7}
 8004bfc:	b087      	sub	sp, #28
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	60f8      	str	r0, [r7, #12]
 8004c02:	60b9      	str	r1, [r7, #8]
 8004c04:	607a      	str	r2, [r7, #4]
 8004c06:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	6a1b      	ldr	r3, [r3, #32]
 8004c0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	6a1b      	ldr	r3, [r3, #32]
 8004c12:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	69db      	ldr	r3, [r3, #28]
 8004c1e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	f023 0303 	bic.w	r3, r3, #3
 8004c26:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8004c28:	693a      	ldr	r2, [r7, #16]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004c30:	693b      	ldr	r3, [r7, #16]
 8004c32:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004c36:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	011b      	lsls	r3, r3, #4
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	693a      	ldr	r2, [r7, #16]
 8004c40:	4313      	orrs	r3, r2
 8004c42:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8004c4a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	021b      	lsls	r3, r3, #8
 8004c50:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8004c54:	697a      	ldr	r2, [r7, #20]
 8004c56:	4313      	orrs	r3, r2
 8004c58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	693a      	ldr	r2, [r7, #16]
 8004c5e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	697a      	ldr	r2, [r7, #20]
 8004c64:	621a      	str	r2, [r3, #32]
}
 8004c66:	bf00      	nop
 8004c68:	371c      	adds	r7, #28
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bc80      	pop	{r7}
 8004c6e:	4770      	bx	lr

08004c70 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b087      	sub	sp, #28
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	60f8      	str	r0, [r7, #12]
 8004c78:	60b9      	str	r1, [r7, #8]
 8004c7a:	607a      	str	r2, [r7, #4]
 8004c7c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	6a1b      	ldr	r3, [r3, #32]
 8004c82:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	6a1b      	ldr	r3, [r3, #32]
 8004c88:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	69db      	ldr	r3, [r3, #28]
 8004c94:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004c96:	693b      	ldr	r3, [r7, #16]
 8004c98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c9c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	021b      	lsls	r3, r3, #8
 8004ca2:	693a      	ldr	r2, [r7, #16]
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004cae:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	031b      	lsls	r3, r3, #12
 8004cb4:	b29b      	uxth	r3, r3
 8004cb6:	693a      	ldr	r2, [r7, #16]
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004cbc:	697b      	ldr	r3, [r7, #20]
 8004cbe:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004cc2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	031b      	lsls	r3, r3, #12
 8004cc8:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8004ccc:	697a      	ldr	r2, [r7, #20]
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	693a      	ldr	r2, [r7, #16]
 8004cd6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	697a      	ldr	r2, [r7, #20]
 8004cdc:	621a      	str	r2, [r3, #32]
}
 8004cde:	bf00      	nop
 8004ce0:	371c      	adds	r7, #28
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bc80      	pop	{r7}
 8004ce6:	4770      	bx	lr

08004ce8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b085      	sub	sp, #20
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
 8004cf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cfe:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d00:	683a      	ldr	r2, [r7, #0]
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	4313      	orrs	r3, r2
 8004d06:	f043 0307 	orr.w	r3, r3, #7
 8004d0a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	68fa      	ldr	r2, [r7, #12]
 8004d10:	609a      	str	r2, [r3, #8]
}
 8004d12:	bf00      	nop
 8004d14:	3714      	adds	r7, #20
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bc80      	pop	{r7}
 8004d1a:	4770      	bx	lr

08004d1c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b087      	sub	sp, #28
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	60f8      	str	r0, [r7, #12]
 8004d24:	60b9      	str	r1, [r7, #8]
 8004d26:	607a      	str	r2, [r7, #4]
 8004d28:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	689b      	ldr	r3, [r3, #8]
 8004d2e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004d36:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	021a      	lsls	r2, r3, #8
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	431a      	orrs	r2, r3
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	4313      	orrs	r3, r2
 8004d44:	697a      	ldr	r2, [r7, #20]
 8004d46:	4313      	orrs	r3, r2
 8004d48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	697a      	ldr	r2, [r7, #20]
 8004d4e:	609a      	str	r2, [r3, #8]
}
 8004d50:	bf00      	nop
 8004d52:	371c      	adds	r7, #28
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bc80      	pop	{r7}
 8004d58:	4770      	bx	lr
	...

08004d5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b085      	sub	sp, #20
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
 8004d64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d6c:	2b01      	cmp	r3, #1
 8004d6e:	d101      	bne.n	8004d74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d70:	2302      	movs	r3, #2
 8004d72:	e05a      	b.n	8004e2a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2201      	movs	r2, #1
 8004d78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2202      	movs	r2, #2
 8004d80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	68fa      	ldr	r2, [r7, #12]
 8004da2:	4313      	orrs	r3, r2
 8004da4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	68fa      	ldr	r2, [r7, #12]
 8004dac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4a20      	ldr	r2, [pc, #128]	@ (8004e34 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d022      	beq.n	8004dfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dc0:	d01d      	beq.n	8004dfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4a1c      	ldr	r2, [pc, #112]	@ (8004e38 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d018      	beq.n	8004dfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a1a      	ldr	r2, [pc, #104]	@ (8004e3c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d013      	beq.n	8004dfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a19      	ldr	r2, [pc, #100]	@ (8004e40 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d00e      	beq.n	8004dfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a17      	ldr	r2, [pc, #92]	@ (8004e44 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d009      	beq.n	8004dfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a16      	ldr	r2, [pc, #88]	@ (8004e48 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d004      	beq.n	8004dfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a14      	ldr	r2, [pc, #80]	@ (8004e4c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d10c      	bne.n	8004e18 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	68ba      	ldr	r2, [r7, #8]
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	68ba      	ldr	r2, [r7, #8]
 8004e16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2200      	movs	r2, #0
 8004e24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004e28:	2300      	movs	r3, #0
}
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	3714      	adds	r7, #20
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bc80      	pop	{r7}
 8004e32:	4770      	bx	lr
 8004e34:	40010000 	.word	0x40010000
 8004e38:	40000400 	.word	0x40000400
 8004e3c:	40000800 	.word	0x40000800
 8004e40:	40000c00 	.word	0x40000c00
 8004e44:	40010400 	.word	0x40010400
 8004e48:	40014000 	.word	0x40014000
 8004e4c:	40001800 	.word	0x40001800

08004e50 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b083      	sub	sp, #12
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004e58:	bf00      	nop
 8004e5a:	370c      	adds	r7, #12
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bc80      	pop	{r7}
 8004e60:	4770      	bx	lr

08004e62 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e62:	b480      	push	{r7}
 8004e64:	b083      	sub	sp, #12
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004e6a:	bf00      	nop
 8004e6c:	370c      	adds	r7, #12
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bc80      	pop	{r7}
 8004e72:	4770      	bx	lr

08004e74 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004e74:	b084      	sub	sp, #16
 8004e76:	b580      	push	{r7, lr}
 8004e78:	b084      	sub	sp, #16
 8004e7a:	af00      	add	r7, sp, #0
 8004e7c:	6078      	str	r0, [r7, #4]
 8004e7e:	f107 001c 	add.w	r0, r7, #28
 8004e82:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004e86:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d123      	bne.n	8004ed6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e92:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	68db      	ldr	r3, [r3, #12]
 8004e9e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8004ea2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ea6:	687a      	ldr	r2, [r7, #4]
 8004ea8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	68db      	ldr	r3, [r3, #12]
 8004eae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004eb6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004eba:	2b01      	cmp	r3, #1
 8004ebc:	d105      	bne.n	8004eca <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	68db      	ldr	r3, [r3, #12]
 8004ec2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f001 fac0 	bl	8006450 <USB_CoreReset>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	73fb      	strb	r3, [r7, #15]
 8004ed4:	e010      	b.n	8004ef8 <USB_CoreInit+0x84>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	68db      	ldr	r3, [r3, #12]
 8004eda:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004ee2:	6878      	ldr	r0, [r7, #4]
 8004ee4:	f001 fab4 	bl	8006450 <USB_CoreReset>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ef0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8004ef8:	7fbb      	ldrb	r3, [r7, #30]
 8004efa:	2b01      	cmp	r3, #1
 8004efc:	d10b      	bne.n	8004f16 <USB_CoreInit+0xa2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	f043 0206 	orr.w	r2, r3, #6
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	689b      	ldr	r3, [r3, #8]
 8004f0e:	f043 0220 	orr.w	r2, r3, #32
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004f16:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	3710      	adds	r7, #16
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004f22:	b004      	add	sp, #16
 8004f24:	4770      	bx	lr
	...

08004f28 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b087      	sub	sp, #28
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	60f8      	str	r0, [r7, #12]
 8004f30:	60b9      	str	r1, [r7, #8]
 8004f32:	4613      	mov	r3, r2
 8004f34:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8004f36:	79fb      	ldrb	r3, [r7, #7]
 8004f38:	2b02      	cmp	r3, #2
 8004f3a:	d165      	bne.n	8005008 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	4a41      	ldr	r2, [pc, #260]	@ (8005044 <USB_SetTurnaroundTime+0x11c>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d906      	bls.n	8004f52 <USB_SetTurnaroundTime+0x2a>
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	4a40      	ldr	r2, [pc, #256]	@ (8005048 <USB_SetTurnaroundTime+0x120>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d202      	bcs.n	8004f52 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004f4c:	230f      	movs	r3, #15
 8004f4e:	617b      	str	r3, [r7, #20]
 8004f50:	e062      	b.n	8005018 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	4a3c      	ldr	r2, [pc, #240]	@ (8005048 <USB_SetTurnaroundTime+0x120>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d306      	bcc.n	8004f68 <USB_SetTurnaroundTime+0x40>
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	4a3b      	ldr	r2, [pc, #236]	@ (800504c <USB_SetTurnaroundTime+0x124>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d202      	bcs.n	8004f68 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8004f62:	230e      	movs	r3, #14
 8004f64:	617b      	str	r3, [r7, #20]
 8004f66:	e057      	b.n	8005018 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	4a38      	ldr	r2, [pc, #224]	@ (800504c <USB_SetTurnaroundTime+0x124>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d306      	bcc.n	8004f7e <USB_SetTurnaroundTime+0x56>
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	4a37      	ldr	r2, [pc, #220]	@ (8005050 <USB_SetTurnaroundTime+0x128>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d202      	bcs.n	8004f7e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004f78:	230d      	movs	r3, #13
 8004f7a:	617b      	str	r3, [r7, #20]
 8004f7c:	e04c      	b.n	8005018 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	4a33      	ldr	r2, [pc, #204]	@ (8005050 <USB_SetTurnaroundTime+0x128>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d306      	bcc.n	8004f94 <USB_SetTurnaroundTime+0x6c>
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	4a32      	ldr	r2, [pc, #200]	@ (8005054 <USB_SetTurnaroundTime+0x12c>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d802      	bhi.n	8004f94 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8004f8e:	230c      	movs	r3, #12
 8004f90:	617b      	str	r3, [r7, #20]
 8004f92:	e041      	b.n	8005018 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	4a2f      	ldr	r2, [pc, #188]	@ (8005054 <USB_SetTurnaroundTime+0x12c>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d906      	bls.n	8004faa <USB_SetTurnaroundTime+0x82>
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	4a2e      	ldr	r2, [pc, #184]	@ (8005058 <USB_SetTurnaroundTime+0x130>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d802      	bhi.n	8004faa <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004fa4:	230b      	movs	r3, #11
 8004fa6:	617b      	str	r3, [r7, #20]
 8004fa8:	e036      	b.n	8005018 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8004faa:	68bb      	ldr	r3, [r7, #8]
 8004fac:	4a2a      	ldr	r2, [pc, #168]	@ (8005058 <USB_SetTurnaroundTime+0x130>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d906      	bls.n	8004fc0 <USB_SetTurnaroundTime+0x98>
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	4a29      	ldr	r2, [pc, #164]	@ (800505c <USB_SetTurnaroundTime+0x134>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d802      	bhi.n	8004fc0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8004fba:	230a      	movs	r3, #10
 8004fbc:	617b      	str	r3, [r7, #20]
 8004fbe:	e02b      	b.n	8005018 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	4a26      	ldr	r2, [pc, #152]	@ (800505c <USB_SetTurnaroundTime+0x134>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d906      	bls.n	8004fd6 <USB_SetTurnaroundTime+0xae>
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	4a25      	ldr	r2, [pc, #148]	@ (8005060 <USB_SetTurnaroundTime+0x138>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d202      	bcs.n	8004fd6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004fd0:	2309      	movs	r3, #9
 8004fd2:	617b      	str	r3, [r7, #20]
 8004fd4:	e020      	b.n	8005018 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	4a21      	ldr	r2, [pc, #132]	@ (8005060 <USB_SetTurnaroundTime+0x138>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d306      	bcc.n	8004fec <USB_SetTurnaroundTime+0xc4>
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	4a20      	ldr	r2, [pc, #128]	@ (8005064 <USB_SetTurnaroundTime+0x13c>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d802      	bhi.n	8004fec <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8004fe6:	2308      	movs	r3, #8
 8004fe8:	617b      	str	r3, [r7, #20]
 8004fea:	e015      	b.n	8005018 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	4a1d      	ldr	r2, [pc, #116]	@ (8005064 <USB_SetTurnaroundTime+0x13c>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d906      	bls.n	8005002 <USB_SetTurnaroundTime+0xda>
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	4a1c      	ldr	r2, [pc, #112]	@ (8005068 <USB_SetTurnaroundTime+0x140>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d202      	bcs.n	8005002 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004ffc:	2307      	movs	r3, #7
 8004ffe:	617b      	str	r3, [r7, #20]
 8005000:	e00a      	b.n	8005018 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005002:	2306      	movs	r3, #6
 8005004:	617b      	str	r3, [r7, #20]
 8005006:	e007      	b.n	8005018 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005008:	79fb      	ldrb	r3, [r7, #7]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d102      	bne.n	8005014 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800500e:	2309      	movs	r3, #9
 8005010:	617b      	str	r3, [r7, #20]
 8005012:	e001      	b.n	8005018 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005014:	2309      	movs	r3, #9
 8005016:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	68db      	ldr	r3, [r3, #12]
 800501c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	68da      	ldr	r2, [r3, #12]
 8005028:	697b      	ldr	r3, [r7, #20]
 800502a:	029b      	lsls	r3, r3, #10
 800502c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005030:	431a      	orrs	r2, r3
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005036:	2300      	movs	r3, #0
}
 8005038:	4618      	mov	r0, r3
 800503a:	371c      	adds	r7, #28
 800503c:	46bd      	mov	sp, r7
 800503e:	bc80      	pop	{r7}
 8005040:	4770      	bx	lr
 8005042:	bf00      	nop
 8005044:	00d8acbf 	.word	0x00d8acbf
 8005048:	00e4e1c0 	.word	0x00e4e1c0
 800504c:	00f42400 	.word	0x00f42400
 8005050:	01067380 	.word	0x01067380
 8005054:	011a499f 	.word	0x011a499f
 8005058:	01312cff 	.word	0x01312cff
 800505c:	014ca43f 	.word	0x014ca43f
 8005060:	016e3600 	.word	0x016e3600
 8005064:	01a6ab1f 	.word	0x01a6ab1f
 8005068:	01e84800 	.word	0x01e84800

0800506c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800506c:	b480      	push	{r7}
 800506e:	b083      	sub	sp, #12
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	f043 0201 	orr.w	r2, r3, #1
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005080:	2300      	movs	r3, #0
}
 8005082:	4618      	mov	r0, r3
 8005084:	370c      	adds	r7, #12
 8005086:	46bd      	mov	sp, r7
 8005088:	bc80      	pop	{r7}
 800508a:	4770      	bx	lr

0800508c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800508c:	b480      	push	{r7}
 800508e:	b083      	sub	sp, #12
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	689b      	ldr	r3, [r3, #8]
 8005098:	f023 0201 	bic.w	r2, r3, #1
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80050a0:	2300      	movs	r3, #0
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	370c      	adds	r7, #12
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bc80      	pop	{r7}
 80050aa:	4770      	bx	lr

080050ac <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b084      	sub	sp, #16
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	460b      	mov	r3, r1
 80050b6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80050b8:	2300      	movs	r3, #0
 80050ba:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	68db      	ldr	r3, [r3, #12]
 80050c0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80050c8:	78fb      	ldrb	r3, [r7, #3]
 80050ca:	2b01      	cmp	r3, #1
 80050cc:	d115      	bne.n	80050fa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	68db      	ldr	r3, [r3, #12]
 80050d2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80050da:	200a      	movs	r0, #10
 80050dc:	f7fc f838 	bl	8001150 <HAL_Delay>
      ms += 10U;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	330a      	adds	r3, #10
 80050e4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80050e6:	6878      	ldr	r0, [r7, #4]
 80050e8:	f001 f926 	bl	8006338 <USB_GetMode>
 80050ec:	4603      	mov	r3, r0
 80050ee:	2b01      	cmp	r3, #1
 80050f0:	d01e      	beq.n	8005130 <USB_SetCurrentMode+0x84>
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	2bc7      	cmp	r3, #199	@ 0xc7
 80050f6:	d9f0      	bls.n	80050da <USB_SetCurrentMode+0x2e>
 80050f8:	e01a      	b.n	8005130 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80050fa:	78fb      	ldrb	r3, [r7, #3]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d115      	bne.n	800512c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	68db      	ldr	r3, [r3, #12]
 8005104:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800510c:	200a      	movs	r0, #10
 800510e:	f7fc f81f 	bl	8001150 <HAL_Delay>
      ms += 10U;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	330a      	adds	r3, #10
 8005116:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005118:	6878      	ldr	r0, [r7, #4]
 800511a:	f001 f90d 	bl	8006338 <USB_GetMode>
 800511e:	4603      	mov	r3, r0
 8005120:	2b00      	cmp	r3, #0
 8005122:	d005      	beq.n	8005130 <USB_SetCurrentMode+0x84>
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2bc7      	cmp	r3, #199	@ 0xc7
 8005128:	d9f0      	bls.n	800510c <USB_SetCurrentMode+0x60>
 800512a:	e001      	b.n	8005130 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800512c:	2301      	movs	r3, #1
 800512e:	e005      	b.n	800513c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2bc8      	cmp	r3, #200	@ 0xc8
 8005134:	d101      	bne.n	800513a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005136:	2301      	movs	r3, #1
 8005138:	e000      	b.n	800513c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800513a:	2300      	movs	r3, #0
}
 800513c:	4618      	mov	r0, r3
 800513e:	3710      	adds	r7, #16
 8005140:	46bd      	mov	sp, r7
 8005142:	bd80      	pop	{r7, pc}

08005144 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005144:	b084      	sub	sp, #16
 8005146:	b580      	push	{r7, lr}
 8005148:	b086      	sub	sp, #24
 800514a:	af00      	add	r7, sp, #0
 800514c:	6078      	str	r0, [r7, #4]
 800514e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005152:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005156:	2300      	movs	r3, #0
 8005158:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800515e:	2300      	movs	r3, #0
 8005160:	613b      	str	r3, [r7, #16]
 8005162:	e009      	b.n	8005178 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005164:	687a      	ldr	r2, [r7, #4]
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	3340      	adds	r3, #64	@ 0x40
 800516a:	009b      	lsls	r3, r3, #2
 800516c:	4413      	add	r3, r2
 800516e:	2200      	movs	r2, #0
 8005170:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005172:	693b      	ldr	r3, [r7, #16]
 8005174:	3301      	adds	r3, #1
 8005176:	613b      	str	r3, [r7, #16]
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	2b0e      	cmp	r3, #14
 800517c:	d9f2      	bls.n	8005164 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800517e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005182:	2b00      	cmp	r3, #0
 8005184:	d11c      	bne.n	80051c0 <USB_DevInit+0x7c>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	68fa      	ldr	r2, [r7, #12]
 8005190:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005194:	f043 0302 	orr.w	r3, r3, #2
 8005198:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800519e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051aa:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051b6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	639a      	str	r2, [r3, #56]	@ 0x38
 80051be:	e00b      	b.n	80051d8 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051c4:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051d0:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80051de:	461a      	mov	r2, r3
 80051e0:	2300      	movs	r3, #0
 80051e2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80051e4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80051e8:	2b01      	cmp	r3, #1
 80051ea:	d10d      	bne.n	8005208 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80051ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d104      	bne.n	80051fe <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80051f4:	2100      	movs	r1, #0
 80051f6:	6878      	ldr	r0, [r7, #4]
 80051f8:	f000 f966 	bl	80054c8 <USB_SetDevSpeed>
 80051fc:	e008      	b.n	8005210 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80051fe:	2101      	movs	r1, #1
 8005200:	6878      	ldr	r0, [r7, #4]
 8005202:	f000 f961 	bl	80054c8 <USB_SetDevSpeed>
 8005206:	e003      	b.n	8005210 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005208:	2103      	movs	r1, #3
 800520a:	6878      	ldr	r0, [r7, #4]
 800520c:	f000 f95c 	bl	80054c8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005210:	2110      	movs	r1, #16
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f000 f8fa 	bl	800540c <USB_FlushTxFifo>
 8005218:	4603      	mov	r3, r0
 800521a:	2b00      	cmp	r3, #0
 800521c:	d001      	beq.n	8005222 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800521e:	2301      	movs	r3, #1
 8005220:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	f000 f923 	bl	800546e <USB_FlushRxFifo>
 8005228:	4603      	mov	r3, r0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d001      	beq.n	8005232 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800522e:	2301      	movs	r3, #1
 8005230:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005238:	461a      	mov	r2, r3
 800523a:	2300      	movs	r3, #0
 800523c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005244:	461a      	mov	r2, r3
 8005246:	2300      	movs	r3, #0
 8005248:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005250:	461a      	mov	r2, r3
 8005252:	2300      	movs	r3, #0
 8005254:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005256:	2300      	movs	r3, #0
 8005258:	613b      	str	r3, [r7, #16]
 800525a:	e043      	b.n	80052e4 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	015a      	lsls	r2, r3, #5
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	4413      	add	r3, r2
 8005264:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800526e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005272:	d118      	bne.n	80052a6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d10a      	bne.n	8005290 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	015a      	lsls	r2, r3, #5
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	4413      	add	r3, r2
 8005282:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005286:	461a      	mov	r2, r3
 8005288:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800528c:	6013      	str	r3, [r2, #0]
 800528e:	e013      	b.n	80052b8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005290:	693b      	ldr	r3, [r7, #16]
 8005292:	015a      	lsls	r2, r3, #5
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	4413      	add	r3, r2
 8005298:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800529c:	461a      	mov	r2, r3
 800529e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80052a2:	6013      	str	r3, [r2, #0]
 80052a4:	e008      	b.n	80052b8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	015a      	lsls	r2, r3, #5
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	4413      	add	r3, r2
 80052ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052b2:	461a      	mov	r2, r3
 80052b4:	2300      	movs	r3, #0
 80052b6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	015a      	lsls	r2, r3, #5
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	4413      	add	r3, r2
 80052c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052c4:	461a      	mov	r2, r3
 80052c6:	2300      	movs	r3, #0
 80052c8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	015a      	lsls	r2, r3, #5
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	4413      	add	r3, r2
 80052d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052d6:	461a      	mov	r2, r3
 80052d8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80052dc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	3301      	adds	r3, #1
 80052e2:	613b      	str	r3, [r7, #16]
 80052e4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80052e8:	461a      	mov	r2, r3
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d3b5      	bcc.n	800525c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80052f0:	2300      	movs	r3, #0
 80052f2:	613b      	str	r3, [r7, #16]
 80052f4:	e043      	b.n	800537e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	015a      	lsls	r2, r3, #5
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	4413      	add	r3, r2
 80052fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005308:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800530c:	d118      	bne.n	8005340 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d10a      	bne.n	800532a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005314:	693b      	ldr	r3, [r7, #16]
 8005316:	015a      	lsls	r2, r3, #5
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	4413      	add	r3, r2
 800531c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005320:	461a      	mov	r2, r3
 8005322:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005326:	6013      	str	r3, [r2, #0]
 8005328:	e013      	b.n	8005352 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	015a      	lsls	r2, r3, #5
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	4413      	add	r3, r2
 8005332:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005336:	461a      	mov	r2, r3
 8005338:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800533c:	6013      	str	r3, [r2, #0]
 800533e:	e008      	b.n	8005352 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	015a      	lsls	r2, r3, #5
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	4413      	add	r3, r2
 8005348:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800534c:	461a      	mov	r2, r3
 800534e:	2300      	movs	r3, #0
 8005350:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	015a      	lsls	r2, r3, #5
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	4413      	add	r3, r2
 800535a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800535e:	461a      	mov	r2, r3
 8005360:	2300      	movs	r3, #0
 8005362:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	015a      	lsls	r2, r3, #5
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	4413      	add	r3, r2
 800536c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005370:	461a      	mov	r2, r3
 8005372:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005376:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	3301      	adds	r3, #1
 800537c:	613b      	str	r3, [r7, #16]
 800537e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005382:	461a      	mov	r2, r3
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	4293      	cmp	r3, r2
 8005388:	d3b5      	bcc.n	80052f6 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005390:	691b      	ldr	r3, [r3, #16]
 8005392:	68fa      	ldr	r2, [r7, #12]
 8005394:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005398:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800539c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2200      	movs	r2, #0
 80053a2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80053aa:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80053ac:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d105      	bne.n	80053c0 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	699b      	ldr	r3, [r3, #24]
 80053b8:	f043 0210 	orr.w	r2, r3, #16
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	699a      	ldr	r2, [r3, #24]
 80053c4:	4b10      	ldr	r3, [pc, #64]	@ (8005408 <USB_DevInit+0x2c4>)
 80053c6:	4313      	orrs	r3, r2
 80053c8:	687a      	ldr	r2, [r7, #4]
 80053ca:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80053cc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d005      	beq.n	80053e0 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	699b      	ldr	r3, [r3, #24]
 80053d8:	f043 0208 	orr.w	r2, r3, #8
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80053e0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	d107      	bne.n	80053f8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	699b      	ldr	r3, [r3, #24]
 80053ec:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80053f0:	f043 0304 	orr.w	r3, r3, #4
 80053f4:	687a      	ldr	r2, [r7, #4]
 80053f6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80053f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80053fa:	4618      	mov	r0, r3
 80053fc:	3718      	adds	r7, #24
 80053fe:	46bd      	mov	sp, r7
 8005400:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005404:	b004      	add	sp, #16
 8005406:	4770      	bx	lr
 8005408:	803c3800 	.word	0x803c3800

0800540c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800540c:	b480      	push	{r7}
 800540e:	b085      	sub	sp, #20
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
 8005414:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005416:	2300      	movs	r3, #0
 8005418:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	3301      	adds	r3, #1
 800541e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005426:	d901      	bls.n	800542c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005428:	2303      	movs	r3, #3
 800542a:	e01b      	b.n	8005464 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	691b      	ldr	r3, [r3, #16]
 8005430:	2b00      	cmp	r3, #0
 8005432:	daf2      	bge.n	800541a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005434:	2300      	movs	r3, #0
 8005436:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	019b      	lsls	r3, r3, #6
 800543c:	f043 0220 	orr.w	r2, r3, #32
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	3301      	adds	r3, #1
 8005448:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005450:	d901      	bls.n	8005456 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005452:	2303      	movs	r3, #3
 8005454:	e006      	b.n	8005464 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	691b      	ldr	r3, [r3, #16]
 800545a:	f003 0320 	and.w	r3, r3, #32
 800545e:	2b20      	cmp	r3, #32
 8005460:	d0f0      	beq.n	8005444 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005462:	2300      	movs	r3, #0
}
 8005464:	4618      	mov	r0, r3
 8005466:	3714      	adds	r7, #20
 8005468:	46bd      	mov	sp, r7
 800546a:	bc80      	pop	{r7}
 800546c:	4770      	bx	lr

0800546e <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800546e:	b480      	push	{r7}
 8005470:	b085      	sub	sp, #20
 8005472:	af00      	add	r7, sp, #0
 8005474:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005476:	2300      	movs	r3, #0
 8005478:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	3301      	adds	r3, #1
 800547e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005486:	d901      	bls.n	800548c <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005488:	2303      	movs	r3, #3
 800548a:	e018      	b.n	80054be <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	691b      	ldr	r3, [r3, #16]
 8005490:	2b00      	cmp	r3, #0
 8005492:	daf2      	bge.n	800547a <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005494:	2300      	movs	r3, #0
 8005496:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2210      	movs	r2, #16
 800549c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	3301      	adds	r3, #1
 80054a2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80054aa:	d901      	bls.n	80054b0 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80054ac:	2303      	movs	r3, #3
 80054ae:	e006      	b.n	80054be <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	691b      	ldr	r3, [r3, #16]
 80054b4:	f003 0310 	and.w	r3, r3, #16
 80054b8:	2b10      	cmp	r3, #16
 80054ba:	d0f0      	beq.n	800549e <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80054bc:	2300      	movs	r3, #0
}
 80054be:	4618      	mov	r0, r3
 80054c0:	3714      	adds	r7, #20
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bc80      	pop	{r7}
 80054c6:	4770      	bx	lr

080054c8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b085      	sub	sp, #20
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
 80054d0:	460b      	mov	r3, r1
 80054d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	78fb      	ldrb	r3, [r7, #3]
 80054e2:	68f9      	ldr	r1, [r7, #12]
 80054e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80054e8:	4313      	orrs	r3, r2
 80054ea:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80054ec:	2300      	movs	r3, #0
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3714      	adds	r7, #20
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bc80      	pop	{r7}
 80054f6:	4770      	bx	lr

080054f8 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b087      	sub	sp, #28
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005504:	693b      	ldr	r3, [r7, #16]
 8005506:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800550a:	689b      	ldr	r3, [r3, #8]
 800550c:	f003 0306 	and.w	r3, r3, #6
 8005510:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d102      	bne.n	800551e <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005518:	2300      	movs	r3, #0
 800551a:	75fb      	strb	r3, [r7, #23]
 800551c:	e00a      	b.n	8005534 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	2b02      	cmp	r3, #2
 8005522:	d002      	beq.n	800552a <USB_GetDevSpeed+0x32>
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2b06      	cmp	r3, #6
 8005528:	d102      	bne.n	8005530 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800552a:	2302      	movs	r3, #2
 800552c:	75fb      	strb	r3, [r7, #23]
 800552e:	e001      	b.n	8005534 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005530:	230f      	movs	r3, #15
 8005532:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005534:	7dfb      	ldrb	r3, [r7, #23]
}
 8005536:	4618      	mov	r0, r3
 8005538:	371c      	adds	r7, #28
 800553a:	46bd      	mov	sp, r7
 800553c:	bc80      	pop	{r7}
 800553e:	4770      	bx	lr

08005540 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005540:	b480      	push	{r7}
 8005542:	b085      	sub	sp, #20
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
 8005548:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	781b      	ldrb	r3, [r3, #0]
 8005552:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	785b      	ldrb	r3, [r3, #1]
 8005558:	2b01      	cmp	r3, #1
 800555a:	d13a      	bne.n	80055d2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005562:	69da      	ldr	r2, [r3, #28]
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	781b      	ldrb	r3, [r3, #0]
 8005568:	f003 030f 	and.w	r3, r3, #15
 800556c:	2101      	movs	r1, #1
 800556e:	fa01 f303 	lsl.w	r3, r1, r3
 8005572:	b29b      	uxth	r3, r3
 8005574:	68f9      	ldr	r1, [r7, #12]
 8005576:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800557a:	4313      	orrs	r3, r2
 800557c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800557e:	68bb      	ldr	r3, [r7, #8]
 8005580:	015a      	lsls	r2, r3, #5
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	4413      	add	r3, r2
 8005586:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005590:	2b00      	cmp	r3, #0
 8005592:	d155      	bne.n	8005640 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	015a      	lsls	r2, r3, #5
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	4413      	add	r3, r2
 800559c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055a0:	681a      	ldr	r2, [r3, #0]
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	689b      	ldr	r3, [r3, #8]
 80055a6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	791b      	ldrb	r3, [r3, #4]
 80055ae:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80055b0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	059b      	lsls	r3, r3, #22
 80055b6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80055b8:	4313      	orrs	r3, r2
 80055ba:	68ba      	ldr	r2, [r7, #8]
 80055bc:	0151      	lsls	r1, r2, #5
 80055be:	68fa      	ldr	r2, [r7, #12]
 80055c0:	440a      	add	r2, r1
 80055c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80055c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80055ce:	6013      	str	r3, [r2, #0]
 80055d0:	e036      	b.n	8005640 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055d8:	69da      	ldr	r2, [r3, #28]
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	781b      	ldrb	r3, [r3, #0]
 80055de:	f003 030f 	and.w	r3, r3, #15
 80055e2:	2101      	movs	r1, #1
 80055e4:	fa01 f303 	lsl.w	r3, r1, r3
 80055e8:	041b      	lsls	r3, r3, #16
 80055ea:	68f9      	ldr	r1, [r7, #12]
 80055ec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80055f0:	4313      	orrs	r3, r2
 80055f2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	015a      	lsls	r2, r3, #5
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	4413      	add	r3, r2
 80055fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005606:	2b00      	cmp	r3, #0
 8005608:	d11a      	bne.n	8005640 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	015a      	lsls	r2, r3, #5
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	4413      	add	r3, r2
 8005612:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005616:	681a      	ldr	r2, [r3, #0]
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	791b      	ldrb	r3, [r3, #4]
 8005624:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005626:	430b      	orrs	r3, r1
 8005628:	4313      	orrs	r3, r2
 800562a:	68ba      	ldr	r2, [r7, #8]
 800562c:	0151      	lsls	r1, r2, #5
 800562e:	68fa      	ldr	r2, [r7, #12]
 8005630:	440a      	add	r2, r1
 8005632:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005636:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800563a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800563e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005640:	2300      	movs	r3, #0
}
 8005642:	4618      	mov	r0, r3
 8005644:	3714      	adds	r7, #20
 8005646:	46bd      	mov	sp, r7
 8005648:	bc80      	pop	{r7}
 800564a:	4770      	bx	lr

0800564c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800564c:	b480      	push	{r7}
 800564e:	b085      	sub	sp, #20
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
 8005654:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	781b      	ldrb	r3, [r3, #0]
 800565e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	785b      	ldrb	r3, [r3, #1]
 8005664:	2b01      	cmp	r3, #1
 8005666:	d161      	bne.n	800572c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	015a      	lsls	r2, r3, #5
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	4413      	add	r3, r2
 8005670:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800567a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800567e:	d11f      	bne.n	80056c0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	015a      	lsls	r2, r3, #5
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	4413      	add	r3, r2
 8005688:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	68ba      	ldr	r2, [r7, #8]
 8005690:	0151      	lsls	r1, r2, #5
 8005692:	68fa      	ldr	r2, [r7, #12]
 8005694:	440a      	add	r2, r1
 8005696:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800569a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800569e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	015a      	lsls	r2, r3, #5
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	4413      	add	r3, r2
 80056a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	68ba      	ldr	r2, [r7, #8]
 80056b0:	0151      	lsls	r1, r2, #5
 80056b2:	68fa      	ldr	r2, [r7, #12]
 80056b4:	440a      	add	r2, r1
 80056b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80056ba:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80056be:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	781b      	ldrb	r3, [r3, #0]
 80056cc:	f003 030f 	and.w	r3, r3, #15
 80056d0:	2101      	movs	r1, #1
 80056d2:	fa01 f303 	lsl.w	r3, r1, r3
 80056d6:	b29b      	uxth	r3, r3
 80056d8:	43db      	mvns	r3, r3
 80056da:	68f9      	ldr	r1, [r7, #12]
 80056dc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80056e0:	4013      	ands	r3, r2
 80056e2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056ea:	69da      	ldr	r2, [r3, #28]
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	781b      	ldrb	r3, [r3, #0]
 80056f0:	f003 030f 	and.w	r3, r3, #15
 80056f4:	2101      	movs	r1, #1
 80056f6:	fa01 f303 	lsl.w	r3, r1, r3
 80056fa:	b29b      	uxth	r3, r3
 80056fc:	43db      	mvns	r3, r3
 80056fe:	68f9      	ldr	r1, [r7, #12]
 8005700:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005704:	4013      	ands	r3, r2
 8005706:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	015a      	lsls	r2, r3, #5
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	4413      	add	r3, r2
 8005710:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005714:	681a      	ldr	r2, [r3, #0]
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	0159      	lsls	r1, r3, #5
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	440b      	add	r3, r1
 800571e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005722:	4619      	mov	r1, r3
 8005724:	4b35      	ldr	r3, [pc, #212]	@ (80057fc <USB_DeactivateEndpoint+0x1b0>)
 8005726:	4013      	ands	r3, r2
 8005728:	600b      	str	r3, [r1, #0]
 800572a:	e060      	b.n	80057ee <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	015a      	lsls	r2, r3, #5
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	4413      	add	r3, r2
 8005734:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800573e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005742:	d11f      	bne.n	8005784 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	015a      	lsls	r2, r3, #5
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	4413      	add	r3, r2
 800574c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	68ba      	ldr	r2, [r7, #8]
 8005754:	0151      	lsls	r1, r2, #5
 8005756:	68fa      	ldr	r2, [r7, #12]
 8005758:	440a      	add	r2, r1
 800575a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800575e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005762:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	015a      	lsls	r2, r3, #5
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	4413      	add	r3, r2
 800576c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	68ba      	ldr	r2, [r7, #8]
 8005774:	0151      	lsls	r1, r2, #5
 8005776:	68fa      	ldr	r2, [r7, #12]
 8005778:	440a      	add	r2, r1
 800577a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800577e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005782:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800578a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	781b      	ldrb	r3, [r3, #0]
 8005790:	f003 030f 	and.w	r3, r3, #15
 8005794:	2101      	movs	r1, #1
 8005796:	fa01 f303 	lsl.w	r3, r1, r3
 800579a:	041b      	lsls	r3, r3, #16
 800579c:	43db      	mvns	r3, r3
 800579e:	68f9      	ldr	r1, [r7, #12]
 80057a0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80057a4:	4013      	ands	r3, r2
 80057a6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057ae:	69da      	ldr	r2, [r3, #28]
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	781b      	ldrb	r3, [r3, #0]
 80057b4:	f003 030f 	and.w	r3, r3, #15
 80057b8:	2101      	movs	r1, #1
 80057ba:	fa01 f303 	lsl.w	r3, r1, r3
 80057be:	041b      	lsls	r3, r3, #16
 80057c0:	43db      	mvns	r3, r3
 80057c2:	68f9      	ldr	r1, [r7, #12]
 80057c4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80057c8:	4013      	ands	r3, r2
 80057ca:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	015a      	lsls	r2, r3, #5
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	4413      	add	r3, r2
 80057d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057d8:	681a      	ldr	r2, [r3, #0]
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	0159      	lsls	r1, r3, #5
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	440b      	add	r3, r1
 80057e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057e6:	4619      	mov	r1, r3
 80057e8:	4b05      	ldr	r3, [pc, #20]	@ (8005800 <USB_DeactivateEndpoint+0x1b4>)
 80057ea:	4013      	ands	r3, r2
 80057ec:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80057ee:	2300      	movs	r3, #0
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	3714      	adds	r7, #20
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bc80      	pop	{r7}
 80057f8:	4770      	bx	lr
 80057fa:	bf00      	nop
 80057fc:	ec337800 	.word	0xec337800
 8005800:	eff37800 	.word	0xeff37800

08005804 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b08a      	sub	sp, #40	@ 0x28
 8005808:	af02      	add	r7, sp, #8
 800580a:	60f8      	str	r0, [r7, #12]
 800580c:	60b9      	str	r1, [r7, #8]
 800580e:	4613      	mov	r3, r2
 8005810:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	781b      	ldrb	r3, [r3, #0]
 800581a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	785b      	ldrb	r3, [r3, #1]
 8005820:	2b01      	cmp	r3, #1
 8005822:	f040 817a 	bne.w	8005b1a <USB_EPStartXfer+0x316>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	691b      	ldr	r3, [r3, #16]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d132      	bne.n	8005894 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800582e:	69bb      	ldr	r3, [r7, #24]
 8005830:	015a      	lsls	r2, r3, #5
 8005832:	69fb      	ldr	r3, [r7, #28]
 8005834:	4413      	add	r3, r2
 8005836:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800583a:	691b      	ldr	r3, [r3, #16]
 800583c:	69ba      	ldr	r2, [r7, #24]
 800583e:	0151      	lsls	r1, r2, #5
 8005840:	69fa      	ldr	r2, [r7, #28]
 8005842:	440a      	add	r2, r1
 8005844:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005848:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800584c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005850:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005852:	69bb      	ldr	r3, [r7, #24]
 8005854:	015a      	lsls	r2, r3, #5
 8005856:	69fb      	ldr	r3, [r7, #28]
 8005858:	4413      	add	r3, r2
 800585a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800585e:	691b      	ldr	r3, [r3, #16]
 8005860:	69ba      	ldr	r2, [r7, #24]
 8005862:	0151      	lsls	r1, r2, #5
 8005864:	69fa      	ldr	r2, [r7, #28]
 8005866:	440a      	add	r2, r1
 8005868:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800586c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005870:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005872:	69bb      	ldr	r3, [r7, #24]
 8005874:	015a      	lsls	r2, r3, #5
 8005876:	69fb      	ldr	r3, [r7, #28]
 8005878:	4413      	add	r3, r2
 800587a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800587e:	691b      	ldr	r3, [r3, #16]
 8005880:	69ba      	ldr	r2, [r7, #24]
 8005882:	0151      	lsls	r1, r2, #5
 8005884:	69fa      	ldr	r2, [r7, #28]
 8005886:	440a      	add	r2, r1
 8005888:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800588c:	0cdb      	lsrs	r3, r3, #19
 800588e:	04db      	lsls	r3, r3, #19
 8005890:	6113      	str	r3, [r2, #16]
 8005892:	e092      	b.n	80059ba <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005894:	69bb      	ldr	r3, [r7, #24]
 8005896:	015a      	lsls	r2, r3, #5
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	4413      	add	r3, r2
 800589c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058a0:	691b      	ldr	r3, [r3, #16]
 80058a2:	69ba      	ldr	r2, [r7, #24]
 80058a4:	0151      	lsls	r1, r2, #5
 80058a6:	69fa      	ldr	r2, [r7, #28]
 80058a8:	440a      	add	r2, r1
 80058aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80058ae:	0cdb      	lsrs	r3, r3, #19
 80058b0:	04db      	lsls	r3, r3, #19
 80058b2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80058b4:	69bb      	ldr	r3, [r7, #24]
 80058b6:	015a      	lsls	r2, r3, #5
 80058b8:	69fb      	ldr	r3, [r7, #28]
 80058ba:	4413      	add	r3, r2
 80058bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058c0:	691b      	ldr	r3, [r3, #16]
 80058c2:	69ba      	ldr	r2, [r7, #24]
 80058c4:	0151      	lsls	r1, r2, #5
 80058c6:	69fa      	ldr	r2, [r7, #28]
 80058c8:	440a      	add	r2, r1
 80058ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80058ce:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80058d2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80058d6:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80058d8:	69bb      	ldr	r3, [r7, #24]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d11a      	bne.n	8005914 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	691a      	ldr	r2, [r3, #16]
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	689b      	ldr	r3, [r3, #8]
 80058e6:	429a      	cmp	r2, r3
 80058e8:	d903      	bls.n	80058f2 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	689a      	ldr	r2, [r3, #8]
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80058f2:	69bb      	ldr	r3, [r7, #24]
 80058f4:	015a      	lsls	r2, r3, #5
 80058f6:	69fb      	ldr	r3, [r7, #28]
 80058f8:	4413      	add	r3, r2
 80058fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058fe:	691b      	ldr	r3, [r3, #16]
 8005900:	69ba      	ldr	r2, [r7, #24]
 8005902:	0151      	lsls	r1, r2, #5
 8005904:	69fa      	ldr	r2, [r7, #28]
 8005906:	440a      	add	r2, r1
 8005908:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800590c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005910:	6113      	str	r3, [r2, #16]
 8005912:	e01b      	b.n	800594c <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8005914:	69bb      	ldr	r3, [r7, #24]
 8005916:	015a      	lsls	r2, r3, #5
 8005918:	69fb      	ldr	r3, [r7, #28]
 800591a:	4413      	add	r3, r2
 800591c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005920:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	6919      	ldr	r1, [r3, #16]
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	440b      	add	r3, r1
 800592c:	1e59      	subs	r1, r3, #1
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	689b      	ldr	r3, [r3, #8]
 8005932:	fbb1 f3f3 	udiv	r3, r1, r3
 8005936:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8005938:	4ba2      	ldr	r3, [pc, #648]	@ (8005bc4 <USB_EPStartXfer+0x3c0>)
 800593a:	400b      	ands	r3, r1
 800593c:	69b9      	ldr	r1, [r7, #24]
 800593e:	0148      	lsls	r0, r1, #5
 8005940:	69f9      	ldr	r1, [r7, #28]
 8005942:	4401      	add	r1, r0
 8005944:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005948:	4313      	orrs	r3, r2
 800594a:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800594c:	69bb      	ldr	r3, [r7, #24]
 800594e:	015a      	lsls	r2, r3, #5
 8005950:	69fb      	ldr	r3, [r7, #28]
 8005952:	4413      	add	r3, r2
 8005954:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005958:	691a      	ldr	r2, [r3, #16]
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	691b      	ldr	r3, [r3, #16]
 800595e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005962:	69b9      	ldr	r1, [r7, #24]
 8005964:	0148      	lsls	r0, r1, #5
 8005966:	69f9      	ldr	r1, [r7, #28]
 8005968:	4401      	add	r1, r0
 800596a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800596e:	4313      	orrs	r3, r2
 8005970:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	791b      	ldrb	r3, [r3, #4]
 8005976:	2b01      	cmp	r3, #1
 8005978:	d11f      	bne.n	80059ba <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800597a:	69bb      	ldr	r3, [r7, #24]
 800597c:	015a      	lsls	r2, r3, #5
 800597e:	69fb      	ldr	r3, [r7, #28]
 8005980:	4413      	add	r3, r2
 8005982:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005986:	691b      	ldr	r3, [r3, #16]
 8005988:	69ba      	ldr	r2, [r7, #24]
 800598a:	0151      	lsls	r1, r2, #5
 800598c:	69fa      	ldr	r2, [r7, #28]
 800598e:	440a      	add	r2, r1
 8005990:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005994:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8005998:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800599a:	69bb      	ldr	r3, [r7, #24]
 800599c:	015a      	lsls	r2, r3, #5
 800599e:	69fb      	ldr	r3, [r7, #28]
 80059a0:	4413      	add	r3, r2
 80059a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059a6:	691b      	ldr	r3, [r3, #16]
 80059a8:	69ba      	ldr	r2, [r7, #24]
 80059aa:	0151      	lsls	r1, r2, #5
 80059ac:	69fa      	ldr	r2, [r7, #28]
 80059ae:	440a      	add	r2, r1
 80059b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80059b4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80059b8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80059ba:	79fb      	ldrb	r3, [r7, #7]
 80059bc:	2b01      	cmp	r3, #1
 80059be:	d14b      	bne.n	8005a58 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	69db      	ldr	r3, [r3, #28]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d009      	beq.n	80059dc <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80059c8:	69bb      	ldr	r3, [r7, #24]
 80059ca:	015a      	lsls	r2, r3, #5
 80059cc:	69fb      	ldr	r3, [r7, #28]
 80059ce:	4413      	add	r3, r2
 80059d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059d4:	461a      	mov	r2, r3
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	69db      	ldr	r3, [r3, #28]
 80059da:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	791b      	ldrb	r3, [r3, #4]
 80059e0:	2b01      	cmp	r3, #1
 80059e2:	d128      	bne.n	8005a36 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80059e4:	69fb      	ldr	r3, [r7, #28]
 80059e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059ea:	689b      	ldr	r3, [r3, #8]
 80059ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d110      	bne.n	8005a16 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80059f4:	69bb      	ldr	r3, [r7, #24]
 80059f6:	015a      	lsls	r2, r3, #5
 80059f8:	69fb      	ldr	r3, [r7, #28]
 80059fa:	4413      	add	r3, r2
 80059fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	69ba      	ldr	r2, [r7, #24]
 8005a04:	0151      	lsls	r1, r2, #5
 8005a06:	69fa      	ldr	r2, [r7, #28]
 8005a08:	440a      	add	r2, r1
 8005a0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a0e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005a12:	6013      	str	r3, [r2, #0]
 8005a14:	e00f      	b.n	8005a36 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005a16:	69bb      	ldr	r3, [r7, #24]
 8005a18:	015a      	lsls	r2, r3, #5
 8005a1a:	69fb      	ldr	r3, [r7, #28]
 8005a1c:	4413      	add	r3, r2
 8005a1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	69ba      	ldr	r2, [r7, #24]
 8005a26:	0151      	lsls	r1, r2, #5
 8005a28:	69fa      	ldr	r2, [r7, #28]
 8005a2a:	440a      	add	r2, r1
 8005a2c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a34:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005a36:	69bb      	ldr	r3, [r7, #24]
 8005a38:	015a      	lsls	r2, r3, #5
 8005a3a:	69fb      	ldr	r3, [r7, #28]
 8005a3c:	4413      	add	r3, r2
 8005a3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	69ba      	ldr	r2, [r7, #24]
 8005a46:	0151      	lsls	r1, r2, #5
 8005a48:	69fa      	ldr	r2, [r7, #28]
 8005a4a:	440a      	add	r2, r1
 8005a4c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a50:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005a54:	6013      	str	r3, [r2, #0]
 8005a56:	e165      	b.n	8005d24 <USB_EPStartXfer+0x520>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005a58:	69bb      	ldr	r3, [r7, #24]
 8005a5a:	015a      	lsls	r2, r3, #5
 8005a5c:	69fb      	ldr	r3, [r7, #28]
 8005a5e:	4413      	add	r3, r2
 8005a60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	69ba      	ldr	r2, [r7, #24]
 8005a68:	0151      	lsls	r1, r2, #5
 8005a6a:	69fa      	ldr	r2, [r7, #28]
 8005a6c:	440a      	add	r2, r1
 8005a6e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a72:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005a76:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	791b      	ldrb	r3, [r3, #4]
 8005a7c:	2b01      	cmp	r3, #1
 8005a7e:	d015      	beq.n	8005aac <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005a80:	68bb      	ldr	r3, [r7, #8]
 8005a82:	691b      	ldr	r3, [r3, #16]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	f000 814d 	beq.w	8005d24 <USB_EPStartXfer+0x520>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005a8a:	69fb      	ldr	r3, [r7, #28]
 8005a8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a90:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	781b      	ldrb	r3, [r3, #0]
 8005a96:	f003 030f 	and.w	r3, r3, #15
 8005a9a:	2101      	movs	r1, #1
 8005a9c:	fa01 f303 	lsl.w	r3, r1, r3
 8005aa0:	69f9      	ldr	r1, [r7, #28]
 8005aa2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	634b      	str	r3, [r1, #52]	@ 0x34
 8005aaa:	e13b      	b.n	8005d24 <USB_EPStartXfer+0x520>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005aac:	69fb      	ldr	r3, [r7, #28]
 8005aae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d110      	bne.n	8005ade <USB_EPStartXfer+0x2da>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005abc:	69bb      	ldr	r3, [r7, #24]
 8005abe:	015a      	lsls	r2, r3, #5
 8005ac0:	69fb      	ldr	r3, [r7, #28]
 8005ac2:	4413      	add	r3, r2
 8005ac4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	69ba      	ldr	r2, [r7, #24]
 8005acc:	0151      	lsls	r1, r2, #5
 8005ace:	69fa      	ldr	r2, [r7, #28]
 8005ad0:	440a      	add	r2, r1
 8005ad2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005ad6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005ada:	6013      	str	r3, [r2, #0]
 8005adc:	e00f      	b.n	8005afe <USB_EPStartXfer+0x2fa>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005ade:	69bb      	ldr	r3, [r7, #24]
 8005ae0:	015a      	lsls	r2, r3, #5
 8005ae2:	69fb      	ldr	r3, [r7, #28]
 8005ae4:	4413      	add	r3, r2
 8005ae6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	69ba      	ldr	r2, [r7, #24]
 8005aee:	0151      	lsls	r1, r2, #5
 8005af0:	69fa      	ldr	r2, [r7, #28]
 8005af2:	440a      	add	r2, r1
 8005af4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005af8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005afc:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005afe:	68bb      	ldr	r3, [r7, #8]
 8005b00:	68d9      	ldr	r1, [r3, #12]
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	781a      	ldrb	r2, [r3, #0]
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	691b      	ldr	r3, [r3, #16]
 8005b0a:	b298      	uxth	r0, r3
 8005b0c:	79fb      	ldrb	r3, [r7, #7]
 8005b0e:	9300      	str	r3, [sp, #0]
 8005b10:	4603      	mov	r3, r0
 8005b12:	68f8      	ldr	r0, [r7, #12]
 8005b14:	f000 f9b7 	bl	8005e86 <USB_WritePacket>
 8005b18:	e104      	b.n	8005d24 <USB_EPStartXfer+0x520>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005b1a:	69bb      	ldr	r3, [r7, #24]
 8005b1c:	015a      	lsls	r2, r3, #5
 8005b1e:	69fb      	ldr	r3, [r7, #28]
 8005b20:	4413      	add	r3, r2
 8005b22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b26:	691b      	ldr	r3, [r3, #16]
 8005b28:	69ba      	ldr	r2, [r7, #24]
 8005b2a:	0151      	lsls	r1, r2, #5
 8005b2c:	69fa      	ldr	r2, [r7, #28]
 8005b2e:	440a      	add	r2, r1
 8005b30:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005b34:	0cdb      	lsrs	r3, r3, #19
 8005b36:	04db      	lsls	r3, r3, #19
 8005b38:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005b3a:	69bb      	ldr	r3, [r7, #24]
 8005b3c:	015a      	lsls	r2, r3, #5
 8005b3e:	69fb      	ldr	r3, [r7, #28]
 8005b40:	4413      	add	r3, r2
 8005b42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b46:	691b      	ldr	r3, [r3, #16]
 8005b48:	69ba      	ldr	r2, [r7, #24]
 8005b4a:	0151      	lsls	r1, r2, #5
 8005b4c:	69fa      	ldr	r2, [r7, #28]
 8005b4e:	440a      	add	r2, r1
 8005b50:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005b54:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005b58:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005b5c:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8005b5e:	69bb      	ldr	r3, [r7, #24]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d131      	bne.n	8005bc8 <USB_EPStartXfer+0x3c4>
    {
      if (ep->xfer_len > 0U)
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	691b      	ldr	r3, [r3, #16]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d003      	beq.n	8005b74 <USB_EPStartXfer+0x370>
      {
        ep->xfer_len = ep->maxpacket;
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	689a      	ldr	r2, [r3, #8]
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	689a      	ldr	r2, [r3, #8]
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005b7c:	69bb      	ldr	r3, [r7, #24]
 8005b7e:	015a      	lsls	r2, r3, #5
 8005b80:	69fb      	ldr	r3, [r7, #28]
 8005b82:	4413      	add	r3, r2
 8005b84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b88:	691a      	ldr	r2, [r3, #16]
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	6a1b      	ldr	r3, [r3, #32]
 8005b8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b92:	69b9      	ldr	r1, [r7, #24]
 8005b94:	0148      	lsls	r0, r1, #5
 8005b96:	69f9      	ldr	r1, [r7, #28]
 8005b98:	4401      	add	r1, r0
 8005b9a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005ba2:	69bb      	ldr	r3, [r7, #24]
 8005ba4:	015a      	lsls	r2, r3, #5
 8005ba6:	69fb      	ldr	r3, [r7, #28]
 8005ba8:	4413      	add	r3, r2
 8005baa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bae:	691b      	ldr	r3, [r3, #16]
 8005bb0:	69ba      	ldr	r2, [r7, #24]
 8005bb2:	0151      	lsls	r1, r2, #5
 8005bb4:	69fa      	ldr	r2, [r7, #28]
 8005bb6:	440a      	add	r2, r1
 8005bb8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005bbc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005bc0:	6113      	str	r3, [r2, #16]
 8005bc2:	e061      	b.n	8005c88 <USB_EPStartXfer+0x484>
 8005bc4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	691b      	ldr	r3, [r3, #16]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d123      	bne.n	8005c18 <USB_EPStartXfer+0x414>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005bd0:	69bb      	ldr	r3, [r7, #24]
 8005bd2:	015a      	lsls	r2, r3, #5
 8005bd4:	69fb      	ldr	r3, [r7, #28]
 8005bd6:	4413      	add	r3, r2
 8005bd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bdc:	691a      	ldr	r2, [r3, #16]
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005be6:	69b9      	ldr	r1, [r7, #24]
 8005be8:	0148      	lsls	r0, r1, #5
 8005bea:	69f9      	ldr	r1, [r7, #28]
 8005bec:	4401      	add	r1, r0
 8005bee:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005bf6:	69bb      	ldr	r3, [r7, #24]
 8005bf8:	015a      	lsls	r2, r3, #5
 8005bfa:	69fb      	ldr	r3, [r7, #28]
 8005bfc:	4413      	add	r3, r2
 8005bfe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c02:	691b      	ldr	r3, [r3, #16]
 8005c04:	69ba      	ldr	r2, [r7, #24]
 8005c06:	0151      	lsls	r1, r2, #5
 8005c08:	69fa      	ldr	r2, [r7, #28]
 8005c0a:	440a      	add	r2, r1
 8005c0c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005c10:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005c14:	6113      	str	r3, [r2, #16]
 8005c16:	e037      	b.n	8005c88 <USB_EPStartXfer+0x484>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005c18:	68bb      	ldr	r3, [r7, #8]
 8005c1a:	691a      	ldr	r2, [r3, #16]
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	4413      	add	r3, r2
 8005c22:	1e5a      	subs	r2, r3, #1
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	689b      	ldr	r3, [r3, #8]
 8005c28:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c2c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	689b      	ldr	r3, [r3, #8]
 8005c32:	8afa      	ldrh	r2, [r7, #22]
 8005c34:	fb03 f202 	mul.w	r2, r3, r2
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005c3c:	69bb      	ldr	r3, [r7, #24]
 8005c3e:	015a      	lsls	r2, r3, #5
 8005c40:	69fb      	ldr	r3, [r7, #28]
 8005c42:	4413      	add	r3, r2
 8005c44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c48:	691a      	ldr	r2, [r3, #16]
 8005c4a:	8afb      	ldrh	r3, [r7, #22]
 8005c4c:	04d9      	lsls	r1, r3, #19
 8005c4e:	4b38      	ldr	r3, [pc, #224]	@ (8005d30 <USB_EPStartXfer+0x52c>)
 8005c50:	400b      	ands	r3, r1
 8005c52:	69b9      	ldr	r1, [r7, #24]
 8005c54:	0148      	lsls	r0, r1, #5
 8005c56:	69f9      	ldr	r1, [r7, #28]
 8005c58:	4401      	add	r1, r0
 8005c5a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005c62:	69bb      	ldr	r3, [r7, #24]
 8005c64:	015a      	lsls	r2, r3, #5
 8005c66:	69fb      	ldr	r3, [r7, #28]
 8005c68:	4413      	add	r3, r2
 8005c6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c6e:	691a      	ldr	r2, [r3, #16]
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	6a1b      	ldr	r3, [r3, #32]
 8005c74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c78:	69b9      	ldr	r1, [r7, #24]
 8005c7a:	0148      	lsls	r0, r1, #5
 8005c7c:	69f9      	ldr	r1, [r7, #28]
 8005c7e:	4401      	add	r1, r0
 8005c80:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005c84:	4313      	orrs	r3, r2
 8005c86:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8005c88:	79fb      	ldrb	r3, [r7, #7]
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	d10d      	bne.n	8005caa <USB_EPStartXfer+0x4a6>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005c8e:	68bb      	ldr	r3, [r7, #8]
 8005c90:	68db      	ldr	r3, [r3, #12]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d009      	beq.n	8005caa <USB_EPStartXfer+0x4a6>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	68d9      	ldr	r1, [r3, #12]
 8005c9a:	69bb      	ldr	r3, [r7, #24]
 8005c9c:	015a      	lsls	r2, r3, #5
 8005c9e:	69fb      	ldr	r3, [r7, #28]
 8005ca0:	4413      	add	r3, r2
 8005ca2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ca6:	460a      	mov	r2, r1
 8005ca8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	791b      	ldrb	r3, [r3, #4]
 8005cae:	2b01      	cmp	r3, #1
 8005cb0:	d128      	bne.n	8005d04 <USB_EPStartXfer+0x500>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005cb2:	69fb      	ldr	r3, [r7, #28]
 8005cb4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d110      	bne.n	8005ce4 <USB_EPStartXfer+0x4e0>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005cc2:	69bb      	ldr	r3, [r7, #24]
 8005cc4:	015a      	lsls	r2, r3, #5
 8005cc6:	69fb      	ldr	r3, [r7, #28]
 8005cc8:	4413      	add	r3, r2
 8005cca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	69ba      	ldr	r2, [r7, #24]
 8005cd2:	0151      	lsls	r1, r2, #5
 8005cd4:	69fa      	ldr	r2, [r7, #28]
 8005cd6:	440a      	add	r2, r1
 8005cd8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005cdc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005ce0:	6013      	str	r3, [r2, #0]
 8005ce2:	e00f      	b.n	8005d04 <USB_EPStartXfer+0x500>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005ce4:	69bb      	ldr	r3, [r7, #24]
 8005ce6:	015a      	lsls	r2, r3, #5
 8005ce8:	69fb      	ldr	r3, [r7, #28]
 8005cea:	4413      	add	r3, r2
 8005cec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	69ba      	ldr	r2, [r7, #24]
 8005cf4:	0151      	lsls	r1, r2, #5
 8005cf6:	69fa      	ldr	r2, [r7, #28]
 8005cf8:	440a      	add	r2, r1
 8005cfa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005cfe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d02:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005d04:	69bb      	ldr	r3, [r7, #24]
 8005d06:	015a      	lsls	r2, r3, #5
 8005d08:	69fb      	ldr	r3, [r7, #28]
 8005d0a:	4413      	add	r3, r2
 8005d0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	69ba      	ldr	r2, [r7, #24]
 8005d14:	0151      	lsls	r1, r2, #5
 8005d16:	69fa      	ldr	r2, [r7, #28]
 8005d18:	440a      	add	r2, r1
 8005d1a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005d1e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005d22:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005d24:	2300      	movs	r3, #0
}
 8005d26:	4618      	mov	r0, r3
 8005d28:	3720      	adds	r7, #32
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	bd80      	pop	{r7, pc}
 8005d2e:	bf00      	nop
 8005d30:	1ff80000 	.word	0x1ff80000

08005d34 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005d34:	b480      	push	{r7}
 8005d36:	b087      	sub	sp, #28
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
 8005d3c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005d3e:	2300      	movs	r3, #0
 8005d40:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8005d42:	2300      	movs	r3, #0
 8005d44:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	785b      	ldrb	r3, [r3, #1]
 8005d4e:	2b01      	cmp	r3, #1
 8005d50:	d14a      	bne.n	8005de8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	781b      	ldrb	r3, [r3, #0]
 8005d56:	015a      	lsls	r2, r3, #5
 8005d58:	693b      	ldr	r3, [r7, #16]
 8005d5a:	4413      	add	r3, r2
 8005d5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005d66:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005d6a:	f040 8086 	bne.w	8005e7a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	781b      	ldrb	r3, [r3, #0]
 8005d72:	015a      	lsls	r2, r3, #5
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	4413      	add	r3, r2
 8005d78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	683a      	ldr	r2, [r7, #0]
 8005d80:	7812      	ldrb	r2, [r2, #0]
 8005d82:	0151      	lsls	r1, r2, #5
 8005d84:	693a      	ldr	r2, [r7, #16]
 8005d86:	440a      	add	r2, r1
 8005d88:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005d8c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005d90:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	781b      	ldrb	r3, [r3, #0]
 8005d96:	015a      	lsls	r2, r3, #5
 8005d98:	693b      	ldr	r3, [r7, #16]
 8005d9a:	4413      	add	r3, r2
 8005d9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	683a      	ldr	r2, [r7, #0]
 8005da4:	7812      	ldrb	r2, [r2, #0]
 8005da6:	0151      	lsls	r1, r2, #5
 8005da8:	693a      	ldr	r2, [r7, #16]
 8005daa:	440a      	add	r2, r1
 8005dac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005db0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005db4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	3301      	adds	r3, #1
 8005dba:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d902      	bls.n	8005dcc <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	75fb      	strb	r3, [r7, #23]
          break;
 8005dca:	e056      	b.n	8005e7a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	781b      	ldrb	r3, [r3, #0]
 8005dd0:	015a      	lsls	r2, r3, #5
 8005dd2:	693b      	ldr	r3, [r7, #16]
 8005dd4:	4413      	add	r3, r2
 8005dd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005de0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005de4:	d0e7      	beq.n	8005db6 <USB_EPStopXfer+0x82>
 8005de6:	e048      	b.n	8005e7a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	781b      	ldrb	r3, [r3, #0]
 8005dec:	015a      	lsls	r2, r3, #5
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	4413      	add	r3, r2
 8005df2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005dfc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e00:	d13b      	bne.n	8005e7a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	781b      	ldrb	r3, [r3, #0]
 8005e06:	015a      	lsls	r2, r3, #5
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	4413      	add	r3, r2
 8005e0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	683a      	ldr	r2, [r7, #0]
 8005e14:	7812      	ldrb	r2, [r2, #0]
 8005e16:	0151      	lsls	r1, r2, #5
 8005e18:	693a      	ldr	r2, [r7, #16]
 8005e1a:	440a      	add	r2, r1
 8005e1c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e20:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005e24:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	781b      	ldrb	r3, [r3, #0]
 8005e2a:	015a      	lsls	r2, r3, #5
 8005e2c:	693b      	ldr	r3, [r7, #16]
 8005e2e:	4413      	add	r3, r2
 8005e30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	683a      	ldr	r2, [r7, #0]
 8005e38:	7812      	ldrb	r2, [r2, #0]
 8005e3a:	0151      	lsls	r1, r2, #5
 8005e3c:	693a      	ldr	r2, [r7, #16]
 8005e3e:	440a      	add	r2, r1
 8005e40:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e44:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005e48:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	3301      	adds	r3, #1
 8005e4e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d902      	bls.n	8005e60 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	75fb      	strb	r3, [r7, #23]
          break;
 8005e5e:	e00c      	b.n	8005e7a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	781b      	ldrb	r3, [r3, #0]
 8005e64:	015a      	lsls	r2, r3, #5
 8005e66:	693b      	ldr	r3, [r7, #16]
 8005e68:	4413      	add	r3, r2
 8005e6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005e74:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e78:	d0e7      	beq.n	8005e4a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8005e7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	371c      	adds	r7, #28
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bc80      	pop	{r7}
 8005e84:	4770      	bx	lr

08005e86 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005e86:	b480      	push	{r7}
 8005e88:	b089      	sub	sp, #36	@ 0x24
 8005e8a:	af00      	add	r7, sp, #0
 8005e8c:	60f8      	str	r0, [r7, #12]
 8005e8e:	60b9      	str	r1, [r7, #8]
 8005e90:	4611      	mov	r1, r2
 8005e92:	461a      	mov	r2, r3
 8005e94:	460b      	mov	r3, r1
 8005e96:	71fb      	strb	r3, [r7, #7]
 8005e98:	4613      	mov	r3, r2
 8005e9a:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005ea4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d123      	bne.n	8005ef4 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005eac:	88bb      	ldrh	r3, [r7, #4]
 8005eae:	3303      	adds	r3, #3
 8005eb0:	089b      	lsrs	r3, r3, #2
 8005eb2:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	61bb      	str	r3, [r7, #24]
 8005eb8:	e018      	b.n	8005eec <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005eba:	79fb      	ldrb	r3, [r7, #7]
 8005ebc:	031a      	lsls	r2, r3, #12
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	4413      	add	r3, r2
 8005ec2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005ec6:	461a      	mov	r2, r3
 8005ec8:	69fb      	ldr	r3, [r7, #28]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005ece:	69fb      	ldr	r3, [r7, #28]
 8005ed0:	3301      	adds	r3, #1
 8005ed2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005ed4:	69fb      	ldr	r3, [r7, #28]
 8005ed6:	3301      	adds	r3, #1
 8005ed8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005eda:	69fb      	ldr	r3, [r7, #28]
 8005edc:	3301      	adds	r3, #1
 8005ede:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005ee0:	69fb      	ldr	r3, [r7, #28]
 8005ee2:	3301      	adds	r3, #1
 8005ee4:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005ee6:	69bb      	ldr	r3, [r7, #24]
 8005ee8:	3301      	adds	r3, #1
 8005eea:	61bb      	str	r3, [r7, #24]
 8005eec:	69ba      	ldr	r2, [r7, #24]
 8005eee:	693b      	ldr	r3, [r7, #16]
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	d3e2      	bcc.n	8005eba <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005ef4:	2300      	movs	r3, #0
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	3724      	adds	r7, #36	@ 0x24
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bc80      	pop	{r7}
 8005efe:	4770      	bx	lr

08005f00 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005f00:	b480      	push	{r7}
 8005f02:	b08b      	sub	sp, #44	@ 0x2c
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	60f8      	str	r0, [r7, #12]
 8005f08:	60b9      	str	r1, [r7, #8]
 8005f0a:	4613      	mov	r3, r2
 8005f0c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005f16:	88fb      	ldrh	r3, [r7, #6]
 8005f18:	089b      	lsrs	r3, r3, #2
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005f1e:	88fb      	ldrh	r3, [r7, #6]
 8005f20:	f003 0303 	and.w	r3, r3, #3
 8005f24:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005f26:	2300      	movs	r3, #0
 8005f28:	623b      	str	r3, [r7, #32]
 8005f2a:	e014      	b.n	8005f56 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005f2c:	69bb      	ldr	r3, [r7, #24]
 8005f2e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f32:	681a      	ldr	r2, [r3, #0]
 8005f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f36:	601a      	str	r2, [r3, #0]
    pDest++;
 8005f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f3a:	3301      	adds	r3, #1
 8005f3c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f40:	3301      	adds	r3, #1
 8005f42:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f46:	3301      	adds	r3, #1
 8005f48:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f4c:	3301      	adds	r3, #1
 8005f4e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8005f50:	6a3b      	ldr	r3, [r7, #32]
 8005f52:	3301      	adds	r3, #1
 8005f54:	623b      	str	r3, [r7, #32]
 8005f56:	6a3a      	ldr	r2, [r7, #32]
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	429a      	cmp	r2, r3
 8005f5c:	d3e6      	bcc.n	8005f2c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005f5e:	8bfb      	ldrh	r3, [r7, #30]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d01e      	beq.n	8005fa2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005f64:	2300      	movs	r3, #0
 8005f66:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005f68:	69bb      	ldr	r3, [r7, #24]
 8005f6a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f6e:	461a      	mov	r2, r3
 8005f70:	f107 0310 	add.w	r3, r7, #16
 8005f74:	6812      	ldr	r2, [r2, #0]
 8005f76:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005f78:	693a      	ldr	r2, [r7, #16]
 8005f7a:	6a3b      	ldr	r3, [r7, #32]
 8005f7c:	b2db      	uxtb	r3, r3
 8005f7e:	00db      	lsls	r3, r3, #3
 8005f80:	fa22 f303 	lsr.w	r3, r2, r3
 8005f84:	b2da      	uxtb	r2, r3
 8005f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f88:	701a      	strb	r2, [r3, #0]
      i++;
 8005f8a:	6a3b      	ldr	r3, [r7, #32]
 8005f8c:	3301      	adds	r3, #1
 8005f8e:	623b      	str	r3, [r7, #32]
      pDest++;
 8005f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f92:	3301      	adds	r3, #1
 8005f94:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8005f96:	8bfb      	ldrh	r3, [r7, #30]
 8005f98:	3b01      	subs	r3, #1
 8005f9a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005f9c:	8bfb      	ldrh	r3, [r7, #30]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d1ea      	bne.n	8005f78 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	372c      	adds	r7, #44	@ 0x2c
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bc80      	pop	{r7}
 8005fac:	4770      	bx	lr

08005fae <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005fae:	b480      	push	{r7}
 8005fb0:	b085      	sub	sp, #20
 8005fb2:	af00      	add	r7, sp, #0
 8005fb4:	6078      	str	r0, [r7, #4]
 8005fb6:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	781b      	ldrb	r3, [r3, #0]
 8005fc0:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	785b      	ldrb	r3, [r3, #1]
 8005fc6:	2b01      	cmp	r3, #1
 8005fc8:	d12c      	bne.n	8006024 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	015a      	lsls	r2, r3, #5
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	4413      	add	r3, r2
 8005fd2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	db12      	blt.n	8006002 <USB_EPSetStall+0x54>
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d00f      	beq.n	8006002 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005fe2:	68bb      	ldr	r3, [r7, #8]
 8005fe4:	015a      	lsls	r2, r3, #5
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	4413      	add	r3, r2
 8005fea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	68ba      	ldr	r2, [r7, #8]
 8005ff2:	0151      	lsls	r1, r2, #5
 8005ff4:	68fa      	ldr	r2, [r7, #12]
 8005ff6:	440a      	add	r2, r1
 8005ff8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005ffc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006000:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	015a      	lsls	r2, r3, #5
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	4413      	add	r3, r2
 800600a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	68ba      	ldr	r2, [r7, #8]
 8006012:	0151      	lsls	r1, r2, #5
 8006014:	68fa      	ldr	r2, [r7, #12]
 8006016:	440a      	add	r2, r1
 8006018:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800601c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006020:	6013      	str	r3, [r2, #0]
 8006022:	e02b      	b.n	800607c <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006024:	68bb      	ldr	r3, [r7, #8]
 8006026:	015a      	lsls	r2, r3, #5
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	4413      	add	r3, r2
 800602c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	2b00      	cmp	r3, #0
 8006034:	db12      	blt.n	800605c <USB_EPSetStall+0xae>
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d00f      	beq.n	800605c <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	015a      	lsls	r2, r3, #5
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	4413      	add	r3, r2
 8006044:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	68ba      	ldr	r2, [r7, #8]
 800604c:	0151      	lsls	r1, r2, #5
 800604e:	68fa      	ldr	r2, [r7, #12]
 8006050:	440a      	add	r2, r1
 8006052:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006056:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800605a:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	015a      	lsls	r2, r3, #5
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	4413      	add	r3, r2
 8006064:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	68ba      	ldr	r2, [r7, #8]
 800606c:	0151      	lsls	r1, r2, #5
 800606e:	68fa      	ldr	r2, [r7, #12]
 8006070:	440a      	add	r2, r1
 8006072:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006076:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800607a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800607c:	2300      	movs	r3, #0
}
 800607e:	4618      	mov	r0, r3
 8006080:	3714      	adds	r7, #20
 8006082:	46bd      	mov	sp, r7
 8006084:	bc80      	pop	{r7}
 8006086:	4770      	bx	lr

08006088 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006088:	b480      	push	{r7}
 800608a:	b085      	sub	sp, #20
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
 8006090:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	781b      	ldrb	r3, [r3, #0]
 800609a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	785b      	ldrb	r3, [r3, #1]
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	d128      	bne.n	80060f6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	015a      	lsls	r2, r3, #5
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	4413      	add	r3, r2
 80060ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	68ba      	ldr	r2, [r7, #8]
 80060b4:	0151      	lsls	r1, r2, #5
 80060b6:	68fa      	ldr	r2, [r7, #12]
 80060b8:	440a      	add	r2, r1
 80060ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060be:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80060c2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	791b      	ldrb	r3, [r3, #4]
 80060c8:	2b03      	cmp	r3, #3
 80060ca:	d003      	beq.n	80060d4 <USB_EPClearStall+0x4c>
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	791b      	ldrb	r3, [r3, #4]
 80060d0:	2b02      	cmp	r3, #2
 80060d2:	d138      	bne.n	8006146 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	015a      	lsls	r2, r3, #5
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	4413      	add	r3, r2
 80060dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	68ba      	ldr	r2, [r7, #8]
 80060e4:	0151      	lsls	r1, r2, #5
 80060e6:	68fa      	ldr	r2, [r7, #12]
 80060e8:	440a      	add	r2, r1
 80060ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80060f2:	6013      	str	r3, [r2, #0]
 80060f4:	e027      	b.n	8006146 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	015a      	lsls	r2, r3, #5
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	4413      	add	r3, r2
 80060fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	68ba      	ldr	r2, [r7, #8]
 8006106:	0151      	lsls	r1, r2, #5
 8006108:	68fa      	ldr	r2, [r7, #12]
 800610a:	440a      	add	r2, r1
 800610c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006110:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006114:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	791b      	ldrb	r3, [r3, #4]
 800611a:	2b03      	cmp	r3, #3
 800611c:	d003      	beq.n	8006126 <USB_EPClearStall+0x9e>
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	791b      	ldrb	r3, [r3, #4]
 8006122:	2b02      	cmp	r3, #2
 8006124:	d10f      	bne.n	8006146 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	015a      	lsls	r2, r3, #5
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	4413      	add	r3, r2
 800612e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	68ba      	ldr	r2, [r7, #8]
 8006136:	0151      	lsls	r1, r2, #5
 8006138:	68fa      	ldr	r2, [r7, #12]
 800613a:	440a      	add	r2, r1
 800613c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006140:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006144:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006146:	2300      	movs	r3, #0
}
 8006148:	4618      	mov	r0, r3
 800614a:	3714      	adds	r7, #20
 800614c:	46bd      	mov	sp, r7
 800614e:	bc80      	pop	{r7}
 8006150:	4770      	bx	lr

08006152 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006152:	b480      	push	{r7}
 8006154:	b085      	sub	sp, #20
 8006156:	af00      	add	r7, sp, #0
 8006158:	6078      	str	r0, [r7, #4]
 800615a:	460b      	mov	r3, r1
 800615c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	68fa      	ldr	r2, [r7, #12]
 800616c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006170:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006174:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800617c:	681a      	ldr	r2, [r3, #0]
 800617e:	78fb      	ldrb	r3, [r7, #3]
 8006180:	011b      	lsls	r3, r3, #4
 8006182:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8006186:	68f9      	ldr	r1, [r7, #12]
 8006188:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800618c:	4313      	orrs	r3, r2
 800618e:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006190:	2300      	movs	r3, #0
}
 8006192:	4618      	mov	r0, r3
 8006194:	3714      	adds	r7, #20
 8006196:	46bd      	mov	sp, r7
 8006198:	bc80      	pop	{r7}
 800619a:	4770      	bx	lr

0800619c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800619c:	b480      	push	{r7}
 800619e:	b085      	sub	sp, #20
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	68fa      	ldr	r2, [r7, #12]
 80061b2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80061b6:	f023 0303 	bic.w	r3, r3, #3
 80061ba:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061c2:	685b      	ldr	r3, [r3, #4]
 80061c4:	68fa      	ldr	r2, [r7, #12]
 80061c6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80061ca:	f023 0302 	bic.w	r3, r3, #2
 80061ce:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80061d0:	2300      	movs	r3, #0
}
 80061d2:	4618      	mov	r0, r3
 80061d4:	3714      	adds	r7, #20
 80061d6:	46bd      	mov	sp, r7
 80061d8:	bc80      	pop	{r7}
 80061da:	4770      	bx	lr

080061dc <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80061dc:	b480      	push	{r7}
 80061de:	b085      	sub	sp, #20
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	68fa      	ldr	r2, [r7, #12]
 80061f2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80061f6:	f023 0303 	bic.w	r3, r3, #3
 80061fa:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	68fa      	ldr	r2, [r7, #12]
 8006206:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800620a:	f043 0302 	orr.w	r3, r3, #2
 800620e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006210:	2300      	movs	r3, #0
}
 8006212:	4618      	mov	r0, r3
 8006214:	3714      	adds	r7, #20
 8006216:	46bd      	mov	sp, r7
 8006218:	bc80      	pop	{r7}
 800621a:	4770      	bx	lr

0800621c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800621c:	b480      	push	{r7}
 800621e:	b085      	sub	sp, #20
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	695b      	ldr	r3, [r3, #20]
 8006228:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	699b      	ldr	r3, [r3, #24]
 800622e:	68fa      	ldr	r2, [r7, #12]
 8006230:	4013      	ands	r3, r2
 8006232:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006234:	68fb      	ldr	r3, [r7, #12]
}
 8006236:	4618      	mov	r0, r3
 8006238:	3714      	adds	r7, #20
 800623a:	46bd      	mov	sp, r7
 800623c:	bc80      	pop	{r7}
 800623e:	4770      	bx	lr

08006240 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006240:	b480      	push	{r7}
 8006242:	b085      	sub	sp, #20
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006252:	699b      	ldr	r3, [r3, #24]
 8006254:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800625c:	69db      	ldr	r3, [r3, #28]
 800625e:	68ba      	ldr	r2, [r7, #8]
 8006260:	4013      	ands	r3, r2
 8006262:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	0c1b      	lsrs	r3, r3, #16
}
 8006268:	4618      	mov	r0, r3
 800626a:	3714      	adds	r7, #20
 800626c:	46bd      	mov	sp, r7
 800626e:	bc80      	pop	{r7}
 8006270:	4770      	bx	lr

08006272 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006272:	b480      	push	{r7}
 8006274:	b085      	sub	sp, #20
 8006276:	af00      	add	r7, sp, #0
 8006278:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006284:	699b      	ldr	r3, [r3, #24]
 8006286:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800628e:	69db      	ldr	r3, [r3, #28]
 8006290:	68ba      	ldr	r2, [r7, #8]
 8006292:	4013      	ands	r3, r2
 8006294:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	b29b      	uxth	r3, r3
}
 800629a:	4618      	mov	r0, r3
 800629c:	3714      	adds	r7, #20
 800629e:	46bd      	mov	sp, r7
 80062a0:	bc80      	pop	{r7}
 80062a2:	4770      	bx	lr

080062a4 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b085      	sub	sp, #20
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
 80062ac:	460b      	mov	r3, r1
 80062ae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80062b4:	78fb      	ldrb	r3, [r7, #3]
 80062b6:	015a      	lsls	r2, r3, #5
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	4413      	add	r3, r2
 80062bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062c0:	689b      	ldr	r3, [r3, #8]
 80062c2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062ca:	695b      	ldr	r3, [r3, #20]
 80062cc:	68ba      	ldr	r2, [r7, #8]
 80062ce:	4013      	ands	r3, r2
 80062d0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80062d2:	68bb      	ldr	r3, [r7, #8]
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	3714      	adds	r7, #20
 80062d8:	46bd      	mov	sp, r7
 80062da:	bc80      	pop	{r7}
 80062dc:	4770      	bx	lr

080062de <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80062de:	b480      	push	{r7}
 80062e0:	b087      	sub	sp, #28
 80062e2:	af00      	add	r7, sp, #0
 80062e4:	6078      	str	r0, [r7, #4]
 80062e6:	460b      	mov	r3, r1
 80062e8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80062ee:	697b      	ldr	r3, [r7, #20]
 80062f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062f4:	691b      	ldr	r3, [r3, #16]
 80062f6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006300:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006302:	78fb      	ldrb	r3, [r7, #3]
 8006304:	f003 030f 	and.w	r3, r3, #15
 8006308:	68fa      	ldr	r2, [r7, #12]
 800630a:	fa22 f303 	lsr.w	r3, r2, r3
 800630e:	01db      	lsls	r3, r3, #7
 8006310:	b2db      	uxtb	r3, r3
 8006312:	693a      	ldr	r2, [r7, #16]
 8006314:	4313      	orrs	r3, r2
 8006316:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006318:	78fb      	ldrb	r3, [r7, #3]
 800631a:	015a      	lsls	r2, r3, #5
 800631c:	697b      	ldr	r3, [r7, #20]
 800631e:	4413      	add	r3, r2
 8006320:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006324:	689b      	ldr	r3, [r3, #8]
 8006326:	693a      	ldr	r2, [r7, #16]
 8006328:	4013      	ands	r3, r2
 800632a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800632c:	68bb      	ldr	r3, [r7, #8]
}
 800632e:	4618      	mov	r0, r3
 8006330:	371c      	adds	r7, #28
 8006332:	46bd      	mov	sp, r7
 8006334:	bc80      	pop	{r7}
 8006336:	4770      	bx	lr

08006338 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006338:	b480      	push	{r7}
 800633a:	b083      	sub	sp, #12
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	695b      	ldr	r3, [r3, #20]
 8006344:	f003 0301 	and.w	r3, r3, #1
}
 8006348:	4618      	mov	r0, r3
 800634a:	370c      	adds	r7, #12
 800634c:	46bd      	mov	sp, r7
 800634e:	bc80      	pop	{r7}
 8006350:	4770      	bx	lr

08006352 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8006352:	b480      	push	{r7}
 8006354:	b085      	sub	sp, #20
 8006356:	af00      	add	r7, sp, #0
 8006358:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	68fa      	ldr	r2, [r7, #12]
 8006368:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800636c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006370:	f023 0307 	bic.w	r3, r3, #7
 8006374:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800637c:	685b      	ldr	r3, [r3, #4]
 800637e:	68fa      	ldr	r2, [r7, #12]
 8006380:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006384:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006388:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800638a:	2300      	movs	r3, #0
}
 800638c:	4618      	mov	r0, r3
 800638e:	3714      	adds	r7, #20
 8006390:	46bd      	mov	sp, r7
 8006392:	bc80      	pop	{r7}
 8006394:	4770      	bx	lr
	...

08006398 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006398:	b480      	push	{r7}
 800639a:	b087      	sub	sp, #28
 800639c:	af00      	add	r7, sp, #0
 800639e:	60f8      	str	r0, [r7, #12]
 80063a0:	460b      	mov	r3, r1
 80063a2:	607a      	str	r2, [r7, #4]
 80063a4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	333c      	adds	r3, #60	@ 0x3c
 80063ae:	3304      	adds	r3, #4
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80063b4:	693b      	ldr	r3, [r7, #16]
 80063b6:	4a25      	ldr	r2, [pc, #148]	@ (800644c <USB_EP0_OutStart+0xb4>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d90a      	bls.n	80063d2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80063bc:	697b      	ldr	r3, [r7, #20]
 80063be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80063c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80063cc:	d101      	bne.n	80063d2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80063ce:	2300      	movs	r3, #0
 80063d0:	e037      	b.n	8006442 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80063d2:	697b      	ldr	r3, [r7, #20]
 80063d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063d8:	461a      	mov	r2, r3
 80063da:	2300      	movs	r3, #0
 80063dc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80063de:	697b      	ldr	r3, [r7, #20]
 80063e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063e4:	691b      	ldr	r3, [r3, #16]
 80063e6:	697a      	ldr	r2, [r7, #20]
 80063e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80063ec:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80063f0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80063f2:	697b      	ldr	r3, [r7, #20]
 80063f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063f8:	691b      	ldr	r3, [r3, #16]
 80063fa:	697a      	ldr	r2, [r7, #20]
 80063fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006400:	f043 0318 	orr.w	r3, r3, #24
 8006404:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800640c:	691b      	ldr	r3, [r3, #16]
 800640e:	697a      	ldr	r2, [r7, #20]
 8006410:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006414:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8006418:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800641a:	7afb      	ldrb	r3, [r7, #11]
 800641c:	2b01      	cmp	r3, #1
 800641e:	d10f      	bne.n	8006440 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006426:	461a      	mov	r2, r3
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800642c:	697b      	ldr	r3, [r7, #20]
 800642e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	697a      	ldr	r2, [r7, #20]
 8006436:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800643a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800643e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006440:	2300      	movs	r3, #0
}
 8006442:	4618      	mov	r0, r3
 8006444:	371c      	adds	r7, #28
 8006446:	46bd      	mov	sp, r7
 8006448:	bc80      	pop	{r7}
 800644a:	4770      	bx	lr
 800644c:	4f54300a 	.word	0x4f54300a

08006450 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006450:	b480      	push	{r7}
 8006452:	b085      	sub	sp, #20
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006458:	2300      	movs	r3, #0
 800645a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	3301      	adds	r3, #1
 8006460:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006468:	d901      	bls.n	800646e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800646a:	2303      	movs	r3, #3
 800646c:	e01b      	b.n	80064a6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	691b      	ldr	r3, [r3, #16]
 8006472:	2b00      	cmp	r3, #0
 8006474:	daf2      	bge.n	800645c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006476:	2300      	movs	r3, #0
 8006478:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	691b      	ldr	r3, [r3, #16]
 800647e:	f043 0201 	orr.w	r2, r3, #1
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	3301      	adds	r3, #1
 800648a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006492:	d901      	bls.n	8006498 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006494:	2303      	movs	r3, #3
 8006496:	e006      	b.n	80064a6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	691b      	ldr	r3, [r3, #16]
 800649c:	f003 0301 	and.w	r3, r3, #1
 80064a0:	2b01      	cmp	r3, #1
 80064a2:	d0f0      	beq.n	8006486 <USB_CoreReset+0x36>

  return HAL_OK;
 80064a4:	2300      	movs	r3, #0
}
 80064a6:	4618      	mov	r0, r3
 80064a8:	3714      	adds	r7, #20
 80064aa:	46bd      	mov	sp, r7
 80064ac:	bc80      	pop	{r7}
 80064ae:	4770      	bx	lr

080064b0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b084      	sub	sp, #16
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
 80064b8:	460b      	mov	r3, r1
 80064ba:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80064bc:	2300      	movs	r3, #0
 80064be:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	7c1b      	ldrb	r3, [r3, #16]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d115      	bne.n	80064f4 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80064c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80064cc:	2202      	movs	r2, #2
 80064ce:	2181      	movs	r1, #129	@ 0x81
 80064d0:	6878      	ldr	r0, [r7, #4]
 80064d2:	f001 fed8 	bl	8008286 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2201      	movs	r2, #1
 80064da:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80064dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80064e0:	2202      	movs	r2, #2
 80064e2:	2101      	movs	r1, #1
 80064e4:	6878      	ldr	r0, [r7, #4]
 80064e6:	f001 fece 	bl	8008286 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2201      	movs	r2, #1
 80064ee:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 80064f2:	e012      	b.n	800651a <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80064f4:	2340      	movs	r3, #64	@ 0x40
 80064f6:	2202      	movs	r2, #2
 80064f8:	2181      	movs	r1, #129	@ 0x81
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f001 fec3 	bl	8008286 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2201      	movs	r2, #1
 8006504:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006506:	2340      	movs	r3, #64	@ 0x40
 8006508:	2202      	movs	r2, #2
 800650a:	2101      	movs	r1, #1
 800650c:	6878      	ldr	r0, [r7, #4]
 800650e:	f001 feba 	bl	8008286 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2201      	movs	r2, #1
 8006516:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800651a:	2308      	movs	r3, #8
 800651c:	2203      	movs	r2, #3
 800651e:	2182      	movs	r1, #130	@ 0x82
 8006520:	6878      	ldr	r0, [r7, #4]
 8006522:	f001 feb0 	bl	8008286 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2201      	movs	r2, #1
 800652a:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800652c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006530:	f001 fffc 	bl	800852c <malloc>
 8006534:	4603      	mov	r3, r0
 8006536:	461a      	mov	r2, r3
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006544:	2b00      	cmp	r3, #0
 8006546:	d102      	bne.n	800654e <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 8006548:	2301      	movs	r3, #1
 800654a:	73fb      	strb	r3, [r7, #15]
 800654c:	e026      	b.n	800659c <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006554:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	2200      	movs	r2, #0
 8006564:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	2200      	movs	r2, #0
 800656c:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	7c1b      	ldrb	r3, [r3, #16]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d109      	bne.n	800658c <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800657e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006582:	2101      	movs	r1, #1
 8006584:	6878      	ldr	r0, [r7, #4]
 8006586:	f001 ff6e 	bl	8008466 <USBD_LL_PrepareReceive>
 800658a:	e007      	b.n	800659c <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006592:	2340      	movs	r3, #64	@ 0x40
 8006594:	2101      	movs	r1, #1
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f001 ff65 	bl	8008466 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800659c:	7bfb      	ldrb	r3, [r7, #15]
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3710      	adds	r7, #16
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}

080065a6 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80065a6:	b580      	push	{r7, lr}
 80065a8:	b084      	sub	sp, #16
 80065aa:	af00      	add	r7, sp, #0
 80065ac:	6078      	str	r0, [r7, #4]
 80065ae:	460b      	mov	r3, r1
 80065b0:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80065b2:	2300      	movs	r3, #0
 80065b4:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80065b6:	2181      	movs	r1, #129	@ 0x81
 80065b8:	6878      	ldr	r0, [r7, #4]
 80065ba:	f001 fe8a 	bl	80082d2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2200      	movs	r2, #0
 80065c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80065c4:	2101      	movs	r1, #1
 80065c6:	6878      	ldr	r0, [r7, #4]
 80065c8:	f001 fe83 	bl	80082d2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2200      	movs	r2, #0
 80065d0:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80065d4:	2182      	movs	r1, #130	@ 0x82
 80065d6:	6878      	ldr	r0, [r7, #4]
 80065d8:	f001 fe7b 	bl	80082d2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2200      	movs	r2, #0
 80065e0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d00e      	beq.n	800660a <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80065fc:	4618      	mov	r0, r3
 80065fe:	f001 ff9d 	bl	800853c <free>
    pdev->pClassData = NULL;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2200      	movs	r2, #0
 8006606:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 800660a:	7bfb      	ldrb	r3, [r7, #15]
}
 800660c:	4618      	mov	r0, r3
 800660e:	3710      	adds	r7, #16
 8006610:	46bd      	mov	sp, r7
 8006612:	bd80      	pop	{r7, pc}

08006614 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b086      	sub	sp, #24
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
 800661c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006624:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8006626:	2300      	movs	r3, #0
 8006628:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800662a:	2300      	movs	r3, #0
 800662c:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800662e:	2300      	movs	r3, #0
 8006630:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	781b      	ldrb	r3, [r3, #0]
 8006636:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800663a:	2b00      	cmp	r3, #0
 800663c:	d039      	beq.n	80066b2 <USBD_CDC_Setup+0x9e>
 800663e:	2b20      	cmp	r3, #32
 8006640:	d17f      	bne.n	8006742 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	88db      	ldrh	r3, [r3, #6]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d029      	beq.n	800669e <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	781b      	ldrb	r3, [r3, #0]
 800664e:	b25b      	sxtb	r3, r3
 8006650:	2b00      	cmp	r3, #0
 8006652:	da11      	bge.n	8006678 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800665a:	689b      	ldr	r3, [r3, #8]
 800665c:	683a      	ldr	r2, [r7, #0]
 800665e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8006660:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006662:	683a      	ldr	r2, [r7, #0]
 8006664:	88d2      	ldrh	r2, [r2, #6]
 8006666:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006668:	6939      	ldr	r1, [r7, #16]
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	88db      	ldrh	r3, [r3, #6]
 800666e:	461a      	mov	r2, r3
 8006670:	6878      	ldr	r0, [r7, #4]
 8006672:	f001 fa0f 	bl	8007a94 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8006676:	e06b      	b.n	8006750 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	785a      	ldrb	r2, [r3, #1]
 800667c:	693b      	ldr	r3, [r7, #16]
 800667e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	88db      	ldrh	r3, [r3, #6]
 8006686:	b2da      	uxtb	r2, r3
 8006688:	693b      	ldr	r3, [r7, #16]
 800668a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800668e:	6939      	ldr	r1, [r7, #16]
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	88db      	ldrh	r3, [r3, #6]
 8006694:	461a      	mov	r2, r3
 8006696:	6878      	ldr	r0, [r7, #4]
 8006698:	f001 fa2a 	bl	8007af0 <USBD_CtlPrepareRx>
      break;
 800669c:	e058      	b.n	8006750 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80066a4:	689b      	ldr	r3, [r3, #8]
 80066a6:	683a      	ldr	r2, [r7, #0]
 80066a8:	7850      	ldrb	r0, [r2, #1]
 80066aa:	2200      	movs	r2, #0
 80066ac:	6839      	ldr	r1, [r7, #0]
 80066ae:	4798      	blx	r3
      break;
 80066b0:	e04e      	b.n	8006750 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	785b      	ldrb	r3, [r3, #1]
 80066b6:	2b0b      	cmp	r3, #11
 80066b8:	d02e      	beq.n	8006718 <USBD_CDC_Setup+0x104>
 80066ba:	2b0b      	cmp	r3, #11
 80066bc:	dc38      	bgt.n	8006730 <USBD_CDC_Setup+0x11c>
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d002      	beq.n	80066c8 <USBD_CDC_Setup+0xb4>
 80066c2:	2b0a      	cmp	r3, #10
 80066c4:	d014      	beq.n	80066f0 <USBD_CDC_Setup+0xdc>
 80066c6:	e033      	b.n	8006730 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80066ce:	2b03      	cmp	r3, #3
 80066d0:	d107      	bne.n	80066e2 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 80066d2:	f107 030c 	add.w	r3, r7, #12
 80066d6:	2202      	movs	r2, #2
 80066d8:	4619      	mov	r1, r3
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	f001 f9da 	bl	8007a94 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80066e0:	e02e      	b.n	8006740 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80066e2:	6839      	ldr	r1, [r7, #0]
 80066e4:	6878      	ldr	r0, [r7, #4]
 80066e6:	f001 f96b 	bl	80079c0 <USBD_CtlError>
            ret = USBD_FAIL;
 80066ea:	2302      	movs	r3, #2
 80066ec:	75fb      	strb	r3, [r7, #23]
          break;
 80066ee:	e027      	b.n	8006740 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80066f6:	2b03      	cmp	r3, #3
 80066f8:	d107      	bne.n	800670a <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 80066fa:	f107 030f 	add.w	r3, r7, #15
 80066fe:	2201      	movs	r2, #1
 8006700:	4619      	mov	r1, r3
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f001 f9c6 	bl	8007a94 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006708:	e01a      	b.n	8006740 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800670a:	6839      	ldr	r1, [r7, #0]
 800670c:	6878      	ldr	r0, [r7, #4]
 800670e:	f001 f957 	bl	80079c0 <USBD_CtlError>
            ret = USBD_FAIL;
 8006712:	2302      	movs	r3, #2
 8006714:	75fb      	strb	r3, [r7, #23]
          break;
 8006716:	e013      	b.n	8006740 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800671e:	2b03      	cmp	r3, #3
 8006720:	d00d      	beq.n	800673e <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8006722:	6839      	ldr	r1, [r7, #0]
 8006724:	6878      	ldr	r0, [r7, #4]
 8006726:	f001 f94b 	bl	80079c0 <USBD_CtlError>
            ret = USBD_FAIL;
 800672a:	2302      	movs	r3, #2
 800672c:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800672e:	e006      	b.n	800673e <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8006730:	6839      	ldr	r1, [r7, #0]
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f001 f944 	bl	80079c0 <USBD_CtlError>
          ret = USBD_FAIL;
 8006738:	2302      	movs	r3, #2
 800673a:	75fb      	strb	r3, [r7, #23]
          break;
 800673c:	e000      	b.n	8006740 <USBD_CDC_Setup+0x12c>
          break;
 800673e:	bf00      	nop
      }
      break;
 8006740:	e006      	b.n	8006750 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8006742:	6839      	ldr	r1, [r7, #0]
 8006744:	6878      	ldr	r0, [r7, #4]
 8006746:	f001 f93b 	bl	80079c0 <USBD_CtlError>
      ret = USBD_FAIL;
 800674a:	2302      	movs	r3, #2
 800674c:	75fb      	strb	r3, [r7, #23]
      break;
 800674e:	bf00      	nop
  }

  return ret;
 8006750:	7dfb      	ldrb	r3, [r7, #23]
}
 8006752:	4618      	mov	r0, r3
 8006754:	3718      	adds	r7, #24
 8006756:	46bd      	mov	sp, r7
 8006758:	bd80      	pop	{r7, pc}

0800675a <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800675a:	b580      	push	{r7, lr}
 800675c:	b084      	sub	sp, #16
 800675e:	af00      	add	r7, sp, #0
 8006760:	6078      	str	r0, [r7, #4]
 8006762:	460b      	mov	r3, r1
 8006764:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800676c:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8006774:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800677c:	2b00      	cmp	r3, #0
 800677e:	d03a      	beq.n	80067f6 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8006780:	78fa      	ldrb	r2, [r7, #3]
 8006782:	6879      	ldr	r1, [r7, #4]
 8006784:	4613      	mov	r3, r2
 8006786:	009b      	lsls	r3, r3, #2
 8006788:	4413      	add	r3, r2
 800678a:	009b      	lsls	r3, r3, #2
 800678c:	440b      	add	r3, r1
 800678e:	331c      	adds	r3, #28
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d029      	beq.n	80067ea <USBD_CDC_DataIn+0x90>
 8006796:	78fa      	ldrb	r2, [r7, #3]
 8006798:	6879      	ldr	r1, [r7, #4]
 800679a:	4613      	mov	r3, r2
 800679c:	009b      	lsls	r3, r3, #2
 800679e:	4413      	add	r3, r2
 80067a0:	009b      	lsls	r3, r3, #2
 80067a2:	440b      	add	r3, r1
 80067a4:	331c      	adds	r3, #28
 80067a6:	681a      	ldr	r2, [r3, #0]
 80067a8:	78f9      	ldrb	r1, [r7, #3]
 80067aa:	68b8      	ldr	r0, [r7, #8]
 80067ac:	460b      	mov	r3, r1
 80067ae:	00db      	lsls	r3, r3, #3
 80067b0:	440b      	add	r3, r1
 80067b2:	009b      	lsls	r3, r3, #2
 80067b4:	4403      	add	r3, r0
 80067b6:	331c      	adds	r3, #28
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	fbb2 f1f3 	udiv	r1, r2, r3
 80067be:	fb01 f303 	mul.w	r3, r1, r3
 80067c2:	1ad3      	subs	r3, r2, r3
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d110      	bne.n	80067ea <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 80067c8:	78fa      	ldrb	r2, [r7, #3]
 80067ca:	6879      	ldr	r1, [r7, #4]
 80067cc:	4613      	mov	r3, r2
 80067ce:	009b      	lsls	r3, r3, #2
 80067d0:	4413      	add	r3, r2
 80067d2:	009b      	lsls	r3, r3, #2
 80067d4:	440b      	add	r3, r1
 80067d6:	331c      	adds	r3, #28
 80067d8:	2200      	movs	r2, #0
 80067da:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80067dc:	78f9      	ldrb	r1, [r7, #3]
 80067de:	2300      	movs	r3, #0
 80067e0:	2200      	movs	r2, #0
 80067e2:	6878      	ldr	r0, [r7, #4]
 80067e4:	f001 fe1c 	bl	8008420 <USBD_LL_Transmit>
 80067e8:	e003      	b.n	80067f2 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	2200      	movs	r2, #0
 80067ee:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 80067f2:	2300      	movs	r3, #0
 80067f4:	e000      	b.n	80067f8 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 80067f6:	2302      	movs	r3, #2
  }
}
 80067f8:	4618      	mov	r0, r3
 80067fa:	3710      	adds	r7, #16
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bd80      	pop	{r7, pc}

08006800 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b084      	sub	sp, #16
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
 8006808:	460b      	mov	r3, r1
 800680a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006812:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006814:	78fb      	ldrb	r3, [r7, #3]
 8006816:	4619      	mov	r1, r3
 8006818:	6878      	ldr	r0, [r7, #4]
 800681a:	f001 fe47 	bl	80084ac <USBD_LL_GetRxDataSize>
 800681e:	4602      	mov	r2, r0
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800682c:	2b00      	cmp	r3, #0
 800682e:	d00d      	beq.n	800684c <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006836:	68db      	ldr	r3, [r3, #12]
 8006838:	68fa      	ldr	r2, [r7, #12]
 800683a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800683e:	68fa      	ldr	r2, [r7, #12]
 8006840:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8006844:	4611      	mov	r1, r2
 8006846:	4798      	blx	r3

    return USBD_OK;
 8006848:	2300      	movs	r3, #0
 800684a:	e000      	b.n	800684e <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800684c:	2302      	movs	r3, #2
  }
}
 800684e:	4618      	mov	r0, r3
 8006850:	3710      	adds	r7, #16
 8006852:	46bd      	mov	sp, r7
 8006854:	bd80      	pop	{r7, pc}

08006856 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006856:	b580      	push	{r7, lr}
 8006858:	b084      	sub	sp, #16
 800685a:	af00      	add	r7, sp, #0
 800685c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006864:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800686c:	2b00      	cmp	r3, #0
 800686e:	d014      	beq.n	800689a <USBD_CDC_EP0_RxReady+0x44>
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8006876:	2bff      	cmp	r3, #255	@ 0xff
 8006878:	d00f      	beq.n	800689a <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006880:	689b      	ldr	r3, [r3, #8]
 8006882:	68fa      	ldr	r2, [r7, #12]
 8006884:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8006888:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800688a:	68fa      	ldr	r2, [r7, #12]
 800688c:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006890:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	22ff      	movs	r2, #255	@ 0xff
 8006896:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 800689a:	2300      	movs	r3, #0
}
 800689c:	4618      	mov	r0, r3
 800689e:	3710      	adds	r7, #16
 80068a0:	46bd      	mov	sp, r7
 80068a2:	bd80      	pop	{r7, pc}

080068a4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80068a4:	b480      	push	{r7}
 80068a6:	b083      	sub	sp, #12
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2243      	movs	r2, #67	@ 0x43
 80068b0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 80068b2:	4b03      	ldr	r3, [pc, #12]	@ (80068c0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80068b4:	4618      	mov	r0, r3
 80068b6:	370c      	adds	r7, #12
 80068b8:	46bd      	mov	sp, r7
 80068ba:	bc80      	pop	{r7}
 80068bc:	4770      	bx	lr
 80068be:	bf00      	nop
 80068c0:	20000094 	.word	0x20000094

080068c4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b083      	sub	sp, #12
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2243      	movs	r2, #67	@ 0x43
 80068d0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80068d2:	4b03      	ldr	r3, [pc, #12]	@ (80068e0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80068d4:	4618      	mov	r0, r3
 80068d6:	370c      	adds	r7, #12
 80068d8:	46bd      	mov	sp, r7
 80068da:	bc80      	pop	{r7}
 80068dc:	4770      	bx	lr
 80068de:	bf00      	nop
 80068e0:	20000050 	.word	0x20000050

080068e4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80068e4:	b480      	push	{r7}
 80068e6:	b083      	sub	sp, #12
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2243      	movs	r2, #67	@ 0x43
 80068f0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 80068f2:	4b03      	ldr	r3, [pc, #12]	@ (8006900 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80068f4:	4618      	mov	r0, r3
 80068f6:	370c      	adds	r7, #12
 80068f8:	46bd      	mov	sp, r7
 80068fa:	bc80      	pop	{r7}
 80068fc:	4770      	bx	lr
 80068fe:	bf00      	nop
 8006900:	200000d8 	.word	0x200000d8

08006904 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006904:	b480      	push	{r7}
 8006906:	b083      	sub	sp, #12
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	220a      	movs	r2, #10
 8006910:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8006912:	4b03      	ldr	r3, [pc, #12]	@ (8006920 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006914:	4618      	mov	r0, r3
 8006916:	370c      	adds	r7, #12
 8006918:	46bd      	mov	sp, r7
 800691a:	bc80      	pop	{r7}
 800691c:	4770      	bx	lr
 800691e:	bf00      	nop
 8006920:	2000000c 	.word	0x2000000c

08006924 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8006924:	b480      	push	{r7}
 8006926:	b085      	sub	sp, #20
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
 800692c:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800692e:	2302      	movs	r3, #2
 8006930:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d005      	beq.n	8006944 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	683a      	ldr	r2, [r7, #0]
 800693c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 8006940:	2300      	movs	r3, #0
 8006942:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8006944:	7bfb      	ldrb	r3, [r7, #15]
}
 8006946:	4618      	mov	r0, r3
 8006948:	3714      	adds	r7, #20
 800694a:	46bd      	mov	sp, r7
 800694c:	bc80      	pop	{r7}
 800694e:	4770      	bx	lr

08006950 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8006950:	b480      	push	{r7}
 8006952:	b087      	sub	sp, #28
 8006954:	af00      	add	r7, sp, #0
 8006956:	60f8      	str	r0, [r7, #12]
 8006958:	60b9      	str	r1, [r7, #8]
 800695a:	4613      	mov	r3, r2
 800695c:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006964:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	68ba      	ldr	r2, [r7, #8]
 800696a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800696e:	88fa      	ldrh	r2, [r7, #6]
 8006970:	697b      	ldr	r3, [r7, #20]
 8006972:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 8006976:	2300      	movs	r3, #0
}
 8006978:	4618      	mov	r0, r3
 800697a:	371c      	adds	r7, #28
 800697c:	46bd      	mov	sp, r7
 800697e:	bc80      	pop	{r7}
 8006980:	4770      	bx	lr

08006982 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8006982:	b480      	push	{r7}
 8006984:	b085      	sub	sp, #20
 8006986:	af00      	add	r7, sp, #0
 8006988:	6078      	str	r0, [r7, #4]
 800698a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006992:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	683a      	ldr	r2, [r7, #0]
 8006998:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 800699c:	2300      	movs	r3, #0
}
 800699e:	4618      	mov	r0, r3
 80069a0:	3714      	adds	r7, #20
 80069a2:	46bd      	mov	sp, r7
 80069a4:	bc80      	pop	{r7}
 80069a6:	4770      	bx	lr

080069a8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b084      	sub	sp, #16
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80069b6:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d017      	beq.n	80069f2 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	7c1b      	ldrb	r3, [r3, #16]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d109      	bne.n	80069de <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80069d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80069d4:	2101      	movs	r1, #1
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	f001 fd45 	bl	8008466 <USBD_LL_PrepareReceive>
 80069dc:	e007      	b.n	80069ee <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80069e4:	2340      	movs	r3, #64	@ 0x40
 80069e6:	2101      	movs	r1, #1
 80069e8:	6878      	ldr	r0, [r7, #4]
 80069ea:	f001 fd3c 	bl	8008466 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80069ee:	2300      	movs	r3, #0
 80069f0:	e000      	b.n	80069f4 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 80069f2:	2302      	movs	r3, #2
  }
}
 80069f4:	4618      	mov	r0, r3
 80069f6:	3710      	adds	r7, #16
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bd80      	pop	{r7, pc}

080069fc <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b084      	sub	sp, #16
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	60f8      	str	r0, [r7, #12]
 8006a04:	60b9      	str	r1, [r7, #8]
 8006a06:	4613      	mov	r3, r2
 8006a08:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d101      	bne.n	8006a14 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8006a10:	2302      	movs	r3, #2
 8006a12:	e01a      	b.n	8006a4a <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d003      	beq.n	8006a26 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	2200      	movs	r2, #0
 8006a22:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d003      	beq.n	8006a34 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	68ba      	ldr	r2, [r7, #8]
 8006a30:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2201      	movs	r2, #1
 8006a38:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	79fa      	ldrb	r2, [r7, #7]
 8006a40:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8006a42:	68f8      	ldr	r0, [r7, #12]
 8006a44:	f001 fbba 	bl	80081bc <USBD_LL_Init>

  return USBD_OK;
 8006a48:	2300      	movs	r3, #0
}
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	3710      	adds	r7, #16
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	bd80      	pop	{r7, pc}

08006a52 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006a52:	b480      	push	{r7}
 8006a54:	b085      	sub	sp, #20
 8006a56:	af00      	add	r7, sp, #0
 8006a58:	6078      	str	r0, [r7, #4]
 8006a5a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d006      	beq.n	8006a74 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	683a      	ldr	r2, [r7, #0]
 8006a6a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8006a6e:	2300      	movs	r3, #0
 8006a70:	73fb      	strb	r3, [r7, #15]
 8006a72:	e001      	b.n	8006a78 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8006a74:	2302      	movs	r3, #2
 8006a76:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006a78:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	3714      	adds	r7, #20
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bc80      	pop	{r7}
 8006a82:	4770      	bx	lr

08006a84 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b082      	sub	sp, #8
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8006a8c:	6878      	ldr	r0, [r7, #4]
 8006a8e:	f001 fbdf 	bl	8008250 <USBD_LL_Start>

  return USBD_OK;
 8006a92:	2300      	movs	r3, #0
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	3708      	adds	r7, #8
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd80      	pop	{r7, pc}

08006a9c <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b083      	sub	sp, #12
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006aa4:	2300      	movs	r3, #0
}
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	370c      	adds	r7, #12
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	bc80      	pop	{r7}
 8006aae:	4770      	bx	lr

08006ab0 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b084      	sub	sp, #16
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
 8006ab8:	460b      	mov	r3, r1
 8006aba:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8006abc:	2302      	movs	r3, #2
 8006abe:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d00c      	beq.n	8006ae4 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	78fa      	ldrb	r2, [r7, #3]
 8006ad4:	4611      	mov	r1, r2
 8006ad6:	6878      	ldr	r0, [r7, #4]
 8006ad8:	4798      	blx	r3
 8006ada:	4603      	mov	r3, r0
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d101      	bne.n	8006ae4 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8006ae4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	3710      	adds	r7, #16
 8006aea:	46bd      	mov	sp, r7
 8006aec:	bd80      	pop	{r7, pc}

08006aee <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8006aee:	b580      	push	{r7, lr}
 8006af0:	b082      	sub	sp, #8
 8006af2:	af00      	add	r7, sp, #0
 8006af4:	6078      	str	r0, [r7, #4]
 8006af6:	460b      	mov	r3, r1
 8006af8:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006b00:	685b      	ldr	r3, [r3, #4]
 8006b02:	78fa      	ldrb	r2, [r7, #3]
 8006b04:	4611      	mov	r1, r2
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	4798      	blx	r3

  return USBD_OK;
 8006b0a:	2300      	movs	r3, #0
}
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	3708      	adds	r7, #8
 8006b10:	46bd      	mov	sp, r7
 8006b12:	bd80      	pop	{r7, pc}

08006b14 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b082      	sub	sp, #8
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
 8006b1c:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8006b24:	6839      	ldr	r1, [r7, #0]
 8006b26:	4618      	mov	r0, r3
 8006b28:	f000 ff11 	bl	800794e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2201      	movs	r2, #1
 8006b30:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8006b3a:	461a      	mov	r2, r3
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8006b48:	f003 031f 	and.w	r3, r3, #31
 8006b4c:	2b02      	cmp	r3, #2
 8006b4e:	d016      	beq.n	8006b7e <USBD_LL_SetupStage+0x6a>
 8006b50:	2b02      	cmp	r3, #2
 8006b52:	d81c      	bhi.n	8006b8e <USBD_LL_SetupStage+0x7a>
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d002      	beq.n	8006b5e <USBD_LL_SetupStage+0x4a>
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	d008      	beq.n	8006b6e <USBD_LL_SetupStage+0x5a>
 8006b5c:	e017      	b.n	8006b8e <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8006b64:	4619      	mov	r1, r3
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	f000 fa04 	bl	8006f74 <USBD_StdDevReq>
      break;
 8006b6c:	e01a      	b.n	8006ba4 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8006b74:	4619      	mov	r1, r3
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	f000 fa66 	bl	8007048 <USBD_StdItfReq>
      break;
 8006b7c:	e012      	b.n	8006ba4 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8006b84:	4619      	mov	r1, r3
 8006b86:	6878      	ldr	r0, [r7, #4]
 8006b88:	f000 faa6 	bl	80070d8 <USBD_StdEPReq>
      break;
 8006b8c:	e00a      	b.n	8006ba4 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8006b94:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006b98:	b2db      	uxtb	r3, r3
 8006b9a:	4619      	mov	r1, r3
 8006b9c:	6878      	ldr	r0, [r7, #4]
 8006b9e:	f001 fbb7 	bl	8008310 <USBD_LL_StallEP>
      break;
 8006ba2:	bf00      	nop
  }

  return USBD_OK;
 8006ba4:	2300      	movs	r3, #0
}
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	3708      	adds	r7, #8
 8006baa:	46bd      	mov	sp, r7
 8006bac:	bd80      	pop	{r7, pc}

08006bae <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006bae:	b580      	push	{r7, lr}
 8006bb0:	b086      	sub	sp, #24
 8006bb2:	af00      	add	r7, sp, #0
 8006bb4:	60f8      	str	r0, [r7, #12]
 8006bb6:	460b      	mov	r3, r1
 8006bb8:	607a      	str	r2, [r7, #4]
 8006bba:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8006bbc:	7afb      	ldrb	r3, [r7, #11]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d14b      	bne.n	8006c5a <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8006bc8:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006bd0:	2b03      	cmp	r3, #3
 8006bd2:	d134      	bne.n	8006c3e <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8006bd4:	697b      	ldr	r3, [r7, #20]
 8006bd6:	68da      	ldr	r2, [r3, #12]
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	691b      	ldr	r3, [r3, #16]
 8006bdc:	429a      	cmp	r2, r3
 8006bde:	d919      	bls.n	8006c14 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	68da      	ldr	r2, [r3, #12]
 8006be4:	697b      	ldr	r3, [r7, #20]
 8006be6:	691b      	ldr	r3, [r3, #16]
 8006be8:	1ad2      	subs	r2, r2, r3
 8006bea:	697b      	ldr	r3, [r7, #20]
 8006bec:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006bee:	697b      	ldr	r3, [r7, #20]
 8006bf0:	68da      	ldr	r2, [r3, #12]
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8006bf6:	429a      	cmp	r2, r3
 8006bf8:	d203      	bcs.n	8006c02 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006bfa:	697b      	ldr	r3, [r7, #20]
 8006bfc:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8006bfe:	b29b      	uxth	r3, r3
 8006c00:	e002      	b.n	8006c08 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8006c06:	b29b      	uxth	r3, r3
 8006c08:	461a      	mov	r2, r3
 8006c0a:	6879      	ldr	r1, [r7, #4]
 8006c0c:	68f8      	ldr	r0, [r7, #12]
 8006c0e:	f000 ff8d 	bl	8007b2c <USBD_CtlContinueRx>
 8006c12:	e038      	b.n	8006c86 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c1a:	691b      	ldr	r3, [r3, #16]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d00a      	beq.n	8006c36 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8006c26:	2b03      	cmp	r3, #3
 8006c28:	d105      	bne.n	8006c36 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c30:	691b      	ldr	r3, [r3, #16]
 8006c32:	68f8      	ldr	r0, [r7, #12]
 8006c34:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8006c36:	68f8      	ldr	r0, [r7, #12]
 8006c38:	f000 ff8a 	bl	8007b50 <USBD_CtlSendStatus>
 8006c3c:	e023      	b.n	8006c86 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006c44:	2b05      	cmp	r3, #5
 8006c46:	d11e      	bne.n	8006c86 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8006c50:	2100      	movs	r1, #0
 8006c52:	68f8      	ldr	r0, [r7, #12]
 8006c54:	f001 fb5c 	bl	8008310 <USBD_LL_StallEP>
 8006c58:	e015      	b.n	8006c86 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c60:	699b      	ldr	r3, [r3, #24]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d00d      	beq.n	8006c82 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8006c6c:	2b03      	cmp	r3, #3
 8006c6e:	d108      	bne.n	8006c82 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c76:	699b      	ldr	r3, [r3, #24]
 8006c78:	7afa      	ldrb	r2, [r7, #11]
 8006c7a:	4611      	mov	r1, r2
 8006c7c:	68f8      	ldr	r0, [r7, #12]
 8006c7e:	4798      	blx	r3
 8006c80:	e001      	b.n	8006c86 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8006c82:	2302      	movs	r3, #2
 8006c84:	e000      	b.n	8006c88 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8006c86:	2300      	movs	r3, #0
}
 8006c88:	4618      	mov	r0, r3
 8006c8a:	3718      	adds	r7, #24
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bd80      	pop	{r7, pc}

08006c90 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b086      	sub	sp, #24
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	60f8      	str	r0, [r7, #12]
 8006c98:	460b      	mov	r3, r1
 8006c9a:	607a      	str	r2, [r7, #4]
 8006c9c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8006c9e:	7afb      	ldrb	r3, [r7, #11]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d17f      	bne.n	8006da4 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	3314      	adds	r3, #20
 8006ca8:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006cb0:	2b02      	cmp	r3, #2
 8006cb2:	d15c      	bne.n	8006d6e <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8006cb4:	697b      	ldr	r3, [r7, #20]
 8006cb6:	68da      	ldr	r2, [r3, #12]
 8006cb8:	697b      	ldr	r3, [r7, #20]
 8006cba:	691b      	ldr	r3, [r3, #16]
 8006cbc:	429a      	cmp	r2, r3
 8006cbe:	d915      	bls.n	8006cec <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8006cc0:	697b      	ldr	r3, [r7, #20]
 8006cc2:	68da      	ldr	r2, [r3, #12]
 8006cc4:	697b      	ldr	r3, [r7, #20]
 8006cc6:	691b      	ldr	r3, [r3, #16]
 8006cc8:	1ad2      	subs	r2, r2, r3
 8006cca:	697b      	ldr	r3, [r7, #20]
 8006ccc:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8006cce:	697b      	ldr	r3, [r7, #20]
 8006cd0:	68db      	ldr	r3, [r3, #12]
 8006cd2:	b29b      	uxth	r3, r3
 8006cd4:	461a      	mov	r2, r3
 8006cd6:	6879      	ldr	r1, [r7, #4]
 8006cd8:	68f8      	ldr	r0, [r7, #12]
 8006cda:	f000 fef7 	bl	8007acc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006cde:	2300      	movs	r3, #0
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	2100      	movs	r1, #0
 8006ce4:	68f8      	ldr	r0, [r7, #12]
 8006ce6:	f001 fbbe 	bl	8008466 <USBD_LL_PrepareReceive>
 8006cea:	e04e      	b.n	8006d8a <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8006cec:	697b      	ldr	r3, [r7, #20]
 8006cee:	689b      	ldr	r3, [r3, #8]
 8006cf0:	697a      	ldr	r2, [r7, #20]
 8006cf2:	6912      	ldr	r2, [r2, #16]
 8006cf4:	fbb3 f1f2 	udiv	r1, r3, r2
 8006cf8:	fb01 f202 	mul.w	r2, r1, r2
 8006cfc:	1a9b      	subs	r3, r3, r2
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d11c      	bne.n	8006d3c <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8006d02:	697b      	ldr	r3, [r7, #20]
 8006d04:	689a      	ldr	r2, [r3, #8]
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8006d0a:	429a      	cmp	r2, r3
 8006d0c:	d316      	bcc.n	8006d3c <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8006d0e:	697b      	ldr	r3, [r7, #20]
 8006d10:	689a      	ldr	r2, [r3, #8]
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006d18:	429a      	cmp	r2, r3
 8006d1a:	d20f      	bcs.n	8006d3c <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	2100      	movs	r1, #0
 8006d20:	68f8      	ldr	r0, [r7, #12]
 8006d22:	f000 fed3 	bl	8007acc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006d2e:	2300      	movs	r3, #0
 8006d30:	2200      	movs	r2, #0
 8006d32:	2100      	movs	r1, #0
 8006d34:	68f8      	ldr	r0, [r7, #12]
 8006d36:	f001 fb96 	bl	8008466 <USBD_LL_PrepareReceive>
 8006d3a:	e026      	b.n	8006d8a <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006d42:	68db      	ldr	r3, [r3, #12]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d00a      	beq.n	8006d5e <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8006d4e:	2b03      	cmp	r3, #3
 8006d50:	d105      	bne.n	8006d5e <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006d58:	68db      	ldr	r3, [r3, #12]
 8006d5a:	68f8      	ldr	r0, [r7, #12]
 8006d5c:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8006d5e:	2180      	movs	r1, #128	@ 0x80
 8006d60:	68f8      	ldr	r0, [r7, #12]
 8006d62:	f001 fad5 	bl	8008310 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8006d66:	68f8      	ldr	r0, [r7, #12]
 8006d68:	f000 ff05 	bl	8007b76 <USBD_CtlReceiveStatus>
 8006d6c:	e00d      	b.n	8006d8a <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006d74:	2b04      	cmp	r3, #4
 8006d76:	d004      	beq.n	8006d82 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d103      	bne.n	8006d8a <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8006d82:	2180      	movs	r1, #128	@ 0x80
 8006d84:	68f8      	ldr	r0, [r7, #12]
 8006d86:	f001 fac3 	bl	8008310 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8006d90:	2b01      	cmp	r3, #1
 8006d92:	d11d      	bne.n	8006dd0 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8006d94:	68f8      	ldr	r0, [r7, #12]
 8006d96:	f7ff fe81 	bl	8006a9c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8006da2:	e015      	b.n	8006dd0 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006daa:	695b      	ldr	r3, [r3, #20]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d00d      	beq.n	8006dcc <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8006db6:	2b03      	cmp	r3, #3
 8006db8:	d108      	bne.n	8006dcc <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006dc0:	695b      	ldr	r3, [r3, #20]
 8006dc2:	7afa      	ldrb	r2, [r7, #11]
 8006dc4:	4611      	mov	r1, r2
 8006dc6:	68f8      	ldr	r0, [r7, #12]
 8006dc8:	4798      	blx	r3
 8006dca:	e001      	b.n	8006dd0 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8006dcc:	2302      	movs	r3, #2
 8006dce:	e000      	b.n	8006dd2 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8006dd0:	2300      	movs	r3, #0
}
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	3718      	adds	r7, #24
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bd80      	pop	{r7, pc}

08006dda <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006dda:	b580      	push	{r7, lr}
 8006ddc:	b082      	sub	sp, #8
 8006dde:	af00      	add	r7, sp, #0
 8006de0:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006de2:	2340      	movs	r3, #64	@ 0x40
 8006de4:	2200      	movs	r2, #0
 8006de6:	2100      	movs	r1, #0
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f001 fa4c 	bl	8008286 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2201      	movs	r2, #1
 8006df2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2240      	movs	r2, #64	@ 0x40
 8006dfa:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006dfe:	2340      	movs	r3, #64	@ 0x40
 8006e00:	2200      	movs	r2, #0
 8006e02:	2180      	movs	r1, #128	@ 0x80
 8006e04:	6878      	ldr	r0, [r7, #4]
 8006e06:	f001 fa3e 	bl	8008286 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2201      	movs	r2, #1
 8006e0e:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2240      	movs	r2, #64	@ 0x40
 8006e14:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	2201      	movs	r2, #1
 8006e1a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2200      	movs	r2, #0
 8006e22:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d009      	beq.n	8006e52 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e44:	685b      	ldr	r3, [r3, #4]
 8006e46:	687a      	ldr	r2, [r7, #4]
 8006e48:	6852      	ldr	r2, [r2, #4]
 8006e4a:	b2d2      	uxtb	r2, r2
 8006e4c:	4611      	mov	r1, r2
 8006e4e:	6878      	ldr	r0, [r7, #4]
 8006e50:	4798      	blx	r3
  }

  return USBD_OK;
 8006e52:	2300      	movs	r3, #0
}
 8006e54:	4618      	mov	r0, r3
 8006e56:	3708      	adds	r7, #8
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	bd80      	pop	{r7, pc}

08006e5c <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8006e5c:	b480      	push	{r7}
 8006e5e:	b083      	sub	sp, #12
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]
 8006e64:	460b      	mov	r3, r1
 8006e66:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	78fa      	ldrb	r2, [r7, #3]
 8006e6c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006e6e:	2300      	movs	r3, #0
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	370c      	adds	r7, #12
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bc80      	pop	{r7}
 8006e78:	4770      	bx	lr

08006e7a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8006e7a:	b480      	push	{r7}
 8006e7c:	b083      	sub	sp, #12
 8006e7e:	af00      	add	r7, sp, #0
 8006e80:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2204      	movs	r2, #4
 8006e92:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8006e96:	2300      	movs	r3, #0
}
 8006e98:	4618      	mov	r0, r3
 8006e9a:	370c      	adds	r7, #12
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	bc80      	pop	{r7}
 8006ea0:	4770      	bx	lr

08006ea2 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006ea2:	b480      	push	{r7}
 8006ea4:	b083      	sub	sp, #12
 8006ea6:	af00      	add	r7, sp, #0
 8006ea8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006eb0:	2b04      	cmp	r3, #4
 8006eb2:	d105      	bne.n	8006ec0 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8006ec0:	2300      	movs	r3, #0
}
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	370c      	adds	r7, #12
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bc80      	pop	{r7}
 8006eca:	4770      	bx	lr

08006ecc <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b082      	sub	sp, #8
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006eda:	2b03      	cmp	r3, #3
 8006edc:	d10b      	bne.n	8006ef6 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006ee4:	69db      	ldr	r3, [r3, #28]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d005      	beq.n	8006ef6 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006ef0:	69db      	ldr	r3, [r3, #28]
 8006ef2:	6878      	ldr	r0, [r7, #4]
 8006ef4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006ef6:	2300      	movs	r3, #0
}
 8006ef8:	4618      	mov	r0, r3
 8006efa:	3708      	adds	r7, #8
 8006efc:	46bd      	mov	sp, r7
 8006efe:	bd80      	pop	{r7, pc}

08006f00 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006f00:	b480      	push	{r7}
 8006f02:	b083      	sub	sp, #12
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
 8006f08:	460b      	mov	r3, r1
 8006f0a:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8006f0c:	2300      	movs	r3, #0
}
 8006f0e:	4618      	mov	r0, r3
 8006f10:	370c      	adds	r7, #12
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bc80      	pop	{r7}
 8006f16:	4770      	bx	lr

08006f18 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b083      	sub	sp, #12
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
 8006f20:	460b      	mov	r3, r1
 8006f22:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8006f24:	2300      	movs	r3, #0
}
 8006f26:	4618      	mov	r0, r3
 8006f28:	370c      	adds	r7, #12
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	bc80      	pop	{r7}
 8006f2e:	4770      	bx	lr

08006f30 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8006f30:	b480      	push	{r7}
 8006f32:	b083      	sub	sp, #12
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006f38:	2300      	movs	r3, #0
}
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	370c      	adds	r7, #12
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bc80      	pop	{r7}
 8006f42:	4770      	bx	lr

08006f44 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b082      	sub	sp, #8
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2201      	movs	r2, #1
 8006f50:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006f5a:	685b      	ldr	r3, [r3, #4]
 8006f5c:	687a      	ldr	r2, [r7, #4]
 8006f5e:	6852      	ldr	r2, [r2, #4]
 8006f60:	b2d2      	uxtb	r2, r2
 8006f62:	4611      	mov	r1, r2
 8006f64:	6878      	ldr	r0, [r7, #4]
 8006f66:	4798      	blx	r3

  return USBD_OK;
 8006f68:	2300      	movs	r3, #0
}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	3708      	adds	r7, #8
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bd80      	pop	{r7, pc}
	...

08006f74 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b084      	sub	sp, #16
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
 8006f7c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006f7e:	2300      	movs	r3, #0
 8006f80:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	781b      	ldrb	r3, [r3, #0]
 8006f86:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006f8a:	2b40      	cmp	r3, #64	@ 0x40
 8006f8c:	d005      	beq.n	8006f9a <USBD_StdDevReq+0x26>
 8006f8e:	2b40      	cmp	r3, #64	@ 0x40
 8006f90:	d84f      	bhi.n	8007032 <USBD_StdDevReq+0xbe>
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d009      	beq.n	8006faa <USBD_StdDevReq+0x36>
 8006f96:	2b20      	cmp	r3, #32
 8006f98:	d14b      	bne.n	8007032 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006fa0:	689b      	ldr	r3, [r3, #8]
 8006fa2:	6839      	ldr	r1, [r7, #0]
 8006fa4:	6878      	ldr	r0, [r7, #4]
 8006fa6:	4798      	blx	r3
      break;
 8006fa8:	e048      	b.n	800703c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	785b      	ldrb	r3, [r3, #1]
 8006fae:	2b09      	cmp	r3, #9
 8006fb0:	d839      	bhi.n	8007026 <USBD_StdDevReq+0xb2>
 8006fb2:	a201      	add	r2, pc, #4	@ (adr r2, 8006fb8 <USBD_StdDevReq+0x44>)
 8006fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fb8:	08007009 	.word	0x08007009
 8006fbc:	0800701d 	.word	0x0800701d
 8006fc0:	08007027 	.word	0x08007027
 8006fc4:	08007013 	.word	0x08007013
 8006fc8:	08007027 	.word	0x08007027
 8006fcc:	08006feb 	.word	0x08006feb
 8006fd0:	08006fe1 	.word	0x08006fe1
 8006fd4:	08007027 	.word	0x08007027
 8006fd8:	08006fff 	.word	0x08006fff
 8006fdc:	08006ff5 	.word	0x08006ff5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006fe0:	6839      	ldr	r1, [r7, #0]
 8006fe2:	6878      	ldr	r0, [r7, #4]
 8006fe4:	f000 f9dc 	bl	80073a0 <USBD_GetDescriptor>
          break;
 8006fe8:	e022      	b.n	8007030 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006fea:	6839      	ldr	r1, [r7, #0]
 8006fec:	6878      	ldr	r0, [r7, #4]
 8006fee:	f000 fb3f 	bl	8007670 <USBD_SetAddress>
          break;
 8006ff2:	e01d      	b.n	8007030 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8006ff4:	6839      	ldr	r1, [r7, #0]
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f000 fb7e 	bl	80076f8 <USBD_SetConfig>
          break;
 8006ffc:	e018      	b.n	8007030 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006ffe:	6839      	ldr	r1, [r7, #0]
 8007000:	6878      	ldr	r0, [r7, #4]
 8007002:	f000 fc07 	bl	8007814 <USBD_GetConfig>
          break;
 8007006:	e013      	b.n	8007030 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007008:	6839      	ldr	r1, [r7, #0]
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f000 fc37 	bl	800787e <USBD_GetStatus>
          break;
 8007010:	e00e      	b.n	8007030 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007012:	6839      	ldr	r1, [r7, #0]
 8007014:	6878      	ldr	r0, [r7, #4]
 8007016:	f000 fc65 	bl	80078e4 <USBD_SetFeature>
          break;
 800701a:	e009      	b.n	8007030 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800701c:	6839      	ldr	r1, [r7, #0]
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f000 fc74 	bl	800790c <USBD_ClrFeature>
          break;
 8007024:	e004      	b.n	8007030 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8007026:	6839      	ldr	r1, [r7, #0]
 8007028:	6878      	ldr	r0, [r7, #4]
 800702a:	f000 fcc9 	bl	80079c0 <USBD_CtlError>
          break;
 800702e:	bf00      	nop
      }
      break;
 8007030:	e004      	b.n	800703c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8007032:	6839      	ldr	r1, [r7, #0]
 8007034:	6878      	ldr	r0, [r7, #4]
 8007036:	f000 fcc3 	bl	80079c0 <USBD_CtlError>
      break;
 800703a:	bf00      	nop
  }

  return ret;
 800703c:	7bfb      	ldrb	r3, [r7, #15]
}
 800703e:	4618      	mov	r0, r3
 8007040:	3710      	adds	r7, #16
 8007042:	46bd      	mov	sp, r7
 8007044:	bd80      	pop	{r7, pc}
 8007046:	bf00      	nop

08007048 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b084      	sub	sp, #16
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
 8007050:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007052:	2300      	movs	r3, #0
 8007054:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	781b      	ldrb	r3, [r3, #0]
 800705a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800705e:	2b40      	cmp	r3, #64	@ 0x40
 8007060:	d005      	beq.n	800706e <USBD_StdItfReq+0x26>
 8007062:	2b40      	cmp	r3, #64	@ 0x40
 8007064:	d82e      	bhi.n	80070c4 <USBD_StdItfReq+0x7c>
 8007066:	2b00      	cmp	r3, #0
 8007068:	d001      	beq.n	800706e <USBD_StdItfReq+0x26>
 800706a:	2b20      	cmp	r3, #32
 800706c:	d12a      	bne.n	80070c4 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007074:	3b01      	subs	r3, #1
 8007076:	2b02      	cmp	r3, #2
 8007078:	d81d      	bhi.n	80070b6 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	889b      	ldrh	r3, [r3, #4]
 800707e:	b2db      	uxtb	r3, r3
 8007080:	2b01      	cmp	r3, #1
 8007082:	d813      	bhi.n	80070ac <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800708a:	689b      	ldr	r3, [r3, #8]
 800708c:	6839      	ldr	r1, [r7, #0]
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	4798      	blx	r3
 8007092:	4603      	mov	r3, r0
 8007094:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	88db      	ldrh	r3, [r3, #6]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d110      	bne.n	80070c0 <USBD_StdItfReq+0x78>
 800709e:	7bfb      	ldrb	r3, [r7, #15]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d10d      	bne.n	80070c0 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 80070a4:	6878      	ldr	r0, [r7, #4]
 80070a6:	f000 fd53 	bl	8007b50 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80070aa:	e009      	b.n	80070c0 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 80070ac:	6839      	ldr	r1, [r7, #0]
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f000 fc86 	bl	80079c0 <USBD_CtlError>
          break;
 80070b4:	e004      	b.n	80070c0 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 80070b6:	6839      	ldr	r1, [r7, #0]
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	f000 fc81 	bl	80079c0 <USBD_CtlError>
          break;
 80070be:	e000      	b.n	80070c2 <USBD_StdItfReq+0x7a>
          break;
 80070c0:	bf00      	nop
      }
      break;
 80070c2:	e004      	b.n	80070ce <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 80070c4:	6839      	ldr	r1, [r7, #0]
 80070c6:	6878      	ldr	r0, [r7, #4]
 80070c8:	f000 fc7a 	bl	80079c0 <USBD_CtlError>
      break;
 80070cc:	bf00      	nop
  }

  return USBD_OK;
 80070ce:	2300      	movs	r3, #0
}
 80070d0:	4618      	mov	r0, r3
 80070d2:	3710      	adds	r7, #16
 80070d4:	46bd      	mov	sp, r7
 80070d6:	bd80      	pop	{r7, pc}

080070d8 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b084      	sub	sp, #16
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
 80070e0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80070e2:	2300      	movs	r3, #0
 80070e4:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	889b      	ldrh	r3, [r3, #4]
 80070ea:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	781b      	ldrb	r3, [r3, #0]
 80070f0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80070f4:	2b40      	cmp	r3, #64	@ 0x40
 80070f6:	d007      	beq.n	8007108 <USBD_StdEPReq+0x30>
 80070f8:	2b40      	cmp	r3, #64	@ 0x40
 80070fa:	f200 8146 	bhi.w	800738a <USBD_StdEPReq+0x2b2>
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d00a      	beq.n	8007118 <USBD_StdEPReq+0x40>
 8007102:	2b20      	cmp	r3, #32
 8007104:	f040 8141 	bne.w	800738a <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800710e:	689b      	ldr	r3, [r3, #8]
 8007110:	6839      	ldr	r1, [r7, #0]
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	4798      	blx	r3
      break;
 8007116:	e13d      	b.n	8007394 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	781b      	ldrb	r3, [r3, #0]
 800711c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007120:	2b20      	cmp	r3, #32
 8007122:	d10a      	bne.n	800713a <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800712a:	689b      	ldr	r3, [r3, #8]
 800712c:	6839      	ldr	r1, [r7, #0]
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	4798      	blx	r3
 8007132:	4603      	mov	r3, r0
 8007134:	73fb      	strb	r3, [r7, #15]

        return ret;
 8007136:	7bfb      	ldrb	r3, [r7, #15]
 8007138:	e12d      	b.n	8007396 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	785b      	ldrb	r3, [r3, #1]
 800713e:	2b03      	cmp	r3, #3
 8007140:	d007      	beq.n	8007152 <USBD_StdEPReq+0x7a>
 8007142:	2b03      	cmp	r3, #3
 8007144:	f300 811b 	bgt.w	800737e <USBD_StdEPReq+0x2a6>
 8007148:	2b00      	cmp	r3, #0
 800714a:	d072      	beq.n	8007232 <USBD_StdEPReq+0x15a>
 800714c:	2b01      	cmp	r3, #1
 800714e:	d03a      	beq.n	80071c6 <USBD_StdEPReq+0xee>
 8007150:	e115      	b.n	800737e <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007158:	2b02      	cmp	r3, #2
 800715a:	d002      	beq.n	8007162 <USBD_StdEPReq+0x8a>
 800715c:	2b03      	cmp	r3, #3
 800715e:	d015      	beq.n	800718c <USBD_StdEPReq+0xb4>
 8007160:	e02b      	b.n	80071ba <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007162:	7bbb      	ldrb	r3, [r7, #14]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d00c      	beq.n	8007182 <USBD_StdEPReq+0xaa>
 8007168:	7bbb      	ldrb	r3, [r7, #14]
 800716a:	2b80      	cmp	r3, #128	@ 0x80
 800716c:	d009      	beq.n	8007182 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800716e:	7bbb      	ldrb	r3, [r7, #14]
 8007170:	4619      	mov	r1, r3
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	f001 f8cc 	bl	8008310 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007178:	2180      	movs	r1, #128	@ 0x80
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f001 f8c8 	bl	8008310 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007180:	e020      	b.n	80071c4 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8007182:	6839      	ldr	r1, [r7, #0]
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	f000 fc1b 	bl	80079c0 <USBD_CtlError>
              break;
 800718a:	e01b      	b.n	80071c4 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	885b      	ldrh	r3, [r3, #2]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d10e      	bne.n	80071b2 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8007194:	7bbb      	ldrb	r3, [r7, #14]
 8007196:	2b00      	cmp	r3, #0
 8007198:	d00b      	beq.n	80071b2 <USBD_StdEPReq+0xda>
 800719a:	7bbb      	ldrb	r3, [r7, #14]
 800719c:	2b80      	cmp	r3, #128	@ 0x80
 800719e:	d008      	beq.n	80071b2 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	88db      	ldrh	r3, [r3, #6]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d104      	bne.n	80071b2 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80071a8:	7bbb      	ldrb	r3, [r7, #14]
 80071aa:	4619      	mov	r1, r3
 80071ac:	6878      	ldr	r0, [r7, #4]
 80071ae:	f001 f8af 	bl	8008310 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	f000 fccc 	bl	8007b50 <USBD_CtlSendStatus>

              break;
 80071b8:	e004      	b.n	80071c4 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 80071ba:	6839      	ldr	r1, [r7, #0]
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f000 fbff 	bl	80079c0 <USBD_CtlError>
              break;
 80071c2:	bf00      	nop
          }
          break;
 80071c4:	e0e0      	b.n	8007388 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80071cc:	2b02      	cmp	r3, #2
 80071ce:	d002      	beq.n	80071d6 <USBD_StdEPReq+0xfe>
 80071d0:	2b03      	cmp	r3, #3
 80071d2:	d015      	beq.n	8007200 <USBD_StdEPReq+0x128>
 80071d4:	e026      	b.n	8007224 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80071d6:	7bbb      	ldrb	r3, [r7, #14]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d00c      	beq.n	80071f6 <USBD_StdEPReq+0x11e>
 80071dc:	7bbb      	ldrb	r3, [r7, #14]
 80071de:	2b80      	cmp	r3, #128	@ 0x80
 80071e0:	d009      	beq.n	80071f6 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80071e2:	7bbb      	ldrb	r3, [r7, #14]
 80071e4:	4619      	mov	r1, r3
 80071e6:	6878      	ldr	r0, [r7, #4]
 80071e8:	f001 f892 	bl	8008310 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80071ec:	2180      	movs	r1, #128	@ 0x80
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f001 f88e 	bl	8008310 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80071f4:	e01c      	b.n	8007230 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 80071f6:	6839      	ldr	r1, [r7, #0]
 80071f8:	6878      	ldr	r0, [r7, #4]
 80071fa:	f000 fbe1 	bl	80079c0 <USBD_CtlError>
              break;
 80071fe:	e017      	b.n	8007230 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	885b      	ldrh	r3, [r3, #2]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d112      	bne.n	800722e <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007208:	7bbb      	ldrb	r3, [r7, #14]
 800720a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800720e:	2b00      	cmp	r3, #0
 8007210:	d004      	beq.n	800721c <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8007212:	7bbb      	ldrb	r3, [r7, #14]
 8007214:	4619      	mov	r1, r3
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f001 f899 	bl	800834e <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800721c:	6878      	ldr	r0, [r7, #4]
 800721e:	f000 fc97 	bl	8007b50 <USBD_CtlSendStatus>
              }
              break;
 8007222:	e004      	b.n	800722e <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8007224:	6839      	ldr	r1, [r7, #0]
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	f000 fbca 	bl	80079c0 <USBD_CtlError>
              break;
 800722c:	e000      	b.n	8007230 <USBD_StdEPReq+0x158>
              break;
 800722e:	bf00      	nop
          }
          break;
 8007230:	e0aa      	b.n	8007388 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007238:	2b02      	cmp	r3, #2
 800723a:	d002      	beq.n	8007242 <USBD_StdEPReq+0x16a>
 800723c:	2b03      	cmp	r3, #3
 800723e:	d032      	beq.n	80072a6 <USBD_StdEPReq+0x1ce>
 8007240:	e097      	b.n	8007372 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007242:	7bbb      	ldrb	r3, [r7, #14]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d007      	beq.n	8007258 <USBD_StdEPReq+0x180>
 8007248:	7bbb      	ldrb	r3, [r7, #14]
 800724a:	2b80      	cmp	r3, #128	@ 0x80
 800724c:	d004      	beq.n	8007258 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800724e:	6839      	ldr	r1, [r7, #0]
 8007250:	6878      	ldr	r0, [r7, #4]
 8007252:	f000 fbb5 	bl	80079c0 <USBD_CtlError>
                break;
 8007256:	e091      	b.n	800737c <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007258:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800725c:	2b00      	cmp	r3, #0
 800725e:	da0b      	bge.n	8007278 <USBD_StdEPReq+0x1a0>
 8007260:	7bbb      	ldrb	r3, [r7, #14]
 8007262:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007266:	4613      	mov	r3, r2
 8007268:	009b      	lsls	r3, r3, #2
 800726a:	4413      	add	r3, r2
 800726c:	009b      	lsls	r3, r3, #2
 800726e:	3310      	adds	r3, #16
 8007270:	687a      	ldr	r2, [r7, #4]
 8007272:	4413      	add	r3, r2
 8007274:	3304      	adds	r3, #4
 8007276:	e00b      	b.n	8007290 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007278:	7bbb      	ldrb	r3, [r7, #14]
 800727a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800727e:	4613      	mov	r3, r2
 8007280:	009b      	lsls	r3, r3, #2
 8007282:	4413      	add	r3, r2
 8007284:	009b      	lsls	r3, r3, #2
 8007286:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800728a:	687a      	ldr	r2, [r7, #4]
 800728c:	4413      	add	r3, r2
 800728e:	3304      	adds	r3, #4
 8007290:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	2200      	movs	r2, #0
 8007296:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	2202      	movs	r2, #2
 800729c:	4619      	mov	r1, r3
 800729e:	6878      	ldr	r0, [r7, #4]
 80072a0:	f000 fbf8 	bl	8007a94 <USBD_CtlSendData>
              break;
 80072a4:	e06a      	b.n	800737c <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80072a6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	da11      	bge.n	80072d2 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80072ae:	7bbb      	ldrb	r3, [r7, #14]
 80072b0:	f003 020f 	and.w	r2, r3, #15
 80072b4:	6879      	ldr	r1, [r7, #4]
 80072b6:	4613      	mov	r3, r2
 80072b8:	009b      	lsls	r3, r3, #2
 80072ba:	4413      	add	r3, r2
 80072bc:	009b      	lsls	r3, r3, #2
 80072be:	440b      	add	r3, r1
 80072c0:	3318      	adds	r3, #24
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d117      	bne.n	80072f8 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80072c8:	6839      	ldr	r1, [r7, #0]
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	f000 fb78 	bl	80079c0 <USBD_CtlError>
                  break;
 80072d0:	e054      	b.n	800737c <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80072d2:	7bbb      	ldrb	r3, [r7, #14]
 80072d4:	f003 020f 	and.w	r2, r3, #15
 80072d8:	6879      	ldr	r1, [r7, #4]
 80072da:	4613      	mov	r3, r2
 80072dc:	009b      	lsls	r3, r3, #2
 80072de:	4413      	add	r3, r2
 80072e0:	009b      	lsls	r3, r3, #2
 80072e2:	440b      	add	r3, r1
 80072e4:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d104      	bne.n	80072f8 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80072ee:	6839      	ldr	r1, [r7, #0]
 80072f0:	6878      	ldr	r0, [r7, #4]
 80072f2:	f000 fb65 	bl	80079c0 <USBD_CtlError>
                  break;
 80072f6:	e041      	b.n	800737c <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80072f8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	da0b      	bge.n	8007318 <USBD_StdEPReq+0x240>
 8007300:	7bbb      	ldrb	r3, [r7, #14]
 8007302:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007306:	4613      	mov	r3, r2
 8007308:	009b      	lsls	r3, r3, #2
 800730a:	4413      	add	r3, r2
 800730c:	009b      	lsls	r3, r3, #2
 800730e:	3310      	adds	r3, #16
 8007310:	687a      	ldr	r2, [r7, #4]
 8007312:	4413      	add	r3, r2
 8007314:	3304      	adds	r3, #4
 8007316:	e00b      	b.n	8007330 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007318:	7bbb      	ldrb	r3, [r7, #14]
 800731a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800731e:	4613      	mov	r3, r2
 8007320:	009b      	lsls	r3, r3, #2
 8007322:	4413      	add	r3, r2
 8007324:	009b      	lsls	r3, r3, #2
 8007326:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800732a:	687a      	ldr	r2, [r7, #4]
 800732c:	4413      	add	r3, r2
 800732e:	3304      	adds	r3, #4
 8007330:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007332:	7bbb      	ldrb	r3, [r7, #14]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d002      	beq.n	800733e <USBD_StdEPReq+0x266>
 8007338:	7bbb      	ldrb	r3, [r7, #14]
 800733a:	2b80      	cmp	r3, #128	@ 0x80
 800733c:	d103      	bne.n	8007346 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	2200      	movs	r2, #0
 8007342:	601a      	str	r2, [r3, #0]
 8007344:	e00e      	b.n	8007364 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8007346:	7bbb      	ldrb	r3, [r7, #14]
 8007348:	4619      	mov	r1, r3
 800734a:	6878      	ldr	r0, [r7, #4]
 800734c:	f001 f81e 	bl	800838c <USBD_LL_IsStallEP>
 8007350:	4603      	mov	r3, r0
 8007352:	2b00      	cmp	r3, #0
 8007354:	d003      	beq.n	800735e <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	2201      	movs	r2, #1
 800735a:	601a      	str	r2, [r3, #0]
 800735c:	e002      	b.n	8007364 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800735e:	68bb      	ldr	r3, [r7, #8]
 8007360:	2200      	movs	r2, #0
 8007362:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	2202      	movs	r2, #2
 8007368:	4619      	mov	r1, r3
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	f000 fb92 	bl	8007a94 <USBD_CtlSendData>
              break;
 8007370:	e004      	b.n	800737c <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8007372:	6839      	ldr	r1, [r7, #0]
 8007374:	6878      	ldr	r0, [r7, #4]
 8007376:	f000 fb23 	bl	80079c0 <USBD_CtlError>
              break;
 800737a:	bf00      	nop
          }
          break;
 800737c:	e004      	b.n	8007388 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800737e:	6839      	ldr	r1, [r7, #0]
 8007380:	6878      	ldr	r0, [r7, #4]
 8007382:	f000 fb1d 	bl	80079c0 <USBD_CtlError>
          break;
 8007386:	bf00      	nop
      }
      break;
 8007388:	e004      	b.n	8007394 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800738a:	6839      	ldr	r1, [r7, #0]
 800738c:	6878      	ldr	r0, [r7, #4]
 800738e:	f000 fb17 	bl	80079c0 <USBD_CtlError>
      break;
 8007392:	bf00      	nop
  }

  return ret;
 8007394:	7bfb      	ldrb	r3, [r7, #15]
}
 8007396:	4618      	mov	r0, r3
 8007398:	3710      	adds	r7, #16
 800739a:	46bd      	mov	sp, r7
 800739c:	bd80      	pop	{r7, pc}
	...

080073a0 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b084      	sub	sp, #16
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
 80073a8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80073aa:	2300      	movs	r3, #0
 80073ac:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80073ae:	2300      	movs	r3, #0
 80073b0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80073b2:	2300      	movs	r3, #0
 80073b4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	885b      	ldrh	r3, [r3, #2]
 80073ba:	0a1b      	lsrs	r3, r3, #8
 80073bc:	b29b      	uxth	r3, r3
 80073be:	3b01      	subs	r3, #1
 80073c0:	2b06      	cmp	r3, #6
 80073c2:	f200 8128 	bhi.w	8007616 <USBD_GetDescriptor+0x276>
 80073c6:	a201      	add	r2, pc, #4	@ (adr r2, 80073cc <USBD_GetDescriptor+0x2c>)
 80073c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073cc:	080073e9 	.word	0x080073e9
 80073d0:	08007401 	.word	0x08007401
 80073d4:	08007441 	.word	0x08007441
 80073d8:	08007617 	.word	0x08007617
 80073dc:	08007617 	.word	0x08007617
 80073e0:	080075b7 	.word	0x080075b7
 80073e4:	080075e3 	.word	0x080075e3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	687a      	ldr	r2, [r7, #4]
 80073f2:	7c12      	ldrb	r2, [r2, #16]
 80073f4:	f107 0108 	add.w	r1, r7, #8
 80073f8:	4610      	mov	r0, r2
 80073fa:	4798      	blx	r3
 80073fc:	60f8      	str	r0, [r7, #12]
      break;
 80073fe:	e112      	b.n	8007626 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	7c1b      	ldrb	r3, [r3, #16]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d10d      	bne.n	8007424 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800740e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007410:	f107 0208 	add.w	r2, r7, #8
 8007414:	4610      	mov	r0, r2
 8007416:	4798      	blx	r3
 8007418:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	3301      	adds	r3, #1
 800741e:	2202      	movs	r2, #2
 8007420:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007422:	e100      	b.n	8007626 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800742a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800742c:	f107 0208 	add.w	r2, r7, #8
 8007430:	4610      	mov	r0, r2
 8007432:	4798      	blx	r3
 8007434:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	3301      	adds	r3, #1
 800743a:	2202      	movs	r2, #2
 800743c:	701a      	strb	r2, [r3, #0]
      break;
 800743e:	e0f2      	b.n	8007626 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007440:	683b      	ldr	r3, [r7, #0]
 8007442:	885b      	ldrh	r3, [r3, #2]
 8007444:	b2db      	uxtb	r3, r3
 8007446:	2b05      	cmp	r3, #5
 8007448:	f200 80ac 	bhi.w	80075a4 <USBD_GetDescriptor+0x204>
 800744c:	a201      	add	r2, pc, #4	@ (adr r2, 8007454 <USBD_GetDescriptor+0xb4>)
 800744e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007452:	bf00      	nop
 8007454:	0800746d 	.word	0x0800746d
 8007458:	080074a1 	.word	0x080074a1
 800745c:	080074d5 	.word	0x080074d5
 8007460:	08007509 	.word	0x08007509
 8007464:	0800753d 	.word	0x0800753d
 8007468:	08007571 	.word	0x08007571
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007472:	685b      	ldr	r3, [r3, #4]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d00b      	beq.n	8007490 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800747e:	685b      	ldr	r3, [r3, #4]
 8007480:	687a      	ldr	r2, [r7, #4]
 8007482:	7c12      	ldrb	r2, [r2, #16]
 8007484:	f107 0108 	add.w	r1, r7, #8
 8007488:	4610      	mov	r0, r2
 800748a:	4798      	blx	r3
 800748c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800748e:	e091      	b.n	80075b4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007490:	6839      	ldr	r1, [r7, #0]
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f000 fa94 	bl	80079c0 <USBD_CtlError>
            err++;
 8007498:	7afb      	ldrb	r3, [r7, #11]
 800749a:	3301      	adds	r3, #1
 800749c:	72fb      	strb	r3, [r7, #11]
          break;
 800749e:	e089      	b.n	80075b4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80074a6:	689b      	ldr	r3, [r3, #8]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d00b      	beq.n	80074c4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80074b2:	689b      	ldr	r3, [r3, #8]
 80074b4:	687a      	ldr	r2, [r7, #4]
 80074b6:	7c12      	ldrb	r2, [r2, #16]
 80074b8:	f107 0108 	add.w	r1, r7, #8
 80074bc:	4610      	mov	r0, r2
 80074be:	4798      	blx	r3
 80074c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80074c2:	e077      	b.n	80075b4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80074c4:	6839      	ldr	r1, [r7, #0]
 80074c6:	6878      	ldr	r0, [r7, #4]
 80074c8:	f000 fa7a 	bl	80079c0 <USBD_CtlError>
            err++;
 80074cc:	7afb      	ldrb	r3, [r7, #11]
 80074ce:	3301      	adds	r3, #1
 80074d0:	72fb      	strb	r3, [r7, #11]
          break;
 80074d2:	e06f      	b.n	80075b4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80074da:	68db      	ldr	r3, [r3, #12]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d00b      	beq.n	80074f8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80074e6:	68db      	ldr	r3, [r3, #12]
 80074e8:	687a      	ldr	r2, [r7, #4]
 80074ea:	7c12      	ldrb	r2, [r2, #16]
 80074ec:	f107 0108 	add.w	r1, r7, #8
 80074f0:	4610      	mov	r0, r2
 80074f2:	4798      	blx	r3
 80074f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80074f6:	e05d      	b.n	80075b4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80074f8:	6839      	ldr	r1, [r7, #0]
 80074fa:	6878      	ldr	r0, [r7, #4]
 80074fc:	f000 fa60 	bl	80079c0 <USBD_CtlError>
            err++;
 8007500:	7afb      	ldrb	r3, [r7, #11]
 8007502:	3301      	adds	r3, #1
 8007504:	72fb      	strb	r3, [r7, #11]
          break;
 8007506:	e055      	b.n	80075b4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800750e:	691b      	ldr	r3, [r3, #16]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d00b      	beq.n	800752c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800751a:	691b      	ldr	r3, [r3, #16]
 800751c:	687a      	ldr	r2, [r7, #4]
 800751e:	7c12      	ldrb	r2, [r2, #16]
 8007520:	f107 0108 	add.w	r1, r7, #8
 8007524:	4610      	mov	r0, r2
 8007526:	4798      	blx	r3
 8007528:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800752a:	e043      	b.n	80075b4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800752c:	6839      	ldr	r1, [r7, #0]
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f000 fa46 	bl	80079c0 <USBD_CtlError>
            err++;
 8007534:	7afb      	ldrb	r3, [r7, #11]
 8007536:	3301      	adds	r3, #1
 8007538:	72fb      	strb	r3, [r7, #11]
          break;
 800753a:	e03b      	b.n	80075b4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007542:	695b      	ldr	r3, [r3, #20]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d00b      	beq.n	8007560 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800754e:	695b      	ldr	r3, [r3, #20]
 8007550:	687a      	ldr	r2, [r7, #4]
 8007552:	7c12      	ldrb	r2, [r2, #16]
 8007554:	f107 0108 	add.w	r1, r7, #8
 8007558:	4610      	mov	r0, r2
 800755a:	4798      	blx	r3
 800755c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800755e:	e029      	b.n	80075b4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007560:	6839      	ldr	r1, [r7, #0]
 8007562:	6878      	ldr	r0, [r7, #4]
 8007564:	f000 fa2c 	bl	80079c0 <USBD_CtlError>
            err++;
 8007568:	7afb      	ldrb	r3, [r7, #11]
 800756a:	3301      	adds	r3, #1
 800756c:	72fb      	strb	r3, [r7, #11]
          break;
 800756e:	e021      	b.n	80075b4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007576:	699b      	ldr	r3, [r3, #24]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d00b      	beq.n	8007594 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007582:	699b      	ldr	r3, [r3, #24]
 8007584:	687a      	ldr	r2, [r7, #4]
 8007586:	7c12      	ldrb	r2, [r2, #16]
 8007588:	f107 0108 	add.w	r1, r7, #8
 800758c:	4610      	mov	r0, r2
 800758e:	4798      	blx	r3
 8007590:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007592:	e00f      	b.n	80075b4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007594:	6839      	ldr	r1, [r7, #0]
 8007596:	6878      	ldr	r0, [r7, #4]
 8007598:	f000 fa12 	bl	80079c0 <USBD_CtlError>
            err++;
 800759c:	7afb      	ldrb	r3, [r7, #11]
 800759e:	3301      	adds	r3, #1
 80075a0:	72fb      	strb	r3, [r7, #11]
          break;
 80075a2:	e007      	b.n	80075b4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 80075a4:	6839      	ldr	r1, [r7, #0]
 80075a6:	6878      	ldr	r0, [r7, #4]
 80075a8:	f000 fa0a 	bl	80079c0 <USBD_CtlError>
          err++;
 80075ac:	7afb      	ldrb	r3, [r7, #11]
 80075ae:	3301      	adds	r3, #1
 80075b0:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 80075b2:	e038      	b.n	8007626 <USBD_GetDescriptor+0x286>
 80075b4:	e037      	b.n	8007626 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	7c1b      	ldrb	r3, [r3, #16]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d109      	bne.n	80075d2 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80075c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075c6:	f107 0208 	add.w	r2, r7, #8
 80075ca:	4610      	mov	r0, r2
 80075cc:	4798      	blx	r3
 80075ce:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80075d0:	e029      	b.n	8007626 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80075d2:	6839      	ldr	r1, [r7, #0]
 80075d4:	6878      	ldr	r0, [r7, #4]
 80075d6:	f000 f9f3 	bl	80079c0 <USBD_CtlError>
        err++;
 80075da:	7afb      	ldrb	r3, [r7, #11]
 80075dc:	3301      	adds	r3, #1
 80075de:	72fb      	strb	r3, [r7, #11]
      break;
 80075e0:	e021      	b.n	8007626 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	7c1b      	ldrb	r3, [r3, #16]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d10d      	bne.n	8007606 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80075f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075f2:	f107 0208 	add.w	r2, r7, #8
 80075f6:	4610      	mov	r0, r2
 80075f8:	4798      	blx	r3
 80075fa:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	3301      	adds	r3, #1
 8007600:	2207      	movs	r2, #7
 8007602:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007604:	e00f      	b.n	8007626 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007606:	6839      	ldr	r1, [r7, #0]
 8007608:	6878      	ldr	r0, [r7, #4]
 800760a:	f000 f9d9 	bl	80079c0 <USBD_CtlError>
        err++;
 800760e:	7afb      	ldrb	r3, [r7, #11]
 8007610:	3301      	adds	r3, #1
 8007612:	72fb      	strb	r3, [r7, #11]
      break;
 8007614:	e007      	b.n	8007626 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8007616:	6839      	ldr	r1, [r7, #0]
 8007618:	6878      	ldr	r0, [r7, #4]
 800761a:	f000 f9d1 	bl	80079c0 <USBD_CtlError>
      err++;
 800761e:	7afb      	ldrb	r3, [r7, #11]
 8007620:	3301      	adds	r3, #1
 8007622:	72fb      	strb	r3, [r7, #11]
      break;
 8007624:	bf00      	nop
  }

  if (err != 0U)
 8007626:	7afb      	ldrb	r3, [r7, #11]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d11c      	bne.n	8007666 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800762c:	893b      	ldrh	r3, [r7, #8]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d011      	beq.n	8007656 <USBD_GetDescriptor+0x2b6>
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	88db      	ldrh	r3, [r3, #6]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d00d      	beq.n	8007656 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	88da      	ldrh	r2, [r3, #6]
 800763e:	893b      	ldrh	r3, [r7, #8]
 8007640:	4293      	cmp	r3, r2
 8007642:	bf28      	it	cs
 8007644:	4613      	movcs	r3, r2
 8007646:	b29b      	uxth	r3, r3
 8007648:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800764a:	893b      	ldrh	r3, [r7, #8]
 800764c:	461a      	mov	r2, r3
 800764e:	68f9      	ldr	r1, [r7, #12]
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f000 fa1f 	bl	8007a94 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	88db      	ldrh	r3, [r3, #6]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d104      	bne.n	8007668 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800765e:	6878      	ldr	r0, [r7, #4]
 8007660:	f000 fa76 	bl	8007b50 <USBD_CtlSendStatus>
 8007664:	e000      	b.n	8007668 <USBD_GetDescriptor+0x2c8>
    return;
 8007666:	bf00      	nop
    }
  }
}
 8007668:	3710      	adds	r7, #16
 800766a:	46bd      	mov	sp, r7
 800766c:	bd80      	pop	{r7, pc}
 800766e:	bf00      	nop

08007670 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007670:	b580      	push	{r7, lr}
 8007672:	b084      	sub	sp, #16
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
 8007678:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	889b      	ldrh	r3, [r3, #4]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d130      	bne.n	80076e4 <USBD_SetAddress+0x74>
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	88db      	ldrh	r3, [r3, #6]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d12c      	bne.n	80076e4 <USBD_SetAddress+0x74>
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	885b      	ldrh	r3, [r3, #2]
 800768e:	2b7f      	cmp	r3, #127	@ 0x7f
 8007690:	d828      	bhi.n	80076e4 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	885b      	ldrh	r3, [r3, #2]
 8007696:	b2db      	uxtb	r3, r3
 8007698:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800769c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80076a4:	2b03      	cmp	r3, #3
 80076a6:	d104      	bne.n	80076b2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80076a8:	6839      	ldr	r1, [r7, #0]
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	f000 f988 	bl	80079c0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076b0:	e01d      	b.n	80076ee <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	7bfa      	ldrb	r2, [r7, #15]
 80076b6:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80076ba:	7bfb      	ldrb	r3, [r7, #15]
 80076bc:	4619      	mov	r1, r3
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	f000 fe8f 	bl	80083e2 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80076c4:	6878      	ldr	r0, [r7, #4]
 80076c6:	f000 fa43 	bl	8007b50 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80076ca:	7bfb      	ldrb	r3, [r7, #15]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d004      	beq.n	80076da <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2202      	movs	r2, #2
 80076d4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076d8:	e009      	b.n	80076ee <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2201      	movs	r2, #1
 80076de:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076e2:	e004      	b.n	80076ee <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80076e4:	6839      	ldr	r1, [r7, #0]
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	f000 f96a 	bl	80079c0 <USBD_CtlError>
  }
}
 80076ec:	bf00      	nop
 80076ee:	bf00      	nop
 80076f0:	3710      	adds	r7, #16
 80076f2:	46bd      	mov	sp, r7
 80076f4:	bd80      	pop	{r7, pc}
	...

080076f8 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b082      	sub	sp, #8
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
 8007700:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	885b      	ldrh	r3, [r3, #2]
 8007706:	b2da      	uxtb	r2, r3
 8007708:	4b41      	ldr	r3, [pc, #260]	@ (8007810 <USBD_SetConfig+0x118>)
 800770a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800770c:	4b40      	ldr	r3, [pc, #256]	@ (8007810 <USBD_SetConfig+0x118>)
 800770e:	781b      	ldrb	r3, [r3, #0]
 8007710:	2b01      	cmp	r3, #1
 8007712:	d904      	bls.n	800771e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8007714:	6839      	ldr	r1, [r7, #0]
 8007716:	6878      	ldr	r0, [r7, #4]
 8007718:	f000 f952 	bl	80079c0 <USBD_CtlError>
 800771c:	e075      	b.n	800780a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007724:	2b02      	cmp	r3, #2
 8007726:	d002      	beq.n	800772e <USBD_SetConfig+0x36>
 8007728:	2b03      	cmp	r3, #3
 800772a:	d023      	beq.n	8007774 <USBD_SetConfig+0x7c>
 800772c:	e062      	b.n	80077f4 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800772e:	4b38      	ldr	r3, [pc, #224]	@ (8007810 <USBD_SetConfig+0x118>)
 8007730:	781b      	ldrb	r3, [r3, #0]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d01a      	beq.n	800776c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8007736:	4b36      	ldr	r3, [pc, #216]	@ (8007810 <USBD_SetConfig+0x118>)
 8007738:	781b      	ldrb	r3, [r3, #0]
 800773a:	461a      	mov	r2, r3
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2203      	movs	r2, #3
 8007744:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8007748:	4b31      	ldr	r3, [pc, #196]	@ (8007810 <USBD_SetConfig+0x118>)
 800774a:	781b      	ldrb	r3, [r3, #0]
 800774c:	4619      	mov	r1, r3
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f7ff f9ae 	bl	8006ab0 <USBD_SetClassConfig>
 8007754:	4603      	mov	r3, r0
 8007756:	2b02      	cmp	r3, #2
 8007758:	d104      	bne.n	8007764 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800775a:	6839      	ldr	r1, [r7, #0]
 800775c:	6878      	ldr	r0, [r7, #4]
 800775e:	f000 f92f 	bl	80079c0 <USBD_CtlError>
            return;
 8007762:	e052      	b.n	800780a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8007764:	6878      	ldr	r0, [r7, #4]
 8007766:	f000 f9f3 	bl	8007b50 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800776a:	e04e      	b.n	800780a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800776c:	6878      	ldr	r0, [r7, #4]
 800776e:	f000 f9ef 	bl	8007b50 <USBD_CtlSendStatus>
        break;
 8007772:	e04a      	b.n	800780a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8007774:	4b26      	ldr	r3, [pc, #152]	@ (8007810 <USBD_SetConfig+0x118>)
 8007776:	781b      	ldrb	r3, [r3, #0]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d112      	bne.n	80077a2 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2202      	movs	r2, #2
 8007780:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8007784:	4b22      	ldr	r3, [pc, #136]	@ (8007810 <USBD_SetConfig+0x118>)
 8007786:	781b      	ldrb	r3, [r3, #0]
 8007788:	461a      	mov	r2, r3
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800778e:	4b20      	ldr	r3, [pc, #128]	@ (8007810 <USBD_SetConfig+0x118>)
 8007790:	781b      	ldrb	r3, [r3, #0]
 8007792:	4619      	mov	r1, r3
 8007794:	6878      	ldr	r0, [r7, #4]
 8007796:	f7ff f9aa 	bl	8006aee <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800779a:	6878      	ldr	r0, [r7, #4]
 800779c:	f000 f9d8 	bl	8007b50 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80077a0:	e033      	b.n	800780a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 80077a2:	4b1b      	ldr	r3, [pc, #108]	@ (8007810 <USBD_SetConfig+0x118>)
 80077a4:	781b      	ldrb	r3, [r3, #0]
 80077a6:	461a      	mov	r2, r3
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	685b      	ldr	r3, [r3, #4]
 80077ac:	429a      	cmp	r2, r3
 80077ae:	d01d      	beq.n	80077ec <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	685b      	ldr	r3, [r3, #4]
 80077b4:	b2db      	uxtb	r3, r3
 80077b6:	4619      	mov	r1, r3
 80077b8:	6878      	ldr	r0, [r7, #4]
 80077ba:	f7ff f998 	bl	8006aee <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80077be:	4b14      	ldr	r3, [pc, #80]	@ (8007810 <USBD_SetConfig+0x118>)
 80077c0:	781b      	ldrb	r3, [r3, #0]
 80077c2:	461a      	mov	r2, r3
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80077c8:	4b11      	ldr	r3, [pc, #68]	@ (8007810 <USBD_SetConfig+0x118>)
 80077ca:	781b      	ldrb	r3, [r3, #0]
 80077cc:	4619      	mov	r1, r3
 80077ce:	6878      	ldr	r0, [r7, #4]
 80077d0:	f7ff f96e 	bl	8006ab0 <USBD_SetClassConfig>
 80077d4:	4603      	mov	r3, r0
 80077d6:	2b02      	cmp	r3, #2
 80077d8:	d104      	bne.n	80077e4 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 80077da:	6839      	ldr	r1, [r7, #0]
 80077dc:	6878      	ldr	r0, [r7, #4]
 80077de:	f000 f8ef 	bl	80079c0 <USBD_CtlError>
            return;
 80077e2:	e012      	b.n	800780a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80077e4:	6878      	ldr	r0, [r7, #4]
 80077e6:	f000 f9b3 	bl	8007b50 <USBD_CtlSendStatus>
        break;
 80077ea:	e00e      	b.n	800780a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f000 f9af 	bl	8007b50 <USBD_CtlSendStatus>
        break;
 80077f2:	e00a      	b.n	800780a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 80077f4:	6839      	ldr	r1, [r7, #0]
 80077f6:	6878      	ldr	r0, [r7, #4]
 80077f8:	f000 f8e2 	bl	80079c0 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 80077fc:	4b04      	ldr	r3, [pc, #16]	@ (8007810 <USBD_SetConfig+0x118>)
 80077fe:	781b      	ldrb	r3, [r3, #0]
 8007800:	4619      	mov	r1, r3
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f7ff f973 	bl	8006aee <USBD_ClrClassConfig>
        break;
 8007808:	bf00      	nop
    }
  }
}
 800780a:	3708      	adds	r7, #8
 800780c:	46bd      	mov	sp, r7
 800780e:	bd80      	pop	{r7, pc}
 8007810:	2000037c 	.word	0x2000037c

08007814 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b082      	sub	sp, #8
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
 800781c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	88db      	ldrh	r3, [r3, #6]
 8007822:	2b01      	cmp	r3, #1
 8007824:	d004      	beq.n	8007830 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007826:	6839      	ldr	r1, [r7, #0]
 8007828:	6878      	ldr	r0, [r7, #4]
 800782a:	f000 f8c9 	bl	80079c0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800782e:	e022      	b.n	8007876 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007836:	2b02      	cmp	r3, #2
 8007838:	dc02      	bgt.n	8007840 <USBD_GetConfig+0x2c>
 800783a:	2b00      	cmp	r3, #0
 800783c:	dc03      	bgt.n	8007846 <USBD_GetConfig+0x32>
 800783e:	e015      	b.n	800786c <USBD_GetConfig+0x58>
 8007840:	2b03      	cmp	r3, #3
 8007842:	d00b      	beq.n	800785c <USBD_GetConfig+0x48>
 8007844:	e012      	b.n	800786c <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2200      	movs	r2, #0
 800784a:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	3308      	adds	r3, #8
 8007850:	2201      	movs	r2, #1
 8007852:	4619      	mov	r1, r3
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	f000 f91d 	bl	8007a94 <USBD_CtlSendData>
        break;
 800785a:	e00c      	b.n	8007876 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	3304      	adds	r3, #4
 8007860:	2201      	movs	r2, #1
 8007862:	4619      	mov	r1, r3
 8007864:	6878      	ldr	r0, [r7, #4]
 8007866:	f000 f915 	bl	8007a94 <USBD_CtlSendData>
        break;
 800786a:	e004      	b.n	8007876 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800786c:	6839      	ldr	r1, [r7, #0]
 800786e:	6878      	ldr	r0, [r7, #4]
 8007870:	f000 f8a6 	bl	80079c0 <USBD_CtlError>
        break;
 8007874:	bf00      	nop
}
 8007876:	bf00      	nop
 8007878:	3708      	adds	r7, #8
 800787a:	46bd      	mov	sp, r7
 800787c:	bd80      	pop	{r7, pc}

0800787e <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800787e:	b580      	push	{r7, lr}
 8007880:	b082      	sub	sp, #8
 8007882:	af00      	add	r7, sp, #0
 8007884:	6078      	str	r0, [r7, #4]
 8007886:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800788e:	3b01      	subs	r3, #1
 8007890:	2b02      	cmp	r3, #2
 8007892:	d81e      	bhi.n	80078d2 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	88db      	ldrh	r3, [r3, #6]
 8007898:	2b02      	cmp	r3, #2
 800789a:	d004      	beq.n	80078a6 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800789c:	6839      	ldr	r1, [r7, #0]
 800789e:	6878      	ldr	r0, [r7, #4]
 80078a0:	f000 f88e 	bl	80079c0 <USBD_CtlError>
        break;
 80078a4:	e01a      	b.n	80078dc <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2201      	movs	r2, #1
 80078aa:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d005      	beq.n	80078c2 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	68db      	ldr	r3, [r3, #12]
 80078ba:	f043 0202 	orr.w	r2, r3, #2
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	330c      	adds	r3, #12
 80078c6:	2202      	movs	r2, #2
 80078c8:	4619      	mov	r1, r3
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f000 f8e2 	bl	8007a94 <USBD_CtlSendData>
      break;
 80078d0:	e004      	b.n	80078dc <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 80078d2:	6839      	ldr	r1, [r7, #0]
 80078d4:	6878      	ldr	r0, [r7, #4]
 80078d6:	f000 f873 	bl	80079c0 <USBD_CtlError>
      break;
 80078da:	bf00      	nop
  }
}
 80078dc:	bf00      	nop
 80078de:	3708      	adds	r7, #8
 80078e0:	46bd      	mov	sp, r7
 80078e2:	bd80      	pop	{r7, pc}

080078e4 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b082      	sub	sp, #8
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
 80078ec:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	885b      	ldrh	r3, [r3, #2]
 80078f2:	2b01      	cmp	r3, #1
 80078f4:	d106      	bne.n	8007904 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2201      	movs	r2, #1
 80078fa:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 80078fe:	6878      	ldr	r0, [r7, #4]
 8007900:	f000 f926 	bl	8007b50 <USBD_CtlSendStatus>
  }
}
 8007904:	bf00      	nop
 8007906:	3708      	adds	r7, #8
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}

0800790c <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b082      	sub	sp, #8
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
 8007914:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800791c:	3b01      	subs	r3, #1
 800791e:	2b02      	cmp	r3, #2
 8007920:	d80b      	bhi.n	800793a <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	885b      	ldrh	r3, [r3, #2]
 8007926:	2b01      	cmp	r3, #1
 8007928:	d10c      	bne.n	8007944 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2200      	movs	r2, #0
 800792e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 8007932:	6878      	ldr	r0, [r7, #4]
 8007934:	f000 f90c 	bl	8007b50 <USBD_CtlSendStatus>
      }
      break;
 8007938:	e004      	b.n	8007944 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800793a:	6839      	ldr	r1, [r7, #0]
 800793c:	6878      	ldr	r0, [r7, #4]
 800793e:	f000 f83f 	bl	80079c0 <USBD_CtlError>
      break;
 8007942:	e000      	b.n	8007946 <USBD_ClrFeature+0x3a>
      break;
 8007944:	bf00      	nop
  }
}
 8007946:	bf00      	nop
 8007948:	3708      	adds	r7, #8
 800794a:	46bd      	mov	sp, r7
 800794c:	bd80      	pop	{r7, pc}

0800794e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800794e:	b480      	push	{r7}
 8007950:	b083      	sub	sp, #12
 8007952:	af00      	add	r7, sp, #0
 8007954:	6078      	str	r0, [r7, #4]
 8007956:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	781a      	ldrb	r2, [r3, #0]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	785a      	ldrb	r2, [r3, #1]
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	3302      	adds	r3, #2
 800796c:	781b      	ldrb	r3, [r3, #0]
 800796e:	461a      	mov	r2, r3
 8007970:	683b      	ldr	r3, [r7, #0]
 8007972:	3303      	adds	r3, #3
 8007974:	781b      	ldrb	r3, [r3, #0]
 8007976:	021b      	lsls	r3, r3, #8
 8007978:	b29b      	uxth	r3, r3
 800797a:	4413      	add	r3, r2
 800797c:	b29a      	uxth	r2, r3
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	3304      	adds	r3, #4
 8007986:	781b      	ldrb	r3, [r3, #0]
 8007988:	461a      	mov	r2, r3
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	3305      	adds	r3, #5
 800798e:	781b      	ldrb	r3, [r3, #0]
 8007990:	021b      	lsls	r3, r3, #8
 8007992:	b29b      	uxth	r3, r3
 8007994:	4413      	add	r3, r2
 8007996:	b29a      	uxth	r2, r3
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	3306      	adds	r3, #6
 80079a0:	781b      	ldrb	r3, [r3, #0]
 80079a2:	461a      	mov	r2, r3
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	3307      	adds	r3, #7
 80079a8:	781b      	ldrb	r3, [r3, #0]
 80079aa:	021b      	lsls	r3, r3, #8
 80079ac:	b29b      	uxth	r3, r3
 80079ae:	4413      	add	r3, r2
 80079b0:	b29a      	uxth	r2, r3
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	80da      	strh	r2, [r3, #6]

}
 80079b6:	bf00      	nop
 80079b8:	370c      	adds	r7, #12
 80079ba:	46bd      	mov	sp, r7
 80079bc:	bc80      	pop	{r7}
 80079be:	4770      	bx	lr

080079c0 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b082      	sub	sp, #8
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
 80079c8:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 80079ca:	2180      	movs	r1, #128	@ 0x80
 80079cc:	6878      	ldr	r0, [r7, #4]
 80079ce:	f000 fc9f 	bl	8008310 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 80079d2:	2100      	movs	r1, #0
 80079d4:	6878      	ldr	r0, [r7, #4]
 80079d6:	f000 fc9b 	bl	8008310 <USBD_LL_StallEP>
}
 80079da:	bf00      	nop
 80079dc:	3708      	adds	r7, #8
 80079de:	46bd      	mov	sp, r7
 80079e0:	bd80      	pop	{r7, pc}

080079e2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80079e2:	b580      	push	{r7, lr}
 80079e4:	b086      	sub	sp, #24
 80079e6:	af00      	add	r7, sp, #0
 80079e8:	60f8      	str	r0, [r7, #12]
 80079ea:	60b9      	str	r1, [r7, #8]
 80079ec:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80079ee:	2300      	movs	r3, #0
 80079f0:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d032      	beq.n	8007a5e <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 80079f8:	68f8      	ldr	r0, [r7, #12]
 80079fa:	f000 f834 	bl	8007a66 <USBD_GetLen>
 80079fe:	4603      	mov	r3, r0
 8007a00:	3301      	adds	r3, #1
 8007a02:	b29b      	uxth	r3, r3
 8007a04:	005b      	lsls	r3, r3, #1
 8007a06:	b29a      	uxth	r2, r3
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8007a0c:	7dfb      	ldrb	r3, [r7, #23]
 8007a0e:	1c5a      	adds	r2, r3, #1
 8007a10:	75fa      	strb	r2, [r7, #23]
 8007a12:	461a      	mov	r2, r3
 8007a14:	68bb      	ldr	r3, [r7, #8]
 8007a16:	4413      	add	r3, r2
 8007a18:	687a      	ldr	r2, [r7, #4]
 8007a1a:	7812      	ldrb	r2, [r2, #0]
 8007a1c:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8007a1e:	7dfb      	ldrb	r3, [r7, #23]
 8007a20:	1c5a      	adds	r2, r3, #1
 8007a22:	75fa      	strb	r2, [r7, #23]
 8007a24:	461a      	mov	r2, r3
 8007a26:	68bb      	ldr	r3, [r7, #8]
 8007a28:	4413      	add	r3, r2
 8007a2a:	2203      	movs	r2, #3
 8007a2c:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8007a2e:	e012      	b.n	8007a56 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	1c5a      	adds	r2, r3, #1
 8007a34:	60fa      	str	r2, [r7, #12]
 8007a36:	7dfa      	ldrb	r2, [r7, #23]
 8007a38:	1c51      	adds	r1, r2, #1
 8007a3a:	75f9      	strb	r1, [r7, #23]
 8007a3c:	4611      	mov	r1, r2
 8007a3e:	68ba      	ldr	r2, [r7, #8]
 8007a40:	440a      	add	r2, r1
 8007a42:	781b      	ldrb	r3, [r3, #0]
 8007a44:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8007a46:	7dfb      	ldrb	r3, [r7, #23]
 8007a48:	1c5a      	adds	r2, r3, #1
 8007a4a:	75fa      	strb	r2, [r7, #23]
 8007a4c:	461a      	mov	r2, r3
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	4413      	add	r3, r2
 8007a52:	2200      	movs	r2, #0
 8007a54:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	781b      	ldrb	r3, [r3, #0]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d1e8      	bne.n	8007a30 <USBD_GetString+0x4e>
    }
  }
}
 8007a5e:	bf00      	nop
 8007a60:	3718      	adds	r7, #24
 8007a62:	46bd      	mov	sp, r7
 8007a64:	bd80      	pop	{r7, pc}

08007a66 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007a66:	b480      	push	{r7}
 8007a68:	b085      	sub	sp, #20
 8007a6a:	af00      	add	r7, sp, #0
 8007a6c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007a6e:	2300      	movs	r3, #0
 8007a70:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8007a72:	e005      	b.n	8007a80 <USBD_GetLen+0x1a>
  {
    len++;
 8007a74:	7bfb      	ldrb	r3, [r7, #15]
 8007a76:	3301      	adds	r3, #1
 8007a78:	73fb      	strb	r3, [r7, #15]
    buf++;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	3301      	adds	r3, #1
 8007a7e:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	781b      	ldrb	r3, [r3, #0]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d1f5      	bne.n	8007a74 <USBD_GetLen+0xe>
  }

  return len;
 8007a88:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	3714      	adds	r7, #20
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	bc80      	pop	{r7}
 8007a92:	4770      	bx	lr

08007a94 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b084      	sub	sp, #16
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	60f8      	str	r0, [r7, #12]
 8007a9c:	60b9      	str	r1, [r7, #8]
 8007a9e:	4613      	mov	r3, r2
 8007aa0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	2202      	movs	r2, #2
 8007aa6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8007aaa:	88fa      	ldrh	r2, [r7, #6]
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8007ab0:	88fa      	ldrh	r2, [r7, #6]
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007ab6:	88fb      	ldrh	r3, [r7, #6]
 8007ab8:	68ba      	ldr	r2, [r7, #8]
 8007aba:	2100      	movs	r1, #0
 8007abc:	68f8      	ldr	r0, [r7, #12]
 8007abe:	f000 fcaf 	bl	8008420 <USBD_LL_Transmit>

  return USBD_OK;
 8007ac2:	2300      	movs	r3, #0
}
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	3710      	adds	r7, #16
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bd80      	pop	{r7, pc}

08007acc <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b084      	sub	sp, #16
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	60f8      	str	r0, [r7, #12]
 8007ad4:	60b9      	str	r1, [r7, #8]
 8007ad6:	4613      	mov	r3, r2
 8007ad8:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007ada:	88fb      	ldrh	r3, [r7, #6]
 8007adc:	68ba      	ldr	r2, [r7, #8]
 8007ade:	2100      	movs	r1, #0
 8007ae0:	68f8      	ldr	r0, [r7, #12]
 8007ae2:	f000 fc9d 	bl	8008420 <USBD_LL_Transmit>

  return USBD_OK;
 8007ae6:	2300      	movs	r3, #0
}
 8007ae8:	4618      	mov	r0, r3
 8007aea:	3710      	adds	r7, #16
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bd80      	pop	{r7, pc}

08007af0 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b084      	sub	sp, #16
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	60f8      	str	r0, [r7, #12]
 8007af8:	60b9      	str	r1, [r7, #8]
 8007afa:	4613      	mov	r3, r2
 8007afc:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	2203      	movs	r2, #3
 8007b02:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8007b06:	88fa      	ldrh	r2, [r7, #6]
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 8007b0e:	88fa      	ldrh	r2, [r7, #6]
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007b16:	88fb      	ldrh	r3, [r7, #6]
 8007b18:	68ba      	ldr	r2, [r7, #8]
 8007b1a:	2100      	movs	r1, #0
 8007b1c:	68f8      	ldr	r0, [r7, #12]
 8007b1e:	f000 fca2 	bl	8008466 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007b22:	2300      	movs	r3, #0
}
 8007b24:	4618      	mov	r0, r3
 8007b26:	3710      	adds	r7, #16
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd80      	pop	{r7, pc}

08007b2c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b084      	sub	sp, #16
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	60f8      	str	r0, [r7, #12]
 8007b34:	60b9      	str	r1, [r7, #8]
 8007b36:	4613      	mov	r3, r2
 8007b38:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007b3a:	88fb      	ldrh	r3, [r7, #6]
 8007b3c:	68ba      	ldr	r2, [r7, #8]
 8007b3e:	2100      	movs	r1, #0
 8007b40:	68f8      	ldr	r0, [r7, #12]
 8007b42:	f000 fc90 	bl	8008466 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007b46:	2300      	movs	r3, #0
}
 8007b48:	4618      	mov	r0, r3
 8007b4a:	3710      	adds	r7, #16
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	bd80      	pop	{r7, pc}

08007b50 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b082      	sub	sp, #8
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2204      	movs	r2, #4
 8007b5c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007b60:	2300      	movs	r3, #0
 8007b62:	2200      	movs	r2, #0
 8007b64:	2100      	movs	r1, #0
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	f000 fc5a 	bl	8008420 <USBD_LL_Transmit>

  return USBD_OK;
 8007b6c:	2300      	movs	r3, #0
}
 8007b6e:	4618      	mov	r0, r3
 8007b70:	3708      	adds	r7, #8
 8007b72:	46bd      	mov	sp, r7
 8007b74:	bd80      	pop	{r7, pc}

08007b76 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007b76:	b580      	push	{r7, lr}
 8007b78:	b082      	sub	sp, #8
 8007b7a:	af00      	add	r7, sp, #0
 8007b7c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2205      	movs	r2, #5
 8007b82:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007b86:	2300      	movs	r3, #0
 8007b88:	2200      	movs	r2, #0
 8007b8a:	2100      	movs	r1, #0
 8007b8c:	6878      	ldr	r0, [r7, #4]
 8007b8e:	f000 fc6a 	bl	8008466 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007b92:	2300      	movs	r3, #0
}
 8007b94:	4618      	mov	r0, r3
 8007b96:	3708      	adds	r7, #8
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	bd80      	pop	{r7, pc}

08007b9c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	4912      	ldr	r1, [pc, #72]	@ (8007bec <MX_USB_DEVICE_Init+0x50>)
 8007ba4:	4812      	ldr	r0, [pc, #72]	@ (8007bf0 <MX_USB_DEVICE_Init+0x54>)
 8007ba6:	f7fe ff29 	bl	80069fc <USBD_Init>
 8007baa:	4603      	mov	r3, r0
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d001      	beq.n	8007bb4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8007bb0:	f7f9 f81c 	bl	8000bec <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8007bb4:	490f      	ldr	r1, [pc, #60]	@ (8007bf4 <MX_USB_DEVICE_Init+0x58>)
 8007bb6:	480e      	ldr	r0, [pc, #56]	@ (8007bf0 <MX_USB_DEVICE_Init+0x54>)
 8007bb8:	f7fe ff4b 	bl	8006a52 <USBD_RegisterClass>
 8007bbc:	4603      	mov	r3, r0
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d001      	beq.n	8007bc6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8007bc2:	f7f9 f813 	bl	8000bec <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8007bc6:	490c      	ldr	r1, [pc, #48]	@ (8007bf8 <MX_USB_DEVICE_Init+0x5c>)
 8007bc8:	4809      	ldr	r0, [pc, #36]	@ (8007bf0 <MX_USB_DEVICE_Init+0x54>)
 8007bca:	f7fe feab 	bl	8006924 <USBD_CDC_RegisterInterface>
 8007bce:	4603      	mov	r3, r0
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d001      	beq.n	8007bd8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8007bd4:	f7f9 f80a 	bl	8000bec <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007bd8:	4805      	ldr	r0, [pc, #20]	@ (8007bf0 <MX_USB_DEVICE_Init+0x54>)
 8007bda:	f7fe ff53 	bl	8006a84 <USBD_Start>
 8007bde:	4603      	mov	r3, r0
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d001      	beq.n	8007be8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8007be4:	f7f9 f802 	bl	8000bec <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007be8:	bf00      	nop
 8007bea:	bd80      	pop	{r7, pc}
 8007bec:	2000012c 	.word	0x2000012c
 8007bf0:	20000380 	.word	0x20000380
 8007bf4:	20000018 	.word	0x20000018
 8007bf8:	2000011c 	.word	0x2000011c

08007bfc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007c00:	2200      	movs	r2, #0
 8007c02:	4905      	ldr	r1, [pc, #20]	@ (8007c18 <CDC_Init_FS+0x1c>)
 8007c04:	4805      	ldr	r0, [pc, #20]	@ (8007c1c <CDC_Init_FS+0x20>)
 8007c06:	f7fe fea3 	bl	8006950 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8007c0a:	4905      	ldr	r1, [pc, #20]	@ (8007c20 <CDC_Init_FS+0x24>)
 8007c0c:	4803      	ldr	r0, [pc, #12]	@ (8007c1c <CDC_Init_FS+0x20>)
 8007c0e:	f7fe feb8 	bl	8006982 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8007c12:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8007c14:	4618      	mov	r0, r3
 8007c16:	bd80      	pop	{r7, pc}
 8007c18:	20000a44 	.word	0x20000a44
 8007c1c:	20000380 	.word	0x20000380
 8007c20:	20000644 	.word	0x20000644

08007c24 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8007c24:	b480      	push	{r7}
 8007c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007c28:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	bc80      	pop	{r7}
 8007c30:	4770      	bx	lr
	...

08007c34 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8007c34:	b480      	push	{r7}
 8007c36:	b083      	sub	sp, #12
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	4603      	mov	r3, r0
 8007c3c:	6039      	str	r1, [r7, #0]
 8007c3e:	71fb      	strb	r3, [r7, #7]
 8007c40:	4613      	mov	r3, r2
 8007c42:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8007c44:	79fb      	ldrb	r3, [r7, #7]
 8007c46:	2b23      	cmp	r3, #35	@ 0x23
 8007c48:	d84a      	bhi.n	8007ce0 <CDC_Control_FS+0xac>
 8007c4a:	a201      	add	r2, pc, #4	@ (adr r2, 8007c50 <CDC_Control_FS+0x1c>)
 8007c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c50:	08007ce1 	.word	0x08007ce1
 8007c54:	08007ce1 	.word	0x08007ce1
 8007c58:	08007ce1 	.word	0x08007ce1
 8007c5c:	08007ce1 	.word	0x08007ce1
 8007c60:	08007ce1 	.word	0x08007ce1
 8007c64:	08007ce1 	.word	0x08007ce1
 8007c68:	08007ce1 	.word	0x08007ce1
 8007c6c:	08007ce1 	.word	0x08007ce1
 8007c70:	08007ce1 	.word	0x08007ce1
 8007c74:	08007ce1 	.word	0x08007ce1
 8007c78:	08007ce1 	.word	0x08007ce1
 8007c7c:	08007ce1 	.word	0x08007ce1
 8007c80:	08007ce1 	.word	0x08007ce1
 8007c84:	08007ce1 	.word	0x08007ce1
 8007c88:	08007ce1 	.word	0x08007ce1
 8007c8c:	08007ce1 	.word	0x08007ce1
 8007c90:	08007ce1 	.word	0x08007ce1
 8007c94:	08007ce1 	.word	0x08007ce1
 8007c98:	08007ce1 	.word	0x08007ce1
 8007c9c:	08007ce1 	.word	0x08007ce1
 8007ca0:	08007ce1 	.word	0x08007ce1
 8007ca4:	08007ce1 	.word	0x08007ce1
 8007ca8:	08007ce1 	.word	0x08007ce1
 8007cac:	08007ce1 	.word	0x08007ce1
 8007cb0:	08007ce1 	.word	0x08007ce1
 8007cb4:	08007ce1 	.word	0x08007ce1
 8007cb8:	08007ce1 	.word	0x08007ce1
 8007cbc:	08007ce1 	.word	0x08007ce1
 8007cc0:	08007ce1 	.word	0x08007ce1
 8007cc4:	08007ce1 	.word	0x08007ce1
 8007cc8:	08007ce1 	.word	0x08007ce1
 8007ccc:	08007ce1 	.word	0x08007ce1
 8007cd0:	08007ce1 	.word	0x08007ce1
 8007cd4:	08007ce1 	.word	0x08007ce1
 8007cd8:	08007ce1 	.word	0x08007ce1
 8007cdc:	08007ce1 	.word	0x08007ce1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8007ce0:	bf00      	nop
  }

  return (USBD_OK);
 8007ce2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	370c      	adds	r7, #12
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	bc80      	pop	{r7}
 8007cec:	4770      	bx	lr
 8007cee:	bf00      	nop

08007cf0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b082      	sub	sp, #8
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
 8007cf8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8007cfa:	6879      	ldr	r1, [r7, #4]
 8007cfc:	4805      	ldr	r0, [pc, #20]	@ (8007d14 <CDC_Receive_FS+0x24>)
 8007cfe:	f7fe fe40 	bl	8006982 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8007d02:	4804      	ldr	r0, [pc, #16]	@ (8007d14 <CDC_Receive_FS+0x24>)
 8007d04:	f7fe fe50 	bl	80069a8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8007d08:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	3708      	adds	r7, #8
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	bd80      	pop	{r7, pc}
 8007d12:	bf00      	nop
 8007d14:	20000380 	.word	0x20000380

08007d18 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007d18:	b480      	push	{r7}
 8007d1a:	b083      	sub	sp, #12
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	4603      	mov	r3, r0
 8007d20:	6039      	str	r1, [r7, #0]
 8007d22:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	2212      	movs	r2, #18
 8007d28:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007d2a:	4b03      	ldr	r3, [pc, #12]	@ (8007d38 <USBD_FS_DeviceDescriptor+0x20>)
}
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	370c      	adds	r7, #12
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bc80      	pop	{r7}
 8007d34:	4770      	bx	lr
 8007d36:	bf00      	nop
 8007d38:	20000148 	.word	0x20000148

08007d3c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007d3c:	b480      	push	{r7}
 8007d3e:	b083      	sub	sp, #12
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	4603      	mov	r3, r0
 8007d44:	6039      	str	r1, [r7, #0]
 8007d46:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	2204      	movs	r2, #4
 8007d4c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8007d4e:	4b03      	ldr	r3, [pc, #12]	@ (8007d5c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007d50:	4618      	mov	r0, r3
 8007d52:	370c      	adds	r7, #12
 8007d54:	46bd      	mov	sp, r7
 8007d56:	bc80      	pop	{r7}
 8007d58:	4770      	bx	lr
 8007d5a:	bf00      	nop
 8007d5c:	2000015c 	.word	0x2000015c

08007d60 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b082      	sub	sp, #8
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	4603      	mov	r3, r0
 8007d68:	6039      	str	r1, [r7, #0]
 8007d6a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007d6c:	79fb      	ldrb	r3, [r7, #7]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d105      	bne.n	8007d7e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007d72:	683a      	ldr	r2, [r7, #0]
 8007d74:	4907      	ldr	r1, [pc, #28]	@ (8007d94 <USBD_FS_ProductStrDescriptor+0x34>)
 8007d76:	4808      	ldr	r0, [pc, #32]	@ (8007d98 <USBD_FS_ProductStrDescriptor+0x38>)
 8007d78:	f7ff fe33 	bl	80079e2 <USBD_GetString>
 8007d7c:	e004      	b.n	8007d88 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007d7e:	683a      	ldr	r2, [r7, #0]
 8007d80:	4904      	ldr	r1, [pc, #16]	@ (8007d94 <USBD_FS_ProductStrDescriptor+0x34>)
 8007d82:	4805      	ldr	r0, [pc, #20]	@ (8007d98 <USBD_FS_ProductStrDescriptor+0x38>)
 8007d84:	f7ff fe2d 	bl	80079e2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007d88:	4b02      	ldr	r3, [pc, #8]	@ (8007d94 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	3708      	adds	r7, #8
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	bd80      	pop	{r7, pc}
 8007d92:	bf00      	nop
 8007d94:	20000e44 	.word	0x20000e44
 8007d98:	080087d8 	.word	0x080087d8

08007d9c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b082      	sub	sp, #8
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	4603      	mov	r3, r0
 8007da4:	6039      	str	r1, [r7, #0]
 8007da6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007da8:	683a      	ldr	r2, [r7, #0]
 8007daa:	4904      	ldr	r1, [pc, #16]	@ (8007dbc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8007dac:	4804      	ldr	r0, [pc, #16]	@ (8007dc0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8007dae:	f7ff fe18 	bl	80079e2 <USBD_GetString>
  return USBD_StrDesc;
 8007db2:	4b02      	ldr	r3, [pc, #8]	@ (8007dbc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007db4:	4618      	mov	r0, r3
 8007db6:	3708      	adds	r7, #8
 8007db8:	46bd      	mov	sp, r7
 8007dba:	bd80      	pop	{r7, pc}
 8007dbc:	20000e44 	.word	0x20000e44
 8007dc0:	080087f0 	.word	0x080087f0

08007dc4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b082      	sub	sp, #8
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	4603      	mov	r3, r0
 8007dcc:	6039      	str	r1, [r7, #0]
 8007dce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	221a      	movs	r2, #26
 8007dd4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007dd6:	f000 f843 	bl	8007e60 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007dda:	4b02      	ldr	r3, [pc, #8]	@ (8007de4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007ddc:	4618      	mov	r0, r3
 8007dde:	3708      	adds	r7, #8
 8007de0:	46bd      	mov	sp, r7
 8007de2:	bd80      	pop	{r7, pc}
 8007de4:	20000160 	.word	0x20000160

08007de8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b082      	sub	sp, #8
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	4603      	mov	r3, r0
 8007df0:	6039      	str	r1, [r7, #0]
 8007df2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007df4:	79fb      	ldrb	r3, [r7, #7]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d105      	bne.n	8007e06 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007dfa:	683a      	ldr	r2, [r7, #0]
 8007dfc:	4907      	ldr	r1, [pc, #28]	@ (8007e1c <USBD_FS_ConfigStrDescriptor+0x34>)
 8007dfe:	4808      	ldr	r0, [pc, #32]	@ (8007e20 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007e00:	f7ff fdef 	bl	80079e2 <USBD_GetString>
 8007e04:	e004      	b.n	8007e10 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007e06:	683a      	ldr	r2, [r7, #0]
 8007e08:	4904      	ldr	r1, [pc, #16]	@ (8007e1c <USBD_FS_ConfigStrDescriptor+0x34>)
 8007e0a:	4805      	ldr	r0, [pc, #20]	@ (8007e20 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007e0c:	f7ff fde9 	bl	80079e2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007e10:	4b02      	ldr	r3, [pc, #8]	@ (8007e1c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8007e12:	4618      	mov	r0, r3
 8007e14:	3708      	adds	r7, #8
 8007e16:	46bd      	mov	sp, r7
 8007e18:	bd80      	pop	{r7, pc}
 8007e1a:	bf00      	nop
 8007e1c:	20000e44 	.word	0x20000e44
 8007e20:	08008804 	.word	0x08008804

08007e24 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b082      	sub	sp, #8
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	4603      	mov	r3, r0
 8007e2c:	6039      	str	r1, [r7, #0]
 8007e2e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007e30:	79fb      	ldrb	r3, [r7, #7]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d105      	bne.n	8007e42 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007e36:	683a      	ldr	r2, [r7, #0]
 8007e38:	4907      	ldr	r1, [pc, #28]	@ (8007e58 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007e3a:	4808      	ldr	r0, [pc, #32]	@ (8007e5c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007e3c:	f7ff fdd1 	bl	80079e2 <USBD_GetString>
 8007e40:	e004      	b.n	8007e4c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007e42:	683a      	ldr	r2, [r7, #0]
 8007e44:	4904      	ldr	r1, [pc, #16]	@ (8007e58 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007e46:	4805      	ldr	r0, [pc, #20]	@ (8007e5c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007e48:	f7ff fdcb 	bl	80079e2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007e4c:	4b02      	ldr	r3, [pc, #8]	@ (8007e58 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8007e4e:	4618      	mov	r0, r3
 8007e50:	3708      	adds	r7, #8
 8007e52:	46bd      	mov	sp, r7
 8007e54:	bd80      	pop	{r7, pc}
 8007e56:	bf00      	nop
 8007e58:	20000e44 	.word	0x20000e44
 8007e5c:	08008810 	.word	0x08008810

08007e60 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b084      	sub	sp, #16
 8007e64:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 += deviceserial2;
 8007e66:	68fa      	ldr	r2, [r7, #12]
 8007e68:	68bb      	ldr	r3, [r7, #8]
 8007e6a:	4413      	add	r3, r2
 8007e6c:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d009      	beq.n	8007e88 <Get_SerialNum+0x28>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007e74:	2208      	movs	r2, #8
 8007e76:	4906      	ldr	r1, [pc, #24]	@ (8007e90 <Get_SerialNum+0x30>)
 8007e78:	68f8      	ldr	r0, [r7, #12]
 8007e7a:	f000 f80d 	bl	8007e98 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007e7e:	2204      	movs	r2, #4
 8007e80:	4904      	ldr	r1, [pc, #16]	@ (8007e94 <Get_SerialNum+0x34>)
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	f000 f808 	bl	8007e98 <IntToUnicode>
  }
}
 8007e88:	bf00      	nop
 8007e8a:	3710      	adds	r7, #16
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	bd80      	pop	{r7, pc}
 8007e90:	20000162 	.word	0x20000162
 8007e94:	20000172 	.word	0x20000172

08007e98 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007e98:	b480      	push	{r7}
 8007e9a:	b087      	sub	sp, #28
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	60f8      	str	r0, [r7, #12]
 8007ea0:	60b9      	str	r1, [r7, #8]
 8007ea2:	4613      	mov	r3, r2
 8007ea4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007eaa:	2300      	movs	r3, #0
 8007eac:	75fb      	strb	r3, [r7, #23]
 8007eae:	e027      	b.n	8007f00 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	0f1b      	lsrs	r3, r3, #28
 8007eb4:	2b09      	cmp	r3, #9
 8007eb6:	d80b      	bhi.n	8007ed0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	0f1b      	lsrs	r3, r3, #28
 8007ebc:	b2da      	uxtb	r2, r3
 8007ebe:	7dfb      	ldrb	r3, [r7, #23]
 8007ec0:	005b      	lsls	r3, r3, #1
 8007ec2:	4619      	mov	r1, r3
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	440b      	add	r3, r1
 8007ec8:	3230      	adds	r2, #48	@ 0x30
 8007eca:	b2d2      	uxtb	r2, r2
 8007ecc:	701a      	strb	r2, [r3, #0]
 8007ece:	e00a      	b.n	8007ee6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	0f1b      	lsrs	r3, r3, #28
 8007ed4:	b2da      	uxtb	r2, r3
 8007ed6:	7dfb      	ldrb	r3, [r7, #23]
 8007ed8:	005b      	lsls	r3, r3, #1
 8007eda:	4619      	mov	r1, r3
 8007edc:	68bb      	ldr	r3, [r7, #8]
 8007ede:	440b      	add	r3, r1
 8007ee0:	3237      	adds	r2, #55	@ 0x37
 8007ee2:	b2d2      	uxtb	r2, r2
 8007ee4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	011b      	lsls	r3, r3, #4
 8007eea:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007eec:	7dfb      	ldrb	r3, [r7, #23]
 8007eee:	005b      	lsls	r3, r3, #1
 8007ef0:	3301      	adds	r3, #1
 8007ef2:	68ba      	ldr	r2, [r7, #8]
 8007ef4:	4413      	add	r3, r2
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007efa:	7dfb      	ldrb	r3, [r7, #23]
 8007efc:	3301      	adds	r3, #1
 8007efe:	75fb      	strb	r3, [r7, #23]
 8007f00:	7dfa      	ldrb	r2, [r7, #23]
 8007f02:	79fb      	ldrb	r3, [r7, #7]
 8007f04:	429a      	cmp	r2, r3
 8007f06:	d3d3      	bcc.n	8007eb0 <IntToUnicode+0x18>
  }
}
 8007f08:	bf00      	nop
 8007f0a:	bf00      	nop
 8007f0c:	371c      	adds	r7, #28
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	bc80      	pop	{r7}
 8007f12:	4770      	bx	lr

08007f14 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b08a      	sub	sp, #40	@ 0x28
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007f1c:	f107 0314 	add.w	r3, r7, #20
 8007f20:	2200      	movs	r2, #0
 8007f22:	601a      	str	r2, [r3, #0]
 8007f24:	605a      	str	r2, [r3, #4]
 8007f26:	609a      	str	r2, [r3, #8]
 8007f28:	60da      	str	r2, [r3, #12]
 8007f2a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007f34:	d147      	bne.n	8007fc6 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007f36:	2300      	movs	r3, #0
 8007f38:	613b      	str	r3, [r7, #16]
 8007f3a:	4b25      	ldr	r3, [pc, #148]	@ (8007fd0 <HAL_PCD_MspInit+0xbc>)
 8007f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f3e:	4a24      	ldr	r2, [pc, #144]	@ (8007fd0 <HAL_PCD_MspInit+0xbc>)
 8007f40:	f043 0301 	orr.w	r3, r3, #1
 8007f44:	6313      	str	r3, [r2, #48]	@ 0x30
 8007f46:	4b22      	ldr	r3, [pc, #136]	@ (8007fd0 <HAL_PCD_MspInit+0xbc>)
 8007f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f4a:	f003 0301 	and.w	r3, r3, #1
 8007f4e:	613b      	str	r3, [r7, #16]
 8007f50:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8007f52:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007f56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007f58:	2300      	movs	r3, #0
 8007f5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007f60:	f107 0314 	add.w	r3, r7, #20
 8007f64:	4619      	mov	r1, r3
 8007f66:	481b      	ldr	r0, [pc, #108]	@ (8007fd4 <HAL_PCD_MspInit+0xc0>)
 8007f68:	f7fa f896 	bl	8002098 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8007f6c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8007f70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f72:	2302      	movs	r3, #2
 8007f74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f76:	2300      	movs	r3, #0
 8007f78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007f7a:	2303      	movs	r3, #3
 8007f7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007f7e:	230a      	movs	r3, #10
 8007f80:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007f82:	f107 0314 	add.w	r3, r7, #20
 8007f86:	4619      	mov	r1, r3
 8007f88:	4812      	ldr	r0, [pc, #72]	@ (8007fd4 <HAL_PCD_MspInit+0xc0>)
 8007f8a:	f7fa f885 	bl	8002098 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007f8e:	4b10      	ldr	r3, [pc, #64]	@ (8007fd0 <HAL_PCD_MspInit+0xbc>)
 8007f90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f92:	4a0f      	ldr	r2, [pc, #60]	@ (8007fd0 <HAL_PCD_MspInit+0xbc>)
 8007f94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f98:	6353      	str	r3, [r2, #52]	@ 0x34
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	60fb      	str	r3, [r7, #12]
 8007f9e:	4b0c      	ldr	r3, [pc, #48]	@ (8007fd0 <HAL_PCD_MspInit+0xbc>)
 8007fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fa2:	4a0b      	ldr	r2, [pc, #44]	@ (8007fd0 <HAL_PCD_MspInit+0xbc>)
 8007fa4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007fa8:	6453      	str	r3, [r2, #68]	@ 0x44
 8007faa:	4b09      	ldr	r3, [pc, #36]	@ (8007fd0 <HAL_PCD_MspInit+0xbc>)
 8007fac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007fb2:	60fb      	str	r3, [r7, #12]
 8007fb4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	2100      	movs	r1, #0
 8007fba:	2043      	movs	r0, #67	@ 0x43
 8007fbc:	f7fa f835 	bl	800202a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007fc0:	2043      	movs	r0, #67	@ 0x43
 8007fc2:	f7fa f84e 	bl	8002062 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007fc6:	bf00      	nop
 8007fc8:	3728      	adds	r7, #40	@ 0x28
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	bd80      	pop	{r7, pc}
 8007fce:	bf00      	nop
 8007fd0:	40023800 	.word	0x40023800
 8007fd4:	40020000 	.word	0x40020000

08007fd8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b082      	sub	sp, #8
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	f8d3 24d8 	ldr.w	r2, [r3, #1240]	@ 0x4d8
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007fec:	4619      	mov	r1, r3
 8007fee:	4610      	mov	r0, r2
 8007ff0:	f7fe fd90 	bl	8006b14 <USBD_LL_SetupStage>
}
 8007ff4:	bf00      	nop
 8007ff6:	3708      	adds	r7, #8
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	bd80      	pop	{r7, pc}

08007ffc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	b082      	sub	sp, #8
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
 8008004:	460b      	mov	r3, r1
 8008006:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	f8d3 04d8 	ldr.w	r0, [r3, #1240]	@ 0x4d8
 800800e:	78fa      	ldrb	r2, [r7, #3]
 8008010:	6879      	ldr	r1, [r7, #4]
 8008012:	4613      	mov	r3, r2
 8008014:	00db      	lsls	r3, r3, #3
 8008016:	4413      	add	r3, r2
 8008018:	009b      	lsls	r3, r3, #2
 800801a:	440b      	add	r3, r1
 800801c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008020:	681a      	ldr	r2, [r3, #0]
 8008022:	78fb      	ldrb	r3, [r7, #3]
 8008024:	4619      	mov	r1, r3
 8008026:	f7fe fdc2 	bl	8006bae <USBD_LL_DataOutStage>
}
 800802a:	bf00      	nop
 800802c:	3708      	adds	r7, #8
 800802e:	46bd      	mov	sp, r7
 8008030:	bd80      	pop	{r7, pc}

08008032 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008032:	b580      	push	{r7, lr}
 8008034:	b082      	sub	sp, #8
 8008036:	af00      	add	r7, sp, #0
 8008038:	6078      	str	r0, [r7, #4]
 800803a:	460b      	mov	r3, r1
 800803c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	f8d3 04d8 	ldr.w	r0, [r3, #1240]	@ 0x4d8
 8008044:	78fa      	ldrb	r2, [r7, #3]
 8008046:	6879      	ldr	r1, [r7, #4]
 8008048:	4613      	mov	r3, r2
 800804a:	00db      	lsls	r3, r3, #3
 800804c:	4413      	add	r3, r2
 800804e:	009b      	lsls	r3, r3, #2
 8008050:	440b      	add	r3, r1
 8008052:	3320      	adds	r3, #32
 8008054:	681a      	ldr	r2, [r3, #0]
 8008056:	78fb      	ldrb	r3, [r7, #3]
 8008058:	4619      	mov	r1, r3
 800805a:	f7fe fe19 	bl	8006c90 <USBD_LL_DataInStage>
}
 800805e:	bf00      	nop
 8008060:	3708      	adds	r7, #8
 8008062:	46bd      	mov	sp, r7
 8008064:	bd80      	pop	{r7, pc}

08008066 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008066:	b580      	push	{r7, lr}
 8008068:	b082      	sub	sp, #8
 800806a:	af00      	add	r7, sp, #0
 800806c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 8008074:	4618      	mov	r0, r3
 8008076:	f7fe ff29 	bl	8006ecc <USBD_LL_SOF>
}
 800807a:	bf00      	nop
 800807c:	3708      	adds	r7, #8
 800807e:	46bd      	mov	sp, r7
 8008080:	bd80      	pop	{r7, pc}

08008082 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008082:	b580      	push	{r7, lr}
 8008084:	b084      	sub	sp, #16
 8008086:	af00      	add	r7, sp, #0
 8008088:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800808a:	2301      	movs	r3, #1
 800808c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	79db      	ldrb	r3, [r3, #7]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d102      	bne.n	800809c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8008096:	2300      	movs	r3, #0
 8008098:	73fb      	strb	r3, [r7, #15]
 800809a:	e008      	b.n	80080ae <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	79db      	ldrb	r3, [r3, #7]
 80080a0:	2b02      	cmp	r3, #2
 80080a2:	d102      	bne.n	80080aa <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80080a4:	2301      	movs	r3, #1
 80080a6:	73fb      	strb	r3, [r7, #15]
 80080a8:	e001      	b.n	80080ae <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80080aa:	f7f8 fd9f 	bl	8000bec <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 80080b4:	7bfa      	ldrb	r2, [r7, #15]
 80080b6:	4611      	mov	r1, r2
 80080b8:	4618      	mov	r0, r3
 80080ba:	f7fe fecf 	bl	8006e5c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 80080c4:	4618      	mov	r0, r3
 80080c6:	f7fe fe88 	bl	8006dda <USBD_LL_Reset>
}
 80080ca:	bf00      	nop
 80080cc:	3710      	adds	r7, #16
 80080ce:	46bd      	mov	sp, r7
 80080d0:	bd80      	pop	{r7, pc}
	...

080080d4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b082      	sub	sp, #8
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 80080e2:	4618      	mov	r0, r3
 80080e4:	f7fe fec9 	bl	8006e7a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	687a      	ldr	r2, [r7, #4]
 80080f4:	6812      	ldr	r2, [r2, #0]
 80080f6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80080fa:	f043 0301 	orr.w	r3, r3, #1
 80080fe:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	7adb      	ldrb	r3, [r3, #11]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d005      	beq.n	8008114 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008108:	4b04      	ldr	r3, [pc, #16]	@ (800811c <HAL_PCD_SuspendCallback+0x48>)
 800810a:	691b      	ldr	r3, [r3, #16]
 800810c:	4a03      	ldr	r2, [pc, #12]	@ (800811c <HAL_PCD_SuspendCallback+0x48>)
 800810e:	f043 0306 	orr.w	r3, r3, #6
 8008112:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008114:	bf00      	nop
 8008116:	3708      	adds	r7, #8
 8008118:	46bd      	mov	sp, r7
 800811a:	bd80      	pop	{r7, pc}
 800811c:	e000ed00 	.word	0xe000ed00

08008120 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b082      	sub	sp, #8
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800812e:	4618      	mov	r0, r3
 8008130:	f7fe feb7 	bl	8006ea2 <USBD_LL_Resume>
}
 8008134:	bf00      	nop
 8008136:	3708      	adds	r7, #8
 8008138:	46bd      	mov	sp, r7
 800813a:	bd80      	pop	{r7, pc}

0800813c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800813c:	b580      	push	{r7, lr}
 800813e:	b082      	sub	sp, #8
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
 8008144:	460b      	mov	r3, r1
 8008146:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800814e:	78fa      	ldrb	r2, [r7, #3]
 8008150:	4611      	mov	r1, r2
 8008152:	4618      	mov	r0, r3
 8008154:	f7fe fee0 	bl	8006f18 <USBD_LL_IsoOUTIncomplete>
}
 8008158:	bf00      	nop
 800815a:	3708      	adds	r7, #8
 800815c:	46bd      	mov	sp, r7
 800815e:	bd80      	pop	{r7, pc}

08008160 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b082      	sub	sp, #8
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
 8008168:	460b      	mov	r3, r1
 800816a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 8008172:	78fa      	ldrb	r2, [r7, #3]
 8008174:	4611      	mov	r1, r2
 8008176:	4618      	mov	r0, r3
 8008178:	f7fe fec2 	bl	8006f00 <USBD_LL_IsoINIncomplete>
}
 800817c:	bf00      	nop
 800817e:	3708      	adds	r7, #8
 8008180:	46bd      	mov	sp, r7
 8008182:	bd80      	pop	{r7, pc}

08008184 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b082      	sub	sp, #8
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 8008192:	4618      	mov	r0, r3
 8008194:	f7fe fecc 	bl	8006f30 <USBD_LL_DevConnected>
}
 8008198:	bf00      	nop
 800819a:	3708      	adds	r7, #8
 800819c:	46bd      	mov	sp, r7
 800819e:	bd80      	pop	{r7, pc}

080081a0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b082      	sub	sp, #8
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 80081ae:	4618      	mov	r0, r3
 80081b0:	f7fe fec8 	bl	8006f44 <USBD_LL_DevDisconnected>
}
 80081b4:	bf00      	nop
 80081b6:	3708      	adds	r7, #8
 80081b8:	46bd      	mov	sp, r7
 80081ba:	bd80      	pop	{r7, pc}

080081bc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b082      	sub	sp, #8
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	781b      	ldrb	r3, [r3, #0]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d139      	bne.n	8008240 <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80081cc:	4a1f      	ldr	r2, [pc, #124]	@ (800824c <USBD_LL_Init+0x90>)
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	f8c2 34d8 	str.w	r3, [r2, #1240]	@ 0x4d8
  pdev->pData = &hpcd_USB_OTG_FS;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	4a1d      	ldr	r2, [pc, #116]	@ (800824c <USBD_LL_Init+0x90>)
 80081d8:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80081dc:	4b1b      	ldr	r3, [pc, #108]	@ (800824c <USBD_LL_Init+0x90>)
 80081de:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80081e2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80081e4:	4b19      	ldr	r3, [pc, #100]	@ (800824c <USBD_LL_Init+0x90>)
 80081e6:	2204      	movs	r2, #4
 80081e8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80081ea:	4b18      	ldr	r3, [pc, #96]	@ (800824c <USBD_LL_Init+0x90>)
 80081ec:	2202      	movs	r2, #2
 80081ee:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80081f0:	4b16      	ldr	r3, [pc, #88]	@ (800824c <USBD_LL_Init+0x90>)
 80081f2:	2200      	movs	r2, #0
 80081f4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80081f6:	4b15      	ldr	r3, [pc, #84]	@ (800824c <USBD_LL_Init+0x90>)
 80081f8:	2202      	movs	r2, #2
 80081fa:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80081fc:	4b13      	ldr	r3, [pc, #76]	@ (800824c <USBD_LL_Init+0x90>)
 80081fe:	2200      	movs	r2, #0
 8008200:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008202:	4b12      	ldr	r3, [pc, #72]	@ (800824c <USBD_LL_Init+0x90>)
 8008204:	2200      	movs	r2, #0
 8008206:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8008208:	4b10      	ldr	r3, [pc, #64]	@ (800824c <USBD_LL_Init+0x90>)
 800820a:	2201      	movs	r2, #1
 800820c:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800820e:	4b0f      	ldr	r3, [pc, #60]	@ (800824c <USBD_LL_Init+0x90>)
 8008210:	2200      	movs	r2, #0
 8008212:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008214:	480d      	ldr	r0, [pc, #52]	@ (800824c <USBD_LL_Init+0x90>)
 8008216:	f7fa f90e 	bl	8002436 <HAL_PCD_Init>
 800821a:	4603      	mov	r3, r0
 800821c:	2b00      	cmp	r3, #0
 800821e:	d001      	beq.n	8008224 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 8008220:	f7f8 fce4 	bl	8000bec <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008224:	2180      	movs	r1, #128	@ 0x80
 8008226:	4809      	ldr	r0, [pc, #36]	@ (800824c <USBD_LL_Init+0x90>)
 8008228:	f7fb fb16 	bl	8003858 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800822c:	2240      	movs	r2, #64	@ 0x40
 800822e:	2100      	movs	r1, #0
 8008230:	4806      	ldr	r0, [pc, #24]	@ (800824c <USBD_LL_Init+0x90>)
 8008232:	f7fb facb 	bl	80037cc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008236:	2280      	movs	r2, #128	@ 0x80
 8008238:	2101      	movs	r1, #1
 800823a:	4804      	ldr	r0, [pc, #16]	@ (800824c <USBD_LL_Init+0x90>)
 800823c:	f7fb fac6 	bl	80037cc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008240:	2300      	movs	r3, #0
}
 8008242:	4618      	mov	r0, r3
 8008244:	3708      	adds	r7, #8
 8008246:	46bd      	mov	sp, r7
 8008248:	bd80      	pop	{r7, pc}
 800824a:	bf00      	nop
 800824c:	20001044 	.word	0x20001044

08008250 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008250:	b580      	push	{r7, lr}
 8008252:	b084      	sub	sp, #16
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008258:	2300      	movs	r3, #0
 800825a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800825c:	2300      	movs	r3, #0
 800825e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008266:	4618      	mov	r0, r3
 8008268:	f7fa f9f4 	bl	8002654 <HAL_PCD_Start>
 800826c:	4603      	mov	r3, r0
 800826e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008270:	7bfb      	ldrb	r3, [r7, #15]
 8008272:	4618      	mov	r0, r3
 8008274:	f000 f92e 	bl	80084d4 <USBD_Get_USB_Status>
 8008278:	4603      	mov	r3, r0
 800827a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800827c:	7bbb      	ldrb	r3, [r7, #14]
}
 800827e:	4618      	mov	r0, r3
 8008280:	3710      	adds	r7, #16
 8008282:	46bd      	mov	sp, r7
 8008284:	bd80      	pop	{r7, pc}

08008286 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008286:	b580      	push	{r7, lr}
 8008288:	b084      	sub	sp, #16
 800828a:	af00      	add	r7, sp, #0
 800828c:	6078      	str	r0, [r7, #4]
 800828e:	4608      	mov	r0, r1
 8008290:	4611      	mov	r1, r2
 8008292:	461a      	mov	r2, r3
 8008294:	4603      	mov	r3, r0
 8008296:	70fb      	strb	r3, [r7, #3]
 8008298:	460b      	mov	r3, r1
 800829a:	70bb      	strb	r3, [r7, #2]
 800829c:	4613      	mov	r3, r2
 800829e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80082a0:	2300      	movs	r3, #0
 80082a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80082a4:	2300      	movs	r3, #0
 80082a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80082ae:	78bb      	ldrb	r3, [r7, #2]
 80082b0:	883a      	ldrh	r2, [r7, #0]
 80082b2:	78f9      	ldrb	r1, [r7, #3]
 80082b4:	f7fa fea7 	bl	8003006 <HAL_PCD_EP_Open>
 80082b8:	4603      	mov	r3, r0
 80082ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80082bc:	7bfb      	ldrb	r3, [r7, #15]
 80082be:	4618      	mov	r0, r3
 80082c0:	f000 f908 	bl	80084d4 <USBD_Get_USB_Status>
 80082c4:	4603      	mov	r3, r0
 80082c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80082c8:	7bbb      	ldrb	r3, [r7, #14]
}
 80082ca:	4618      	mov	r0, r3
 80082cc:	3710      	adds	r7, #16
 80082ce:	46bd      	mov	sp, r7
 80082d0:	bd80      	pop	{r7, pc}

080082d2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80082d2:	b580      	push	{r7, lr}
 80082d4:	b084      	sub	sp, #16
 80082d6:	af00      	add	r7, sp, #0
 80082d8:	6078      	str	r0, [r7, #4]
 80082da:	460b      	mov	r3, r1
 80082dc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80082de:	2300      	movs	r3, #0
 80082e0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80082e2:	2300      	movs	r3, #0
 80082e4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80082ec:	78fa      	ldrb	r2, [r7, #3]
 80082ee:	4611      	mov	r1, r2
 80082f0:	4618      	mov	r0, r3
 80082f2:	f7fa fef0 	bl	80030d6 <HAL_PCD_EP_Close>
 80082f6:	4603      	mov	r3, r0
 80082f8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80082fa:	7bfb      	ldrb	r3, [r7, #15]
 80082fc:	4618      	mov	r0, r3
 80082fe:	f000 f8e9 	bl	80084d4 <USBD_Get_USB_Status>
 8008302:	4603      	mov	r3, r0
 8008304:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008306:	7bbb      	ldrb	r3, [r7, #14]
}
 8008308:	4618      	mov	r0, r3
 800830a:	3710      	adds	r7, #16
 800830c:	46bd      	mov	sp, r7
 800830e:	bd80      	pop	{r7, pc}

08008310 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b084      	sub	sp, #16
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
 8008318:	460b      	mov	r3, r1
 800831a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800831c:	2300      	movs	r3, #0
 800831e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008320:	2300      	movs	r3, #0
 8008322:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800832a:	78fa      	ldrb	r2, [r7, #3]
 800832c:	4611      	mov	r1, r2
 800832e:	4618      	mov	r0, r3
 8008330:	f7fa ffa7 	bl	8003282 <HAL_PCD_EP_SetStall>
 8008334:	4603      	mov	r3, r0
 8008336:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008338:	7bfb      	ldrb	r3, [r7, #15]
 800833a:	4618      	mov	r0, r3
 800833c:	f000 f8ca 	bl	80084d4 <USBD_Get_USB_Status>
 8008340:	4603      	mov	r3, r0
 8008342:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008344:	7bbb      	ldrb	r3, [r7, #14]
}
 8008346:	4618      	mov	r0, r3
 8008348:	3710      	adds	r7, #16
 800834a:	46bd      	mov	sp, r7
 800834c:	bd80      	pop	{r7, pc}

0800834e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800834e:	b580      	push	{r7, lr}
 8008350:	b084      	sub	sp, #16
 8008352:	af00      	add	r7, sp, #0
 8008354:	6078      	str	r0, [r7, #4]
 8008356:	460b      	mov	r3, r1
 8008358:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800835a:	2300      	movs	r3, #0
 800835c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800835e:	2300      	movs	r3, #0
 8008360:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008368:	78fa      	ldrb	r2, [r7, #3]
 800836a:	4611      	mov	r1, r2
 800836c:	4618      	mov	r0, r3
 800836e:	f7fa ffeb 	bl	8003348 <HAL_PCD_EP_ClrStall>
 8008372:	4603      	mov	r3, r0
 8008374:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008376:	7bfb      	ldrb	r3, [r7, #15]
 8008378:	4618      	mov	r0, r3
 800837a:	f000 f8ab 	bl	80084d4 <USBD_Get_USB_Status>
 800837e:	4603      	mov	r3, r0
 8008380:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008382:	7bbb      	ldrb	r3, [r7, #14]
}
 8008384:	4618      	mov	r0, r3
 8008386:	3710      	adds	r7, #16
 8008388:	46bd      	mov	sp, r7
 800838a:	bd80      	pop	{r7, pc}

0800838c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800838c:	b480      	push	{r7}
 800838e:	b085      	sub	sp, #20
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
 8008394:	460b      	mov	r3, r1
 8008396:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800839e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80083a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	da0b      	bge.n	80083c0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80083a8:	78fb      	ldrb	r3, [r7, #3]
 80083aa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80083ae:	68f9      	ldr	r1, [r7, #12]
 80083b0:	4613      	mov	r3, r2
 80083b2:	00db      	lsls	r3, r3, #3
 80083b4:	4413      	add	r3, r2
 80083b6:	009b      	lsls	r3, r3, #2
 80083b8:	440b      	add	r3, r1
 80083ba:	3316      	adds	r3, #22
 80083bc:	781b      	ldrb	r3, [r3, #0]
 80083be:	e00b      	b.n	80083d8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80083c0:	78fb      	ldrb	r3, [r7, #3]
 80083c2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80083c6:	68f9      	ldr	r1, [r7, #12]
 80083c8:	4613      	mov	r3, r2
 80083ca:	00db      	lsls	r3, r3, #3
 80083cc:	4413      	add	r3, r2
 80083ce:	009b      	lsls	r3, r3, #2
 80083d0:	440b      	add	r3, r1
 80083d2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80083d6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80083d8:	4618      	mov	r0, r3
 80083da:	3714      	adds	r7, #20
 80083dc:	46bd      	mov	sp, r7
 80083de:	bc80      	pop	{r7}
 80083e0:	4770      	bx	lr

080083e2 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80083e2:	b580      	push	{r7, lr}
 80083e4:	b084      	sub	sp, #16
 80083e6:	af00      	add	r7, sp, #0
 80083e8:	6078      	str	r0, [r7, #4]
 80083ea:	460b      	mov	r3, r1
 80083ec:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80083ee:	2300      	movs	r3, #0
 80083f0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80083f2:	2300      	movs	r3, #0
 80083f4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80083fc:	78fa      	ldrb	r2, [r7, #3]
 80083fe:	4611      	mov	r1, r2
 8008400:	4618      	mov	r0, r3
 8008402:	f7fa fddc 	bl	8002fbe <HAL_PCD_SetAddress>
 8008406:	4603      	mov	r3, r0
 8008408:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800840a:	7bfb      	ldrb	r3, [r7, #15]
 800840c:	4618      	mov	r0, r3
 800840e:	f000 f861 	bl	80084d4 <USBD_Get_USB_Status>
 8008412:	4603      	mov	r3, r0
 8008414:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008416:	7bbb      	ldrb	r3, [r7, #14]
}
 8008418:	4618      	mov	r0, r3
 800841a:	3710      	adds	r7, #16
 800841c:	46bd      	mov	sp, r7
 800841e:	bd80      	pop	{r7, pc}

08008420 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b086      	sub	sp, #24
 8008424:	af00      	add	r7, sp, #0
 8008426:	60f8      	str	r0, [r7, #12]
 8008428:	607a      	str	r2, [r7, #4]
 800842a:	461a      	mov	r2, r3
 800842c:	460b      	mov	r3, r1
 800842e:	72fb      	strb	r3, [r7, #11]
 8008430:	4613      	mov	r3, r2
 8008432:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008434:	2300      	movs	r3, #0
 8008436:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008438:	2300      	movs	r3, #0
 800843a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008442:	893b      	ldrh	r3, [r7, #8]
 8008444:	7af9      	ldrb	r1, [r7, #11]
 8008446:	687a      	ldr	r2, [r7, #4]
 8008448:	f7fa fee1 	bl	800320e <HAL_PCD_EP_Transmit>
 800844c:	4603      	mov	r3, r0
 800844e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008450:	7dfb      	ldrb	r3, [r7, #23]
 8008452:	4618      	mov	r0, r3
 8008454:	f000 f83e 	bl	80084d4 <USBD_Get_USB_Status>
 8008458:	4603      	mov	r3, r0
 800845a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800845c:	7dbb      	ldrb	r3, [r7, #22]
}
 800845e:	4618      	mov	r0, r3
 8008460:	3718      	adds	r7, #24
 8008462:	46bd      	mov	sp, r7
 8008464:	bd80      	pop	{r7, pc}

08008466 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8008466:	b580      	push	{r7, lr}
 8008468:	b086      	sub	sp, #24
 800846a:	af00      	add	r7, sp, #0
 800846c:	60f8      	str	r0, [r7, #12]
 800846e:	607a      	str	r2, [r7, #4]
 8008470:	461a      	mov	r2, r3
 8008472:	460b      	mov	r3, r1
 8008474:	72fb      	strb	r3, [r7, #11]
 8008476:	4613      	mov	r3, r2
 8008478:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800847a:	2300      	movs	r3, #0
 800847c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800847e:	2300      	movs	r3, #0
 8008480:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008488:	893b      	ldrh	r3, [r7, #8]
 800848a:	7af9      	ldrb	r1, [r7, #11]
 800848c:	687a      	ldr	r2, [r7, #4]
 800848e:	f7fa fe6c 	bl	800316a <HAL_PCD_EP_Receive>
 8008492:	4603      	mov	r3, r0
 8008494:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008496:	7dfb      	ldrb	r3, [r7, #23]
 8008498:	4618      	mov	r0, r3
 800849a:	f000 f81b 	bl	80084d4 <USBD_Get_USB_Status>
 800849e:	4603      	mov	r3, r0
 80084a0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80084a2:	7dbb      	ldrb	r3, [r7, #22]
}
 80084a4:	4618      	mov	r0, r3
 80084a6:	3718      	adds	r7, #24
 80084a8:	46bd      	mov	sp, r7
 80084aa:	bd80      	pop	{r7, pc}

080084ac <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b082      	sub	sp, #8
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
 80084b4:	460b      	mov	r3, r1
 80084b6:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80084be:	78fa      	ldrb	r2, [r7, #3]
 80084c0:	4611      	mov	r1, r2
 80084c2:	4618      	mov	r0, r3
 80084c4:	f7fa fe8c 	bl	80031e0 <HAL_PCD_EP_GetRxCount>
 80084c8:	4603      	mov	r3, r0
}
 80084ca:	4618      	mov	r0, r3
 80084cc:	3708      	adds	r7, #8
 80084ce:	46bd      	mov	sp, r7
 80084d0:	bd80      	pop	{r7, pc}
	...

080084d4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80084d4:	b480      	push	{r7}
 80084d6:	b085      	sub	sp, #20
 80084d8:	af00      	add	r7, sp, #0
 80084da:	4603      	mov	r3, r0
 80084dc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80084de:	2300      	movs	r3, #0
 80084e0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80084e2:	79fb      	ldrb	r3, [r7, #7]
 80084e4:	2b03      	cmp	r3, #3
 80084e6:	d817      	bhi.n	8008518 <USBD_Get_USB_Status+0x44>
 80084e8:	a201      	add	r2, pc, #4	@ (adr r2, 80084f0 <USBD_Get_USB_Status+0x1c>)
 80084ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084ee:	bf00      	nop
 80084f0:	08008501 	.word	0x08008501
 80084f4:	08008507 	.word	0x08008507
 80084f8:	0800850d 	.word	0x0800850d
 80084fc:	08008513 	.word	0x08008513
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008500:	2300      	movs	r3, #0
 8008502:	73fb      	strb	r3, [r7, #15]
    break;
 8008504:	e00b      	b.n	800851e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008506:	2302      	movs	r3, #2
 8008508:	73fb      	strb	r3, [r7, #15]
    break;
 800850a:	e008      	b.n	800851e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800850c:	2301      	movs	r3, #1
 800850e:	73fb      	strb	r3, [r7, #15]
    break;
 8008510:	e005      	b.n	800851e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008512:	2302      	movs	r3, #2
 8008514:	73fb      	strb	r3, [r7, #15]
    break;
 8008516:	e002      	b.n	800851e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008518:	2302      	movs	r3, #2
 800851a:	73fb      	strb	r3, [r7, #15]
    break;
 800851c:	bf00      	nop
  }
  return usb_status;
 800851e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008520:	4618      	mov	r0, r3
 8008522:	3714      	adds	r7, #20
 8008524:	46bd      	mov	sp, r7
 8008526:	bc80      	pop	{r7}
 8008528:	4770      	bx	lr
 800852a:	bf00      	nop

0800852c <malloc>:
 800852c:	4b02      	ldr	r3, [pc, #8]	@ (8008538 <malloc+0xc>)
 800852e:	4601      	mov	r1, r0
 8008530:	6818      	ldr	r0, [r3, #0]
 8008532:	f000 b82d 	b.w	8008590 <_malloc_r>
 8008536:	bf00      	nop
 8008538:	2000017c 	.word	0x2000017c

0800853c <free>:
 800853c:	4b02      	ldr	r3, [pc, #8]	@ (8008548 <free+0xc>)
 800853e:	4601      	mov	r1, r0
 8008540:	6818      	ldr	r0, [r3, #0]
 8008542:	f000 b8f5 	b.w	8008730 <_free_r>
 8008546:	bf00      	nop
 8008548:	2000017c 	.word	0x2000017c

0800854c <sbrk_aligned>:
 800854c:	b570      	push	{r4, r5, r6, lr}
 800854e:	4e0f      	ldr	r6, [pc, #60]	@ (800858c <sbrk_aligned+0x40>)
 8008550:	460c      	mov	r4, r1
 8008552:	6831      	ldr	r1, [r6, #0]
 8008554:	4605      	mov	r5, r0
 8008556:	b911      	cbnz	r1, 800855e <sbrk_aligned+0x12>
 8008558:	f000 f8ae 	bl	80086b8 <_sbrk_r>
 800855c:	6030      	str	r0, [r6, #0]
 800855e:	4621      	mov	r1, r4
 8008560:	4628      	mov	r0, r5
 8008562:	f000 f8a9 	bl	80086b8 <_sbrk_r>
 8008566:	1c43      	adds	r3, r0, #1
 8008568:	d103      	bne.n	8008572 <sbrk_aligned+0x26>
 800856a:	f04f 34ff 	mov.w	r4, #4294967295
 800856e:	4620      	mov	r0, r4
 8008570:	bd70      	pop	{r4, r5, r6, pc}
 8008572:	1cc4      	adds	r4, r0, #3
 8008574:	f024 0403 	bic.w	r4, r4, #3
 8008578:	42a0      	cmp	r0, r4
 800857a:	d0f8      	beq.n	800856e <sbrk_aligned+0x22>
 800857c:	1a21      	subs	r1, r4, r0
 800857e:	4628      	mov	r0, r5
 8008580:	f000 f89a 	bl	80086b8 <_sbrk_r>
 8008584:	3001      	adds	r0, #1
 8008586:	d1f2      	bne.n	800856e <sbrk_aligned+0x22>
 8008588:	e7ef      	b.n	800856a <sbrk_aligned+0x1e>
 800858a:	bf00      	nop
 800858c:	20001520 	.word	0x20001520

08008590 <_malloc_r>:
 8008590:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008594:	1ccd      	adds	r5, r1, #3
 8008596:	f025 0503 	bic.w	r5, r5, #3
 800859a:	3508      	adds	r5, #8
 800859c:	2d0c      	cmp	r5, #12
 800859e:	bf38      	it	cc
 80085a0:	250c      	movcc	r5, #12
 80085a2:	2d00      	cmp	r5, #0
 80085a4:	4606      	mov	r6, r0
 80085a6:	db01      	blt.n	80085ac <_malloc_r+0x1c>
 80085a8:	42a9      	cmp	r1, r5
 80085aa:	d904      	bls.n	80085b6 <_malloc_r+0x26>
 80085ac:	230c      	movs	r3, #12
 80085ae:	6033      	str	r3, [r6, #0]
 80085b0:	2000      	movs	r0, #0
 80085b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800868c <_malloc_r+0xfc>
 80085ba:	f000 f869 	bl	8008690 <__malloc_lock>
 80085be:	f8d8 3000 	ldr.w	r3, [r8]
 80085c2:	461c      	mov	r4, r3
 80085c4:	bb44      	cbnz	r4, 8008618 <_malloc_r+0x88>
 80085c6:	4629      	mov	r1, r5
 80085c8:	4630      	mov	r0, r6
 80085ca:	f7ff ffbf 	bl	800854c <sbrk_aligned>
 80085ce:	1c43      	adds	r3, r0, #1
 80085d0:	4604      	mov	r4, r0
 80085d2:	d158      	bne.n	8008686 <_malloc_r+0xf6>
 80085d4:	f8d8 4000 	ldr.w	r4, [r8]
 80085d8:	4627      	mov	r7, r4
 80085da:	2f00      	cmp	r7, #0
 80085dc:	d143      	bne.n	8008666 <_malloc_r+0xd6>
 80085de:	2c00      	cmp	r4, #0
 80085e0:	d04b      	beq.n	800867a <_malloc_r+0xea>
 80085e2:	6823      	ldr	r3, [r4, #0]
 80085e4:	4639      	mov	r1, r7
 80085e6:	4630      	mov	r0, r6
 80085e8:	eb04 0903 	add.w	r9, r4, r3
 80085ec:	f000 f864 	bl	80086b8 <_sbrk_r>
 80085f0:	4581      	cmp	r9, r0
 80085f2:	d142      	bne.n	800867a <_malloc_r+0xea>
 80085f4:	6821      	ldr	r1, [r4, #0]
 80085f6:	4630      	mov	r0, r6
 80085f8:	1a6d      	subs	r5, r5, r1
 80085fa:	4629      	mov	r1, r5
 80085fc:	f7ff ffa6 	bl	800854c <sbrk_aligned>
 8008600:	3001      	adds	r0, #1
 8008602:	d03a      	beq.n	800867a <_malloc_r+0xea>
 8008604:	6823      	ldr	r3, [r4, #0]
 8008606:	442b      	add	r3, r5
 8008608:	6023      	str	r3, [r4, #0]
 800860a:	f8d8 3000 	ldr.w	r3, [r8]
 800860e:	685a      	ldr	r2, [r3, #4]
 8008610:	bb62      	cbnz	r2, 800866c <_malloc_r+0xdc>
 8008612:	f8c8 7000 	str.w	r7, [r8]
 8008616:	e00f      	b.n	8008638 <_malloc_r+0xa8>
 8008618:	6822      	ldr	r2, [r4, #0]
 800861a:	1b52      	subs	r2, r2, r5
 800861c:	d420      	bmi.n	8008660 <_malloc_r+0xd0>
 800861e:	2a0b      	cmp	r2, #11
 8008620:	d917      	bls.n	8008652 <_malloc_r+0xc2>
 8008622:	1961      	adds	r1, r4, r5
 8008624:	42a3      	cmp	r3, r4
 8008626:	6025      	str	r5, [r4, #0]
 8008628:	bf18      	it	ne
 800862a:	6059      	strne	r1, [r3, #4]
 800862c:	6863      	ldr	r3, [r4, #4]
 800862e:	bf08      	it	eq
 8008630:	f8c8 1000 	streq.w	r1, [r8]
 8008634:	5162      	str	r2, [r4, r5]
 8008636:	604b      	str	r3, [r1, #4]
 8008638:	4630      	mov	r0, r6
 800863a:	f000 f82f 	bl	800869c <__malloc_unlock>
 800863e:	f104 000b 	add.w	r0, r4, #11
 8008642:	1d23      	adds	r3, r4, #4
 8008644:	f020 0007 	bic.w	r0, r0, #7
 8008648:	1ac2      	subs	r2, r0, r3
 800864a:	bf1c      	itt	ne
 800864c:	1a1b      	subne	r3, r3, r0
 800864e:	50a3      	strne	r3, [r4, r2]
 8008650:	e7af      	b.n	80085b2 <_malloc_r+0x22>
 8008652:	6862      	ldr	r2, [r4, #4]
 8008654:	42a3      	cmp	r3, r4
 8008656:	bf0c      	ite	eq
 8008658:	f8c8 2000 	streq.w	r2, [r8]
 800865c:	605a      	strne	r2, [r3, #4]
 800865e:	e7eb      	b.n	8008638 <_malloc_r+0xa8>
 8008660:	4623      	mov	r3, r4
 8008662:	6864      	ldr	r4, [r4, #4]
 8008664:	e7ae      	b.n	80085c4 <_malloc_r+0x34>
 8008666:	463c      	mov	r4, r7
 8008668:	687f      	ldr	r7, [r7, #4]
 800866a:	e7b6      	b.n	80085da <_malloc_r+0x4a>
 800866c:	461a      	mov	r2, r3
 800866e:	685b      	ldr	r3, [r3, #4]
 8008670:	42a3      	cmp	r3, r4
 8008672:	d1fb      	bne.n	800866c <_malloc_r+0xdc>
 8008674:	2300      	movs	r3, #0
 8008676:	6053      	str	r3, [r2, #4]
 8008678:	e7de      	b.n	8008638 <_malloc_r+0xa8>
 800867a:	230c      	movs	r3, #12
 800867c:	4630      	mov	r0, r6
 800867e:	6033      	str	r3, [r6, #0]
 8008680:	f000 f80c 	bl	800869c <__malloc_unlock>
 8008684:	e794      	b.n	80085b0 <_malloc_r+0x20>
 8008686:	6005      	str	r5, [r0, #0]
 8008688:	e7d6      	b.n	8008638 <_malloc_r+0xa8>
 800868a:	bf00      	nop
 800868c:	20001524 	.word	0x20001524

08008690 <__malloc_lock>:
 8008690:	4801      	ldr	r0, [pc, #4]	@ (8008698 <__malloc_lock+0x8>)
 8008692:	f000 b84b 	b.w	800872c <__retarget_lock_acquire_recursive>
 8008696:	bf00      	nop
 8008698:	20001664 	.word	0x20001664

0800869c <__malloc_unlock>:
 800869c:	4801      	ldr	r0, [pc, #4]	@ (80086a4 <__malloc_unlock+0x8>)
 800869e:	f000 b846 	b.w	800872e <__retarget_lock_release_recursive>
 80086a2:	bf00      	nop
 80086a4:	20001664 	.word	0x20001664

080086a8 <memset>:
 80086a8:	4603      	mov	r3, r0
 80086aa:	4402      	add	r2, r0
 80086ac:	4293      	cmp	r3, r2
 80086ae:	d100      	bne.n	80086b2 <memset+0xa>
 80086b0:	4770      	bx	lr
 80086b2:	f803 1b01 	strb.w	r1, [r3], #1
 80086b6:	e7f9      	b.n	80086ac <memset+0x4>

080086b8 <_sbrk_r>:
 80086b8:	b538      	push	{r3, r4, r5, lr}
 80086ba:	2300      	movs	r3, #0
 80086bc:	4d05      	ldr	r5, [pc, #20]	@ (80086d4 <_sbrk_r+0x1c>)
 80086be:	4604      	mov	r4, r0
 80086c0:	4608      	mov	r0, r1
 80086c2:	602b      	str	r3, [r5, #0]
 80086c4:	f7f8 fb30 	bl	8000d28 <_sbrk>
 80086c8:	1c43      	adds	r3, r0, #1
 80086ca:	d102      	bne.n	80086d2 <_sbrk_r+0x1a>
 80086cc:	682b      	ldr	r3, [r5, #0]
 80086ce:	b103      	cbz	r3, 80086d2 <_sbrk_r+0x1a>
 80086d0:	6023      	str	r3, [r4, #0]
 80086d2:	bd38      	pop	{r3, r4, r5, pc}
 80086d4:	20001660 	.word	0x20001660

080086d8 <__errno>:
 80086d8:	4b01      	ldr	r3, [pc, #4]	@ (80086e0 <__errno+0x8>)
 80086da:	6818      	ldr	r0, [r3, #0]
 80086dc:	4770      	bx	lr
 80086de:	bf00      	nop
 80086e0:	2000017c 	.word	0x2000017c

080086e4 <__libc_init_array>:
 80086e4:	b570      	push	{r4, r5, r6, lr}
 80086e6:	2600      	movs	r6, #0
 80086e8:	4d0c      	ldr	r5, [pc, #48]	@ (800871c <__libc_init_array+0x38>)
 80086ea:	4c0d      	ldr	r4, [pc, #52]	@ (8008720 <__libc_init_array+0x3c>)
 80086ec:	1b64      	subs	r4, r4, r5
 80086ee:	10a4      	asrs	r4, r4, #2
 80086f0:	42a6      	cmp	r6, r4
 80086f2:	d109      	bne.n	8008708 <__libc_init_array+0x24>
 80086f4:	f000 f864 	bl	80087c0 <_init>
 80086f8:	2600      	movs	r6, #0
 80086fa:	4d0a      	ldr	r5, [pc, #40]	@ (8008724 <__libc_init_array+0x40>)
 80086fc:	4c0a      	ldr	r4, [pc, #40]	@ (8008728 <__libc_init_array+0x44>)
 80086fe:	1b64      	subs	r4, r4, r5
 8008700:	10a4      	asrs	r4, r4, #2
 8008702:	42a6      	cmp	r6, r4
 8008704:	d105      	bne.n	8008712 <__libc_init_array+0x2e>
 8008706:	bd70      	pop	{r4, r5, r6, pc}
 8008708:	f855 3b04 	ldr.w	r3, [r5], #4
 800870c:	4798      	blx	r3
 800870e:	3601      	adds	r6, #1
 8008710:	e7ee      	b.n	80086f0 <__libc_init_array+0xc>
 8008712:	f855 3b04 	ldr.w	r3, [r5], #4
 8008716:	4798      	blx	r3
 8008718:	3601      	adds	r6, #1
 800871a:	e7f2      	b.n	8008702 <__libc_init_array+0x1e>
 800871c:	08008838 	.word	0x08008838
 8008720:	08008838 	.word	0x08008838
 8008724:	08008838 	.word	0x08008838
 8008728:	0800883c 	.word	0x0800883c

0800872c <__retarget_lock_acquire_recursive>:
 800872c:	4770      	bx	lr

0800872e <__retarget_lock_release_recursive>:
 800872e:	4770      	bx	lr

08008730 <_free_r>:
 8008730:	b538      	push	{r3, r4, r5, lr}
 8008732:	4605      	mov	r5, r0
 8008734:	2900      	cmp	r1, #0
 8008736:	d040      	beq.n	80087ba <_free_r+0x8a>
 8008738:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800873c:	1f0c      	subs	r4, r1, #4
 800873e:	2b00      	cmp	r3, #0
 8008740:	bfb8      	it	lt
 8008742:	18e4      	addlt	r4, r4, r3
 8008744:	f7ff ffa4 	bl	8008690 <__malloc_lock>
 8008748:	4a1c      	ldr	r2, [pc, #112]	@ (80087bc <_free_r+0x8c>)
 800874a:	6813      	ldr	r3, [r2, #0]
 800874c:	b933      	cbnz	r3, 800875c <_free_r+0x2c>
 800874e:	6063      	str	r3, [r4, #4]
 8008750:	6014      	str	r4, [r2, #0]
 8008752:	4628      	mov	r0, r5
 8008754:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008758:	f7ff bfa0 	b.w	800869c <__malloc_unlock>
 800875c:	42a3      	cmp	r3, r4
 800875e:	d908      	bls.n	8008772 <_free_r+0x42>
 8008760:	6820      	ldr	r0, [r4, #0]
 8008762:	1821      	adds	r1, r4, r0
 8008764:	428b      	cmp	r3, r1
 8008766:	bf01      	itttt	eq
 8008768:	6819      	ldreq	r1, [r3, #0]
 800876a:	685b      	ldreq	r3, [r3, #4]
 800876c:	1809      	addeq	r1, r1, r0
 800876e:	6021      	streq	r1, [r4, #0]
 8008770:	e7ed      	b.n	800874e <_free_r+0x1e>
 8008772:	461a      	mov	r2, r3
 8008774:	685b      	ldr	r3, [r3, #4]
 8008776:	b10b      	cbz	r3, 800877c <_free_r+0x4c>
 8008778:	42a3      	cmp	r3, r4
 800877a:	d9fa      	bls.n	8008772 <_free_r+0x42>
 800877c:	6811      	ldr	r1, [r2, #0]
 800877e:	1850      	adds	r0, r2, r1
 8008780:	42a0      	cmp	r0, r4
 8008782:	d10b      	bne.n	800879c <_free_r+0x6c>
 8008784:	6820      	ldr	r0, [r4, #0]
 8008786:	4401      	add	r1, r0
 8008788:	1850      	adds	r0, r2, r1
 800878a:	4283      	cmp	r3, r0
 800878c:	6011      	str	r1, [r2, #0]
 800878e:	d1e0      	bne.n	8008752 <_free_r+0x22>
 8008790:	6818      	ldr	r0, [r3, #0]
 8008792:	685b      	ldr	r3, [r3, #4]
 8008794:	4408      	add	r0, r1
 8008796:	6010      	str	r0, [r2, #0]
 8008798:	6053      	str	r3, [r2, #4]
 800879a:	e7da      	b.n	8008752 <_free_r+0x22>
 800879c:	d902      	bls.n	80087a4 <_free_r+0x74>
 800879e:	230c      	movs	r3, #12
 80087a0:	602b      	str	r3, [r5, #0]
 80087a2:	e7d6      	b.n	8008752 <_free_r+0x22>
 80087a4:	6820      	ldr	r0, [r4, #0]
 80087a6:	1821      	adds	r1, r4, r0
 80087a8:	428b      	cmp	r3, r1
 80087aa:	bf01      	itttt	eq
 80087ac:	6819      	ldreq	r1, [r3, #0]
 80087ae:	685b      	ldreq	r3, [r3, #4]
 80087b0:	1809      	addeq	r1, r1, r0
 80087b2:	6021      	streq	r1, [r4, #0]
 80087b4:	6063      	str	r3, [r4, #4]
 80087b6:	6054      	str	r4, [r2, #4]
 80087b8:	e7cb      	b.n	8008752 <_free_r+0x22>
 80087ba:	bd38      	pop	{r3, r4, r5, pc}
 80087bc:	20001524 	.word	0x20001524

080087c0 <_init>:
 80087c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087c2:	bf00      	nop
 80087c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087c6:	bc08      	pop	{r3}
 80087c8:	469e      	mov	lr, r3
 80087ca:	4770      	bx	lr

080087cc <_fini>:
 80087cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087ce:	bf00      	nop
 80087d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087d2:	bc08      	pop	{r3}
 80087d4:	469e      	mov	lr, r3
 80087d6:	4770      	bx	lr
