// Seed: 1126152302
module module_0 (
    output supply1 id_0,
    output wand id_1
);
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_23 = 32'd59,
    parameter id_36 = 32'd57
) (
    input tri1 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output wire id_6,
    input wand id_7,
    output tri0 id_8
    , id_32,
    input supply0 id_9,
    output supply1 id_10,
    input tri1 id_11,
    input wor id_12,
    input wand id_13,
    input wor id_14,
    input wand id_15,
    input wor id_16,
    input tri0 id_17,
    input wire id_18,
    output supply0 id_19,
    input tri id_20,
    output tri1 id_21,
    output uwire id_22,
    input wire _id_23,
    input wand id_24,
    input tri0 id_25,
    input tri id_26,
    output uwire id_27
    , id_33, id_34,
    input tri0 id_28,
    input wor id_29,
    input tri0 id_30
);
  module_0 modCall_1 (
      id_6,
      id_22
  );
  assign modCall_1.id_1 = 0;
  logic id_35;
  ;
  wire _id_36;
  wire id_37;
  assign id_19 = -1;
  assign id_33[id_36 :-1] = -1 == id_3;
  wire [1 'b0 : {  id_23  }] id_38;
  wire id_39;
endmodule
