# SIMULATION AND IMPLEMENTATION OF MULTIPLIER

#  AIM:

      To simulate and synthesis multiplier using Xilinx ISE.


# APPARATUS REQUIRED:
                     
                      Vivado 2023.1

# PROCEDURE:
1. Open Vivado: Launch Xilinx Vivado software on your computer.

2. Create a New Project: Click on "Create Project" from the welcome page or navigate through "File" > "Project" > "New".

3. Project Settings: Follow the prompts to set up your project. Specify the project name, location, and select RTL project type.

4. Add Design Files: Add your Verilog design files to the project. You can do this by right-clicking on "Design Sources" in the Sources window, then selecting "Add Sources". Choose your Verilog files from the file browser.

5. Specify Simulation Settings: Go to "Simulation" > "Simulation Settings". Choose your simulation language (Verilog in this case) and simulation tool (Vivado Simulator).

6. Run Simulation: Go to "Flow" > "Run Simulation" > "Run Behavioral Simulation". This will launch the Vivado Simulator and compile your design for simulation.

7. Set Simulation Time: In the Vivado Simulator window, set the simulation time if it's not set automatically. This determines how long the simulation will run.

8. Run Simulation: Start the simulation by clicking on the "Run" button in the simulation window.

9. View Results: After the simulation completes, you can view waveforms, debug signals, and analyze the behavior of your design.

**Logic Diagram**
 # 2 bit Multiplier
 ![301736574-7713750f-65e6-41c0-8082-5005eac4031c](https://github.com/magesh0123/VLSI-LAB-EXP-3/assets/162102402/e1eca648-0c56-4c81-adbf-d1a41b4b0ede)
![301736574-7713750f-65e6-41c0-8082-5005eac4031c](https://github.com/magesh0123/VLSI-LAB-EXP-3/assets/162102402/066b65eb-97c4-4da7-a238-8e292c244783)

# VERILOG CODE
```
ha adder2(w3,w4,p[2],cout);
module ha(a,b,sum,carry);
input a,b;
output sum,carry;
xor g1(sum,a,b);
and g2(carry,a,b);
endmodule
module bitmul(a,b,p,cout);
input [1:0]a,b;
output [2:0]p;
output cout;
wire w1,w2,w3,w4;
and (p[0],a[0],b[0]);
and (w1,a[0],b[1]);
and (w2,a[1],b[0]);
and (w3,a[1],b[1]);
ha adder1(w1,w2,p[1],w4);
endmodule
```
# OUTPUT WAVEFORM

![318350573-560eccc5-6a68-48f0-ae9c-f721fb0b33c0](https://github.com/magesh0123/VLSI-LAB-EXP-3/assets/162102402/ea6cd404-113f-47cb-acf2-bb92d5acadac)

# RTL DESIGN
<img width="760" alt="324393749-8af87b44-d89d-44f6-86aa-361176fd9c0d" src="https://github.com/magesh0123/VLSI-LAB-EXP-3/assets/162102402/798429a4-bc03-46d8-b933-7949e0c73e0d">

# 4 Bit Multiplier

![318350783-e9423ec2-41b0-4e2d-9931-05f4554a7393](https://github.com/magesh0123/VLSI-LAB-EXP-3/assets/162102402/02c8e8e5-8e42-498f-bea6-c53b2841631f)


# Verilog code
```
module ha(a,b,sum,carry);
input a,b;
output sum,carry;
xor g1(sum,a,b);
and g2(carry,a,b);
endmodule

module fa(a,b,c,sum,carry);
input a,b,c;
output sum,carry;
wire w1,w2,w3;
xor(w1,a,b);
xor(sum,w1,c);
and(w2,w1,c);
and(w3,a,b);
or(carry,w2,w3);
endmodule
module mul4bit(a,b,p);
input [3:0]a,b;
output [7:0]p;
wire [15:0]w;
wire [3:0]hc;
wire [6:0]fc;
wire [4:0]fs;
wire hs;
and r11(p[0],a[0],b[0]);
and r12(w[1],a[1],b[0]);
and r13(w[2],a[2],b[0]);
and r14(w[3],a[3],b[0]);
and r21(w[4],a[0],b[1]);
and r22(w[5],a[1],b[1]);
and r23(w[6],a[2],b[1]);
and r24(w[7],a[3],b[1]);
ha r31(w[1],w[4],p[1],hc[0]);
fa r32(w[2],w[5],hc[0],fs[0],fc[0]);
fa r33(w[3],w[6],fc[0],fs[1],fc[1]);
ha r34(w[7],fc[1],hs,hc[1]);
and r41(w[8],a[0],b[2]);
and r42(w[9],a[1],b[2]);
and r43(w[10],a[2],b[2]);
and r44(w[11],a[3],b[2]);
ha r51(w[8],fs[0],p[2],hc[2]);
fa r52(w[9],fs[1],hc[2],fs[2],fc[2]);
fa r53(w[10],hs,fc[2],fs[3],fc[3]);
fa r54(w[11],hc[1],fc[3],fs[4],fc[4]);
and r61(w[12],a[0],b[3]);
and r62(w[13],a[1],b[3]);
and r63(w[14],a[2],b[3]);
and r64(w[15],a[3],b[3]);
ha r71(w[12],fs[2],p[3],hc[3]);
fa r72(w[13],fs[3],hc[3],p[4],fc[5]);
fa r73(w[14],fs[4],fc[5],p[5],fc[6]);
fa r74(w[15],fc[4],fc[6],p[6],p[7]);
endmodule
```

# OUTPUT WAVEFORM

![318351128-ea14e5dc-d59e-4093-84c9-00b1657d4c26](https://github.com/magesh0123/VLSI-LAB-EXP-3/assets/162102402/db096417-bd1d-4915-92db-63082deec40e)

# RTL DESIGN
 <img width="758" alt="324393789-5ee9e9e8-2916-4e4c-beb6-7eb3a04a8868" src="https://github.com/magesh0123/VLSI-LAB-EXP-3/assets/162102402/88150aef-1b7b-4310-9278-5216937c929e">


**Result**

simulation and synthesis multiplier using Xilinx ISE completed successesfully


