\hypertarget{struct_m_t_b_d_w_t___mem_map}{}\section{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map Struct Reference}
\label{struct_m_t_b_d_w_t___mem_map}\index{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b_d_w_t___mem_map_a3be6514ca3bd369fd0de9f8f49471179}{C\+T\+RL}
\item 
uint8\+\_\+t \hyperlink{struct_m_t_b_d_w_t___mem_map_ac8c74521f9046fb165e5340648fde167}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}28\mbox{]}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \hyperlink{struct_m_t_b_d_w_t___mem_map_aa1352530035b6609791c19fda0cc2fb6}{COMP}\\
\>uint32\_t \hyperlink{struct_m_t_b_d_w_t___mem_map_a33f6052ebf71e72af18f19c6edadafc4}{MASK}\\
\>uint32\_t \hyperlink{struct_m_t_b_d_w_t___mem_map_a46e8a27d0191f1241050aeb47264ff8f}{FCT}\\
\>uint8\_t \hyperlink{struct_m_t_b_d_w_t___mem_map_ac8c74521f9046fb165e5340648fde167}{RESERVED\_0} \mbox{[}4\mbox{]}\\
\} \hyperlink{struct_m_t_b_d_w_t___mem_map_a1a157de630e178a24c5ecf7db8f65bc6}{COMPARATOR} \mbox{[}2\mbox{]}\\

\end{tabbing}\item 
uint8\+\_\+t \hyperlink{struct_m_t_b_d_w_t___mem_map_a58f4945ef26d5e7445535c45a4b9a41c}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}448\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b_d_w_t___mem_map_a6efc9cce972933a09ad4baee83a38ac3}{T\+B\+C\+T\+RL}
\item 
uint8\+\_\+t \hyperlink{struct_m_t_b_d_w_t___mem_map_ab94602d1d19ef947e697256be9e503ea}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}3524\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b_d_w_t___mem_map_ad35a23bd184366d37228829c33d5bda6}{D\+E\+V\+I\+C\+E\+C\+FG}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b_d_w_t___mem_map_aa736d6fbfbc7e051f6a2caadd4f17b8f}{D\+E\+V\+I\+C\+E\+T\+Y\+P\+ID}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b_d_w_t___mem_map_ab6fdc70dd1345592145d79d210ee616d}{P\+E\+R\+I\+P\+H\+ID} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b_d_w_t___mem_map_a51d2026476b6e1547beb909d07d4aa32}{C\+O\+M\+P\+ID} \mbox{[}4\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
M\+T\+B\+D\+WT -\/ Peripheral register structure 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_m_t_b_d_w_t___mem_map_aa1352530035b6609791c19fda0cc2fb6}\label{struct_m_t_b_d_w_t___mem_map_aa1352530035b6609791c19fda0cc2fb6}} 
\index{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}!C\+O\+MP@{C\+O\+MP}}
\index{C\+O\+MP@{C\+O\+MP}!M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+O\+MP}{COMP}}
{\footnotesize\ttfamily uint32\+\_\+t C\+O\+MP}

M\+T\+B\+\_\+\+D\+WT Comparator Register, array offset\+: 0x20, array step\+: 0x10 \mbox{\Hypertarget{struct_m_t_b_d_w_t___mem_map_a1a157de630e178a24c5ecf7db8f65bc6}\label{struct_m_t_b_d_w_t___mem_map_a1a157de630e178a24c5ecf7db8f65bc6}} 
\index{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}!C\+O\+M\+P\+A\+R\+A\+T\+OR@{C\+O\+M\+P\+A\+R\+A\+T\+OR}}
\index{C\+O\+M\+P\+A\+R\+A\+T\+OR@{C\+O\+M\+P\+A\+R\+A\+T\+OR}!M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+O\+M\+P\+A\+R\+A\+T\+OR}{COMPARATOR}}
{\footnotesize\ttfamily struct \{ ... \}   C\+O\+M\+P\+A\+R\+A\+T\+OR\mbox{[}2\mbox{]}}

\mbox{\Hypertarget{struct_m_t_b_d_w_t___mem_map_a51d2026476b6e1547beb909d07d4aa32}\label{struct_m_t_b_d_w_t___mem_map_a51d2026476b6e1547beb909d07d4aa32}} 
\index{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}!C\+O\+M\+P\+ID@{C\+O\+M\+P\+ID}}
\index{C\+O\+M\+P\+ID@{C\+O\+M\+P\+ID}!M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+O\+M\+P\+ID}{COMPID}}
{\footnotesize\ttfamily uint32\+\_\+t C\+O\+M\+P\+ID\mbox{[}4\mbox{]}}

Component ID Register, array offset\+: 0x\+F\+F0, array step\+: 0x4 \mbox{\Hypertarget{struct_m_t_b_d_w_t___mem_map_a3be6514ca3bd369fd0de9f8f49471179}\label{struct_m_t_b_d_w_t___mem_map_a3be6514ca3bd369fd0de9f8f49471179}} 
\index{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}!C\+T\+RL@{C\+T\+RL}}
\index{C\+T\+RL@{C\+T\+RL}!M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+T\+RL}{CTRL}}
{\footnotesize\ttfamily uint32\+\_\+t C\+T\+RL}

M\+TB D\+WT Control Register, offset\+: 0x0 \mbox{\Hypertarget{struct_m_t_b_d_w_t___mem_map_ad35a23bd184366d37228829c33d5bda6}\label{struct_m_t_b_d_w_t___mem_map_ad35a23bd184366d37228829c33d5bda6}} 
\index{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}!D\+E\+V\+I\+C\+E\+C\+FG@{D\+E\+V\+I\+C\+E\+C\+FG}}
\index{D\+E\+V\+I\+C\+E\+C\+FG@{D\+E\+V\+I\+C\+E\+C\+FG}!M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{D\+E\+V\+I\+C\+E\+C\+FG}{DEVICECFG}}
{\footnotesize\ttfamily uint32\+\_\+t D\+E\+V\+I\+C\+E\+C\+FG}

Device Configuration Register, offset\+: 0x\+F\+C8 \mbox{\Hypertarget{struct_m_t_b_d_w_t___mem_map_aa736d6fbfbc7e051f6a2caadd4f17b8f}\label{struct_m_t_b_d_w_t___mem_map_aa736d6fbfbc7e051f6a2caadd4f17b8f}} 
\index{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}!D\+E\+V\+I\+C\+E\+T\+Y\+P\+ID@{D\+E\+V\+I\+C\+E\+T\+Y\+P\+ID}}
\index{D\+E\+V\+I\+C\+E\+T\+Y\+P\+ID@{D\+E\+V\+I\+C\+E\+T\+Y\+P\+ID}!M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{D\+E\+V\+I\+C\+E\+T\+Y\+P\+ID}{DEVICETYPID}}
{\footnotesize\ttfamily uint32\+\_\+t D\+E\+V\+I\+C\+E\+T\+Y\+P\+ID}

Device Type Identifier Register, offset\+: 0x\+F\+CC \mbox{\Hypertarget{struct_m_t_b_d_w_t___mem_map_a46e8a27d0191f1241050aeb47264ff8f}\label{struct_m_t_b_d_w_t___mem_map_a46e8a27d0191f1241050aeb47264ff8f}} 
\index{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}!F\+CT@{F\+CT}}
\index{F\+CT@{F\+CT}!M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{F\+CT}{FCT}}
{\footnotesize\ttfamily uint32\+\_\+t F\+CT}

M\+T\+B\+\_\+\+D\+WT Comparator Function Register 0..M\+T\+B\+\_\+\+D\+WT Comparator Function Register 1, array offset\+: 0x28, array step\+: 0x10 \mbox{\Hypertarget{struct_m_t_b_d_w_t___mem_map_a33f6052ebf71e72af18f19c6edadafc4}\label{struct_m_t_b_d_w_t___mem_map_a33f6052ebf71e72af18f19c6edadafc4}} 
\index{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}!M\+A\+SK@{M\+A\+SK}}
\index{M\+A\+SK@{M\+A\+SK}!M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{M\+A\+SK}{MASK}}
{\footnotesize\ttfamily uint32\+\_\+t M\+A\+SK}

M\+T\+B\+\_\+\+D\+WT Comparator Mask Register, array offset\+: 0x24, array step\+: 0x10 \mbox{\Hypertarget{struct_m_t_b_d_w_t___mem_map_ab6fdc70dd1345592145d79d210ee616d}\label{struct_m_t_b_d_w_t___mem_map_ab6fdc70dd1345592145d79d210ee616d}} 
\index{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}!P\+E\+R\+I\+P\+H\+ID@{P\+E\+R\+I\+P\+H\+ID}}
\index{P\+E\+R\+I\+P\+H\+ID@{P\+E\+R\+I\+P\+H\+ID}!M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+E\+R\+I\+P\+H\+ID}{PERIPHID}}
{\footnotesize\ttfamily uint32\+\_\+t P\+E\+R\+I\+P\+H\+ID\mbox{[}8\mbox{]}}

Peripheral ID Register, array offset\+: 0x\+F\+D0, array step\+: 0x4 \mbox{\Hypertarget{struct_m_t_b_d_w_t___mem_map_ac8c74521f9046fb165e5340648fde167}\label{struct_m_t_b_d_w_t___mem_map_ac8c74521f9046fb165e5340648fde167}} 
\index{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_m_t_b_d_w_t___mem_map_a58f4945ef26d5e7445535c45a4b9a41c}\label{struct_m_t_b_d_w_t___mem_map_a58f4945ef26d5e7445535c45a4b9a41c}} 
\index{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED\_1}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+1\mbox{[}448\mbox{]}}

\mbox{\Hypertarget{struct_m_t_b_d_w_t___mem_map_ab94602d1d19ef947e697256be9e503ea}\label{struct_m_t_b_d_w_t___mem_map_ab94602d1d19ef947e697256be9e503ea}} 
\index{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}!M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}{RESERVED\_2}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+2\mbox{[}3524\mbox{]}}

\mbox{\Hypertarget{struct_m_t_b_d_w_t___mem_map_a6efc9cce972933a09ad4baee83a38ac3}\label{struct_m_t_b_d_w_t___mem_map_a6efc9cce972933a09ad4baee83a38ac3}} 
\index{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}!T\+B\+C\+T\+RL@{T\+B\+C\+T\+RL}}
\index{T\+B\+C\+T\+RL@{T\+B\+C\+T\+RL}!M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{T\+B\+C\+T\+RL}{TBCTRL}}
{\footnotesize\ttfamily uint32\+\_\+t T\+B\+C\+T\+RL}

M\+T\+B\+\_\+\+D\+WT Trace Buffer Control Register, offset\+: 0x200 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
