{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651839173356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651839173357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  6 22:12:53 2022 " "Processing started: Fri May  6 22:12:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651839173357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651839173357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651839173358 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651839173630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project.v 1 1 " "Found 1 design units, including 1 entities, in source file Project.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651839181153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651839181153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "globalmodules/RegisterFile.v 1 1 " "Found 1 design units, including 1 entities, in source file globalmodules/RegisterFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "globalmodules/RegisterFile.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/globalmodules/RegisterFile.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651839181154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651839181154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "globalmodules/NBitRegister.v 1 1 " "Found 1 design units, including 1 entities, in source file globalmodules/NBitRegister.v" { { "Info" "ISGN_ENTITY_NAME" "1 NBitRegister " "Found entity 1: NBitRegister" {  } { { "globalmodules/NBitRegister.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/globalmodules/NBitRegister.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651839181155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651839181155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "globalmodules/AddressDecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file globalmodules/AddressDecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddressDecoder " "Found entity 1: AddressDecoder" {  } { { "globalmodules/AddressDecoder.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/globalmodules/AddressDecoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651839181155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651839181155 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project " "Elaborating entity \"Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651839181197 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AXI_ReadData Project.v(12) " "Output port \"AXI_ReadData\" at Project.v(12) has no driver" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651839181198 "|Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADV_D Project.v(22) " "Output port \"ADV_D\" at Project.v(22) has no driver" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651839181198 "|Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADV_DE Project.v(20) " "Output port \"ADV_DE\" at Project.v(20) has no driver" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651839181198 "|Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADV_CLK Project.v(21) " "Output port \"ADV_CLK\" at Project.v(21) has no driver" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651839181198 "|Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADV_Hsync Project.v(23) " "Output port \"ADV_Hsync\" at Project.v(23) has no driver" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651839181198 "|Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADV_Vsync Project.v(24) " "Output port \"ADV_Vsync\" at Project.v(24) has no driver" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651839181198 "|Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADV_SDA Project.v(25) " "Output port \"ADV_SDA\" at Project.v(25) has no driver" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651839181198 "|Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADV_SCL Project.v(27) " "Output port \"ADV_SCL\" at Project.v(27) has no driver" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651839181198 "|Project"}
{ "Warning" "WSGN_EMPTY_SHELL" "Project " "Entity \"Project\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1651839181199 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[0\] GND " "Pin \"AXI_ReadData\[0\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[1\] GND " "Pin \"AXI_ReadData\[1\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[2\] GND " "Pin \"AXI_ReadData\[2\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[3\] GND " "Pin \"AXI_ReadData\[3\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[4\] GND " "Pin \"AXI_ReadData\[4\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[5\] GND " "Pin \"AXI_ReadData\[5\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[6\] GND " "Pin \"AXI_ReadData\[6\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[7\] GND " "Pin \"AXI_ReadData\[7\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[8\] GND " "Pin \"AXI_ReadData\[8\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[9\] GND " "Pin \"AXI_ReadData\[9\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[10\] GND " "Pin \"AXI_ReadData\[10\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[11\] GND " "Pin \"AXI_ReadData\[11\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[12\] GND " "Pin \"AXI_ReadData\[12\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[13\] GND " "Pin \"AXI_ReadData\[13\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[14\] GND " "Pin \"AXI_ReadData\[14\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[15\] GND " "Pin \"AXI_ReadData\[15\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[16\] GND " "Pin \"AXI_ReadData\[16\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[17\] GND " "Pin \"AXI_ReadData\[17\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[18\] GND " "Pin \"AXI_ReadData\[18\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[19\] GND " "Pin \"AXI_ReadData\[19\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[20\] GND " "Pin \"AXI_ReadData\[20\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[21\] GND " "Pin \"AXI_ReadData\[21\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[22\] GND " "Pin \"AXI_ReadData\[22\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[23\] GND " "Pin \"AXI_ReadData\[23\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[24\] GND " "Pin \"AXI_ReadData\[24\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[25\] GND " "Pin \"AXI_ReadData\[25\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[26\] GND " "Pin \"AXI_ReadData\[26\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[27\] GND " "Pin \"AXI_ReadData\[27\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[28\] GND " "Pin \"AXI_ReadData\[28\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[29\] GND " "Pin \"AXI_ReadData\[29\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[30\] GND " "Pin \"AXI_ReadData\[30\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AXI_ReadData\[31\] GND " "Pin \"AXI_ReadData\[31\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|AXI_ReadData[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_DE GND " "Pin \"ADV_DE\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_DE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_CLK GND " "Pin \"ADV_CLK\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_D\[0\] GND " "Pin \"ADV_D\[0\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_D\[1\] GND " "Pin \"ADV_D\[1\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_D\[2\] GND " "Pin \"ADV_D\[2\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_D\[3\] GND " "Pin \"ADV_D\[3\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_D\[4\] GND " "Pin \"ADV_D\[4\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_D\[5\] GND " "Pin \"ADV_D\[5\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_D\[6\] GND " "Pin \"ADV_D\[6\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_D\[7\] GND " "Pin \"ADV_D\[7\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_D\[8\] GND " "Pin \"ADV_D\[8\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_D\[9\] GND " "Pin \"ADV_D\[9\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_D\[10\] GND " "Pin \"ADV_D\[10\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_D\[11\] GND " "Pin \"ADV_D\[11\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_D\[12\] GND " "Pin \"ADV_D\[12\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_D\[13\] GND " "Pin \"ADV_D\[13\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_D\[14\] GND " "Pin \"ADV_D\[14\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_D\[15\] GND " "Pin \"ADV_D\[15\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_D\[16\] GND " "Pin \"ADV_D\[16\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_D[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_D\[17\] GND " "Pin \"ADV_D\[17\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_D[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_D\[18\] GND " "Pin \"ADV_D\[18\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_D[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_D\[19\] GND " "Pin \"ADV_D\[19\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_D[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_D\[20\] GND " "Pin \"ADV_D\[20\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_D[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_D\[21\] GND " "Pin \"ADV_D\[21\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_D[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_D\[22\] GND " "Pin \"ADV_D\[22\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_D[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_D\[23\] GND " "Pin \"ADV_D\[23\]\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_D[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_Hsync GND " "Pin \"ADV_Hsync\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_Hsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_Vsync GND " "Pin \"ADV_Vsync\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_Vsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_SDA GND " "Pin \"ADV_SDA\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_SDA"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADV_SCL GND " "Pin \"ADV_SCL\" is stuck at GND" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651839181905 "|Project|ADV_SCL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651839181905 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651839182007 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651839182007 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "55 " "Design contains 55 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK1_50 " "No output dependent on input pin \"FPGA_CLK1_50\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|FPGA_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_Address\[0\] " "No output dependent on input pin \"AXI_Address\[0\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_Address[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_Address\[1\] " "No output dependent on input pin \"AXI_Address\[1\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_Address[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_Address\[2\] " "No output dependent on input pin \"AXI_Address\[2\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_Address[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_Address\[3\] " "No output dependent on input pin \"AXI_Address\[3\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_Address[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_Address\[4\] " "No output dependent on input pin \"AXI_Address\[4\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_Address[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_Address\[5\] " "No output dependent on input pin \"AXI_Address\[5\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_Address[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_Address\[6\] " "No output dependent on input pin \"AXI_Address\[6\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_Address[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_Address\[7\] " "No output dependent on input pin \"AXI_Address\[7\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_Address[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_Address\[8\] " "No output dependent on input pin \"AXI_Address\[8\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_Address[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_Address\[9\] " "No output dependent on input pin \"AXI_Address\[9\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_Address[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_Address\[10\] " "No output dependent on input pin \"AXI_Address\[10\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_Address[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_Address\[11\] " "No output dependent on input pin \"AXI_Address\[11\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_Address[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_Address\[12\] " "No output dependent on input pin \"AXI_Address\[12\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_Address[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_Address\[13\] " "No output dependent on input pin \"AXI_Address\[13\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_Address[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_Address\[14\] " "No output dependent on input pin \"AXI_Address\[14\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_Address[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_Address\[15\] " "No output dependent on input pin \"AXI_Address\[15\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_Address[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_Address\[16\] " "No output dependent on input pin \"AXI_Address\[16\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_Address[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_Address\[17\] " "No output dependent on input pin \"AXI_Address\[17\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_Address[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_Address\[18\] " "No output dependent on input pin \"AXI_Address\[18\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_Address[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_Read " "No output dependent on input pin \"AXI_Read\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_Read"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_Rrite " "No output dependent on input pin \"AXI_Rrite\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_Rrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[0\] " "No output dependent on input pin \"AXI_WriteData\[0\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[1\] " "No output dependent on input pin \"AXI_WriteData\[1\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[2\] " "No output dependent on input pin \"AXI_WriteData\[2\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[3\] " "No output dependent on input pin \"AXI_WriteData\[3\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[4\] " "No output dependent on input pin \"AXI_WriteData\[4\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[5\] " "No output dependent on input pin \"AXI_WriteData\[5\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[6\] " "No output dependent on input pin \"AXI_WriteData\[6\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[7\] " "No output dependent on input pin \"AXI_WriteData\[7\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[8\] " "No output dependent on input pin \"AXI_WriteData\[8\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[9\] " "No output dependent on input pin \"AXI_WriteData\[9\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[10\] " "No output dependent on input pin \"AXI_WriteData\[10\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[11\] " "No output dependent on input pin \"AXI_WriteData\[11\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[12\] " "No output dependent on input pin \"AXI_WriteData\[12\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[13\] " "No output dependent on input pin \"AXI_WriteData\[13\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[14\] " "No output dependent on input pin \"AXI_WriteData\[14\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[15\] " "No output dependent on input pin \"AXI_WriteData\[15\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[16\] " "No output dependent on input pin \"AXI_WriteData\[16\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[17\] " "No output dependent on input pin \"AXI_WriteData\[17\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[18\] " "No output dependent on input pin \"AXI_WriteData\[18\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[19\] " "No output dependent on input pin \"AXI_WriteData\[19\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[20\] " "No output dependent on input pin \"AXI_WriteData\[20\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[21\] " "No output dependent on input pin \"AXI_WriteData\[21\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[22\] " "No output dependent on input pin \"AXI_WriteData\[22\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[23\] " "No output dependent on input pin \"AXI_WriteData\[23\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[24\] " "No output dependent on input pin \"AXI_WriteData\[24\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[25\] " "No output dependent on input pin \"AXI_WriteData\[25\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[26\] " "No output dependent on input pin \"AXI_WriteData\[26\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[27\] " "No output dependent on input pin \"AXI_WriteData\[27\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[28\] " "No output dependent on input pin \"AXI_WriteData\[28\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[29\] " "No output dependent on input pin \"AXI_WriteData\[29\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[30\] " "No output dependent on input pin \"AXI_WriteData\[30\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AXI_WriteData\[31\] " "No output dependent on input pin \"AXI_WriteData\[31\]\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|AXI_WriteData[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADV_HPD " "No output dependent on input pin \"ADV_HPD\"" {  } { { "Project.v" "" { Text "/home/opatterson/Documents/RMIT/2022BH072/S1AdvancedDigitalDesign1/Labs/LabProject/Project/Project.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651839182117 "|Project|ADV_HPD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651839182117 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "55 " "Implemented 55 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651839182119 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651839182119 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651839182119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "431 " "Peak virtual memory: 431 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651839182128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  6 22:13:02 2022 " "Processing ended: Fri May  6 22:13:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651839182128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651839182128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651839182128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651839182128 ""}
