

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

--Clear-Tiles=========================================================== Entity
entity ClearTiles is
    port(
        ----------------------------------------------------------- Input Ports
        clock           : in std_logic;
        reset           : in std_logic
        ---------------------------------------------------------- Output Ports
    );
end entity ClearTiles;

--Clear-Tiles===================================================== Architecture
architecture ClearTiles_ARCH of ClearTiles is
    
begin
end architecture ClearTiles_ARCH;
