
IWF_Ch_Testbench.elf:     file format elf32-littlenios2
IWF_Ch_Testbench.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x80200244

Program Header:
    LOAD off    0x00001020 vaddr 0x80200020 paddr 0x80200020 align 2**12
         filesz 0x0001c934 memsz 0x0001cf08 flags rwx
    LOAD off    0x0001e000 vaddr 0x86020000 paddr 0x86020000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  86020000  86020000  0001e000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  80200020  80200020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00019fb8  80200244  80200244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000009a4  8021a1fc  8021a1fc  0001b1fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001db4  8021aba0  8021aba0  0001bba0  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000005d4  8021c954  8021c954  0001d954  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  8021cf28  8021cf28  0001e000  2**0
                  CONTENTS
  7 .descriptor_memory 00000000  81200800  81200800  0001e000  2**0
                  CONTENTS
  8 .ext_flash    00000000  86020020  86020020  0001e000  2**0
                  CONTENTS
  9 .comment      00000023  00000000  00000000  0001e000  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 000011b8  00000000  00000000  0001e028  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0002ed71  00000000  00000000  0001f1e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000b49d  00000000  00000000  0004df51  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000f132  00000000  00000000  000593ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00003cac  00000000  00000000  00068520  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000610b  00000000  00000000  0006c1cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    00017c7c  00000000  00000000  000722d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000040  00000000  00000000  00089f54  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 000018f8  00000000  00000000  00089f98  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .thread_model 00000003  00000000  00000000  00090d91  2**0
                  CONTENTS, READONLY
 20 .cpu          0000000c  00000000  00000000  00090d94  2**0
                  CONTENTS, READONLY
 21 .qsys         00000001  00000000  00000000  00090da0  2**0
                  CONTENTS, READONLY
 22 .simulation_enabled 00000001  00000000  00000000  00090da1  2**0
                  CONTENTS, READONLY
 23 .sysid_hash   00000004  00000000  00000000  00090da2  2**0
                  CONTENTS, READONLY
 24 .sysid_base   00000004  00000000  00000000  00090da6  2**0
                  CONTENTS, READONLY
 25 .sysid_time   00000004  00000000  00000000  00090daa  2**0
                  CONTENTS, READONLY
 26 .stderr_dev   0000000b  00000000  00000000  00090dae  2**0
                  CONTENTS, READONLY
 27 .stdin_dev    0000000b  00000000  00000000  00090db9  2**0
                  CONTENTS, READONLY
 28 .stdout_dev   0000000b  00000000  00000000  00090dc4  2**0
                  CONTENTS, READONLY
 29 .sopc_system_name 00000011  00000000  00000000  00090dcf  2**0
                  CONTENTS, READONLY
 30 .quartus_project_dir 00000057  00000000  00000000  00090de0  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     002a85f8  00000000  00000000  00090e37  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
86020000 l    d  .entry	00000000 .entry
80200020 l    d  .exceptions	00000000 .exceptions
80200244 l    d  .text	00000000 .text
8021a1fc l    d  .rodata	00000000 .rodata
8021aba0 l    d  .rwdata	00000000 .rwdata
8021c954 l    d  .bss	00000000 .bss
8021cf28 l    d  .onchip_memory	00000000 .onchip_memory
81200800 l    d  .descriptor_memory	00000000 .descriptor_memory
86020020 l    d  .ext_flash	00000000 .ext_flash
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../IWF_Ch_Testbench_bsp//obj/HAL/src/crt0.o
802002e8 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 ddr2.c
00000000 l    df *ABS*	00000000 iwf_simucam_dma.c
00000000 l    df *ABS*	00000000 ctrl_io_lvds.c
8021c8f8 l     O .rwdata	00000001 ucIoValue
80201754 l     F .text	00000074 bCtrlIoLvdsDrive
00000000 l    df *ABS*	00000000 data_buffers.c
00000000 l    df *ABS*	00000000 data_controller.c
8021c968 l     O .bss	00000004 viCh1HoldContext
8021c96c l     O .bss	00000004 viCh2HoldContext
8021c970 l     O .bss	00000004 viCh3HoldContext
8021c974 l     O .bss	00000004 viCh4HoldContext
8021c978 l     O .bss	00000004 viCh5HoldContext
8021c97c l     O .bss	00000004 viCh6HoldContext
8021c980 l     O .bss	00000004 viCh7HoldContext
8021c984 l     O .bss	00000004 viCh8HoldContext
00000000 l    df *ABS*	00000000 data_scheduler.c
00000000 l    df *ABS*	00000000 dcom_channel.c
00000000 l    df *ABS*	00000000 spw_controller.c
00000000 l    df *ABS*	00000000 i2c.c
00000000 l    df *ABS*	00000000 msgdma.c
80205bd8 l     F .text	00000134 msgdma_write_extended_descriptor
80205d0c l     F .text	0000015c msgdma_construct_extended_descriptor
80205e68 l     F .text	00000270 msgdma_descriptor_async_transfer
802060d8 l     F .text	000002fc msgdma_descriptor_sync_transfer
00000000 l    df *ABS*	00000000 reset.c
8020663c l     F .text	0000004c vRstcWriteReg
80206688 l     F .text	00000048 uliRstReadReg
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
8021a376 l     O .rodata	00000010 zeroes.4404
80208e28 l     F .text	000000bc __sbprintf
8021a386 l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
80209038 l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
8020ab68 l     F .text	00000008 __fp_unlock
8020ab7c l     F .text	0000019c __sinit.part.1
8020ad18 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
8021aba0 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 locale.c
8021afe4 l     O .rwdata	00000020 lc_ctype_charset
8021afc4 l     O .rwdata	00000020 lc_message_charset
8021b004 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mprec.c
8021a3b8 l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
8020dfcc l     F .text	000000fc __sprint_r.part.0
8021a4ec l     O .rodata	00000010 blanks.4348
8021a4dc l     O .rodata	00000010 zeroes.4349
8020f558 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_close.c
8021333c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
80213468 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
80213494 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
80213700 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_log_macro.o
802137e8 l       .text	00000000 tx_next_char
80213810 l       .text	00000000 end_tx
802137f0 l       .text	00000000 wait_tx_ready_loop
00000000 l    df *ABS*	00000000 alt_log_printf.c
00000000 l    df *ABS*	00000000 alt_lseek.c
8021429c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
80214548 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
8021c938 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
80214968 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
80214aa8 l     F .text	00000034 alt_dev_reg
8021b688 l     O .rwdata	00001060 jtag_uart_0
8021c6e8 l     O .rwdata	00000030 sgdma_rx
8021c718 l     O .rwdata	00000030 sgdma_tx
8021c748 l     O .rwdata	000000c4 rs232_uart
8021c80c l     O .rwdata	00000060 dma_DDR_M1
8021c86c l     O .rwdata	00000060 dma_DDR_M2
8021c8cc l     O .rwdata	0000002c Altera_UP_SD_Card_Avalon_Interface_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
80214ecc l     F .text	00000224 altera_avalon_jtag_uart_irq
802150f0 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_sgdma.c
80215728 l     F .text	0000003c alt_get_errno
80216358 l     F .text	000000bc alt_avalon_sgdma_irq
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
802164bc l     F .text	0000007c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
80216770 l     F .text	0000009c altera_avalon_uart_irq
8021680c l     F .text	000000e4 altera_avalon_uart_rxirq
802168f0 l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
80216a8c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
80216ca4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_msgdma.c
80216e8c l     F .text	0000003c alt_get_errno
80216ec8 l     F .text	00000094 alt_msgdma_write_standard_descriptor
80216f5c l     F .text	0000012c alt_msgdma_write_extended_descriptor
80217088 l     F .text	00000184 alt_msgdma_irq
8021720c l     F .text	0000008c alt_msgdma_construct_standard_descriptor
80217298 l     F .text	00000154 alt_msgdma_construct_extended_descriptor
802173ec l     F .text	000002d0 alt_msgdma_descriptor_async_transfer
802176bc l     F .text	00000378 alt_msgdma_descriptor_sync_transfer
80217d04 l     F .text	000000a4 alt_msgdma_construct_prefetcher_standard_descriptor
80217da8 l     F .text	00000194 alt_msgdma_construct_prefetcher_extended_descriptor
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
80218e5c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
8021932c l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
8021946c l     F .text	0000003c alt_get_errno
802194a8 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 strncpy.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
8021c9d0 g     O .bss	00000004 alt_instruction_exception_handler
80218c18 g     F .text	0000003c alt_msgdma_standard_descriptor_async_transfer
8020d610 g     F .text	00000074 _mprec_log10
802055f4 g     F .text	00000100 I2C_Read
8020d6fc g     F .text	0000008c __any_on
8020faf4 g     F .text	00000054 _isatty_r
80202f3c g     F .text	000001c0 vDctrInitIrq
8021a3c4 g     O .rodata	00000028 __mprec_tinytens
80201abc g     F .text	00000104 vDctrCh1HandleIrq
802143ac g     F .text	00000154 alt_main
80206aa8 g     F .text	000000c0 _puts_r
8021ce28 g     O .bss	00000100 alt_irq
8020fb48 g     F .text	00000060 _lseek_r
80203e14 g     F .text	000000a8 uliDschGetTime
8021c960 g     O .bss	00000004 EIdmaChBufferId
80204698 g     F .text	000000f4 bDcomInitCh
80211d40 g     F .text	00000088 .hidden __eqdf2
80201ecc g     F .text	00000104 vDctrCh5HandleIrq
80217ae4 g     F .text	00000058 alt_msgdma_construct_standard_mm_to_mm_descriptor
802020d4 g     F .text	00000104 vDctrCh7HandleIrq
8021cf28 g       *ABS*	00000000 __alt_heap_start
80206a6c g     F .text	0000003c printf
80215888 g     F .text	00000110 alt_avalon_sgdma_do_sync_transfer
8020fd60 g     F .text	0000009c _wcrtomb_r
80204dc8 g     F .text	000001d8 bSpwcSetTxTimecode
8020de8c g     F .text	0000005c __sseek
8020aeb8 g     F .text	00000010 __sinit
8020648c g     F .text	0000003c iMsgdmaExtendedDescriptorAsyncTransfer
8020fc08 g     F .text	00000140 __swbuf_r
80204b20 g     F .text	00000174 bSpwcGetLinkError
8020b980 g     F .text	0000007c _setlocale_r
8020ad20 g     F .text	00000068 __sfmoreglue
80214524 g     F .text	00000024 __malloc_unlock
80200fa4 g     F .text	00000078 uliXorshift32
802052ac g     F .text	000001f0 bSpwcInitCh
8021409c g     F .text	0000005c alt_log_jtag_uart_isr_proc
80215fa0 g     F .text	000003b8 alt_avalon_sgdma_construct_descriptor_burst
8020c508 g     F .text	0000015c memmove
8020aea0 g     F .text	00000018 _cleanup
8020c78c g     F .text	000000a8 _Balloc
80203fc4 g     F .text	00000108 bDschRunTimer
8021c988 g     O .bss	00000004 EDctrIrqFlags
80217a34 g     F .text	00000058 alt_msgdma_construct_standard_st_to_mm_descriptor
8021c958 g     O .bss	00000004 pxDmaM1Dev
8021c9ac g     O .bss	00000001 alt_log_write_on_flag
802013a8 g     F .text	00000224 bIdmaDmaM2Transfer
802040cc g     F .text	00000108 bDschStopTimer
802015cc g     F .text	00000034 bEnableIsoDrivers
80211dc8 g     F .text	000000dc .hidden __gtdf2
80219928 g     F .text	00000024 altera_nios2_gen2_irq_init
8021c964 g     O .bss	00000004 EDcomSpwCh
8021c9af g     O .bss	00000001 alt_log_jtag_uart_isr_on_flag
80205950 g     F .text	00000130 i2c_write
86020000 g     F .entry	00000000 __reset
802042dc g     F .text	000001cc bDschInitCh
80215af0 g     F .text	00000078 alt_avalon_sgdma_construct_stream_to_mem_desc_burst
802068ac g     F .text	00000048 uliReadReg
80201dc8 g     F .text	00000104 vDctrCh4HandleIrq
8020fa98 g     F .text	0000005c _fstat_r
80201cc4 g     F .text	00000104 vDctrCh3HandleIrq
8021c9a4 g     O .bss	00000004 errno
8020de08 g     F .text	00000008 __seofread
8021cdfc g     O .bss	00000011 alt_log_write_buf
8020101c g     F .text	000000b4 bIdmaInitM1Dma
80202720 g     F .text	0000009c vDctrCh8IrqFlagClr
8021c9c0 g     O .bss	00000004 alt_argv
802248f8 g       *ABS*	00000000 _gp
80214938 g     F .text	00000030 usleep
8020254c g     F .text	0000009c vDctrCh5IrqFlagClr
80218554 g     F .text	000000d4 alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits
8021b46c g     O .rwdata	00000180 alt_fd_list
8021b608 g     O .rwdata	0000001d alt_log_msg_alt_main
802025e8 g     F .text	0000009c vDctrCh6IrqFlagClr
8021c9ae g     O .bss	00000001 alt_log_jtag_uart_alarm_on_flag
80218ffc g     F .text	00000090 alt_find_dev
802068f4 g     F .text	00000148 memcpy
8020ab70 g     F .text	0000000c _cleanup_r
8021302c g     F .text	000000dc .hidden __floatsidf
802193f0 g     F .text	0000007c alt_io_redirect
80211ea4 g     F .text	000000f4 .hidden __ltdf2
8021a1fc g       *ABS*	00000000 __DTOR_END__
80218974 g     F .text	0000008c alt_msgdma_start_prefetcher_with_extd_desc_list
80218c54 g     F .text	0000003c alt_msgdma_extended_descriptor_async_transfer
80218bc4 g     F .text	00000054 alt_msgdma_register_callback
80206b68 g     F .text	00000014 puts
80219af8 g     F .text	0000009c alt_exception_cause_generated_bad_addr
8020dcec g     F .text	00000074 __fpclassifyd
8020d56c g     F .text	000000a4 __ratio
8020f53c g     F .text	0000001c __vfiprintf_internal
80215be8 g     F .text	0000008c alt_avalon_sgdma_construct_mem_to_stream_desc_burst
802152e8 g     F .text	0000021c altera_avalon_jtag_uart_read
80218234 g     F .text	000000f0 alt_msgdma_prefetcher_add_standard_desc_to_list
80206a3c g     F .text	00000030 _printf_r
80210af0 g     F .text	00000064 .hidden __udivsi3
8021373c g     F .text	000000a4 isatty
8021a414 g     O .rodata	000000c8 __mprec_tens
8020b9fc g     F .text	0000000c __locale_charset
802056f4 g     F .text	00000158 I2C_MultipleRead
80214230 g     F .text	0000006c alt_log_system_clock
8021c9a0 g     O .bss	00000004 __malloc_top_pad
8021c908 g     O .rwdata	00000004 __mb_cur_max
8020ba2c g     F .text	0000000c _localeconv_r
802065d4 g     F .text	00000068 vRstcHoldDeviceReset
8020cb98 g     F .text	0000003c __i2b
8020b33c g     F .text	000004bc __sfvwrite_r
80215d20 g     F .text	0000005c alt_avalon_sgdma_stop
80213e70 g     F .text	00000058 alt_log_printf_proc
8020dd60 g     F .text	00000054 _sbrk_r
8021c9b0 g     O .bss	00000001 alt_log_jtag_uart_startup_info_on_flag
8020fba8 g     F .text	00000060 _read_r
80218e34 g     F .text	00000028 alt_dcache_flush
80200dd0 g     F .text	000001d4 bDdr2MemoryRandomReadTest
8021c928 g     O .rwdata	00000004 alt_max_fd
8020f78c g     F .text	000000f0 _fclose_r
8020ab38 g     F .text	00000030 fflush
8021c99c g     O .bss	00000004 __malloc_max_sbrked_mem
80213580 g     F .text	00000180 alt_irq_register
8020549c g     F .text	00000080 I2C_TestAdress
80210bac g     F .text	000008ac .hidden __adddf3
8021ce10 g     O .bss	00000018 alt_log_jtag_uart_alarm_1
80201bc0 g     F .text	00000104 vDctrCh2HandleIrq
8020d314 g     F .text	0000010c __b2d
80217f94 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor
802104c0 g     F .text	00000538 .hidden __umoddi3
802142d8 g     F .text	000000d4 lseek
80204c94 g     F .text	00000134 bSpwcGetLinkStatus
80201fd0 g     F .text	00000104 vDctrCh6HandleIrq
8021c900 g     O .rwdata	00000004 _global_impure_ptr
8020d788 g     F .text	00000564 _realloc_r
8021cf28 g       *ABS*	00000000 __bss_end
8021923c g     F .text	000000f0 alt_iic_isr_register
80215764 g     F .text	00000124 alt_avalon_sgdma_do_async_transfer
80214830 g     F .text	00000108 alt_tick
80206504 g     F .text	00000064 vRstcSimucamReset
80218a58 g     F .text	0000016c alt_msgdma_init
8020ff48 g     F .text	00000578 .hidden __udivdi3
8020f9f4 g     F .text	00000024 _fputwc_r
8021a3ec g     O .rodata	00000028 __mprec_bigtens
8020c97c g     F .text	00000104 __s2b
80213108 g     F .text	000000a8 .hidden __floatunsidf
8021c9b4 g     O .bss	00000004 alt_system_clock_in_sec
80214050 g     F .text	0000004c alt_log_jtag_uart_startup_info
8020d054 g     F .text	00000060 __mcmp
802166c4 g     F .text	000000ac altera_avalon_uart_init
80218ccc g     F .text	0000003c alt_msgdma_extended_descriptor_sync_transfer
8020aed8 g     F .text	00000018 __fp_lock_all
802191f0 g     F .text	0000004c alt_ic_irq_enabled
8020551c g     F .text	000000d8 I2C_Write
80214794 g     F .text	0000009c alt_alarm_stop
8021c9ad g     O .bss	00000001 alt_log_sys_clk_on_flag
81200800 g       *ABS*	00000000 __alt_mem_descriptor_memory
8021c9a8 g     O .bss	00000004 alt_irq_active
802050dc g     F .text	000001d0 bSpwcGetRxTimecode
802000fc g     F .exceptions	000000d4 alt_irq_handler
802138c0 g     F .text	000005b0 alt_log_private_printf
80204fa0 g     F .text	0000013c bSpwcGetTxTimecode
8021b444 g     O .rwdata	00000028 alt_dev_null
80217bcc g     F .text	00000090 alt_msgdma_construct_extended_mm_to_st_descriptor
8021b5ec g     O .rwdata	00000019 alt_log_msg_bss
80215d7c g     F .text	00000064 alt_avalon_sgdma_check_descriptor_status
8020584c g     F .text	0000008c i2c_start
802188e8 g     F .text	0000008c alt_msgdma_start_prefetcher_with_std_desc_list
80213448 g     F .text	00000020 alt_dcache_flush_all
8020ca80 g     F .text	00000068 __hi0bits
80212fac g     F .text	00000080 .hidden __fixdfsi
8021c8fa g     O .rwdata	00000002 cuiDataBufferSize
80200000 g       *ABS*	00000000 __alt_mem_onchip_memory
8021c920 g     O .rwdata	00000008 alt_dev_list
802149a4 g     F .text	00000104 write
80215ec0 g     F .text	00000080 alt_avalon_sgdma_enable_desc_poll
80219c5c g     F .text	000000a0 _putc_r
8020299c g     F .text	000000f0 vDctrCh3IrqFlag
802134d0 g     F .text	000000b0 fstat
80211ea4 g     F .text	000000f4 .hidden __ledf2
802044a8 g     F .text	000001f0 bDcomSetGlobalIrqEn
8020cdcc g     F .text	00000140 __pow5mult
8020e0e0 g     F .text	0000145c ___vfiprintf_internal_r
8021c994 g     O .bss	00000004 __nlocale_changed
80210b54 g     F .text	00000058 .hidden __umodsi3
80215b68 g     F .text	00000080 alt_avalon_sgdma_construct_mem_to_stream_desc
80217fec g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor
80215c74 g     F .text	00000054 alt_avalon_sgdma_register_callback
8021cf28 g       *ABS*	00000000 end
802041d4 g     F .text	00000108 bDschClrTimer
80216ce0 g     F .text	000001ac altera_avalon_uart_write
80213814 g     F .text	0000004c alt_log_txchar
802035b4 g     F .text	000000f8 bDctrGetControllerConfig
80214d8c g     F .text	00000140 altera_avalon_jtag_uart_init
802001d0 g     F .exceptions	00000074 alt_instruction_exception_entry
8021a1fc g       *ABS*	00000000 __CTOR_LIST__
802e0000 g       *ABS*	00000000 __alt_stack_pointer
80215f40 g     F .text	00000060 alt_avalon_sgdma_disable_desc_poll
80200bec g     F .text	000001e4 bDdr2MemoryRandomWriteTest
80216538 g     F .text	0000007c alt_avalon_timer_sc_init
80216614 g     F .text	00000060 altera_avalon_uart_write_fd
802131b0 g     F .text	00000064 .hidden __clzsi2
80216674 g     F .text	00000050 altera_avalon_uart_close_fd
80215504 g     F .text	00000224 altera_avalon_jtag_uart_write
80215998 g     F .text	00000074 alt_avalon_sgdma_construct_mem_to_mem_desc
8020aec8 g     F .text	00000004 __sfp_lock_acquire
8020c424 g     F .text	000000e4 memchr
80206c14 g     F .text	000021f8 ___vfprintf_internal_r
80215a90 g     F .text	00000060 alt_avalon_sgdma_construct_stream_to_mem_desc
8020b02c g     F .text	00000310 _free_r
802196c0 g     F .text	0000022c alt_printf
80202684 g     F .text	0000009c vDctrCh7IrqFlagClr
8020ba08 g     F .text	00000010 __locale_mb_cur_max
80219fc8 g     F .text	00000180 __call_exitprocs
8021c990 g     O .bss	00000004 __mlocale_changed
8021c90c g     O .rwdata	00000004 __malloc_sbrk_base
80200244 g     F .text	000000a8 _start
8021c9c8 g     O .bss	00000004 _alt_tick_rate
80215de0 g     F .text	00000054 alt_avalon_sgdma_open
802022dc g     F .text	0000009c vDctrCh1IrqFlagClr
8020cf0c g     F .text	00000148 __lshift
80217a8c g     F .text	00000058 alt_msgdma_construct_standard_mm_to_st_descriptor
80203b88 g     F .text	00000178 bDschGetTimerStatus
8021c9cc g     O .bss	00000004 _alt_nticks
80214584 g     F .text	000000fc read
80214b14 g     F .text	00000114 alt_sys_init
802004a0 g     F .text	00000108 bDdr2EepromDump
80219eb0 g     F .text	00000118 __register_exitproc
802137e0 g       .text	00000000 tx_log_str
8020cbd4 g     F .text	000001f8 __multiply
80215190 g     F .text	00000068 altera_avalon_jtag_uart_close
80219dc4 g     F .text	000000ec strncpy
8021c9d4 g     O .bss	00000028 __malloc_current_mallinfo
8020d420 g     F .text	0000014c __d2b
8020118c g     F .text	0000021c bIdmaDmaM1Transfer
8021c934 g     O .rwdata	00000004 alt_log_boot_on_flag
80214c28 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
80219a54 g     F .text	000000a4 alt_get_fd
8020478c g     F .text	0000021c bSpwcSetLink
80213214 g     F .text	00000128 alt_busy_sleep
8020f674 g     F .text	00000054 _close_r
80213f60 g     F .text	000000f0 alt_log_jtag_uart_print_control_reg
80217f3c g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor
80219be0 g     F .text	0000007c memcmp
80214ce8 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
802017c8 g     F .text	00000154 bDatbGetBuffersStatus
8021cf28 g       *ABS*	00000000 __alt_stack_base
80214d38 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
80218044 g     F .text	000000a0 alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor
80208ee4 g     F .text	00000154 __swsetup_r
80211458 g     F .text	000008e8 .hidden __divdf3
8020ad88 g     F .text	00000118 __sfp
8020d684 g     F .text	00000078 __copybits
8021b03c g     O .rwdata	00000408 __malloc_av_
8020aed4 g     F .text	00000004 __sinit_lock_release
8021c954 g     O .bss	00000004 uliInitialState
802058d8 g     F .text	00000078 i2c_stop
80211f98 g     F .text	00000718 .hidden __muldf3
8020ddb4 g     F .text	00000054 __sread
8021c8fc g     O .rwdata	00000001 cucDctrIrqFlagsQtd
8021994c g     F .text	00000108 alt_find_file
80202e4c g     F .text	000000f0 vDctrCh8IrqFlag
80202b7c g     F .text	000000f0 vDctrCh5IrqFlag
80218e98 g     F .text	000000a4 alt_dev_llist_insert
80214500 g     F .text	00000024 __malloc_lock
802146e4 g     F .text	000000b0 sbrk
80203874 g     F .text	000001e4 bDschSetTimerConfig
80215cc8 g     F .text	00000058 alt_avalon_sgdma_start
8020aadc g     F .text	0000005c _fflush_r
8020f6c8 g     F .text	000000c4 _calloc_r
80203450 g     F .text	00000164 bDctrSetControllerConfig
8021c954 g       *ABS*	00000000 __bss_start
8020c664 g     F .text	00000128 memset
80218a00 g     F .text	00000058 alt_msgdma_open
802066d0 g     F .text	000001dc main
8021c9c4 g     O .bss	00000004 alt_envp
8021c998 g     O .bss	00000004 __malloc_max_total_mem
80218324 g     F .text	00000198 alt_msgdma_prefetcher_add_extended_desc_to_list
80214c88 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
80205a80 g     F .text	00000158 i2c_read
8020fd48 g     F .text	00000018 __swbuf
802010d0 g     F .text	000000bc bIdmaInitM2Dma
80201600 g     F .text	00000034 bDisableIsoDrivers
8021c944 g     O .rwdata	00000008 alt_sgdma_list
802021d8 g     F .text	00000104 vDctrCh8HandleIrq
8020dee8 g     F .text	00000008 __sclose
802e0000 g       *ABS*	00000000 __alt_heap_limit
8020f87c g     F .text	00000014 fclose
80209238 g     F .text	00001688 _dtoa_r
80218628 g     F .text	000002c0 alt_msgdma_start_prefetcher_with_list_addr
8020bc18 g     F .text	0000080c _malloc_r
8020febc g     F .text	00000030 __ascii_wctomb
8021c92c g     O .rwdata	00000004 alt_errno
8021817c g     F .text	000000b8 alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor
802049a8 g     F .text	00000178 bSpwcGetLink
80213ec8 g     F .text	00000098 altera_avalon_jtag_uart_report_log
8020b7f8 g     F .text	000000c4 _fwalk
80219cfc g     F .text	000000c8 putc
802109f8 g     F .text	00000084 .hidden __divsi3
8021b65c g     O .rwdata	0000002a alt_log_msg_cache
8020af08 g     F .text	00000124 _malloc_trim_r
8021a1fc g       *ABS*	00000000 __CTOR_END__
802002ec g     F .text	000001b4 bDdr2EepromTest
8020def0 g     F .text	000000dc strcmp
8021a1fc g       *ABS*	00000000 __DTOR_LIST__
80211d40 g     F .text	00000088 .hidden __nedf2
802036ac g     F .text	000001c8 bDctrInitCh
80214adc g     F .text	00000038 alt_irq_init
80214680 g     F .text	00000064 alt_release_fd
80218c90 g     F .text	0000003c alt_msgdma_standard_descriptor_sync_transfer
8021b628 g     O .rwdata	00000031 alt_log_msg_stackpointer
8021a4fc g     O .rodata	00000100 .hidden __clz_tab
80200624 g     F .text	00000358 bDdr2MemoryWriteTest
802024b0 g     F .text	0000009c vDctrCh4IrqFlagClr
8021c98c g     O .bss	00000004 _PathLocale
802063d4 g     F .text	000000b8 iMsgdmaConstructExtendedMmToMmDescriptor
80219b94 g     F .text	00000014 atexit
8020f614 g     F .text	00000060 _write_r
80206568 g     F .text	0000006c vRstcReleaseDeviceReset
8020ba38 g     F .text	00000018 setlocale
802180e4 g     F .text	00000098 alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor
8021c904 g     O .rwdata	00000004 _impure_ptr
8021c9bc g     O .bss	00000004 alt_argc
8020a8c0 g     F .text	0000021c __sflush_r
80218f9c g     F .text	00000060 _do_dtors
8020ba24 g     F .text	00000008 __locale_cjk_lang
80203260 g     F .text	000000f8 bDctrGetIrqControl
80201634 g     F .text	00000034 bEnableLvdsBoard
80202414 g     F .text	0000009c vDctrCh3IrqFlagClr
8020169c g     F .text	000000b8 bSetPreEmphasys
80200020 g       .exceptions	00000000 alt_irq_entry
8020d2b0 g     F .text	00000064 __ulp
8020aef0 g     F .text	00000018 __fp_unlock_all
8020191c g     F .text	000001a0 bDatbInitCh
8021c918 g     O .rwdata	00000008 alt_fs_list
8021c9fc g     O .bss	00000400 xSZData
8020ba50 g     F .text	0000000c localeconv
80202a8c g     F .text	000000f0 vDctrCh4IrqFlag
8021c9b8 g     O .bss	00000004 alt_log_sys_clk_count
802140f8 g     F .text	00000138 alt_log_write
8021908c g     F .text	00000050 alt_ic_isr_register
8021c954 g       *ABS*	00000000 _edata
802165b4 g     F .text	00000060 altera_avalon_uart_read_fd
8021cf28 g       *ABS*	00000000 _end
802005a8 g     F .text	0000007c bDdr2SwitchMemory
8020f890 g     F .text	00000164 __fputwc
802151f8 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
80219164 g     F .text	0000008c alt_ic_irq_disable
80215e34 g     F .text	0000008c alt_avalon_sgdma_construct_descriptor
8020de10 g     F .text	0000007c __swrite
8021c910 g     O .rwdata	00000004 __malloc_trim_threshold
8020ba18 g     F .text	0000000c __locale_msgcharset
802064c8 g     F .text	0000003c iMsgdmaExtendedDescriptorSyncTransfer
80219ba8 g     F .text	00000038 exit
8020b8bc g     F .text	000000c4 _fwalk_reent
802184bc g     F .text	00000098 alt_msgdma_prefetcher_set_std_list_own_by_hw_bits
8020d0b4 g     F .text	000001fc __mdiff
80210a7c g     F .text	00000074 .hidden __modsi3
802e0000 g       *ABS*	00000000 __alt_data_end
80200020 g     F .exceptions	00000000 alt_exception
8020aecc g     F .text	00000004 __sfp_lock_release
80217c5c g     F .text	000000a8 alt_msgdma_construct_extended_mm_to_mm_descriptor
8020097c g     F .text	00000270 bDdr2MemoryReadTest
84000000 g       *ABS*	00000000 __alt_mem_ext_flash
80217b3c g     F .text	00000090 alt_msgdma_construct_extended_st_to_mm_descriptor
80216a38 g     F .text	00000054 altera_avalon_uart_close
8021a148 g     F .text	000000b4 _exit
80218d08 g     F .text	0000012c alt_alarm_start
8020ba5c g     F .text	000001bc __smakebuf_r
8021c94c g     O .rwdata	00000008 alt_msgdma_list
80206b7c g     F .text	00000098 strlen
8021956c g     F .text	00000154 open
802027bc g     F .text	000000f0 vDctrCh1IrqFlag
80211dc8 g     F .text	000000dc .hidden __gedf2
802198ec g     F .text	0000003c alt_putchar
8021c914 g     O .rwdata	00000004 __wctomb
80202c6c g     F .text	000000f0 vDctrCh6IrqFlag
8020e0c8 g     F .text	00000018 __sprint_r
80203ebc g     F .text	00000108 bDschStartTimer
802030fc g     F .text	00000164 bDctrSetIrqControl
802028ac g     F .text	000000f0 vDctrCh2IrqFlag
8021c95c g     O .bss	00000004 pxDmaM2Dev
80203a58 g     F .text	00000130 bDschGetTimerConfig
80203358 g     F .text	000000f8 bDctrGetIrqFlags
8021c930 g     O .rwdata	00000004 alt_priority_mask
80201668 g     F .text	00000034 bDisableLvdsBoard
802190dc g     F .text	00000088 alt_ic_irq_enable
80208e0c g     F .text	0000001c __vfprintf_internal
80203d00 g     F .text	00000114 bDschSetTime
80216ac8 g     F .text	000001dc altera_avalon_uart_read
8020feec g     F .text	0000005c _wctomb_r
80202378 g     F .text	0000009c vDctrCh2IrqFlagClr
80215a0c g     F .text	00000084 alt_avalon_sgdma_construct_mem_to_mem_desc_burst
802126b0 g     F .text	000008fc .hidden __subdf3
8020cae8 g     F .text	000000b0 __lo0bits
8021c93c g     O .rwdata	00000008 alt_alarm_list
80218f3c g     F .text	00000060 _do_ctors
8020fdfc g     F .text	000000c0 wcrtomb
80213378 g     F .text	000000d0 close
80213860 g     F .text	00000060 alt_log_repchar
80202d5c g     F .text	000000f0 vDctrCh7IrqFlag
80216414 g     F .text	000000a8 alt_avalon_sgdma_init
8020fa18 g     F .text	00000080 fputwc
8020aed0 g     F .text	00000004 __sinit_lock_acquire
8020c85c g     F .text	00000120 __multadd
8020c834 g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

80200020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
80200020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
80200024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
80200028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
8020002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
80200030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
80200034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
80200038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
8020003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
80200040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
80200044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
80200048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
8020004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
80200050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
80200054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
80200058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
8020005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
80200060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
80200064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
80200068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
8020006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
80200070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
80200074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
80200078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
8020007c:	10000326 	beq	r2,zero,8020008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
80200080:	20000226 	beq	r4,zero,8020008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
80200084:	02000fc0 	call	802000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
80200088:	00000706 	br	802000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
8020008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
80200090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
80200094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
80200098:	02001d00 	call	802001d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
8020009c:	1000021e 	bne	r2,zero,802000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
802000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
802000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
802000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
802000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
802000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
802000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
802000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
802000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
802000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
802000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
802000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
802000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
802000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
802000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
802000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
802000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
802000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
802000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
802000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
802000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
802000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
802000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
802000f8:	ef80083a 	eret

802000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
802000fc:	defff904 	addi	sp,sp,-28
80200100:	dfc00615 	stw	ra,24(sp)
80200104:	df000515 	stw	fp,20(sp)
80200108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
8020010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
80200110:	0005313a 	rdctl	r2,ipending
80200114:	e0bffe15 	stw	r2,-8(fp)

  return active;
80200118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
8020011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
80200120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
80200124:	00800044 	movi	r2,1
80200128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
8020012c:	e0fffb17 	ldw	r3,-20(fp)
80200130:	e0bffc17 	ldw	r2,-16(fp)
80200134:	1884703a 	and	r2,r3,r2
80200138:	10001426 	beq	r2,zero,8020018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
8020013c:	00a008b4 	movhi	r2,32802
80200140:	10b38a04 	addi	r2,r2,-12760
80200144:	e0fffd17 	ldw	r3,-12(fp)
80200148:	180690fa 	slli	r3,r3,3
8020014c:	10c5883a 	add	r2,r2,r3
80200150:	10c00017 	ldw	r3,0(r2)
80200154:	00a008b4 	movhi	r2,32802
80200158:	10b38a04 	addi	r2,r2,-12760
8020015c:	e13ffd17 	ldw	r4,-12(fp)
80200160:	200890fa 	slli	r4,r4,3
80200164:	1105883a 	add	r2,r2,r4
80200168:	10800104 	addi	r2,r2,4
8020016c:	10800017 	ldw	r2,0(r2)
80200170:	1009883a 	mov	r4,r2
80200174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
80200178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
8020017c:	0005313a 	rdctl	r2,ipending
80200180:	e0bfff15 	stw	r2,-4(fp)

  return active;
80200184:	e0bfff17 	ldw	r2,-4(fp)
80200188:	00000706 	br	802001a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
8020018c:	e0bffc17 	ldw	r2,-16(fp)
80200190:	1085883a 	add	r2,r2,r2
80200194:	e0bffc15 	stw	r2,-16(fp)
      i++;
80200198:	e0bffd17 	ldw	r2,-12(fp)
8020019c:	10800044 	addi	r2,r2,1
802001a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
802001a4:	003fe106 	br	8020012c <__reset+0xfa1e012c>

    active = alt_irq_pending ();
802001a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
802001ac:	e0bffb17 	ldw	r2,-20(fp)
802001b0:	103fdb1e 	bne	r2,zero,80200120 <__reset+0xfa1e0120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
802001b4:	0001883a 	nop
}
802001b8:	0001883a 	nop
802001bc:	e037883a 	mov	sp,fp
802001c0:	dfc00117 	ldw	ra,4(sp)
802001c4:	df000017 	ldw	fp,0(sp)
802001c8:	dec00204 	addi	sp,sp,8
802001cc:	f800283a 	ret

802001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
802001d0:	defffb04 	addi	sp,sp,-20
802001d4:	dfc00415 	stw	ra,16(sp)
802001d8:	df000315 	stw	fp,12(sp)
802001dc:	df000304 	addi	fp,sp,12
802001e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
802001e4:	000531fa 	rdctl	r2,exception
802001e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
802001ec:	e0bffd17 	ldw	r2,-12(fp)
802001f0:	10801f0c 	andi	r2,r2,124
802001f4:	1004d0ba 	srli	r2,r2,2
802001f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
802001fc:	0005333a 	rdctl	r2,badaddr
80200200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
80200204:	d0a03617 	ldw	r2,-32552(gp)
80200208:	10000726 	beq	r2,zero,80200228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
8020020c:	d0a03617 	ldw	r2,-32552(gp)
80200210:	e0fffd17 	ldw	r3,-12(fp)
80200214:	e1bffe17 	ldw	r6,-8(fp)
80200218:	e17fff17 	ldw	r5,-4(fp)
8020021c:	1809883a 	mov	r4,r3
80200220:	103ee83a 	callr	r2
80200224:	00000206 	br	80200230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
80200228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
8020022c:	0005883a 	mov	r2,zero
}
80200230:	e037883a 	mov	sp,fp
80200234:	dfc00117 	ldw	ra,4(sp)
80200238:	df000017 	ldw	fp,0(sp)
8020023c:	dec00204 	addi	sp,sp,8
80200240:	f800283a 	ret

Disassembly of section .text:

80200244 <_start>:
    .int 2, 1, 0b, 1b
    .popsection
#endif /* Initialize Data Cache */

    /* Log that caches have been initialized. */
    ALT_LOG_PUTS(alt_log_msg_cache)
80200244:	012008b4 	movhi	r4,32802
80200248:	21324d04 	addi	r4,r4,-14028
8020024c:	21400037 	ldwio	r5,0(r4)
80200250:	01400326 	beq	zero,r5,80200260 <_start+0x1c>
80200254:	012008b4 	movhi	r4,32802
80200258:	212d9704 	addi	r4,r4,-18852
8020025c:	02137e00 	call	802137e0 <tx_log_str>

    /* Log that the stack pointer is about to be setup. */
    ALT_LOG_PUTS(alt_log_msg_stackpointer)
80200260:	012008b4 	movhi	r4,32802
80200264:	21324d04 	addi	r4,r4,-14028
80200268:	21400037 	ldwio	r5,0(r4)
8020026c:	01400326 	beq	zero,r5,8020027c <_start+0x38>
80200270:	012008b4 	movhi	r4,32802
80200274:	212d8a04 	addi	r4,r4,-18904
80200278:	02137e00 	call	802137e0 <tx_log_str>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
8020027c:	06e00bb4 	movhi	sp,32814
    ori sp, sp, %lo(__alt_stack_pointer)
80200280:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
80200284:	06a008b4 	movhi	gp,32802
    ori gp, gp, %lo(_gp)
80200288:	d6923e14 	ori	gp,gp,18680
 * by the linker script. They mark the begining and the end of the bss
 * region. The linker script guarantees that these values are word aligned.
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)
8020028c:	012008b4 	movhi	r4,32802
80200290:	21324d04 	addi	r4,r4,-14028
80200294:	21400037 	ldwio	r5,0(r4)
80200298:	01400326 	beq	zero,r5,802002a8 <_start+0x64>
8020029c:	012008b4 	movhi	r4,32802
802002a0:	212d7b04 	addi	r4,r4,-18964
802002a4:	02137e00 	call	802137e0 <tx_log_str>

    movhi r2, %hi(__bss_start)
802002a8:	00a00874 	movhi	r2,32801
    ori r2, r2, %lo(__bss_start)
802002ac:	10b25514 	ori	r2,r2,51540

    movhi r3, %hi(__bss_end)
802002b0:	00e00874 	movhi	r3,32801
    ori r3, r3, %lo(__bss_end)
802002b4:	18f3ca14 	ori	r3,r3,53032

    beq r2, r3, 1f
802002b8:	10c00326 	beq	r2,r3,802002c8 <_start+0x84>

0:
    stw zero, (r2)
802002bc:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
802002c0:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
802002c4:	10fffd36 	bltu	r2,r3,802002bc <__reset+0xfa1e02bc>

    ldw   et, %gprel(alt_stack_limit_value)(gp)
#endif

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)
802002c8:	012008b4 	movhi	r4,32802
802002cc:	21324d04 	addi	r4,r4,-14028
802002d0:	21400037 	ldwio	r5,0(r4)
802002d4:	01400326 	beq	zero,r5,802002e4 <_start+0xa0>
802002d8:	012008b4 	movhi	r4,32802
802002dc:	212d8204 	addi	r4,r4,-18936
802002e0:	02137e00 	call	802137e0 <tx_log_str>

    /* Call the C entry point. It should never return. */
    call alt_main
802002e4:	02143ac0 	call	802143ac <alt_main>

802002e8 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
802002e8:	003fff06 	br	802002e8 <__reset+0xfa1e02e8>

802002ec <bDdr2EepromTest>:
 * @param [in] MemoryId  ID da mmoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2EepromTest(alt_u8 ucMemoryId) {
802002ec:	defff604 	addi	sp,sp,-40
802002f0:	dfc00915 	stw	ra,36(sp)
802002f4:	df000815 	stw	fp,32(sp)
802002f8:	df000804 	addi	fp,sp,32
802002fc:	2005883a 	mov	r2,r4
80200300:	e0bfff05 	stb	r2,-4(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 EEPROM Test =====\n");
	debug(fp, cDebugBuffer);
#endif
	const alt_u8 cucDeviceAddr = DDR2_EEPROM_I2C_ADDRESS;
80200304:	00bfe804 	movi	r2,-96
80200308:	e0bffd05 	stb	r2,-12(fp)
	bool bSuccess = FALSE;
8020030c:	e03ff915 	stw	zero,-28(fp)
	alt_u32 uliI2cSclBase;
	alt_u32 uliI2cSdaBase;
	int iI;

	switch (ucMemoryId) {
80200310:	e0bfff03 	ldbu	r2,-4(fp)
80200314:	10000326 	beq	r2,zero,80200324 <bDdr2EepromTest+0x38>
80200318:	10800060 	cmpeqi	r2,r2,1
8020031c:	10000a1e 	bne	r2,zero,80200348 <bDdr2EepromTest+0x5c>
80200320:	00001206 	br	8020036c <bDdr2EepromTest+0x80>
	case DDR2_M1_ID:
		uliI2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
80200324:	00a08034 	movhi	r2,33280
80200328:	10828004 	addi	r2,r2,2560
8020032c:	e0bffa15 	stw	r2,-24(fp)
		uliI2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
80200330:	00a08034 	movhi	r2,33280
80200334:	10828404 	addi	r2,r2,2576
80200338:	e0bffb15 	stw	r2,-20(fp)
		bSuccess = TRUE;
8020033c:	00800044 	movi	r2,1
80200340:	e0bff915 	stw	r2,-28(fp)
		break;
80200344:	00000c06 	br	80200378 <bDdr2EepromTest+0x8c>
	case DDR2_M2_ID:
		uliI2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
80200348:	00a08034 	movhi	r2,33280
8020034c:	10825c04 	addi	r2,r2,2416
80200350:	e0bffa15 	stw	r2,-24(fp)
		uliI2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;
80200354:	00a08034 	movhi	r2,33280
80200358:	10826004 	addi	r2,r2,2432
8020035c:	e0bffb15 	stw	r2,-20(fp)
		bSuccess = TRUE;
80200360:	00800044 	movi	r2,1
80200364:	e0bff915 	stw	r2,-28(fp)
		break;
80200368:	00000306 	br	80200378 <bDdr2EepromTest+0x8c>
	default:
		bSuccess = FALSE;
8020036c:	e03ff915 	stw	zero,-28(fp)
		sprintf(cDebugBuffer,
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
		;
#endif
		return bSuccess;
80200370:	e0bff917 	ldw	r2,-28(fp)
80200374:	00004506 	br	8020048c <bDdr2EepromTest+0x1a0>
	alt_u8 ucControlAddr, ucValue;
#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 EEPROM Read Test\n");
	debug(fp, cDebugBuffer);
#endif
	usleep(20 * 1000);
80200378:	01138804 	movi	r4,20000
8020037c:	02149380 	call	80214938 <usleep>
	for (iI = 0; iI < 256 && bSuccess; iI++) {
80200380:	e03ffc15 	stw	zero,-16(fp)
80200384:	00001206 	br	802003d0 <bDdr2EepromTest+0xe4>
		ucControlAddr = iI;
80200388:	e0bffc17 	ldw	r2,-16(fp)
8020038c:	e0bffd45 	stb	r2,-11(fp)
		bSuccess = I2C_Read(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
80200390:	e0bffd03 	ldbu	r2,-12(fp)
80200394:	10c03fcc 	andi	r3,r2,255
80200398:	18c0201c 	xori	r3,r3,128
8020039c:	18ffe004 	addi	r3,r3,-128
802003a0:	e13ffd43 	ldbu	r4,-11(fp)
802003a4:	e0bffe04 	addi	r2,fp,-8
802003a8:	d8800015 	stw	r2,0(sp)
802003ac:	200f883a 	mov	r7,r4
802003b0:	180d883a 	mov	r6,r3
802003b4:	e17ffb17 	ldw	r5,-20(fp)
802003b8:	e13ffa17 	ldw	r4,-24(fp)
802003bc:	02055f40 	call	802055f4 <I2C_Read>
802003c0:	e0bff915 	stw	r2,-28(fp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 EEPROM Read Test\n");
	debug(fp, cDebugBuffer);
#endif
	usleep(20 * 1000);
	for (iI = 0; iI < 256 && bSuccess; iI++) {
802003c4:	e0bffc17 	ldw	r2,-16(fp)
802003c8:	10800044 	addi	r2,r2,1
802003cc:	e0bffc15 	stw	r2,-16(fp)
802003d0:	e0bffc17 	ldw	r2,-16(fp)
802003d4:	10804008 	cmpgei	r2,r2,256
802003d8:	1000021e 	bne	r2,zero,802003e4 <bDdr2EepromTest+0xf8>
802003dc:	e0bff917 	ldw	r2,-28(fp)
802003e0:	103fe91e 	bne	r2,zero,80200388 <__reset+0xfa1e0388>

#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 EEPROM Write Test\n");
	debug(fp, cDebugBuffer);
#endif
	alt_u8 ucWriteData = 0x12, ucTestAddr = 128;
802003e4:	00800484 	movi	r2,18
802003e8:	e0bffd85 	stb	r2,-10(fp)
802003ec:	00bfe004 	movi	r2,-128
802003f0:	e0bffdc5 	stb	r2,-9(fp)
	alt_u8 ucReadData;
	usleep(20 * 1000);
802003f4:	01138804 	movi	r4,20000
802003f8:	02149380 	call	80214938 <usleep>
	bSuccess = I2C_Write(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
802003fc:	e0bffd03 	ldbu	r2,-12(fp)
80200400:	10c03fcc 	andi	r3,r2,255
80200404:	18c0201c 	xori	r3,r3,128
80200408:	18ffe004 	addi	r3,r3,-128
8020040c:	e13ffdc3 	ldbu	r4,-9(fp)
80200410:	e0bffd83 	ldbu	r2,-10(fp)
80200414:	d8800015 	stw	r2,0(sp)
80200418:	200f883a 	mov	r7,r4
8020041c:	180d883a 	mov	r6,r3
80200420:	e17ffb17 	ldw	r5,-20(fp)
80200424:	e13ffa17 	ldw	r4,-24(fp)
80200428:	020551c0 	call	8020551c <I2C_Write>
8020042c:	e0bff915 	stw	r2,-28(fp)
			ucTestAddr, ucWriteData);
	if (!bSuccess) {
80200430:	e0bff917 	ldw	r2,-28(fp)
80200434:	10001426 	beq	r2,zero,80200488 <bDdr2EepromTest+0x19c>
#if DEBUG_ON
		sprintf(cDebugBuffer, "Failed to write EEPROM\n");
		debug(fp, cDebugBuffer);
#endif
	} else {
		bSuccess = I2C_Read(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
80200438:	e0bffd03 	ldbu	r2,-12(fp)
8020043c:	10c03fcc 	andi	r3,r2,255
80200440:	18c0201c 	xori	r3,r3,128
80200444:	18ffe004 	addi	r3,r3,-128
80200448:	e13ffdc3 	ldbu	r4,-9(fp)
8020044c:	e0bffe44 	addi	r2,fp,-7
80200450:	d8800015 	stw	r2,0(sp)
80200454:	200f883a 	mov	r7,r4
80200458:	180d883a 	mov	r6,r3
8020045c:	e17ffb17 	ldw	r5,-20(fp)
80200460:	e13ffa17 	ldw	r4,-24(fp)
80200464:	02055f40 	call	802055f4 <I2C_Read>
80200468:	e0bff915 	stw	r2,-28(fp)
				ucTestAddr, &ucReadData);
		if (!bSuccess) {
8020046c:	e0bff917 	ldw	r2,-28(fp)
80200470:	10000526 	beq	r2,zero,80200488 <bDdr2EepromTest+0x19c>
#if DEBUG_ON
			sprintf(cDebugBuffer, "Failed to read EEPROM for verify\n");
			debug(fp, cDebugBuffer);
#endif
		} else {
			if (ucReadData != ucWriteData) {
80200474:	e0bffe43 	ldbu	r2,-7(fp)
80200478:	10c03fcc 	andi	r3,r2,255
8020047c:	e0bffd83 	ldbu	r2,-10(fp)
80200480:	18800126 	beq	r3,r2,80200488 <bDdr2EepromTest+0x19c>
				bSuccess = FALSE;
80200484:	e03ff915 	stw	zero,-28(fp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
	debug(fp, cDebugBuffer);
#endif

	return bSuccess;
80200488:	e0bff917 	ldw	r2,-28(fp)
}
8020048c:	e037883a 	mov	sp,fp
80200490:	dfc00117 	ldw	ra,4(sp)
80200494:	df000017 	ldw	fp,0(sp)
80200498:	dec00204 	addi	sp,sp,8
8020049c:	f800283a 	ret

802004a0 <bDdr2EepromDump>:
 * @param [in] MemoryId  ID da mmoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2EepromDump(alt_u8 ucMemoryId) {
802004a0:	deffb704 	addi	sp,sp,-292
802004a4:	dfc04815 	stw	ra,288(sp)
802004a8:	df004715 	stw	fp,284(sp)
802004ac:	df004704 	addi	fp,sp,284
802004b0:	2005883a 	mov	r2,r4
802004b4:	e0bfff05 	stb	r2,-4(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 EEPROM Dump =====\n");
	debug(fp, cDebugBuffer);
#endif
	const alt_u8 cucDeviceAddr = DDR2_EEPROM_I2C_ADDRESS;
802004b8:	00bfe804 	movi	r2,-96
802004bc:	e0bfbd05 	stb	r2,-268(fp)
	bool bSuccess = FALSE;
802004c0:	e03fbe15 	stw	zero,-264(fp)
	alt_u32 uliI2cSclBase;
	alt_u32 uliI2cSdaBase;
	int iI;

	switch (ucMemoryId) {
802004c4:	e0bfff03 	ldbu	r2,-4(fp)
802004c8:	10000326 	beq	r2,zero,802004d8 <bDdr2EepromDump+0x38>
802004cc:	10800060 	cmpeqi	r2,r2,1
802004d0:	10000a1e 	bne	r2,zero,802004fc <bDdr2EepromDump+0x5c>
802004d4:	00001206 	br	80200520 <bDdr2EepromDump+0x80>
	case DDR2_M1_ID:
		uliI2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
802004d8:	00a08034 	movhi	r2,33280
802004dc:	10828004 	addi	r2,r2,2560
802004e0:	e0bfba15 	stw	r2,-280(fp)
		uliI2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
802004e4:	00a08034 	movhi	r2,33280
802004e8:	10828404 	addi	r2,r2,2576
802004ec:	e0bfbb15 	stw	r2,-276(fp)
		bSuccess = TRUE;
802004f0:	00800044 	movi	r2,1
802004f4:	e0bfbe15 	stw	r2,-264(fp)
		break;
802004f8:	00000c06 	br	8020052c <bDdr2EepromDump+0x8c>
	case DDR2_M2_ID:
		uliI2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
802004fc:	00a08034 	movhi	r2,33280
80200500:	10825c04 	addi	r2,r2,2416
80200504:	e0bfba15 	stw	r2,-280(fp)
		uliI2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;
80200508:	00a08034 	movhi	r2,33280
8020050c:	10826004 	addi	r2,r2,2432
80200510:	e0bfbb15 	stw	r2,-276(fp)
		bSuccess = TRUE;
80200514:	00800044 	movi	r2,1
80200518:	e0bfbe15 	stw	r2,-264(fp)
		break;
8020051c:	00000306 	br	8020052c <bDdr2EepromDump+0x8c>
	default:
		bSuccess = FALSE;
80200520:	e03fbe15 	stw	zero,-264(fp)
		sprintf(cDebugBuffer,
				"DR2 Memory ID not identified!! Aborting Dump \n");
		debug(fp, cDebugBuffer)
		;
#endif
		return bSuccess;
80200524:	e0bfbe17 	ldw	r2,-264(fp)
80200528:	00001a06 	br	80200594 <bDdr2EepromDump+0xf4>
	}

	alt_u8 ucSZData[256];
	bSuccess = I2C_MultipleRead(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
8020052c:	e0bfbd03 	ldbu	r2,-268(fp)
80200530:	10c03fcc 	andi	r3,r2,255
80200534:	18c0201c 	xori	r3,r3,128
80200538:	18ffe004 	addi	r3,r3,-128
8020053c:	e13fbf04 	addi	r4,fp,-260
80200540:	00804004 	movi	r2,256
80200544:	d8800015 	stw	r2,0(sp)
80200548:	200f883a 	mov	r7,r4
8020054c:	180d883a 	mov	r6,r3
80200550:	e17fbb17 	ldw	r5,-276(fp)
80200554:	e13fba17 	ldw	r4,-280(fp)
80200558:	02056f40 	call	802056f4 <I2C_MultipleRead>
8020055c:	e0bfbe15 	stw	r2,-264(fp)
			ucSZData, sizeof(ucSZData));
	if (bSuccess) {
80200560:	e0bfbe17 	ldw	r2,-264(fp)
80200564:	10000a26 	beq	r2,zero,80200590 <bDdr2EepromDump+0xf0>
		for (iI = 0; iI < 256 && bSuccess; iI++) {
80200568:	e03fbc15 	stw	zero,-272(fp)
8020056c:	00000306 	br	8020057c <bDdr2EepromDump+0xdc>
80200570:	e0bfbc17 	ldw	r2,-272(fp)
80200574:	10800044 	addi	r2,r2,1
80200578:	e0bfbc15 	stw	r2,-272(fp)
8020057c:	e0bfbc17 	ldw	r2,-272(fp)
80200580:	10804008 	cmpgei	r2,r2,256
80200584:	1000021e 	bne	r2,zero,80200590 <bDdr2EepromDump+0xf0>
80200588:	e0bfbe17 	ldw	r2,-264(fp)
8020058c:	103ff81e 	bne	r2,zero,80200570 <__reset+0xfa1e0570>
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
	debug(fp, cDebugBuffer);
#endif

	return bSuccess;
80200590:	e0bfbe17 	ldw	r2,-264(fp)
}
80200594:	e037883a 	mov	sp,fp
80200598:	dfc00117 	ldw	ra,4(sp)
8020059c:	df000017 	ldw	fp,0(sp)
802005a0:	dec00204 	addi	sp,sp,8
802005a4:	f800283a 	ret

802005a8 <bDdr2SwitchMemory>:

bool bDdr2SwitchMemory(alt_u8 ucMemoryId) {
802005a8:	defffc04 	addi	sp,sp,-16
802005ac:	df000315 	stw	fp,12(sp)
802005b0:	df000304 	addi	fp,sp,12
802005b4:	2005883a 	mov	r2,r4
802005b8:	e0bfff05 	stb	r2,-4(fp)

	bool bSuccess = FALSE;
802005bc:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 *puliDdr2MemAddr = (alt_u32 *) DDR2_EXT_ADDR_CONTROL_BASE;
802005c0:	00a00034 	movhi	r2,32768
802005c4:	108b2204 	addi	r2,r2,11400
802005c8:	e0bffe15 	stw	r2,-8(fp)

	switch (ucMemoryId) {
802005cc:	e0bfff03 	ldbu	r2,-4(fp)
802005d0:	10000326 	beq	r2,zero,802005e0 <bDdr2SwitchMemory+0x38>
802005d4:	10800060 	cmpeqi	r2,r2,1
802005d8:	1000061e 	bne	r2,zero,802005f4 <bDdr2SwitchMemory+0x4c>
802005dc:	00000b06 	br	8020060c <bDdr2SwitchMemory+0x64>
	case DDR2_M1_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M1_MEMORY_WINDOWED_OFFSET;
802005e0:	e0bffe17 	ldw	r2,-8(fp)
802005e4:	10000015 	stw	zero,0(r2)
		bSuccess = TRUE;
802005e8:	00800044 	movi	r2,1
802005ec:	e0bffd15 	stw	r2,-12(fp)
		break;
802005f0:	00000706 	br	80200610 <bDdr2SwitchMemory+0x68>
	case DDR2_M2_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M2_MEMORY_WINDOWED_OFFSET;
802005f4:	e0bffe17 	ldw	r2,-8(fp)
802005f8:	00e00034 	movhi	r3,32768
802005fc:	10c00015 	stw	r3,0(r2)
		bSuccess = TRUE;
80200600:	00800044 	movi	r2,1
80200604:	e0bffd15 	stw	r2,-12(fp)
		break;
80200608:	00000106 	br	80200610 <bDdr2SwitchMemory+0x68>
	default:
		bSuccess = FALSE;
8020060c:	e03ffd15 	stw	zero,-12(fp)
		debug(fp, cDebugBuffer)
		;
#endif
	}

	return bSuccess;
80200610:	e0bffd17 	ldw	r2,-12(fp)
}
80200614:	e037883a 	mov	sp,fp
80200618:	df000017 	ldw	fp,0(sp)
8020061c:	dec00104 	addi	sp,sp,4
80200620:	f800283a 	ret

80200624 <bDdr2MemoryWriteTest>:
 * @param [in] MemoryId  ID da mmoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryWriteTest(alt_u8 ucMemoryId) {
80200624:	deffe304 	addi	sp,sp,-116
80200628:	dfc01c15 	stw	ra,112(sp)
8020062c:	df001b15 	stw	fp,108(sp)
80200630:	dc401a15 	stw	r17,104(sp)
80200634:	dc001915 	stw	r16,100(sp)
80200638:	df001b04 	addi	fp,sp,108
8020063c:	2005883a 	mov	r2,r4
80200640:	e0bffd05 	stb	r2,-12(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Write Test =====\n");
	debug(fp, cDebugBuffer);
#endif
	bool bSuccess = FALSE;
80200644:	e03fe515 	stw	zero,-108(fp)
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
80200648:	e0bffd03 	ldbu	r2,-12(fp)
8020064c:	10000326 	beq	r2,zero,8020065c <bDdr2MemoryWriteTest+0x38>
80200650:	10800060 	cmpeqi	r2,r2,1
80200654:	10000a1e 	bne	r2,zero,80200680 <bDdr2MemoryWriteTest+0x5c>
80200658:	00001206 	br	802006a4 <bDdr2MemoryWriteTest+0x80>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
8020065c:	e0bffd03 	ldbu	r2,-12(fp)
80200660:	1009883a 	mov	r4,r2
80200664:	02005a80 	call	802005a8 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80200668:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
8020066c:	00a00034 	movhi	r2,32768
80200670:	e0bfe715 	stw	r2,-100(fp)
		bSuccess = TRUE;
80200674:	00800044 	movi	r2,1
80200678:	e0bfe515 	stw	r2,-108(fp)
		break;
8020067c:	00000c06 	br	802006b0 <bDdr2MemoryWriteTest+0x8c>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
80200680:	e0bffd03 	ldbu	r2,-12(fp)
80200684:	1009883a 	mov	r4,r2
80200688:	02005a80 	call	802005a8 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
8020068c:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
80200690:	00a00034 	movhi	r2,32768
80200694:	e0bfe715 	stw	r2,-100(fp)
		bSuccess = TRUE;
80200698:	00800044 	movi	r2,1
8020069c:	e0bfe515 	stw	r2,-108(fp)
		break;
802006a0:	00000306 	br	802006b0 <bDdr2MemoryWriteTest+0x8c>
	default:
		bSuccess = FALSE;
802006a4:	e03fe515 	stw	zero,-108(fp)
		sprintf(cDebugBuffer,
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
		;
#endif
		return bSuccess;
802006a8:	e0bfe517 	ldw	r2,-108(fp)
802006ac:	0000ac06 	br	80200960 <bDdr2MemoryWriteTest+0x33c>

	int iI, iNRemainedLen, iNAccessLen;
	TMyData *pxDes;

	int iNItemNum, iNPos;
	const int ciMyDataSize = sizeof(TMyData);
802006b0:	00800104 	movi	r2,4
802006b4:	e0bfee15 	stw	r2,-72(fp)
	int iNProgressIndex = 0;
802006b8:	e03fed15 	stw	zero,-76(fp)
	alt_u32 uliInitValue;
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;
802006bc:	e03fef15 	stw	zero,-68(fp)

	for (iI = 0; iI < 10; iI++) {
802006c0:	e03fe815 	stw	zero,-96(fp)
802006c4:	00001506 	br	8020071c <bDdr2MemoryWriteTest+0xf8>
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
802006c8:	e0ffe717 	ldw	r3,-100(fp)
802006cc:	00b33374 	movhi	r2,52429
802006d0:	10b33344 	addi	r2,r2,-13107
802006d4:	1888383a 	mulxuu	r4,r3,r2
802006d8:	1885383a 	mul	r2,r3,r2
802006dc:	1021883a 	mov	r16,r2
802006e0:	2023883a 	mov	r17,r4
802006e4:	8804d0fa 	srli	r2,r17,3
802006e8:	e0ffe817 	ldw	r3,-96(fp)
802006ec:	18c00044 	addi	r3,r3,1
802006f0:	10c7383a 	mul	r3,r2,r3
802006f4:	e0bfe817 	ldw	r2,-96(fp)
802006f8:	1085883a 	add	r2,r2,r2
802006fc:	1085883a 	add	r2,r2,r2
80200700:	e13fe504 	addi	r4,fp,-108
80200704:	2085883a 	add	r2,r4,r2
80200708:	10800e04 	addi	r2,r2,56
8020070c:	10c00015 	stw	r3,0(r2)
	int iNProgressIndex = 0;
	alt_u32 uliInitValue;
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;

	for (iI = 0; iI < 10; iI++) {
80200710:	e0bfe817 	ldw	r2,-96(fp)
80200714:	10800044 	addi	r2,r2,1
80200718:	e0bfe815 	stw	r2,-96(fp)
8020071c:	e0bfe817 	ldw	r2,-96(fp)
80200720:	10800290 	cmplti	r2,r2,10
80200724:	103fe81e 	bne	r2,zero,802006c8 <__reset+0xfa1e06c8>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
80200728:	d0a03517 	ldw	r2,-32556(gp)
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
	}
	uliInitValue = alt_nticks();
8020072c:	e0bff015 	stw	r2,-64(fp)
	iNItemNum = sizeof(xSZData) / sizeof(xSZData[0]);
80200730:	00804004 	movi	r2,256
80200734:	e0bfeb15 	stw	r2,-84(fp)
	for (iI = 0; iI < iNItemNum; iI++) {
80200738:	e03fe815 	stw	zero,-96(fp)
8020073c:	00001e06 	br	802007b8 <bDdr2MemoryWriteTest+0x194>
		if (iI == 0) {
80200740:	e0bfe817 	ldw	r2,-96(fp)
80200744:	1000091e 	bne	r2,zero,8020076c <bDdr2MemoryWriteTest+0x148>
			xSZData[iI] = uliInitValue;
80200748:	00a008b4 	movhi	r2,32802
8020074c:	10b27f04 	addi	r2,r2,-13828
80200750:	e0ffe817 	ldw	r3,-96(fp)
80200754:	18c7883a 	add	r3,r3,r3
80200758:	18c7883a 	add	r3,r3,r3
8020075c:	10c5883a 	add	r2,r2,r3
80200760:	e0fff017 	ldw	r3,-64(fp)
80200764:	10c00015 	stw	r3,0(r2)
80200768:	00001006 	br	802007ac <bDdr2MemoryWriteTest+0x188>
		} else {
			xSZData[iI] = xSZData[iI - 1] * 13;
8020076c:	e0bfe817 	ldw	r2,-96(fp)
80200770:	10ffffc4 	addi	r3,r2,-1
80200774:	00a008b4 	movhi	r2,32802
80200778:	10b27f04 	addi	r2,r2,-13828
8020077c:	18c7883a 	add	r3,r3,r3
80200780:	18c7883a 	add	r3,r3,r3
80200784:	10c5883a 	add	r2,r2,r3
80200788:	10800017 	ldw	r2,0(r2)
8020078c:	11000364 	muli	r4,r2,13
80200790:	00a008b4 	movhi	r2,32802
80200794:	10b27f04 	addi	r2,r2,-13828
80200798:	e0ffe817 	ldw	r3,-96(fp)
8020079c:	18c7883a 	add	r3,r3,r3
802007a0:	18c7883a 	add	r3,r3,r3
802007a4:	10c5883a 	add	r2,r2,r3
802007a8:	11000015 	stw	r4,0(r2)
	for (iI = 0; iI < 10; iI++) {
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
	}
	uliInitValue = alt_nticks();
	iNItemNum = sizeof(xSZData) / sizeof(xSZData[0]);
	for (iI = 0; iI < iNItemNum; iI++) {
802007ac:	e0bfe817 	ldw	r2,-96(fp)
802007b0:	10800044 	addi	r2,r2,1
802007b4:	e0bfe815 	stw	r2,-96(fp)
802007b8:	e0ffe817 	ldw	r3,-96(fp)
802007bc:	e0bfeb17 	ldw	r2,-84(fp)
802007c0:	18bfdf16 	blt	r3,r2,80200740 <__reset+0xfa1e0740>
			xSZData[iI] = uliInitValue;
		} else {
			xSZData[iI] = xSZData[iI - 1] * 13;
		}
	}
	xSZData[iNItemNum - 1] = 0xAAAAAAAA;
802007c4:	e0bfeb17 	ldw	r2,-84(fp)
802007c8:	10ffffc4 	addi	r3,r2,-1
802007cc:	00a008b4 	movhi	r2,32802
802007d0:	10b27f04 	addi	r2,r2,-13828
802007d4:	18c7883a 	add	r3,r3,r3
802007d8:	18c7883a 	add	r3,r3,r3
802007dc:	10c7883a 	add	r3,r2,r3
802007e0:	00aaaaf4 	movhi	r2,43691
802007e4:	10aaaa84 	addi	r2,r2,-21846
802007e8:	18800015 	stw	r2,0(r3)
	xSZData[iNItemNum - 2] = 0x55555555;
802007ec:	e0bfeb17 	ldw	r2,-84(fp)
802007f0:	10ffff84 	addi	r3,r2,-2
802007f4:	00a008b4 	movhi	r2,32802
802007f8:	10b27f04 	addi	r2,r2,-13828
802007fc:	18c7883a 	add	r3,r3,r3
80200800:	18c7883a 	add	r3,r3,r3
80200804:	10c7883a 	add	r3,r2,r3
80200808:	00955574 	movhi	r2,21845
8020080c:	10955544 	addi	r2,r2,21845
80200810:	18800015 	stw	r2,0(r3)
	xSZData[iNItemNum - 3] = 0x00000000;
80200814:	e0bfeb17 	ldw	r2,-84(fp)
80200818:	10ffff44 	addi	r3,r2,-3
8020081c:	00a008b4 	movhi	r2,32802
80200820:	10b27f04 	addi	r2,r2,-13828
80200824:	18c7883a 	add	r3,r3,r3
80200828:	18c7883a 	add	r3,r3,r3
8020082c:	10c5883a 	add	r2,r2,r3
80200830:	10000015 	stw	zero,0(r2)
	xSZData[iNItemNum - 4] = 0xFFFFFFFF;
80200834:	e0bfeb17 	ldw	r2,-84(fp)
80200838:	10ffff04 	addi	r3,r2,-4
8020083c:	00a008b4 	movhi	r2,32802
80200840:	10b27f04 	addi	r2,r2,-13828
80200844:	18c7883a 	add	r3,r3,r3
80200848:	18c7883a 	add	r3,r3,r3
8020084c:	10c5883a 	add	r2,r2,r3
80200850:	00ffffc4 	movi	r3,-1
80200854:	10c00015 	stw	r3,0(r2)
80200858:	d0a03517 	ldw	r2,-32556(gp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "Writing data...\n");
	debug(fp, cDebugBuffer);
#endif
	iTimeStart = alt_nticks();
8020085c:	e0bff115 	stw	r2,-60(fp)
	pxDes = (TMyData *) uliDdr2Base;
80200860:	e0bfe617 	ldw	r2,-104(fp)
80200864:	e0bfea15 	stw	r2,-88(fp)
	iNAccessLen = sizeof(xSZData);
80200868:	00810004 	movi	r2,1024
8020086c:	e0bfe915 	stw	r2,-92(fp)
	iNItemNum = iNAccessLen / ciMyDataSize;
80200870:	e0ffe917 	ldw	r3,-92(fp)
80200874:	e0bfee17 	ldw	r2,-72(fp)
80200878:	1885283a 	div	r2,r3,r2
8020087c:	e0bfeb15 	stw	r2,-84(fp)
	iNPos = 0;
80200880:	e03fec15 	stw	zero,-80(fp)
	while (iNPos < uliByteLen) {
80200884:	00002d06 	br	8020093c <bDdr2MemoryWriteTest+0x318>
		iNRemainedLen = uliByteLen - iNPos;
80200888:	e0bfec17 	ldw	r2,-80(fp)
8020088c:	e0ffe717 	ldw	r3,-100(fp)
80200890:	1885c83a 	sub	r2,r3,r2
80200894:	e0bff215 	stw	r2,-56(fp)
		if (iNAccessLen > iNRemainedLen) {
80200898:	e0bfe917 	ldw	r2,-92(fp)
8020089c:	e0fff217 	ldw	r3,-56(fp)
802008a0:	1880060e 	bge	r3,r2,802008bc <bDdr2MemoryWriteTest+0x298>
			iNAccessLen = iNRemainedLen;
802008a4:	e0bff217 	ldw	r2,-56(fp)
802008a8:	e0bfe915 	stw	r2,-92(fp)
			iNItemNum = iNAccessLen / ciMyDataSize;
802008ac:	e0ffe917 	ldw	r3,-92(fp)
802008b0:	e0bfee17 	ldw	r2,-72(fp)
802008b4:	1885283a 	div	r2,r3,r2
802008b8:	e0bfeb15 	stw	r2,-84(fp)
		}
		memcpy(pxDes, xSZData, iNAccessLen);
802008bc:	e0bfe917 	ldw	r2,-92(fp)
802008c0:	100d883a 	mov	r6,r2
802008c4:	016008b4 	movhi	r5,32802
802008c8:	29727f04 	addi	r5,r5,-13828
802008cc:	e13fea17 	ldw	r4,-88(fp)
802008d0:	02068f40 	call	802068f4 <memcpy>
		pxDes += iNItemNum;
802008d4:	e0bfeb17 	ldw	r2,-84(fp)
802008d8:	1085883a 	add	r2,r2,r2
802008dc:	1085883a 	add	r2,r2,r2
802008e0:	1007883a 	mov	r3,r2
802008e4:	e0bfea17 	ldw	r2,-88(fp)
802008e8:	10c5883a 	add	r2,r2,r3
802008ec:	e0bfea15 	stw	r2,-88(fp)
		iNPos += iNAccessLen;
802008f0:	e0ffec17 	ldw	r3,-80(fp)
802008f4:	e0bfe917 	ldw	r2,-92(fp)
802008f8:	1885883a 	add	r2,r3,r2
802008fc:	e0bfec15 	stw	r2,-80(fp)
		if (iNProgressIndex <= 9 && iNPos >= uliSZProgress[iNProgressIndex]) {
80200900:	e0bfed17 	ldw	r2,-76(fp)
80200904:	10800288 	cmpgei	r2,r2,10
80200908:	10000c1e 	bne	r2,zero,8020093c <bDdr2MemoryWriteTest+0x318>
8020090c:	e0bfed17 	ldw	r2,-76(fp)
80200910:	1085883a 	add	r2,r2,r2
80200914:	1085883a 	add	r2,r2,r2
80200918:	e0ffe504 	addi	r3,fp,-108
8020091c:	1885883a 	add	r2,r3,r2
80200920:	10800e04 	addi	r2,r2,56
80200924:	10800017 	ldw	r2,0(r2)
80200928:	e0ffec17 	ldw	r3,-80(fp)
8020092c:	18800336 	bltu	r3,r2,8020093c <bDdr2MemoryWriteTest+0x318>
			iNProgressIndex++;
80200930:	e0bfed17 	ldw	r2,-76(fp)
80200934:	10800044 	addi	r2,r2,1
80200938:	e0bfed15 	stw	r2,-76(fp)
	iTimeStart = alt_nticks();
	pxDes = (TMyData *) uliDdr2Base;
	iNAccessLen = sizeof(xSZData);
	iNItemNum = iNAccessLen / ciMyDataSize;
	iNPos = 0;
	while (iNPos < uliByteLen) {
8020093c:	e0ffec17 	ldw	r3,-80(fp)
80200940:	e0bfe717 	ldw	r2,-100(fp)
80200944:	18bfd036 	bltu	r3,r2,80200888 <__reset+0xfa1e0888>
			sprintf(cDebugBuffer, "%02d%% ", iNProgressIndex * 10);
			debug(fp, cDebugBuffer);
#endif
		}
	}
	alt_dcache_flush_all();
80200948:	02134480 	call	80213448 <alt_dcache_flush_all>
8020094c:	d0e03517 	ldw	r3,-32556(gp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
	debug(fp, cDebugBuffer);
#endif

	iTimeElapsed = alt_nticks() - iTimeStart;
80200950:	e0bff117 	ldw	r2,-60(fp)
80200954:	1885c83a 	sub	r2,r3,r2
80200958:	e0bfef15 	stw	r2,-68(fp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
	debug(fp, cDebugBuffer);
#endif

	return bSuccess;
8020095c:	e0bfe517 	ldw	r2,-108(fp)
}
80200960:	e6fffe04 	addi	sp,fp,-8
80200964:	dfc00317 	ldw	ra,12(sp)
80200968:	df000217 	ldw	fp,8(sp)
8020096c:	dc400117 	ldw	r17,4(sp)
80200970:	dc000017 	ldw	r16,0(sp)
80200974:	dec00404 	addi	sp,sp,16
80200978:	f800283a 	ret

8020097c <bDdr2MemoryReadTest>:
 * @param [in] MemoryId  ID da mmoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryReadTest(alt_u8 ucMemoryId) {
8020097c:	deffe304 	addi	sp,sp,-116
80200980:	dfc01c15 	stw	ra,112(sp)
80200984:	df001b15 	stw	fp,108(sp)
80200988:	dc401a15 	stw	r17,104(sp)
8020098c:	dc001915 	stw	r16,100(sp)
80200990:	df001b04 	addi	fp,sp,108
80200994:	2005883a 	mov	r2,r4
80200998:	e0bffd05 	stb	r2,-12(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Read Test =====\n");
	debug(fp, cDebugBuffer);
#endif
	bool bSuccess = FALSE;
8020099c:	e03fe515 	stw	zero,-108(fp)
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
802009a0:	e0bffd03 	ldbu	r2,-12(fp)
802009a4:	10000326 	beq	r2,zero,802009b4 <bDdr2MemoryReadTest+0x38>
802009a8:	10800060 	cmpeqi	r2,r2,1
802009ac:	10000a1e 	bne	r2,zero,802009d8 <bDdr2MemoryReadTest+0x5c>
802009b0:	00001206 	br	802009fc <bDdr2MemoryReadTest+0x80>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
802009b4:	e0bffd03 	ldbu	r2,-12(fp)
802009b8:	1009883a 	mov	r4,r2
802009bc:	02005a80 	call	802005a8 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
802009c0:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
802009c4:	00a00034 	movhi	r2,32768
802009c8:	e0bfe715 	stw	r2,-100(fp)
		bSuccess = TRUE;
802009cc:	00800044 	movi	r2,1
802009d0:	e0bfe515 	stw	r2,-108(fp)
		break;
802009d4:	00000c06 	br	80200a08 <bDdr2MemoryReadTest+0x8c>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
802009d8:	e0bffd03 	ldbu	r2,-12(fp)
802009dc:	1009883a 	mov	r4,r2
802009e0:	02005a80 	call	802005a8 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
802009e4:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
802009e8:	00a00034 	movhi	r2,32768
802009ec:	e0bfe715 	stw	r2,-100(fp)
		bSuccess = TRUE;
802009f0:	00800044 	movi	r2,1
802009f4:	e0bfe515 	stw	r2,-108(fp)
		break;
802009f8:	00000306 	br	80200a08 <bDdr2MemoryReadTest+0x8c>
	default:
		bSuccess = FALSE;
802009fc:	e03fe515 	stw	zero,-108(fp)
		sprintf(cDebugBuffer,
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
		;
#endif
		return bSuccess;
80200a00:	e0bfe517 	ldw	r2,-108(fp)
80200a04:	00007206 	br	80200bd0 <bDdr2MemoryReadTest+0x254>
#endif

	int iI, iNRemainedLen, iNAccessLen;
	TMyData *pxDes, *pxSrc;
	int iNItemNum, iNPos;
	iNItemNum = sizeof(xSZData) / sizeof(xSZData[0]);
80200a08:	00804004 	movi	r2,256
80200a0c:	e0bfec15 	stw	r2,-80(fp)
	const int ciMyDataSize = sizeof(TMyData);
80200a10:	00800104 	movi	r2,4
80200a14:	e0bfef15 	stw	r2,-68(fp)
	iNAccessLen = iNItemNum * ciMyDataSize;
80200a18:	e0ffec17 	ldw	r3,-80(fp)
80200a1c:	e0bfef17 	ldw	r2,-68(fp)
80200a20:	1885383a 	mul	r2,r3,r2
80200a24:	e0bfe915 	stw	r2,-92(fp)
	int iNProgressIndex = 0;
80200a28:	e03fee15 	stw	zero,-72(fp)
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;
80200a2c:	e03ff015 	stw	zero,-64(fp)

	for (iI = 0; iI < 10; iI++) {
80200a30:	e03fe815 	stw	zero,-96(fp)
80200a34:	00001506 	br	80200a8c <bDdr2MemoryReadTest+0x110>
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
80200a38:	e0ffe717 	ldw	r3,-100(fp)
80200a3c:	00b33374 	movhi	r2,52429
80200a40:	10b33344 	addi	r2,r2,-13107
80200a44:	1888383a 	mulxuu	r4,r3,r2
80200a48:	1885383a 	mul	r2,r3,r2
80200a4c:	1021883a 	mov	r16,r2
80200a50:	2023883a 	mov	r17,r4
80200a54:	8804d0fa 	srli	r2,r17,3
80200a58:	e0ffe817 	ldw	r3,-96(fp)
80200a5c:	18c00044 	addi	r3,r3,1
80200a60:	10c7383a 	mul	r3,r2,r3
80200a64:	e0bfe817 	ldw	r2,-96(fp)
80200a68:	1085883a 	add	r2,r2,r2
80200a6c:	1085883a 	add	r2,r2,r2
80200a70:	e13fe504 	addi	r4,fp,-108
80200a74:	2085883a 	add	r2,r4,r2
80200a78:	10800e04 	addi	r2,r2,56
80200a7c:	10c00015 	stw	r3,0(r2)
	iNAccessLen = iNItemNum * ciMyDataSize;
	int iNProgressIndex = 0;
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;

	for (iI = 0; iI < 10; iI++) {
80200a80:	e0bfe817 	ldw	r2,-96(fp)
80200a84:	10800044 	addi	r2,r2,1
80200a88:	e0bfe815 	stw	r2,-96(fp)
80200a8c:	e0bfe817 	ldw	r2,-96(fp)
80200a90:	10800290 	cmplti	r2,r2,10
80200a94:	103fe81e 	bne	r2,zero,80200a38 <__reset+0xfa1e0a38>
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
	}

	iNProgressIndex = 0;
80200a98:	e03fee15 	stw	zero,-72(fp)
80200a9c:	d0a03517 	ldw	r2,-32556(gp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "Reading/Verifying Data...\n");
	debug(fp, cDebugBuffer);
#endif
	iTimeStart = alt_nticks();
80200aa0:	e0bff115 	stw	r2,-60(fp)

	pxSrc = (TMyData *) uliDdr2Base;
80200aa4:	e0bfe617 	ldw	r2,-104(fp)
80200aa8:	e0bfeb15 	stw	r2,-84(fp)
	iNAccessLen = sizeof(xSZData);
80200aac:	00810004 	movi	r2,1024
80200ab0:	e0bfe915 	stw	r2,-92(fp)
	iNItemNum = iNAccessLen / ciMyDataSize;
80200ab4:	e0ffe917 	ldw	r3,-92(fp)
80200ab8:	e0bfef17 	ldw	r2,-68(fp)
80200abc:	1885283a 	div	r2,r3,r2
80200ac0:	e0bfec15 	stw	r2,-80(fp)
	iNPos = 0;
80200ac4:	e03fed15 	stw	zero,-76(fp)
	while (bSuccess && iNPos < uliByteLen) {
80200ac8:	00003706 	br	80200ba8 <bDdr2MemoryReadTest+0x22c>
		iNRemainedLen = uliByteLen - iNPos;
80200acc:	e0bfed17 	ldw	r2,-76(fp)
80200ad0:	e0ffe717 	ldw	r3,-100(fp)
80200ad4:	1885c83a 	sub	r2,r3,r2
80200ad8:	e0bff215 	stw	r2,-56(fp)
		if (iNAccessLen > iNRemainedLen) {
80200adc:	e0bfe917 	ldw	r2,-92(fp)
80200ae0:	e0fff217 	ldw	r3,-56(fp)
80200ae4:	1880060e 	bge	r3,r2,80200b00 <bDdr2MemoryReadTest+0x184>
			iNAccessLen = iNRemainedLen;
80200ae8:	e0bff217 	ldw	r2,-56(fp)
80200aec:	e0bfe915 	stw	r2,-92(fp)
			iNItemNum = iNAccessLen / ciMyDataSize;
80200af0:	e0ffe917 	ldw	r3,-92(fp)
80200af4:	e0bfef17 	ldw	r2,-68(fp)
80200af8:	1885283a 	div	r2,r3,r2
80200afc:	e0bfec15 	stw	r2,-80(fp)
		}
		pxDes = xSZData;
80200b00:	00a008b4 	movhi	r2,32802
80200b04:	10b27f04 	addi	r2,r2,-13828
80200b08:	e0bfea15 	stw	r2,-88(fp)
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
80200b0c:	e03fe815 	stw	zero,-96(fp)
80200b10:	00000d06 	br	80200b48 <bDdr2MemoryReadTest+0x1cc>
			if (*pxSrc++ != *pxDes++) {
80200b14:	e0bfeb17 	ldw	r2,-84(fp)
80200b18:	10c00104 	addi	r3,r2,4
80200b1c:	e0ffeb15 	stw	r3,-84(fp)
80200b20:	10c00017 	ldw	r3,0(r2)
80200b24:	e0bfea17 	ldw	r2,-88(fp)
80200b28:	11000104 	addi	r4,r2,4
80200b2c:	e13fea15 	stw	r4,-88(fp)
80200b30:	10800017 	ldw	r2,0(r2)
80200b34:	18800126 	beq	r3,r2,80200b3c <bDdr2MemoryReadTest+0x1c0>
						"verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
						(int) *(pxSrc - 1), (int) xSZData[iI],
						(iNPos / ciMyDataSize) + iI);
				debug(fp, cDebugBuffer);
#endif
				bSuccess = FALSE;
80200b38:	e03fe515 	stw	zero,-108(fp)
		if (iNAccessLen > iNRemainedLen) {
			iNAccessLen = iNRemainedLen;
			iNItemNum = iNAccessLen / ciMyDataSize;
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
80200b3c:	e0bfe817 	ldw	r2,-96(fp)
80200b40:	10800044 	addi	r2,r2,1
80200b44:	e0bfe815 	stw	r2,-96(fp)
80200b48:	e0ffe817 	ldw	r3,-96(fp)
80200b4c:	e0bfec17 	ldw	r2,-80(fp)
80200b50:	1880020e 	bge	r3,r2,80200b5c <bDdr2MemoryReadTest+0x1e0>
80200b54:	e0bfe517 	ldw	r2,-108(fp)
80200b58:	103fee1e 	bne	r2,zero,80200b14 <__reset+0xfa1e0b14>
				debug(fp, cDebugBuffer);
#endif
				bSuccess = FALSE;
			}
		}
		iNPos += iNAccessLen;
80200b5c:	e0ffed17 	ldw	r3,-76(fp)
80200b60:	e0bfe917 	ldw	r2,-92(fp)
80200b64:	1885883a 	add	r2,r3,r2
80200b68:	e0bfed15 	stw	r2,-76(fp)
		if (iNProgressIndex <= 9 && iNPos >= uliSZProgress[iNProgressIndex]) {
80200b6c:	e0bfee17 	ldw	r2,-72(fp)
80200b70:	10800288 	cmpgei	r2,r2,10
80200b74:	10000c1e 	bne	r2,zero,80200ba8 <bDdr2MemoryReadTest+0x22c>
80200b78:	e0bfee17 	ldw	r2,-72(fp)
80200b7c:	1085883a 	add	r2,r2,r2
80200b80:	1085883a 	add	r2,r2,r2
80200b84:	e0ffe504 	addi	r3,fp,-108
80200b88:	1885883a 	add	r2,r3,r2
80200b8c:	10800e04 	addi	r2,r2,56
80200b90:	10800017 	ldw	r2,0(r2)
80200b94:	e0ffed17 	ldw	r3,-76(fp)
80200b98:	18800336 	bltu	r3,r2,80200ba8 <bDdr2MemoryReadTest+0x22c>
			iNProgressIndex++;
80200b9c:	e0bfee17 	ldw	r2,-72(fp)
80200ba0:	10800044 	addi	r2,r2,1
80200ba4:	e0bfee15 	stw	r2,-72(fp)

	pxSrc = (TMyData *) uliDdr2Base;
	iNAccessLen = sizeof(xSZData);
	iNItemNum = iNAccessLen / ciMyDataSize;
	iNPos = 0;
	while (bSuccess && iNPos < uliByteLen) {
80200ba8:	e0bfe517 	ldw	r2,-108(fp)
80200bac:	10000326 	beq	r2,zero,80200bbc <bDdr2MemoryReadTest+0x240>
80200bb0:	e0ffed17 	ldw	r3,-76(fp)
80200bb4:	e0bfe717 	ldw	r2,-100(fp)
80200bb8:	18bfc436 	bltu	r3,r2,80200acc <__reset+0xfa1e0acc>
80200bbc:	d0e03517 	ldw	r3,-32556(gp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
	debug(fp, cDebugBuffer);
#endif

	iTimeElapsed = alt_nticks() - iTimeStart;
80200bc0:	e0bff117 	ldw	r2,-60(fp)
80200bc4:	1885c83a 	sub	r2,r3,r2
80200bc8:	e0bff015 	stw	r2,-64(fp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
	debug(fp, cDebugBuffer);
#endif

	return bSuccess;
80200bcc:	e0bfe517 	ldw	r2,-108(fp)
}
80200bd0:	e6fffe04 	addi	sp,fp,-8
80200bd4:	dfc00317 	ldw	ra,12(sp)
80200bd8:	df000217 	ldw	fp,8(sp)
80200bdc:	dc400117 	ldw	r17,4(sp)
80200be0:	dc000017 	ldw	r16,0(sp)
80200be4:	dec00404 	addi	sp,sp,16
80200be8:	f800283a 	ret

80200bec <bDdr2MemoryRandomWriteTest>:
 * @param [in] bTime  Controla se a durao da funo ser medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryRandomWriteTest(alt_u8 ucMemoryId, bool bVerbose, bool bTime) {
80200bec:	deffed04 	addi	sp,sp,-76
80200bf0:	dfc01215 	stw	ra,72(sp)
80200bf4:	df001115 	stw	fp,68(sp)
80200bf8:	dcc01015 	stw	r19,64(sp)
80200bfc:	dc800f15 	stw	r18,60(sp)
80200c00:	dc400e15 	stw	r17,56(sp)
80200c04:	dc000d15 	stw	r16,52(sp)
80200c08:	df001104 	addi	fp,sp,68
80200c0c:	2005883a 	mov	r2,r4
80200c10:	e17ffa15 	stw	r5,-24(fp)
80200c14:	e1bffb15 	stw	r6,-20(fp)
80200c18:	e0bff905 	stb	r2,-28(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Random Write Test =====\n");
	debug(fp, cDebugBuffer);
#endif
	bool bSuccess = FALSE;
80200c1c:	e03fef15 	stw	zero,-68(fp)
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
80200c20:	e0bff903 	ldbu	r2,-28(fp)
80200c24:	10000326 	beq	r2,zero,80200c34 <bDdr2MemoryRandomWriteTest+0x48>
80200c28:	10800060 	cmpeqi	r2,r2,1
80200c2c:	10000a1e 	bne	r2,zero,80200c58 <bDdr2MemoryRandomWriteTest+0x6c>
80200c30:	00001206 	br	80200c7c <bDdr2MemoryRandomWriteTest+0x90>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
80200c34:	e0bff903 	ldbu	r2,-28(fp)
80200c38:	1009883a 	mov	r4,r2
80200c3c:	02005a80 	call	802005a8 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80200c40:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
80200c44:	00a00034 	movhi	r2,32768
80200c48:	e0bff115 	stw	r2,-60(fp)
		bSuccess = TRUE;
80200c4c:	00800044 	movi	r2,1
80200c50:	e0bfef15 	stw	r2,-68(fp)
		break;
80200c54:	00000c06 	br	80200c88 <bDdr2MemoryRandomWriteTest+0x9c>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
80200c58:	e0bff903 	ldbu	r2,-28(fp)
80200c5c:	1009883a 	mov	r4,r2
80200c60:	02005a80 	call	802005a8 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80200c64:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
80200c68:	00a00034 	movhi	r2,32768
80200c6c:	e0bff115 	stw	r2,-60(fp)
		bSuccess = TRUE;
80200c70:	00800044 	movi	r2,1
80200c74:	e0bfef15 	stw	r2,-68(fp)
		break;
80200c78:	00000306 	br	80200c88 <bDdr2MemoryRandomWriteTest+0x9c>
	default:
		bSuccess = FALSE;
80200c7c:	e03fef15 	stw	zero,-68(fp)
		sprintf(cDebugBuffer,
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
		;
#endif
		return bSuccess;
80200c80:	e0bfef17 	ldw	r2,-68(fp)
80200c84:	00004906 	br	80200dac <bDdr2MemoryRandomWriteTest+0x1c0>
80200c88:	d0a03517 	ldw	r2,-32556(gp)
	alt_u32 uliCurrentState;
	alt_u32 uliMemoryEndAddress;
	alt_u32 uliNextMilestone;
	alt_u8 ucPercentage;

	uliInitialState = alt_nticks();
80200c8c:	d0a01715 	stw	r2,-32676(gp)
	uliCurrentState = uliInitialState;
80200c90:	d0a01717 	ldw	r2,-32676(gp)
80200c94:	e0bff815 	stw	r2,-32(fp)
	uliMemoryEndAddress = uliDdr2Base + uliByteLen;
80200c98:	e0fff017 	ldw	r3,-64(fp)
80200c9c:	e0bff117 	ldw	r2,-60(fp)
80200ca0:	1885883a 	add	r2,r3,r2
80200ca4:	e0bff515 	stw	r2,-44(fp)
	uliNextMilestone = uliDdr2Base + uliByteLen / 20;
80200ca8:	e0fff117 	ldw	r3,-60(fp)
80200cac:	00b33374 	movhi	r2,52429
80200cb0:	10b33344 	addi	r2,r2,-13107
80200cb4:	1888383a 	mulxuu	r4,r3,r2
80200cb8:	1885383a 	mul	r2,r3,r2
80200cbc:	1025883a 	mov	r18,r2
80200cc0:	2027883a 	mov	r19,r4
80200cc4:	9806d13a 	srli	r3,r19,4
80200cc8:	e0bff017 	ldw	r2,-64(fp)
80200ccc:	1885883a 	add	r2,r3,r2
80200cd0:	e0bff315 	stw	r2,-52(fp)
	ucPercentage = 5;
80200cd4:	00800144 	movi	r2,5
80200cd8:	e0bff405 	stb	r2,-48(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer, "00%%..");
		debug(fp, cDebugBuffer);
#endif
	}
	int TimeStart, TimeElapsed = 0;
80200cdc:	e03ff615 	stw	zero,-40(fp)
80200ce0:	d0a03517 	ldw	r2,-32556(gp)

	TimeStart = alt_nticks();
80200ce4:	e0bff715 	stw	r2,-36(fp)
	for (puliDestination = (alt_u32*) uliDdr2Base;
80200ce8:	e0bff017 	ldw	r2,-64(fp)
80200cec:	e0bff215 	stw	r2,-56(fp)
80200cf0:	00002006 	br	80200d74 <bDdr2MemoryRandomWriteTest+0x188>
			(alt_u32) puliDestination < uliMemoryEndAddress;
			puliDestination++) {
		*puliDestination = uliXorshift32(&uliCurrentState);
80200cf4:	e0bff804 	addi	r2,fp,-32
80200cf8:	1009883a 	mov	r4,r2
80200cfc:	0200fa40 	call	80200fa4 <uliXorshift32>
80200d00:	1007883a 	mov	r3,r2
80200d04:	e0bff217 	ldw	r2,-56(fp)
80200d08:	10c00015 	stw	r3,0(r2)
		if ((bVerbose == DDR2_VERBOSE)
				& ((alt_u32) puliDestination > uliNextMilestone)) {
80200d0c:	e0bffa17 	ldw	r2,-24(fp)
80200d10:	10800060 	cmpeqi	r2,r2,1
80200d14:	1009883a 	mov	r4,r2
80200d18:	e0bff217 	ldw	r2,-56(fp)
80200d1c:	e0fff317 	ldw	r3,-52(fp)
80200d20:	1885803a 	cmpltu	r2,r3,r2
80200d24:	2084703a 	and	r2,r4,r2
	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
			(alt_u32) puliDestination < uliMemoryEndAddress;
			puliDestination++) {
		*puliDestination = uliXorshift32(&uliCurrentState);
		if ((bVerbose == DDR2_VERBOSE)
80200d28:	10803fcc 	andi	r2,r2,255
80200d2c:	10000e26 	beq	r2,zero,80200d68 <bDdr2MemoryRandomWriteTest+0x17c>
				& ((alt_u32) puliDestination > uliNextMilestone)) {
#if DEBUG_ON
			sprintf(cDebugBuffer, "..%02d%%..", ucPercentage);
			debug(fp, cDebugBuffer);
#endif
			uliNextMilestone += uliByteLen / 20;
80200d30:	e0fff117 	ldw	r3,-60(fp)
80200d34:	00b33374 	movhi	r2,52429
80200d38:	10b33344 	addi	r2,r2,-13107
80200d3c:	1888383a 	mulxuu	r4,r3,r2
80200d40:	1885383a 	mul	r2,r3,r2
80200d44:	1021883a 	mov	r16,r2
80200d48:	2023883a 	mov	r17,r4
80200d4c:	8804d13a 	srli	r2,r17,4
80200d50:	e0fff317 	ldw	r3,-52(fp)
80200d54:	1885883a 	add	r2,r3,r2
80200d58:	e0bff315 	stw	r2,-52(fp)
			ucPercentage += 5;
80200d5c:	e0bff403 	ldbu	r2,-48(fp)
80200d60:	10800144 	addi	r2,r2,5
80200d64:	e0bff405 	stb	r2,-48(fp)
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
			(alt_u32) puliDestination < uliMemoryEndAddress;
			puliDestination++) {
80200d68:	e0bff217 	ldw	r2,-56(fp)
80200d6c:	10800104 	addi	r2,r2,4
80200d70:	e0bff215 	stw	r2,-56(fp)
	}
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
			(alt_u32) puliDestination < uliMemoryEndAddress;
80200d74:	e0fff217 	ldw	r3,-56(fp)
#endif
	}
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
80200d78:	e0bff517 	ldw	r2,-44(fp)
80200d7c:	18bfdd36 	bltu	r3,r2,80200cf4 <__reset+0xfa1e0cf4>
#endif
			uliNextMilestone += uliByteLen / 20;
			ucPercentage += 5;
		}
	}
	alt_dcache_flush_all();
80200d80:	02134480 	call	80213448 <alt_dcache_flush_all>
		sprintf(cDebugBuffer, "..100%%\n");
		debug(fp, cDebugBuffer);
#endif
	}

	if (bSuccess) {
80200d84:	e0bfef17 	ldw	r2,-68(fp)
80200d88:	10000726 	beq	r2,zero,80200da8 <bDdr2MemoryRandomWriteTest+0x1bc>
		if (bTime == TRUE) {
80200d8c:	e0bffb17 	ldw	r2,-20(fp)
80200d90:	10800058 	cmpnei	r2,r2,1
80200d94:	1000041e 	bne	r2,zero,80200da8 <bDdr2MemoryRandomWriteTest+0x1bc>
80200d98:	d0e03517 	ldw	r3,-32556(gp)
			TimeElapsed = alt_nticks() - TimeStart;
80200d9c:	e0bff717 	ldw	r2,-36(fp)
80200da0:	1885c83a 	sub	r2,r3,r2
80200da4:	e0bff615 	stw	r2,-40(fp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
	debug(fp, cDebugBuffer);
#endif

	return bSuccess;
80200da8:	e0bfef17 	ldw	r2,-68(fp)
}
80200dac:	e6fffc04 	addi	sp,fp,-16
80200db0:	dfc00517 	ldw	ra,20(sp)
80200db4:	df000417 	ldw	fp,16(sp)
80200db8:	dcc00317 	ldw	r19,12(sp)
80200dbc:	dc800217 	ldw	r18,8(sp)
80200dc0:	dc400117 	ldw	r17,4(sp)
80200dc4:	dc000017 	ldw	r16,0(sp)
80200dc8:	dec00604 	addi	sp,sp,24
80200dcc:	f800283a 	ret

80200dd0 <bDdr2MemoryRandomReadTest>:
 * @param [in] bTime  Controla se a durao da funo ser medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryRandomReadTest(alt_u8 ucMemoryId, bool bVerbose, bool bTime) {
80200dd0:	deffed04 	addi	sp,sp,-76
80200dd4:	dfc01215 	stw	ra,72(sp)
80200dd8:	df001115 	stw	fp,68(sp)
80200ddc:	dcc01015 	stw	r19,64(sp)
80200de0:	dc800f15 	stw	r18,60(sp)
80200de4:	dc400e15 	stw	r17,56(sp)
80200de8:	dc000d15 	stw	r16,52(sp)
80200dec:	df001104 	addi	fp,sp,68
80200df0:	2005883a 	mov	r2,r4
80200df4:	e17ffa15 	stw	r5,-24(fp)
80200df8:	e1bffb15 	stw	r6,-20(fp)
80200dfc:	e0bff905 	stb	r2,-28(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Random Read Test =====\n");
	debug(fp, cDebugBuffer);
#endif
	bool bSuccess = FALSE;
80200e00:	e03fef15 	stw	zero,-68(fp)
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
80200e04:	e0bff903 	ldbu	r2,-28(fp)
80200e08:	10000326 	beq	r2,zero,80200e18 <bDdr2MemoryRandomReadTest+0x48>
80200e0c:	10800060 	cmpeqi	r2,r2,1
80200e10:	10000a1e 	bne	r2,zero,80200e3c <bDdr2MemoryRandomReadTest+0x6c>
80200e14:	00001206 	br	80200e60 <bDdr2MemoryRandomReadTest+0x90>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
80200e18:	e0bff903 	ldbu	r2,-28(fp)
80200e1c:	1009883a 	mov	r4,r2
80200e20:	02005a80 	call	802005a8 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80200e24:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
80200e28:	00a00034 	movhi	r2,32768
80200e2c:	e0bff115 	stw	r2,-60(fp)
		bSuccess = TRUE;
80200e30:	00800044 	movi	r2,1
80200e34:	e0bfef15 	stw	r2,-68(fp)
		break;
80200e38:	00000c06 	br	80200e6c <bDdr2MemoryRandomReadTest+0x9c>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
80200e3c:	e0bff903 	ldbu	r2,-28(fp)
80200e40:	1009883a 	mov	r4,r2
80200e44:	02005a80 	call	802005a8 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80200e48:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
80200e4c:	00a00034 	movhi	r2,32768
80200e50:	e0bff115 	stw	r2,-60(fp)
		bSuccess = TRUE;
80200e54:	00800044 	movi	r2,1
80200e58:	e0bfef15 	stw	r2,-68(fp)
		break;
80200e5c:	00000306 	br	80200e6c <bDdr2MemoryRandomReadTest+0x9c>
	default:
		bSuccess = FALSE;
80200e60:	e03fef15 	stw	zero,-68(fp)
		sprintf(cDebugBuffer,
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
		;
#endif
		return bSuccess;
80200e64:	e0bfef17 	ldw	r2,-68(fp)
80200e68:	00004506 	br	80200f80 <bDdr2MemoryRandomReadTest+0x1b0>
	alt_u32 uliCurrentState;
	alt_u32 uliMemoryEndAddress;
	alt_u32 uliNextMilestone;
	alt_u8 ucPercentage;

	uliCurrentState = uliInitialState;
80200e6c:	d0a01717 	ldw	r2,-32676(gp)
80200e70:	e0bff815 	stw	r2,-32(fp)
	uliMemoryEndAddress = uliDdr2Base + uliByteLen;
80200e74:	e0fff017 	ldw	r3,-64(fp)
80200e78:	e0bff117 	ldw	r2,-60(fp)
80200e7c:	1885883a 	add	r2,r3,r2
80200e80:	e0bff515 	stw	r2,-44(fp)
	uliNextMilestone = uliDdr2Base + uliByteLen / 20;
80200e84:	e0fff117 	ldw	r3,-60(fp)
80200e88:	00b33374 	movhi	r2,52429
80200e8c:	10b33344 	addi	r2,r2,-13107
80200e90:	1888383a 	mulxuu	r4,r3,r2
80200e94:	1885383a 	mul	r2,r3,r2
80200e98:	1025883a 	mov	r18,r2
80200e9c:	2027883a 	mov	r19,r4
80200ea0:	9806d13a 	srli	r3,r19,4
80200ea4:	e0bff017 	ldw	r2,-64(fp)
80200ea8:	1885883a 	add	r2,r3,r2
80200eac:	e0bff315 	stw	r2,-52(fp)
	ucPercentage = 5;
80200eb0:	00800144 	movi	r2,5
80200eb4:	e0bff405 	stb	r2,-48(fp)
		sprintf(cDebugBuffer, "00%%..");
		debug(fp, cDebugBuffer);
#endif
	}

	int TimeStart, TimeElapsed = 0;
80200eb8:	e03ff615 	stw	zero,-40(fp)
80200ebc:	d0a03517 	ldw	r2,-32556(gp)

	TimeStart = alt_nticks();
80200ec0:	e0bff715 	stw	r2,-36(fp)
	for (puliSource = (alt_u32*) uliDdr2Base;
80200ec4:	e0bff017 	ldw	r2,-64(fp)
80200ec8:	e0bff215 	stw	r2,-56(fp)
80200ecc:	00001f06 	br	80200f4c <bDdr2MemoryRandomReadTest+0x17c>
			(alt_u32) puliSource < uliMemoryEndAddress; puliSource++) {
		if (uliXorshift32(&uliCurrentState) != *puliSource) {
80200ed0:	e0bff804 	addi	r2,fp,-32
80200ed4:	1009883a 	mov	r4,r2
80200ed8:	0200fa40 	call	80200fa4 <uliXorshift32>
80200edc:	1007883a 	mov	r3,r2
80200ee0:	e0bff217 	ldw	r2,-56(fp)
80200ee4:	10800017 	ldw	r2,0(r2)
80200ee8:	18800126 	beq	r3,r2,80200ef0 <bDdr2MemoryRandomReadTest+0x120>
			bSuccess = FALSE;
80200eec:	e03fef15 	stw	zero,-68(fp)
						(alt_u32)puliSource);
				debug(fp, cDebugBuffer);
#endif
			}
		}
		if ((bVerbose == DDR2_VERBOSE)
80200ef0:	e0bffa17 	ldw	r2,-24(fp)
80200ef4:	10800058 	cmpnei	r2,r2,1
80200ef8:	1000111e 	bne	r2,zero,80200f40 <bDdr2MemoryRandomReadTest+0x170>
				&& ((alt_u32) puliSource > uliNextMilestone)) {
80200efc:	e0bff217 	ldw	r2,-56(fp)
80200f00:	e0fff317 	ldw	r3,-52(fp)
80200f04:	18800e2e 	bgeu	r3,r2,80200f40 <bDdr2MemoryRandomReadTest+0x170>
#if DEBUG_ON
			sprintf(cDebugBuffer, "..%02d%%..", ucPercentage);
			debug(fp, cDebugBuffer);
#endif
			uliNextMilestone += uliByteLen / 20;
80200f08:	e0fff117 	ldw	r3,-60(fp)
80200f0c:	00b33374 	movhi	r2,52429
80200f10:	10b33344 	addi	r2,r2,-13107
80200f14:	1888383a 	mulxuu	r4,r3,r2
80200f18:	1885383a 	mul	r2,r3,r2
80200f1c:	1021883a 	mov	r16,r2
80200f20:	2023883a 	mov	r17,r4
80200f24:	8804d13a 	srli	r2,r17,4
80200f28:	e0fff317 	ldw	r3,-52(fp)
80200f2c:	1885883a 	add	r2,r3,r2
80200f30:	e0bff315 	stw	r2,-52(fp)
			ucPercentage += 5;
80200f34:	e0bff403 	ldbu	r2,-48(fp)
80200f38:	10800144 	addi	r2,r2,5
80200f3c:	e0bff405 	stb	r2,-48(fp)

	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliSource = (alt_u32*) uliDdr2Base;
			(alt_u32) puliSource < uliMemoryEndAddress; puliSource++) {
80200f40:	e0bff217 	ldw	r2,-56(fp)
80200f44:	10800104 	addi	r2,r2,4
80200f48:	e0bff215 	stw	r2,-56(fp)
80200f4c:	e0fff217 	ldw	r3,-56(fp)
	}

	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliSource = (alt_u32*) uliDdr2Base;
80200f50:	e0bff517 	ldw	r2,-44(fp)
80200f54:	18bfde36 	bltu	r3,r2,80200ed0 <__reset+0xfa1e0ed0>
		sprintf(cDebugBuffer, "..100%%\n");
		debug(fp, cDebugBuffer);
#endif
	}

	if (bSuccess) {
80200f58:	e0bfef17 	ldw	r2,-68(fp)
80200f5c:	10000726 	beq	r2,zero,80200f7c <bDdr2MemoryRandomReadTest+0x1ac>
		if (bTime == TRUE) {
80200f60:	e0bffb17 	ldw	r2,-20(fp)
80200f64:	10800058 	cmpnei	r2,r2,1
80200f68:	1000041e 	bne	r2,zero,80200f7c <bDdr2MemoryRandomReadTest+0x1ac>
80200f6c:	d0e03517 	ldw	r3,-32556(gp)
			TimeElapsed = alt_nticks() - TimeStart;
80200f70:	e0bff717 	ldw	r2,-36(fp)
80200f74:	1885c83a 	sub	r2,r3,r2
80200f78:	e0bff615 	stw	r2,-40(fp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
	debug(fp, cDebugBuffer);
#endif

	return bSuccess;
80200f7c:	e0bfef17 	ldw	r2,-68(fp)
}
80200f80:	e6fffc04 	addi	sp,fp,-16
80200f84:	dfc00517 	ldw	ra,20(sp)
80200f88:	df000417 	ldw	fp,16(sp)
80200f8c:	dcc00317 	ldw	r19,12(sp)
80200f90:	dc800217 	ldw	r18,8(sp)
80200f94:	dc400117 	ldw	r17,4(sp)
80200f98:	dc000017 	ldw	r16,0(sp)
80200f9c:	dec00604 	addi	sp,sp,24
80200fa0:	f800283a 	ret

80200fa4 <uliXorshift32>:
 * @param [in] bDRIVE  Estado atual do RNG
 *
 * @retval Nmero aleatrio resultate do RNG
 *
 */
alt_u32 uliXorshift32(alt_u32 *puliState) {
80200fa4:	defffd04 	addi	sp,sp,-12
80200fa8:	df000215 	stw	fp,8(sp)
80200fac:	df000204 	addi	fp,sp,8
80200fb0:	e13fff15 	stw	r4,-4(fp)

	alt_u32 uliX = *puliState;
80200fb4:	e0bfff17 	ldw	r2,-4(fp)
80200fb8:	10800017 	ldw	r2,0(r2)
80200fbc:	e0bffe15 	stw	r2,-8(fp)
	uliX ^= uliX << 13;
80200fc0:	e0bffe17 	ldw	r2,-8(fp)
80200fc4:	1004937a 	slli	r2,r2,13
80200fc8:	e0fffe17 	ldw	r3,-8(fp)
80200fcc:	1884f03a 	xor	r2,r3,r2
80200fd0:	e0bffe15 	stw	r2,-8(fp)
	uliX ^= uliX >> 17;
80200fd4:	e0bffe17 	ldw	r2,-8(fp)
80200fd8:	1004d47a 	srli	r2,r2,17
80200fdc:	e0fffe17 	ldw	r3,-8(fp)
80200fe0:	1884f03a 	xor	r2,r3,r2
80200fe4:	e0bffe15 	stw	r2,-8(fp)
	uliX ^= uliX << 5;
80200fe8:	e0bffe17 	ldw	r2,-8(fp)
80200fec:	1004917a 	slli	r2,r2,5
80200ff0:	e0fffe17 	ldw	r3,-8(fp)
80200ff4:	1884f03a 	xor	r2,r3,r2
80200ff8:	e0bffe15 	stw	r2,-8(fp)
	*puliState = uliX;
80200ffc:	e0bfff17 	ldw	r2,-4(fp)
80201000:	e0fffe17 	ldw	r3,-8(fp)
80201004:	10c00015 	stw	r3,0(r2)

	return uliX;
80201008:	e0bffe17 	ldw	r2,-8(fp)
}
8020100c:	e037883a 	mov	sp,fp
80201010:	df000017 	ldw	fp,0(sp)
80201014:	dec00104 	addi	sp,sp,4
80201018:	f800283a 	ret

8020101c <bIdmaInitM1Dma>:
alt_msgdma_dev *pxDmaM1Dev = NULL;
alt_msgdma_dev *pxDmaM2Dev = NULL;
//! [data memory public global variables]

//! [public functions]
bool bIdmaInitM1Dma(void) {
8020101c:	defffb04 	addi	sp,sp,-20
80201020:	dfc00415 	stw	ra,16(sp)
80201024:	df000315 	stw	fp,12(sp)
80201028:	df000304 	addi	fp,sp,12
	bool bStatus = FALSE;
8020102c:	e03ffd15 	stw	zero,-12(fp)
	bool bFailDispatcher = FALSE;
80201030:	e03ffe15 	stw	zero,-8(fp)
	alt_u16 usiCounter = 0;
80201034:	e03fff0d 	sth	zero,-4(fp)

	// open dma device
	pxDmaM1Dev = alt_msgdma_open((char *) IDMA_DMA_M1_NAME);
80201038:	012008b4 	movhi	r4,32802
8020103c:	21287f04 	addi	r4,r4,-24068
80201040:	0218a000 	call	80218a00 <alt_msgdma_open>
80201044:	d0a01815 	stw	r2,-32672(gp)

	// check if the device was opened
	if (pxDmaM1Dev != NULL) {
80201048:	d0a01817 	ldw	r2,-32672(gp)
8020104c:	10001a26 	beq	r2,zero,802010b8 <bIdmaInitM1Dma+0x9c>
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM1Dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
80201050:	d0a01817 	ldw	r2,-32672(gp)
80201054:	10800317 	ldw	r2,12(r2)
80201058:	10800104 	addi	r2,r2,4
8020105c:	00c00084 	movi	r3,2
80201060:	10c00035 	stwio	r3,0(r2)
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
80201064:	00000b06 	br	80201094 <bIdmaInitM1Dma+0x78>
			usleep(1);
80201068:	01000044 	movi	r4,1
8020106c:	02149380 	call	80214938 <usleep>
			usiCounter++;
80201070:	e0bfff0b 	ldhu	r2,-4(fp)
80201074:	10800044 	addi	r2,r2,1
80201078:	e0bfff0d 	sth	r2,-4(fp)
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
8020107c:	e0bfff0b 	ldhu	r2,-4(fp)
80201080:	1084e230 	cmpltui	r2,r2,5000
80201084:	1000031e 	bne	r2,zero,80201094 <bIdmaInitM1Dma+0x78>
				bFailDispatcher = TRUE;
80201088:	00800044 	movi	r2,1
8020108c:	e0bffe15 	stw	r2,-8(fp)
				break;
80201090:	00000506 	br	802010a8 <bIdmaInitM1Dma+0x8c>
	// check if the device was opened
	if (pxDmaM1Dev != NULL) {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM1Dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
80201094:	d0a01817 	ldw	r2,-32672(gp)
80201098:	10800317 	ldw	r2,12(r2)
8020109c:	10800037 	ldwio	r2,0(r2)
802010a0:	1080100c 	andi	r2,r2,64
802010a4:	103ff01e 	bne	r2,zero,80201068 <__reset+0xfa1e1068>
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
				bFailDispatcher = TRUE;
				break;
			}
		}
		if (bFailDispatcher == FALSE)
802010a8:	e0bffe17 	ldw	r2,-8(fp)
802010ac:	1000021e 	bne	r2,zero,802010b8 <bIdmaInitM1Dma+0x9c>
			bStatus = TRUE;
802010b0:	00800044 	movi	r2,1
802010b4:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
802010b8:	e0bffd17 	ldw	r2,-12(fp)
}
802010bc:	e037883a 	mov	sp,fp
802010c0:	dfc00117 	ldw	ra,4(sp)
802010c4:	df000017 	ldw	fp,0(sp)
802010c8:	dec00204 	addi	sp,sp,8
802010cc:	f800283a 	ret

802010d0 <bIdmaInitM2Dma>:

bool bIdmaInitM2Dma(void) {
802010d0:	defffb04 	addi	sp,sp,-20
802010d4:	dfc00415 	stw	ra,16(sp)
802010d8:	df000315 	stw	fp,12(sp)
802010dc:	df000304 	addi	fp,sp,12
	bool bStatus = FALSE;
802010e0:	e03ffd15 	stw	zero,-12(fp)
	bool bFailDispatcher = FALSE;
802010e4:	e03ffe15 	stw	zero,-8(fp)
	alt_u16 usiCounter = 0;
802010e8:	e03fff0d 	sth	zero,-4(fp)

	// open dma device
	pxDmaM2Dev = alt_msgdma_open((char *) IDMA_DMA_M2_NAME);
802010ec:	012008b4 	movhi	r4,32802
802010f0:	21288404 	addi	r4,r4,-24048
802010f4:	0218a000 	call	80218a00 <alt_msgdma_open>
802010f8:	d0a01915 	stw	r2,-32668(gp)

	// check if the device was opened
	if (pxDmaM2Dev == NULL) {
802010fc:	d0a01917 	ldw	r2,-32668(gp)
80201100:	1000021e 	bne	r2,zero,8020110c <bIdmaInitM2Dma+0x3c>
		// device not opened
		bStatus = FALSE;
80201104:	e03ffd15 	stw	zero,-12(fp)
80201108:	00001a06 	br	80201174 <bIdmaInitM2Dma+0xa4>
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM2Dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
8020110c:	d0a01917 	ldw	r2,-32668(gp)
80201110:	10800317 	ldw	r2,12(r2)
80201114:	10800104 	addi	r2,r2,4
80201118:	00c00084 	movi	r3,2
8020111c:	10c00035 	stwio	r3,0(r2)
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
80201120:	00000b06 	br	80201150 <bIdmaInitM2Dma+0x80>
			usleep(1);
80201124:	01000044 	movi	r4,1
80201128:	02149380 	call	80214938 <usleep>
			usiCounter++;
8020112c:	e0bfff0b 	ldhu	r2,-4(fp)
80201130:	10800044 	addi	r2,r2,1
80201134:	e0bfff0d 	sth	r2,-4(fp)
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
80201138:	e0bfff0b 	ldhu	r2,-4(fp)
8020113c:	1084e230 	cmpltui	r2,r2,5000
80201140:	1000031e 	bne	r2,zero,80201150 <bIdmaInitM2Dma+0x80>
				bFailDispatcher = TRUE;
80201144:	00800044 	movi	r2,1
80201148:	e0bffe15 	stw	r2,-8(fp)
				break;
8020114c:	00000506 	br	80201164 <bIdmaInitM2Dma+0x94>
		bStatus = FALSE;
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM2Dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
80201150:	d0a01917 	ldw	r2,-32668(gp)
80201154:	10800317 	ldw	r2,12(r2)
80201158:	10800037 	ldwio	r2,0(r2)
8020115c:	1080100c 	andi	r2,r2,64
80201160:	103ff01e 	bne	r2,zero,80201124 <__reset+0xfa1e1124>
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
				bFailDispatcher = TRUE;
				break;
			}
		}
		if (bFailDispatcher == FALSE)
80201164:	e0bffe17 	ldw	r2,-8(fp)
80201168:	1000021e 	bne	r2,zero,80201174 <bIdmaInitM2Dma+0xa4>
			bStatus = TRUE;
8020116c:	00800044 	movi	r2,1
80201170:	e0bffd15 	stw	r2,-12(fp)
	}
	return bStatus;
80201174:	e0bffd17 	ldw	r2,-12(fp)
}
80201178:	e037883a 	mov	sp,fp
8020117c:	dfc00117 	ldw	ra,4(sp)
80201180:	df000017 	ldw	fp,0(sp)
80201184:	dec00204 	addi	sp,sp,8
80201188:	f800283a 	ret

8020118c <bIdmaDmaM1Transfer>:

bool bIdmaDmaM1Transfer(alt_u32 *uliDdrInitialAddr, alt_u16 usiTransferSizeInBytes, alt_u8 ucChBufferId) {
8020118c:	deffea04 	addi	sp,sp,-88
80201190:	dfc01515 	stw	ra,84(sp)
80201194:	df001415 	stw	fp,80(sp)
80201198:	dc001315 	stw	r16,76(sp)
8020119c:	df001404 	addi	fp,sp,80
802011a0:	e13ffc15 	stw	r4,-16(fp)
802011a4:	2807883a 	mov	r3,r5
802011a8:	3005883a 	mov	r2,r6
802011ac:	e0fffd0d 	sth	r3,-12(fp)
802011b0:	e0bffe05 	stb	r2,-8(fp)
802011b4:	defff004 	addi	sp,sp,-64
802011b8:	d8800904 	addi	r2,sp,36
802011bc:	108007c4 	addi	r2,r2,31
802011c0:	1004d17a 	srli	r2,r2,5
802011c4:	1020917a 	slli	r16,r2,5
	bool bStatus;

	alt_msgdma_extended_descriptor xDmaExtendedDescriptor;

	alt_u32 uliDestAddrLow = 0;
802011c8:	e03ff615 	stw	zero,-40(fp)
	alt_u32 uliDestAddrHigh = 0;
802011cc:	e03ff715 	stw	zero,-36(fp)

	alt_u32 uliSrcAddrLow = 0;
802011d0:	e03ff915 	stw	zero,-28(fp)
	alt_u32 uliSrcAddrHigh = 0;
802011d4:	e03ffa15 	stw	zero,-24(fp)

	alt_u32 uliControlBits = 0x00000000;
802011d8:	e03ffb15 	stw	zero,-20(fp)
	bool bChannelFlag;

	/* Assuming that the channel selected exist, change to FALSE if doesn't */
	bChannelFlag = TRUE;
802011dc:	00800044 	movi	r2,1
802011e0:	e0bff815 	stw	r2,-32(fp)
	bStatus = FALSE;
802011e4:	e03ff515 	stw	zero,-44(fp)
	switch (ucChBufferId) {
802011e8:	e0bffe03 	ldbu	r2,-8(fp)
802011ec:	10c00228 	cmpgeui	r3,r2,8
802011f0:	1800351e 	bne	r3,zero,802012c8 <bIdmaDmaM1Transfer+0x13c>
802011f4:	100690ba 	slli	r3,r2,2
802011f8:	00a00834 	movhi	r2,32800
802011fc:	10848304 	addi	r2,r2,4620
80201200:	1885883a 	add	r2,r3,r2
80201204:	10800017 	ldw	r2,0(r2)
80201208:	1000683a 	jmp	r2
8020120c:	8020122c 	andhi	zero,r16,32840
80201210:	8020123c 	xorhi	zero,r16,32840
80201214:	80201250 	cmplti	zero,r16,-32695
80201218:	80201264 	muli	zero,r16,-32695
8020121c:	80201278 	rdprs	zero,r16,-32695
80201220:	8020128c 	andi	zero,r16,32842
80201224:	802012a0 	cmpeqi	zero,r16,-32694
80201228:	802012b4 	orhi	zero,r16,32842
	case eIdmaCh1Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_1_BUFF_BASE_ADDR_LOW;
8020122c:	e03ff615 	stw	zero,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_1_BUFF_BASE_ADDR_HIGH;
80201230:	00800044 	movi	r2,1
80201234:	e0bff715 	stw	r2,-36(fp)
		break;
80201238:	00002506 	br	802012d0 <bIdmaDmaM1Transfer+0x144>
	case eIdmaCh2Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_2_BUFF_BASE_ADDR_LOW;
8020123c:	00800074 	movhi	r2,1
80201240:	e0bff615 	stw	r2,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_2_BUFF_BASE_ADDR_HIGH;
80201244:	00800044 	movi	r2,1
80201248:	e0bff715 	stw	r2,-36(fp)
		break;
8020124c:	00002006 	br	802012d0 <bIdmaDmaM1Transfer+0x144>
	case eIdmaCh3Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_3_BUFF_BASE_ADDR_LOW;
80201250:	008000b4 	movhi	r2,2
80201254:	e0bff615 	stw	r2,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_3_BUFF_BASE_ADDR_HIGH;
80201258:	00800044 	movi	r2,1
8020125c:	e0bff715 	stw	r2,-36(fp)
		break;
80201260:	00001b06 	br	802012d0 <bIdmaDmaM1Transfer+0x144>
	case eIdmaCh4Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_4_BUFF_BASE_ADDR_LOW;
80201264:	008000f4 	movhi	r2,3
80201268:	e0bff615 	stw	r2,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_4_BUFF_BASE_ADDR_HIGH;
8020126c:	00800044 	movi	r2,1
80201270:	e0bff715 	stw	r2,-36(fp)
		break;
80201274:	00001606 	br	802012d0 <bIdmaDmaM1Transfer+0x144>
	case eIdmaCh5Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_5_BUFF_BASE_ADDR_LOW;
80201278:	00800134 	movhi	r2,4
8020127c:	e0bff615 	stw	r2,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_5_BUFF_BASE_ADDR_HIGH;
80201280:	00800044 	movi	r2,1
80201284:	e0bff715 	stw	r2,-36(fp)
		break;
80201288:	00001106 	br	802012d0 <bIdmaDmaM1Transfer+0x144>
	case eIdmaCh6Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_6_BUFF_BASE_ADDR_LOW;
8020128c:	00800174 	movhi	r2,5
80201290:	e0bff615 	stw	r2,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_6_BUFF_BASE_ADDR_HIGH;
80201294:	00800044 	movi	r2,1
80201298:	e0bff715 	stw	r2,-36(fp)
		break;
8020129c:	00000c06 	br	802012d0 <bIdmaDmaM1Transfer+0x144>
	case eIdmaCh7Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_7_BUFF_BASE_ADDR_LOW;
802012a0:	008001b4 	movhi	r2,6
802012a4:	e0bff615 	stw	r2,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_7_BUFF_BASE_ADDR_HIGH;
802012a8:	00800044 	movi	r2,1
802012ac:	e0bff715 	stw	r2,-36(fp)
		break;
802012b0:	00000706 	br	802012d0 <bIdmaDmaM1Transfer+0x144>
	case eIdmaCh8Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_8_BUFF_BASE_ADDR_LOW;
802012b4:	008001f4 	movhi	r2,7
802012b8:	e0bff615 	stw	r2,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_8_BUFF_BASE_ADDR_HIGH;
802012bc:	00800044 	movi	r2,1
802012c0:	e0bff715 	stw	r2,-36(fp)
		break;
802012c4:	00000206 	br	802012d0 <bIdmaDmaM1Transfer+0x144>
	default:
		bChannelFlag = FALSE;
802012c8:	e03ff815 	stw	zero,-32(fp)
		break;
802012cc:	0001883a 	nop
	}

	uliSrcAddrLow = (alt_u32) IDMA_M1_BASE_ADDR_LOW	+ (alt_u32) uliDdrInitialAddr;
802012d0:	e0bffc17 	ldw	r2,-16(fp)
802012d4:	e0bff915 	stw	r2,-28(fp)
	uliSrcAddrHigh = (alt_u32) IDMA_M1_BASE_ADDR_HIGH;
802012d8:	e03ffa15 	stw	zero,-24(fp)

	if (bChannelFlag) {
802012dc:	e0bff817 	ldw	r2,-32(fp)
802012e0:	10002a26 	beq	r2,zero,8020138c <bIdmaDmaM1Transfer+0x200>

		if (pxDmaM1Dev != NULL) {
802012e4:	d0a01817 	ldw	r2,-32672(gp)
802012e8:	10002826 	beq	r2,zero,8020138c <bIdmaDmaM1Transfer+0x200>
			// hold transfers for descriptor fifo space
			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
802012ec:	00000206 	br	802012f8 <bIdmaDmaM1Transfer+0x16c>
				alt_busy_sleep(1); /* delay 1us */
802012f0:	01000044 	movi	r4,1
802012f4:	02132140 	call	80213214 <alt_busy_sleep>

	if (bChannelFlag) {

		if (pxDmaM1Dev != NULL) {
			// hold transfers for descriptor fifo space
			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
802012f8:	d0a01817 	ldw	r2,-32672(gp)
802012fc:	10800317 	ldw	r2,12(r2)
80201300:	10800037 	ldwio	r2,0(r2)
80201304:	1080010c 	andi	r2,r2,4
80201308:	103ff91e 	bne	r2,zero,802012f0 <__reset+0xfa1e12f0>
				alt_busy_sleep(1); /* delay 1us */
			}
			/* Success = 0 */
			if (0 == iMsgdmaConstructExtendedMmToMmDescriptor(pxDmaM1Dev,
8020130c:	d2201817 	ldw	r8,-32672(gp)
80201310:	e1bff917 	ldw	r6,-28(fp)
80201314:	e1fff617 	ldw	r7,-40(fp)
80201318:	e0bffd0b 	ldhu	r2,-12(fp)
8020131c:	e0fffa17 	ldw	r3,-24(fp)
80201320:	e13ff717 	ldw	r4,-36(fp)
80201324:	01400044 	movi	r5,1
80201328:	d9400815 	stw	r5,32(sp)
8020132c:	01400044 	movi	r5,1
80201330:	d9400715 	stw	r5,28(sp)
80201334:	01400044 	movi	r5,1
80201338:	d9400615 	stw	r5,24(sp)
8020133c:	01400044 	movi	r5,1
80201340:	d9400515 	stw	r5,20(sp)
80201344:	01400044 	movi	r5,1
80201348:	d9400415 	stw	r5,16(sp)
8020134c:	d9000315 	stw	r4,12(sp)
80201350:	d8c00215 	stw	r3,8(sp)
80201354:	e0fffb17 	ldw	r3,-20(fp)
80201358:	d8c00115 	stw	r3,4(sp)
8020135c:	d8800015 	stw	r2,0(sp)
80201360:	800b883a 	mov	r5,r16
80201364:	4009883a 	mov	r4,r8
80201368:	02063d40 	call	802063d4 <iMsgdmaConstructExtendedMmToMmDescriptor>
8020136c:	1000071e 	bne	r2,zero,8020138c <bIdmaDmaM1Transfer+0x200>
					&xDmaExtendedDescriptor, (alt_u32 *) uliSrcAddrLow, (alt_u32 *) uliDestAddrLow,
					usiTransferSizeInBytes, uliControlBits,	(alt_u32 *) uliSrcAddrHigh, (alt_u32 *) uliDestAddrHigh,
					1, 1, 1, 1, 1)	) {
				/* Success = 0 */
				if (0 == iMsgdmaExtendedDescriptorAsyncTransfer(pxDmaM1Dev,	&xDmaExtendedDescriptor)) {
80201370:	d0a01817 	ldw	r2,-32672(gp)
80201374:	800b883a 	mov	r5,r16
80201378:	1009883a 	mov	r4,r2
8020137c:	020648c0 	call	8020648c <iMsgdmaExtendedDescriptorAsyncTransfer>
80201380:	1000021e 	bne	r2,zero,8020138c <bIdmaDmaM1Transfer+0x200>
					bStatus = TRUE;
80201384:	00800044 	movi	r2,1
80201388:	e0bff515 	stw	r2,-44(fp)
				}
			}
		}
	}
	return bStatus;
8020138c:	e0bff517 	ldw	r2,-44(fp)
}
80201390:	e6ffff04 	addi	sp,fp,-4
80201394:	dfc00217 	ldw	ra,8(sp)
80201398:	df000117 	ldw	fp,4(sp)
8020139c:	dc000017 	ldw	r16,0(sp)
802013a0:	dec00304 	addi	sp,sp,12
802013a4:	f800283a 	ret

802013a8 <bIdmaDmaM2Transfer>:

bool bIdmaDmaM2Transfer(alt_u32 *uliDdrInitialAddr, alt_u16 usiTransferSizeInBytes, alt_u8 ucChBufferId) {
802013a8:	deffea04 	addi	sp,sp,-88
802013ac:	dfc01515 	stw	ra,84(sp)
802013b0:	df001415 	stw	fp,80(sp)
802013b4:	dc001315 	stw	r16,76(sp)
802013b8:	df001404 	addi	fp,sp,80
802013bc:	e13ffc15 	stw	r4,-16(fp)
802013c0:	2807883a 	mov	r3,r5
802013c4:	3005883a 	mov	r2,r6
802013c8:	e0fffd0d 	sth	r3,-12(fp)
802013cc:	e0bffe05 	stb	r2,-8(fp)
802013d0:	defff004 	addi	sp,sp,-64
802013d4:	d8800904 	addi	r2,sp,36
802013d8:	108007c4 	addi	r2,r2,31
802013dc:	1004d17a 	srli	r2,r2,5
802013e0:	1020917a 	slli	r16,r2,5
	bool bStatus;

	alt_msgdma_extended_descriptor xDmaExtendedDescriptor;

	alt_u32 uliDestAddrLow = 0;
802013e4:	e03ff615 	stw	zero,-40(fp)
	alt_u32 uliDestAddrHigh = 0;
802013e8:	e03ff715 	stw	zero,-36(fp)

	alt_u32 uliSrcAddrLow = 0;
802013ec:	e03ff915 	stw	zero,-28(fp)
	alt_u32 uliSrcAddrHigh = 0;
802013f0:	e03ffa15 	stw	zero,-24(fp)

	alt_u32 uliControlBits = 0x00000000;
802013f4:	e03ffb15 	stw	zero,-20(fp)
	bool bChannelFlag;


	/* Assuming that the channel selected exist, change to FALSE if doesn't */
	bChannelFlag = TRUE;
802013f8:	00800044 	movi	r2,1
802013fc:	e0bff815 	stw	r2,-32(fp)
	bStatus = FALSE;
80201400:	e03ff515 	stw	zero,-44(fp)
	switch (ucChBufferId) {
80201404:	e0bffe03 	ldbu	r2,-8(fp)
80201408:	10c00228 	cmpgeui	r3,r2,8
8020140c:	1800351e 	bne	r3,zero,802014e4 <bIdmaDmaM2Transfer+0x13c>
80201410:	100690ba 	slli	r3,r2,2
80201414:	00a00834 	movhi	r2,32800
80201418:	10850a04 	addi	r2,r2,5160
8020141c:	1885883a 	add	r2,r3,r2
80201420:	10800017 	ldw	r2,0(r2)
80201424:	1000683a 	jmp	r2
80201428:	80201448 	cmpgei	zero,r16,-32687
8020142c:	80201458 	cmpnei	zero,r16,-32687
80201430:	8020146c 	andhi	zero,r16,32849
80201434:	80201480 	call	88020148 <__reset+0x2000148>
80201438:	80201494 	ori	zero,r16,32850
8020143c:	802014a8 	cmpgeui	zero,r16,32850
80201440:	802014bc 	xorhi	zero,r16,32850
80201444:	802014d0 	cmplti	zero,r16,-32685
	case eIdmaCh1Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_1_BUFF_BASE_ADDR_LOW;
80201448:	e03ff615 	stw	zero,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_1_BUFF_BASE_ADDR_HIGH;
8020144c:	00800044 	movi	r2,1
80201450:	e0bff715 	stw	r2,-36(fp)
		break;
80201454:	00002506 	br	802014ec <bIdmaDmaM2Transfer+0x144>
	case eIdmaCh2Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_2_BUFF_BASE_ADDR_LOW;
80201458:	00800074 	movhi	r2,1
8020145c:	e0bff615 	stw	r2,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_2_BUFF_BASE_ADDR_HIGH;
80201460:	00800044 	movi	r2,1
80201464:	e0bff715 	stw	r2,-36(fp)
		break;
80201468:	00002006 	br	802014ec <bIdmaDmaM2Transfer+0x144>
	case eIdmaCh3Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_3_BUFF_BASE_ADDR_LOW;
8020146c:	008000b4 	movhi	r2,2
80201470:	e0bff615 	stw	r2,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_3_BUFF_BASE_ADDR_HIGH;
80201474:	00800044 	movi	r2,1
80201478:	e0bff715 	stw	r2,-36(fp)
		break;
8020147c:	00001b06 	br	802014ec <bIdmaDmaM2Transfer+0x144>
	case eIdmaCh4Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_4_BUFF_BASE_ADDR_LOW;
80201480:	008000f4 	movhi	r2,3
80201484:	e0bff615 	stw	r2,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_4_BUFF_BASE_ADDR_HIGH;
80201488:	00800044 	movi	r2,1
8020148c:	e0bff715 	stw	r2,-36(fp)
		break;
80201490:	00001606 	br	802014ec <bIdmaDmaM2Transfer+0x144>
	case eIdmaCh5Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_5_BUFF_BASE_ADDR_LOW;
80201494:	00800134 	movhi	r2,4
80201498:	e0bff615 	stw	r2,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_5_BUFF_BASE_ADDR_HIGH;
8020149c:	00800044 	movi	r2,1
802014a0:	e0bff715 	stw	r2,-36(fp)
		break;
802014a4:	00001106 	br	802014ec <bIdmaDmaM2Transfer+0x144>
	case eIdmaCh6Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_6_BUFF_BASE_ADDR_LOW;
802014a8:	00800174 	movhi	r2,5
802014ac:	e0bff615 	stw	r2,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_6_BUFF_BASE_ADDR_HIGH;
802014b0:	00800044 	movi	r2,1
802014b4:	e0bff715 	stw	r2,-36(fp)
		break;
802014b8:	00000c06 	br	802014ec <bIdmaDmaM2Transfer+0x144>
	case eIdmaCh7Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_7_BUFF_BASE_ADDR_LOW;
802014bc:	008001b4 	movhi	r2,6
802014c0:	e0bff615 	stw	r2,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_7_BUFF_BASE_ADDR_HIGH;
802014c4:	00800044 	movi	r2,1
802014c8:	e0bff715 	stw	r2,-36(fp)
		break;
802014cc:	00000706 	br	802014ec <bIdmaDmaM2Transfer+0x144>
	case eIdmaCh8Buffer:
		uliDestAddrLow = (alt_u32) IDMA_CH_8_BUFF_BASE_ADDR_LOW;
802014d0:	008001f4 	movhi	r2,7
802014d4:	e0bff615 	stw	r2,-40(fp)
		uliDestAddrHigh = (alt_u32) IDMA_CH_8_BUFF_BASE_ADDR_HIGH;
802014d8:	00800044 	movi	r2,1
802014dc:	e0bff715 	stw	r2,-36(fp)
		break;
802014e0:	00000206 	br	802014ec <bIdmaDmaM2Transfer+0x144>
	default:
		bChannelFlag = FALSE;
802014e4:	e03ff815 	stw	zero,-32(fp)
		break;
802014e8:	0001883a 	nop
	}

	uliSrcAddrLow = (alt_u32) IDMA_M2_BASE_ADDR_LOW	+ (alt_u32) uliDdrInitialAddr;
802014ec:	e0fffc17 	ldw	r3,-16(fp)
802014f0:	00a00034 	movhi	r2,32768
802014f4:	1885883a 	add	r2,r3,r2
802014f8:	e0bff915 	stw	r2,-28(fp)
	uliSrcAddrHigh = (alt_u32) IDMA_M2_BASE_ADDR_HIGH;
802014fc:	e03ffa15 	stw	zero,-24(fp)

	if (bChannelFlag) {
80201500:	e0bff817 	ldw	r2,-32(fp)
80201504:	10002a26 	beq	r2,zero,802015b0 <bIdmaDmaM2Transfer+0x208>
		if (pxDmaM2Dev != NULL) {
80201508:	d0a01917 	ldw	r2,-32668(gp)
8020150c:	10002826 	beq	r2,zero,802015b0 <bIdmaDmaM2Transfer+0x208>

			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
80201510:	00000206 	br	8020151c <bIdmaDmaM2Transfer+0x174>
				alt_busy_sleep(1); /* delay 1us */
80201514:	01000044 	movi	r4,1
80201518:	02132140 	call	80213214 <alt_busy_sleep>
	uliSrcAddrHigh = (alt_u32) IDMA_M2_BASE_ADDR_HIGH;

	if (bChannelFlag) {
		if (pxDmaM2Dev != NULL) {

			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
8020151c:	d0a01917 	ldw	r2,-32668(gp)
80201520:	10800317 	ldw	r2,12(r2)
80201524:	10800037 	ldwio	r2,0(r2)
80201528:	1080010c 	andi	r2,r2,4
8020152c:	103ff91e 	bne	r2,zero,80201514 <__reset+0xfa1e1514>
				alt_busy_sleep(1); /* delay 1us */
			}
			/* Success = 0 */
			if ( 0 == iMsgdmaConstructExtendedMmToMmDescriptor(pxDmaM2Dev,
80201530:	d2201917 	ldw	r8,-32668(gp)
80201534:	e1bff917 	ldw	r6,-28(fp)
80201538:	e1fff617 	ldw	r7,-40(fp)
8020153c:	e0bffd0b 	ldhu	r2,-12(fp)
80201540:	e0fffa17 	ldw	r3,-24(fp)
80201544:	e13ff717 	ldw	r4,-36(fp)
80201548:	01400044 	movi	r5,1
8020154c:	d9400815 	stw	r5,32(sp)
80201550:	01400044 	movi	r5,1
80201554:	d9400715 	stw	r5,28(sp)
80201558:	01400044 	movi	r5,1
8020155c:	d9400615 	stw	r5,24(sp)
80201560:	01400044 	movi	r5,1
80201564:	d9400515 	stw	r5,20(sp)
80201568:	01400044 	movi	r5,1
8020156c:	d9400415 	stw	r5,16(sp)
80201570:	d9000315 	stw	r4,12(sp)
80201574:	d8c00215 	stw	r3,8(sp)
80201578:	e0fffb17 	ldw	r3,-20(fp)
8020157c:	d8c00115 	stw	r3,4(sp)
80201580:	d8800015 	stw	r2,0(sp)
80201584:	800b883a 	mov	r5,r16
80201588:	4009883a 	mov	r4,r8
8020158c:	02063d40 	call	802063d4 <iMsgdmaConstructExtendedMmToMmDescriptor>
80201590:	1000071e 	bne	r2,zero,802015b0 <bIdmaDmaM2Transfer+0x208>
					&xDmaExtendedDescriptor, (alt_u32 *) uliSrcAddrLow, (alt_u32 *) uliDestAddrLow,
					usiTransferSizeInBytes, uliControlBits, (alt_u32 *) uliSrcAddrHigh, (alt_u32 *) uliDestAddrHigh,
					1, 1, 1, 1, 1)) {
				/* Success = 0 */
				if ( 0 == iMsgdmaExtendedDescriptorSyncTransfer(pxDmaM2Dev,
80201594:	d0a01917 	ldw	r2,-32668(gp)
80201598:	800b883a 	mov	r5,r16
8020159c:	1009883a 	mov	r4,r2
802015a0:	02064c80 	call	802064c8 <iMsgdmaExtendedDescriptorSyncTransfer>
802015a4:	1000021e 	bne	r2,zero,802015b0 <bIdmaDmaM2Transfer+0x208>
						&xDmaExtendedDescriptor)) {
					bStatus = TRUE;
802015a8:	00800044 	movi	r2,1
802015ac:	e0bff515 	stw	r2,-44(fp)
				}
			}
		}
	}
	return bStatus;
802015b0:	e0bff517 	ldw	r2,-44(fp)
}
802015b4:	e6ffff04 	addi	sp,fp,-4
802015b8:	dfc00217 	ldw	ra,8(sp)
802015bc:	df000117 	ldw	fp,4(sp)
802015c0:	dc000017 	ldw	r16,0(sp)
802015c4:	dec00304 	addi	sp,sp,12
802015c8:	f800283a 	ret

802015cc <bEnableIsoDrivers>:
//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
bool bEnableIsoDrivers(void)
{
802015cc:	defffe04 	addi	sp,sp,-8
802015d0:	dfc00115 	stw	ra,4(sp)
802015d4:	df000015 	stw	fp,0(sp)
802015d8:	d839883a 	mov	fp,sp
  bCtrlIoLvdsDrive(LVDS_IO_ON, LVDS_EN_ISO_DRIVERS_MSK);
802015dc:	01400204 	movi	r5,8
802015e0:	01000044 	movi	r4,1
802015e4:	02017540 	call	80201754 <bCtrlIoLvdsDrive>
  return  TRUE;
802015e8:	00800044 	movi	r2,1
}
802015ec:	e037883a 	mov	sp,fp
802015f0:	dfc00117 	ldw	ra,4(sp)
802015f4:	df000017 	ldw	fp,0(sp)
802015f8:	dec00204 	addi	sp,sp,8
802015fc:	f800283a 	ret

80201600 <bDisableIsoDrivers>:

bool bDisableIsoDrivers(void)
{
80201600:	defffe04 	addi	sp,sp,-8
80201604:	dfc00115 	stw	ra,4(sp)
80201608:	df000015 	stw	fp,0(sp)
8020160c:	d839883a 	mov	fp,sp
  bCtrlIoLvdsDrive(LVDS_IO_OFF, LVDS_EN_ISO_DRIVERS_MSK);
80201610:	01400204 	movi	r5,8
80201614:	0009883a 	mov	r4,zero
80201618:	02017540 	call	80201754 <bCtrlIoLvdsDrive>
  return  TRUE;
8020161c:	00800044 	movi	r2,1
}
80201620:	e037883a 	mov	sp,fp
80201624:	dfc00117 	ldw	ra,4(sp)
80201628:	df000017 	ldw	fp,0(sp)
8020162c:	dec00204 	addi	sp,sp,8
80201630:	f800283a 	ret

80201634 <bEnableLvdsBoard>:

bool bEnableLvdsBoard(void)
{
80201634:	defffe04 	addi	sp,sp,-8
80201638:	dfc00115 	stw	ra,4(sp)
8020163c:	df000015 	stw	fp,0(sp)
80201640:	d839883a 	mov	fp,sp
  bCtrlIoLvdsDrive(LVDS_IO_ON, LVDS_PWDN_MSK);
80201644:	01400104 	movi	r5,4
80201648:	01000044 	movi	r4,1
8020164c:	02017540 	call	80201754 <bCtrlIoLvdsDrive>
  return  TRUE;
80201650:	00800044 	movi	r2,1
}
80201654:	e037883a 	mov	sp,fp
80201658:	dfc00117 	ldw	ra,4(sp)
8020165c:	df000017 	ldw	fp,0(sp)
80201660:	dec00204 	addi	sp,sp,8
80201664:	f800283a 	ret

80201668 <bDisableLvdsBoard>:

bool bDisableLvdsBoard(void)
{
80201668:	defffe04 	addi	sp,sp,-8
8020166c:	dfc00115 	stw	ra,4(sp)
80201670:	df000015 	stw	fp,0(sp)
80201674:	d839883a 	mov	fp,sp
  bCtrlIoLvdsDrive(LVDS_IO_OFF, LVDS_PWDN_MSK);
80201678:	01400104 	movi	r5,4
8020167c:	0009883a 	mov	r4,zero
80201680:	02017540 	call	80201754 <bCtrlIoLvdsDrive>
  return  TRUE;
80201684:	00800044 	movi	r2,1
}
80201688:	e037883a 	mov	sp,fp
8020168c:	dfc00117 	ldw	ra,4(sp)
80201690:	df000017 	ldw	fp,0(sp)
80201694:	dec00204 	addi	sp,sp,8
80201698:	f800283a 	ret

8020169c <bSetPreEmphasys>:

bool bSetPreEmphasys(alt_u8 ucPemLevel)
{
8020169c:	defffd04 	addi	sp,sp,-12
802016a0:	dfc00215 	stw	ra,8(sp)
802016a4:	df000115 	stw	fp,4(sp)
802016a8:	df000104 	addi	fp,sp,4
802016ac:	2005883a 	mov	r2,r4
802016b0:	e0bfff05 	stb	r2,-4(fp)
  switch (ucPemLevel) {
802016b4:	e0bfff03 	ldbu	r2,-4(fp)
802016b8:	10c00060 	cmpeqi	r3,r2,1
802016bc:	18000d1e 	bne	r3,zero,802016f4 <bSetPreEmphasys+0x58>
802016c0:	10c00088 	cmpgei	r3,r2,2
802016c4:	1800021e 	bne	r3,zero,802016d0 <bSetPreEmphasys+0x34>
802016c8:	10000626 	beq	r2,zero,802016e4 <bSetPreEmphasys+0x48>
      break;
    case LVDS_PEM_HI:
      bCtrlIoLvdsDrive(LVDS_IO_ON, LVDS_PEM1_MSK | LVDS_PEM0_MSK);
      break;
    default:
      break;
802016cc:	00001b06 	br	8020173c <bSetPreEmphasys+0xa0>
  return  TRUE;
}

bool bSetPreEmphasys(alt_u8 ucPemLevel)
{
  switch (ucPemLevel) {
802016d0:	10c000a0 	cmpeqi	r3,r2,2
802016d4:	18000e1e 	bne	r3,zero,80201710 <bSetPreEmphasys+0x74>
802016d8:	108000e0 	cmpeqi	r2,r2,3
802016dc:	1000131e 	bne	r2,zero,8020172c <bSetPreEmphasys+0x90>
      break;
    case LVDS_PEM_HI:
      bCtrlIoLvdsDrive(LVDS_IO_ON, LVDS_PEM1_MSK | LVDS_PEM0_MSK);
      break;
    default:
      break;
802016e0:	00001606 	br	8020173c <bSetPreEmphasys+0xa0>

bool bSetPreEmphasys(alt_u8 ucPemLevel)
{
  switch (ucPemLevel) {
    case LVDS_PEM_OFF:
      bCtrlIoLvdsDrive(LVDS_IO_OFF, LVDS_PEM1_MSK | LVDS_PEM0_MSK);
802016e4:	014000c4 	movi	r5,3
802016e8:	0009883a 	mov	r4,zero
802016ec:	02017540 	call	80201754 <bCtrlIoLvdsDrive>
      break;
802016f0:	00001206 	br	8020173c <bSetPreEmphasys+0xa0>
    case LVDS_PEM_LO:
      bCtrlIoLvdsDrive(LVDS_IO_OFF, LVDS_PEM1_MSK);
802016f4:	01400084 	movi	r5,2
802016f8:	0009883a 	mov	r4,zero
802016fc:	02017540 	call	80201754 <bCtrlIoLvdsDrive>
      bCtrlIoLvdsDrive(LVDS_IO_ON,  LVDS_PEM0_MSK);
80201700:	01400044 	movi	r5,1
80201704:	01000044 	movi	r4,1
80201708:	02017540 	call	80201754 <bCtrlIoLvdsDrive>
      break;
8020170c:	00000b06 	br	8020173c <bSetPreEmphasys+0xa0>
    case LVDS_PEM_MID:
      bCtrlIoLvdsDrive(LVDS_IO_OFF, LVDS_PEM0_MSK);
80201710:	01400044 	movi	r5,1
80201714:	0009883a 	mov	r4,zero
80201718:	02017540 	call	80201754 <bCtrlIoLvdsDrive>
      bCtrlIoLvdsDrive(LVDS_IO_ON,  LVDS_PEM1_MSK);
8020171c:	01400084 	movi	r5,2
80201720:	01000044 	movi	r4,1
80201724:	02017540 	call	80201754 <bCtrlIoLvdsDrive>
      break;
80201728:	00000406 	br	8020173c <bSetPreEmphasys+0xa0>
    case LVDS_PEM_HI:
      bCtrlIoLvdsDrive(LVDS_IO_ON, LVDS_PEM1_MSK | LVDS_PEM0_MSK);
8020172c:	014000c4 	movi	r5,3
80201730:	01000044 	movi	r4,1
80201734:	02017540 	call	80201754 <bCtrlIoLvdsDrive>
      break;
80201738:	0001883a 	nop
    default:
      break;
  }
  return TRUE;
8020173c:	00800044 	movi	r2,1
}
80201740:	e037883a 	mov	sp,fp
80201744:	dfc00117 	ldw	ra,4(sp)
80201748:	df000017 	ldw	fp,0(sp)
8020174c:	dec00204 	addi	sp,sp,8
80201750:	f800283a 	ret

80201754 <bCtrlIoLvdsDrive>:
 * @param [in] ulliMask   -> mascara de i/os a serem alterados
 *
 * @retval TRUE -> sucesso
 */
static bool bCtrlIoLvdsDrive(bool bOnOff, alt_u8 ucMask)
{
80201754:	defffd04 	addi	sp,sp,-12
80201758:	df000215 	stw	fp,8(sp)
8020175c:	df000204 	addi	fp,sp,8
80201760:	e13ffe15 	stw	r4,-8(fp)
80201764:	2805883a 	mov	r2,r5
80201768:	e0bfff05 	stb	r2,-4(fp)
  if (bOnOff == LVDS_IO_OFF) {
8020176c:	e0bffe17 	ldw	r2,-8(fp)
80201770:	1000071e 	bne	r2,zero,80201790 <bCtrlIoLvdsDrive+0x3c>
	 ucIoValue &= (~ucMask);
80201774:	e0bfff03 	ldbu	r2,-4(fp)
80201778:	0084303a 	nor	r2,zero,r2
8020177c:	1007883a 	mov	r3,r2
80201780:	d0a00003 	ldbu	r2,-32768(gp)
80201784:	1884703a 	and	r2,r3,r2
80201788:	d0a00005 	stb	r2,-32768(gp)
8020178c:	00000406 	br	802017a0 <bCtrlIoLvdsDrive+0x4c>
  }
  else {
	 ucIoValue |= ucMask;
80201790:	d0e00003 	ldbu	r3,-32768(gp)
80201794:	e0bfff03 	ldbu	r2,-4(fp)
80201798:	1884b03a 	or	r2,r3,r2
8020179c:	d0a00005 	stb	r2,-32768(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LVDS_CTRL_IO_LVDS_ADDR_BASE, ucIoValue);
802017a0:	d0a00003 	ldbu	r2,-32768(gp)
802017a4:	10c03fcc 	andi	r3,r2,255
802017a8:	00a08034 	movhi	r2,33280
802017ac:	10822c04 	addi	r2,r2,2224
802017b0:	10c00035 	stwio	r3,0(r2)
  return TRUE;
802017b4:	00800044 	movi	r2,1
}
802017b8:	e037883a 	mov	sp,fp
802017bc:	df000017 	ldw	fp,0(sp)
802017c0:	dec00104 	addi	sp,sp,4
802017c4:	f800283a 	ret

802017c8 <bDatbGetBuffersStatus>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
bool bDatbGetBuffersStatus(TDatbChannel *pxDatbCh){
802017c8:	deffef04 	addi	sp,sp,-68
802017cc:	df001015 	stw	fp,64(sp)
802017d0:	df001004 	addi	fp,sp,64
802017d4:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
802017d8:	e03ff015 	stw	zero,-64(fp)
	volatile alt_u32 uliReg = 0;
802017dc:	e03ffd15 	stw	zero,-12(fp)

	if (pxDatbCh != NULL) {
802017e0:	e0bfff17 	ldw	r2,-4(fp)
802017e4:	10004826 	beq	r2,zero,80201908 <bDatbGetBuffersStatus+0x140>
		uliReg = uliDatbReadReg(pxDatbCh->puliDatbChAddr, (alt_u32)(DCOM_DATA_BUFF_STAT_REG_OFST));
802017e8:	e0bfff17 	ldw	r2,-4(fp)
802017ec:	10800017 	ldw	r2,0(r2)
802017f0:	e0bff115 	stw	r2,-60(fp)
802017f4:	00800084 	movi	r2,2
802017f8:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDatbReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
802017fc:	e0bffc17 	ldw	r2,-16(fp)
80201800:	1085883a 	add	r2,r2,r2
80201804:	1085883a 	add	r2,r2,r2
80201808:	1007883a 	mov	r3,r2
8020180c:	e0bff117 	ldw	r2,-60(fp)
80201810:	10c5883a 	add	r2,r2,r3
80201814:	10800017 	ldw	r2,0(r2)
80201818:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
8020181c:	e0bffe17 	ldw	r2,-8(fp)
bool bDatbGetBuffersStatus(TDatbChannel *pxDatbCh){
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxDatbCh != NULL) {
		uliReg = uliDatbReadReg(pxDatbCh->puliDatbChAddr, (alt_u32)(DCOM_DATA_BUFF_STAT_REG_OFST));
80201820:	e0bffd15 	stw	r2,-12(fp)

		pxDatbCh->xBufferStatus.bDataBufferFull  = bDatbGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_BUFF_STAT_FULL_MSK));
80201824:	e0bffd17 	ldw	r2,-12(fp)
80201828:	e0bff215 	stw	r2,-56(fp)
8020182c:	008000b4 	movhi	r2,2
80201830:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDatbGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80201834:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
80201838:	e0fff217 	ldw	r3,-56(fp)
8020183c:	e0bffa17 	ldw	r2,-24(fp)
80201840:	1884703a 	and	r2,r3,r2
80201844:	10000326 	beq	r2,zero,80201854 <bDatbGetBuffersStatus+0x8c>
		bFlag = TRUE;
80201848:	00800044 	movi	r2,1
8020184c:	e0bffb15 	stw	r2,-20(fp)
80201850:	00000106 	br	80201858 <bDatbGetBuffersStatus+0x90>
	} else {
		bFlag = FALSE;
80201854:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
80201858:	e0fffb17 	ldw	r3,-20(fp)
	volatile alt_u32 uliReg = 0;

	if (pxDatbCh != NULL) {
		uliReg = uliDatbReadReg(pxDatbCh->puliDatbChAddr, (alt_u32)(DCOM_DATA_BUFF_STAT_REG_OFST));

		pxDatbCh->xBufferStatus.bDataBufferFull  = bDatbGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_BUFF_STAT_FULL_MSK));
8020185c:	e0bfff17 	ldw	r2,-4(fp)
80201860:	10c00115 	stw	r3,4(r2)
		pxDatbCh->xBufferStatus.bDataBufferEmpty = bDatbGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_BUFF_STAT_EMPTY_MSK));
80201864:	e0bffd17 	ldw	r2,-12(fp)
80201868:	e0bff315 	stw	r2,-52(fp)
8020186c:	00800074 	movhi	r2,1
80201870:	e0bff815 	stw	r2,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDatbGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80201874:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80201878:	e0fff317 	ldw	r3,-52(fp)
8020187c:	e0bff817 	ldw	r2,-32(fp)
80201880:	1884703a 	and	r2,r3,r2
80201884:	10000326 	beq	r2,zero,80201894 <bDatbGetBuffersStatus+0xcc>
		bFlag = TRUE;
80201888:	00800044 	movi	r2,1
8020188c:	e0bff915 	stw	r2,-28(fp)
80201890:	00000106 	br	80201898 <bDatbGetBuffersStatus+0xd0>
	} else {
		bFlag = FALSE;
80201894:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80201898:	e0fff917 	ldw	r3,-28(fp)

	if (pxDatbCh != NULL) {
		uliReg = uliDatbReadReg(pxDatbCh->puliDatbChAddr, (alt_u32)(DCOM_DATA_BUFF_STAT_REG_OFST));

		pxDatbCh->xBufferStatus.bDataBufferFull  = bDatbGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_BUFF_STAT_FULL_MSK));
		pxDatbCh->xBufferStatus.bDataBufferEmpty = bDatbGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_BUFF_STAT_EMPTY_MSK));
8020189c:	e0bfff17 	ldw	r2,-4(fp)
802018a0:	10c00215 	stw	r3,8(r2)
		pxDatbCh->xBufferStatus.uiDataBufferUsed = (alt_u16)(uliDatbGetRegField(uliReg, (alt_u32)(DCOM_DATA_BUFF_STAT_USED_MSK), 0));
802018a4:	e0bffd17 	ldw	r2,-12(fp)
802018a8:	e0bff415 	stw	r2,-48(fp)
802018ac:	00bfffd4 	movui	r2,65535
802018b0:	e0bff515 	stw	r2,-44(fp)
802018b4:	e03ff605 	stb	zero,-40(fp)

	return uliReg;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDatbGetRegField(alt_u32 uliRegValue, alt_u32 uliFieldMask, alt_u8 ucFieldOffset) {
	alt_u32 uliFieldValue = 0;
802018b8:	e03ff715 	stw	zero,-36(fp)

	uliFieldValue = (uliRegValue & uliFieldMask) >> ucFieldOffset;
802018bc:	e0fff417 	ldw	r3,-48(fp)
802018c0:	e0bff517 	ldw	r2,-44(fp)
802018c4:	1886703a 	and	r3,r3,r2
802018c8:	e0bff603 	ldbu	r2,-40(fp)
802018cc:	1884d83a 	srl	r2,r3,r2
802018d0:	e0bff715 	stw	r2,-36(fp)

	return uliFieldValue;
802018d4:	e0bff717 	ldw	r2,-36(fp)
	if (pxDatbCh != NULL) {
		uliReg = uliDatbReadReg(pxDatbCh->puliDatbChAddr, (alt_u32)(DCOM_DATA_BUFF_STAT_REG_OFST));

		pxDatbCh->xBufferStatus.bDataBufferFull  = bDatbGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_BUFF_STAT_FULL_MSK));
		pxDatbCh->xBufferStatus.bDataBufferEmpty = bDatbGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_BUFF_STAT_EMPTY_MSK));
		pxDatbCh->xBufferStatus.uiDataBufferUsed = (alt_u16)(uliDatbGetRegField(uliReg, (alt_u32)(DCOM_DATA_BUFF_STAT_USED_MSK), 0));
802018d8:	1007883a 	mov	r3,r2
802018dc:	e0bfff17 	ldw	r2,-4(fp)
802018e0:	10c0030d 	sth	r3,12(r2)
		pxDatbCh->xBufferStatus.uiDataBufferFree = cuiDataBufferSize - pxDatbCh->xBufferStatus.uiDataBufferUsed;
802018e4:	0007883a 	mov	r3,zero
802018e8:	e0bfff17 	ldw	r2,-4(fp)
802018ec:	1080030b 	ldhu	r2,12(r2)
802018f0:	1885c83a 	sub	r2,r3,r2
802018f4:	1007883a 	mov	r3,r2
802018f8:	e0bfff17 	ldw	r2,-4(fp)
802018fc:	10c0038d 	sth	r3,14(r2)

		bStatus = TRUE;
80201900:	00800044 	movi	r2,1
80201904:	e0bff015 	stw	r2,-64(fp)
	}

	return (bStatus);
80201908:	e0bff017 	ldw	r2,-64(fp)
}
8020190c:	e037883a 	mov	sp,fp
80201910:	df000017 	ldw	fp,0(sp)
80201914:	dec00104 	addi	sp,sp,4
80201918:	f800283a 	ret

8020191c <bDatbInitCh>:

bool bDatbInitCh(TDatbChannel *pxDatbCh, alt_u8 ucDcomCh){
8020191c:	defff904 	addi	sp,sp,-28
80201920:	dfc00615 	stw	ra,24(sp)
80201924:	df000515 	stw	fp,20(sp)
80201928:	df000504 	addi	fp,sp,20
8020192c:	e13ffe15 	stw	r4,-8(fp)
80201930:	2805883a 	mov	r2,r5
80201934:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
80201938:	e03ffb15 	stw	zero,-20(fp)
	bool bValidCh = FALSE;
8020193c:	e03ffc15 	stw	zero,-16(fp)
	bool bInitFail = FALSE;
80201940:	e03ffd15 	stw	zero,-12(fp)

	if (pxDatbCh != NULL) {
80201944:	e0bffe17 	ldw	r2,-8(fp)
80201948:	10005626 	beq	r2,zero,80201aa4 <bDatbInitCh+0x188>

		switch (ucDcomCh) {
8020194c:	e0bfff03 	ldbu	r2,-4(fp)
80201950:	10c00228 	cmpgeui	r3,r2,8
80201954:	1800461e 	bne	r3,zero,80201a70 <bDatbInitCh+0x154>
80201958:	100690ba 	slli	r3,r2,2
8020195c:	00a00834 	movhi	r2,32800
80201960:	10865c04 	addi	r2,r2,6512
80201964:	1885883a 	add	r2,r3,r2
80201968:	10800017 	ldw	r2,0(r2)
8020196c:	1000683a 	jmp	r2
80201970:	80201990 	cmplti	zero,r16,-32666
80201974:	802019ac 	andhi	zero,r16,32870
80201978:	802019c8 	cmpgei	zero,r16,-32665
8020197c:	802019e4 	muli	zero,r16,-32665
80201980:	80201a00 	call	880201a0 <__reset+0x20001a0>
80201984:	80201a1c 	xori	zero,r16,32872
80201988:	80201a38 	rdprs	zero,r16,-32664
8020198c:	80201a54 	ori	zero,r16,32873
		case eDcomSpwCh1:
			pxDatbCh->puliDatbChAddr = (alt_u32 *) DCOM_CH_1_BASE_ADDR;
80201990:	e0fffe17 	ldw	r3,-8(fp)
80201994:	00a00034 	movhi	r2,32768
80201998:	108a0004 	addi	r2,r2,10240
8020199c:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802019a0:	00800044 	movi	r2,1
802019a4:	e0bffc15 	stw	r2,-16(fp)
			break;
802019a8:	00003306 	br	80201a78 <bDatbInitCh+0x15c>
		case eDcomSpwCh2:
			pxDatbCh->puliDatbChAddr = (alt_u32 *) DCOM_CH_2_BASE_ADDR;
802019ac:	e0fffe17 	ldw	r3,-8(fp)
802019b0:	00a00034 	movhi	r2,32768
802019b4:	10890004 	addi	r2,r2,9216
802019b8:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802019bc:	00800044 	movi	r2,1
802019c0:	e0bffc15 	stw	r2,-16(fp)
			break;
802019c4:	00002c06 	br	80201a78 <bDatbInitCh+0x15c>
		case eDcomSpwCh3:
			pxDatbCh->puliDatbChAddr = (alt_u32 *) DCOM_CH_3_BASE_ADDR;
802019c8:	e0fffe17 	ldw	r3,-8(fp)
802019cc:	00a00034 	movhi	r2,32768
802019d0:	10880004 	addi	r2,r2,8192
802019d4:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802019d8:	00800044 	movi	r2,1
802019dc:	e0bffc15 	stw	r2,-16(fp)
			break;
802019e0:	00002506 	br	80201a78 <bDatbInitCh+0x15c>
		case eDcomSpwCh4:
			pxDatbCh->puliDatbChAddr = (alt_u32 *) DCOM_CH_4_BASE_ADDR;
802019e4:	e0fffe17 	ldw	r3,-8(fp)
802019e8:	00a00034 	movhi	r2,32768
802019ec:	10870004 	addi	r2,r2,7168
802019f0:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802019f4:	00800044 	movi	r2,1
802019f8:	e0bffc15 	stw	r2,-16(fp)
			break;
802019fc:	00001e06 	br	80201a78 <bDatbInitCh+0x15c>
		case eDcomSpwCh5:
			pxDatbCh->puliDatbChAddr = (alt_u32 *) DCOM_CH_5_BASE_ADDR;
80201a00:	e0fffe17 	ldw	r3,-8(fp)
80201a04:	00a00034 	movhi	r2,32768
80201a08:	10860004 	addi	r2,r2,6144
80201a0c:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80201a10:	00800044 	movi	r2,1
80201a14:	e0bffc15 	stw	r2,-16(fp)
			break;
80201a18:	00001706 	br	80201a78 <bDatbInitCh+0x15c>
		case eDcomSpwCh6:
			pxDatbCh->puliDatbChAddr = (alt_u32 *) DCOM_CH_6_BASE_ADDR;
80201a1c:	e0fffe17 	ldw	r3,-8(fp)
80201a20:	00a00034 	movhi	r2,32768
80201a24:	10850004 	addi	r2,r2,5120
80201a28:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80201a2c:	00800044 	movi	r2,1
80201a30:	e0bffc15 	stw	r2,-16(fp)
			break;
80201a34:	00001006 	br	80201a78 <bDatbInitCh+0x15c>
		case eDcomSpwCh7:
			pxDatbCh->puliDatbChAddr = (alt_u32 *) DCOM_CH_7_BASE_ADDR;
80201a38:	e0fffe17 	ldw	r3,-8(fp)
80201a3c:	00a00034 	movhi	r2,32768
80201a40:	10840004 	addi	r2,r2,4096
80201a44:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80201a48:	00800044 	movi	r2,1
80201a4c:	e0bffc15 	stw	r2,-16(fp)
			break;
80201a50:	00000906 	br	80201a78 <bDatbInitCh+0x15c>
		case eDcomSpwCh8:
			pxDatbCh->puliDatbChAddr = (alt_u32 *) DCOM_CH_8_BASE_ADDR;
80201a54:	e0fffe17 	ldw	r3,-8(fp)
80201a58:	00a00034 	movhi	r2,32768
80201a5c:	10830004 	addi	r2,r2,3072
80201a60:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80201a64:	00800044 	movi	r2,1
80201a68:	e0bffc15 	stw	r2,-16(fp)
			break;
80201a6c:	00000206 	br	80201a78 <bDatbInitCh+0x15c>
		default:
			bValidCh = FALSE;
80201a70:	e03ffc15 	stw	zero,-16(fp)
			break;
80201a74:	0001883a 	nop
		}

		if (bValidCh) {
80201a78:	e0bffc17 	ldw	r2,-16(fp)
80201a7c:	10000926 	beq	r2,zero,80201aa4 <bDatbInitCh+0x188>
			if (!bDatbGetBuffersStatus(pxDatbCh)) {
80201a80:	e13ffe17 	ldw	r4,-8(fp)
80201a84:	02017c80 	call	802017c8 <bDatbGetBuffersStatus>
80201a88:	1000021e 	bne	r2,zero,80201a94 <bDatbInitCh+0x178>
				bInitFail = TRUE;
80201a8c:	00800044 	movi	r2,1
80201a90:	e0bffd15 	stw	r2,-12(fp)
			}

			if (!bInitFail) {
80201a94:	e0bffd17 	ldw	r2,-12(fp)
80201a98:	1000021e 	bne	r2,zero,80201aa4 <bDatbInitCh+0x188>
				bStatus = TRUE;
80201a9c:	00800044 	movi	r2,1
80201aa0:	e0bffb15 	stw	r2,-20(fp)
			}
		}
	}
	return bStatus;
80201aa4:	e0bffb17 	ldw	r2,-20(fp)
}
80201aa8:	e037883a 	mov	sp,fp
80201aac:	dfc00117 	ldw	ra,4(sp)
80201ab0:	df000017 	ldw	fp,0(sp)
80201ab4:	dec00204 	addi	sp,sp,8
80201ab8:	f800283a 	ret

80201abc <vDctrCh1HandleIrq>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
void vDctrCh1HandleIrq(void* pvContext){
80201abc:	defffa04 	addi	sp,sp,-24
80201ac0:	dfc00515 	stw	ra,20(sp)
80201ac4:	df000415 	stw	fp,16(sp)
80201ac8:	dc000315 	stw	r16,12(sp)
80201acc:	df000404 	addi	fp,sp,16
80201ad0:	e13ffe15 	stw	r4,-8(fp)
80201ad4:	d809883a 	mov	r4,sp
80201ad8:	2021883a 	mov	r16,r4
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...

	// Get Irq Flags
	bool bIrqFlags[cucDctrIrqFlagsQtd];
80201adc:	01000084 	movi	r4,2
80201ae0:	21003fcc 	andi	r4,r4,255
80201ae4:	213fffc4 	addi	r4,r4,-1
80201ae8:	e13ffc15 	stw	r4,-16(fp)
80201aec:	01000084 	movi	r4,2
80201af0:	21003fcc 	andi	r4,r4,255
80201af4:	2013883a 	mov	r9,r4
80201af8:	0015883a 	mov	r10,zero
80201afc:	4808d6fa 	srli	r4,r9,27
80201b00:	500c917a 	slli	r6,r10,5
80201b04:	218cb03a 	or	r6,r4,r6
80201b08:	480a917a 	slli	r5,r9,5
80201b0c:	01000084 	movi	r4,2
80201b10:	21003fcc 	andi	r4,r4,255
80201b14:	200f883a 	mov	r7,r4
80201b18:	0011883a 	mov	r8,zero
80201b1c:	3808d6fa 	srli	r4,r7,27
80201b20:	4006917a 	slli	r3,r8,5
80201b24:	20c6b03a 	or	r3,r4,r3
80201b28:	3804917a 	slli	r2,r7,5
80201b2c:	00800084 	movi	r2,2
80201b30:	10803fcc 	andi	r2,r2,255
80201b34:	1085883a 	add	r2,r2,r2
80201b38:	1085883a 	add	r2,r2,r2
80201b3c:	108000c4 	addi	r2,r2,3
80201b40:	108000c4 	addi	r2,r2,3
80201b44:	1004d0ba 	srli	r2,r2,2
80201b48:	1085883a 	add	r2,r2,r2
80201b4c:	1085883a 	add	r2,r2,r2
80201b50:	d8b7c83a 	sub	sp,sp,r2
80201b54:	d805883a 	mov	r2,sp
80201b58:	108000c4 	addi	r2,r2,3
80201b5c:	1004d0ba 	srli	r2,r2,2
80201b60:	1085883a 	add	r2,r2,r2
80201b64:	1085883a 	add	r2,r2,r2
80201b68:	e0bffd15 	stw	r2,-12(fp)
	vDctrCh1IrqFlag(bIrqFlags);
80201b6c:	e0bffd17 	ldw	r2,-12(fp)
80201b70:	1009883a 	mov	r4,r2
80201b74:	02027bc0 	call	802027bc <vDctrCh1IrqFlag>

	// Check Irq Buffer Empty Flags
	if (bIrqFlags[eTxEndFlag]) {
80201b78:	e0bffd17 	ldw	r2,-12(fp)
80201b7c:	10800017 	ldw	r2,0(r2)
80201b80:	10000226 	beq	r2,zero,80201b8c <vDctrCh1HandleIrq+0xd0>

		/* Action to perform when Tx end Irq ocurred */

		vDctrCh1IrqFlagClr(eTxEndFlag);
80201b84:	0009883a 	mov	r4,zero
80201b88:	02022dc0 	call	802022dc <vDctrCh1IrqFlagClr>
	}
	if (bIrqFlags[eTxBeginFlag]) {
80201b8c:	e0bffd17 	ldw	r2,-12(fp)
80201b90:	10800117 	ldw	r2,4(r2)
80201b94:	10000226 	beq	r2,zero,80201ba0 <vDctrCh1HandleIrq+0xe4>

		/* Action to perform when Tx begin Irq ocurred */

		vDctrCh1IrqFlagClr(eTxBeginFlag);
80201b98:	01000044 	movi	r4,1
80201b9c:	02022dc0 	call	802022dc <vDctrCh1IrqFlagClr>
80201ba0:	8037883a 	mov	sp,r16
	}

}
80201ba4:	0001883a 	nop
80201ba8:	e6ffff04 	addi	sp,fp,-4
80201bac:	dfc00217 	ldw	ra,8(sp)
80201bb0:	df000117 	ldw	fp,4(sp)
80201bb4:	dc000017 	ldw	r16,0(sp)
80201bb8:	dec00304 	addi	sp,sp,12
80201bbc:	f800283a 	ret

80201bc0 <vDctrCh2HandleIrq>:

void vDctrCh2HandleIrq(void* pvContext){
80201bc0:	defffa04 	addi	sp,sp,-24
80201bc4:	dfc00515 	stw	ra,20(sp)
80201bc8:	df000415 	stw	fp,16(sp)
80201bcc:	dc000315 	stw	r16,12(sp)
80201bd0:	df000404 	addi	fp,sp,16
80201bd4:	e13ffe15 	stw	r4,-8(fp)
80201bd8:	d809883a 	mov	r4,sp
80201bdc:	2021883a 	mov	r16,r4
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...

	// Get Irq Flags
	bool bIrqFlags[cucDctrIrqFlagsQtd];
80201be0:	01000084 	movi	r4,2
80201be4:	21003fcc 	andi	r4,r4,255
80201be8:	213fffc4 	addi	r4,r4,-1
80201bec:	e13ffc15 	stw	r4,-16(fp)
80201bf0:	01000084 	movi	r4,2
80201bf4:	21003fcc 	andi	r4,r4,255
80201bf8:	2013883a 	mov	r9,r4
80201bfc:	0015883a 	mov	r10,zero
80201c00:	4808d6fa 	srli	r4,r9,27
80201c04:	500c917a 	slli	r6,r10,5
80201c08:	218cb03a 	or	r6,r4,r6
80201c0c:	480a917a 	slli	r5,r9,5
80201c10:	01000084 	movi	r4,2
80201c14:	21003fcc 	andi	r4,r4,255
80201c18:	200f883a 	mov	r7,r4
80201c1c:	0011883a 	mov	r8,zero
80201c20:	3808d6fa 	srli	r4,r7,27
80201c24:	4006917a 	slli	r3,r8,5
80201c28:	20c6b03a 	or	r3,r4,r3
80201c2c:	3804917a 	slli	r2,r7,5
80201c30:	00800084 	movi	r2,2
80201c34:	10803fcc 	andi	r2,r2,255
80201c38:	1085883a 	add	r2,r2,r2
80201c3c:	1085883a 	add	r2,r2,r2
80201c40:	108000c4 	addi	r2,r2,3
80201c44:	108000c4 	addi	r2,r2,3
80201c48:	1004d0ba 	srli	r2,r2,2
80201c4c:	1085883a 	add	r2,r2,r2
80201c50:	1085883a 	add	r2,r2,r2
80201c54:	d8b7c83a 	sub	sp,sp,r2
80201c58:	d805883a 	mov	r2,sp
80201c5c:	108000c4 	addi	r2,r2,3
80201c60:	1004d0ba 	srli	r2,r2,2
80201c64:	1085883a 	add	r2,r2,r2
80201c68:	1085883a 	add	r2,r2,r2
80201c6c:	e0bffd15 	stw	r2,-12(fp)
	vDctrCh2IrqFlag(bIrqFlags);
80201c70:	e0bffd17 	ldw	r2,-12(fp)
80201c74:	1009883a 	mov	r4,r2
80201c78:	02028ac0 	call	802028ac <vDctrCh2IrqFlag>

	// Check Irq Buffer Empty Flags
	if (bIrqFlags[eTxEndFlag]) {
80201c7c:	e0bffd17 	ldw	r2,-12(fp)
80201c80:	10800017 	ldw	r2,0(r2)
80201c84:	10000226 	beq	r2,zero,80201c90 <vDctrCh2HandleIrq+0xd0>

		/* Action to perform when Tx end Irq ocurred */

		vDctrCh2IrqFlagClr(eTxEndFlag);
80201c88:	0009883a 	mov	r4,zero
80201c8c:	02023780 	call	80202378 <vDctrCh2IrqFlagClr>
	}
	if (bIrqFlags[eTxBeginFlag]) {
80201c90:	e0bffd17 	ldw	r2,-12(fp)
80201c94:	10800117 	ldw	r2,4(r2)
80201c98:	10000226 	beq	r2,zero,80201ca4 <vDctrCh2HandleIrq+0xe4>

		/* Action to perform when Tx begin Irq ocurred */

		vDctrCh2IrqFlagClr(eTxBeginFlag);
80201c9c:	01000044 	movi	r4,1
80201ca0:	02023780 	call	80202378 <vDctrCh2IrqFlagClr>
80201ca4:	8037883a 	mov	sp,r16
	}

}
80201ca8:	0001883a 	nop
80201cac:	e6ffff04 	addi	sp,fp,-4
80201cb0:	dfc00217 	ldw	ra,8(sp)
80201cb4:	df000117 	ldw	fp,4(sp)
80201cb8:	dc000017 	ldw	r16,0(sp)
80201cbc:	dec00304 	addi	sp,sp,12
80201cc0:	f800283a 	ret

80201cc4 <vDctrCh3HandleIrq>:

void vDctrCh3HandleIrq(void* pvContext){
80201cc4:	defffa04 	addi	sp,sp,-24
80201cc8:	dfc00515 	stw	ra,20(sp)
80201ccc:	df000415 	stw	fp,16(sp)
80201cd0:	dc000315 	stw	r16,12(sp)
80201cd4:	df000404 	addi	fp,sp,16
80201cd8:	e13ffe15 	stw	r4,-8(fp)
80201cdc:	d809883a 	mov	r4,sp
80201ce0:	2021883a 	mov	r16,r4
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...

	// Get Irq Flags
	bool bIrqFlags[cucDctrIrqFlagsQtd];
80201ce4:	01000084 	movi	r4,2
80201ce8:	21003fcc 	andi	r4,r4,255
80201cec:	213fffc4 	addi	r4,r4,-1
80201cf0:	e13ffc15 	stw	r4,-16(fp)
80201cf4:	01000084 	movi	r4,2
80201cf8:	21003fcc 	andi	r4,r4,255
80201cfc:	2013883a 	mov	r9,r4
80201d00:	0015883a 	mov	r10,zero
80201d04:	4808d6fa 	srli	r4,r9,27
80201d08:	500c917a 	slli	r6,r10,5
80201d0c:	218cb03a 	or	r6,r4,r6
80201d10:	480a917a 	slli	r5,r9,5
80201d14:	01000084 	movi	r4,2
80201d18:	21003fcc 	andi	r4,r4,255
80201d1c:	200f883a 	mov	r7,r4
80201d20:	0011883a 	mov	r8,zero
80201d24:	3808d6fa 	srli	r4,r7,27
80201d28:	4006917a 	slli	r3,r8,5
80201d2c:	20c6b03a 	or	r3,r4,r3
80201d30:	3804917a 	slli	r2,r7,5
80201d34:	00800084 	movi	r2,2
80201d38:	10803fcc 	andi	r2,r2,255
80201d3c:	1085883a 	add	r2,r2,r2
80201d40:	1085883a 	add	r2,r2,r2
80201d44:	108000c4 	addi	r2,r2,3
80201d48:	108000c4 	addi	r2,r2,3
80201d4c:	1004d0ba 	srli	r2,r2,2
80201d50:	1085883a 	add	r2,r2,r2
80201d54:	1085883a 	add	r2,r2,r2
80201d58:	d8b7c83a 	sub	sp,sp,r2
80201d5c:	d805883a 	mov	r2,sp
80201d60:	108000c4 	addi	r2,r2,3
80201d64:	1004d0ba 	srli	r2,r2,2
80201d68:	1085883a 	add	r2,r2,r2
80201d6c:	1085883a 	add	r2,r2,r2
80201d70:	e0bffd15 	stw	r2,-12(fp)
	vDctrCh3IrqFlag(bIrqFlags);
80201d74:	e0bffd17 	ldw	r2,-12(fp)
80201d78:	1009883a 	mov	r4,r2
80201d7c:	020299c0 	call	8020299c <vDctrCh3IrqFlag>

	// Check Irq Buffer Empty Flags
	if (bIrqFlags[eTxEndFlag]) {
80201d80:	e0bffd17 	ldw	r2,-12(fp)
80201d84:	10800017 	ldw	r2,0(r2)
80201d88:	10000226 	beq	r2,zero,80201d94 <vDctrCh3HandleIrq+0xd0>

		/* Action to perform when Tx end Irq ocurred */

		vDctrCh3IrqFlagClr(eTxEndFlag);
80201d8c:	0009883a 	mov	r4,zero
80201d90:	02024140 	call	80202414 <vDctrCh3IrqFlagClr>
	}
	if (bIrqFlags[eTxBeginFlag]) {
80201d94:	e0bffd17 	ldw	r2,-12(fp)
80201d98:	10800117 	ldw	r2,4(r2)
80201d9c:	10000226 	beq	r2,zero,80201da8 <vDctrCh3HandleIrq+0xe4>

		/* Action to perform when Tx begin Irq ocurred */

		vDctrCh3IrqFlagClr(eTxBeginFlag);
80201da0:	01000044 	movi	r4,1
80201da4:	02024140 	call	80202414 <vDctrCh3IrqFlagClr>
80201da8:	8037883a 	mov	sp,r16
	}

}
80201dac:	0001883a 	nop
80201db0:	e6ffff04 	addi	sp,fp,-4
80201db4:	dfc00217 	ldw	ra,8(sp)
80201db8:	df000117 	ldw	fp,4(sp)
80201dbc:	dc000017 	ldw	r16,0(sp)
80201dc0:	dec00304 	addi	sp,sp,12
80201dc4:	f800283a 	ret

80201dc8 <vDctrCh4HandleIrq>:

void vDctrCh4HandleIrq(void* pvContext){
80201dc8:	defffa04 	addi	sp,sp,-24
80201dcc:	dfc00515 	stw	ra,20(sp)
80201dd0:	df000415 	stw	fp,16(sp)
80201dd4:	dc000315 	stw	r16,12(sp)
80201dd8:	df000404 	addi	fp,sp,16
80201ddc:	e13ffe15 	stw	r4,-8(fp)
80201de0:	d809883a 	mov	r4,sp
80201de4:	2021883a 	mov	r16,r4
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...

	// Get Irq Flags
	bool bIrqFlags[cucDctrIrqFlagsQtd];
80201de8:	01000084 	movi	r4,2
80201dec:	21003fcc 	andi	r4,r4,255
80201df0:	213fffc4 	addi	r4,r4,-1
80201df4:	e13ffc15 	stw	r4,-16(fp)
80201df8:	01000084 	movi	r4,2
80201dfc:	21003fcc 	andi	r4,r4,255
80201e00:	2013883a 	mov	r9,r4
80201e04:	0015883a 	mov	r10,zero
80201e08:	4808d6fa 	srli	r4,r9,27
80201e0c:	500c917a 	slli	r6,r10,5
80201e10:	218cb03a 	or	r6,r4,r6
80201e14:	480a917a 	slli	r5,r9,5
80201e18:	01000084 	movi	r4,2
80201e1c:	21003fcc 	andi	r4,r4,255
80201e20:	200f883a 	mov	r7,r4
80201e24:	0011883a 	mov	r8,zero
80201e28:	3808d6fa 	srli	r4,r7,27
80201e2c:	4006917a 	slli	r3,r8,5
80201e30:	20c6b03a 	or	r3,r4,r3
80201e34:	3804917a 	slli	r2,r7,5
80201e38:	00800084 	movi	r2,2
80201e3c:	10803fcc 	andi	r2,r2,255
80201e40:	1085883a 	add	r2,r2,r2
80201e44:	1085883a 	add	r2,r2,r2
80201e48:	108000c4 	addi	r2,r2,3
80201e4c:	108000c4 	addi	r2,r2,3
80201e50:	1004d0ba 	srli	r2,r2,2
80201e54:	1085883a 	add	r2,r2,r2
80201e58:	1085883a 	add	r2,r2,r2
80201e5c:	d8b7c83a 	sub	sp,sp,r2
80201e60:	d805883a 	mov	r2,sp
80201e64:	108000c4 	addi	r2,r2,3
80201e68:	1004d0ba 	srli	r2,r2,2
80201e6c:	1085883a 	add	r2,r2,r2
80201e70:	1085883a 	add	r2,r2,r2
80201e74:	e0bffd15 	stw	r2,-12(fp)
	vDctrCh4IrqFlag(bIrqFlags);
80201e78:	e0bffd17 	ldw	r2,-12(fp)
80201e7c:	1009883a 	mov	r4,r2
80201e80:	0202a8c0 	call	80202a8c <vDctrCh4IrqFlag>

	// Check Irq Buffer Empty Flags
	if (bIrqFlags[eTxEndFlag]) {
80201e84:	e0bffd17 	ldw	r2,-12(fp)
80201e88:	10800017 	ldw	r2,0(r2)
80201e8c:	10000226 	beq	r2,zero,80201e98 <vDctrCh4HandleIrq+0xd0>

		/* Action to perform when Tx end Irq ocurred */

		vDctrCh4IrqFlagClr(eTxEndFlag);
80201e90:	0009883a 	mov	r4,zero
80201e94:	02024b00 	call	802024b0 <vDctrCh4IrqFlagClr>
	}
	if (bIrqFlags[eTxBeginFlag]) {
80201e98:	e0bffd17 	ldw	r2,-12(fp)
80201e9c:	10800117 	ldw	r2,4(r2)
80201ea0:	10000226 	beq	r2,zero,80201eac <vDctrCh4HandleIrq+0xe4>

		/* Action to perform when Tx begin Irq ocurred */

		vDctrCh4IrqFlagClr(eTxBeginFlag);
80201ea4:	01000044 	movi	r4,1
80201ea8:	02024b00 	call	802024b0 <vDctrCh4IrqFlagClr>
80201eac:	8037883a 	mov	sp,r16
	}

}
80201eb0:	0001883a 	nop
80201eb4:	e6ffff04 	addi	sp,fp,-4
80201eb8:	dfc00217 	ldw	ra,8(sp)
80201ebc:	df000117 	ldw	fp,4(sp)
80201ec0:	dc000017 	ldw	r16,0(sp)
80201ec4:	dec00304 	addi	sp,sp,12
80201ec8:	f800283a 	ret

80201ecc <vDctrCh5HandleIrq>:

void vDctrCh5HandleIrq(void* pvContext){
80201ecc:	defffa04 	addi	sp,sp,-24
80201ed0:	dfc00515 	stw	ra,20(sp)
80201ed4:	df000415 	stw	fp,16(sp)
80201ed8:	dc000315 	stw	r16,12(sp)
80201edc:	df000404 	addi	fp,sp,16
80201ee0:	e13ffe15 	stw	r4,-8(fp)
80201ee4:	d809883a 	mov	r4,sp
80201ee8:	2021883a 	mov	r16,r4
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...

	// Get Irq Flags
	bool bIrqFlags[cucDctrIrqFlagsQtd];
80201eec:	01000084 	movi	r4,2
80201ef0:	21003fcc 	andi	r4,r4,255
80201ef4:	213fffc4 	addi	r4,r4,-1
80201ef8:	e13ffc15 	stw	r4,-16(fp)
80201efc:	01000084 	movi	r4,2
80201f00:	21003fcc 	andi	r4,r4,255
80201f04:	2013883a 	mov	r9,r4
80201f08:	0015883a 	mov	r10,zero
80201f0c:	4808d6fa 	srli	r4,r9,27
80201f10:	500c917a 	slli	r6,r10,5
80201f14:	218cb03a 	or	r6,r4,r6
80201f18:	480a917a 	slli	r5,r9,5
80201f1c:	01000084 	movi	r4,2
80201f20:	21003fcc 	andi	r4,r4,255
80201f24:	200f883a 	mov	r7,r4
80201f28:	0011883a 	mov	r8,zero
80201f2c:	3808d6fa 	srli	r4,r7,27
80201f30:	4006917a 	slli	r3,r8,5
80201f34:	20c6b03a 	or	r3,r4,r3
80201f38:	3804917a 	slli	r2,r7,5
80201f3c:	00800084 	movi	r2,2
80201f40:	10803fcc 	andi	r2,r2,255
80201f44:	1085883a 	add	r2,r2,r2
80201f48:	1085883a 	add	r2,r2,r2
80201f4c:	108000c4 	addi	r2,r2,3
80201f50:	108000c4 	addi	r2,r2,3
80201f54:	1004d0ba 	srli	r2,r2,2
80201f58:	1085883a 	add	r2,r2,r2
80201f5c:	1085883a 	add	r2,r2,r2
80201f60:	d8b7c83a 	sub	sp,sp,r2
80201f64:	d805883a 	mov	r2,sp
80201f68:	108000c4 	addi	r2,r2,3
80201f6c:	1004d0ba 	srli	r2,r2,2
80201f70:	1085883a 	add	r2,r2,r2
80201f74:	1085883a 	add	r2,r2,r2
80201f78:	e0bffd15 	stw	r2,-12(fp)
	vDctrCh5IrqFlag(bIrqFlags);
80201f7c:	e0bffd17 	ldw	r2,-12(fp)
80201f80:	1009883a 	mov	r4,r2
80201f84:	0202b7c0 	call	80202b7c <vDctrCh5IrqFlag>

	// Check Irq Buffer Empty Flags
	if (bIrqFlags[eTxEndFlag]) {
80201f88:	e0bffd17 	ldw	r2,-12(fp)
80201f8c:	10800017 	ldw	r2,0(r2)
80201f90:	10000226 	beq	r2,zero,80201f9c <vDctrCh5HandleIrq+0xd0>

		/* Action to perform when Tx end Irq ocurred */

		vDctrCh5IrqFlagClr(eTxEndFlag);
80201f94:	0009883a 	mov	r4,zero
80201f98:	020254c0 	call	8020254c <vDctrCh5IrqFlagClr>
	}
	if (bIrqFlags[eTxBeginFlag]) {
80201f9c:	e0bffd17 	ldw	r2,-12(fp)
80201fa0:	10800117 	ldw	r2,4(r2)
80201fa4:	10000226 	beq	r2,zero,80201fb0 <vDctrCh5HandleIrq+0xe4>

		/* Action to perform when Tx begin Irq ocurred */

		vDctrCh5IrqFlagClr(eTxBeginFlag);
80201fa8:	01000044 	movi	r4,1
80201fac:	020254c0 	call	8020254c <vDctrCh5IrqFlagClr>
80201fb0:	8037883a 	mov	sp,r16
	}

}
80201fb4:	0001883a 	nop
80201fb8:	e6ffff04 	addi	sp,fp,-4
80201fbc:	dfc00217 	ldw	ra,8(sp)
80201fc0:	df000117 	ldw	fp,4(sp)
80201fc4:	dc000017 	ldw	r16,0(sp)
80201fc8:	dec00304 	addi	sp,sp,12
80201fcc:	f800283a 	ret

80201fd0 <vDctrCh6HandleIrq>:

void vDctrCh6HandleIrq(void* pvContext){
80201fd0:	defffa04 	addi	sp,sp,-24
80201fd4:	dfc00515 	stw	ra,20(sp)
80201fd8:	df000415 	stw	fp,16(sp)
80201fdc:	dc000315 	stw	r16,12(sp)
80201fe0:	df000404 	addi	fp,sp,16
80201fe4:	e13ffe15 	stw	r4,-8(fp)
80201fe8:	d809883a 	mov	r4,sp
80201fec:	2021883a 	mov	r16,r4
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...

	// Get Irq Flags
	bool bIrqFlags[cucDctrIrqFlagsQtd];
80201ff0:	01000084 	movi	r4,2
80201ff4:	21003fcc 	andi	r4,r4,255
80201ff8:	213fffc4 	addi	r4,r4,-1
80201ffc:	e13ffc15 	stw	r4,-16(fp)
80202000:	01000084 	movi	r4,2
80202004:	21003fcc 	andi	r4,r4,255
80202008:	2013883a 	mov	r9,r4
8020200c:	0015883a 	mov	r10,zero
80202010:	4808d6fa 	srli	r4,r9,27
80202014:	500c917a 	slli	r6,r10,5
80202018:	218cb03a 	or	r6,r4,r6
8020201c:	480a917a 	slli	r5,r9,5
80202020:	01000084 	movi	r4,2
80202024:	21003fcc 	andi	r4,r4,255
80202028:	200f883a 	mov	r7,r4
8020202c:	0011883a 	mov	r8,zero
80202030:	3808d6fa 	srli	r4,r7,27
80202034:	4006917a 	slli	r3,r8,5
80202038:	20c6b03a 	or	r3,r4,r3
8020203c:	3804917a 	slli	r2,r7,5
80202040:	00800084 	movi	r2,2
80202044:	10803fcc 	andi	r2,r2,255
80202048:	1085883a 	add	r2,r2,r2
8020204c:	1085883a 	add	r2,r2,r2
80202050:	108000c4 	addi	r2,r2,3
80202054:	108000c4 	addi	r2,r2,3
80202058:	1004d0ba 	srli	r2,r2,2
8020205c:	1085883a 	add	r2,r2,r2
80202060:	1085883a 	add	r2,r2,r2
80202064:	d8b7c83a 	sub	sp,sp,r2
80202068:	d805883a 	mov	r2,sp
8020206c:	108000c4 	addi	r2,r2,3
80202070:	1004d0ba 	srli	r2,r2,2
80202074:	1085883a 	add	r2,r2,r2
80202078:	1085883a 	add	r2,r2,r2
8020207c:	e0bffd15 	stw	r2,-12(fp)
	vDctrCh6IrqFlag(bIrqFlags);
80202080:	e0bffd17 	ldw	r2,-12(fp)
80202084:	1009883a 	mov	r4,r2
80202088:	0202c6c0 	call	80202c6c <vDctrCh6IrqFlag>

	// Check Irq Buffer Empty Flags
	if (bIrqFlags[eTxEndFlag]) {
8020208c:	e0bffd17 	ldw	r2,-12(fp)
80202090:	10800017 	ldw	r2,0(r2)
80202094:	10000226 	beq	r2,zero,802020a0 <vDctrCh6HandleIrq+0xd0>

		/* Action to perform when Tx end Irq ocurred */

		vDctrCh6IrqFlagClr(eTxEndFlag);
80202098:	0009883a 	mov	r4,zero
8020209c:	02025e80 	call	802025e8 <vDctrCh6IrqFlagClr>
	}
	if (bIrqFlags[eTxBeginFlag]) {
802020a0:	e0bffd17 	ldw	r2,-12(fp)
802020a4:	10800117 	ldw	r2,4(r2)
802020a8:	10000226 	beq	r2,zero,802020b4 <vDctrCh6HandleIrq+0xe4>

		/* Action to perform when Tx begin Irq ocurred */

		vDctrCh6IrqFlagClr(eTxBeginFlag);
802020ac:	01000044 	movi	r4,1
802020b0:	02025e80 	call	802025e8 <vDctrCh6IrqFlagClr>
802020b4:	8037883a 	mov	sp,r16
	}

}
802020b8:	0001883a 	nop
802020bc:	e6ffff04 	addi	sp,fp,-4
802020c0:	dfc00217 	ldw	ra,8(sp)
802020c4:	df000117 	ldw	fp,4(sp)
802020c8:	dc000017 	ldw	r16,0(sp)
802020cc:	dec00304 	addi	sp,sp,12
802020d0:	f800283a 	ret

802020d4 <vDctrCh7HandleIrq>:

void vDctrCh7HandleIrq(void* pvContext){
802020d4:	defffa04 	addi	sp,sp,-24
802020d8:	dfc00515 	stw	ra,20(sp)
802020dc:	df000415 	stw	fp,16(sp)
802020e0:	dc000315 	stw	r16,12(sp)
802020e4:	df000404 	addi	fp,sp,16
802020e8:	e13ffe15 	stw	r4,-8(fp)
802020ec:	d809883a 	mov	r4,sp
802020f0:	2021883a 	mov	r16,r4
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...

	// Get Irq Flags
	bool bIrqFlags[cucDctrIrqFlagsQtd];
802020f4:	01000084 	movi	r4,2
802020f8:	21003fcc 	andi	r4,r4,255
802020fc:	213fffc4 	addi	r4,r4,-1
80202100:	e13ffc15 	stw	r4,-16(fp)
80202104:	01000084 	movi	r4,2
80202108:	21003fcc 	andi	r4,r4,255
8020210c:	2013883a 	mov	r9,r4
80202110:	0015883a 	mov	r10,zero
80202114:	4808d6fa 	srli	r4,r9,27
80202118:	500c917a 	slli	r6,r10,5
8020211c:	218cb03a 	or	r6,r4,r6
80202120:	480a917a 	slli	r5,r9,5
80202124:	01000084 	movi	r4,2
80202128:	21003fcc 	andi	r4,r4,255
8020212c:	200f883a 	mov	r7,r4
80202130:	0011883a 	mov	r8,zero
80202134:	3808d6fa 	srli	r4,r7,27
80202138:	4006917a 	slli	r3,r8,5
8020213c:	20c6b03a 	or	r3,r4,r3
80202140:	3804917a 	slli	r2,r7,5
80202144:	00800084 	movi	r2,2
80202148:	10803fcc 	andi	r2,r2,255
8020214c:	1085883a 	add	r2,r2,r2
80202150:	1085883a 	add	r2,r2,r2
80202154:	108000c4 	addi	r2,r2,3
80202158:	108000c4 	addi	r2,r2,3
8020215c:	1004d0ba 	srli	r2,r2,2
80202160:	1085883a 	add	r2,r2,r2
80202164:	1085883a 	add	r2,r2,r2
80202168:	d8b7c83a 	sub	sp,sp,r2
8020216c:	d805883a 	mov	r2,sp
80202170:	108000c4 	addi	r2,r2,3
80202174:	1004d0ba 	srli	r2,r2,2
80202178:	1085883a 	add	r2,r2,r2
8020217c:	1085883a 	add	r2,r2,r2
80202180:	e0bffd15 	stw	r2,-12(fp)
	vDctrCh7IrqFlag(bIrqFlags);
80202184:	e0bffd17 	ldw	r2,-12(fp)
80202188:	1009883a 	mov	r4,r2
8020218c:	0202d5c0 	call	80202d5c <vDctrCh7IrqFlag>

	// Check Irq Buffer Empty Flags
	if (bIrqFlags[eTxEndFlag]) {
80202190:	e0bffd17 	ldw	r2,-12(fp)
80202194:	10800017 	ldw	r2,0(r2)
80202198:	10000226 	beq	r2,zero,802021a4 <vDctrCh7HandleIrq+0xd0>

		/* Action to perform when Tx end Irq ocurred */

		vDctrCh7IrqFlagClr(eTxEndFlag);
8020219c:	0009883a 	mov	r4,zero
802021a0:	02026840 	call	80202684 <vDctrCh7IrqFlagClr>
	}
	if (bIrqFlags[eTxBeginFlag]) {
802021a4:	e0bffd17 	ldw	r2,-12(fp)
802021a8:	10800117 	ldw	r2,4(r2)
802021ac:	10000226 	beq	r2,zero,802021b8 <vDctrCh7HandleIrq+0xe4>

		/* Action to perform when Tx begin Irq ocurred */

		vDctrCh7IrqFlagClr(eTxBeginFlag);
802021b0:	01000044 	movi	r4,1
802021b4:	02026840 	call	80202684 <vDctrCh7IrqFlagClr>
802021b8:	8037883a 	mov	sp,r16
	}

}
802021bc:	0001883a 	nop
802021c0:	e6ffff04 	addi	sp,fp,-4
802021c4:	dfc00217 	ldw	ra,8(sp)
802021c8:	df000117 	ldw	fp,4(sp)
802021cc:	dc000017 	ldw	r16,0(sp)
802021d0:	dec00304 	addi	sp,sp,12
802021d4:	f800283a 	ret

802021d8 <vDctrCh8HandleIrq>:

void vDctrCh8HandleIrq(void* pvContext){
802021d8:	defffa04 	addi	sp,sp,-24
802021dc:	dfc00515 	stw	ra,20(sp)
802021e0:	df000415 	stw	fp,16(sp)
802021e4:	dc000315 	stw	r16,12(sp)
802021e8:	df000404 	addi	fp,sp,16
802021ec:	e13ffe15 	stw	r4,-8(fp)
802021f0:	d809883a 	mov	r4,sp
802021f4:	2021883a 	mov	r16,r4
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...

	// Get Irq Flags
	bool bIrqFlags[cucDctrIrqFlagsQtd];
802021f8:	01000084 	movi	r4,2
802021fc:	21003fcc 	andi	r4,r4,255
80202200:	213fffc4 	addi	r4,r4,-1
80202204:	e13ffc15 	stw	r4,-16(fp)
80202208:	01000084 	movi	r4,2
8020220c:	21003fcc 	andi	r4,r4,255
80202210:	2013883a 	mov	r9,r4
80202214:	0015883a 	mov	r10,zero
80202218:	4808d6fa 	srli	r4,r9,27
8020221c:	500c917a 	slli	r6,r10,5
80202220:	218cb03a 	or	r6,r4,r6
80202224:	480a917a 	slli	r5,r9,5
80202228:	01000084 	movi	r4,2
8020222c:	21003fcc 	andi	r4,r4,255
80202230:	200f883a 	mov	r7,r4
80202234:	0011883a 	mov	r8,zero
80202238:	3808d6fa 	srli	r4,r7,27
8020223c:	4006917a 	slli	r3,r8,5
80202240:	20c6b03a 	or	r3,r4,r3
80202244:	3804917a 	slli	r2,r7,5
80202248:	00800084 	movi	r2,2
8020224c:	10803fcc 	andi	r2,r2,255
80202250:	1085883a 	add	r2,r2,r2
80202254:	1085883a 	add	r2,r2,r2
80202258:	108000c4 	addi	r2,r2,3
8020225c:	108000c4 	addi	r2,r2,3
80202260:	1004d0ba 	srli	r2,r2,2
80202264:	1085883a 	add	r2,r2,r2
80202268:	1085883a 	add	r2,r2,r2
8020226c:	d8b7c83a 	sub	sp,sp,r2
80202270:	d805883a 	mov	r2,sp
80202274:	108000c4 	addi	r2,r2,3
80202278:	1004d0ba 	srli	r2,r2,2
8020227c:	1085883a 	add	r2,r2,r2
80202280:	1085883a 	add	r2,r2,r2
80202284:	e0bffd15 	stw	r2,-12(fp)
	vDctrCh8IrqFlag(bIrqFlags);
80202288:	e0bffd17 	ldw	r2,-12(fp)
8020228c:	1009883a 	mov	r4,r2
80202290:	0202e4c0 	call	80202e4c <vDctrCh8IrqFlag>

	// Check Irq Buffer Empty Flags
	if (bIrqFlags[eTxEndFlag]) {
80202294:	e0bffd17 	ldw	r2,-12(fp)
80202298:	10800017 	ldw	r2,0(r2)
8020229c:	10000226 	beq	r2,zero,802022a8 <vDctrCh8HandleIrq+0xd0>

		/* Action to perform when Tx end Irq ocurred */

		vDctrCh8IrqFlagClr(eTxEndFlag);
802022a0:	0009883a 	mov	r4,zero
802022a4:	02027200 	call	80202720 <vDctrCh8IrqFlagClr>
	}
	if (bIrqFlags[eTxBeginFlag]) {
802022a8:	e0bffd17 	ldw	r2,-12(fp)
802022ac:	10800117 	ldw	r2,4(r2)
802022b0:	10000226 	beq	r2,zero,802022bc <vDctrCh8HandleIrq+0xe4>

		/* Action to perform when Tx begin Irq ocurred */

		vDctrCh8IrqFlagClr(eTxBeginFlag);
802022b4:	01000044 	movi	r4,1
802022b8:	02027200 	call	80202720 <vDctrCh8IrqFlagClr>
802022bc:	8037883a 	mov	sp,r16
	}

}
802022c0:	0001883a 	nop
802022c4:	e6ffff04 	addi	sp,fp,-4
802022c8:	dfc00217 	ldw	ra,8(sp)
802022cc:	df000117 	ldw	fp,4(sp)
802022d0:	dc000017 	ldw	r16,0(sp)
802022d4:	dec00304 	addi	sp,sp,12
802022d8:	f800283a 	ret

802022dc <vDctrCh1IrqFlagClr>:

void vDctrCh1IrqFlagClr(alt_u8 ucIrqFlag){
802022dc:	defffa04 	addi	sp,sp,-24
802022e0:	df000515 	stw	fp,20(sp)
802022e4:	df000504 	addi	fp,sp,20
802022e8:	2005883a 	mov	r2,r4
802022ec:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 uliFlagClearMask = 0;
802022f0:	e03ffb15 	stw	zero,-20(fp)

	switch (ucIrqFlag) {
802022f4:	e0bfff03 	ldbu	r2,-4(fp)
802022f8:	10000326 	beq	r2,zero,80202308 <vDctrCh1IrqFlagClr+0x2c>
802022fc:	10800060 	cmpeqi	r2,r2,1
80202300:	1000041e 	bne	r2,zero,80202314 <vDctrCh1IrqFlagClr+0x38>
80202304:	00000606 	br	80202320 <vDctrCh1IrqFlagClr+0x44>
	case eTxEndFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_END_FLG_CLR_MSK);
80202308:	00800044 	movi	r2,1
8020230c:	e0bffb15 	stw	r2,-20(fp)
		break;
80202310:	00000506 	br	80202328 <vDctrCh1IrqFlagClr+0x4c>
	case eTxBeginFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_BEGIN_FLG_CLR_MSK);
80202314:	00800084 	movi	r2,2
80202318:	e0bffb15 	stw	r2,-20(fp)
		break;
8020231c:	00000206 	br	80202328 <vDctrCh1IrqFlagClr+0x4c>
	default:
		uliFlagClearMask = 0;
80202320:	e03ffb15 	stw	zero,-20(fp)
		break;
80202324:	0001883a 	nop
80202328:	00a00034 	movhi	r2,32768
8020232c:	108a0004 	addi	r2,r2,10240
80202330:	e0bffc15 	stw	r2,-16(fp)
80202334:	008002c4 	movi	r2,11
80202338:	e0bffd15 	stw	r2,-12(fp)
8020233c:	e0bffb17 	ldw	r2,-20(fp)
80202340:	e0bffe15 	stw	r2,-8(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDctrWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
80202344:	e0bffd17 	ldw	r2,-12(fp)
80202348:	1085883a 	add	r2,r2,r2
8020234c:	1085883a 	add	r2,r2,r2
80202350:	1007883a 	mov	r3,r2
80202354:	e0bffc17 	ldw	r2,-16(fp)
80202358:	10c5883a 	add	r2,r2,r3
8020235c:	e0fffe17 	ldw	r3,-8(fp)
80202360:	10c00015 	stw	r3,0(r2)
		uliFlagClearMask = 0;
		break;
	}

	vDctrWriteReg((alt_u32*) DCOM_CH_1_BASE_ADDR, (alt_u32)(DCOM_IRQ_FLAG_CLR_REG_OFST), uliFlagClearMask);
}
80202364:	0001883a 	nop
80202368:	e037883a 	mov	sp,fp
8020236c:	df000017 	ldw	fp,0(sp)
80202370:	dec00104 	addi	sp,sp,4
80202374:	f800283a 	ret

80202378 <vDctrCh2IrqFlagClr>:

void vDctrCh2IrqFlagClr(alt_u8 ucIrqFlag){
80202378:	defffa04 	addi	sp,sp,-24
8020237c:	df000515 	stw	fp,20(sp)
80202380:	df000504 	addi	fp,sp,20
80202384:	2005883a 	mov	r2,r4
80202388:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 uliFlagClearMask = 0;
8020238c:	e03ffb15 	stw	zero,-20(fp)

	switch (ucIrqFlag) {
80202390:	e0bfff03 	ldbu	r2,-4(fp)
80202394:	10000326 	beq	r2,zero,802023a4 <vDctrCh2IrqFlagClr+0x2c>
80202398:	10800060 	cmpeqi	r2,r2,1
8020239c:	1000041e 	bne	r2,zero,802023b0 <vDctrCh2IrqFlagClr+0x38>
802023a0:	00000606 	br	802023bc <vDctrCh2IrqFlagClr+0x44>
	case eTxEndFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_END_FLG_CLR_MSK);
802023a4:	00800044 	movi	r2,1
802023a8:	e0bffb15 	stw	r2,-20(fp)
		break;
802023ac:	00000506 	br	802023c4 <vDctrCh2IrqFlagClr+0x4c>
	case eTxBeginFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_BEGIN_FLG_CLR_MSK);
802023b0:	00800084 	movi	r2,2
802023b4:	e0bffb15 	stw	r2,-20(fp)
		break;
802023b8:	00000206 	br	802023c4 <vDctrCh2IrqFlagClr+0x4c>
	default:
		uliFlagClearMask = 0;
802023bc:	e03ffb15 	stw	zero,-20(fp)
		break;
802023c0:	0001883a 	nop
802023c4:	00a00034 	movhi	r2,32768
802023c8:	10890004 	addi	r2,r2,9216
802023cc:	e0bffc15 	stw	r2,-16(fp)
802023d0:	008002c4 	movi	r2,11
802023d4:	e0bffd15 	stw	r2,-12(fp)
802023d8:	e0bffb17 	ldw	r2,-20(fp)
802023dc:	e0bffe15 	stw	r2,-8(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDctrWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
802023e0:	e0bffd17 	ldw	r2,-12(fp)
802023e4:	1085883a 	add	r2,r2,r2
802023e8:	1085883a 	add	r2,r2,r2
802023ec:	1007883a 	mov	r3,r2
802023f0:	e0bffc17 	ldw	r2,-16(fp)
802023f4:	10c5883a 	add	r2,r2,r3
802023f8:	e0fffe17 	ldw	r3,-8(fp)
802023fc:	10c00015 	stw	r3,0(r2)
		uliFlagClearMask = 0;
		break;
	}

	vDctrWriteReg((alt_u32*) DCOM_CH_2_BASE_ADDR, (alt_u32)(DCOM_IRQ_FLAG_CLR_REG_OFST), uliFlagClearMask);
}
80202400:	0001883a 	nop
80202404:	e037883a 	mov	sp,fp
80202408:	df000017 	ldw	fp,0(sp)
8020240c:	dec00104 	addi	sp,sp,4
80202410:	f800283a 	ret

80202414 <vDctrCh3IrqFlagClr>:

void vDctrCh3IrqFlagClr(alt_u8 ucIrqFlag){
80202414:	defffa04 	addi	sp,sp,-24
80202418:	df000515 	stw	fp,20(sp)
8020241c:	df000504 	addi	fp,sp,20
80202420:	2005883a 	mov	r2,r4
80202424:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 uliFlagClearMask = 0;
80202428:	e03ffb15 	stw	zero,-20(fp)

	switch (ucIrqFlag) {
8020242c:	e0bfff03 	ldbu	r2,-4(fp)
80202430:	10000326 	beq	r2,zero,80202440 <vDctrCh3IrqFlagClr+0x2c>
80202434:	10800060 	cmpeqi	r2,r2,1
80202438:	1000041e 	bne	r2,zero,8020244c <vDctrCh3IrqFlagClr+0x38>
8020243c:	00000606 	br	80202458 <vDctrCh3IrqFlagClr+0x44>
	case eTxEndFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_END_FLG_CLR_MSK);
80202440:	00800044 	movi	r2,1
80202444:	e0bffb15 	stw	r2,-20(fp)
		break;
80202448:	00000506 	br	80202460 <vDctrCh3IrqFlagClr+0x4c>
	case eTxBeginFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_BEGIN_FLG_CLR_MSK);
8020244c:	00800084 	movi	r2,2
80202450:	e0bffb15 	stw	r2,-20(fp)
		break;
80202454:	00000206 	br	80202460 <vDctrCh3IrqFlagClr+0x4c>
	default:
		uliFlagClearMask = 0;
80202458:	e03ffb15 	stw	zero,-20(fp)
		break;
8020245c:	0001883a 	nop
80202460:	00a00034 	movhi	r2,32768
80202464:	10880004 	addi	r2,r2,8192
80202468:	e0bffc15 	stw	r2,-16(fp)
8020246c:	008002c4 	movi	r2,11
80202470:	e0bffd15 	stw	r2,-12(fp)
80202474:	e0bffb17 	ldw	r2,-20(fp)
80202478:	e0bffe15 	stw	r2,-8(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDctrWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
8020247c:	e0bffd17 	ldw	r2,-12(fp)
80202480:	1085883a 	add	r2,r2,r2
80202484:	1085883a 	add	r2,r2,r2
80202488:	1007883a 	mov	r3,r2
8020248c:	e0bffc17 	ldw	r2,-16(fp)
80202490:	10c5883a 	add	r2,r2,r3
80202494:	e0fffe17 	ldw	r3,-8(fp)
80202498:	10c00015 	stw	r3,0(r2)
		uliFlagClearMask = 0;
		break;
	}

	vDctrWriteReg((alt_u32*) DCOM_CH_3_BASE_ADDR, (alt_u32)(DCOM_IRQ_FLAG_CLR_REG_OFST), uliFlagClearMask);
}
8020249c:	0001883a 	nop
802024a0:	e037883a 	mov	sp,fp
802024a4:	df000017 	ldw	fp,0(sp)
802024a8:	dec00104 	addi	sp,sp,4
802024ac:	f800283a 	ret

802024b0 <vDctrCh4IrqFlagClr>:

void vDctrCh4IrqFlagClr(alt_u8 ucIrqFlag){
802024b0:	defffa04 	addi	sp,sp,-24
802024b4:	df000515 	stw	fp,20(sp)
802024b8:	df000504 	addi	fp,sp,20
802024bc:	2005883a 	mov	r2,r4
802024c0:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 uliFlagClearMask = 0;
802024c4:	e03ffb15 	stw	zero,-20(fp)

	switch (ucIrqFlag) {
802024c8:	e0bfff03 	ldbu	r2,-4(fp)
802024cc:	10000326 	beq	r2,zero,802024dc <vDctrCh4IrqFlagClr+0x2c>
802024d0:	10800060 	cmpeqi	r2,r2,1
802024d4:	1000041e 	bne	r2,zero,802024e8 <vDctrCh4IrqFlagClr+0x38>
802024d8:	00000606 	br	802024f4 <vDctrCh4IrqFlagClr+0x44>
	case eTxEndFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_END_FLG_CLR_MSK);
802024dc:	00800044 	movi	r2,1
802024e0:	e0bffb15 	stw	r2,-20(fp)
		break;
802024e4:	00000506 	br	802024fc <vDctrCh4IrqFlagClr+0x4c>
	case eTxBeginFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_BEGIN_FLG_CLR_MSK);
802024e8:	00800084 	movi	r2,2
802024ec:	e0bffb15 	stw	r2,-20(fp)
		break;
802024f0:	00000206 	br	802024fc <vDctrCh4IrqFlagClr+0x4c>
	default:
		uliFlagClearMask = 0;
802024f4:	e03ffb15 	stw	zero,-20(fp)
		break;
802024f8:	0001883a 	nop
802024fc:	00a00034 	movhi	r2,32768
80202500:	10870004 	addi	r2,r2,7168
80202504:	e0bffc15 	stw	r2,-16(fp)
80202508:	008002c4 	movi	r2,11
8020250c:	e0bffd15 	stw	r2,-12(fp)
80202510:	e0bffb17 	ldw	r2,-20(fp)
80202514:	e0bffe15 	stw	r2,-8(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDctrWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
80202518:	e0bffd17 	ldw	r2,-12(fp)
8020251c:	1085883a 	add	r2,r2,r2
80202520:	1085883a 	add	r2,r2,r2
80202524:	1007883a 	mov	r3,r2
80202528:	e0bffc17 	ldw	r2,-16(fp)
8020252c:	10c5883a 	add	r2,r2,r3
80202530:	e0fffe17 	ldw	r3,-8(fp)
80202534:	10c00015 	stw	r3,0(r2)
		uliFlagClearMask = 0;
		break;
	}

	vDctrWriteReg((alt_u32*) DCOM_CH_4_BASE_ADDR, (alt_u32)(DCOM_IRQ_FLAG_CLR_REG_OFST), uliFlagClearMask);
}
80202538:	0001883a 	nop
8020253c:	e037883a 	mov	sp,fp
80202540:	df000017 	ldw	fp,0(sp)
80202544:	dec00104 	addi	sp,sp,4
80202548:	f800283a 	ret

8020254c <vDctrCh5IrqFlagClr>:

void vDctrCh5IrqFlagClr(alt_u8 ucIrqFlag){
8020254c:	defffa04 	addi	sp,sp,-24
80202550:	df000515 	stw	fp,20(sp)
80202554:	df000504 	addi	fp,sp,20
80202558:	2005883a 	mov	r2,r4
8020255c:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 uliFlagClearMask = 0;
80202560:	e03ffb15 	stw	zero,-20(fp)

	switch (ucIrqFlag) {
80202564:	e0bfff03 	ldbu	r2,-4(fp)
80202568:	10000326 	beq	r2,zero,80202578 <vDctrCh5IrqFlagClr+0x2c>
8020256c:	10800060 	cmpeqi	r2,r2,1
80202570:	1000041e 	bne	r2,zero,80202584 <vDctrCh5IrqFlagClr+0x38>
80202574:	00000606 	br	80202590 <vDctrCh5IrqFlagClr+0x44>
	case eTxEndFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_END_FLG_CLR_MSK);
80202578:	00800044 	movi	r2,1
8020257c:	e0bffb15 	stw	r2,-20(fp)
		break;
80202580:	00000506 	br	80202598 <vDctrCh5IrqFlagClr+0x4c>
	case eTxBeginFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_BEGIN_FLG_CLR_MSK);
80202584:	00800084 	movi	r2,2
80202588:	e0bffb15 	stw	r2,-20(fp)
		break;
8020258c:	00000206 	br	80202598 <vDctrCh5IrqFlagClr+0x4c>
	default:
		uliFlagClearMask = 0;
80202590:	e03ffb15 	stw	zero,-20(fp)
		break;
80202594:	0001883a 	nop
80202598:	00a00034 	movhi	r2,32768
8020259c:	10860004 	addi	r2,r2,6144
802025a0:	e0bffc15 	stw	r2,-16(fp)
802025a4:	008002c4 	movi	r2,11
802025a8:	e0bffd15 	stw	r2,-12(fp)
802025ac:	e0bffb17 	ldw	r2,-20(fp)
802025b0:	e0bffe15 	stw	r2,-8(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDctrWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
802025b4:	e0bffd17 	ldw	r2,-12(fp)
802025b8:	1085883a 	add	r2,r2,r2
802025bc:	1085883a 	add	r2,r2,r2
802025c0:	1007883a 	mov	r3,r2
802025c4:	e0bffc17 	ldw	r2,-16(fp)
802025c8:	10c5883a 	add	r2,r2,r3
802025cc:	e0fffe17 	ldw	r3,-8(fp)
802025d0:	10c00015 	stw	r3,0(r2)
		uliFlagClearMask = 0;
		break;
	}

	vDctrWriteReg((alt_u32*) DCOM_CH_5_BASE_ADDR, (alt_u32)(DCOM_IRQ_FLAG_CLR_REG_OFST), uliFlagClearMask);
}
802025d4:	0001883a 	nop
802025d8:	e037883a 	mov	sp,fp
802025dc:	df000017 	ldw	fp,0(sp)
802025e0:	dec00104 	addi	sp,sp,4
802025e4:	f800283a 	ret

802025e8 <vDctrCh6IrqFlagClr>:

void vDctrCh6IrqFlagClr(alt_u8 ucIrqFlag){
802025e8:	defffa04 	addi	sp,sp,-24
802025ec:	df000515 	stw	fp,20(sp)
802025f0:	df000504 	addi	fp,sp,20
802025f4:	2005883a 	mov	r2,r4
802025f8:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 uliFlagClearMask = 0;
802025fc:	e03ffb15 	stw	zero,-20(fp)

	switch (ucIrqFlag) {
80202600:	e0bfff03 	ldbu	r2,-4(fp)
80202604:	10000326 	beq	r2,zero,80202614 <vDctrCh6IrqFlagClr+0x2c>
80202608:	10800060 	cmpeqi	r2,r2,1
8020260c:	1000041e 	bne	r2,zero,80202620 <vDctrCh6IrqFlagClr+0x38>
80202610:	00000606 	br	8020262c <vDctrCh6IrqFlagClr+0x44>
	case eTxEndFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_END_FLG_CLR_MSK);
80202614:	00800044 	movi	r2,1
80202618:	e0bffb15 	stw	r2,-20(fp)
		break;
8020261c:	00000506 	br	80202634 <vDctrCh6IrqFlagClr+0x4c>
	case eTxBeginFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_BEGIN_FLG_CLR_MSK);
80202620:	00800084 	movi	r2,2
80202624:	e0bffb15 	stw	r2,-20(fp)
		break;
80202628:	00000206 	br	80202634 <vDctrCh6IrqFlagClr+0x4c>
	default:
		uliFlagClearMask = 0;
8020262c:	e03ffb15 	stw	zero,-20(fp)
		break;
80202630:	0001883a 	nop
80202634:	00a00034 	movhi	r2,32768
80202638:	10850004 	addi	r2,r2,5120
8020263c:	e0bffc15 	stw	r2,-16(fp)
80202640:	008002c4 	movi	r2,11
80202644:	e0bffd15 	stw	r2,-12(fp)
80202648:	e0bffb17 	ldw	r2,-20(fp)
8020264c:	e0bffe15 	stw	r2,-8(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDctrWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
80202650:	e0bffd17 	ldw	r2,-12(fp)
80202654:	1085883a 	add	r2,r2,r2
80202658:	1085883a 	add	r2,r2,r2
8020265c:	1007883a 	mov	r3,r2
80202660:	e0bffc17 	ldw	r2,-16(fp)
80202664:	10c5883a 	add	r2,r2,r3
80202668:	e0fffe17 	ldw	r3,-8(fp)
8020266c:	10c00015 	stw	r3,0(r2)
		uliFlagClearMask = 0;
		break;
	}

	vDctrWriteReg((alt_u32*) DCOM_CH_6_BASE_ADDR, (alt_u32)(DCOM_IRQ_FLAG_CLR_REG_OFST), uliFlagClearMask);
}
80202670:	0001883a 	nop
80202674:	e037883a 	mov	sp,fp
80202678:	df000017 	ldw	fp,0(sp)
8020267c:	dec00104 	addi	sp,sp,4
80202680:	f800283a 	ret

80202684 <vDctrCh7IrqFlagClr>:

void vDctrCh7IrqFlagClr(alt_u8 ucIrqFlag){
80202684:	defffa04 	addi	sp,sp,-24
80202688:	df000515 	stw	fp,20(sp)
8020268c:	df000504 	addi	fp,sp,20
80202690:	2005883a 	mov	r2,r4
80202694:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 uliFlagClearMask = 0;
80202698:	e03ffb15 	stw	zero,-20(fp)

	switch (ucIrqFlag) {
8020269c:	e0bfff03 	ldbu	r2,-4(fp)
802026a0:	10000326 	beq	r2,zero,802026b0 <vDctrCh7IrqFlagClr+0x2c>
802026a4:	10800060 	cmpeqi	r2,r2,1
802026a8:	1000041e 	bne	r2,zero,802026bc <vDctrCh7IrqFlagClr+0x38>
802026ac:	00000606 	br	802026c8 <vDctrCh7IrqFlagClr+0x44>
	case eTxEndFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_END_FLG_CLR_MSK);
802026b0:	00800044 	movi	r2,1
802026b4:	e0bffb15 	stw	r2,-20(fp)
		break;
802026b8:	00000506 	br	802026d0 <vDctrCh7IrqFlagClr+0x4c>
	case eTxBeginFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_BEGIN_FLG_CLR_MSK);
802026bc:	00800084 	movi	r2,2
802026c0:	e0bffb15 	stw	r2,-20(fp)
		break;
802026c4:	00000206 	br	802026d0 <vDctrCh7IrqFlagClr+0x4c>
	default:
		uliFlagClearMask = 0;
802026c8:	e03ffb15 	stw	zero,-20(fp)
		break;
802026cc:	0001883a 	nop
802026d0:	00a00034 	movhi	r2,32768
802026d4:	10840004 	addi	r2,r2,4096
802026d8:	e0bffc15 	stw	r2,-16(fp)
802026dc:	008002c4 	movi	r2,11
802026e0:	e0bffd15 	stw	r2,-12(fp)
802026e4:	e0bffb17 	ldw	r2,-20(fp)
802026e8:	e0bffe15 	stw	r2,-8(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDctrWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
802026ec:	e0bffd17 	ldw	r2,-12(fp)
802026f0:	1085883a 	add	r2,r2,r2
802026f4:	1085883a 	add	r2,r2,r2
802026f8:	1007883a 	mov	r3,r2
802026fc:	e0bffc17 	ldw	r2,-16(fp)
80202700:	10c5883a 	add	r2,r2,r3
80202704:	e0fffe17 	ldw	r3,-8(fp)
80202708:	10c00015 	stw	r3,0(r2)
		uliFlagClearMask = 0;
		break;
	}

	vDctrWriteReg((alt_u32*) DCOM_CH_7_BASE_ADDR, (alt_u32)(DCOM_IRQ_FLAG_CLR_REG_OFST), uliFlagClearMask);
}
8020270c:	0001883a 	nop
80202710:	e037883a 	mov	sp,fp
80202714:	df000017 	ldw	fp,0(sp)
80202718:	dec00104 	addi	sp,sp,4
8020271c:	f800283a 	ret

80202720 <vDctrCh8IrqFlagClr>:

void vDctrCh8IrqFlagClr(alt_u8 ucIrqFlag){
80202720:	defffa04 	addi	sp,sp,-24
80202724:	df000515 	stw	fp,20(sp)
80202728:	df000504 	addi	fp,sp,20
8020272c:	2005883a 	mov	r2,r4
80202730:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 uliFlagClearMask = 0;
80202734:	e03ffb15 	stw	zero,-20(fp)

	switch (ucIrqFlag) {
80202738:	e0bfff03 	ldbu	r2,-4(fp)
8020273c:	10000326 	beq	r2,zero,8020274c <vDctrCh8IrqFlagClr+0x2c>
80202740:	10800060 	cmpeqi	r2,r2,1
80202744:	1000041e 	bne	r2,zero,80202758 <vDctrCh8IrqFlagClr+0x38>
80202748:	00000606 	br	80202764 <vDctrCh8IrqFlagClr+0x44>
	case eTxEndFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_END_FLG_CLR_MSK);
8020274c:	00800044 	movi	r2,1
80202750:	e0bffb15 	stw	r2,-20(fp)
		break;
80202754:	00000506 	br	8020276c <vDctrCh8IrqFlagClr+0x4c>
	case eTxBeginFlag:
		uliFlagClearMask = (alt_u32)(DCOM_IRQ_FC_TX_BEGIN_FLG_CLR_MSK);
80202758:	00800084 	movi	r2,2
8020275c:	e0bffb15 	stw	r2,-20(fp)
		break;
80202760:	00000206 	br	8020276c <vDctrCh8IrqFlagClr+0x4c>
	default:
		uliFlagClearMask = 0;
80202764:	e03ffb15 	stw	zero,-20(fp)
		break;
80202768:	0001883a 	nop
8020276c:	00a00034 	movhi	r2,32768
80202770:	10830004 	addi	r2,r2,3072
80202774:	e0bffc15 	stw	r2,-16(fp)
80202778:	008002c4 	movi	r2,11
8020277c:	e0bffd15 	stw	r2,-12(fp)
80202780:	e0bffb17 	ldw	r2,-20(fp)
80202784:	e0bffe15 	stw	r2,-8(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDctrWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
80202788:	e0bffd17 	ldw	r2,-12(fp)
8020278c:	1085883a 	add	r2,r2,r2
80202790:	1085883a 	add	r2,r2,r2
80202794:	1007883a 	mov	r3,r2
80202798:	e0bffc17 	ldw	r2,-16(fp)
8020279c:	10c5883a 	add	r2,r2,r3
802027a0:	e0fffe17 	ldw	r3,-8(fp)
802027a4:	10c00015 	stw	r3,0(r2)
		uliFlagClearMask = 0;
		break;
	}

	vDctrWriteReg((alt_u32*) DCOM_CH_8_BASE_ADDR, (alt_u32)(DCOM_IRQ_FLAG_CLR_REG_OFST), uliFlagClearMask);
}
802027a8:	0001883a 	nop
802027ac:	e037883a 	mov	sp,fp
802027b0:	df000017 	ldw	fp,0(sp)
802027b4:	dec00104 	addi	sp,sp,4
802027b8:	f800283a 	ret

802027bc <vDctrCh1IrqFlag>:

void vDctrCh1IrqFlag(bool *pbIrqFlags){
802027bc:	defff404 	addi	sp,sp,-48
802027c0:	df000b15 	stw	fp,44(sp)
802027c4:	df000b04 	addi	fp,sp,44
802027c8:	e13fff15 	stw	r4,-4(fp)
	volatile alt_u32 uliIrqFlagsReg = 0;
802027cc:	e03ffd15 	stw	zero,-12(fp)

	if (pbIrqFlags != NULL) {
802027d0:	e0bfff17 	ldw	r2,-4(fp)
802027d4:	10003026 	beq	r2,zero,80202898 <vDctrCh1IrqFlag+0xdc>
802027d8:	00a00034 	movhi	r2,32768
802027dc:	108a0004 	addi	r2,r2,10240
802027e0:	e0bff515 	stw	r2,-44(fp)
802027e4:	00800284 	movi	r2,10
802027e8:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
802027ec:	e0bffc17 	ldw	r2,-16(fp)
802027f0:	1085883a 	add	r2,r2,r2
802027f4:	1085883a 	add	r2,r2,r2
802027f8:	1007883a 	mov	r3,r2
802027fc:	e0bff517 	ldw	r2,-44(fp)
80202800:	10c5883a 	add	r2,r2,r3
80202804:	10800017 	ldw	r2,0(r2)
80202808:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
8020280c:	e0bffe17 	ldw	r2,-8(fp)
void vDctrCh1IrqFlag(bool *pbIrqFlags){
	volatile alt_u32 uliIrqFlagsReg = 0;

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_1_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);
80202810:	e0bffd15 	stw	r2,-12(fp)

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
80202814:	e0bffd17 	ldw	r2,-12(fp)
80202818:	e0bff615 	stw	r2,-40(fp)
8020281c:	00800044 	movi	r2,1
80202820:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80202824:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
80202828:	e0fff617 	ldw	r3,-40(fp)
8020282c:	e0bffa17 	ldw	r2,-24(fp)
80202830:	1884703a 	and	r2,r3,r2
80202834:	10000326 	beq	r2,zero,80202844 <vDctrCh1IrqFlag+0x88>
		bFlag = TRUE;
80202838:	00800044 	movi	r2,1
8020283c:	e0bffb15 	stw	r2,-20(fp)
80202840:	00000106 	br	80202848 <vDctrCh1IrqFlag+0x8c>
	} else {
		bFlag = FALSE;
80202844:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
80202848:	e0fffb17 	ldw	r3,-20(fp)

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_1_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
8020284c:	e0bfff17 	ldw	r2,-4(fp)
80202850:	10c00015 	stw	r3,0(r2)
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202854:	e0bfff17 	ldw	r2,-4(fp)
80202858:	10800104 	addi	r2,r2,4
8020285c:	e0fffd17 	ldw	r3,-12(fp)
80202860:	e0fff715 	stw	r3,-36(fp)
80202864:	00c00084 	movi	r3,2
80202868:	e0fff815 	stw	r3,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
8020286c:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80202870:	e13ff717 	ldw	r4,-36(fp)
80202874:	e0fff817 	ldw	r3,-32(fp)
80202878:	20c6703a 	and	r3,r4,r3
8020287c:	18000326 	beq	r3,zero,8020288c <vDctrCh1IrqFlag+0xd0>
		bFlag = TRUE;
80202880:	00c00044 	movi	r3,1
80202884:	e0fff915 	stw	r3,-28(fp)
80202888:	00000106 	br	80202890 <vDctrCh1IrqFlag+0xd4>
	} else {
		bFlag = FALSE;
8020288c:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80202890:	e0fff917 	ldw	r3,-28(fp)
	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_1_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202894:	10c00015 	stw	r3,0(r2)
	}

}
80202898:	0001883a 	nop
8020289c:	e037883a 	mov	sp,fp
802028a0:	df000017 	ldw	fp,0(sp)
802028a4:	dec00104 	addi	sp,sp,4
802028a8:	f800283a 	ret

802028ac <vDctrCh2IrqFlag>:

void vDctrCh2IrqFlag(bool *pbIrqFlags){
802028ac:	defff404 	addi	sp,sp,-48
802028b0:	df000b15 	stw	fp,44(sp)
802028b4:	df000b04 	addi	fp,sp,44
802028b8:	e13fff15 	stw	r4,-4(fp)
	volatile alt_u32 uliIrqFlagsReg = 0;
802028bc:	e03ffd15 	stw	zero,-12(fp)

	if (pbIrqFlags != NULL) {
802028c0:	e0bfff17 	ldw	r2,-4(fp)
802028c4:	10003026 	beq	r2,zero,80202988 <vDctrCh2IrqFlag+0xdc>
802028c8:	00a00034 	movhi	r2,32768
802028cc:	10890004 	addi	r2,r2,9216
802028d0:	e0bff515 	stw	r2,-44(fp)
802028d4:	00800284 	movi	r2,10
802028d8:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
802028dc:	e0bffc17 	ldw	r2,-16(fp)
802028e0:	1085883a 	add	r2,r2,r2
802028e4:	1085883a 	add	r2,r2,r2
802028e8:	1007883a 	mov	r3,r2
802028ec:	e0bff517 	ldw	r2,-44(fp)
802028f0:	10c5883a 	add	r2,r2,r3
802028f4:	10800017 	ldw	r2,0(r2)
802028f8:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
802028fc:	e0bffe17 	ldw	r2,-8(fp)
void vDctrCh2IrqFlag(bool *pbIrqFlags){
	volatile alt_u32 uliIrqFlagsReg = 0;

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_2_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);
80202900:	e0bffd15 	stw	r2,-12(fp)

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
80202904:	e0bffd17 	ldw	r2,-12(fp)
80202908:	e0bff615 	stw	r2,-40(fp)
8020290c:	00800044 	movi	r2,1
80202910:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80202914:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
80202918:	e0fff617 	ldw	r3,-40(fp)
8020291c:	e0bffa17 	ldw	r2,-24(fp)
80202920:	1884703a 	and	r2,r3,r2
80202924:	10000326 	beq	r2,zero,80202934 <vDctrCh2IrqFlag+0x88>
		bFlag = TRUE;
80202928:	00800044 	movi	r2,1
8020292c:	e0bffb15 	stw	r2,-20(fp)
80202930:	00000106 	br	80202938 <vDctrCh2IrqFlag+0x8c>
	} else {
		bFlag = FALSE;
80202934:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
80202938:	e0fffb17 	ldw	r3,-20(fp)

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_2_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
8020293c:	e0bfff17 	ldw	r2,-4(fp)
80202940:	10c00015 	stw	r3,0(r2)
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202944:	e0bfff17 	ldw	r2,-4(fp)
80202948:	10800104 	addi	r2,r2,4
8020294c:	e0fffd17 	ldw	r3,-12(fp)
80202950:	e0fff715 	stw	r3,-36(fp)
80202954:	00c00084 	movi	r3,2
80202958:	e0fff815 	stw	r3,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
8020295c:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80202960:	e13ff717 	ldw	r4,-36(fp)
80202964:	e0fff817 	ldw	r3,-32(fp)
80202968:	20c6703a 	and	r3,r4,r3
8020296c:	18000326 	beq	r3,zero,8020297c <vDctrCh2IrqFlag+0xd0>
		bFlag = TRUE;
80202970:	00c00044 	movi	r3,1
80202974:	e0fff915 	stw	r3,-28(fp)
80202978:	00000106 	br	80202980 <vDctrCh2IrqFlag+0xd4>
	} else {
		bFlag = FALSE;
8020297c:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80202980:	e0fff917 	ldw	r3,-28(fp)
	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_2_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202984:	10c00015 	stw	r3,0(r2)
	}

}
80202988:	0001883a 	nop
8020298c:	e037883a 	mov	sp,fp
80202990:	df000017 	ldw	fp,0(sp)
80202994:	dec00104 	addi	sp,sp,4
80202998:	f800283a 	ret

8020299c <vDctrCh3IrqFlag>:

void vDctrCh3IrqFlag(bool *pbIrqFlags){
8020299c:	defff404 	addi	sp,sp,-48
802029a0:	df000b15 	stw	fp,44(sp)
802029a4:	df000b04 	addi	fp,sp,44
802029a8:	e13fff15 	stw	r4,-4(fp)
	volatile alt_u32 uliIrqFlagsReg = 0;
802029ac:	e03ffd15 	stw	zero,-12(fp)

	if (pbIrqFlags != NULL) {
802029b0:	e0bfff17 	ldw	r2,-4(fp)
802029b4:	10003026 	beq	r2,zero,80202a78 <vDctrCh3IrqFlag+0xdc>
802029b8:	00a00034 	movhi	r2,32768
802029bc:	10880004 	addi	r2,r2,8192
802029c0:	e0bff515 	stw	r2,-44(fp)
802029c4:	00800284 	movi	r2,10
802029c8:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
802029cc:	e0bffc17 	ldw	r2,-16(fp)
802029d0:	1085883a 	add	r2,r2,r2
802029d4:	1085883a 	add	r2,r2,r2
802029d8:	1007883a 	mov	r3,r2
802029dc:	e0bff517 	ldw	r2,-44(fp)
802029e0:	10c5883a 	add	r2,r2,r3
802029e4:	10800017 	ldw	r2,0(r2)
802029e8:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
802029ec:	e0bffe17 	ldw	r2,-8(fp)
void vDctrCh3IrqFlag(bool *pbIrqFlags){
	volatile alt_u32 uliIrqFlagsReg = 0;

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_3_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);
802029f0:	e0bffd15 	stw	r2,-12(fp)

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
802029f4:	e0bffd17 	ldw	r2,-12(fp)
802029f8:	e0bff615 	stw	r2,-40(fp)
802029fc:	00800044 	movi	r2,1
80202a00:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80202a04:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
80202a08:	e0fff617 	ldw	r3,-40(fp)
80202a0c:	e0bffa17 	ldw	r2,-24(fp)
80202a10:	1884703a 	and	r2,r3,r2
80202a14:	10000326 	beq	r2,zero,80202a24 <vDctrCh3IrqFlag+0x88>
		bFlag = TRUE;
80202a18:	00800044 	movi	r2,1
80202a1c:	e0bffb15 	stw	r2,-20(fp)
80202a20:	00000106 	br	80202a28 <vDctrCh3IrqFlag+0x8c>
	} else {
		bFlag = FALSE;
80202a24:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
80202a28:	e0fffb17 	ldw	r3,-20(fp)

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_3_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
80202a2c:	e0bfff17 	ldw	r2,-4(fp)
80202a30:	10c00015 	stw	r3,0(r2)
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202a34:	e0bfff17 	ldw	r2,-4(fp)
80202a38:	10800104 	addi	r2,r2,4
80202a3c:	e0fffd17 	ldw	r3,-12(fp)
80202a40:	e0fff715 	stw	r3,-36(fp)
80202a44:	00c00084 	movi	r3,2
80202a48:	e0fff815 	stw	r3,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80202a4c:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80202a50:	e13ff717 	ldw	r4,-36(fp)
80202a54:	e0fff817 	ldw	r3,-32(fp)
80202a58:	20c6703a 	and	r3,r4,r3
80202a5c:	18000326 	beq	r3,zero,80202a6c <vDctrCh3IrqFlag+0xd0>
		bFlag = TRUE;
80202a60:	00c00044 	movi	r3,1
80202a64:	e0fff915 	stw	r3,-28(fp)
80202a68:	00000106 	br	80202a70 <vDctrCh3IrqFlag+0xd4>
	} else {
		bFlag = FALSE;
80202a6c:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80202a70:	e0fff917 	ldw	r3,-28(fp)
	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_3_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202a74:	10c00015 	stw	r3,0(r2)
	}

}
80202a78:	0001883a 	nop
80202a7c:	e037883a 	mov	sp,fp
80202a80:	df000017 	ldw	fp,0(sp)
80202a84:	dec00104 	addi	sp,sp,4
80202a88:	f800283a 	ret

80202a8c <vDctrCh4IrqFlag>:

void vDctrCh4IrqFlag(bool *pbIrqFlags){
80202a8c:	defff404 	addi	sp,sp,-48
80202a90:	df000b15 	stw	fp,44(sp)
80202a94:	df000b04 	addi	fp,sp,44
80202a98:	e13fff15 	stw	r4,-4(fp)
	volatile alt_u32 uliIrqFlagsReg = 0;
80202a9c:	e03ffd15 	stw	zero,-12(fp)

	if (pbIrqFlags != NULL) {
80202aa0:	e0bfff17 	ldw	r2,-4(fp)
80202aa4:	10003026 	beq	r2,zero,80202b68 <vDctrCh4IrqFlag+0xdc>
80202aa8:	00a00034 	movhi	r2,32768
80202aac:	10870004 	addi	r2,r2,7168
80202ab0:	e0bff515 	stw	r2,-44(fp)
80202ab4:	00800284 	movi	r2,10
80202ab8:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80202abc:	e0bffc17 	ldw	r2,-16(fp)
80202ac0:	1085883a 	add	r2,r2,r2
80202ac4:	1085883a 	add	r2,r2,r2
80202ac8:	1007883a 	mov	r3,r2
80202acc:	e0bff517 	ldw	r2,-44(fp)
80202ad0:	10c5883a 	add	r2,r2,r3
80202ad4:	10800017 	ldw	r2,0(r2)
80202ad8:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80202adc:	e0bffe17 	ldw	r2,-8(fp)
void vDctrCh4IrqFlag(bool *pbIrqFlags){
	volatile alt_u32 uliIrqFlagsReg = 0;

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_4_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);
80202ae0:	e0bffd15 	stw	r2,-12(fp)

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
80202ae4:	e0bffd17 	ldw	r2,-12(fp)
80202ae8:	e0bff615 	stw	r2,-40(fp)
80202aec:	00800044 	movi	r2,1
80202af0:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80202af4:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
80202af8:	e0fff617 	ldw	r3,-40(fp)
80202afc:	e0bffa17 	ldw	r2,-24(fp)
80202b00:	1884703a 	and	r2,r3,r2
80202b04:	10000326 	beq	r2,zero,80202b14 <vDctrCh4IrqFlag+0x88>
		bFlag = TRUE;
80202b08:	00800044 	movi	r2,1
80202b0c:	e0bffb15 	stw	r2,-20(fp)
80202b10:	00000106 	br	80202b18 <vDctrCh4IrqFlag+0x8c>
	} else {
		bFlag = FALSE;
80202b14:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
80202b18:	e0fffb17 	ldw	r3,-20(fp)

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_4_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
80202b1c:	e0bfff17 	ldw	r2,-4(fp)
80202b20:	10c00015 	stw	r3,0(r2)
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202b24:	e0bfff17 	ldw	r2,-4(fp)
80202b28:	10800104 	addi	r2,r2,4
80202b2c:	e0fffd17 	ldw	r3,-12(fp)
80202b30:	e0fff715 	stw	r3,-36(fp)
80202b34:	00c00084 	movi	r3,2
80202b38:	e0fff815 	stw	r3,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80202b3c:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80202b40:	e13ff717 	ldw	r4,-36(fp)
80202b44:	e0fff817 	ldw	r3,-32(fp)
80202b48:	20c6703a 	and	r3,r4,r3
80202b4c:	18000326 	beq	r3,zero,80202b5c <vDctrCh4IrqFlag+0xd0>
		bFlag = TRUE;
80202b50:	00c00044 	movi	r3,1
80202b54:	e0fff915 	stw	r3,-28(fp)
80202b58:	00000106 	br	80202b60 <vDctrCh4IrqFlag+0xd4>
	} else {
		bFlag = FALSE;
80202b5c:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80202b60:	e0fff917 	ldw	r3,-28(fp)
	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_4_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202b64:	10c00015 	stw	r3,0(r2)
	}

}
80202b68:	0001883a 	nop
80202b6c:	e037883a 	mov	sp,fp
80202b70:	df000017 	ldw	fp,0(sp)
80202b74:	dec00104 	addi	sp,sp,4
80202b78:	f800283a 	ret

80202b7c <vDctrCh5IrqFlag>:

void vDctrCh5IrqFlag(bool *pbIrqFlags){
80202b7c:	defff404 	addi	sp,sp,-48
80202b80:	df000b15 	stw	fp,44(sp)
80202b84:	df000b04 	addi	fp,sp,44
80202b88:	e13fff15 	stw	r4,-4(fp)
	volatile alt_u32 uliIrqFlagsReg = 0;
80202b8c:	e03ffd15 	stw	zero,-12(fp)

	if (pbIrqFlags != NULL) {
80202b90:	e0bfff17 	ldw	r2,-4(fp)
80202b94:	10003026 	beq	r2,zero,80202c58 <vDctrCh5IrqFlag+0xdc>
80202b98:	00a00034 	movhi	r2,32768
80202b9c:	10860004 	addi	r2,r2,6144
80202ba0:	e0bff515 	stw	r2,-44(fp)
80202ba4:	00800284 	movi	r2,10
80202ba8:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80202bac:	e0bffc17 	ldw	r2,-16(fp)
80202bb0:	1085883a 	add	r2,r2,r2
80202bb4:	1085883a 	add	r2,r2,r2
80202bb8:	1007883a 	mov	r3,r2
80202bbc:	e0bff517 	ldw	r2,-44(fp)
80202bc0:	10c5883a 	add	r2,r2,r3
80202bc4:	10800017 	ldw	r2,0(r2)
80202bc8:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80202bcc:	e0bffe17 	ldw	r2,-8(fp)
void vDctrCh5IrqFlag(bool *pbIrqFlags){
	volatile alt_u32 uliIrqFlagsReg = 0;

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_5_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);
80202bd0:	e0bffd15 	stw	r2,-12(fp)

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
80202bd4:	e0bffd17 	ldw	r2,-12(fp)
80202bd8:	e0bff615 	stw	r2,-40(fp)
80202bdc:	00800044 	movi	r2,1
80202be0:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80202be4:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
80202be8:	e0fff617 	ldw	r3,-40(fp)
80202bec:	e0bffa17 	ldw	r2,-24(fp)
80202bf0:	1884703a 	and	r2,r3,r2
80202bf4:	10000326 	beq	r2,zero,80202c04 <vDctrCh5IrqFlag+0x88>
		bFlag = TRUE;
80202bf8:	00800044 	movi	r2,1
80202bfc:	e0bffb15 	stw	r2,-20(fp)
80202c00:	00000106 	br	80202c08 <vDctrCh5IrqFlag+0x8c>
	} else {
		bFlag = FALSE;
80202c04:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
80202c08:	e0fffb17 	ldw	r3,-20(fp)

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_5_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
80202c0c:	e0bfff17 	ldw	r2,-4(fp)
80202c10:	10c00015 	stw	r3,0(r2)
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202c14:	e0bfff17 	ldw	r2,-4(fp)
80202c18:	10800104 	addi	r2,r2,4
80202c1c:	e0fffd17 	ldw	r3,-12(fp)
80202c20:	e0fff715 	stw	r3,-36(fp)
80202c24:	00c00084 	movi	r3,2
80202c28:	e0fff815 	stw	r3,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80202c2c:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80202c30:	e13ff717 	ldw	r4,-36(fp)
80202c34:	e0fff817 	ldw	r3,-32(fp)
80202c38:	20c6703a 	and	r3,r4,r3
80202c3c:	18000326 	beq	r3,zero,80202c4c <vDctrCh5IrqFlag+0xd0>
		bFlag = TRUE;
80202c40:	00c00044 	movi	r3,1
80202c44:	e0fff915 	stw	r3,-28(fp)
80202c48:	00000106 	br	80202c50 <vDctrCh5IrqFlag+0xd4>
	} else {
		bFlag = FALSE;
80202c4c:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80202c50:	e0fff917 	ldw	r3,-28(fp)
	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_5_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202c54:	10c00015 	stw	r3,0(r2)
	}

}
80202c58:	0001883a 	nop
80202c5c:	e037883a 	mov	sp,fp
80202c60:	df000017 	ldw	fp,0(sp)
80202c64:	dec00104 	addi	sp,sp,4
80202c68:	f800283a 	ret

80202c6c <vDctrCh6IrqFlag>:

void vDctrCh6IrqFlag(bool *pbIrqFlags){
80202c6c:	defff404 	addi	sp,sp,-48
80202c70:	df000b15 	stw	fp,44(sp)
80202c74:	df000b04 	addi	fp,sp,44
80202c78:	e13fff15 	stw	r4,-4(fp)
	volatile alt_u32 uliIrqFlagsReg = 0;
80202c7c:	e03ffd15 	stw	zero,-12(fp)

	if (pbIrqFlags != NULL) {
80202c80:	e0bfff17 	ldw	r2,-4(fp)
80202c84:	10003026 	beq	r2,zero,80202d48 <vDctrCh6IrqFlag+0xdc>
80202c88:	00a00034 	movhi	r2,32768
80202c8c:	10850004 	addi	r2,r2,5120
80202c90:	e0bff515 	stw	r2,-44(fp)
80202c94:	00800284 	movi	r2,10
80202c98:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80202c9c:	e0bffc17 	ldw	r2,-16(fp)
80202ca0:	1085883a 	add	r2,r2,r2
80202ca4:	1085883a 	add	r2,r2,r2
80202ca8:	1007883a 	mov	r3,r2
80202cac:	e0bff517 	ldw	r2,-44(fp)
80202cb0:	10c5883a 	add	r2,r2,r3
80202cb4:	10800017 	ldw	r2,0(r2)
80202cb8:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80202cbc:	e0bffe17 	ldw	r2,-8(fp)
void vDctrCh6IrqFlag(bool *pbIrqFlags){
	volatile alt_u32 uliIrqFlagsReg = 0;

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_6_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);
80202cc0:	e0bffd15 	stw	r2,-12(fp)

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
80202cc4:	e0bffd17 	ldw	r2,-12(fp)
80202cc8:	e0bff615 	stw	r2,-40(fp)
80202ccc:	00800044 	movi	r2,1
80202cd0:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80202cd4:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
80202cd8:	e0fff617 	ldw	r3,-40(fp)
80202cdc:	e0bffa17 	ldw	r2,-24(fp)
80202ce0:	1884703a 	and	r2,r3,r2
80202ce4:	10000326 	beq	r2,zero,80202cf4 <vDctrCh6IrqFlag+0x88>
		bFlag = TRUE;
80202ce8:	00800044 	movi	r2,1
80202cec:	e0bffb15 	stw	r2,-20(fp)
80202cf0:	00000106 	br	80202cf8 <vDctrCh6IrqFlag+0x8c>
	} else {
		bFlag = FALSE;
80202cf4:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
80202cf8:	e0fffb17 	ldw	r3,-20(fp)

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_6_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
80202cfc:	e0bfff17 	ldw	r2,-4(fp)
80202d00:	10c00015 	stw	r3,0(r2)
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202d04:	e0bfff17 	ldw	r2,-4(fp)
80202d08:	10800104 	addi	r2,r2,4
80202d0c:	e0fffd17 	ldw	r3,-12(fp)
80202d10:	e0fff715 	stw	r3,-36(fp)
80202d14:	00c00084 	movi	r3,2
80202d18:	e0fff815 	stw	r3,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80202d1c:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80202d20:	e13ff717 	ldw	r4,-36(fp)
80202d24:	e0fff817 	ldw	r3,-32(fp)
80202d28:	20c6703a 	and	r3,r4,r3
80202d2c:	18000326 	beq	r3,zero,80202d3c <vDctrCh6IrqFlag+0xd0>
		bFlag = TRUE;
80202d30:	00c00044 	movi	r3,1
80202d34:	e0fff915 	stw	r3,-28(fp)
80202d38:	00000106 	br	80202d40 <vDctrCh6IrqFlag+0xd4>
	} else {
		bFlag = FALSE;
80202d3c:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80202d40:	e0fff917 	ldw	r3,-28(fp)
	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_6_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202d44:	10c00015 	stw	r3,0(r2)
	}

}
80202d48:	0001883a 	nop
80202d4c:	e037883a 	mov	sp,fp
80202d50:	df000017 	ldw	fp,0(sp)
80202d54:	dec00104 	addi	sp,sp,4
80202d58:	f800283a 	ret

80202d5c <vDctrCh7IrqFlag>:

void vDctrCh7IrqFlag(bool *pbIrqFlags){
80202d5c:	defff404 	addi	sp,sp,-48
80202d60:	df000b15 	stw	fp,44(sp)
80202d64:	df000b04 	addi	fp,sp,44
80202d68:	e13fff15 	stw	r4,-4(fp)
	volatile alt_u32 uliIrqFlagsReg = 0;
80202d6c:	e03ffd15 	stw	zero,-12(fp)

	if (pbIrqFlags != NULL) {
80202d70:	e0bfff17 	ldw	r2,-4(fp)
80202d74:	10003026 	beq	r2,zero,80202e38 <vDctrCh7IrqFlag+0xdc>
80202d78:	00a00034 	movhi	r2,32768
80202d7c:	10840004 	addi	r2,r2,4096
80202d80:	e0bff515 	stw	r2,-44(fp)
80202d84:	00800284 	movi	r2,10
80202d88:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80202d8c:	e0bffc17 	ldw	r2,-16(fp)
80202d90:	1085883a 	add	r2,r2,r2
80202d94:	1085883a 	add	r2,r2,r2
80202d98:	1007883a 	mov	r3,r2
80202d9c:	e0bff517 	ldw	r2,-44(fp)
80202da0:	10c5883a 	add	r2,r2,r3
80202da4:	10800017 	ldw	r2,0(r2)
80202da8:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80202dac:	e0bffe17 	ldw	r2,-8(fp)
void vDctrCh7IrqFlag(bool *pbIrqFlags){
	volatile alt_u32 uliIrqFlagsReg = 0;

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_7_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);
80202db0:	e0bffd15 	stw	r2,-12(fp)

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
80202db4:	e0bffd17 	ldw	r2,-12(fp)
80202db8:	e0bff615 	stw	r2,-40(fp)
80202dbc:	00800044 	movi	r2,1
80202dc0:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80202dc4:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
80202dc8:	e0fff617 	ldw	r3,-40(fp)
80202dcc:	e0bffa17 	ldw	r2,-24(fp)
80202dd0:	1884703a 	and	r2,r3,r2
80202dd4:	10000326 	beq	r2,zero,80202de4 <vDctrCh7IrqFlag+0x88>
		bFlag = TRUE;
80202dd8:	00800044 	movi	r2,1
80202ddc:	e0bffb15 	stw	r2,-20(fp)
80202de0:	00000106 	br	80202de8 <vDctrCh7IrqFlag+0x8c>
	} else {
		bFlag = FALSE;
80202de4:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
80202de8:	e0fffb17 	ldw	r3,-20(fp)

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_7_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
80202dec:	e0bfff17 	ldw	r2,-4(fp)
80202df0:	10c00015 	stw	r3,0(r2)
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202df4:	e0bfff17 	ldw	r2,-4(fp)
80202df8:	10800104 	addi	r2,r2,4
80202dfc:	e0fffd17 	ldw	r3,-12(fp)
80202e00:	e0fff715 	stw	r3,-36(fp)
80202e04:	00c00084 	movi	r3,2
80202e08:	e0fff815 	stw	r3,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80202e0c:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80202e10:	e13ff717 	ldw	r4,-36(fp)
80202e14:	e0fff817 	ldw	r3,-32(fp)
80202e18:	20c6703a 	and	r3,r4,r3
80202e1c:	18000326 	beq	r3,zero,80202e2c <vDctrCh7IrqFlag+0xd0>
		bFlag = TRUE;
80202e20:	00c00044 	movi	r3,1
80202e24:	e0fff915 	stw	r3,-28(fp)
80202e28:	00000106 	br	80202e30 <vDctrCh7IrqFlag+0xd4>
	} else {
		bFlag = FALSE;
80202e2c:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80202e30:	e0fff917 	ldw	r3,-28(fp)
	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_7_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202e34:	10c00015 	stw	r3,0(r2)
	}

}
80202e38:	0001883a 	nop
80202e3c:	e037883a 	mov	sp,fp
80202e40:	df000017 	ldw	fp,0(sp)
80202e44:	dec00104 	addi	sp,sp,4
80202e48:	f800283a 	ret

80202e4c <vDctrCh8IrqFlag>:

void vDctrCh8IrqFlag(bool *pbIrqFlags){
80202e4c:	defff404 	addi	sp,sp,-48
80202e50:	df000b15 	stw	fp,44(sp)
80202e54:	df000b04 	addi	fp,sp,44
80202e58:	e13fff15 	stw	r4,-4(fp)
	volatile alt_u32 uliIrqFlagsReg = 0;
80202e5c:	e03ffd15 	stw	zero,-12(fp)

	if (pbIrqFlags != NULL) {
80202e60:	e0bfff17 	ldw	r2,-4(fp)
80202e64:	10003026 	beq	r2,zero,80202f28 <vDctrCh8IrqFlag+0xdc>
80202e68:	00a00034 	movhi	r2,32768
80202e6c:	10830004 	addi	r2,r2,3072
80202e70:	e0bff515 	stw	r2,-44(fp)
80202e74:	00800284 	movi	r2,10
80202e78:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80202e7c:	e0bffc17 	ldw	r2,-16(fp)
80202e80:	1085883a 	add	r2,r2,r2
80202e84:	1085883a 	add	r2,r2,r2
80202e88:	1007883a 	mov	r3,r2
80202e8c:	e0bff517 	ldw	r2,-44(fp)
80202e90:	10c5883a 	add	r2,r2,r3
80202e94:	10800017 	ldw	r2,0(r2)
80202e98:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80202e9c:	e0bffe17 	ldw	r2,-8(fp)
void vDctrCh8IrqFlag(bool *pbIrqFlags){
	volatile alt_u32 uliIrqFlagsReg = 0;

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_8_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);
80202ea0:	e0bffd15 	stw	r2,-12(fp)

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
80202ea4:	e0bffd17 	ldw	r2,-12(fp)
80202ea8:	e0bff615 	stw	r2,-40(fp)
80202eac:	00800044 	movi	r2,1
80202eb0:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80202eb4:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
80202eb8:	e0fff617 	ldw	r3,-40(fp)
80202ebc:	e0bffa17 	ldw	r2,-24(fp)
80202ec0:	1884703a 	and	r2,r3,r2
80202ec4:	10000326 	beq	r2,zero,80202ed4 <vDctrCh8IrqFlag+0x88>
		bFlag = TRUE;
80202ec8:	00800044 	movi	r2,1
80202ecc:	e0bffb15 	stw	r2,-20(fp)
80202ed0:	00000106 	br	80202ed8 <vDctrCh8IrqFlag+0x8c>
	} else {
		bFlag = FALSE;
80202ed4:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
80202ed8:	e0fffb17 	ldw	r3,-20(fp)

	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_8_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
80202edc:	e0bfff17 	ldw	r2,-4(fp)
80202ee0:	10c00015 	stw	r3,0(r2)
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202ee4:	e0bfff17 	ldw	r2,-4(fp)
80202ee8:	10800104 	addi	r2,r2,4
80202eec:	e0fffd17 	ldw	r3,-12(fp)
80202ef0:	e0fff715 	stw	r3,-36(fp)
80202ef4:	00c00084 	movi	r3,2
80202ef8:	e0fff815 	stw	r3,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80202efc:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80202f00:	e13ff717 	ldw	r4,-36(fp)
80202f04:	e0fff817 	ldw	r3,-32(fp)
80202f08:	20c6703a 	and	r3,r4,r3
80202f0c:	18000326 	beq	r3,zero,80202f1c <vDctrCh8IrqFlag+0xd0>
		bFlag = TRUE;
80202f10:	00c00044 	movi	r3,1
80202f14:	e0fff915 	stw	r3,-28(fp)
80202f18:	00000106 	br	80202f20 <vDctrCh8IrqFlag+0xd4>
	} else {
		bFlag = FALSE;
80202f1c:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80202f20:	e0fff917 	ldw	r3,-28(fp)
	if (pbIrqFlags != NULL) {

		uliIrqFlagsReg = uliDctrReadReg((alt_u32*) DCOM_CH_8_BASE_ADDR, DCOM_IRQ_FLAG_REG_OFST);

		pbIrqFlags[eTxEndFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
		pbIrqFlags[eTxBeginFlag] = bDctrGetRegFlag(uliIrqFlagsReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
80202f24:	10c00015 	stw	r3,0(r2)
	}

}
80202f28:	0001883a 	nop
80202f2c:	e037883a 	mov	sp,fp
80202f30:	df000017 	ldw	fp,0(sp)
80202f34:	dec00104 	addi	sp,sp,4
80202f38:	f800283a 	ret

80202f3c <vDctrInitIrq>:

bool vDctrInitIrq(alt_u8 ucDcomCh){
80202f3c:	defffb04 	addi	sp,sp,-20
80202f40:	dfc00415 	stw	ra,16(sp)
80202f44:	df000315 	stw	fp,12(sp)
80202f48:	df000304 	addi	fp,sp,12
80202f4c:	2005883a 	mov	r2,r4
80202f50:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
80202f54:	e03ffd15 	stw	zero,-12(fp)
	void* pvHoldContext;
	switch (ucDcomCh) {
80202f58:	e0bfff03 	ldbu	r2,-4(fp)
80202f5c:	10c00228 	cmpgeui	r3,r2,8
80202f60:	18005e1e 	bne	r3,zero,802030dc <vDctrInitIrq+0x1a0>
80202f64:	100690ba 	slli	r3,r2,2
80202f68:	00a00834 	movhi	r2,32800
80202f6c:	108bdf04 	addi	r2,r2,12156
80202f70:	1885883a 	add	r2,r3,r2
80202f74:	10800017 	ldw	r2,0(r2)
80202f78:	1000683a 	jmp	r2
80202f7c:	80202f9c 	xori	zero,r16,32958
80202f80:	80202fc4 	addi	zero,r16,-32577
80202f84:	80202fec 	andhi	zero,r16,32959
80202f88:	80203014 	ori	zero,r16,32960
80202f8c:	8020303c 	xorhi	zero,r16,32960
80202f90:	80203064 	muli	zero,r16,-32575
80202f94:	8020308c 	andi	zero,r16,32962
80202f98:	802030b4 	orhi	zero,r16,32962
	case eDcomSpwCh1:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh1HoldContext;
80202f9c:	d0a01c04 	addi	r2,gp,-32656
80202fa0:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(DCOM_CH_1_TX_IRQ, pvHoldContext, vDctrCh1HandleIrq);
80202fa4:	01a00834 	movhi	r6,32800
80202fa8:	3186af04 	addi	r6,r6,6844
80202fac:	e17ffe17 	ldw	r5,-8(fp)
80202fb0:	01000204 	movi	r4,8
80202fb4:	02135800 	call	80213580 <alt_irq_register>

		bStatus = TRUE;
80202fb8:	00800044 	movi	r2,1
80202fbc:	e0bffd15 	stw	r2,-12(fp)
		break;
80202fc0:	00004806 	br	802030e4 <vDctrInitIrq+0x1a8>
	case eDcomSpwCh2:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh2HoldContext;
80202fc4:	d0a01d04 	addi	r2,gp,-32652
80202fc8:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(DCOM_CH_2_TX_IRQ, pvHoldContext, vDctrCh2HandleIrq);
80202fcc:	01a00834 	movhi	r6,32800
80202fd0:	3186f004 	addi	r6,r6,7104
80202fd4:	e17ffe17 	ldw	r5,-8(fp)
80202fd8:	01000244 	movi	r4,9
80202fdc:	02135800 	call	80213580 <alt_irq_register>
		bStatus = TRUE;
80202fe0:	00800044 	movi	r2,1
80202fe4:	e0bffd15 	stw	r2,-12(fp)
		break;
80202fe8:	00003e06 	br	802030e4 <vDctrInitIrq+0x1a8>
	case eDcomSpwCh3:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh3HoldContext;
80202fec:	d0a01e04 	addi	r2,gp,-32648
80202ff0:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(DCOM_CH_3_TX_IRQ, pvHoldContext, vDctrCh3HandleIrq);
80202ff4:	01a00834 	movhi	r6,32800
80202ff8:	31873104 	addi	r6,r6,7364
80202ffc:	e17ffe17 	ldw	r5,-8(fp)
80203000:	010002c4 	movi	r4,11
80203004:	02135800 	call	80213580 <alt_irq_register>
		bStatus = TRUE;
80203008:	00800044 	movi	r2,1
8020300c:	e0bffd15 	stw	r2,-12(fp)
		break;
80203010:	00003406 	br	802030e4 <vDctrInitIrq+0x1a8>
	case eDcomSpwCh4:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh4HoldContext;
80203014:	d0a01f04 	addi	r2,gp,-32644
80203018:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(DCOM_CH_4_TX_IRQ, pvHoldContext, vDctrCh4HandleIrq);
8020301c:	01a00834 	movhi	r6,32800
80203020:	31877204 	addi	r6,r6,7624
80203024:	e17ffe17 	ldw	r5,-8(fp)
80203028:	01000284 	movi	r4,10
8020302c:	02135800 	call	80213580 <alt_irq_register>
		bStatus = TRUE;
80203030:	00800044 	movi	r2,1
80203034:	e0bffd15 	stw	r2,-12(fp)
		break;
80203038:	00002a06 	br	802030e4 <vDctrInitIrq+0x1a8>
	case eDcomSpwCh5:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh5HoldContext;
8020303c:	d0a02004 	addi	r2,gp,-32640
80203040:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(DCOM_CH_5_TX_IRQ, pvHoldContext, vDctrCh5HandleIrq);
80203044:	01a00834 	movhi	r6,32800
80203048:	3187b304 	addi	r6,r6,7884
8020304c:	e17ffe17 	ldw	r5,-8(fp)
80203050:	01000304 	movi	r4,12
80203054:	02135800 	call	80213580 <alt_irq_register>
		bStatus = TRUE;
80203058:	00800044 	movi	r2,1
8020305c:	e0bffd15 	stw	r2,-12(fp)
		break;
80203060:	00002006 	br	802030e4 <vDctrInitIrq+0x1a8>
	case eDcomSpwCh6:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh6HoldContext;
80203064:	d0a02104 	addi	r2,gp,-32636
80203068:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(DCOM_CH_6_TX_IRQ, pvHoldContext, vDctrCh6HandleIrq);
8020306c:	01a00834 	movhi	r6,32800
80203070:	3187f404 	addi	r6,r6,8144
80203074:	e17ffe17 	ldw	r5,-8(fp)
80203078:	01000384 	movi	r4,14
8020307c:	02135800 	call	80213580 <alt_irq_register>
		bStatus = TRUE;
80203080:	00800044 	movi	r2,1
80203084:	e0bffd15 	stw	r2,-12(fp)
		break;
80203088:	00001606 	br	802030e4 <vDctrInitIrq+0x1a8>
	case eDcomSpwCh7:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh7HoldContext;
8020308c:	d0a02204 	addi	r2,gp,-32632
80203090:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(DCOM_CH_7_TX_IRQ, pvHoldContext, vDctrCh7HandleIrq);
80203094:	01a00834 	movhi	r6,32800
80203098:	31883504 	addi	r6,r6,8404
8020309c:	e17ffe17 	ldw	r5,-8(fp)
802030a0:	01000344 	movi	r4,13
802030a4:	02135800 	call	80213580 <alt_irq_register>
		bStatus = TRUE;
802030a8:	00800044 	movi	r2,1
802030ac:	e0bffd15 	stw	r2,-12(fp)
		break;
802030b0:	00000c06 	br	802030e4 <vDctrInitIrq+0x1a8>
	case eDcomSpwCh8:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh8HoldContext;
802030b4:	d0a02304 	addi	r2,gp,-32628
802030b8:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(DCOM_CH_8_TX_IRQ, pvHoldContext, vDctrCh8HandleIrq);
802030bc:	01a00834 	movhi	r6,32800
802030c0:	31887604 	addi	r6,r6,8664
802030c4:	e17ffe17 	ldw	r5,-8(fp)
802030c8:	010003c4 	movi	r4,15
802030cc:	02135800 	call	80213580 <alt_irq_register>
		bStatus = TRUE;
802030d0:	00800044 	movi	r2,1
802030d4:	e0bffd15 	stw	r2,-12(fp)
		break;
802030d8:	00000206 	br	802030e4 <vDctrInitIrq+0x1a8>
	default:
		bStatus = FALSE;
802030dc:	e03ffd15 	stw	zero,-12(fp)
		break;
802030e0:	0001883a 	nop
	}

	return bStatus;
802030e4:	e0bffd17 	ldw	r2,-12(fp)
}
802030e8:	e037883a 	mov	sp,fp
802030ec:	dfc00117 	ldw	ra,4(sp)
802030f0:	df000017 	ldw	fp,0(sp)
802030f4:	dec00204 	addi	sp,sp,8
802030f8:	f800283a 	ret

802030fc <bDctrSetIrqControl>:

bool bDctrSetIrqControl(TDctrChannel *pxDctrCh){
802030fc:	deffee04 	addi	sp,sp,-72
80203100:	df001115 	stw	fp,68(sp)
80203104:	df001104 	addi	fp,sp,68
80203108:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
8020310c:	e03fef15 	stw	zero,-68(fp)
	volatile alt_u32 uliReg = 0;
80203110:	e03ffd15 	stw	zero,-12(fp)

	if (pxDctrCh != NULL) {
80203114:	e0bfff17 	ldw	r2,-4(fp)
80203118:	10004c26 	beq	r2,zero,8020324c <bDctrSetIrqControl+0x150>
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_IRQ_CTRL_REG_OFST));
8020311c:	e0bfff17 	ldw	r2,-4(fp)
80203120:	10800017 	ldw	r2,0(r2)
80203124:	e0bff015 	stw	r2,-64(fp)
80203128:	00800244 	movi	r2,9
8020312c:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80203130:	e0bffc17 	ldw	r2,-16(fp)
80203134:	1085883a 	add	r2,r2,r2
80203138:	1085883a 	add	r2,r2,r2
8020313c:	1007883a 	mov	r3,r2
80203140:	e0bff017 	ldw	r2,-64(fp)
80203144:	10c5883a 	add	r2,r2,r3
80203148:	10800017 	ldw	r2,0(r2)
8020314c:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80203150:	e0bffe17 	ldw	r2,-8(fp)
bool bDctrSetIrqControl(TDctrChannel *pxDctrCh){
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_IRQ_CTRL_REG_OFST));
80203154:	e0bffd15 	stw	r2,-12(fp)

		uliReg = uliDctrSetRegCtrl(uliReg, (alt_u32)(DCOM_IRQ_CTRL_TX_END_EN_MSK), pxDctrCh->xIrqControl.bTxEndEn);
80203158:	e0fffd17 	ldw	r3,-12(fp)
8020315c:	e0bfff17 	ldw	r2,-4(fp)
80203160:	10800217 	ldw	r2,8(r2)
80203164:	e0fff115 	stw	r3,-60(fp)
80203168:	00c00044 	movi	r3,1
8020316c:	e0fff915 	stw	r3,-28(fp)
80203170:	e0bffa15 	stw	r2,-24(fp)
	uliRegValue = *(puliBaseAddr + uliRegOffset);
	return uliRegValue;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrSetRegCtrl(alt_u32 uliRegValue, alt_u32 uliCtrlMask, bool bCtrlValue){
	alt_u32 uliReg = 0;
80203174:	e03ffb15 	stw	zero,-20(fp)

	if (bCtrlValue) {
80203178:	e0bffa17 	ldw	r2,-24(fp)
8020317c:	10000526 	beq	r2,zero,80203194 <bDctrSetIrqControl+0x98>
		uliReg = uliRegValue | uliCtrlMask;
80203180:	e0fff117 	ldw	r3,-60(fp)
80203184:	e0bff917 	ldw	r2,-28(fp)
80203188:	1884b03a 	or	r2,r3,r2
8020318c:	e0bffb15 	stw	r2,-20(fp)
80203190:	00000506 	br	802031a8 <bDctrSetIrqControl+0xac>
	} else {
		uliReg = uliRegValue & (~uliCtrlMask);
80203194:	e0bff917 	ldw	r2,-28(fp)
80203198:	0084303a 	nor	r2,zero,r2
8020319c:	e0fff117 	ldw	r3,-60(fp)
802031a0:	1884703a 	and	r2,r3,r2
802031a4:	e0bffb15 	stw	r2,-20(fp)
	}

	return uliReg;
802031a8:	e0bffb17 	ldw	r2,-20(fp)
	volatile alt_u32 uliReg = 0;

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_IRQ_CTRL_REG_OFST));

		uliReg = uliDctrSetRegCtrl(uliReg, (alt_u32)(DCOM_IRQ_CTRL_TX_END_EN_MSK), pxDctrCh->xIrqControl.bTxEndEn);
802031ac:	e0bffd15 	stw	r2,-12(fp)
		uliReg = uliDctrSetRegCtrl(uliReg, (alt_u32)(DCOM_IRQ_CTRL_TX_BEGIN_EN_MSK), pxDctrCh->xIrqControl.bTxBeginEn);
802031b0:	e0fffd17 	ldw	r3,-12(fp)
802031b4:	e0bfff17 	ldw	r2,-4(fp)
802031b8:	10800117 	ldw	r2,4(r2)
802031bc:	e0fff215 	stw	r3,-56(fp)
802031c0:	00c00084 	movi	r3,2
802031c4:	e0fff615 	stw	r3,-40(fp)
802031c8:	e0bff715 	stw	r2,-36(fp)
	uliRegValue = *(puliBaseAddr + uliRegOffset);
	return uliRegValue;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrSetRegCtrl(alt_u32 uliRegValue, alt_u32 uliCtrlMask, bool bCtrlValue){
	alt_u32 uliReg = 0;
802031cc:	e03ff815 	stw	zero,-32(fp)

	if (bCtrlValue) {
802031d0:	e0bff717 	ldw	r2,-36(fp)
802031d4:	10000526 	beq	r2,zero,802031ec <bDctrSetIrqControl+0xf0>
		uliReg = uliRegValue | uliCtrlMask;
802031d8:	e0fff217 	ldw	r3,-56(fp)
802031dc:	e0bff617 	ldw	r2,-40(fp)
802031e0:	1884b03a 	or	r2,r3,r2
802031e4:	e0bff815 	stw	r2,-32(fp)
802031e8:	00000506 	br	80203200 <bDctrSetIrqControl+0x104>
	} else {
		uliReg = uliRegValue & (~uliCtrlMask);
802031ec:	e0bff617 	ldw	r2,-40(fp)
802031f0:	0084303a 	nor	r2,zero,r2
802031f4:	e0fff217 	ldw	r3,-56(fp)
802031f8:	1884703a 	and	r2,r3,r2
802031fc:	e0bff815 	stw	r2,-32(fp)
	}

	return uliReg;
80203200:	e0bff817 	ldw	r2,-32(fp)

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_IRQ_CTRL_REG_OFST));

		uliReg = uliDctrSetRegCtrl(uliReg, (alt_u32)(DCOM_IRQ_CTRL_TX_END_EN_MSK), pxDctrCh->xIrqControl.bTxEndEn);
		uliReg = uliDctrSetRegCtrl(uliReg, (alt_u32)(DCOM_IRQ_CTRL_TX_BEGIN_EN_MSK), pxDctrCh->xIrqControl.bTxBeginEn);
80203204:	e0bffd15 	stw	r2,-12(fp)

		vDctrWriteReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_IRQ_CTRL_REG_OFST), uliReg);
80203208:	e0bfff17 	ldw	r2,-4(fp)
8020320c:	10c00017 	ldw	r3,0(r2)
80203210:	e0bffd17 	ldw	r2,-12(fp)
80203214:	e0fff315 	stw	r3,-52(fp)
80203218:	00c00244 	movi	r3,9
8020321c:	e0fff415 	stw	r3,-48(fp)
80203220:	e0bff515 	stw	r2,-44(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDctrWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
80203224:	e0bff417 	ldw	r2,-48(fp)
80203228:	1085883a 	add	r2,r2,r2
8020322c:	1085883a 	add	r2,r2,r2
80203230:	1007883a 	mov	r3,r2
80203234:	e0bff317 	ldw	r2,-52(fp)
80203238:	10c5883a 	add	r2,r2,r3
8020323c:	e0fff517 	ldw	r3,-44(fp)
80203240:	10c00015 	stw	r3,0(r2)
		uliReg = uliDctrSetRegCtrl(uliReg, (alt_u32)(DCOM_IRQ_CTRL_TX_END_EN_MSK), pxDctrCh->xIrqControl.bTxEndEn);
		uliReg = uliDctrSetRegCtrl(uliReg, (alt_u32)(DCOM_IRQ_CTRL_TX_BEGIN_EN_MSK), pxDctrCh->xIrqControl.bTxBeginEn);

		vDctrWriteReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_IRQ_CTRL_REG_OFST), uliReg);

		bStatus = TRUE;
80203244:	00800044 	movi	r2,1
80203248:	e0bfef15 	stw	r2,-68(fp)
	}

	return bStatus;
8020324c:	e0bfef17 	ldw	r2,-68(fp)
}
80203250:	e037883a 	mov	sp,fp
80203254:	df000017 	ldw	fp,0(sp)
80203258:	dec00104 	addi	sp,sp,4
8020325c:	f800283a 	ret

80203260 <bDctrGetIrqControl>:

bool bDctrGetIrqControl(TDctrChannel *pxDctrCh){
80203260:	defff304 	addi	sp,sp,-52
80203264:	df000c15 	stw	fp,48(sp)
80203268:	df000c04 	addi	fp,sp,48
8020326c:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80203270:	e03ff415 	stw	zero,-48(fp)
	volatile alt_u32 uliReg = 0;
80203274:	e03ffd15 	stw	zero,-12(fp)

	if (pxDctrCh != NULL) {
80203278:	e0bfff17 	ldw	r2,-4(fp)
8020327c:	10003126 	beq	r2,zero,80203344 <bDctrGetIrqControl+0xe4>
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_IRQ_CTRL_REG_OFST));
80203280:	e0bfff17 	ldw	r2,-4(fp)
80203284:	10800017 	ldw	r2,0(r2)
80203288:	e0bff515 	stw	r2,-44(fp)
8020328c:	00800244 	movi	r2,9
80203290:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80203294:	e0bffc17 	ldw	r2,-16(fp)
80203298:	1085883a 	add	r2,r2,r2
8020329c:	1085883a 	add	r2,r2,r2
802032a0:	1007883a 	mov	r3,r2
802032a4:	e0bff517 	ldw	r2,-44(fp)
802032a8:	10c5883a 	add	r2,r2,r3
802032ac:	10800017 	ldw	r2,0(r2)
802032b0:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
802032b4:	e0bffe17 	ldw	r2,-8(fp)
bool bDctrGetIrqControl(TDctrChannel *pxDctrCh){
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_IRQ_CTRL_REG_OFST));
802032b8:	e0bffd15 	stw	r2,-12(fp)

		pxDctrCh->xIrqControl.bTxEndEn = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_IRQ_CTRL_TX_END_EN_MSK));
802032bc:	e0bffd17 	ldw	r2,-12(fp)
802032c0:	e0bff615 	stw	r2,-40(fp)
802032c4:	00800044 	movi	r2,1
802032c8:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
802032cc:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
802032d0:	e0fff617 	ldw	r3,-40(fp)
802032d4:	e0bffa17 	ldw	r2,-24(fp)
802032d8:	1884703a 	and	r2,r3,r2
802032dc:	10000326 	beq	r2,zero,802032ec <bDctrGetIrqControl+0x8c>
		bFlag = TRUE;
802032e0:	00800044 	movi	r2,1
802032e4:	e0bffb15 	stw	r2,-20(fp)
802032e8:	00000106 	br	802032f0 <bDctrGetIrqControl+0x90>
	} else {
		bFlag = FALSE;
802032ec:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
802032f0:	e0fffb17 	ldw	r3,-20(fp)
	volatile alt_u32 uliReg = 0;

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_IRQ_CTRL_REG_OFST));

		pxDctrCh->xIrqControl.bTxEndEn = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_IRQ_CTRL_TX_END_EN_MSK));
802032f4:	e0bfff17 	ldw	r2,-4(fp)
802032f8:	10c00215 	stw	r3,8(r2)
		pxDctrCh->xIrqControl.bTxBeginEn = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_IRQ_CTRL_TX_BEGIN_EN_MSK));
802032fc:	e0bffd17 	ldw	r2,-12(fp)
80203300:	e0bff715 	stw	r2,-36(fp)
80203304:	00800084 	movi	r2,2
80203308:	e0bff815 	stw	r2,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
8020330c:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80203310:	e0fff717 	ldw	r3,-36(fp)
80203314:	e0bff817 	ldw	r2,-32(fp)
80203318:	1884703a 	and	r2,r3,r2
8020331c:	10000326 	beq	r2,zero,8020332c <bDctrGetIrqControl+0xcc>
		bFlag = TRUE;
80203320:	00800044 	movi	r2,1
80203324:	e0bff915 	stw	r2,-28(fp)
80203328:	00000106 	br	80203330 <bDctrGetIrqControl+0xd0>
	} else {
		bFlag = FALSE;
8020332c:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80203330:	e0fff917 	ldw	r3,-28(fp)

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_IRQ_CTRL_REG_OFST));

		pxDctrCh->xIrqControl.bTxEndEn = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_IRQ_CTRL_TX_END_EN_MSK));
		pxDctrCh->xIrqControl.bTxBeginEn = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_IRQ_CTRL_TX_BEGIN_EN_MSK));
80203334:	e0bfff17 	ldw	r2,-4(fp)
80203338:	10c00115 	stw	r3,4(r2)

		bStatus = TRUE;
8020333c:	00800044 	movi	r2,1
80203340:	e0bff415 	stw	r2,-48(fp)
	}

	return bStatus;
80203344:	e0bff417 	ldw	r2,-48(fp)
}
80203348:	e037883a 	mov	sp,fp
8020334c:	df000017 	ldw	fp,0(sp)
80203350:	dec00104 	addi	sp,sp,4
80203354:	f800283a 	ret

80203358 <bDctrGetIrqFlags>:

bool bDctrGetIrqFlags(TDctrChannel *pxDctrCh){
80203358:	defff304 	addi	sp,sp,-52
8020335c:	df000c15 	stw	fp,48(sp)
80203360:	df000c04 	addi	fp,sp,48
80203364:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80203368:	e03ff415 	stw	zero,-48(fp)
	volatile alt_u32 uliReg = 0;
8020336c:	e03ffd15 	stw	zero,-12(fp)

	if (pxDctrCh != NULL) {
80203370:	e0bfff17 	ldw	r2,-4(fp)
80203374:	10003126 	beq	r2,zero,8020343c <bDctrGetIrqFlags+0xe4>
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_IRQ_FLAG_REG_OFST));
80203378:	e0bfff17 	ldw	r2,-4(fp)
8020337c:	10800017 	ldw	r2,0(r2)
80203380:	e0bff515 	stw	r2,-44(fp)
80203384:	00800284 	movi	r2,10
80203388:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
8020338c:	e0bffc17 	ldw	r2,-16(fp)
80203390:	1085883a 	add	r2,r2,r2
80203394:	1085883a 	add	r2,r2,r2
80203398:	1007883a 	mov	r3,r2
8020339c:	e0bff517 	ldw	r2,-44(fp)
802033a0:	10c5883a 	add	r2,r2,r3
802033a4:	10800017 	ldw	r2,0(r2)
802033a8:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
802033ac:	e0bffe17 	ldw	r2,-8(fp)
bool bDctrGetIrqFlags(TDctrChannel *pxDctrCh){
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_IRQ_FLAG_REG_OFST));
802033b0:	e0bffd15 	stw	r2,-12(fp)

		pxDctrCh->xIrqFlag.bTxEndFlag = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
802033b4:	e0bffd17 	ldw	r2,-12(fp)
802033b8:	e0bff615 	stw	r2,-40(fp)
802033bc:	00800044 	movi	r2,1
802033c0:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
802033c4:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
802033c8:	e0fff617 	ldw	r3,-40(fp)
802033cc:	e0bffa17 	ldw	r2,-24(fp)
802033d0:	1884703a 	and	r2,r3,r2
802033d4:	10000326 	beq	r2,zero,802033e4 <bDctrGetIrqFlags+0x8c>
		bFlag = TRUE;
802033d8:	00800044 	movi	r2,1
802033dc:	e0bffb15 	stw	r2,-20(fp)
802033e0:	00000106 	br	802033e8 <bDctrGetIrqFlags+0x90>
	} else {
		bFlag = FALSE;
802033e4:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
802033e8:	e0fffb17 	ldw	r3,-20(fp)
	volatile alt_u32 uliReg = 0;

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_IRQ_FLAG_REG_OFST));

		pxDctrCh->xIrqFlag.bTxEndFlag = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
802033ec:	e0bfff17 	ldw	r2,-4(fp)
802033f0:	10c00415 	stw	r3,16(r2)
		pxDctrCh->xIrqFlag.bTxBeginFlag = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
802033f4:	e0bffd17 	ldw	r2,-12(fp)
802033f8:	e0bff715 	stw	r2,-36(fp)
802033fc:	00800084 	movi	r2,2
80203400:	e0bff815 	stw	r2,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80203404:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80203408:	e0fff717 	ldw	r3,-36(fp)
8020340c:	e0bff817 	ldw	r2,-32(fp)
80203410:	1884703a 	and	r2,r3,r2
80203414:	10000326 	beq	r2,zero,80203424 <bDctrGetIrqFlags+0xcc>
		bFlag = TRUE;
80203418:	00800044 	movi	r2,1
8020341c:	e0bff915 	stw	r2,-28(fp)
80203420:	00000106 	br	80203428 <bDctrGetIrqFlags+0xd0>
	} else {
		bFlag = FALSE;
80203424:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80203428:	e0fff917 	ldw	r3,-28(fp)

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_IRQ_FLAG_REG_OFST));

		pxDctrCh->xIrqFlag.bTxEndFlag = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_IRQ_FLG_TX_END_FLAG_MSK));
		pxDctrCh->xIrqFlag.bTxBeginFlag = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_IRQ_FLG_TX_BEGIN_FLAG_MSK));
8020342c:	e0bfff17 	ldw	r2,-4(fp)
80203430:	10c00315 	stw	r3,12(r2)

		bStatus = TRUE;
80203434:	00800044 	movi	r2,1
80203438:	e0bff415 	stw	r2,-48(fp)
	}

	return bStatus;
8020343c:	e0bff417 	ldw	r2,-48(fp)
}
80203440:	e037883a 	mov	sp,fp
80203444:	df000017 	ldw	fp,0(sp)
80203448:	dec00104 	addi	sp,sp,4
8020344c:	f800283a 	ret

80203450 <bDctrSetControllerConfig>:

bool bDctrSetControllerConfig(TDctrChannel *pxDctrCh){
80203450:	deffee04 	addi	sp,sp,-72
80203454:	df001115 	stw	fp,68(sp)
80203458:	df001104 	addi	fp,sp,68
8020345c:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80203460:	e03fef15 	stw	zero,-68(fp)
	volatile alt_u32 uliReg = 0;
80203464:	e03ffd15 	stw	zero,-12(fp)

	if (pxDctrCh != NULL) {
80203468:	e0bfff17 	ldw	r2,-4(fp)
8020346c:	10004c26 	beq	r2,zero,802035a0 <bDctrSetControllerConfig+0x150>
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_DATA_CRTLR_CFG_REG_OFST));
80203470:	e0bfff17 	ldw	r2,-4(fp)
80203474:	10800017 	ldw	r2,0(r2)
80203478:	e0bff015 	stw	r2,-64(fp)
8020347c:	008000c4 	movi	r2,3
80203480:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80203484:	e0bffc17 	ldw	r2,-16(fp)
80203488:	1085883a 	add	r2,r2,r2
8020348c:	1085883a 	add	r2,r2,r2
80203490:	1007883a 	mov	r3,r2
80203494:	e0bff017 	ldw	r2,-64(fp)
80203498:	10c5883a 	add	r2,r2,r3
8020349c:	10800017 	ldw	r2,0(r2)
802034a0:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
802034a4:	e0bffe17 	ldw	r2,-8(fp)
bool bDctrSetControllerConfig(TDctrChannel *pxDctrCh){
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_DATA_CRTLR_CFG_REG_OFST));
802034a8:	e0bffd15 	stw	r2,-12(fp)

		uliReg = uliDctrSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_CTRLR_CFG_SEND_EOP_MSK), pxDctrCh->xControllerConfig.bSendEop);
802034ac:	e0fffd17 	ldw	r3,-12(fp)
802034b0:	e0bfff17 	ldw	r2,-4(fp)
802034b4:	10800517 	ldw	r2,20(r2)
802034b8:	e0fff115 	stw	r3,-60(fp)
802034bc:	00c00044 	movi	r3,1
802034c0:	e0fff915 	stw	r3,-28(fp)
802034c4:	e0bffa15 	stw	r2,-24(fp)
	uliRegValue = *(puliBaseAddr + uliRegOffset);
	return uliRegValue;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrSetRegCtrl(alt_u32 uliRegValue, alt_u32 uliCtrlMask, bool bCtrlValue){
	alt_u32 uliReg = 0;
802034c8:	e03ffb15 	stw	zero,-20(fp)

	if (bCtrlValue) {
802034cc:	e0bffa17 	ldw	r2,-24(fp)
802034d0:	10000526 	beq	r2,zero,802034e8 <bDctrSetControllerConfig+0x98>
		uliReg = uliRegValue | uliCtrlMask;
802034d4:	e0fff117 	ldw	r3,-60(fp)
802034d8:	e0bff917 	ldw	r2,-28(fp)
802034dc:	1884b03a 	or	r2,r3,r2
802034e0:	e0bffb15 	stw	r2,-20(fp)
802034e4:	00000506 	br	802034fc <bDctrSetControllerConfig+0xac>
	} else {
		uliReg = uliRegValue & (~uliCtrlMask);
802034e8:	e0bff917 	ldw	r2,-28(fp)
802034ec:	0084303a 	nor	r2,zero,r2
802034f0:	e0fff117 	ldw	r3,-60(fp)
802034f4:	1884703a 	and	r2,r3,r2
802034f8:	e0bffb15 	stw	r2,-20(fp)
	}

	return uliReg;
802034fc:	e0bffb17 	ldw	r2,-20(fp)
	volatile alt_u32 uliReg = 0;

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_DATA_CRTLR_CFG_REG_OFST));

		uliReg = uliDctrSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_CTRLR_CFG_SEND_EOP_MSK), pxDctrCh->xControllerConfig.bSendEop);
80203500:	e0bffd15 	stw	r2,-12(fp)
		uliReg = uliDctrSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_CTRLR_CFG_SEND_EEP_MSK), pxDctrCh->xControllerConfig.bSendEep);
80203504:	e0fffd17 	ldw	r3,-12(fp)
80203508:	e0bfff17 	ldw	r2,-4(fp)
8020350c:	10800617 	ldw	r2,24(r2)
80203510:	e0fff215 	stw	r3,-56(fp)
80203514:	00c00084 	movi	r3,2
80203518:	e0fff615 	stw	r3,-40(fp)
8020351c:	e0bff715 	stw	r2,-36(fp)
	uliRegValue = *(puliBaseAddr + uliRegOffset);
	return uliRegValue;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrSetRegCtrl(alt_u32 uliRegValue, alt_u32 uliCtrlMask, bool bCtrlValue){
	alt_u32 uliReg = 0;
80203520:	e03ff815 	stw	zero,-32(fp)

	if (bCtrlValue) {
80203524:	e0bff717 	ldw	r2,-36(fp)
80203528:	10000526 	beq	r2,zero,80203540 <bDctrSetControllerConfig+0xf0>
		uliReg = uliRegValue | uliCtrlMask;
8020352c:	e0fff217 	ldw	r3,-56(fp)
80203530:	e0bff617 	ldw	r2,-40(fp)
80203534:	1884b03a 	or	r2,r3,r2
80203538:	e0bff815 	stw	r2,-32(fp)
8020353c:	00000506 	br	80203554 <bDctrSetControllerConfig+0x104>
	} else {
		uliReg = uliRegValue & (~uliCtrlMask);
80203540:	e0bff617 	ldw	r2,-40(fp)
80203544:	0084303a 	nor	r2,zero,r2
80203548:	e0fff217 	ldw	r3,-56(fp)
8020354c:	1884703a 	and	r2,r3,r2
80203550:	e0bff815 	stw	r2,-32(fp)
	}

	return uliReg;
80203554:	e0bff817 	ldw	r2,-32(fp)

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_DATA_CRTLR_CFG_REG_OFST));

		uliReg = uliDctrSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_CTRLR_CFG_SEND_EOP_MSK), pxDctrCh->xControllerConfig.bSendEop);
		uliReg = uliDctrSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_CTRLR_CFG_SEND_EEP_MSK), pxDctrCh->xControllerConfig.bSendEep);
80203558:	e0bffd15 	stw	r2,-12(fp)

		vDctrWriteReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_DATA_CRTLR_CFG_REG_OFST), uliReg);
8020355c:	e0bfff17 	ldw	r2,-4(fp)
80203560:	10c00017 	ldw	r3,0(r2)
80203564:	e0bffd17 	ldw	r2,-12(fp)
80203568:	e0fff315 	stw	r3,-52(fp)
8020356c:	00c000c4 	movi	r3,3
80203570:	e0fff415 	stw	r3,-48(fp)
80203574:	e0bff515 	stw	r2,-44(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDctrWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
80203578:	e0bff417 	ldw	r2,-48(fp)
8020357c:	1085883a 	add	r2,r2,r2
80203580:	1085883a 	add	r2,r2,r2
80203584:	1007883a 	mov	r3,r2
80203588:	e0bff317 	ldw	r2,-52(fp)
8020358c:	10c5883a 	add	r2,r2,r3
80203590:	e0fff517 	ldw	r3,-44(fp)
80203594:	10c00015 	stw	r3,0(r2)
		uliReg = uliDctrSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_CTRLR_CFG_SEND_EOP_MSK), pxDctrCh->xControllerConfig.bSendEop);
		uliReg = uliDctrSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_CTRLR_CFG_SEND_EEP_MSK), pxDctrCh->xControllerConfig.bSendEep);

		vDctrWriteReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_DATA_CRTLR_CFG_REG_OFST), uliReg);

		bStatus = TRUE;
80203598:	00800044 	movi	r2,1
8020359c:	e0bfef15 	stw	r2,-68(fp)
	}

	return bStatus;
802035a0:	e0bfef17 	ldw	r2,-68(fp)
}
802035a4:	e037883a 	mov	sp,fp
802035a8:	df000017 	ldw	fp,0(sp)
802035ac:	dec00104 	addi	sp,sp,4
802035b0:	f800283a 	ret

802035b4 <bDctrGetControllerConfig>:

bool bDctrGetControllerConfig(TDctrChannel *pxDctrCh){
802035b4:	defff304 	addi	sp,sp,-52
802035b8:	df000c15 	stw	fp,48(sp)
802035bc:	df000c04 	addi	fp,sp,48
802035c0:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
802035c4:	e03ff415 	stw	zero,-48(fp)
	volatile alt_u32 uliReg = 0;
802035c8:	e03ffd15 	stw	zero,-12(fp)

	if (pxDctrCh != NULL) {
802035cc:	e0bfff17 	ldw	r2,-4(fp)
802035d0:	10003126 	beq	r2,zero,80203698 <bDctrGetControllerConfig+0xe4>
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_DATA_CRTLR_CFG_REG_OFST));
802035d4:	e0bfff17 	ldw	r2,-4(fp)
802035d8:	10800017 	ldw	r2,0(r2)
802035dc:	e0bff515 	stw	r2,-44(fp)
802035e0:	008000c4 	movi	r2,3
802035e4:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDctrReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
802035e8:	e0bffc17 	ldw	r2,-16(fp)
802035ec:	1085883a 	add	r2,r2,r2
802035f0:	1085883a 	add	r2,r2,r2
802035f4:	1007883a 	mov	r3,r2
802035f8:	e0bff517 	ldw	r2,-44(fp)
802035fc:	10c5883a 	add	r2,r2,r3
80203600:	10800017 	ldw	r2,0(r2)
80203604:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80203608:	e0bffe17 	ldw	r2,-8(fp)
bool bDctrGetControllerConfig(TDctrChannel *pxDctrCh){
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_DATA_CRTLR_CFG_REG_OFST));
8020360c:	e0bffd15 	stw	r2,-12(fp)

		pxDctrCh->xControllerConfig.bSendEop = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_CTRLR_CFG_SEND_EOP_MSK));
80203610:	e0bffd17 	ldw	r2,-12(fp)
80203614:	e0bff615 	stw	r2,-40(fp)
80203618:	00800044 	movi	r2,1
8020361c:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80203620:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
80203624:	e0fff617 	ldw	r3,-40(fp)
80203628:	e0bffa17 	ldw	r2,-24(fp)
8020362c:	1884703a 	and	r2,r3,r2
80203630:	10000326 	beq	r2,zero,80203640 <bDctrGetControllerConfig+0x8c>
		bFlag = TRUE;
80203634:	00800044 	movi	r2,1
80203638:	e0bffb15 	stw	r2,-20(fp)
8020363c:	00000106 	br	80203644 <bDctrGetControllerConfig+0x90>
	} else {
		bFlag = FALSE;
80203640:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
80203644:	e0fffb17 	ldw	r3,-20(fp)
	volatile alt_u32 uliReg = 0;

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_DATA_CRTLR_CFG_REG_OFST));

		pxDctrCh->xControllerConfig.bSendEop = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_CTRLR_CFG_SEND_EOP_MSK));
80203648:	e0bfff17 	ldw	r2,-4(fp)
8020364c:	10c00515 	stw	r3,20(r2)
		pxDctrCh->xControllerConfig.bSendEep = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_CTRLR_CFG_SEND_EEP_MSK));
80203650:	e0bffd17 	ldw	r2,-12(fp)
80203654:	e0bff715 	stw	r2,-36(fp)
80203658:	00800084 	movi	r2,2
8020365c:	e0bff815 	stw	r2,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDctrGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80203660:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80203664:	e0fff717 	ldw	r3,-36(fp)
80203668:	e0bff817 	ldw	r2,-32(fp)
8020366c:	1884703a 	and	r2,r3,r2
80203670:	10000326 	beq	r2,zero,80203680 <bDctrGetControllerConfig+0xcc>
		bFlag = TRUE;
80203674:	00800044 	movi	r2,1
80203678:	e0bff915 	stw	r2,-28(fp)
8020367c:	00000106 	br	80203684 <bDctrGetControllerConfig+0xd0>
	} else {
		bFlag = FALSE;
80203680:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80203684:	e0fff917 	ldw	r3,-28(fp)

	if (pxDctrCh != NULL) {
		uliReg = uliDctrReadReg(pxDctrCh->puliDctrChAddr, (alt_u32)(DCOM_DATA_CRTLR_CFG_REG_OFST));

		pxDctrCh->xControllerConfig.bSendEop = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_CTRLR_CFG_SEND_EOP_MSK));
		pxDctrCh->xControllerConfig.bSendEep = bDctrGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_CTRLR_CFG_SEND_EEP_MSK));
80203688:	e0bfff17 	ldw	r2,-4(fp)
8020368c:	10c00615 	stw	r3,24(r2)

		bStatus = TRUE;
80203690:	00800044 	movi	r2,1
80203694:	e0bff415 	stw	r2,-48(fp)
	}

	return bStatus;
80203698:	e0bff417 	ldw	r2,-48(fp)
}
8020369c:	e037883a 	mov	sp,fp
802036a0:	df000017 	ldw	fp,0(sp)
802036a4:	dec00104 	addi	sp,sp,4
802036a8:	f800283a 	ret

802036ac <bDctrInitCh>:

bool bDctrInitCh(TDctrChannel *pxDctrCh, alt_u8 ucDcomCh){
802036ac:	defff904 	addi	sp,sp,-28
802036b0:	dfc00615 	stw	ra,24(sp)
802036b4:	df000515 	stw	fp,20(sp)
802036b8:	df000504 	addi	fp,sp,20
802036bc:	e13ffe15 	stw	r4,-8(fp)
802036c0:	2805883a 	mov	r2,r5
802036c4:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
802036c8:	e03ffb15 	stw	zero,-20(fp)
	bool bValidCh = FALSE;
802036cc:	e03ffc15 	stw	zero,-16(fp)
	bool bInitFail = FALSE;
802036d0:	e03ffd15 	stw	zero,-12(fp)

	if (pxDctrCh != NULL) {
802036d4:	e0bffe17 	ldw	r2,-8(fp)
802036d8:	10006026 	beq	r2,zero,8020385c <bDctrInitCh+0x1b0>

		switch (ucDcomCh) {
802036dc:	e0bfff03 	ldbu	r2,-4(fp)
802036e0:	10c00228 	cmpgeui	r3,r2,8
802036e4:	1800461e 	bne	r3,zero,80203800 <bDctrInitCh+0x154>
802036e8:	100690ba 	slli	r3,r2,2
802036ec:	00a00834 	movhi	r2,32800
802036f0:	108dc004 	addi	r2,r2,14080
802036f4:	1885883a 	add	r2,r3,r2
802036f8:	10800017 	ldw	r2,0(r2)
802036fc:	1000683a 	jmp	r2
80203700:	80203720 	cmpeqi	zero,r16,-32548
80203704:	8020373c 	xorhi	zero,r16,32988
80203708:	80203758 	cmpnei	zero,r16,-32547
8020370c:	80203774 	orhi	zero,r16,32989
80203710:	80203790 	cmplti	zero,r16,-32546
80203714:	802037ac 	andhi	zero,r16,32990
80203718:	802037c8 	cmpgei	zero,r16,-32545
8020371c:	802037e4 	muli	zero,r16,-32545
		case eDcomSpwCh1:
			pxDctrCh->puliDctrChAddr = (alt_u32 *) DCOM_CH_1_BASE_ADDR;
80203720:	e0fffe17 	ldw	r3,-8(fp)
80203724:	00a00034 	movhi	r2,32768
80203728:	108a0004 	addi	r2,r2,10240
8020372c:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80203730:	00800044 	movi	r2,1
80203734:	e0bffc15 	stw	r2,-16(fp)
			break;
80203738:	00003306 	br	80203808 <bDctrInitCh+0x15c>
		case eDcomSpwCh2:
			pxDctrCh->puliDctrChAddr = (alt_u32 *) DCOM_CH_2_BASE_ADDR;
8020373c:	e0fffe17 	ldw	r3,-8(fp)
80203740:	00a00034 	movhi	r2,32768
80203744:	10890004 	addi	r2,r2,9216
80203748:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020374c:	00800044 	movi	r2,1
80203750:	e0bffc15 	stw	r2,-16(fp)
			break;
80203754:	00002c06 	br	80203808 <bDctrInitCh+0x15c>
		case eDcomSpwCh3:
			pxDctrCh->puliDctrChAddr = (alt_u32 *) DCOM_CH_3_BASE_ADDR;
80203758:	e0fffe17 	ldw	r3,-8(fp)
8020375c:	00a00034 	movhi	r2,32768
80203760:	10880004 	addi	r2,r2,8192
80203764:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80203768:	00800044 	movi	r2,1
8020376c:	e0bffc15 	stw	r2,-16(fp)
			break;
80203770:	00002506 	br	80203808 <bDctrInitCh+0x15c>
		case eDcomSpwCh4:
			pxDctrCh->puliDctrChAddr = (alt_u32 *) DCOM_CH_4_BASE_ADDR;
80203774:	e0fffe17 	ldw	r3,-8(fp)
80203778:	00a00034 	movhi	r2,32768
8020377c:	10870004 	addi	r2,r2,7168
80203780:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80203784:	00800044 	movi	r2,1
80203788:	e0bffc15 	stw	r2,-16(fp)
			break;
8020378c:	00001e06 	br	80203808 <bDctrInitCh+0x15c>
		case eDcomSpwCh5:
			pxDctrCh->puliDctrChAddr = (alt_u32 *) DCOM_CH_5_BASE_ADDR;
80203790:	e0fffe17 	ldw	r3,-8(fp)
80203794:	00a00034 	movhi	r2,32768
80203798:	10860004 	addi	r2,r2,6144
8020379c:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802037a0:	00800044 	movi	r2,1
802037a4:	e0bffc15 	stw	r2,-16(fp)
			break;
802037a8:	00001706 	br	80203808 <bDctrInitCh+0x15c>
		case eDcomSpwCh6:
			pxDctrCh->puliDctrChAddr = (alt_u32 *) DCOM_CH_6_BASE_ADDR;
802037ac:	e0fffe17 	ldw	r3,-8(fp)
802037b0:	00a00034 	movhi	r2,32768
802037b4:	10850004 	addi	r2,r2,5120
802037b8:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802037bc:	00800044 	movi	r2,1
802037c0:	e0bffc15 	stw	r2,-16(fp)
			break;
802037c4:	00001006 	br	80203808 <bDctrInitCh+0x15c>
		case eDcomSpwCh7:
			pxDctrCh->puliDctrChAddr = (alt_u32 *) DCOM_CH_7_BASE_ADDR;
802037c8:	e0fffe17 	ldw	r3,-8(fp)
802037cc:	00a00034 	movhi	r2,32768
802037d0:	10840004 	addi	r2,r2,4096
802037d4:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802037d8:	00800044 	movi	r2,1
802037dc:	e0bffc15 	stw	r2,-16(fp)
			break;
802037e0:	00000906 	br	80203808 <bDctrInitCh+0x15c>
		case eDcomSpwCh8:
			pxDctrCh->puliDctrChAddr = (alt_u32 *) DCOM_CH_8_BASE_ADDR;
802037e4:	e0fffe17 	ldw	r3,-8(fp)
802037e8:	00a00034 	movhi	r2,32768
802037ec:	10830004 	addi	r2,r2,3072
802037f0:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802037f4:	00800044 	movi	r2,1
802037f8:	e0bffc15 	stw	r2,-16(fp)
			break;
802037fc:	00000206 	br	80203808 <bDctrInitCh+0x15c>
		default:
			bValidCh = FALSE;
80203800:	e03ffc15 	stw	zero,-16(fp)
			break;
80203804:	0001883a 	nop
		}

		if (bValidCh) {
80203808:	e0bffc17 	ldw	r2,-16(fp)
8020380c:	10001326 	beq	r2,zero,8020385c <bDctrInitCh+0x1b0>
			if (!bDctrGetIrqControl(pxDctrCh)) {
80203810:	e13ffe17 	ldw	r4,-8(fp)
80203814:	02032600 	call	80203260 <bDctrGetIrqControl>
80203818:	1000021e 	bne	r2,zero,80203824 <bDctrInitCh+0x178>
				bInitFail = TRUE;
8020381c:	00800044 	movi	r2,1
80203820:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bDctrGetIrqFlags(pxDctrCh)) {
80203824:	e13ffe17 	ldw	r4,-8(fp)
80203828:	02033580 	call	80203358 <bDctrGetIrqFlags>
8020382c:	1000021e 	bne	r2,zero,80203838 <bDctrInitCh+0x18c>
				bInitFail = TRUE;
80203830:	00800044 	movi	r2,1
80203834:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bDctrGetControllerConfig(pxDctrCh)) {
80203838:	e13ffe17 	ldw	r4,-8(fp)
8020383c:	02035b40 	call	802035b4 <bDctrGetControllerConfig>
80203840:	1000021e 	bne	r2,zero,8020384c <bDctrInitCh+0x1a0>
				bInitFail = TRUE;
80203844:	00800044 	movi	r2,1
80203848:	e0bffd15 	stw	r2,-12(fp)
			}

			if (!bInitFail) {
8020384c:	e0bffd17 	ldw	r2,-12(fp)
80203850:	1000021e 	bne	r2,zero,8020385c <bDctrInitCh+0x1b0>
				bStatus = TRUE;
80203854:	00800044 	movi	r2,1
80203858:	e0bffb15 	stw	r2,-20(fp)
			}
		}
	}
	return bStatus;
8020385c:	e0bffb17 	ldw	r2,-20(fp)
}
80203860:	e037883a 	mov	sp,fp
80203864:	dfc00117 	ldw	ra,4(sp)
80203868:	df000017 	ldw	fp,0(sp)
8020386c:	dec00204 	addi	sp,sp,8
80203870:	f800283a 	ret

80203874 <bDschSetTimerConfig>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
bool bDschSetTimerConfig(TDschChannel *pxDschCh){
80203874:	deffe704 	addi	sp,sp,-100
80203878:	df001815 	stw	fp,96(sp)
8020387c:	df001804 	addi	fp,sp,96
80203880:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80203884:	e03fe815 	stw	zero,-96(fp)
	volatile alt_u32 uliReg = 0;
80203888:	e03ffc15 	stw	zero,-16(fp)

	if (pxDschCh != NULL) {
8020388c:	e0bfff17 	ldw	r2,-4(fp)
80203890:	10006c26 	beq	r2,zero,80203a44 <bDschSetTimerConfig+0x1d0>
		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CFG_REG_OFST));
80203894:	e0bfff17 	ldw	r2,-4(fp)
80203898:	10800017 	ldw	r2,0(r2)
8020389c:	e0bfe915 	stw	r2,-92(fp)
802038a0:	00800104 	movi	r2,4
802038a4:	e0bffb15 	stw	r2,-20(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
802038a8:	e0bffb17 	ldw	r2,-20(fp)
802038ac:	1085883a 	add	r2,r2,r2
802038b0:	1085883a 	add	r2,r2,r2
802038b4:	1007883a 	mov	r3,r2
802038b8:	e0bfe917 	ldw	r2,-92(fp)
802038bc:	10c5883a 	add	r2,r2,r3
802038c0:	10800017 	ldw	r2,0(r2)
802038c4:	e0bffd15 	stw	r2,-12(fp)
	return uliRegValue;
802038c8:	e0bffd17 	ldw	r2,-12(fp)
bool bDschSetTimerConfig(TDschChannel *pxDschCh){
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxDschCh != NULL) {
		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CFG_REG_OFST));
802038cc:	e0bffc15 	stw	r2,-16(fp)
		uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CFG_STSYNC_MSK), pxDschCh->xTimerConfig.bStartOnSync);
802038d0:	e0fffc17 	ldw	r3,-16(fp)
802038d4:	e0bfff17 	ldw	r2,-4(fp)
802038d8:	10800117 	ldw	r2,4(r2)
802038dc:	e0ffea15 	stw	r3,-88(fp)
802038e0:	00c00044 	movi	r3,1
802038e4:	e0fff815 	stw	r3,-32(fp)
802038e8:	e0bff915 	stw	r2,-28(fp)
	uliRegValue = *(puliBaseAddr + uliRegOffset);
	return uliRegValue;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschSetRegCtrl(alt_u32 uliRegValue, alt_u32 uliCtrlMask, bool bCtrlValue){
	alt_u32 uliReg = 0;
802038ec:	e03ffa15 	stw	zero,-24(fp)

	if (bCtrlValue) {
802038f0:	e0bff917 	ldw	r2,-28(fp)
802038f4:	10000526 	beq	r2,zero,8020390c <bDschSetTimerConfig+0x98>
		uliReg = uliRegValue | uliCtrlMask;
802038f8:	e0ffea17 	ldw	r3,-88(fp)
802038fc:	e0bff817 	ldw	r2,-32(fp)
80203900:	1884b03a 	or	r2,r3,r2
80203904:	e0bffa15 	stw	r2,-24(fp)
80203908:	00000506 	br	80203920 <bDschSetTimerConfig+0xac>
	} else {
		uliReg = uliRegValue & (~uliCtrlMask);
8020390c:	e0bff817 	ldw	r2,-32(fp)
80203910:	0084303a 	nor	r2,zero,r2
80203914:	e0ffea17 	ldw	r3,-88(fp)
80203918:	1884703a 	and	r2,r3,r2
8020391c:	e0bffa15 	stw	r2,-24(fp)
	}

	return uliReg;
80203920:	e0bffa17 	ldw	r2,-24(fp)
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxDschCh != NULL) {
		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CFG_REG_OFST));
		uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CFG_STSYNC_MSK), pxDschCh->xTimerConfig.bStartOnSync);
80203924:	e0bffc15 	stw	r2,-16(fp)
		vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_CRTLR_CFG_REG_OFST), uliReg);
80203928:	e0bfff17 	ldw	r2,-4(fp)
8020392c:	10c00017 	ldw	r3,0(r2)
80203930:	e0bffc17 	ldw	r2,-16(fp)
80203934:	e0ffeb15 	stw	r3,-84(fp)
80203938:	00c000c4 	movi	r3,3
8020393c:	e0fff615 	stw	r3,-40(fp)
80203940:	e0bff715 	stw	r2,-36(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDschWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
80203944:	e0bff617 	ldw	r2,-40(fp)
80203948:	1085883a 	add	r2,r2,r2
8020394c:	1085883a 	add	r2,r2,r2
80203950:	1007883a 	mov	r3,r2
80203954:	e0bfeb17 	ldw	r2,-84(fp)
80203958:	10c5883a 	add	r2,r2,r3
8020395c:	e0fff717 	ldw	r3,-36(fp)
80203960:	10c00015 	stw	r3,0(r2)
	if (pxDschCh != NULL) {
		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CFG_REG_OFST));
		uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CFG_STSYNC_MSK), pxDschCh->xTimerConfig.bStartOnSync);
		vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_CRTLR_CFG_REG_OFST), uliReg);

		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CLKDIV_REG_OFST));
80203964:	e0bfff17 	ldw	r2,-4(fp)
80203968:	10800017 	ldw	r2,0(r2)
8020396c:	e0bfec15 	stw	r2,-80(fp)
80203970:	00800144 	movi	r2,5
80203974:	e0bff515 	stw	r2,-44(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80203978:	e0bff517 	ldw	r2,-44(fp)
8020397c:	1085883a 	add	r2,r2,r2
80203980:	1085883a 	add	r2,r2,r2
80203984:	1007883a 	mov	r3,r2
80203988:	e0bfec17 	ldw	r2,-80(fp)
8020398c:	10c5883a 	add	r2,r2,r3
80203990:	10800017 	ldw	r2,0(r2)
80203994:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80203998:	e0bffe17 	ldw	r2,-8(fp)
	if (pxDschCh != NULL) {
		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CFG_REG_OFST));
		uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CFG_STSYNC_MSK), pxDschCh->xTimerConfig.bStartOnSync);
		vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_CRTLR_CFG_REG_OFST), uliReg);

		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CLKDIV_REG_OFST));
8020399c:	e0bffc15 	stw	r2,-16(fp)
		uliReg = uliDschSetRegField(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CLKDIV_MSK), 0, pxDschCh->xTimerConfig.uliTimerDiv);
802039a0:	e0fffc17 	ldw	r3,-16(fp)
802039a4:	e0bfff17 	ldw	r2,-4(fp)
802039a8:	10800217 	ldw	r2,8(r2)
802039ac:	e0ffed15 	stw	r3,-76(fp)
802039b0:	00ffffc4 	movi	r3,-1
802039b4:	e0fff115 	stw	r3,-60(fp)
802039b8:	e03ff205 	stb	zero,-56(fp)
802039bc:	e0bff315 	stw	r2,-52(fp)

	return bFlag;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschSetRegField(alt_u32 uliRegValue, alt_u32 uliFieldMask, alt_u8 ucFieldOffset, alt_u32 uliFieldValue){
	alt_u32 uliReg = 0;
802039c0:	e03ff415 	stw	zero,-48(fp)

	uliReg = uliRegValue & (~uliFieldMask);
802039c4:	e0bff117 	ldw	r2,-60(fp)
802039c8:	0084303a 	nor	r2,zero,r2
802039cc:	e0ffed17 	ldw	r3,-76(fp)
802039d0:	1884703a 	and	r2,r3,r2
802039d4:	e0bff415 	stw	r2,-48(fp)
	uliReg |= uliFieldMask & (uliFieldValue << ucFieldOffset);
802039d8:	e0bff203 	ldbu	r2,-56(fp)
802039dc:	e0fff317 	ldw	r3,-52(fp)
802039e0:	1886983a 	sll	r3,r3,r2
802039e4:	e0bff117 	ldw	r2,-60(fp)
802039e8:	1884703a 	and	r2,r3,r2
802039ec:	e0fff417 	ldw	r3,-48(fp)
802039f0:	1884b03a 	or	r2,r3,r2
802039f4:	e0bff415 	stw	r2,-48(fp)

	return uliReg;
802039f8:	e0bff417 	ldw	r2,-48(fp)
		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CFG_REG_OFST));
		uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CFG_STSYNC_MSK), pxDschCh->xTimerConfig.bStartOnSync);
		vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_CRTLR_CFG_REG_OFST), uliReg);

		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CLKDIV_REG_OFST));
		uliReg = uliDschSetRegField(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CLKDIV_MSK), 0, pxDschCh->xTimerConfig.uliTimerDiv);
802039fc:	e0bffc15 	stw	r2,-16(fp)
		vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CLKDIV_REG_OFST), uliReg);
80203a00:	e0bfff17 	ldw	r2,-4(fp)
80203a04:	10c00017 	ldw	r3,0(r2)
80203a08:	e0bffc17 	ldw	r2,-16(fp)
80203a0c:	e0ffee15 	stw	r3,-72(fp)
80203a10:	00c00144 	movi	r3,5
80203a14:	e0ffef15 	stw	r3,-68(fp)
80203a18:	e0bff015 	stw	r2,-64(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDschWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
80203a1c:	e0bfef17 	ldw	r2,-68(fp)
80203a20:	1085883a 	add	r2,r2,r2
80203a24:	1085883a 	add	r2,r2,r2
80203a28:	1007883a 	mov	r3,r2
80203a2c:	e0bfee17 	ldw	r2,-72(fp)
80203a30:	10c5883a 	add	r2,r2,r3
80203a34:	e0fff017 	ldw	r3,-64(fp)
80203a38:	10c00015 	stw	r3,0(r2)

		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CLKDIV_REG_OFST));
		uliReg = uliDschSetRegField(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CLKDIV_MSK), 0, pxDschCh->xTimerConfig.uliTimerDiv);
		vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CLKDIV_REG_OFST), uliReg);

		bStatus = TRUE;
80203a3c:	00800044 	movi	r2,1
80203a40:	e0bfe815 	stw	r2,-96(fp)
	}

	return bStatus;
80203a44:	e0bfe817 	ldw	r2,-96(fp)
}
80203a48:	e037883a 	mov	sp,fp
80203a4c:	df000017 	ldw	fp,0(sp)
80203a50:	dec00104 	addi	sp,sp,4
80203a54:	f800283a 	ret

80203a58 <bDschGetTimerConfig>:

bool bDschGetTimerConfig(TDschChannel *pxDschCh){
80203a58:	deffef04 	addi	sp,sp,-68
80203a5c:	df001015 	stw	fp,64(sp)
80203a60:	df001004 	addi	fp,sp,64
80203a64:	e13fff15 	stw	r4,-4(fp)
		bool bStatus = FALSE;
80203a68:	e03ff015 	stw	zero,-64(fp)
		volatile alt_u32 uliReg = 0;
80203a6c:	e03ffc15 	stw	zero,-16(fp)

		if (pxDschCh != NULL) {
80203a70:	e0bfff17 	ldw	r2,-4(fp)
80203a74:	10003f26 	beq	r2,zero,80203b74 <bDschGetTimerConfig+0x11c>
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CFG_REG_OFST));
80203a78:	e0bfff17 	ldw	r2,-4(fp)
80203a7c:	10800017 	ldw	r2,0(r2)
80203a80:	e0bff115 	stw	r2,-60(fp)
80203a84:	00800104 	movi	r2,4
80203a88:	e0bffb15 	stw	r2,-20(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80203a8c:	e0bffb17 	ldw	r2,-20(fp)
80203a90:	1085883a 	add	r2,r2,r2
80203a94:	1085883a 	add	r2,r2,r2
80203a98:	1007883a 	mov	r3,r2
80203a9c:	e0bff117 	ldw	r2,-60(fp)
80203aa0:	10c5883a 	add	r2,r2,r3
80203aa4:	10800017 	ldw	r2,0(r2)
80203aa8:	e0bffd15 	stw	r2,-12(fp)
	return uliRegValue;
80203aac:	e0bffd17 	ldw	r2,-12(fp)
bool bDschGetTimerConfig(TDschChannel *pxDschCh){
		bool bStatus = FALSE;
		volatile alt_u32 uliReg = 0;

		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CFG_REG_OFST));
80203ab0:	e0bffc15 	stw	r2,-16(fp)
			pxDschCh->xTimerConfig.bStartOnSync = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CFG_STSYNC_MSK));
80203ab4:	e0bffc17 	ldw	r2,-16(fp)
80203ab8:	e0bff215 	stw	r2,-56(fp)
80203abc:	00800044 	movi	r2,1
80203ac0:	e0bff915 	stw	r2,-28(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDschGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80203ac4:	e03ffa15 	stw	zero,-24(fp)

	if (uliRegValue & uliFlagMask) {
80203ac8:	e0fff217 	ldw	r3,-56(fp)
80203acc:	e0bff917 	ldw	r2,-28(fp)
80203ad0:	1884703a 	and	r2,r3,r2
80203ad4:	10000326 	beq	r2,zero,80203ae4 <bDschGetTimerConfig+0x8c>
		bFlag = TRUE;
80203ad8:	00800044 	movi	r2,1
80203adc:	e0bffa15 	stw	r2,-24(fp)
80203ae0:	00000106 	br	80203ae8 <bDschGetTimerConfig+0x90>
	} else {
		bFlag = FALSE;
80203ae4:	e03ffa15 	stw	zero,-24(fp)
	}

	return bFlag;
80203ae8:	e0fffa17 	ldw	r3,-24(fp)
		bool bStatus = FALSE;
		volatile alt_u32 uliReg = 0;

		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CFG_REG_OFST));
			pxDschCh->xTimerConfig.bStartOnSync = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CFG_STSYNC_MSK));
80203aec:	e0bfff17 	ldw	r2,-4(fp)
80203af0:	10c00115 	stw	r3,4(r2)

			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CLKDIV_REG_OFST));
80203af4:	e0bfff17 	ldw	r2,-4(fp)
80203af8:	10800017 	ldw	r2,0(r2)
80203afc:	e0bff315 	stw	r2,-52(fp)
80203b00:	00800144 	movi	r2,5
80203b04:	e0bff815 	stw	r2,-32(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80203b08:	e0bff817 	ldw	r2,-32(fp)
80203b0c:	1085883a 	add	r2,r2,r2
80203b10:	1085883a 	add	r2,r2,r2
80203b14:	1007883a 	mov	r3,r2
80203b18:	e0bff317 	ldw	r2,-52(fp)
80203b1c:	10c5883a 	add	r2,r2,r3
80203b20:	10800017 	ldw	r2,0(r2)
80203b24:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80203b28:	e0bffe17 	ldw	r2,-8(fp)

		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CFG_REG_OFST));
			pxDschCh->xTimerConfig.bStartOnSync = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CFG_STSYNC_MSK));

			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CLKDIV_REG_OFST));
80203b2c:	e0bffc15 	stw	r2,-16(fp)
			pxDschCh->xTimerConfig.uliTimerDiv = uliDschGetRegField(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CLKDIV_MSK), 0);
80203b30:	e0bffc17 	ldw	r2,-16(fp)
80203b34:	e0bff415 	stw	r2,-48(fp)
80203b38:	00bfffc4 	movi	r2,-1
80203b3c:	e0bff515 	stw	r2,-44(fp)
80203b40:	e03ff605 	stb	zero,-40(fp)

	return uliReg;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschGetRegField(alt_u32 uliRegValue, alt_u32 uliFieldMask, alt_u8 ucFieldOffset) {
	alt_u32 uliFieldValue = 0;
80203b44:	e03ff715 	stw	zero,-36(fp)

	uliFieldValue = (uliRegValue & uliFieldMask) >> ucFieldOffset;
80203b48:	e0fff417 	ldw	r3,-48(fp)
80203b4c:	e0bff517 	ldw	r2,-44(fp)
80203b50:	1886703a 	and	r3,r3,r2
80203b54:	e0bff603 	ldbu	r2,-40(fp)
80203b58:	1884d83a 	srl	r2,r3,r2
80203b5c:	e0bff715 	stw	r2,-36(fp)

	return uliFieldValue;
80203b60:	e0fff717 	ldw	r3,-36(fp)
		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CFG_REG_OFST));
			pxDschCh->xTimerConfig.bStartOnSync = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CFG_STSYNC_MSK));

			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CLKDIV_REG_OFST));
			pxDschCh->xTimerConfig.uliTimerDiv = uliDschGetRegField(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CLKDIV_MSK), 0);
80203b64:	e0bfff17 	ldw	r2,-4(fp)
80203b68:	10c00215 	stw	r3,8(r2)

			bStatus = TRUE;
80203b6c:	00800044 	movi	r2,1
80203b70:	e0bff015 	stw	r2,-64(fp)
		}

		return bStatus;
80203b74:	e0bff017 	ldw	r2,-64(fp)
}
80203b78:	e037883a 	mov	sp,fp
80203b7c:	df000017 	ldw	fp,0(sp)
80203b80:	dec00104 	addi	sp,sp,4
80203b84:	f800283a 	ret

80203b88 <bDschGetTimerStatus>:

bool bDschGetTimerStatus(TDschChannel *pxDschCh){
80203b88:	deffed04 	addi	sp,sp,-76
80203b8c:	df001215 	stw	fp,72(sp)
80203b90:	df001204 	addi	fp,sp,72
80203b94:	e13fff15 	stw	r4,-4(fp)
		bool bStatus = FALSE;
80203b98:	e03fee15 	stw	zero,-72(fp)
		volatile alt_u32 uliReg = 0;
80203b9c:	e03ffd15 	stw	zero,-12(fp)

		if (pxDschCh != NULL) {
80203ba0:	e0bfff17 	ldw	r2,-4(fp)
80203ba4:	10005126 	beq	r2,zero,80203cec <bDschGetTimerStatus+0x164>
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_STAT_REG_OFST));
80203ba8:	e0bfff17 	ldw	r2,-4(fp)
80203bac:	10800017 	ldw	r2,0(r2)
80203bb0:	e0bfef15 	stw	r2,-68(fp)
80203bb4:	00800184 	movi	r2,6
80203bb8:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80203bbc:	e0bffc17 	ldw	r2,-16(fp)
80203bc0:	1085883a 	add	r2,r2,r2
80203bc4:	1085883a 	add	r2,r2,r2
80203bc8:	1007883a 	mov	r3,r2
80203bcc:	e0bfef17 	ldw	r2,-68(fp)
80203bd0:	10c5883a 	add	r2,r2,r3
80203bd4:	10800017 	ldw	r2,0(r2)
80203bd8:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80203bdc:	e0bffe17 	ldw	r2,-8(fp)
bool bDschGetTimerStatus(TDschChannel *pxDschCh){
		bool bStatus = FALSE;
		volatile alt_u32 uliReg = 0;

		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_STAT_REG_OFST));
80203be0:	e0bffd15 	stw	r2,-12(fp)

			pxDschCh->xTimerStatus.bStopped = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_ST_STOPPED_MSK));
80203be4:	e0bffd17 	ldw	r2,-12(fp)
80203be8:	e0bff015 	stw	r2,-64(fp)
80203bec:	00800044 	movi	r2,1
80203bf0:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDschGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80203bf4:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
80203bf8:	e0fff017 	ldw	r3,-64(fp)
80203bfc:	e0bffa17 	ldw	r2,-24(fp)
80203c00:	1884703a 	and	r2,r3,r2
80203c04:	10000326 	beq	r2,zero,80203c14 <bDschGetTimerStatus+0x8c>
		bFlag = TRUE;
80203c08:	00800044 	movi	r2,1
80203c0c:	e0bffb15 	stw	r2,-20(fp)
80203c10:	00000106 	br	80203c18 <bDschGetTimerStatus+0x90>
	} else {
		bFlag = FALSE;
80203c14:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
80203c18:	e0fffb17 	ldw	r3,-20(fp)
		volatile alt_u32 uliReg = 0;

		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_STAT_REG_OFST));

			pxDschCh->xTimerStatus.bStopped = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_ST_STOPPED_MSK));
80203c1c:	e0bfff17 	ldw	r2,-4(fp)
80203c20:	10c00315 	stw	r3,12(r2)
			pxDschCh->xTimerStatus.bStarted = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_ST_STARTED_MSK));
80203c24:	e0bffd17 	ldw	r2,-12(fp)
80203c28:	e0bff115 	stw	r2,-60(fp)
80203c2c:	00800084 	movi	r2,2
80203c30:	e0bff815 	stw	r2,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDschGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80203c34:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80203c38:	e0fff117 	ldw	r3,-60(fp)
80203c3c:	e0bff817 	ldw	r2,-32(fp)
80203c40:	1884703a 	and	r2,r3,r2
80203c44:	10000326 	beq	r2,zero,80203c54 <bDschGetTimerStatus+0xcc>
		bFlag = TRUE;
80203c48:	00800044 	movi	r2,1
80203c4c:	e0bff915 	stw	r2,-28(fp)
80203c50:	00000106 	br	80203c58 <bDschGetTimerStatus+0xd0>
	} else {
		bFlag = FALSE;
80203c54:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80203c58:	e0fff917 	ldw	r3,-28(fp)

		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_STAT_REG_OFST));

			pxDschCh->xTimerStatus.bStopped = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_ST_STOPPED_MSK));
			pxDschCh->xTimerStatus.bStarted = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_ST_STARTED_MSK));
80203c5c:	e0bfff17 	ldw	r2,-4(fp)
80203c60:	10c00415 	stw	r3,16(r2)
			pxDschCh->xTimerStatus.bRunning = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_ST_RUNNING_MSK));
80203c64:	e0bffd17 	ldw	r2,-12(fp)
80203c68:	e0bff215 	stw	r2,-56(fp)
80203c6c:	00800104 	movi	r2,4
80203c70:	e0bff615 	stw	r2,-40(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDschGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80203c74:	e03ff715 	stw	zero,-36(fp)

	if (uliRegValue & uliFlagMask) {
80203c78:	e0fff217 	ldw	r3,-56(fp)
80203c7c:	e0bff617 	ldw	r2,-40(fp)
80203c80:	1884703a 	and	r2,r3,r2
80203c84:	10000326 	beq	r2,zero,80203c94 <bDschGetTimerStatus+0x10c>
		bFlag = TRUE;
80203c88:	00800044 	movi	r2,1
80203c8c:	e0bff715 	stw	r2,-36(fp)
80203c90:	00000106 	br	80203c98 <bDschGetTimerStatus+0x110>
	} else {
		bFlag = FALSE;
80203c94:	e03ff715 	stw	zero,-36(fp)
	}

	return bFlag;
80203c98:	e0fff717 	ldw	r3,-36(fp)
		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_STAT_REG_OFST));

			pxDschCh->xTimerStatus.bStopped = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_ST_STOPPED_MSK));
			pxDschCh->xTimerStatus.bStarted = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_ST_STARTED_MSK));
			pxDschCh->xTimerStatus.bRunning = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_ST_RUNNING_MSK));
80203c9c:	e0bfff17 	ldw	r2,-4(fp)
80203ca0:	10c00515 	stw	r3,20(r2)
			pxDschCh->xTimerStatus.bCleared = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_ST_CLEARED_MSK));
80203ca4:	e0bffd17 	ldw	r2,-12(fp)
80203ca8:	e0bff315 	stw	r2,-52(fp)
80203cac:	00800204 	movi	r2,8
80203cb0:	e0bff415 	stw	r2,-48(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bDschGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80203cb4:	e03ff515 	stw	zero,-44(fp)

	if (uliRegValue & uliFlagMask) {
80203cb8:	e0fff317 	ldw	r3,-52(fp)
80203cbc:	e0bff417 	ldw	r2,-48(fp)
80203cc0:	1884703a 	and	r2,r3,r2
80203cc4:	10000326 	beq	r2,zero,80203cd4 <bDschGetTimerStatus+0x14c>
		bFlag = TRUE;
80203cc8:	00800044 	movi	r2,1
80203ccc:	e0bff515 	stw	r2,-44(fp)
80203cd0:	00000106 	br	80203cd8 <bDschGetTimerStatus+0x150>
	} else {
		bFlag = FALSE;
80203cd4:	e03ff515 	stw	zero,-44(fp)
	}

	return bFlag;
80203cd8:	e0fff517 	ldw	r3,-44(fp)
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_STAT_REG_OFST));

			pxDschCh->xTimerStatus.bStopped = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_ST_STOPPED_MSK));
			pxDschCh->xTimerStatus.bStarted = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_ST_STARTED_MSK));
			pxDschCh->xTimerStatus.bRunning = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_ST_RUNNING_MSK));
			pxDschCh->xTimerStatus.bCleared = bDschGetRegFlag(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_ST_CLEARED_MSK));
80203cdc:	e0bfff17 	ldw	r2,-4(fp)
80203ce0:	10c00615 	stw	r3,24(r2)

			bStatus = TRUE;
80203ce4:	00800044 	movi	r2,1
80203ce8:	e0bfee15 	stw	r2,-72(fp)
		}

		return bStatus;
80203cec:	e0bfee17 	ldw	r2,-72(fp)
}
80203cf0:	e037883a 	mov	sp,fp
80203cf4:	df000017 	ldw	fp,0(sp)
80203cf8:	dec00104 	addi	sp,sp,4
80203cfc:	f800283a 	ret

80203d00 <bDschSetTime>:

bool bDschSetTime(TDschChannel *pxDschCh, alt_u32 uliTime){
80203d00:	defff004 	addi	sp,sp,-64
80203d04:	df000f15 	stw	fp,60(sp)
80203d08:	df000f04 	addi	fp,sp,60
80203d0c:	e13ffe15 	stw	r4,-8(fp)
80203d10:	e17fff15 	stw	r5,-4(fp)
	bool bStatus = FALSE;
80203d14:	e03ff115 	stw	zero,-60(fp)
	volatile alt_u32 uliReg = 0;
80203d18:	e03ffc15 	stw	zero,-16(fp)

	if (pxDschCh != NULL) {
80203d1c:	e0bffe17 	ldw	r2,-8(fp)
80203d20:	10003726 	beq	r2,zero,80203e00 <bDschSetTime+0x100>
		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_TIME_REG_OFST));
80203d24:	e0bffe17 	ldw	r2,-8(fp)
80203d28:	10800017 	ldw	r2,0(r2)
80203d2c:	e0bff215 	stw	r2,-56(fp)
80203d30:	008001c4 	movi	r2,7
80203d34:	e0bffb15 	stw	r2,-20(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80203d38:	e0bffb17 	ldw	r2,-20(fp)
80203d3c:	1085883a 	add	r2,r2,r2
80203d40:	1085883a 	add	r2,r2,r2
80203d44:	1007883a 	mov	r3,r2
80203d48:	e0bff217 	ldw	r2,-56(fp)
80203d4c:	10c5883a 	add	r2,r2,r3
80203d50:	10800017 	ldw	r2,0(r2)
80203d54:	e0bffd15 	stw	r2,-12(fp)
	return uliRegValue;
80203d58:	e0bffd17 	ldw	r2,-12(fp)
bool bDschSetTime(TDschChannel *pxDschCh, alt_u32 uliTime){
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxDschCh != NULL) {
		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_TIME_REG_OFST));
80203d5c:	e0bffc15 	stw	r2,-16(fp)
		uliReg = uliDschSetRegField(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_TIME_MSK), 0, uliTime);
80203d60:	e0bffc17 	ldw	r2,-16(fp)
80203d64:	e0bff315 	stw	r2,-52(fp)
80203d68:	00bfffc4 	movi	r2,-1
80203d6c:	e0bff715 	stw	r2,-36(fp)
80203d70:	e03ff805 	stb	zero,-32(fp)
80203d74:	e0bfff17 	ldw	r2,-4(fp)
80203d78:	e0bff915 	stw	r2,-28(fp)

	return bFlag;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschSetRegField(alt_u32 uliRegValue, alt_u32 uliFieldMask, alt_u8 ucFieldOffset, alt_u32 uliFieldValue){
	alt_u32 uliReg = 0;
80203d7c:	e03ffa15 	stw	zero,-24(fp)

	uliReg = uliRegValue & (~uliFieldMask);
80203d80:	e0bff717 	ldw	r2,-36(fp)
80203d84:	0084303a 	nor	r2,zero,r2
80203d88:	e0fff317 	ldw	r3,-52(fp)
80203d8c:	1884703a 	and	r2,r3,r2
80203d90:	e0bffa15 	stw	r2,-24(fp)
	uliReg |= uliFieldMask & (uliFieldValue << ucFieldOffset);
80203d94:	e0bff803 	ldbu	r2,-32(fp)
80203d98:	e0fff917 	ldw	r3,-28(fp)
80203d9c:	1886983a 	sll	r3,r3,r2
80203da0:	e0bff717 	ldw	r2,-36(fp)
80203da4:	1884703a 	and	r2,r3,r2
80203da8:	e0fffa17 	ldw	r3,-24(fp)
80203dac:	1884b03a 	or	r2,r3,r2
80203db0:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
80203db4:	e0bffa17 	ldw	r2,-24(fp)
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxDschCh != NULL) {
		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_TIME_REG_OFST));
		uliReg = uliDschSetRegField(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_TIME_MSK), 0, uliTime);
80203db8:	e0bffc15 	stw	r2,-16(fp)
		vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_TIME_REG_OFST), uliReg);
80203dbc:	e0bffe17 	ldw	r2,-8(fp)
80203dc0:	10c00017 	ldw	r3,0(r2)
80203dc4:	e0bffc17 	ldw	r2,-16(fp)
80203dc8:	e0fff415 	stw	r3,-48(fp)
80203dcc:	00c001c4 	movi	r3,7
80203dd0:	e0fff515 	stw	r3,-44(fp)
80203dd4:	e0bff615 	stw	r2,-40(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDschWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
80203dd8:	e0bff517 	ldw	r2,-44(fp)
80203ddc:	1085883a 	add	r2,r2,r2
80203de0:	1085883a 	add	r2,r2,r2
80203de4:	1007883a 	mov	r3,r2
80203de8:	e0bff417 	ldw	r2,-48(fp)
80203dec:	10c5883a 	add	r2,r2,r3
80203df0:	e0fff617 	ldw	r3,-40(fp)
80203df4:	10c00015 	stw	r3,0(r2)
	if (pxDschCh != NULL) {
		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_TIME_REG_OFST));
		uliReg = uliDschSetRegField(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_TIME_MSK), 0, uliTime);
		vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_TIME_REG_OFST), uliReg);

		bStatus = TRUE;
80203df8:	00800044 	movi	r2,1
80203dfc:	e0bff115 	stw	r2,-60(fp)
	}

	return bStatus;
80203e00:	e0bff117 	ldw	r2,-60(fp)
}
80203e04:	e037883a 	mov	sp,fp
80203e08:	df000017 	ldw	fp,0(sp)
80203e0c:	dec00104 	addi	sp,sp,4
80203e10:	f800283a 	ret

80203e14 <uliDschGetTime>:

alt_u32 uliDschGetTime(TDschChannel *pxDschCh){
80203e14:	defff504 	addi	sp,sp,-44
80203e18:	df000a15 	stw	fp,40(sp)
80203e1c:	df000a04 	addi	fp,sp,40
80203e20:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliTime = 0;
80203e24:	e03ff615 	stw	zero,-40(fp)
	volatile alt_u32 uliReg = 0;
80203e28:	e03ffd15 	stw	zero,-12(fp)

	if (pxDschCh != NULL) {
80203e2c:	e0bfff17 	ldw	r2,-4(fp)
80203e30:	10001d26 	beq	r2,zero,80203ea8 <uliDschGetTime+0x94>
		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_TIME_REG_OFST));
80203e34:	e0bfff17 	ldw	r2,-4(fp)
80203e38:	10800017 	ldw	r2,0(r2)
80203e3c:	e0bff715 	stw	r2,-36(fp)
80203e40:	008001c4 	movi	r2,7
80203e44:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80203e48:	e0bffc17 	ldw	r2,-16(fp)
80203e4c:	1085883a 	add	r2,r2,r2
80203e50:	1085883a 	add	r2,r2,r2
80203e54:	1007883a 	mov	r3,r2
80203e58:	e0bff717 	ldw	r2,-36(fp)
80203e5c:	10c5883a 	add	r2,r2,r3
80203e60:	10800017 	ldw	r2,0(r2)
80203e64:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80203e68:	e0bffe17 	ldw	r2,-8(fp)
alt_u32 uliDschGetTime(TDschChannel *pxDschCh){
	alt_u32 uliTime = 0;
	volatile alt_u32 uliReg = 0;

	if (pxDschCh != NULL) {
		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_TIME_REG_OFST));
80203e6c:	e0bffd15 	stw	r2,-12(fp)
		uliTime = uliDschGetRegField(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_TIME_MSK), 0);
80203e70:	e0bffd17 	ldw	r2,-12(fp)
80203e74:	e0bff815 	stw	r2,-32(fp)
80203e78:	00bfffc4 	movi	r2,-1
80203e7c:	e0bff915 	stw	r2,-28(fp)
80203e80:	e03ffa05 	stb	zero,-24(fp)

	return uliReg;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschGetRegField(alt_u32 uliRegValue, alt_u32 uliFieldMask, alt_u8 ucFieldOffset) {
	alt_u32 uliFieldValue = 0;
80203e84:	e03ffb15 	stw	zero,-20(fp)

	uliFieldValue = (uliRegValue & uliFieldMask) >> ucFieldOffset;
80203e88:	e0fff817 	ldw	r3,-32(fp)
80203e8c:	e0bff917 	ldw	r2,-28(fp)
80203e90:	1886703a 	and	r3,r3,r2
80203e94:	e0bffa03 	ldbu	r2,-24(fp)
80203e98:	1884d83a 	srl	r2,r3,r2
80203e9c:	e0bffb15 	stw	r2,-20(fp)

	return uliFieldValue;
80203ea0:	e0bffb17 	ldw	r2,-20(fp)
	alt_u32 uliTime = 0;
	volatile alt_u32 uliReg = 0;

	if (pxDschCh != NULL) {
		uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_TIME_REG_OFST));
		uliTime = uliDschGetRegField(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_TIME_MSK), 0);
80203ea4:	e0bff615 	stw	r2,-40(fp)
	}

	return uliTime;
80203ea8:	e0bff617 	ldw	r2,-40(fp)
}
80203eac:	e037883a 	mov	sp,fp
80203eb0:	df000017 	ldw	fp,0(sp)
80203eb4:	dec00104 	addi	sp,sp,4
80203eb8:	f800283a 	ret

80203ebc <bDschStartTimer>:

bool bDschStartTimer(TDschChannel *pxDschCh){
80203ebc:	defff204 	addi	sp,sp,-56
80203ec0:	df000d15 	stw	fp,52(sp)
80203ec4:	df000d04 	addi	fp,sp,52
80203ec8:	e13fff15 	stw	r4,-4(fp)
		bool bStatus = FALSE;
80203ecc:	e03ff315 	stw	zero,-52(fp)
		volatile alt_u32 uliReg = 0;
80203ed0:	e03ffd15 	stw	zero,-12(fp)

		if (pxDschCh != NULL) {
80203ed4:	e0bfff17 	ldw	r2,-4(fp)
80203ed8:	10003526 	beq	r2,zero,80203fb0 <bDschStartTimer+0xf4>
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST));
80203edc:	e0bfff17 	ldw	r2,-4(fp)
80203ee0:	10800017 	ldw	r2,0(r2)
80203ee4:	e0bff415 	stw	r2,-48(fp)
80203ee8:	00800204 	movi	r2,8
80203eec:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80203ef0:	e0bffc17 	ldw	r2,-16(fp)
80203ef4:	1085883a 	add	r2,r2,r2
80203ef8:	1085883a 	add	r2,r2,r2
80203efc:	1007883a 	mov	r3,r2
80203f00:	e0bff417 	ldw	r2,-48(fp)
80203f04:	10c5883a 	add	r2,r2,r3
80203f08:	10800017 	ldw	r2,0(r2)
80203f0c:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80203f10:	e0bffe17 	ldw	r2,-8(fp)
bool bDschStartTimer(TDschChannel *pxDschCh){
		bool bStatus = FALSE;
		volatile alt_u32 uliReg = 0;

		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST));
80203f14:	e0bffd15 	stw	r2,-12(fp)

			uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_START_MSK), TRUE);
80203f18:	e0bffd17 	ldw	r2,-12(fp)
80203f1c:	e0bff515 	stw	r2,-44(fp)
80203f20:	00800044 	movi	r2,1
80203f24:	e0bff915 	stw	r2,-28(fp)
80203f28:	00800044 	movi	r2,1
80203f2c:	e0bffa15 	stw	r2,-24(fp)
	uliRegValue = *(puliBaseAddr + uliRegOffset);
	return uliRegValue;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschSetRegCtrl(alt_u32 uliRegValue, alt_u32 uliCtrlMask, bool bCtrlValue){
	alt_u32 uliReg = 0;
80203f30:	e03ffb15 	stw	zero,-20(fp)

	if (bCtrlValue) {
80203f34:	e0bffa17 	ldw	r2,-24(fp)
80203f38:	10000526 	beq	r2,zero,80203f50 <bDschStartTimer+0x94>
		uliReg = uliRegValue | uliCtrlMask;
80203f3c:	e0fff517 	ldw	r3,-44(fp)
80203f40:	e0bff917 	ldw	r2,-28(fp)
80203f44:	1884b03a 	or	r2,r3,r2
80203f48:	e0bffb15 	stw	r2,-20(fp)
80203f4c:	00000506 	br	80203f64 <bDschStartTimer+0xa8>
	} else {
		uliReg = uliRegValue & (~uliCtrlMask);
80203f50:	e0bff917 	ldw	r2,-28(fp)
80203f54:	0084303a 	nor	r2,zero,r2
80203f58:	e0fff517 	ldw	r3,-44(fp)
80203f5c:	1884703a 	and	r2,r3,r2
80203f60:	e0bffb15 	stw	r2,-20(fp)
	}

	return uliReg;
80203f64:	e0bffb17 	ldw	r2,-20(fp)
		volatile alt_u32 uliReg = 0;

		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST));

			uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_START_MSK), TRUE);
80203f68:	e0bffd15 	stw	r2,-12(fp)

			vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST), uliReg);
80203f6c:	e0bfff17 	ldw	r2,-4(fp)
80203f70:	10c00017 	ldw	r3,0(r2)
80203f74:	e0bffd17 	ldw	r2,-12(fp)
80203f78:	e0fff615 	stw	r3,-40(fp)
80203f7c:	00c00204 	movi	r3,8
80203f80:	e0fff715 	stw	r3,-36(fp)
80203f84:	e0bff815 	stw	r2,-32(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDschWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
80203f88:	e0bff717 	ldw	r2,-36(fp)
80203f8c:	1085883a 	add	r2,r2,r2
80203f90:	1085883a 	add	r2,r2,r2
80203f94:	1007883a 	mov	r3,r2
80203f98:	e0bff617 	ldw	r2,-40(fp)
80203f9c:	10c5883a 	add	r2,r2,r3
80203fa0:	e0fff817 	ldw	r3,-32(fp)
80203fa4:	10c00015 	stw	r3,0(r2)

			uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_START_MSK), TRUE);

			vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST), uliReg);

			bStatus = TRUE;
80203fa8:	00800044 	movi	r2,1
80203fac:	e0bff315 	stw	r2,-52(fp)
		}

		return bStatus;
80203fb0:	e0bff317 	ldw	r2,-52(fp)
}
80203fb4:	e037883a 	mov	sp,fp
80203fb8:	df000017 	ldw	fp,0(sp)
80203fbc:	dec00104 	addi	sp,sp,4
80203fc0:	f800283a 	ret

80203fc4 <bDschRunTimer>:

bool bDschRunTimer(TDschChannel *pxDschCh){
80203fc4:	defff204 	addi	sp,sp,-56
80203fc8:	df000d15 	stw	fp,52(sp)
80203fcc:	df000d04 	addi	fp,sp,52
80203fd0:	e13fff15 	stw	r4,-4(fp)
		bool bStatus = FALSE;
80203fd4:	e03ff315 	stw	zero,-52(fp)
		volatile alt_u32 uliReg = 0;
80203fd8:	e03ffd15 	stw	zero,-12(fp)

		if (pxDschCh != NULL) {
80203fdc:	e0bfff17 	ldw	r2,-4(fp)
80203fe0:	10003526 	beq	r2,zero,802040b8 <bDschRunTimer+0xf4>
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST));
80203fe4:	e0bfff17 	ldw	r2,-4(fp)
80203fe8:	10800017 	ldw	r2,0(r2)
80203fec:	e0bff415 	stw	r2,-48(fp)
80203ff0:	00800204 	movi	r2,8
80203ff4:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80203ff8:	e0bffc17 	ldw	r2,-16(fp)
80203ffc:	1085883a 	add	r2,r2,r2
80204000:	1085883a 	add	r2,r2,r2
80204004:	1007883a 	mov	r3,r2
80204008:	e0bff417 	ldw	r2,-48(fp)
8020400c:	10c5883a 	add	r2,r2,r3
80204010:	10800017 	ldw	r2,0(r2)
80204014:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80204018:	e0bffe17 	ldw	r2,-8(fp)
bool bDschRunTimer(TDschChannel *pxDschCh){
		bool bStatus = FALSE;
		volatile alt_u32 uliReg = 0;

		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST));
8020401c:	e0bffd15 	stw	r2,-12(fp)

			uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_RUN_MSK), TRUE);
80204020:	e0bffd17 	ldw	r2,-12(fp)
80204024:	e0bff515 	stw	r2,-44(fp)
80204028:	00800084 	movi	r2,2
8020402c:	e0bff915 	stw	r2,-28(fp)
80204030:	00800044 	movi	r2,1
80204034:	e0bffa15 	stw	r2,-24(fp)
	uliRegValue = *(puliBaseAddr + uliRegOffset);
	return uliRegValue;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschSetRegCtrl(alt_u32 uliRegValue, alt_u32 uliCtrlMask, bool bCtrlValue){
	alt_u32 uliReg = 0;
80204038:	e03ffb15 	stw	zero,-20(fp)

	if (bCtrlValue) {
8020403c:	e0bffa17 	ldw	r2,-24(fp)
80204040:	10000526 	beq	r2,zero,80204058 <bDschRunTimer+0x94>
		uliReg = uliRegValue | uliCtrlMask;
80204044:	e0fff517 	ldw	r3,-44(fp)
80204048:	e0bff917 	ldw	r2,-28(fp)
8020404c:	1884b03a 	or	r2,r3,r2
80204050:	e0bffb15 	stw	r2,-20(fp)
80204054:	00000506 	br	8020406c <bDschRunTimer+0xa8>
	} else {
		uliReg = uliRegValue & (~uliCtrlMask);
80204058:	e0bff917 	ldw	r2,-28(fp)
8020405c:	0084303a 	nor	r2,zero,r2
80204060:	e0fff517 	ldw	r3,-44(fp)
80204064:	1884703a 	and	r2,r3,r2
80204068:	e0bffb15 	stw	r2,-20(fp)
	}

	return uliReg;
8020406c:	e0bffb17 	ldw	r2,-20(fp)
		volatile alt_u32 uliReg = 0;

		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST));

			uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_RUN_MSK), TRUE);
80204070:	e0bffd15 	stw	r2,-12(fp)

			vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST), uliReg);
80204074:	e0bfff17 	ldw	r2,-4(fp)
80204078:	10c00017 	ldw	r3,0(r2)
8020407c:	e0bffd17 	ldw	r2,-12(fp)
80204080:	e0fff615 	stw	r3,-40(fp)
80204084:	00c00204 	movi	r3,8
80204088:	e0fff715 	stw	r3,-36(fp)
8020408c:	e0bff815 	stw	r2,-32(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDschWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
80204090:	e0bff717 	ldw	r2,-36(fp)
80204094:	1085883a 	add	r2,r2,r2
80204098:	1085883a 	add	r2,r2,r2
8020409c:	1007883a 	mov	r3,r2
802040a0:	e0bff617 	ldw	r2,-40(fp)
802040a4:	10c5883a 	add	r2,r2,r3
802040a8:	e0fff817 	ldw	r3,-32(fp)
802040ac:	10c00015 	stw	r3,0(r2)

			uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_RUN_MSK), TRUE);

			vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST), uliReg);

			bStatus = TRUE;
802040b0:	00800044 	movi	r2,1
802040b4:	e0bff315 	stw	r2,-52(fp)
		}

		return bStatus;
802040b8:	e0bff317 	ldw	r2,-52(fp)
}
802040bc:	e037883a 	mov	sp,fp
802040c0:	df000017 	ldw	fp,0(sp)
802040c4:	dec00104 	addi	sp,sp,4
802040c8:	f800283a 	ret

802040cc <bDschStopTimer>:

bool bDschStopTimer(TDschChannel *pxDschCh){
802040cc:	defff204 	addi	sp,sp,-56
802040d0:	df000d15 	stw	fp,52(sp)
802040d4:	df000d04 	addi	fp,sp,52
802040d8:	e13fff15 	stw	r4,-4(fp)
		bool bStatus = FALSE;
802040dc:	e03ff315 	stw	zero,-52(fp)
		volatile alt_u32 uliReg = 0;
802040e0:	e03ffd15 	stw	zero,-12(fp)

		if (pxDschCh != NULL) {
802040e4:	e0bfff17 	ldw	r2,-4(fp)
802040e8:	10003526 	beq	r2,zero,802041c0 <bDschStopTimer+0xf4>
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST));
802040ec:	e0bfff17 	ldw	r2,-4(fp)
802040f0:	10800017 	ldw	r2,0(r2)
802040f4:	e0bff415 	stw	r2,-48(fp)
802040f8:	00800204 	movi	r2,8
802040fc:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80204100:	e0bffc17 	ldw	r2,-16(fp)
80204104:	1085883a 	add	r2,r2,r2
80204108:	1085883a 	add	r2,r2,r2
8020410c:	1007883a 	mov	r3,r2
80204110:	e0bff417 	ldw	r2,-48(fp)
80204114:	10c5883a 	add	r2,r2,r3
80204118:	10800017 	ldw	r2,0(r2)
8020411c:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80204120:	e0bffe17 	ldw	r2,-8(fp)
bool bDschStopTimer(TDschChannel *pxDschCh){
		bool bStatus = FALSE;
		volatile alt_u32 uliReg = 0;

		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST));
80204124:	e0bffd15 	stw	r2,-12(fp)

			uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_STOP_MSK), TRUE);
80204128:	e0bffd17 	ldw	r2,-12(fp)
8020412c:	e0bff515 	stw	r2,-44(fp)
80204130:	00800104 	movi	r2,4
80204134:	e0bff915 	stw	r2,-28(fp)
80204138:	00800044 	movi	r2,1
8020413c:	e0bffa15 	stw	r2,-24(fp)
	uliRegValue = *(puliBaseAddr + uliRegOffset);
	return uliRegValue;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschSetRegCtrl(alt_u32 uliRegValue, alt_u32 uliCtrlMask, bool bCtrlValue){
	alt_u32 uliReg = 0;
80204140:	e03ffb15 	stw	zero,-20(fp)

	if (bCtrlValue) {
80204144:	e0bffa17 	ldw	r2,-24(fp)
80204148:	10000526 	beq	r2,zero,80204160 <bDschStopTimer+0x94>
		uliReg = uliRegValue | uliCtrlMask;
8020414c:	e0fff517 	ldw	r3,-44(fp)
80204150:	e0bff917 	ldw	r2,-28(fp)
80204154:	1884b03a 	or	r2,r3,r2
80204158:	e0bffb15 	stw	r2,-20(fp)
8020415c:	00000506 	br	80204174 <bDschStopTimer+0xa8>
	} else {
		uliReg = uliRegValue & (~uliCtrlMask);
80204160:	e0bff917 	ldw	r2,-28(fp)
80204164:	0084303a 	nor	r2,zero,r2
80204168:	e0fff517 	ldw	r3,-44(fp)
8020416c:	1884703a 	and	r2,r3,r2
80204170:	e0bffb15 	stw	r2,-20(fp)
	}

	return uliReg;
80204174:	e0bffb17 	ldw	r2,-20(fp)
		volatile alt_u32 uliReg = 0;

		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST));

			uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_STOP_MSK), TRUE);
80204178:	e0bffd15 	stw	r2,-12(fp)

			vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST), uliReg);
8020417c:	e0bfff17 	ldw	r2,-4(fp)
80204180:	10c00017 	ldw	r3,0(r2)
80204184:	e0bffd17 	ldw	r2,-12(fp)
80204188:	e0fff615 	stw	r3,-40(fp)
8020418c:	00c00204 	movi	r3,8
80204190:	e0fff715 	stw	r3,-36(fp)
80204194:	e0bff815 	stw	r2,-32(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDschWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
80204198:	e0bff717 	ldw	r2,-36(fp)
8020419c:	1085883a 	add	r2,r2,r2
802041a0:	1085883a 	add	r2,r2,r2
802041a4:	1007883a 	mov	r3,r2
802041a8:	e0bff617 	ldw	r2,-40(fp)
802041ac:	10c5883a 	add	r2,r2,r3
802041b0:	e0fff817 	ldw	r3,-32(fp)
802041b4:	10c00015 	stw	r3,0(r2)

			uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_STOP_MSK), TRUE);

			vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST), uliReg);

			bStatus = TRUE;
802041b8:	00800044 	movi	r2,1
802041bc:	e0bff315 	stw	r2,-52(fp)
		}

		return bStatus;
802041c0:	e0bff317 	ldw	r2,-52(fp)
}
802041c4:	e037883a 	mov	sp,fp
802041c8:	df000017 	ldw	fp,0(sp)
802041cc:	dec00104 	addi	sp,sp,4
802041d0:	f800283a 	ret

802041d4 <bDschClrTimer>:

bool bDschClrTimer(TDschChannel *pxDschCh){
802041d4:	defff204 	addi	sp,sp,-56
802041d8:	df000d15 	stw	fp,52(sp)
802041dc:	df000d04 	addi	fp,sp,52
802041e0:	e13fff15 	stw	r4,-4(fp)
		bool bStatus = FALSE;
802041e4:	e03ff315 	stw	zero,-52(fp)
		volatile alt_u32 uliReg = 0;
802041e8:	e03ffd15 	stw	zero,-12(fp)

		if (pxDschCh != NULL) {
802041ec:	e0bfff17 	ldw	r2,-4(fp)
802041f0:	10003526 	beq	r2,zero,802042c8 <bDschClrTimer+0xf4>
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST));
802041f4:	e0bfff17 	ldw	r2,-4(fp)
802041f8:	10800017 	ldw	r2,0(r2)
802041fc:	e0bff415 	stw	r2,-48(fp)
80204200:	00800204 	movi	r2,8
80204204:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80204208:	e0bffc17 	ldw	r2,-16(fp)
8020420c:	1085883a 	add	r2,r2,r2
80204210:	1085883a 	add	r2,r2,r2
80204214:	1007883a 	mov	r3,r2
80204218:	e0bff417 	ldw	r2,-48(fp)
8020421c:	10c5883a 	add	r2,r2,r3
80204220:	10800017 	ldw	r2,0(r2)
80204224:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80204228:	e0bffe17 	ldw	r2,-8(fp)
bool bDschClrTimer(TDschChannel *pxDschCh){
		bool bStatus = FALSE;
		volatile alt_u32 uliReg = 0;

		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST));
8020422c:	e0bffd15 	stw	r2,-12(fp)

			uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_CLR_MSK), TRUE);
80204230:	e0bffd17 	ldw	r2,-12(fp)
80204234:	e0bff515 	stw	r2,-44(fp)
80204238:	00800204 	movi	r2,8
8020423c:	e0bff915 	stw	r2,-28(fp)
80204240:	00800044 	movi	r2,1
80204244:	e0bffa15 	stw	r2,-24(fp)
	uliRegValue = *(puliBaseAddr + uliRegOffset);
	return uliRegValue;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDschSetRegCtrl(alt_u32 uliRegValue, alt_u32 uliCtrlMask, bool bCtrlValue){
	alt_u32 uliReg = 0;
80204248:	e03ffb15 	stw	zero,-20(fp)

	if (bCtrlValue) {
8020424c:	e0bffa17 	ldw	r2,-24(fp)
80204250:	10000526 	beq	r2,zero,80204268 <bDschClrTimer+0x94>
		uliReg = uliRegValue | uliCtrlMask;
80204254:	e0fff517 	ldw	r3,-44(fp)
80204258:	e0bff917 	ldw	r2,-28(fp)
8020425c:	1884b03a 	or	r2,r3,r2
80204260:	e0bffb15 	stw	r2,-20(fp)
80204264:	00000506 	br	8020427c <bDschClrTimer+0xa8>
	} else {
		uliReg = uliRegValue & (~uliCtrlMask);
80204268:	e0bff917 	ldw	r2,-28(fp)
8020426c:	0084303a 	nor	r2,zero,r2
80204270:	e0fff517 	ldw	r3,-44(fp)
80204274:	1884703a 	and	r2,r3,r2
80204278:	e0bffb15 	stw	r2,-20(fp)
	}

	return uliReg;
8020427c:	e0bffb17 	ldw	r2,-20(fp)
		volatile alt_u32 uliReg = 0;

		if (pxDschCh != NULL) {
			uliReg = uliDschReadReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST));

			uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_CLR_MSK), TRUE);
80204280:	e0bffd15 	stw	r2,-12(fp)

			vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST), uliReg);
80204284:	e0bfff17 	ldw	r2,-4(fp)
80204288:	10c00017 	ldw	r3,0(r2)
8020428c:	e0bffd17 	ldw	r2,-12(fp)
80204290:	e0fff615 	stw	r3,-40(fp)
80204294:	00c00204 	movi	r3,8
80204298:	e0fff715 	stw	r3,-36(fp)
8020429c:	e0bff815 	stw	r2,-32(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDschWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
802042a0:	e0bff717 	ldw	r2,-36(fp)
802042a4:	1085883a 	add	r2,r2,r2
802042a8:	1085883a 	add	r2,r2,r2
802042ac:	1007883a 	mov	r3,r2
802042b0:	e0bff617 	ldw	r2,-40(fp)
802042b4:	10c5883a 	add	r2,r2,r3
802042b8:	e0fff817 	ldw	r3,-32(fp)
802042bc:	10c00015 	stw	r3,0(r2)

			uliReg = uliDschSetRegCtrl(uliReg, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_CLR_MSK), TRUE);

			vDschWriteReg(pxDschCh->puliDschChAddr, (alt_u32)(DCOM_DATA_SCHTMR_CTRL_REG_OFST), uliReg);

			bStatus = TRUE;
802042c0:	00800044 	movi	r2,1
802042c4:	e0bff315 	stw	r2,-52(fp)
		}

		return bStatus;
802042c8:	e0bff317 	ldw	r2,-52(fp)
}
802042cc:	e037883a 	mov	sp,fp
802042d0:	df000017 	ldw	fp,0(sp)
802042d4:	dec00104 	addi	sp,sp,4
802042d8:	f800283a 	ret

802042dc <bDschInitCh>:

bool bDschInitCh(TDschChannel *pxDschCh, alt_u8 ucDcomCh){
802042dc:	defff904 	addi	sp,sp,-28
802042e0:	dfc00615 	stw	ra,24(sp)
802042e4:	df000515 	stw	fp,20(sp)
802042e8:	df000504 	addi	fp,sp,20
802042ec:	e13ffe15 	stw	r4,-8(fp)
802042f0:	2805883a 	mov	r2,r5
802042f4:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
802042f8:	e03ffb15 	stw	zero,-20(fp)
	bool bValidCh = FALSE;
802042fc:	e03ffc15 	stw	zero,-16(fp)
	bool bInitFail = FALSE;
80204300:	e03ffd15 	stw	zero,-12(fp)

	if (pxDschCh != NULL) {
80204304:	e0bffe17 	ldw	r2,-8(fp)
80204308:	10006126 	beq	r2,zero,80204490 <bDschInitCh+0x1b4>

		switch (ucDcomCh) {
8020430c:	e0bfff03 	ldbu	r2,-4(fp)
80204310:	10c00228 	cmpgeui	r3,r2,8
80204314:	1800461e 	bne	r3,zero,80204430 <bDschInitCh+0x154>
80204318:	100690ba 	slli	r3,r2,2
8020431c:	00a00834 	movhi	r2,32800
80204320:	1090cc04 	addi	r2,r2,17200
80204324:	1885883a 	add	r2,r3,r2
80204328:	10800017 	ldw	r2,0(r2)
8020432c:	1000683a 	jmp	r2
80204330:	80204350 	cmplti	zero,r16,-32499
80204334:	8020436c 	andhi	zero,r16,33037
80204338:	80204388 	cmpgei	zero,r16,-32498
8020433c:	802043a4 	muli	zero,r16,-32498
80204340:	802043c0 	call	8802043c <__reset+0x200043c>
80204344:	802043dc 	xori	zero,r16,33039
80204348:	802043f8 	rdprs	zero,r16,-32497
8020434c:	80204414 	ori	zero,r16,33040
		case eDcomSpwCh1:
			pxDschCh->puliDschChAddr = (alt_u32 *) DCOM_CH_1_BASE_ADDR;
80204350:	e0fffe17 	ldw	r3,-8(fp)
80204354:	00a00034 	movhi	r2,32768
80204358:	108a0004 	addi	r2,r2,10240
8020435c:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80204360:	00800044 	movi	r2,1
80204364:	e0bffc15 	stw	r2,-16(fp)
			break;
80204368:	00003306 	br	80204438 <bDschInitCh+0x15c>
		case eDcomSpwCh2:
			pxDschCh->puliDschChAddr = (alt_u32 *) DCOM_CH_2_BASE_ADDR;
8020436c:	e0fffe17 	ldw	r3,-8(fp)
80204370:	00a00034 	movhi	r2,32768
80204374:	10890004 	addi	r2,r2,9216
80204378:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020437c:	00800044 	movi	r2,1
80204380:	e0bffc15 	stw	r2,-16(fp)
			break;
80204384:	00002c06 	br	80204438 <bDschInitCh+0x15c>
		case eDcomSpwCh3:
			pxDschCh->puliDschChAddr = (alt_u32 *) DCOM_CH_3_BASE_ADDR;
80204388:	e0fffe17 	ldw	r3,-8(fp)
8020438c:	00a00034 	movhi	r2,32768
80204390:	10880004 	addi	r2,r2,8192
80204394:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80204398:	00800044 	movi	r2,1
8020439c:	e0bffc15 	stw	r2,-16(fp)
			break;
802043a0:	00002506 	br	80204438 <bDschInitCh+0x15c>
		case eDcomSpwCh4:
			pxDschCh->puliDschChAddr = (alt_u32 *) DCOM_CH_4_BASE_ADDR;
802043a4:	e0fffe17 	ldw	r3,-8(fp)
802043a8:	00a00034 	movhi	r2,32768
802043ac:	10870004 	addi	r2,r2,7168
802043b0:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802043b4:	00800044 	movi	r2,1
802043b8:	e0bffc15 	stw	r2,-16(fp)
			break;
802043bc:	00001e06 	br	80204438 <bDschInitCh+0x15c>
		case eDcomSpwCh5:
			pxDschCh->puliDschChAddr = (alt_u32 *) DCOM_CH_5_BASE_ADDR;
802043c0:	e0fffe17 	ldw	r3,-8(fp)
802043c4:	00a00034 	movhi	r2,32768
802043c8:	10860004 	addi	r2,r2,6144
802043cc:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802043d0:	00800044 	movi	r2,1
802043d4:	e0bffc15 	stw	r2,-16(fp)
			break;
802043d8:	00001706 	br	80204438 <bDschInitCh+0x15c>
		case eDcomSpwCh6:
			pxDschCh->puliDschChAddr = (alt_u32 *) DCOM_CH_6_BASE_ADDR;
802043dc:	e0fffe17 	ldw	r3,-8(fp)
802043e0:	00a00034 	movhi	r2,32768
802043e4:	10850004 	addi	r2,r2,5120
802043e8:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802043ec:	00800044 	movi	r2,1
802043f0:	e0bffc15 	stw	r2,-16(fp)
			break;
802043f4:	00001006 	br	80204438 <bDschInitCh+0x15c>
		case eDcomSpwCh7:
			pxDschCh->puliDschChAddr = (alt_u32 *) DCOM_CH_7_BASE_ADDR;
802043f8:	e0fffe17 	ldw	r3,-8(fp)
802043fc:	00a00034 	movhi	r2,32768
80204400:	10840004 	addi	r2,r2,4096
80204404:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80204408:	00800044 	movi	r2,1
8020440c:	e0bffc15 	stw	r2,-16(fp)
			break;
80204410:	00000906 	br	80204438 <bDschInitCh+0x15c>
		case eDcomSpwCh8:
			pxDschCh->puliDschChAddr = (alt_u32 *) DCOM_CH_8_BASE_ADDR;
80204414:	e0fffe17 	ldw	r3,-8(fp)
80204418:	00a00034 	movhi	r2,32768
8020441c:	10830004 	addi	r2,r2,3072
80204420:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80204424:	00800044 	movi	r2,1
80204428:	e0bffc15 	stw	r2,-16(fp)
			break;
8020442c:	00000206 	br	80204438 <bDschInitCh+0x15c>
		default:
			bValidCh = FALSE;
80204430:	e03ffc15 	stw	zero,-16(fp)
			break;
80204434:	0001883a 	nop
		}

		if (bValidCh) {
80204438:	e0bffc17 	ldw	r2,-16(fp)
8020443c:	10001426 	beq	r2,zero,80204490 <bDschInitCh+0x1b4>
			if (!bDschGetTimerConfig(pxDschCh)) {
80204440:	e13ffe17 	ldw	r4,-8(fp)
80204444:	0203a580 	call	80203a58 <bDschGetTimerConfig>
80204448:	1000021e 	bne	r2,zero,80204454 <bDschInitCh+0x178>
				bInitFail = TRUE;
8020444c:	00800044 	movi	r2,1
80204450:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bDschGetTimerStatus(pxDschCh)) {
80204454:	e13ffe17 	ldw	r4,-8(fp)
80204458:	0203b880 	call	80203b88 <bDschGetTimerStatus>
8020445c:	1000021e 	bne	r2,zero,80204468 <bDschInitCh+0x18c>
				bInitFail = TRUE;
80204460:	00800044 	movi	r2,1
80204464:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bDschSetTime(pxDschCh, 0)) {
80204468:	000b883a 	mov	r5,zero
8020446c:	e13ffe17 	ldw	r4,-8(fp)
80204470:	0203d000 	call	80203d00 <bDschSetTime>
80204474:	1000021e 	bne	r2,zero,80204480 <bDschInitCh+0x1a4>
				bInitFail = TRUE;
80204478:	00800044 	movi	r2,1
8020447c:	e0bffd15 	stw	r2,-12(fp)
			}

			if (!bInitFail) {
80204480:	e0bffd17 	ldw	r2,-12(fp)
80204484:	1000021e 	bne	r2,zero,80204490 <bDschInitCh+0x1b4>
				bStatus = TRUE;
80204488:	00800044 	movi	r2,1
8020448c:	e0bffb15 	stw	r2,-20(fp)
			}
		}
	}
	return bStatus;
80204490:	e0bffb17 	ldw	r2,-20(fp)
}
80204494:	e037883a 	mov	sp,fp
80204498:	dfc00117 	ldw	ra,4(sp)
8020449c:	df000017 	ldw	fp,0(sp)
802044a0:	dec00204 	addi	sp,sp,8
802044a4:	f800283a 	ret

802044a8 <bDcomSetGlobalIrqEn>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
bool bDcomSetGlobalIrqEn(bool bGlobalIrqEnable, alt_u8 ucDcomCh) {
802044a8:	defff304 	addi	sp,sp,-52
802044ac:	df000c15 	stw	fp,48(sp)
802044b0:	df000c04 	addi	fp,sp,48
802044b4:	e13ffe15 	stw	r4,-8(fp)
802044b8:	2805883a 	mov	r2,r5
802044bc:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
802044c0:	e03ff415 	stw	zero,-48(fp)
	bool bValidCh = FALSE;
802044c4:	e03ff515 	stw	zero,-44(fp)
	volatile alt_u32 uliReg = 0;
802044c8:	e03ffc15 	stw	zero,-16(fp)
	alt_u32 *puliDcomAddr = 0;
802044cc:	e03ff615 	stw	zero,-40(fp)

	switch (ucDcomCh) {
802044d0:	e0bfff03 	ldbu	r2,-4(fp)
802044d4:	10c00228 	cmpgeui	r3,r2,8
802044d8:	18003e1e 	bne	r3,zero,802045d4 <bDcomSetGlobalIrqEn+0x12c>
802044dc:	100690ba 	slli	r3,r2,2
802044e0:	00a00834 	movhi	r2,32800
802044e4:	10913d04 	addi	r2,r2,17652
802044e8:	1885883a 	add	r2,r3,r2
802044ec:	10800017 	ldw	r2,0(r2)
802044f0:	1000683a 	jmp	r2
802044f4:	80204514 	ori	zero,r16,33044
802044f8:	8020452c 	andhi	zero,r16,33044
802044fc:	80204544 	addi	zero,r16,-32491
80204500:	8020455c 	xori	zero,r16,33045
80204504:	80204574 	orhi	zero,r16,33045
80204508:	8020458c 	andi	zero,r16,33046
8020450c:	802045a4 	muli	zero,r16,-32490
80204510:	802045bc 	xorhi	zero,r16,33046
	case eDcomSpwCh1:
		puliDcomAddr = (alt_u32 *) DCOM_CH_1_BASE_ADDR;
80204514:	00a00034 	movhi	r2,32768
80204518:	108a0004 	addi	r2,r2,10240
8020451c:	e0bff615 	stw	r2,-40(fp)
		bValidCh = TRUE;
80204520:	00800044 	movi	r2,1
80204524:	e0bff515 	stw	r2,-44(fp)
		break;
80204528:	00002c06 	br	802045dc <bDcomSetGlobalIrqEn+0x134>
	case eDcomSpwCh2:
		puliDcomAddr = (alt_u32 *) DCOM_CH_2_BASE_ADDR;
8020452c:	00a00034 	movhi	r2,32768
80204530:	10890004 	addi	r2,r2,9216
80204534:	e0bff615 	stw	r2,-40(fp)
		bValidCh = TRUE;
80204538:	00800044 	movi	r2,1
8020453c:	e0bff515 	stw	r2,-44(fp)
		break;
80204540:	00002606 	br	802045dc <bDcomSetGlobalIrqEn+0x134>
	case eDcomSpwCh3:
		puliDcomAddr = (alt_u32 *) DCOM_CH_3_BASE_ADDR;
80204544:	00a00034 	movhi	r2,32768
80204548:	10880004 	addi	r2,r2,8192
8020454c:	e0bff615 	stw	r2,-40(fp)
		bValidCh = TRUE;
80204550:	00800044 	movi	r2,1
80204554:	e0bff515 	stw	r2,-44(fp)
		break;
80204558:	00002006 	br	802045dc <bDcomSetGlobalIrqEn+0x134>
	case eDcomSpwCh4:
		puliDcomAddr = (alt_u32 *) DCOM_CH_4_BASE_ADDR;
8020455c:	00a00034 	movhi	r2,32768
80204560:	10870004 	addi	r2,r2,7168
80204564:	e0bff615 	stw	r2,-40(fp)
		bValidCh = TRUE;
80204568:	00800044 	movi	r2,1
8020456c:	e0bff515 	stw	r2,-44(fp)
		break;
80204570:	00001a06 	br	802045dc <bDcomSetGlobalIrqEn+0x134>
	case eDcomSpwCh5:
		puliDcomAddr = (alt_u32 *) DCOM_CH_5_BASE_ADDR;
80204574:	00a00034 	movhi	r2,32768
80204578:	10860004 	addi	r2,r2,6144
8020457c:	e0bff615 	stw	r2,-40(fp)
		bValidCh = TRUE;
80204580:	00800044 	movi	r2,1
80204584:	e0bff515 	stw	r2,-44(fp)
		break;
80204588:	00001406 	br	802045dc <bDcomSetGlobalIrqEn+0x134>
	case eDcomSpwCh6:
		puliDcomAddr = (alt_u32 *) DCOM_CH_6_BASE_ADDR;
8020458c:	00a00034 	movhi	r2,32768
80204590:	10850004 	addi	r2,r2,5120
80204594:	e0bff615 	stw	r2,-40(fp)
		bValidCh = TRUE;
80204598:	00800044 	movi	r2,1
8020459c:	e0bff515 	stw	r2,-44(fp)
		break;
802045a0:	00000e06 	br	802045dc <bDcomSetGlobalIrqEn+0x134>
	case eDcomSpwCh7:
		puliDcomAddr = (alt_u32 *) DCOM_CH_7_BASE_ADDR;
802045a4:	00a00034 	movhi	r2,32768
802045a8:	10840004 	addi	r2,r2,4096
802045ac:	e0bff615 	stw	r2,-40(fp)
		bValidCh = TRUE;
802045b0:	00800044 	movi	r2,1
802045b4:	e0bff515 	stw	r2,-44(fp)
		break;
802045b8:	00000806 	br	802045dc <bDcomSetGlobalIrqEn+0x134>
	case eDcomSpwCh8:
		puliDcomAddr = (alt_u32 *) DCOM_CH_8_BASE_ADDR;
802045bc:	00a00034 	movhi	r2,32768
802045c0:	10830004 	addi	r2,r2,3072
802045c4:	e0bff615 	stw	r2,-40(fp)
		bValidCh = TRUE;
802045c8:	00800044 	movi	r2,1
802045cc:	e0bff515 	stw	r2,-44(fp)
		break;
802045d0:	00000206 	br	802045dc <bDcomSetGlobalIrqEn+0x134>
	default:
		bValidCh = FALSE;
802045d4:	e03ff515 	stw	zero,-44(fp)
		break;
802045d8:	0001883a 	nop
	}

	if (bValidCh) {
802045dc:	e0bff517 	ldw	r2,-44(fp)
802045e0:	10002826 	beq	r2,zero,80204684 <bDcomSetGlobalIrqEn+0x1dc>
802045e4:	e0bff617 	ldw	r2,-40(fp)
802045e8:	e0bff815 	stw	r2,-32(fp)
802045ec:	00800244 	movi	r2,9
802045f0:	e0bff915 	stw	r2,-28(fp)

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliDcomReadReg(
		alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
802045f4:	e0bff917 	ldw	r2,-28(fp)
802045f8:	1085883a 	add	r2,r2,r2
802045fc:	1085883a 	add	r2,r2,r2
80204600:	1007883a 	mov	r3,r2
80204604:	e0bff817 	ldw	r2,-32(fp)
80204608:	10c5883a 	add	r2,r2,r3
8020460c:	10800017 	ldw	r2,0(r2)
80204610:	e0bffd15 	stw	r2,-12(fp)
	return uliRegValue;
80204614:	e0bffd17 	ldw	r2,-12(fp)
		bValidCh = FALSE;
		break;
	}

	if (bValidCh) {
		uliReg = uliDcomReadReg(puliDcomAddr, DCOM_IRQ_CTRL_REG_OFST);
80204618:	e0bffc15 	stw	r2,-16(fp)

		if (bGlobalIrqEnable) {
8020461c:	e0bffe17 	ldw	r2,-8(fp)
80204620:	10000426 	beq	r2,zero,80204634 <bDcomSetGlobalIrqEn+0x18c>
			uliReg |= DCOM_IRQ_CTRL_GLOBAL_EN_MSK;
80204624:	e0bffc17 	ldw	r2,-16(fp)
80204628:	10804014 	ori	r2,r2,256
8020462c:	e0bffc15 	stw	r2,-16(fp)
80204630:	00000406 	br	80204644 <bDcomSetGlobalIrqEn+0x19c>
		} else {
			uliReg &= (~DCOM_IRQ_CTRL_GLOBAL_EN_MSK);
80204634:	e0fffc17 	ldw	r3,-16(fp)
80204638:	00bfbfc4 	movi	r2,-257
8020463c:	1884703a 	and	r2,r3,r2
80204640:	e0bffc15 	stw	r2,-16(fp)
		}

		vDcomWriteReg(puliDcomAddr, DCOM_IRQ_CTRL_REG_OFST, uliReg);
80204644:	e0bffc17 	ldw	r2,-16(fp)
80204648:	e0fff617 	ldw	r3,-40(fp)
8020464c:	e0fff715 	stw	r3,-36(fp)
80204650:	00c00244 	movi	r3,9
80204654:	e0fffa15 	stw	r3,-24(fp)
80204658:	e0bffb15 	stw	r2,-20(fp)
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vDcomWriteReg(alt_u32 *puliBaseAddr,
		alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
8020465c:	e0bffa17 	ldw	r2,-24(fp)
80204660:	1085883a 	add	r2,r2,r2
80204664:	1085883a 	add	r2,r2,r2
80204668:	1007883a 	mov	r3,r2
8020466c:	e0bff717 	ldw	r2,-36(fp)
80204670:	10c5883a 	add	r2,r2,r3
80204674:	e0fffb17 	ldw	r3,-20(fp)
80204678:	10c00015 	stw	r3,0(r2)
			uliReg &= (~DCOM_IRQ_CTRL_GLOBAL_EN_MSK);
		}

		vDcomWriteReg(puliDcomAddr, DCOM_IRQ_CTRL_REG_OFST, uliReg);

		bStatus = TRUE;
8020467c:	00800044 	movi	r2,1
80204680:	e0bff415 	stw	r2,-48(fp)
	}

	return bStatus;
80204684:	e0bff417 	ldw	r2,-48(fp)
}
80204688:	e037883a 	mov	sp,fp
8020468c:	df000017 	ldw	fp,0(sp)
80204690:	dec00104 	addi	sp,sp,4
80204694:	f800283a 	ret

80204698 <bDcomInitCh>:

bool bDcomInitCh(TDcomChannel *pxDcomCh, alt_u8 ucDcomCh) {
80204698:	defffa04 	addi	sp,sp,-24
8020469c:	dfc00515 	stw	ra,20(sp)
802046a0:	df000415 	stw	fp,16(sp)
802046a4:	df000404 	addi	fp,sp,16
802046a8:	e13ffe15 	stw	r4,-8(fp)
802046ac:	2805883a 	mov	r2,r5
802046b0:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
802046b4:	e03ffc15 	stw	zero,-16(fp)
	bool bInitFail = FALSE;
802046b8:	e03ffd15 	stw	zero,-12(fp)

	if (!bDatbInitCh(&(pxDcomCh->xDataBuffer), ucDcomCh)) {
802046bc:	e0bffe17 	ldw	r2,-8(fp)
802046c0:	10800104 	addi	r2,r2,4
802046c4:	e0ffff03 	ldbu	r3,-4(fp)
802046c8:	180b883a 	mov	r5,r3
802046cc:	1009883a 	mov	r4,r2
802046d0:	020191c0 	call	8020191c <bDatbInitCh>
802046d4:	1000021e 	bne	r2,zero,802046e0 <bDcomInitCh+0x48>
		bInitFail = TRUE;
802046d8:	00800044 	movi	r2,1
802046dc:	e0bffd15 	stw	r2,-12(fp)
	}
	if (!bDctrInitCh(&(pxDcomCh->xDataController), ucDcomCh)) {
802046e0:	e0bffe17 	ldw	r2,-8(fp)
802046e4:	10800c04 	addi	r2,r2,48
802046e8:	e0ffff03 	ldbu	r3,-4(fp)
802046ec:	180b883a 	mov	r5,r3
802046f0:	1009883a 	mov	r4,r2
802046f4:	02036ac0 	call	802036ac <bDctrInitCh>
802046f8:	1000021e 	bne	r2,zero,80204704 <bDcomInitCh+0x6c>
		bInitFail = TRUE;
802046fc:	00800044 	movi	r2,1
80204700:	e0bffd15 	stw	r2,-12(fp)
	}
	if (!vDctrInitIrq(ucDcomCh)) {
80204704:	e0bfff03 	ldbu	r2,-4(fp)
80204708:	1009883a 	mov	r4,r2
8020470c:	0202f3c0 	call	80202f3c <vDctrInitIrq>
80204710:	1000021e 	bne	r2,zero,8020471c <bDcomInitCh+0x84>
		bInitFail = TRUE;
80204714:	00800044 	movi	r2,1
80204718:	e0bffd15 	stw	r2,-12(fp)
	}
	if (!bDschInitCh(&(pxDcomCh->xDataScheduler), ucDcomCh)) {
8020471c:	e0bffe17 	ldw	r2,-8(fp)
80204720:	10800504 	addi	r2,r2,20
80204724:	e0ffff03 	ldbu	r3,-4(fp)
80204728:	180b883a 	mov	r5,r3
8020472c:	1009883a 	mov	r4,r2
80204730:	02042dc0 	call	802042dc <bDschInitCh>
80204734:	1000021e 	bne	r2,zero,80204740 <bDcomInitCh+0xa8>
		bInitFail = TRUE;
80204738:	00800044 	movi	r2,1
8020473c:	e0bffd15 	stw	r2,-12(fp)
	}
	if (!bSpwcInitCh(&(pxDcomCh->xSpacewire), ucDcomCh)) {
80204740:	e0bffe17 	ldw	r2,-8(fp)
80204744:	10801304 	addi	r2,r2,76
80204748:	e0ffff03 	ldbu	r3,-4(fp)
8020474c:	180b883a 	mov	r5,r3
80204750:	1009883a 	mov	r4,r2
80204754:	02052ac0 	call	802052ac <bSpwcInitCh>
80204758:	1000021e 	bne	r2,zero,80204764 <bDcomInitCh+0xcc>
		bInitFail = TRUE;
8020475c:	00800044 	movi	r2,1
80204760:	e0bffd15 	stw	r2,-12(fp)
	}

	if (!bInitFail) {
80204764:	e0bffd17 	ldw	r2,-12(fp)
80204768:	1000021e 	bne	r2,zero,80204774 <bDcomInitCh+0xdc>
		bStatus = TRUE;
8020476c:	00800044 	movi	r2,1
80204770:	e0bffc15 	stw	r2,-16(fp)
	}

	return bStatus;
80204774:	e0bffc17 	ldw	r2,-16(fp)
}
80204778:	e037883a 	mov	sp,fp
8020477c:	dfc00117 	ldw	ra,4(sp)
80204780:	df000017 	ldw	fp,0(sp)
80204784:	dec00204 	addi	sp,sp,8
80204788:	f800283a 	ret

8020478c <bSpwcSetLink>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
bool bSpwcSetLink(TSpwcChannel *pxSpwcCh){
8020478c:	deffe504 	addi	sp,sp,-108
80204790:	df001a15 	stw	fp,104(sp)
80204794:	df001a04 	addi	fp,sp,104
80204798:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
8020479c:	e03fe615 	stw	zero,-104(fp)
	volatile alt_u32 uliReg = 0;
802047a0:	e03ffd15 	stw	zero,-12(fp)

	if (pxSpwcCh != NULL) {
802047a4:	e0bfff17 	ldw	r2,-4(fp)
802047a8:	10007a26 	beq	r2,zero,80204994 <bSpwcSetLink+0x208>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));
802047ac:	e0bfff17 	ldw	r2,-4(fp)
802047b0:	10800017 	ldw	r2,0(r2)
802047b4:	e0bfe715 	stw	r2,-100(fp)
802047b8:	e03ffc15 	stw	zero,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
802047bc:	e0bffc17 	ldw	r2,-16(fp)
802047c0:	1085883a 	add	r2,r2,r2
802047c4:	1085883a 	add	r2,r2,r2
802047c8:	1007883a 	mov	r3,r2
802047cc:	e0bfe717 	ldw	r2,-100(fp)
802047d0:	10c5883a 	add	r2,r2,r3
802047d4:	10800017 	ldw	r2,0(r2)
802047d8:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
802047dc:	e0bffe17 	ldw	r2,-8(fp)
bool bSpwcSetLink(TSpwcChannel *pxSpwcCh){
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));
802047e0:	e0bffd15 	stw	r2,-12(fp)

		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_DISCONNECT_MSK), pxSpwcCh->xLinkConfig.bDisconnect);
802047e4:	e0fffd17 	ldw	r3,-12(fp)
802047e8:	e0bfff17 	ldw	r2,-4(fp)
802047ec:	10800317 	ldw	r2,12(r2)
802047f0:	e0ffe815 	stw	r3,-96(fp)
802047f4:	00c00044 	movi	r3,1
802047f8:	e0fff915 	stw	r3,-28(fp)
802047fc:	e0bffa15 	stw	r2,-24(fp)
	uliRegValue = *(puliBaseAddr + uliRegOffset);
	return uliRegValue;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcSetRegCtrl(alt_u32 uliRegValue, alt_u32 uliCtrlMask, bool bCtrlValue){
	alt_u32 uliReg = 0;
80204800:	e03ffb15 	stw	zero,-20(fp)

	if (bCtrlValue) {
80204804:	e0bffa17 	ldw	r2,-24(fp)
80204808:	10000526 	beq	r2,zero,80204820 <bSpwcSetLink+0x94>
		uliReg = uliRegValue | uliCtrlMask;
8020480c:	e0ffe817 	ldw	r3,-96(fp)
80204810:	e0bff917 	ldw	r2,-28(fp)
80204814:	1884b03a 	or	r2,r3,r2
80204818:	e0bffb15 	stw	r2,-20(fp)
8020481c:	00000506 	br	80204834 <bSpwcSetLink+0xa8>
	} else {
		uliReg = uliRegValue & (~uliCtrlMask);
80204820:	e0bff917 	ldw	r2,-28(fp)
80204824:	0084303a 	nor	r2,zero,r2
80204828:	e0ffe817 	ldw	r3,-96(fp)
8020482c:	1884703a 	and	r2,r3,r2
80204830:	e0bffb15 	stw	r2,-20(fp)
	}

	return uliReg;
80204834:	e0bffb17 	ldw	r2,-20(fp)
	volatile alt_u32 uliReg = 0;

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_DISCONNECT_MSK), pxSpwcCh->xLinkConfig.bDisconnect);
80204838:	e0bffd15 	stw	r2,-12(fp)
		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_LINKSTART_MSK), pxSpwcCh->xLinkConfig.bLinkStart);
8020483c:	e0fffd17 	ldw	r3,-12(fp)
80204840:	e0bfff17 	ldw	r2,-4(fp)
80204844:	10800217 	ldw	r2,8(r2)
80204848:	e0ffe915 	stw	r3,-92(fp)
8020484c:	00c00084 	movi	r3,2
80204850:	e0fff615 	stw	r3,-40(fp)
80204854:	e0bff715 	stw	r2,-36(fp)
	uliRegValue = *(puliBaseAddr + uliRegOffset);
	return uliRegValue;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcSetRegCtrl(alt_u32 uliRegValue, alt_u32 uliCtrlMask, bool bCtrlValue){
	alt_u32 uliReg = 0;
80204858:	e03ff815 	stw	zero,-32(fp)

	if (bCtrlValue) {
8020485c:	e0bff717 	ldw	r2,-36(fp)
80204860:	10000526 	beq	r2,zero,80204878 <bSpwcSetLink+0xec>
		uliReg = uliRegValue | uliCtrlMask;
80204864:	e0ffe917 	ldw	r3,-92(fp)
80204868:	e0bff617 	ldw	r2,-40(fp)
8020486c:	1884b03a 	or	r2,r3,r2
80204870:	e0bff815 	stw	r2,-32(fp)
80204874:	00000506 	br	8020488c <bSpwcSetLink+0x100>
	} else {
		uliReg = uliRegValue & (~uliCtrlMask);
80204878:	e0bff617 	ldw	r2,-40(fp)
8020487c:	0084303a 	nor	r2,zero,r2
80204880:	e0ffe917 	ldw	r3,-92(fp)
80204884:	1884703a 	and	r2,r3,r2
80204888:	e0bff815 	stw	r2,-32(fp)
	}

	return uliReg;
8020488c:	e0bff817 	ldw	r2,-32(fp)

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_DISCONNECT_MSK), pxSpwcCh->xLinkConfig.bDisconnect);
		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_LINKSTART_MSK), pxSpwcCh->xLinkConfig.bLinkStart);
80204890:	e0bffd15 	stw	r2,-12(fp)
		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_AUTOSTART_MSK), pxSpwcCh->xLinkConfig.bAutostart);
80204894:	e0fffd17 	ldw	r3,-12(fp)
80204898:	e0bfff17 	ldw	r2,-4(fp)
8020489c:	10800117 	ldw	r2,4(r2)
802048a0:	e0ffea15 	stw	r3,-88(fp)
802048a4:	00c00104 	movi	r3,4
802048a8:	e0fff315 	stw	r3,-52(fp)
802048ac:	e0bff415 	stw	r2,-48(fp)
	uliRegValue = *(puliBaseAddr + uliRegOffset);
	return uliRegValue;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcSetRegCtrl(alt_u32 uliRegValue, alt_u32 uliCtrlMask, bool bCtrlValue){
	alt_u32 uliReg = 0;
802048b0:	e03ff515 	stw	zero,-44(fp)

	if (bCtrlValue) {
802048b4:	e0bff417 	ldw	r2,-48(fp)
802048b8:	10000526 	beq	r2,zero,802048d0 <bSpwcSetLink+0x144>
		uliReg = uliRegValue | uliCtrlMask;
802048bc:	e0ffea17 	ldw	r3,-88(fp)
802048c0:	e0bff317 	ldw	r2,-52(fp)
802048c4:	1884b03a 	or	r2,r3,r2
802048c8:	e0bff515 	stw	r2,-44(fp)
802048cc:	00000506 	br	802048e4 <bSpwcSetLink+0x158>
	} else {
		uliReg = uliRegValue & (~uliCtrlMask);
802048d0:	e0bff317 	ldw	r2,-52(fp)
802048d4:	0084303a 	nor	r2,zero,r2
802048d8:	e0ffea17 	ldw	r3,-88(fp)
802048dc:	1884703a 	and	r2,r3,r2
802048e0:	e0bff515 	stw	r2,-44(fp)
	}

	return uliReg;
802048e4:	e0bff517 	ldw	r2,-44(fp)
	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_DISCONNECT_MSK), pxSpwcCh->xLinkConfig.bDisconnect);
		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_LINKSTART_MSK), pxSpwcCh->xLinkConfig.bLinkStart);
		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_AUTOSTART_MSK), pxSpwcCh->xLinkConfig.bAutostart);
802048e8:	e0bffd15 	stw	r2,-12(fp)
		uliReg = uliSpwcSetRegField(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_TXDIVCNT_MSK), 24, (alt_u32)(pxSpwcCh->xLinkConfig.ucTxDivCnt));
802048ec:	e0fffd17 	ldw	r3,-12(fp)
802048f0:	e0bfff17 	ldw	r2,-4(fp)
802048f4:	10800403 	ldbu	r2,16(r2)
802048f8:	10803fcc 	andi	r2,r2,255
802048fc:	e0ffeb15 	stw	r3,-84(fp)
80204900:	00ffc034 	movhi	r3,65280
80204904:	e0ffef15 	stw	r3,-68(fp)
80204908:	00c00604 	movi	r3,24
8020490c:	e0fff005 	stb	r3,-64(fp)
80204910:	e0bff115 	stw	r2,-60(fp)

	return bFlag;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcSetRegField(alt_u32 uliRegValue, alt_u32 uliFieldMask, alt_u8 ucFieldOffset, alt_u32 uliFieldValue){
	alt_u32 uliReg = 0;
80204914:	e03ff215 	stw	zero,-56(fp)

	uliReg = uliRegValue & (~uliFieldMask);
80204918:	e0bfef17 	ldw	r2,-68(fp)
8020491c:	0084303a 	nor	r2,zero,r2
80204920:	e0ffeb17 	ldw	r3,-84(fp)
80204924:	1884703a 	and	r2,r3,r2
80204928:	e0bff215 	stw	r2,-56(fp)
	uliReg |= uliFieldMask & (uliFieldValue << ucFieldOffset);
8020492c:	e0bff003 	ldbu	r2,-64(fp)
80204930:	e0fff117 	ldw	r3,-60(fp)
80204934:	1886983a 	sll	r3,r3,r2
80204938:	e0bfef17 	ldw	r2,-68(fp)
8020493c:	1884703a 	and	r2,r3,r2
80204940:	e0fff217 	ldw	r3,-56(fp)
80204944:	1884b03a 	or	r2,r3,r2
80204948:	e0bff215 	stw	r2,-56(fp)

	return uliReg;
8020494c:	e0bff217 	ldw	r2,-56(fp)
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_DISCONNECT_MSK), pxSpwcCh->xLinkConfig.bDisconnect);
		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_LINKSTART_MSK), pxSpwcCh->xLinkConfig.bLinkStart);
		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_AUTOSTART_MSK), pxSpwcCh->xLinkConfig.bAutostart);
		uliReg = uliSpwcSetRegField(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_TXDIVCNT_MSK), 24, (alt_u32)(pxSpwcCh->xLinkConfig.ucTxDivCnt));
80204950:	e0bffd15 	stw	r2,-12(fp)

		vSpwcWriteReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST), uliReg);
80204954:	e0bfff17 	ldw	r2,-4(fp)
80204958:	10c00017 	ldw	r3,0(r2)
8020495c:	e0bffd17 	ldw	r2,-12(fp)
80204960:	e0ffec15 	stw	r3,-80(fp)
80204964:	e03fed15 	stw	zero,-76(fp)
80204968:	e0bfee15 	stw	r2,-72(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vSpwcWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
8020496c:	e0bfed17 	ldw	r2,-76(fp)
80204970:	1085883a 	add	r2,r2,r2
80204974:	1085883a 	add	r2,r2,r2
80204978:	1007883a 	mov	r3,r2
8020497c:	e0bfec17 	ldw	r2,-80(fp)
80204980:	10c5883a 	add	r2,r2,r3
80204984:	e0ffee17 	ldw	r3,-72(fp)
80204988:	10c00015 	stw	r3,0(r2)
		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_AUTOSTART_MSK), pxSpwcCh->xLinkConfig.bAutostart);
		uliReg = uliSpwcSetRegField(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_TXDIVCNT_MSK), 24, (alt_u32)(pxSpwcCh->xLinkConfig.ucTxDivCnt));

		vSpwcWriteReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST), uliReg);

		bStatus = TRUE;
8020498c:	00800044 	movi	r2,1
80204990:	e0bfe615 	stw	r2,-104(fp)
	}

	return bStatus;
80204994:	e0bfe617 	ldw	r2,-104(fp)
}
80204998:	e037883a 	mov	sp,fp
8020499c:	df000017 	ldw	fp,0(sp)
802049a0:	dec00104 	addi	sp,sp,4
802049a4:	f800283a 	ret

802049a8 <bSpwcGetLink>:

bool bSpwcGetLink(TSpwcChannel *pxSpwcCh){
802049a8:	deffec04 	addi	sp,sp,-80
802049ac:	df001315 	stw	fp,76(sp)
802049b0:	df001304 	addi	fp,sp,76
802049b4:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
802049b8:	e03fed15 	stw	zero,-76(fp)
	volatile alt_u32 uliReg = 0;
802049bc:	e03ffd15 	stw	zero,-12(fp)

	if (pxSpwcCh != NULL) {
802049c0:	e0bfff17 	ldw	r2,-4(fp)
802049c4:	10005126 	beq	r2,zero,80204b0c <bSpwcGetLink+0x164>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));
802049c8:	e0bfff17 	ldw	r2,-4(fp)
802049cc:	10800017 	ldw	r2,0(r2)
802049d0:	e0bfee15 	stw	r2,-72(fp)
802049d4:	e03ffc15 	stw	zero,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
802049d8:	e0bffc17 	ldw	r2,-16(fp)
802049dc:	1085883a 	add	r2,r2,r2
802049e0:	1085883a 	add	r2,r2,r2
802049e4:	1007883a 	mov	r3,r2
802049e8:	e0bfee17 	ldw	r2,-72(fp)
802049ec:	10c5883a 	add	r2,r2,r3
802049f0:	10800017 	ldw	r2,0(r2)
802049f4:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
802049f8:	e0bffe17 	ldw	r2,-8(fp)
bool bSpwcGetLink(TSpwcChannel *pxSpwcCh){
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));
802049fc:	e0bffd15 	stw	r2,-12(fp)

		pxSpwcCh->xLinkConfig.bDisconnect = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_DISCONNECT_MSK));
80204a00:	e0bffd17 	ldw	r2,-12(fp)
80204a04:	e0bfef15 	stw	r2,-68(fp)
80204a08:	00800044 	movi	r2,1
80204a0c:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bSpwcGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80204a10:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
80204a14:	e0ffef17 	ldw	r3,-68(fp)
80204a18:	e0bffa17 	ldw	r2,-24(fp)
80204a1c:	1884703a 	and	r2,r3,r2
80204a20:	10000326 	beq	r2,zero,80204a30 <bSpwcGetLink+0x88>
		bFlag = TRUE;
80204a24:	00800044 	movi	r2,1
80204a28:	e0bffb15 	stw	r2,-20(fp)
80204a2c:	00000106 	br	80204a34 <bSpwcGetLink+0x8c>
	} else {
		bFlag = FALSE;
80204a30:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
80204a34:	e0fffb17 	ldw	r3,-20(fp)
	volatile alt_u32 uliReg = 0;

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		pxSpwcCh->xLinkConfig.bDisconnect = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_DISCONNECT_MSK));
80204a38:	e0bfff17 	ldw	r2,-4(fp)
80204a3c:	10c00315 	stw	r3,12(r2)
		pxSpwcCh->xLinkConfig.bLinkStart = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_LINKSTART_MSK));
80204a40:	e0bffd17 	ldw	r2,-12(fp)
80204a44:	e0bff015 	stw	r2,-64(fp)
80204a48:	00800084 	movi	r2,2
80204a4c:	e0bff815 	stw	r2,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bSpwcGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80204a50:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80204a54:	e0fff017 	ldw	r3,-64(fp)
80204a58:	e0bff817 	ldw	r2,-32(fp)
80204a5c:	1884703a 	and	r2,r3,r2
80204a60:	10000326 	beq	r2,zero,80204a70 <bSpwcGetLink+0xc8>
		bFlag = TRUE;
80204a64:	00800044 	movi	r2,1
80204a68:	e0bff915 	stw	r2,-28(fp)
80204a6c:	00000106 	br	80204a74 <bSpwcGetLink+0xcc>
	} else {
		bFlag = FALSE;
80204a70:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80204a74:	e0fff917 	ldw	r3,-28(fp)

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		pxSpwcCh->xLinkConfig.bDisconnect = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_DISCONNECT_MSK));
		pxSpwcCh->xLinkConfig.bLinkStart = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_LINKSTART_MSK));
80204a78:	e0bfff17 	ldw	r2,-4(fp)
80204a7c:	10c00215 	stw	r3,8(r2)
		pxSpwcCh->xLinkConfig.bAutostart = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_AUTOSTART_MSK));
80204a80:	e0bffd17 	ldw	r2,-12(fp)
80204a84:	e0bff115 	stw	r2,-60(fp)
80204a88:	00800104 	movi	r2,4
80204a8c:	e0bff615 	stw	r2,-40(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bSpwcGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80204a90:	e03ff715 	stw	zero,-36(fp)

	if (uliRegValue & uliFlagMask) {
80204a94:	e0fff117 	ldw	r3,-60(fp)
80204a98:	e0bff617 	ldw	r2,-40(fp)
80204a9c:	1884703a 	and	r2,r3,r2
80204aa0:	10000326 	beq	r2,zero,80204ab0 <bSpwcGetLink+0x108>
		bFlag = TRUE;
80204aa4:	00800044 	movi	r2,1
80204aa8:	e0bff715 	stw	r2,-36(fp)
80204aac:	00000106 	br	80204ab4 <bSpwcGetLink+0x10c>
	} else {
		bFlag = FALSE;
80204ab0:	e03ff715 	stw	zero,-36(fp)
	}

	return bFlag;
80204ab4:	e0fff717 	ldw	r3,-36(fp)
	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		pxSpwcCh->xLinkConfig.bDisconnect = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_DISCONNECT_MSK));
		pxSpwcCh->xLinkConfig.bLinkStart = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_LINKSTART_MSK));
		pxSpwcCh->xLinkConfig.bAutostart = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_AUTOSTART_MSK));
80204ab8:	e0bfff17 	ldw	r2,-4(fp)
80204abc:	10c00115 	stw	r3,4(r2)
		pxSpwcCh->xLinkConfig.ucTxDivCnt = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_TXDIVCNT_MSK), 24));
80204ac0:	e0bffd17 	ldw	r2,-12(fp)
80204ac4:	e0bff215 	stw	r2,-56(fp)
80204ac8:	00bfc034 	movhi	r2,65280
80204acc:	e0bff315 	stw	r2,-52(fp)
80204ad0:	00800604 	movi	r2,24
80204ad4:	e0bff405 	stb	r2,-48(fp)

	return uliReg;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcGetRegField(alt_u32 uliRegValue, alt_u32 uliFieldMask, alt_u8 ucFieldOffset) {
	alt_u32 uliFieldValue = 0;
80204ad8:	e03ff515 	stw	zero,-44(fp)

	uliFieldValue = (uliRegValue & uliFieldMask) >> ucFieldOffset;
80204adc:	e0fff217 	ldw	r3,-56(fp)
80204ae0:	e0bff317 	ldw	r2,-52(fp)
80204ae4:	1886703a 	and	r3,r3,r2
80204ae8:	e0bff403 	ldbu	r2,-48(fp)
80204aec:	1884d83a 	srl	r2,r3,r2
80204af0:	e0bff515 	stw	r2,-44(fp)

	return uliFieldValue;
80204af4:	e0bff517 	ldw	r2,-44(fp)
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		pxSpwcCh->xLinkConfig.bDisconnect = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_DISCONNECT_MSK));
		pxSpwcCh->xLinkConfig.bLinkStart = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_LINKSTART_MSK));
		pxSpwcCh->xLinkConfig.bAutostart = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_AUTOSTART_MSK));
		pxSpwcCh->xLinkConfig.ucTxDivCnt = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_SPW_LNKCFG_TXDIVCNT_MSK), 24));
80204af8:	1007883a 	mov	r3,r2
80204afc:	e0bfff17 	ldw	r2,-4(fp)
80204b00:	10c00405 	stb	r3,16(r2)

		bStatus = TRUE;
80204b04:	00800044 	movi	r2,1
80204b08:	e0bfed15 	stw	r2,-76(fp)
	}

	return bStatus;
80204b0c:	e0bfed17 	ldw	r2,-76(fp)
}
80204b10:	e037883a 	mov	sp,fp
80204b14:	df000017 	ldw	fp,0(sp)
80204b18:	dec00104 	addi	sp,sp,4
80204b1c:	f800283a 	ret

80204b20 <bSpwcGetLinkError>:

bool bSpwcGetLinkError(TSpwcChannel *pxSpwcCh){
80204b20:	deffed04 	addi	sp,sp,-76
80204b24:	df001215 	stw	fp,72(sp)
80204b28:	df001204 	addi	fp,sp,72
80204b2c:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80204b30:	e03fee15 	stw	zero,-72(fp)
	volatile alt_u32 uliReg = 0;
80204b34:	e03ffd15 	stw	zero,-12(fp)

	if (pxSpwcCh != NULL) {
80204b38:	e0bfff17 	ldw	r2,-4(fp)
80204b3c:	10005026 	beq	r2,zero,80204c80 <bSpwcGetLinkError+0x160>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));
80204b40:	e0bfff17 	ldw	r2,-4(fp)
80204b44:	10800017 	ldw	r2,0(r2)
80204b48:	e0bfef15 	stw	r2,-68(fp)
80204b4c:	e03ffc15 	stw	zero,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80204b50:	e0bffc17 	ldw	r2,-16(fp)
80204b54:	1085883a 	add	r2,r2,r2
80204b58:	1085883a 	add	r2,r2,r2
80204b5c:	1007883a 	mov	r3,r2
80204b60:	e0bfef17 	ldw	r2,-68(fp)
80204b64:	10c5883a 	add	r2,r2,r3
80204b68:	10800017 	ldw	r2,0(r2)
80204b6c:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80204b70:	e0bffe17 	ldw	r2,-8(fp)
bool bSpwcGetLinkError(TSpwcChannel *pxSpwcCh){
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));
80204b74:	e0bffd15 	stw	r2,-12(fp)

		pxSpwcCh->xLinkError.bDisconnect = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKERR_DISCONNECT_MSK));
80204b78:	e0bffd17 	ldw	r2,-12(fp)
80204b7c:	e0bff015 	stw	r2,-64(fp)
80204b80:	00800074 	movhi	r2,1
80204b84:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bSpwcGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80204b88:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
80204b8c:	e0fff017 	ldw	r3,-64(fp)
80204b90:	e0bffa17 	ldw	r2,-24(fp)
80204b94:	1884703a 	and	r2,r3,r2
80204b98:	10000326 	beq	r2,zero,80204ba8 <bSpwcGetLinkError+0x88>
		bFlag = TRUE;
80204b9c:	00800044 	movi	r2,1
80204ba0:	e0bffb15 	stw	r2,-20(fp)
80204ba4:	00000106 	br	80204bac <bSpwcGetLinkError+0x8c>
	} else {
		bFlag = FALSE;
80204ba8:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
80204bac:	e0fffb17 	ldw	r3,-20(fp)
	volatile alt_u32 uliReg = 0;

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		pxSpwcCh->xLinkError.bDisconnect = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKERR_DISCONNECT_MSK));
80204bb0:	e0bfff17 	ldw	r2,-4(fp)
80204bb4:	10c00515 	stw	r3,20(r2)
		pxSpwcCh->xLinkError.bParity = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKERR_PARITY_MSK));
80204bb8:	e0bffd17 	ldw	r2,-12(fp)
80204bbc:	e0bff115 	stw	r2,-60(fp)
80204bc0:	008000b4 	movhi	r2,2
80204bc4:	e0bff815 	stw	r2,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bSpwcGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80204bc8:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80204bcc:	e0fff117 	ldw	r3,-60(fp)
80204bd0:	e0bff817 	ldw	r2,-32(fp)
80204bd4:	1884703a 	and	r2,r3,r2
80204bd8:	10000326 	beq	r2,zero,80204be8 <bSpwcGetLinkError+0xc8>
		bFlag = TRUE;
80204bdc:	00800044 	movi	r2,1
80204be0:	e0bff915 	stw	r2,-28(fp)
80204be4:	00000106 	br	80204bec <bSpwcGetLinkError+0xcc>
	} else {
		bFlag = FALSE;
80204be8:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80204bec:	e0fff917 	ldw	r3,-28(fp)

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		pxSpwcCh->xLinkError.bDisconnect = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKERR_DISCONNECT_MSK));
		pxSpwcCh->xLinkError.bParity = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKERR_PARITY_MSK));
80204bf0:	e0bfff17 	ldw	r2,-4(fp)
80204bf4:	10c00615 	stw	r3,24(r2)
		pxSpwcCh->xLinkError.bEscape = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKERR_ESCAPE_MSK));
80204bf8:	e0bffd17 	ldw	r2,-12(fp)
80204bfc:	e0bff215 	stw	r2,-56(fp)
80204c00:	00800134 	movhi	r2,4
80204c04:	e0bff615 	stw	r2,-40(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bSpwcGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80204c08:	e03ff715 	stw	zero,-36(fp)

	if (uliRegValue & uliFlagMask) {
80204c0c:	e0fff217 	ldw	r3,-56(fp)
80204c10:	e0bff617 	ldw	r2,-40(fp)
80204c14:	1884703a 	and	r2,r3,r2
80204c18:	10000326 	beq	r2,zero,80204c28 <bSpwcGetLinkError+0x108>
		bFlag = TRUE;
80204c1c:	00800044 	movi	r2,1
80204c20:	e0bff715 	stw	r2,-36(fp)
80204c24:	00000106 	br	80204c2c <bSpwcGetLinkError+0x10c>
	} else {
		bFlag = FALSE;
80204c28:	e03ff715 	stw	zero,-36(fp)
	}

	return bFlag;
80204c2c:	e0fff717 	ldw	r3,-36(fp)
	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		pxSpwcCh->xLinkError.bDisconnect = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKERR_DISCONNECT_MSK));
		pxSpwcCh->xLinkError.bParity = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKERR_PARITY_MSK));
		pxSpwcCh->xLinkError.bEscape = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKERR_ESCAPE_MSK));
80204c30:	e0bfff17 	ldw	r2,-4(fp)
80204c34:	10c00715 	stw	r3,28(r2)
		pxSpwcCh->xLinkError.bCredit = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKERR_CREDIT_MSK));
80204c38:	e0bffd17 	ldw	r2,-12(fp)
80204c3c:	e0bff315 	stw	r2,-52(fp)
80204c40:	00800234 	movhi	r2,8
80204c44:	e0bff415 	stw	r2,-48(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bSpwcGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80204c48:	e03ff515 	stw	zero,-44(fp)

	if (uliRegValue & uliFlagMask) {
80204c4c:	e0fff317 	ldw	r3,-52(fp)
80204c50:	e0bff417 	ldw	r2,-48(fp)
80204c54:	1884703a 	and	r2,r3,r2
80204c58:	10000326 	beq	r2,zero,80204c68 <bSpwcGetLinkError+0x148>
		bFlag = TRUE;
80204c5c:	00800044 	movi	r2,1
80204c60:	e0bff515 	stw	r2,-44(fp)
80204c64:	00000106 	br	80204c6c <bSpwcGetLinkError+0x14c>
	} else {
		bFlag = FALSE;
80204c68:	e03ff515 	stw	zero,-44(fp)
	}

	return bFlag;
80204c6c:	e0fff517 	ldw	r3,-44(fp)
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		pxSpwcCh->xLinkError.bDisconnect = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKERR_DISCONNECT_MSK));
		pxSpwcCh->xLinkError.bParity = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKERR_PARITY_MSK));
		pxSpwcCh->xLinkError.bEscape = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKERR_ESCAPE_MSK));
		pxSpwcCh->xLinkError.bCredit = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKERR_CREDIT_MSK));
80204c70:	e0bfff17 	ldw	r2,-4(fp)
80204c74:	10c00815 	stw	r3,32(r2)

		bStatus = TRUE;
80204c78:	00800044 	movi	r2,1
80204c7c:	e0bfee15 	stw	r2,-72(fp)
	}

	return bStatus;
80204c80:	e0bfee17 	ldw	r2,-72(fp)
}
80204c84:	e037883a 	mov	sp,fp
80204c88:	df000017 	ldw	fp,0(sp)
80204c8c:	dec00104 	addi	sp,sp,4
80204c90:	f800283a 	ret

80204c94 <bSpwcGetLinkStatus>:

bool bSpwcGetLinkStatus(TSpwcChannel *pxSpwcCh){
80204c94:	defff004 	addi	sp,sp,-64
80204c98:	df000f15 	stw	fp,60(sp)
80204c9c:	df000f04 	addi	fp,sp,60
80204ca0:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80204ca4:	e03ff115 	stw	zero,-60(fp)
	volatile alt_u32 uliReg = 0;
80204ca8:	e03ffd15 	stw	zero,-12(fp)

	if (pxSpwcCh != NULL) {
80204cac:	e0bfff17 	ldw	r2,-4(fp)
80204cb0:	10004026 	beq	r2,zero,80204db4 <bSpwcGetLinkStatus+0x120>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));
80204cb4:	e0bfff17 	ldw	r2,-4(fp)
80204cb8:	10800017 	ldw	r2,0(r2)
80204cbc:	e0bff215 	stw	r2,-56(fp)
80204cc0:	e03ffc15 	stw	zero,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80204cc4:	e0bffc17 	ldw	r2,-16(fp)
80204cc8:	1085883a 	add	r2,r2,r2
80204ccc:	1085883a 	add	r2,r2,r2
80204cd0:	1007883a 	mov	r3,r2
80204cd4:	e0bff217 	ldw	r2,-56(fp)
80204cd8:	10c5883a 	add	r2,r2,r3
80204cdc:	10800017 	ldw	r2,0(r2)
80204ce0:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80204ce4:	e0bffe17 	ldw	r2,-8(fp)
bool bSpwcGetLinkStatus(TSpwcChannel *pxSpwcCh){
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));
80204ce8:	e0bffd15 	stw	r2,-12(fp)

		pxSpwcCh->xLinkStatus.bRunning = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKSTAT_RUNNING_MSK));
80204cec:	e0bffd17 	ldw	r2,-12(fp)
80204cf0:	e0bff315 	stw	r2,-52(fp)
80204cf4:	00804004 	movi	r2,256
80204cf8:	e0bffa15 	stw	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bSpwcGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80204cfc:	e03ffb15 	stw	zero,-20(fp)

	if (uliRegValue & uliFlagMask) {
80204d00:	e0fff317 	ldw	r3,-52(fp)
80204d04:	e0bffa17 	ldw	r2,-24(fp)
80204d08:	1884703a 	and	r2,r3,r2
80204d0c:	10000326 	beq	r2,zero,80204d1c <bSpwcGetLinkStatus+0x88>
		bFlag = TRUE;
80204d10:	00800044 	movi	r2,1
80204d14:	e0bffb15 	stw	r2,-20(fp)
80204d18:	00000106 	br	80204d20 <bSpwcGetLinkStatus+0x8c>
	} else {
		bFlag = FALSE;
80204d1c:	e03ffb15 	stw	zero,-20(fp)
	}

	return bFlag;
80204d20:	e0fffb17 	ldw	r3,-20(fp)
	volatile alt_u32 uliReg = 0;

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		pxSpwcCh->xLinkStatus.bRunning = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKSTAT_RUNNING_MSK));
80204d24:	e0bfff17 	ldw	r2,-4(fp)
80204d28:	10c00b15 	stw	r3,44(r2)
		pxSpwcCh->xLinkStatus.bConnecting = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKSTAT_CONNECTING_MSK));
80204d2c:	e0bffd17 	ldw	r2,-12(fp)
80204d30:	e0bff415 	stw	r2,-48(fp)
80204d34:	00808004 	movi	r2,512
80204d38:	e0bff815 	stw	r2,-32(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bSpwcGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80204d3c:	e03ff915 	stw	zero,-28(fp)

	if (uliRegValue & uliFlagMask) {
80204d40:	e0fff417 	ldw	r3,-48(fp)
80204d44:	e0bff817 	ldw	r2,-32(fp)
80204d48:	1884703a 	and	r2,r3,r2
80204d4c:	10000326 	beq	r2,zero,80204d5c <bSpwcGetLinkStatus+0xc8>
		bFlag = TRUE;
80204d50:	00800044 	movi	r2,1
80204d54:	e0bff915 	stw	r2,-28(fp)
80204d58:	00000106 	br	80204d60 <bSpwcGetLinkStatus+0xcc>
	} else {
		bFlag = FALSE;
80204d5c:	e03ff915 	stw	zero,-28(fp)
	}

	return bFlag;
80204d60:	e0fff917 	ldw	r3,-28(fp)

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		pxSpwcCh->xLinkStatus.bRunning = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKSTAT_RUNNING_MSK));
		pxSpwcCh->xLinkStatus.bConnecting = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKSTAT_CONNECTING_MSK));
80204d64:	e0bfff17 	ldw	r2,-4(fp)
80204d68:	10c00a15 	stw	r3,40(r2)
		pxSpwcCh->xLinkStatus.bStarted = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKSTAT_STARTED_MSK));
80204d6c:	e0bffd17 	ldw	r2,-12(fp)
80204d70:	e0bff515 	stw	r2,-44(fp)
80204d74:	00810004 	movi	r2,1024
80204d78:	e0bff615 	stw	r2,-40(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bSpwcGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80204d7c:	e03ff715 	stw	zero,-36(fp)

	if (uliRegValue & uliFlagMask) {
80204d80:	e0fff517 	ldw	r3,-44(fp)
80204d84:	e0bff617 	ldw	r2,-40(fp)
80204d88:	1884703a 	and	r2,r3,r2
80204d8c:	10000326 	beq	r2,zero,80204d9c <bSpwcGetLinkStatus+0x108>
		bFlag = TRUE;
80204d90:	00800044 	movi	r2,1
80204d94:	e0bff715 	stw	r2,-36(fp)
80204d98:	00000106 	br	80204da0 <bSpwcGetLinkStatus+0x10c>
	} else {
		bFlag = FALSE;
80204d9c:	e03ff715 	stw	zero,-36(fp)
	}

	return bFlag;
80204da0:	e0fff717 	ldw	r3,-36(fp)
	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_LINK_CFG_STAT_REG_OFST));

		pxSpwcCh->xLinkStatus.bRunning = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKSTAT_RUNNING_MSK));
		pxSpwcCh->xLinkStatus.bConnecting = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKSTAT_CONNECTING_MSK));
		pxSpwcCh->xLinkStatus.bStarted = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_SPW_LNKSTAT_STARTED_MSK));
80204da4:	e0bfff17 	ldw	r2,-4(fp)
80204da8:	10c00915 	stw	r3,36(r2)

		bStatus = TRUE;
80204dac:	00800044 	movi	r2,1
80204db0:	e0bff115 	stw	r2,-60(fp)
	}

	return bStatus;
80204db4:	e0bff117 	ldw	r2,-60(fp)
}
80204db8:	e037883a 	mov	sp,fp
80204dbc:	df000017 	ldw	fp,0(sp)
80204dc0:	dec00104 	addi	sp,sp,4
80204dc4:	f800283a 	ret

80204dc8 <bSpwcSetTxTimecode>:

bool bSpwcSetTxTimecode(TSpwcChannel *pxSpwcCh){
80204dc8:	deffe804 	addi	sp,sp,-96
80204dcc:	df001715 	stw	fp,92(sp)
80204dd0:	df001704 	addi	fp,sp,92
80204dd4:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80204dd8:	e03fe915 	stw	zero,-92(fp)
	volatile alt_u32 uliReg = 0;
80204ddc:	e03ffd15 	stw	zero,-12(fp)

	if (pxSpwcCh != NULL) {
80204de0:	e0bfff17 	ldw	r2,-4(fp)
80204de4:	10006926 	beq	r2,zero,80204f8c <bSpwcSetTxTimecode+0x1c4>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));
80204de8:	e0bfff17 	ldw	r2,-4(fp)
80204dec:	10800017 	ldw	r2,0(r2)
80204df0:	e0bfea15 	stw	r2,-88(fp)
80204df4:	00800044 	movi	r2,1
80204df8:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80204dfc:	e0bffc17 	ldw	r2,-16(fp)
80204e00:	1085883a 	add	r2,r2,r2
80204e04:	1085883a 	add	r2,r2,r2
80204e08:	1007883a 	mov	r3,r2
80204e0c:	e0bfea17 	ldw	r2,-88(fp)
80204e10:	10c5883a 	add	r2,r2,r3
80204e14:	10800017 	ldw	r2,0(r2)
80204e18:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80204e1c:	e0bffe17 	ldw	r2,-8(fp)
bool bSpwcSetTxTimecode(TSpwcChannel *pxSpwcCh){
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));
80204e20:	e0bffd15 	stw	r2,-12(fp)

		uliReg = uliSpwcSetRegField(uliReg, (alt_u32)(DCOM_TC_TX_TIME_MSK), 0, (alt_u32)(pxSpwcCh->xTxTimecode.ucCounter));
80204e24:	e0fffd17 	ldw	r3,-12(fp)
80204e28:	e0bfff17 	ldw	r2,-4(fp)
80204e2c:	10800e03 	ldbu	r2,56(r2)
80204e30:	10803fcc 	andi	r2,r2,255
80204e34:	e0ffeb15 	stw	r3,-84(fp)
80204e38:	00c00fc4 	movi	r3,63
80204e3c:	e0fff815 	stw	r3,-32(fp)
80204e40:	e03ff905 	stb	zero,-28(fp)
80204e44:	e0bffa15 	stw	r2,-24(fp)

	return bFlag;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcSetRegField(alt_u32 uliRegValue, alt_u32 uliFieldMask, alt_u8 ucFieldOffset, alt_u32 uliFieldValue){
	alt_u32 uliReg = 0;
80204e48:	e03ffb15 	stw	zero,-20(fp)

	uliReg = uliRegValue & (~uliFieldMask);
80204e4c:	e0bff817 	ldw	r2,-32(fp)
80204e50:	0084303a 	nor	r2,zero,r2
80204e54:	e0ffeb17 	ldw	r3,-84(fp)
80204e58:	1884703a 	and	r2,r3,r2
80204e5c:	e0bffb15 	stw	r2,-20(fp)
	uliReg |= uliFieldMask & (uliFieldValue << ucFieldOffset);
80204e60:	e0bff903 	ldbu	r2,-28(fp)
80204e64:	e0fffa17 	ldw	r3,-24(fp)
80204e68:	1886983a 	sll	r3,r3,r2
80204e6c:	e0bff817 	ldw	r2,-32(fp)
80204e70:	1884703a 	and	r2,r3,r2
80204e74:	e0fffb17 	ldw	r3,-20(fp)
80204e78:	1884b03a 	or	r2,r3,r2
80204e7c:	e0bffb15 	stw	r2,-20(fp)

	return uliReg;
80204e80:	e0bffb17 	ldw	r2,-20(fp)
	volatile alt_u32 uliReg = 0;

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));

		uliReg = uliSpwcSetRegField(uliReg, (alt_u32)(DCOM_TC_TX_TIME_MSK), 0, (alt_u32)(pxSpwcCh->xTxTimecode.ucCounter));
80204e84:	e0bffd15 	stw	r2,-12(fp)
		uliReg = uliSpwcSetRegField(uliReg, (alt_u32)(DCOM_TC_TX_CONTROL_MSK), 6, (alt_u32)(pxSpwcCh->xTxTimecode.ucControl));
80204e88:	e0fffd17 	ldw	r3,-12(fp)
80204e8c:	e0bfff17 	ldw	r2,-4(fp)
80204e90:	10800e43 	ldbu	r2,57(r2)
80204e94:	10803fcc 	andi	r2,r2,255
80204e98:	e0ffec15 	stw	r3,-80(fp)
80204e9c:	00c03004 	movi	r3,192
80204ea0:	e0fff415 	stw	r3,-48(fp)
80204ea4:	00c00184 	movi	r3,6
80204ea8:	e0fff505 	stb	r3,-44(fp)
80204eac:	e0bff615 	stw	r2,-40(fp)

	return bFlag;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcSetRegField(alt_u32 uliRegValue, alt_u32 uliFieldMask, alt_u8 ucFieldOffset, alt_u32 uliFieldValue){
	alt_u32 uliReg = 0;
80204eb0:	e03ff715 	stw	zero,-36(fp)

	uliReg = uliRegValue & (~uliFieldMask);
80204eb4:	e0bff417 	ldw	r2,-48(fp)
80204eb8:	0084303a 	nor	r2,zero,r2
80204ebc:	e0ffec17 	ldw	r3,-80(fp)
80204ec0:	1884703a 	and	r2,r3,r2
80204ec4:	e0bff715 	stw	r2,-36(fp)
	uliReg |= uliFieldMask & (uliFieldValue << ucFieldOffset);
80204ec8:	e0bff503 	ldbu	r2,-44(fp)
80204ecc:	e0fff617 	ldw	r3,-40(fp)
80204ed0:	1886983a 	sll	r3,r3,r2
80204ed4:	e0bff417 	ldw	r2,-48(fp)
80204ed8:	1884703a 	and	r2,r3,r2
80204edc:	e0fff717 	ldw	r3,-36(fp)
80204ee0:	1884b03a 	or	r2,r3,r2
80204ee4:	e0bff715 	stw	r2,-36(fp)

	return uliReg;
80204ee8:	e0bff717 	ldw	r2,-36(fp)

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));

		uliReg = uliSpwcSetRegField(uliReg, (alt_u32)(DCOM_TC_TX_TIME_MSK), 0, (alt_u32)(pxSpwcCh->xTxTimecode.ucCounter));
		uliReg = uliSpwcSetRegField(uliReg, (alt_u32)(DCOM_TC_TX_CONTROL_MSK), 6, (alt_u32)(pxSpwcCh->xTxTimecode.ucControl));
80204eec:	e0bffd15 	stw	r2,-12(fp)
		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_TC_TX_SEND_MSK), pxSpwcCh->xTxTimecode.bTransmit);
80204ef0:	e0fffd17 	ldw	r3,-12(fp)
80204ef4:	e0bfff17 	ldw	r2,-4(fp)
80204ef8:	10800f17 	ldw	r2,60(r2)
80204efc:	e0ffed15 	stw	r3,-76(fp)
80204f00:	00c04004 	movi	r3,256
80204f04:	e0fff115 	stw	r3,-60(fp)
80204f08:	e0bff215 	stw	r2,-56(fp)
	uliRegValue = *(puliBaseAddr + uliRegOffset);
	return uliRegValue;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcSetRegCtrl(alt_u32 uliRegValue, alt_u32 uliCtrlMask, bool bCtrlValue){
	alt_u32 uliReg = 0;
80204f0c:	e03ff315 	stw	zero,-52(fp)

	if (bCtrlValue) {
80204f10:	e0bff217 	ldw	r2,-56(fp)
80204f14:	10000526 	beq	r2,zero,80204f2c <bSpwcSetTxTimecode+0x164>
		uliReg = uliRegValue | uliCtrlMask;
80204f18:	e0ffed17 	ldw	r3,-76(fp)
80204f1c:	e0bff117 	ldw	r2,-60(fp)
80204f20:	1884b03a 	or	r2,r3,r2
80204f24:	e0bff315 	stw	r2,-52(fp)
80204f28:	00000506 	br	80204f40 <bSpwcSetTxTimecode+0x178>
	} else {
		uliReg = uliRegValue & (~uliCtrlMask);
80204f2c:	e0bff117 	ldw	r2,-60(fp)
80204f30:	0084303a 	nor	r2,zero,r2
80204f34:	e0ffed17 	ldw	r3,-76(fp)
80204f38:	1884703a 	and	r2,r3,r2
80204f3c:	e0bff315 	stw	r2,-52(fp)
	}

	return uliReg;
80204f40:	e0bff317 	ldw	r2,-52(fp)
	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));

		uliReg = uliSpwcSetRegField(uliReg, (alt_u32)(DCOM_TC_TX_TIME_MSK), 0, (alt_u32)(pxSpwcCh->xTxTimecode.ucCounter));
		uliReg = uliSpwcSetRegField(uliReg, (alt_u32)(DCOM_TC_TX_CONTROL_MSK), 6, (alt_u32)(pxSpwcCh->xTxTimecode.ucControl));
		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_TC_TX_SEND_MSK), pxSpwcCh->xTxTimecode.bTransmit);
80204f44:	e0bffd15 	stw	r2,-12(fp)

		vSpwcWriteReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST), uliReg);
80204f48:	e0bfff17 	ldw	r2,-4(fp)
80204f4c:	10c00017 	ldw	r3,0(r2)
80204f50:	e0bffd17 	ldw	r2,-12(fp)
80204f54:	e0ffee15 	stw	r3,-72(fp)
80204f58:	00c00044 	movi	r3,1
80204f5c:	e0ffef15 	stw	r3,-68(fp)
80204f60:	e0bff015 	stw	r2,-64(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vSpwcWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
80204f64:	e0bfef17 	ldw	r2,-68(fp)
80204f68:	1085883a 	add	r2,r2,r2
80204f6c:	1085883a 	add	r2,r2,r2
80204f70:	1007883a 	mov	r3,r2
80204f74:	e0bfee17 	ldw	r2,-72(fp)
80204f78:	10c5883a 	add	r2,r2,r3
80204f7c:	e0fff017 	ldw	r3,-64(fp)
80204f80:	10c00015 	stw	r3,0(r2)
		uliReg = uliSpwcSetRegField(uliReg, (alt_u32)(DCOM_TC_TX_CONTROL_MSK), 6, (alt_u32)(pxSpwcCh->xTxTimecode.ucControl));
		uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_TC_TX_SEND_MSK), pxSpwcCh->xTxTimecode.bTransmit);

		vSpwcWriteReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST), uliReg);

		bStatus = TRUE;
80204f84:	00800044 	movi	r2,1
80204f88:	e0bfe915 	stw	r2,-92(fp)
	}

	return bStatus;
80204f8c:	e0bfe917 	ldw	r2,-92(fp)
}
80204f90:	e037883a 	mov	sp,fp
80204f94:	df000017 	ldw	fp,0(sp)
80204f98:	dec00104 	addi	sp,sp,4
80204f9c:	f800283a 	ret

80204fa0 <bSpwcGetTxTimecode>:

bool bSpwcGetTxTimecode(TSpwcChannel *pxSpwcCh){
80204fa0:	deffee04 	addi	sp,sp,-72
80204fa4:	df001115 	stw	fp,68(sp)
80204fa8:	df001104 	addi	fp,sp,68
80204fac:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80204fb0:	e03fef15 	stw	zero,-68(fp)
	volatile alt_u32 uliReg = 0;
80204fb4:	e03ffd15 	stw	zero,-12(fp)

	if (pxSpwcCh != NULL) {
80204fb8:	e0bfff17 	ldw	r2,-4(fp)
80204fbc:	10004226 	beq	r2,zero,802050c8 <bSpwcGetTxTimecode+0x128>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));
80204fc0:	e0bfff17 	ldw	r2,-4(fp)
80204fc4:	10800017 	ldw	r2,0(r2)
80204fc8:	e0bff015 	stw	r2,-64(fp)
80204fcc:	00800044 	movi	r2,1
80204fd0:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80204fd4:	e0bffc17 	ldw	r2,-16(fp)
80204fd8:	1085883a 	add	r2,r2,r2
80204fdc:	1085883a 	add	r2,r2,r2
80204fe0:	1007883a 	mov	r3,r2
80204fe4:	e0bff017 	ldw	r2,-64(fp)
80204fe8:	10c5883a 	add	r2,r2,r3
80204fec:	10800017 	ldw	r2,0(r2)
80204ff0:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80204ff4:	e0bffe17 	ldw	r2,-8(fp)
bool bSpwcGetTxTimecode(TSpwcChannel *pxSpwcCh){
	bool bStatus = FALSE;
	volatile alt_u32 uliReg = 0;

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));
80204ff8:	e0bffd15 	stw	r2,-12(fp)

		pxSpwcCh->xTxTimecode.ucCounter = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_TX_TIME_MSK), 0));
80204ffc:	e0bffd17 	ldw	r2,-12(fp)
80205000:	e0bff115 	stw	r2,-60(fp)
80205004:	00800fc4 	movi	r2,63
80205008:	e0bff915 	stw	r2,-28(fp)
8020500c:	e03ffa05 	stb	zero,-24(fp)

	return uliReg;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcGetRegField(alt_u32 uliRegValue, alt_u32 uliFieldMask, alt_u8 ucFieldOffset) {
	alt_u32 uliFieldValue = 0;
80205010:	e03ffb15 	stw	zero,-20(fp)

	uliFieldValue = (uliRegValue & uliFieldMask) >> ucFieldOffset;
80205014:	e0fff117 	ldw	r3,-60(fp)
80205018:	e0bff917 	ldw	r2,-28(fp)
8020501c:	1886703a 	and	r3,r3,r2
80205020:	e0bffa03 	ldbu	r2,-24(fp)
80205024:	1884d83a 	srl	r2,r3,r2
80205028:	e0bffb15 	stw	r2,-20(fp)

	return uliFieldValue;
8020502c:	e0bffb17 	ldw	r2,-20(fp)
	volatile alt_u32 uliReg = 0;

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));

		pxSpwcCh->xTxTimecode.ucCounter = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_TX_TIME_MSK), 0));
80205030:	1007883a 	mov	r3,r2
80205034:	e0bfff17 	ldw	r2,-4(fp)
80205038:	10c00e05 	stb	r3,56(r2)
		pxSpwcCh->xTxTimecode.ucControl = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_TX_CONTROL_MSK), 6));
8020503c:	e0bffd17 	ldw	r2,-12(fp)
80205040:	e0bff215 	stw	r2,-56(fp)
80205044:	00803004 	movi	r2,192
80205048:	e0bff615 	stw	r2,-40(fp)
8020504c:	00800184 	movi	r2,6
80205050:	e0bff705 	stb	r2,-36(fp)

	return uliReg;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcGetRegField(alt_u32 uliRegValue, alt_u32 uliFieldMask, alt_u8 ucFieldOffset) {
	alt_u32 uliFieldValue = 0;
80205054:	e03ff815 	stw	zero,-32(fp)

	uliFieldValue = (uliRegValue & uliFieldMask) >> ucFieldOffset;
80205058:	e0fff217 	ldw	r3,-56(fp)
8020505c:	e0bff617 	ldw	r2,-40(fp)
80205060:	1886703a 	and	r3,r3,r2
80205064:	e0bff703 	ldbu	r2,-36(fp)
80205068:	1884d83a 	srl	r2,r3,r2
8020506c:	e0bff815 	stw	r2,-32(fp)

	return uliFieldValue;
80205070:	e0bff817 	ldw	r2,-32(fp)

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));

		pxSpwcCh->xTxTimecode.ucCounter = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_TX_TIME_MSK), 0));
		pxSpwcCh->xTxTimecode.ucControl = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_TX_CONTROL_MSK), 6));
80205074:	1007883a 	mov	r3,r2
80205078:	e0bfff17 	ldw	r2,-4(fp)
8020507c:	10c00e45 	stb	r3,57(r2)
		pxSpwcCh->xTxTimecode.bTransmit = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_TC_TX_SEND_MSK));
80205080:	e0bffd17 	ldw	r2,-12(fp)
80205084:	e0bff315 	stw	r2,-52(fp)
80205088:	00804004 	movi	r2,256
8020508c:	e0bff415 	stw	r2,-48(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bSpwcGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
80205090:	e03ff515 	stw	zero,-44(fp)

	if (uliRegValue & uliFlagMask) {
80205094:	e0fff317 	ldw	r3,-52(fp)
80205098:	e0bff417 	ldw	r2,-48(fp)
8020509c:	1884703a 	and	r2,r3,r2
802050a0:	10000326 	beq	r2,zero,802050b0 <bSpwcGetTxTimecode+0x110>
		bFlag = TRUE;
802050a4:	00800044 	movi	r2,1
802050a8:	e0bff515 	stw	r2,-44(fp)
802050ac:	00000106 	br	802050b4 <bSpwcGetTxTimecode+0x114>
	} else {
		bFlag = FALSE;
802050b0:	e03ff515 	stw	zero,-44(fp)
	}

	return bFlag;
802050b4:	e0fff517 	ldw	r3,-44(fp)
	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));

		pxSpwcCh->xTxTimecode.ucCounter = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_TX_TIME_MSK), 0));
		pxSpwcCh->xTxTimecode.ucControl = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_TX_CONTROL_MSK), 6));
		pxSpwcCh->xTxTimecode.bTransmit = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_TC_TX_SEND_MSK));
802050b8:	e0bfff17 	ldw	r2,-4(fp)
802050bc:	10c00f15 	stw	r3,60(r2)

		bStatus = TRUE;
802050c0:	00800044 	movi	r2,1
802050c4:	e0bfef15 	stw	r2,-68(fp)
	}

	return bStatus;
802050c8:	e0bfef17 	ldw	r2,-68(fp)
}
802050cc:	e037883a 	mov	sp,fp
802050d0:	df000017 	ldw	fp,0(sp)
802050d4:	dec00104 	addi	sp,sp,4
802050d8:	f800283a 	ret

802050dc <bSpwcGetRxTimecode>:

bool bSpwcGetRxTimecode(TSpwcChannel *pxSpwcCh){
802050dc:	deffe704 	addi	sp,sp,-100
802050e0:	df001815 	stw	fp,96(sp)
802050e4:	df001804 	addi	fp,sp,96
802050e8:	e13fff15 	stw	r4,-4(fp)
		bool bStatus = FALSE;
802050ec:	e03fe815 	stw	zero,-96(fp)
		volatile alt_u32 uliReg = 0;
802050f0:	e03ffd15 	stw	zero,-12(fp)

		if (pxSpwcCh != NULL) {
802050f4:	e0bfff17 	ldw	r2,-4(fp)
802050f8:	10006726 	beq	r2,zero,80205298 <bSpwcGetRxTimecode+0x1bc>
			uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));
802050fc:	e0bfff17 	ldw	r2,-4(fp)
80205100:	10800017 	ldw	r2,0(r2)
80205104:	e0bfe915 	stw	r2,-92(fp)
80205108:	00800044 	movi	r2,1
8020510c:	e0bffc15 	stw	r2,-16(fp)
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
80205110:	e0bffc17 	ldw	r2,-16(fp)
80205114:	1085883a 	add	r2,r2,r2
80205118:	1085883a 	add	r2,r2,r2
8020511c:	1007883a 	mov	r3,r2
80205120:	e0bfe917 	ldw	r2,-92(fp)
80205124:	10c5883a 	add	r2,r2,r3
80205128:	10800017 	ldw	r2,0(r2)
8020512c:	e0bffe15 	stw	r2,-8(fp)
	return uliRegValue;
80205130:	e0bffe17 	ldw	r2,-8(fp)
bool bSpwcGetRxTimecode(TSpwcChannel *pxSpwcCh){
		bool bStatus = FALSE;
		volatile alt_u32 uliReg = 0;

		if (pxSpwcCh != NULL) {
			uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));
80205134:	e0bffd15 	stw	r2,-12(fp)

			pxSpwcCh->xRxTimecode.ucCounter = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_RX_TIME_MSK), 16));
80205138:	e0bffd17 	ldw	r2,-12(fp)
8020513c:	e0bfea15 	stw	r2,-88(fp)
80205140:	00800ff4 	movhi	r2,63
80205144:	e0bff915 	stw	r2,-28(fp)
80205148:	00800404 	movi	r2,16
8020514c:	e0bffa05 	stb	r2,-24(fp)

	return uliReg;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcGetRegField(alt_u32 uliRegValue, alt_u32 uliFieldMask, alt_u8 ucFieldOffset) {
	alt_u32 uliFieldValue = 0;
80205150:	e03ffb15 	stw	zero,-20(fp)

	uliFieldValue = (uliRegValue & uliFieldMask) >> ucFieldOffset;
80205154:	e0ffea17 	ldw	r3,-88(fp)
80205158:	e0bff917 	ldw	r2,-28(fp)
8020515c:	1886703a 	and	r3,r3,r2
80205160:	e0bffa03 	ldbu	r2,-24(fp)
80205164:	1884d83a 	srl	r2,r3,r2
80205168:	e0bffb15 	stw	r2,-20(fp)

	return uliFieldValue;
8020516c:	e0bffb17 	ldw	r2,-20(fp)
		volatile alt_u32 uliReg = 0;

		if (pxSpwcCh != NULL) {
			uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));

			pxSpwcCh->xRxTimecode.ucCounter = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_RX_TIME_MSK), 16));
80205170:	1007883a 	mov	r3,r2
80205174:	e0bfff17 	ldw	r2,-4(fp)
80205178:	10c00c05 	stb	r3,48(r2)
			pxSpwcCh->xRxTimecode.ucControl = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_RX_CONTROL_MSK), 22));
8020517c:	e0bffd17 	ldw	r2,-12(fp)
80205180:	e0bfeb15 	stw	r2,-84(fp)
80205184:	00803034 	movhi	r2,192
80205188:	e0bff615 	stw	r2,-40(fp)
8020518c:	00800584 	movi	r2,22
80205190:	e0bff705 	stb	r2,-36(fp)

	return uliReg;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcGetRegField(alt_u32 uliRegValue, alt_u32 uliFieldMask, alt_u8 ucFieldOffset) {
	alt_u32 uliFieldValue = 0;
80205194:	e03ff815 	stw	zero,-32(fp)

	uliFieldValue = (uliRegValue & uliFieldMask) >> ucFieldOffset;
80205198:	e0ffeb17 	ldw	r3,-84(fp)
8020519c:	e0bff617 	ldw	r2,-40(fp)
802051a0:	1886703a 	and	r3,r3,r2
802051a4:	e0bff703 	ldbu	r2,-36(fp)
802051a8:	1884d83a 	srl	r2,r3,r2
802051ac:	e0bff815 	stw	r2,-32(fp)

	return uliFieldValue;
802051b0:	e0bff817 	ldw	r2,-32(fp)

		if (pxSpwcCh != NULL) {
			uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));

			pxSpwcCh->xRxTimecode.ucCounter = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_RX_TIME_MSK), 16));
			pxSpwcCh->xRxTimecode.ucControl = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_RX_CONTROL_MSK), 22));
802051b4:	1007883a 	mov	r3,r2
802051b8:	e0bfff17 	ldw	r2,-4(fp)
802051bc:	10c00c45 	stb	r3,49(r2)
			pxSpwcCh->xRxTimecode.bReceived = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_TC_RX_RECEIVED_MSK));
802051c0:	e0bffd17 	ldw	r2,-12(fp)
802051c4:	e0bfec15 	stw	r2,-80(fp)
802051c8:	00804034 	movhi	r2,256
802051cc:	e0bff415 	stw	r2,-48(fp)

	return uliReg;
}

static ALT_INLINE bool ALT_ALWAYS_INLINE bSpwcGetRegFlag(alt_u32 uliRegValue, alt_u32 uliFlagMask) {
	bool bFlag = FALSE;
802051d0:	e03ff515 	stw	zero,-44(fp)

	if (uliRegValue & uliFlagMask) {
802051d4:	e0ffec17 	ldw	r3,-80(fp)
802051d8:	e0bff417 	ldw	r2,-48(fp)
802051dc:	1884703a 	and	r2,r3,r2
802051e0:	10000326 	beq	r2,zero,802051f0 <bSpwcGetRxTimecode+0x114>
		bFlag = TRUE;
802051e4:	00800044 	movi	r2,1
802051e8:	e0bff515 	stw	r2,-44(fp)
802051ec:	00000106 	br	802051f4 <bSpwcGetRxTimecode+0x118>
	} else {
		bFlag = FALSE;
802051f0:	e03ff515 	stw	zero,-44(fp)
	}

	return bFlag;
802051f4:	e0fff517 	ldw	r3,-44(fp)
		if (pxSpwcCh != NULL) {
			uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST));

			pxSpwcCh->xRxTimecode.ucCounter = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_RX_TIME_MSK), 16));
			pxSpwcCh->xRxTimecode.ucControl = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_RX_CONTROL_MSK), 22));
			pxSpwcCh->xRxTimecode.bReceived = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_TC_RX_RECEIVED_MSK));
802051f8:	e0bfff17 	ldw	r2,-4(fp)
802051fc:	10c00d15 	stw	r3,52(r2)

			uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_TC_RX_RECEIVED_MSK), TRUE);
80205200:	e0bffd17 	ldw	r2,-12(fp)
80205204:	e0bfed15 	stw	r2,-76(fp)
80205208:	00804034 	movhi	r2,256
8020520c:	e0bff115 	stw	r2,-60(fp)
80205210:	00800044 	movi	r2,1
80205214:	e0bff215 	stw	r2,-56(fp)
	uliRegValue = *(puliBaseAddr + uliRegOffset);
	return uliRegValue;
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE uliSpwcSetRegCtrl(alt_u32 uliRegValue, alt_u32 uliCtrlMask, bool bCtrlValue){
	alt_u32 uliReg = 0;
80205218:	e03ff315 	stw	zero,-52(fp)

	if (bCtrlValue) {
8020521c:	e0bff217 	ldw	r2,-56(fp)
80205220:	10000526 	beq	r2,zero,80205238 <bSpwcGetRxTimecode+0x15c>
		uliReg = uliRegValue | uliCtrlMask;
80205224:	e0ffed17 	ldw	r3,-76(fp)
80205228:	e0bff117 	ldw	r2,-60(fp)
8020522c:	1884b03a 	or	r2,r3,r2
80205230:	e0bff315 	stw	r2,-52(fp)
80205234:	00000506 	br	8020524c <bSpwcGetRxTimecode+0x170>
	} else {
		uliReg = uliRegValue & (~uliCtrlMask);
80205238:	e0bff117 	ldw	r2,-60(fp)
8020523c:	0084303a 	nor	r2,zero,r2
80205240:	e0ffed17 	ldw	r3,-76(fp)
80205244:	1884703a 	and	r2,r3,r2
80205248:	e0bff315 	stw	r2,-52(fp)
	}

	return uliReg;
8020524c:	e0bff317 	ldw	r2,-52(fp)

			pxSpwcCh->xRxTimecode.ucCounter = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_RX_TIME_MSK), 16));
			pxSpwcCh->xRxTimecode.ucControl = (alt_u8)(uliSpwcGetRegField(uliReg, (alt_u32)(DCOM_TC_RX_CONTROL_MSK), 22));
			pxSpwcCh->xRxTimecode.bReceived = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_TC_RX_RECEIVED_MSK));

			uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_TC_RX_RECEIVED_MSK), TRUE);
80205250:	e0bffd15 	stw	r2,-12(fp)
			vSpwcWriteReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST), uliReg);
80205254:	e0bfff17 	ldw	r2,-4(fp)
80205258:	10c00017 	ldw	r3,0(r2)
8020525c:	e0bffd17 	ldw	r2,-12(fp)
80205260:	e0ffee15 	stw	r3,-72(fp)
80205264:	00c00044 	movi	r3,1
80205268:	e0ffef15 	stw	r3,-68(fp)
8020526c:	e0bff015 	stw	r2,-64(fp)
}
//! [public functions]

//! [private functions]
static ALT_INLINE void ALT_ALWAYS_INLINE vSpwcWriteReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset, alt_u32 uliRegValue) {
	*(puliBaseAddr + uliRegOffset) = uliRegValue;
80205270:	e0bfef17 	ldw	r2,-68(fp)
80205274:	1085883a 	add	r2,r2,r2
80205278:	1085883a 	add	r2,r2,r2
8020527c:	1007883a 	mov	r3,r2
80205280:	e0bfee17 	ldw	r2,-72(fp)
80205284:	10c5883a 	add	r2,r2,r3
80205288:	e0fff017 	ldw	r3,-64(fp)
8020528c:	10c00015 	stw	r3,0(r2)
			pxSpwcCh->xRxTimecode.bReceived = bSpwcGetRegFlag(uliReg, (alt_u32)(DCOM_TC_RX_RECEIVED_MSK));

			uliReg = uliSpwcSetRegCtrl(uliReg, (alt_u32)(DCOM_TC_RX_RECEIVED_MSK), TRUE);
			vSpwcWriteReg(pxSpwcCh->puliSpwcChAddr, (alt_u32)(DCOM_TIMECODE_REG_OFST), uliReg);

			bStatus = TRUE;
80205290:	00800044 	movi	r2,1
80205294:	e0bfe815 	stw	r2,-96(fp)
		}

		return bStatus;
80205298:	e0bfe817 	ldw	r2,-96(fp)
}
8020529c:	e037883a 	mov	sp,fp
802052a0:	df000017 	ldw	fp,0(sp)
802052a4:	dec00104 	addi	sp,sp,4
802052a8:	f800283a 	ret

802052ac <bSpwcInitCh>:

bool bSpwcInitCh(TSpwcChannel *pxSpwcCh, alt_u8 ucDcomCh){
802052ac:	defff904 	addi	sp,sp,-28
802052b0:	dfc00615 	stw	ra,24(sp)
802052b4:	df000515 	stw	fp,20(sp)
802052b8:	df000504 	addi	fp,sp,20
802052bc:	e13ffe15 	stw	r4,-8(fp)
802052c0:	2805883a 	mov	r2,r5
802052c4:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
802052c8:	e03ffb15 	stw	zero,-20(fp)
	bool bValidCh = FALSE;
802052cc:	e03ffc15 	stw	zero,-16(fp)
	bool bInitFail = FALSE;
802052d0:	e03ffd15 	stw	zero,-12(fp)

	if (pxSpwcCh != NULL) {
802052d4:	e0bffe17 	ldw	r2,-8(fp)
802052d8:	10006a26 	beq	r2,zero,80205484 <bSpwcInitCh+0x1d8>

		switch (ucDcomCh) {
802052dc:	e0bfff03 	ldbu	r2,-4(fp)
802052e0:	10c00228 	cmpgeui	r3,r2,8
802052e4:	1800461e 	bne	r3,zero,80205400 <bSpwcInitCh+0x154>
802052e8:	100690ba 	slli	r3,r2,2
802052ec:	00a00834 	movhi	r2,32800
802052f0:	1094c004 	addi	r2,r2,21248
802052f4:	1885883a 	add	r2,r3,r2
802052f8:	10800017 	ldw	r2,0(r2)
802052fc:	1000683a 	jmp	r2
80205300:	80205320 	cmpeqi	zero,r16,-32436
80205304:	8020533c 	xorhi	zero,r16,33100
80205308:	80205358 	cmpnei	zero,r16,-32435
8020530c:	80205374 	orhi	zero,r16,33101
80205310:	80205390 	cmplti	zero,r16,-32434
80205314:	802053ac 	andhi	zero,r16,33102
80205318:	802053c8 	cmpgei	zero,r16,-32433
8020531c:	802053e4 	muli	zero,r16,-32433
		case eDcomSpwCh1:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) DCOM_CH_1_BASE_ADDR;
80205320:	e0fffe17 	ldw	r3,-8(fp)
80205324:	00a00034 	movhi	r2,32768
80205328:	108a0004 	addi	r2,r2,10240
8020532c:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80205330:	00800044 	movi	r2,1
80205334:	e0bffc15 	stw	r2,-16(fp)
			break;
80205338:	00003306 	br	80205408 <bSpwcInitCh+0x15c>
		case eDcomSpwCh2:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) DCOM_CH_2_BASE_ADDR;
8020533c:	e0fffe17 	ldw	r3,-8(fp)
80205340:	00a00034 	movhi	r2,32768
80205344:	10890004 	addi	r2,r2,9216
80205348:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020534c:	00800044 	movi	r2,1
80205350:	e0bffc15 	stw	r2,-16(fp)
			break;
80205354:	00002c06 	br	80205408 <bSpwcInitCh+0x15c>
		case eDcomSpwCh3:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) DCOM_CH_3_BASE_ADDR;
80205358:	e0fffe17 	ldw	r3,-8(fp)
8020535c:	00a00034 	movhi	r2,32768
80205360:	10880004 	addi	r2,r2,8192
80205364:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80205368:	00800044 	movi	r2,1
8020536c:	e0bffc15 	stw	r2,-16(fp)
			break;
80205370:	00002506 	br	80205408 <bSpwcInitCh+0x15c>
		case eDcomSpwCh4:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) DCOM_CH_4_BASE_ADDR;
80205374:	e0fffe17 	ldw	r3,-8(fp)
80205378:	00a00034 	movhi	r2,32768
8020537c:	10870004 	addi	r2,r2,7168
80205380:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80205384:	00800044 	movi	r2,1
80205388:	e0bffc15 	stw	r2,-16(fp)
			break;
8020538c:	00001e06 	br	80205408 <bSpwcInitCh+0x15c>
		case eDcomSpwCh5:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) DCOM_CH_5_BASE_ADDR;
80205390:	e0fffe17 	ldw	r3,-8(fp)
80205394:	00a00034 	movhi	r2,32768
80205398:	10860004 	addi	r2,r2,6144
8020539c:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802053a0:	00800044 	movi	r2,1
802053a4:	e0bffc15 	stw	r2,-16(fp)
			break;
802053a8:	00001706 	br	80205408 <bSpwcInitCh+0x15c>
		case eDcomSpwCh6:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) DCOM_CH_6_BASE_ADDR;
802053ac:	e0fffe17 	ldw	r3,-8(fp)
802053b0:	00a00034 	movhi	r2,32768
802053b4:	10850004 	addi	r2,r2,5120
802053b8:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802053bc:	00800044 	movi	r2,1
802053c0:	e0bffc15 	stw	r2,-16(fp)
			break;
802053c4:	00001006 	br	80205408 <bSpwcInitCh+0x15c>
		case eDcomSpwCh7:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) DCOM_CH_7_BASE_ADDR;
802053c8:	e0fffe17 	ldw	r3,-8(fp)
802053cc:	00a00034 	movhi	r2,32768
802053d0:	10840004 	addi	r2,r2,4096
802053d4:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802053d8:	00800044 	movi	r2,1
802053dc:	e0bffc15 	stw	r2,-16(fp)
			break;
802053e0:	00000906 	br	80205408 <bSpwcInitCh+0x15c>
		case eDcomSpwCh8:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) DCOM_CH_8_BASE_ADDR;
802053e4:	e0fffe17 	ldw	r3,-8(fp)
802053e8:	00a00034 	movhi	r2,32768
802053ec:	10830004 	addi	r2,r2,3072
802053f0:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802053f4:	00800044 	movi	r2,1
802053f8:	e0bffc15 	stw	r2,-16(fp)
			break;
802053fc:	00000206 	br	80205408 <bSpwcInitCh+0x15c>
		default:
			bValidCh = FALSE;
80205400:	e03ffc15 	stw	zero,-16(fp)
			break;
80205404:	0001883a 	nop
		}

		if (bValidCh) {
80205408:	e0bffc17 	ldw	r2,-16(fp)
8020540c:	10001d26 	beq	r2,zero,80205484 <bSpwcInitCh+0x1d8>
			if (!bSpwcGetLink(pxSpwcCh)) {
80205410:	e13ffe17 	ldw	r4,-8(fp)
80205414:	02049a80 	call	802049a8 <bSpwcGetLink>
80205418:	1000021e 	bne	r2,zero,80205424 <bSpwcInitCh+0x178>
				bInitFail = TRUE;
8020541c:	00800044 	movi	r2,1
80205420:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bSpwcGetLinkError(pxSpwcCh)) {
80205424:	e13ffe17 	ldw	r4,-8(fp)
80205428:	0204b200 	call	80204b20 <bSpwcGetLinkError>
8020542c:	1000021e 	bne	r2,zero,80205438 <bSpwcInitCh+0x18c>
				bInitFail = TRUE;
80205430:	00800044 	movi	r2,1
80205434:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bSpwcGetLinkStatus(pxSpwcCh)) {
80205438:	e13ffe17 	ldw	r4,-8(fp)
8020543c:	0204c940 	call	80204c94 <bSpwcGetLinkStatus>
80205440:	1000021e 	bne	r2,zero,8020544c <bSpwcInitCh+0x1a0>
				bInitFail = TRUE;
80205444:	00800044 	movi	r2,1
80205448:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bSpwcGetTxTimecode(pxSpwcCh)) {
8020544c:	e13ffe17 	ldw	r4,-8(fp)
80205450:	0204fa00 	call	80204fa0 <bSpwcGetTxTimecode>
80205454:	1000021e 	bne	r2,zero,80205460 <bSpwcInitCh+0x1b4>
				bInitFail = TRUE;
80205458:	00800044 	movi	r2,1
8020545c:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bSpwcGetRxTimecode(pxSpwcCh)) {
80205460:	e13ffe17 	ldw	r4,-8(fp)
80205464:	02050dc0 	call	802050dc <bSpwcGetRxTimecode>
80205468:	1000021e 	bne	r2,zero,80205474 <bSpwcInitCh+0x1c8>
				bInitFail = TRUE;
8020546c:	00800044 	movi	r2,1
80205470:	e0bffd15 	stw	r2,-12(fp)
			}

			if (!bInitFail) {
80205474:	e0bffd17 	ldw	r2,-12(fp)
80205478:	1000021e 	bne	r2,zero,80205484 <bSpwcInitCh+0x1d8>
				bStatus = TRUE;
8020547c:	00800044 	movi	r2,1
80205480:	e0bffb15 	stw	r2,-20(fp)
			}
		}
	}
	return bStatus;
80205484:	e0bffb17 	ldw	r2,-20(fp)
}
80205488:	e037883a 	mov	sp,fp
8020548c:	dfc00117 	ldw	ra,4(sp)
80205490:	df000017 	ldw	fp,0(sp)
80205494:	dec00204 	addi	sp,sp,8
80205498:	f800283a 	ret

8020549c <I2C_TestAdress>:
void i2c_start(alt_u32 clk_base, alt_u32 data_base);
void i2c_stop(alt_u32 clk_base, alt_u32 data_base);
bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data);
void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck);

bool I2C_TestAdress(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr){
8020549c:	defffa04 	addi	sp,sp,-24
802054a0:	dfc00515 	stw	ra,20(sp)
802054a4:	df000415 	stw	fp,16(sp)
802054a8:	df000404 	addi	fp,sp,16
802054ac:	e13ffd15 	stw	r4,-12(fp)
802054b0:	e17ffe15 	stw	r5,-8(fp)
802054b4:	3005883a 	mov	r2,r6
802054b8:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
802054bc:	00800044 	movi	r2,1
802054c0:	e0bffc15 	stw	r2,-16(fp)
    //alt_u8 DeviceAddr;
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
802054c4:	e17ffe17 	ldw	r5,-8(fp)
802054c8:	e13ffd17 	ldw	r4,-12(fp)
802054cc:	020584c0 	call	8020584c <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
802054d0:	e0bfff03 	ldbu	r2,-4(fp)
802054d4:	10803fcc 	andi	r2,r2,255
802054d8:	100d883a 	mov	r6,r2
802054dc:	e17ffe17 	ldw	r5,-8(fp)
802054e0:	e13ffd17 	ldw	r4,-12(fp)
802054e4:	02059500 	call	80205950 <i2c_write>
802054e8:	1000011e 	bne	r2,zero,802054f0 <I2C_TestAdress+0x54>
        bSuccess = FALSE;
802054ec:	e03ffc15 	stw	zero,-16(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
802054f0:	e17ffe17 	ldw	r5,-8(fp)
802054f4:	e13ffd17 	ldw	r4,-12(fp)
802054f8:	02058d80 	call	802058d8 <i2c_stop>
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
802054fc:	0106d604 	movi	r4,7000
80205500:	02149380 	call	80214938 <usleep>
    
    return bSuccess;
80205504:	e0bffc17 	ldw	r2,-16(fp)

}
80205508:	e037883a 	mov	sp,fp
8020550c:	dfc00117 	ldw	ra,4(sp)
80205510:	df000017 	ldw	fp,0(sp)
80205514:	dec00204 	addi	sp,sp,8
80205518:	f800283a 	ret

8020551c <I2C_Write>:

bool I2C_Write(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 ControlData){
8020551c:	defff804 	addi	sp,sp,-32
80205520:	dfc00715 	stw	ra,28(sp)
80205524:	df000615 	stw	fp,24(sp)
80205528:	df000604 	addi	fp,sp,24
8020552c:	e13ffb15 	stw	r4,-20(fp)
80205530:	e17ffc15 	stw	r5,-16(fp)
80205534:	3009883a 	mov	r4,r6
80205538:	3807883a 	mov	r3,r7
8020553c:	e0800217 	ldw	r2,8(fp)
80205540:	e13ffd05 	stb	r4,-12(fp)
80205544:	e0fffe05 	stb	r3,-8(fp)
80205548:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
8020554c:	00800044 	movi	r2,1
80205550:	e0bffa15 	stw	r2,-24(fp)
    //alt_u8 DeviceAddr;
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
80205554:	e17ffc17 	ldw	r5,-16(fp)
80205558:	e13ffb17 	ldw	r4,-20(fp)
8020555c:	020584c0 	call	8020584c <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
80205560:	e0bffd03 	ldbu	r2,-12(fp)
80205564:	10803fcc 	andi	r2,r2,255
80205568:	100d883a 	mov	r6,r2
8020556c:	e17ffc17 	ldw	r5,-16(fp)
80205570:	e13ffb17 	ldw	r4,-20(fp)
80205574:	02059500 	call	80205950 <i2c_write>
80205578:	1000011e 	bne	r2,zero,80205580 <I2C_Write+0x64>
        bSuccess = FALSE;
8020557c:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
80205580:	e0bffa17 	ldw	r2,-24(fp)
80205584:	10000726 	beq	r2,zero,802055a4 <I2C_Write+0x88>
80205588:	e0bffe03 	ldbu	r2,-8(fp)
8020558c:	100d883a 	mov	r6,r2
80205590:	e17ffc17 	ldw	r5,-16(fp)
80205594:	e13ffb17 	ldw	r4,-20(fp)
80205598:	02059500 	call	80205950 <i2c_write>
8020559c:	1000011e 	bne	r2,zero,802055a4 <I2C_Write+0x88>
        bSuccess = FALSE;
802055a0:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    if (bSuccess && !i2c_write(clk_base, data_base, ControlData)){  
802055a4:	e0bffa17 	ldw	r2,-24(fp)
802055a8:	10000726 	beq	r2,zero,802055c8 <I2C_Write+0xac>
802055ac:	e0bfff03 	ldbu	r2,-4(fp)
802055b0:	100d883a 	mov	r6,r2
802055b4:	e17ffc17 	ldw	r5,-16(fp)
802055b8:	e13ffb17 	ldw	r4,-20(fp)
802055bc:	02059500 	call	80205950 <i2c_write>
802055c0:	1000011e 	bne	r2,zero,802055c8 <I2C_Write+0xac>
        bSuccess = FALSE;
802055c4:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: write NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
802055c8:	e17ffc17 	ldw	r5,-16(fp)
802055cc:	e13ffb17 	ldw	r4,-20(fp)
802055d0:	02058d80 	call	802058d8 <i2c_stop>
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
802055d4:	0106d604 	movi	r4,7000
802055d8:	02149380 	call	80214938 <usleep>
    
    return bSuccess;
802055dc:	e0bffa17 	ldw	r2,-24(fp)

}
802055e0:	e037883a 	mov	sp,fp
802055e4:	dfc00117 	ldw	ra,4(sp)
802055e8:	df000017 	ldw	fp,0(sp)
802055ec:	dec00204 	addi	sp,sp,8
802055f0:	f800283a 	ret

802055f4 <I2C_Read>:

bool I2C_Read(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 *pControlData){
802055f4:	defff904 	addi	sp,sp,-28
802055f8:	dfc00615 	stw	ra,24(sp)
802055fc:	df000515 	stw	fp,20(sp)
80205600:	df000504 	addi	fp,sp,20
80205604:	e13ffc15 	stw	r4,-16(fp)
80205608:	e17ffd15 	stw	r5,-12(fp)
8020560c:	3007883a 	mov	r3,r6
80205610:	3805883a 	mov	r2,r7
80205614:	e0fffe05 	stb	r3,-8(fp)
80205618:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
8020561c:	00800044 	movi	r2,1
80205620:	e0bffb15 	stw	r2,-20(fp)
    //alt_u8 DeviceAddr;
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
80205624:	e17ffd17 	ldw	r5,-12(fp)
80205628:	e13ffc17 	ldw	r4,-16(fp)
8020562c:	020584c0 	call	8020584c <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
80205630:	e0bffe03 	ldbu	r2,-8(fp)
80205634:	10803fcc 	andi	r2,r2,255
80205638:	100d883a 	mov	r6,r2
8020563c:	e17ffd17 	ldw	r5,-12(fp)
80205640:	e13ffc17 	ldw	r4,-16(fp)
80205644:	02059500 	call	80205950 <i2c_write>
80205648:	1000011e 	bne	r2,zero,80205650 <I2C_Read+0x5c>
        bSuccess = FALSE;
8020564c:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
80205650:	e0bffb17 	ldw	r2,-20(fp)
80205654:	10000726 	beq	r2,zero,80205674 <I2C_Read+0x80>
80205658:	e0bfff03 	ldbu	r2,-4(fp)
8020565c:	100d883a 	mov	r6,r2
80205660:	e17ffd17 	ldw	r5,-12(fp)
80205664:	e13ffc17 	ldw	r4,-16(fp)
80205668:	02059500 	call	80205950 <i2c_write>
8020566c:	1000011e 	bne	r2,zero,80205674 <I2C_Read+0x80>
        bSuccess = FALSE;
80205670:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    i2c_start(clk_base, data_base);  // restart
80205674:	e17ffd17 	ldw	r5,-12(fp)
80205678:	e13ffc17 	ldw	r4,-16(fp)
8020567c:	020584c0 	call	8020584c <i2c_start>
    DeviceAddr |= 1; // Read
80205680:	e0bffe03 	ldbu	r2,-8(fp)
80205684:	10800054 	ori	r2,r2,1
80205688:	e0bffe05 	stb	r2,-8(fp)
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
8020568c:	e0bffb17 	ldw	r2,-20(fp)
80205690:	10000826 	beq	r2,zero,802056b4 <I2C_Read+0xc0>
80205694:	e0bffe03 	ldbu	r2,-8(fp)
80205698:	10803fcc 	andi	r2,r2,255
8020569c:	100d883a 	mov	r6,r2
802056a0:	e17ffd17 	ldw	r5,-12(fp)
802056a4:	e13ffc17 	ldw	r4,-16(fp)
802056a8:	02059500 	call	80205950 <i2c_write>
802056ac:	1000011e 	bne	r2,zero,802056b4 <I2C_Read+0xc0>
        bSuccess = FALSE;
802056b0:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
802056b4:	e0bffb17 	ldw	r2,-20(fp)
802056b8:	10000526 	beq	r2,zero,802056d0 <I2C_Read+0xdc>
        i2c_read(clk_base, data_base, pControlData, FALSE);  // read
802056bc:	000f883a 	mov	r7,zero
802056c0:	e1800217 	ldw	r6,8(fp)
802056c4:	e17ffd17 	ldw	r5,-12(fp)
802056c8:	e13ffc17 	ldw	r4,-16(fp)
802056cc:	0205a800 	call	80205a80 <i2c_read>
    }        
    i2c_stop(clk_base, data_base);
802056d0:	e17ffd17 	ldw	r5,-12(fp)
802056d4:	e13ffc17 	ldw	r4,-16(fp)
802056d8:	02058d80 	call	802058d8 <i2c_stop>
    
    return bSuccess;
802056dc:	e0bffb17 	ldw	r2,-20(fp)
}
802056e0:	e037883a 	mov	sp,fp
802056e4:	dfc00117 	ldw	ra,4(sp)
802056e8:	df000017 	ldw	fp,0(sp)
802056ec:	dec00204 	addi	sp,sp,8
802056f0:	f800283a 	ret

802056f4 <I2C_MultipleRead>:

bool I2C_MultipleRead(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 szData[], alt_u16 len){
802056f4:	defff604 	addi	sp,sp,-40
802056f8:	dfc00915 	stw	ra,36(sp)
802056fc:	df000815 	stw	fp,32(sp)
80205700:	df000804 	addi	fp,sp,32
80205704:	e13ffb15 	stw	r4,-20(fp)
80205708:	e17ffc15 	stw	r5,-16(fp)
8020570c:	3007883a 	mov	r3,r6
80205710:	e1fffe15 	stw	r7,-8(fp)
80205714:	e0800217 	ldw	r2,8(fp)
80205718:	e0fffd05 	stb	r3,-12(fp)
8020571c:	e0bfff0d 	sth	r2,-4(fp)
    int i;
    bool bSuccess = TRUE;
80205720:	00800044 	movi	r2,1
80205724:	e0bff915 	stw	r2,-28(fp)
    //alt_u8 DeviceAddr, 
    alt_u8 ControlAddr = 0;
80205728:	e03ffa05 	stb	zero,-24(fp)
    
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
8020572c:	e17ffc17 	ldw	r5,-16(fp)
80205730:	e13ffb17 	ldw	r4,-20(fp)
80205734:	020584c0 	call	8020584c <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
80205738:	e0bffd03 	ldbu	r2,-12(fp)
8020573c:	10803fcc 	andi	r2,r2,255
80205740:	100d883a 	mov	r6,r2
80205744:	e17ffc17 	ldw	r5,-16(fp)
80205748:	e13ffb17 	ldw	r4,-20(fp)
8020574c:	02059500 	call	80205950 <i2c_write>
80205750:	1000011e 	bne	r2,zero,80205758 <I2C_MultipleRead+0x64>
        bSuccess = FALSE;
80205754:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
80205758:	e0bff917 	ldw	r2,-28(fp)
8020575c:	10000726 	beq	r2,zero,8020577c <I2C_MultipleRead+0x88>
80205760:	e0bffa03 	ldbu	r2,-24(fp)
80205764:	100d883a 	mov	r6,r2
80205768:	e17ffc17 	ldw	r5,-16(fp)
8020576c:	e13ffb17 	ldw	r4,-20(fp)
80205770:	02059500 	call	80205950 <i2c_write>
80205774:	1000011e 	bne	r2,zero,8020577c <I2C_MultipleRead+0x88>
        bSuccess = FALSE;
80205778:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }    
    if (bSuccess)        
8020577c:	e0bff917 	ldw	r2,-28(fp)
80205780:	10000326 	beq	r2,zero,80205790 <I2C_MultipleRead+0x9c>
        i2c_start(clk_base, data_base);  // restart
80205784:	e17ffc17 	ldw	r5,-16(fp)
80205788:	e13ffb17 	ldw	r4,-20(fp)
8020578c:	020584c0 	call	8020584c <i2c_start>
    DeviceAddr |= 1; // Read
80205790:	e0bffd03 	ldbu	r2,-12(fp)
80205794:	10800054 	ori	r2,r2,1
80205798:	e0bffd05 	stb	r2,-12(fp)
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
8020579c:	e0bff917 	ldw	r2,-28(fp)
802057a0:	10000826 	beq	r2,zero,802057c4 <I2C_MultipleRead+0xd0>
802057a4:	e0bffd03 	ldbu	r2,-12(fp)
802057a8:	10803fcc 	andi	r2,r2,255
802057ac:	100d883a 	mov	r6,r2
802057b0:	e17ffc17 	ldw	r5,-16(fp)
802057b4:	e13ffb17 	ldw	r4,-20(fp)
802057b8:	02059500 	call	80205950 <i2c_write>
802057bc:	1000011e 	bne	r2,zero,802057c4 <I2C_MultipleRead+0xd0>
        bSuccess = FALSE;
802057c0:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
802057c4:	e0bff917 	ldw	r2,-28(fp)
802057c8:	10001726 	beq	r2,zero,80205828 <I2C_MultipleRead+0x134>
        for(i=0;i<len && bSuccess;i++){
802057cc:	e03ff815 	stw	zero,-32(fp)
802057d0:	00001006 	br	80205814 <I2C_MultipleRead+0x120>
            i2c_read(clk_base, data_base, &szData[i], (i==(len-1))?FALSE:TRUE);  // read
802057d4:	e0bff817 	ldw	r2,-32(fp)
802057d8:	e0fffe17 	ldw	r3,-8(fp)
802057dc:	1889883a 	add	r4,r3,r2
802057e0:	e0bfff0b 	ldhu	r2,-4(fp)
802057e4:	10ffffc4 	addi	r3,r2,-1
802057e8:	e0bff817 	ldw	r2,-32(fp)
802057ec:	1884c03a 	cmpne	r2,r3,r2
802057f0:	10803fcc 	andi	r2,r2,255
802057f4:	100f883a 	mov	r7,r2
802057f8:	200d883a 	mov	r6,r4
802057fc:	e17ffc17 	ldw	r5,-16(fp)
80205800:	e13ffb17 	ldw	r4,-20(fp)
80205804:	0205a800 	call	80205a80 <i2c_read>
        bSuccess = FALSE;
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
        for(i=0;i<len && bSuccess;i++){
80205808:	e0bff817 	ldw	r2,-32(fp)
8020580c:	10800044 	addi	r2,r2,1
80205810:	e0bff815 	stw	r2,-32(fp)
80205814:	e0bfff0b 	ldhu	r2,-4(fp)
80205818:	e0fff817 	ldw	r3,-32(fp)
8020581c:	1880020e 	bge	r3,r2,80205828 <I2C_MultipleRead+0x134>
80205820:	e0bff917 	ldw	r2,-28(fp)
80205824:	103feb1e 	bne	r2,zero,802057d4 <__reset+0xfa1e57d4>
            i2c_read(clk_base, data_base, &szData[i], (i==(len-1))?FALSE:TRUE);  // read
        }            
    }        
    i2c_stop(clk_base, data_base);
80205828:	e17ffc17 	ldw	r5,-16(fp)
8020582c:	e13ffb17 	ldw	r4,-20(fp)
80205830:	02058d80 	call	802058d8 <i2c_stop>
    
    return bSuccess;    
80205834:	e0bff917 	ldw	r2,-28(fp)
    
}
80205838:	e037883a 	mov	sp,fp
8020583c:	dfc00117 	ldw	ra,4(sp)
80205840:	df000017 	ldw	fp,0(sp)
80205844:	dec00204 	addi	sp,sp,8
80205848:	f800283a 	ret

8020584c <i2c_start>:
///////////// Interncal function (i2cXXX) body //////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////////////////////////////


//SDA 1->0 while SCL=1
void i2c_start(alt_u32 clk_base, alt_u32 data_base){
8020584c:	defffc04 	addi	sp,sp,-16
80205850:	dfc00315 	stw	ra,12(sp)
80205854:	df000215 	stw	fp,8(sp)
80205858:	df000204 	addi	fp,sp,8
8020585c:	e13ffe15 	stw	r4,-8(fp)
80205860:	e17fff15 	stw	r5,-4(fp)
    
    // make sure it is in normal state
    SDA_DIR_OUT(data_base);  // data output enabled
80205864:	e0bfff17 	ldw	r2,-4(fp)
80205868:	10800104 	addi	r2,r2,4
8020586c:	1007883a 	mov	r3,r2
80205870:	00800044 	movi	r2,1
80205874:	18800035 	stwio	r2,0(r3)
    
    
    
    // start condition
    SDA_HIGH(data_base); // data high
80205878:	e0bfff17 	ldw	r2,-4(fp)
8020587c:	00c00044 	movi	r3,1
80205880:	10c00035 	stwio	r3,0(r2)
    SCL_HIGH(clk_base);
80205884:	e0bffe17 	ldw	r2,-8(fp)
80205888:	00c00044 	movi	r3,1
8020588c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;
80205890:	01000044 	movi	r4,1
80205894:	02149380 	call	80214938 <usleep>
     
    SDA_LOW(data_base); // data low
80205898:	e0bfff17 	ldw	r2,-4(fp)
8020589c:	0007883a 	mov	r3,zero
802058a0:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; 
802058a4:	01000044 	movi	r4,1
802058a8:	02149380 	call	80214938 <usleep>
    SCL_LOW(clk_base); // clock low
802058ac:	e0bffe17 	ldw	r2,-8(fp)
802058b0:	0007883a 	mov	r3,zero
802058b4:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;
802058b8:	01000044 	movi	r4,1
802058bc:	02149380 	call	80214938 <usleep>
}
802058c0:	0001883a 	nop
802058c4:	e037883a 	mov	sp,fp
802058c8:	dfc00117 	ldw	ra,4(sp)
802058cc:	df000017 	ldw	fp,0(sp)
802058d0:	dec00204 	addi	sp,sp,8
802058d4:	f800283a 	ret

802058d8 <i2c_stop>:

// SDA 0->1 while SCL=1
void i2c_stop(alt_u32 clk_base, alt_u32 data_base){
802058d8:	defffc04 	addi	sp,sp,-16
802058dc:	dfc00315 	stw	ra,12(sp)
802058e0:	df000215 	stw	fp,8(sp)
802058e4:	df000204 	addi	fp,sp,8
802058e8:	e13ffe15 	stw	r4,-8(fp)
802058ec:	e17fff15 	stw	r5,-4(fp)
    // assume SCL = 0
    
    SDA_DIR_OUT(data_base);  // data output enabled
802058f0:	e0bfff17 	ldw	r2,-4(fp)
802058f4:	10800104 	addi	r2,r2,4
802058f8:	1007883a 	mov	r3,r2
802058fc:	00800044 	movi	r2,1
80205900:	18800035 	stwio	r2,0(r3)
    SDA_LOW(data_base); // Data Low
80205904:	e0bfff17 	ldw	r2,-4(fp)
80205908:	0007883a 	mov	r3,zero
8020590c:	10c00035 	stwio	r3,0(r2)
    //SCL_DELAY; 
    SCL_HIGH(clk_base);  // clock high
80205910:	e0bffe17 	ldw	r2,-8(fp)
80205914:	00c00044 	movi	r3,1
80205918:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock high long delay
8020591c:	01000044 	movi	r4,1
80205920:	02149380 	call	80214938 <usleep>
    SDA_HIGH(data_base); // data high
80205924:	e0bfff17 	ldw	r2,-4(fp)
80205928:	00c00044 	movi	r3,1
8020592c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // data high delay
80205930:	01000044 	movi	r4,1
80205934:	02149380 	call	80214938 <usleep>
    

    
}
80205938:	0001883a 	nop
8020593c:	e037883a 	mov	sp,fp
80205940:	dfc00117 	ldw	ra,4(sp)
80205944:	df000017 	ldw	fp,0(sp)
80205948:	dec00204 	addi	sp,sp,8
8020594c:	f800283a 	ret

80205950 <i2c_write>:

bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data){ // return true if device response ack
80205950:	defff804 	addi	sp,sp,-32
80205954:	dfc00715 	stw	ra,28(sp)
80205958:	df000615 	stw	fp,24(sp)
8020595c:	df000604 	addi	fp,sp,24
80205960:	e13ffd15 	stw	r4,-12(fp)
80205964:	e17ffe15 	stw	r5,-8(fp)
80205968:	3005883a 	mov	r2,r6
8020596c:	e0bfff05 	stb	r2,-4(fp)
    alt_u8 Mask = 0x80;
80205970:	00bfe004 	movi	r2,-128
80205974:	e0bffa05 	stb	r2,-24(fp)
    bool bAck;
    int i;
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
80205978:	e0bffe17 	ldw	r2,-8(fp)
8020597c:	10800104 	addi	r2,r2,4
80205980:	1007883a 	mov	r3,r2
80205984:	00800044 	movi	r2,1
80205988:	18800035 	stwio	r2,0(r3)
    
    for(i=0;i<8;i++){
8020598c:	e03ffb15 	stw	zero,-20(fp)
80205990:	00001f06 	br	80205a10 <i2c_write+0xc0>
        SCL_LOW(clk_base);  // new, make sure data change at clk low
80205994:	e0bffd17 	ldw	r2,-12(fp)
80205998:	0007883a 	mov	r3,zero
8020599c:	10c00035 	stwio	r3,0(r2)
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
802059a0:	e0ffff03 	ldbu	r3,-4(fp)
802059a4:	e0bffa03 	ldbu	r2,-24(fp)
802059a8:	1884703a 	and	r2,r3,r2
802059ac:	10803fcc 	andi	r2,r2,255
802059b0:	10000426 	beq	r2,zero,802059c4 <i2c_write+0x74>
            SDA_HIGH(data_base);
802059b4:	e0bffe17 	ldw	r2,-8(fp)
802059b8:	00c00044 	movi	r3,1
802059bc:	10c00035 	stwio	r3,0(r2)
802059c0:	00000306 	br	802059d0 <i2c_write+0x80>
        }else{    
            SDA_LOW(data_base);
802059c4:	e0bffe17 	ldw	r2,-8(fp)
802059c8:	0007883a 	mov	r3,zero
802059cc:	10c00035 	stwio	r3,0(r2)
        }
        Mask >>= 1; // there is a delay in this command
802059d0:	e0bffa03 	ldbu	r2,-24(fp)
802059d4:	1004d07a 	srli	r2,r2,1
802059d8:	e0bffa05 	stb	r2,-24(fp)
        // clock high
        SCL_HIGH(clk_base);
802059dc:	e0bffd17 	ldw	r2,-12(fp)
802059e0:	00c00044 	movi	r3,1
802059e4:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
802059e8:	01000044 	movi	r4,1
802059ec:	02149380 	call	80214938 <usleep>
        SCL_LOW(clk_base);
802059f0:	e0bffd17 	ldw	r2,-12(fp)
802059f4:	0007883a 	mov	r3,zero
802059f8:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
802059fc:	01000044 	movi	r4,1
80205a00:	02149380 	call	80214938 <usleep>
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
    
    for(i=0;i<8;i++){
80205a04:	e0bffb17 	ldw	r2,-20(fp)
80205a08:	10800044 	addi	r2,r2,1
80205a0c:	e0bffb15 	stw	r2,-20(fp)
80205a10:	e0bffb17 	ldw	r2,-20(fp)
80205a14:	10800210 	cmplti	r2,r2,8
80205a18:	103fde1e 	bne	r2,zero,80205994 <__reset+0xfa1e5994>
        SCL_LOW(clk_base);
        SCL_DELAY;
    }
    
    //===== get ack
    SDA_DIR_IN(data_base);  // data read mode
80205a1c:	e0bffe17 	ldw	r2,-8(fp)
80205a20:	10800104 	addi	r2,r2,4
80205a24:	0007883a 	mov	r3,zero
80205a28:	10c00035 	stwio	r3,0(r2)
    //SCL_DELAY;
    // clock high
    SCL_HIGH(clk_base);  // clock high
80205a2c:	e0bffd17 	ldw	r2,-12(fp)
80205a30:	00c00044 	movi	r3,1
80205a34:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;  // clock high delay
80205a38:	01000044 	movi	r4,1
80205a3c:	02149380 	call	80214938 <usleep>
    bAck = SDA_READ(data_base)?FALSE:TRUE;  // get ack
80205a40:	e0bffe17 	ldw	r2,-8(fp)
80205a44:	10800037 	ldwio	r2,0(r2)
80205a48:	1005003a 	cmpeq	r2,r2,zero
80205a4c:	10803fcc 	andi	r2,r2,255
80205a50:	e0bffc15 	stw	r2,-16(fp)
    //SCL_DELAY;
    //SDA_DIR_OUT;
    SCL_LOW(clk_base); // clock low         
80205a54:	e0bffd17 	ldw	r2,-12(fp)
80205a58:	0007883a 	mov	r3,zero
80205a5c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
80205a60:	01000044 	movi	r4,1
80205a64:	02149380 	call	80214938 <usleep>
    return bAck;
80205a68:	e0bffc17 	ldw	r2,-16(fp)
}    
80205a6c:	e037883a 	mov	sp,fp
80205a70:	dfc00117 	ldw	ra,4(sp)
80205a74:	df000017 	ldw	fp,0(sp)
80205a78:	dec00204 	addi	sp,sp,8
80205a7c:	f800283a 	ret

80205a80 <i2c_read>:

void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck){ // return true if device response ack
80205a80:	defff804 	addi	sp,sp,-32
80205a84:	dfc00715 	stw	ra,28(sp)
80205a88:	df000615 	stw	fp,24(sp)
80205a8c:	df000604 	addi	fp,sp,24
80205a90:	e13ffc15 	stw	r4,-16(fp)
80205a94:	e17ffd15 	stw	r5,-12(fp)
80205a98:	e1bffe15 	stw	r6,-8(fp)
80205a9c:	e1ffff15 	stw	r7,-4(fp)
    alt_u8 Data=0;
80205aa0:	e03ffa05 	stb	zero,-24(fp)
    int i;
    
    // assume SCL = low
    
    SDA_DIR_IN(data_base);  // set data read mode
80205aa4:	e0bffd17 	ldw	r2,-12(fp)
80205aa8:	10800104 	addi	r2,r2,4
80205aac:	0007883a 	mov	r3,zero
80205ab0:	10c00035 	stwio	r3,0(r2)
    SCL_LOW(clk_base); // clock low
80205ab4:	e0bffc17 	ldw	r2,-16(fp)
80205ab8:	0007883a 	mov	r3,zero
80205abc:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
80205ac0:	01000044 	movi	r4,1
80205ac4:	02149380 	call	80214938 <usleep>

    for(i=0;i<8;i++){
80205ac8:	e03ffb15 	stw	zero,-20(fp)
80205acc:	00001606 	br	80205b28 <i2c_read+0xa8>
        Data <<= 1;
80205ad0:	e0bffa03 	ldbu	r2,-24(fp)
80205ad4:	1085883a 	add	r2,r2,r2
80205ad8:	e0bffa05 	stb	r2,-24(fp)
        SCL_HIGH(clk_base);  // clock high
80205adc:	e0bffc17 	ldw	r2,-16(fp)
80205ae0:	00c00044 	movi	r3,1
80205ae4:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
80205ae8:	01000044 	movi	r4,1
80205aec:	02149380 	call	80214938 <usleep>
        if (SDA_READ(data_base))  // read data   
80205af0:	e0bffd17 	ldw	r2,-12(fp)
80205af4:	10800037 	ldwio	r2,0(r2)
80205af8:	10000326 	beq	r2,zero,80205b08 <i2c_read+0x88>
            Data |= 0x01;
80205afc:	e0bffa03 	ldbu	r2,-24(fp)
80205b00:	10800054 	ori	r2,r2,1
80205b04:	e0bffa05 	stb	r2,-24(fp)
        SCL_LOW(clk_base);  // clock log  
80205b08:	e0bffc17 	ldw	r2,-16(fp)
80205b0c:	0007883a 	mov	r3,zero
80205b10:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
80205b14:	01000044 	movi	r4,1
80205b18:	02149380 	call	80214938 <usleep>
    
    SDA_DIR_IN(data_base);  // set data read mode
    SCL_LOW(clk_base); // clock low
    SCL_DELAY; // clock low delay

    for(i=0;i<8;i++){
80205b1c:	e0bffb17 	ldw	r2,-20(fp)
80205b20:	10800044 	addi	r2,r2,1
80205b24:	e0bffb15 	stw	r2,-20(fp)
80205b28:	e0bffb17 	ldw	r2,-20(fp)
80205b2c:	10800210 	cmplti	r2,r2,8
80205b30:	103fe71e 	bne	r2,zero,80205ad0 <__reset+0xfa1e5ad0>
        SCL_LOW(clk_base);  // clock log  
        SCL_DELAY;
    }
    
    // send ACK
    SCL_LOW(clk_base);  // new, make sure data change at clk low
80205b34:	e0bffc17 	ldw	r2,-16(fp)
80205b38:	0007883a 	mov	r3,zero
80205b3c:	10c00035 	stwio	r3,0(r2)
    SDA_DIR_OUT(data_base);  // set data write mode
80205b40:	e0bffd17 	ldw	r2,-12(fp)
80205b44:	10800104 	addi	r2,r2,4
80205b48:	1007883a 	mov	r3,r2
80205b4c:	00800044 	movi	r2,1
80205b50:	18800035 	stwio	r2,0(r3)
    if (bAck)
80205b54:	e0bfff17 	ldw	r2,-4(fp)
80205b58:	10000426 	beq	r2,zero,80205b6c <i2c_read+0xec>
        SDA_LOW(data_base);
80205b5c:	e0bffd17 	ldw	r2,-12(fp)
80205b60:	0007883a 	mov	r3,zero
80205b64:	10c00035 	stwio	r3,0(r2)
80205b68:	00000306 	br	80205b78 <i2c_read+0xf8>
    else
        SDA_HIGH(data_base);
80205b6c:	e0bffd17 	ldw	r2,-12(fp)
80205b70:	00c00044 	movi	r3,1
80205b74:	10c00035 	stwio	r3,0(r2)
    SCL_HIGH(clk_base); // clock high
80205b78:	e0bffc17 	ldw	r2,-16(fp)
80205b7c:	00c00044 	movi	r3,1
80205b80:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock high  delay
80205b84:	01000044 	movi	r4,1
80205b88:	02149380 	call	80214938 <usleep>
    SCL_LOW(clk_base); // clock low
80205b8c:	e0bffc17 	ldw	r2,-16(fp)
80205b90:	0007883a 	mov	r3,zero
80205b94:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
80205b98:	01000044 	movi	r4,1
80205b9c:	02149380 	call	80214938 <usleep>
    SDA_LOW(data_base);  // data low
80205ba0:	e0bffd17 	ldw	r2,-12(fp)
80205ba4:	0007883a 	mov	r3,zero
80205ba8:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // data low delay
80205bac:	01000044 	movi	r4,1
80205bb0:	02149380 	call	80214938 <usleep>
//    SDA_DIR_IN;  // set data read mode
    
    *pData = Data;
80205bb4:	e0bffe17 	ldw	r2,-8(fp)
80205bb8:	e0fffa03 	ldbu	r3,-24(fp)
80205bbc:	10c00005 	stb	r3,0(r2)
}
80205bc0:	0001883a 	nop
80205bc4:	e037883a 	mov	sp,fp
80205bc8:	dfc00117 	ldw	ra,4(sp)
80205bcc:	df000017 	ldw	fp,0(sp)
80205bd0:	dec00204 	addi	sp,sp,8
80205bd4:	f800283a 	ret

80205bd8 <msgdma_write_extended_descriptor>:
/*
 * This function is used for writing extended descriptors to the dispatcher.  
 It handles only 32-bit descriptors.
 */
static int msgdma_write_extended_descriptor(alt_u32 *csr_base,
		alt_u32 *descriptor_base, alt_msgdma_extended_descriptor *descriptor) {
80205bd8:	defffc04 	addi	sp,sp,-16
80205bdc:	df000315 	stw	fp,12(sp)
80205be0:	df000304 	addi	fp,sp,12
80205be4:	e13ffd15 	stw	r4,-12(fp)
80205be8:	e17ffe15 	stw	r5,-8(fp)
80205bec:	e1bfff15 	stw	r6,-4(fp)
	if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) &
80205bf0:	e0bffd17 	ldw	r2,-12(fp)
80205bf4:	10800037 	ldwio	r2,0(r2)
80205bf8:	1080010c 	andi	r2,r2,4
80205bfc:	10000226 	beq	r2,zero,80205c08 <msgdma_write_extended_descriptor+0x30>
	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
		/*at least one descriptor buffer is full, returning so that this function
		 is non-blocking*/
		return -ENOSPC;
80205c00:	00bff904 	movi	r2,-28
80205c04:	00003d06 	br	80205cfc <msgdma_write_extended_descriptor+0x124>
	}

	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(descriptor_base,
80205c08:	e0bfff17 	ldw	r2,-4(fp)
80205c0c:	10800017 	ldw	r2,0(r2)
80205c10:	1007883a 	mov	r3,r2
80205c14:	e0bffe17 	ldw	r2,-8(fp)
80205c18:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->read_address_low);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(descriptor_base,
80205c1c:	e0bffe17 	ldw	r2,-8(fp)
80205c20:	10800104 	addi	r2,r2,4
80205c24:	e0ffff17 	ldw	r3,-4(fp)
80205c28:	18c00117 	ldw	r3,4(r3)
80205c2c:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->write_address_low);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(descriptor_base,
80205c30:	e0bffe17 	ldw	r2,-8(fp)
80205c34:	10800204 	addi	r2,r2,8
80205c38:	e0ffff17 	ldw	r3,-4(fp)
80205c3c:	18c00217 	ldw	r3,8(r3)
80205c40:	10c00035 	stwio	r3,0(r2)
			descriptor->transfer_length);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(descriptor_base,
80205c44:	e0bffe17 	ldw	r2,-8(fp)
80205c48:	10800304 	addi	r2,r2,12
80205c4c:	e0ffff17 	ldw	r3,-4(fp)
80205c50:	18c0030b 	ldhu	r3,12(r3)
80205c54:	18ffffcc 	andi	r3,r3,65535
80205c58:	10c0002d 	sthio	r3,0(r2)
			descriptor->sequence_number);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST(descriptor_base,
80205c5c:	e0bffe17 	ldw	r2,-8(fp)
80205c60:	10800384 	addi	r2,r2,14
80205c64:	e0ffff17 	ldw	r3,-4(fp)
80205c68:	18c00383 	ldbu	r3,14(r3)
80205c6c:	18c03fcc 	andi	r3,r3,255
80205c70:	10c00025 	stbio	r3,0(r2)
			descriptor->read_burst_count);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST(descriptor_base,
80205c74:	e0bffe17 	ldw	r2,-8(fp)
80205c78:	108003c4 	addi	r2,r2,15
80205c7c:	e0ffff17 	ldw	r3,-4(fp)
80205c80:	18c003c3 	ldbu	r3,15(r3)
80205c84:	18c03fcc 	andi	r3,r3,255
80205c88:	10c00025 	stbio	r3,0(r2)
			descriptor->write_burst_count);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE(descriptor_base,
80205c8c:	e0bffe17 	ldw	r2,-8(fp)
80205c90:	10800404 	addi	r2,r2,16
80205c94:	e0ffff17 	ldw	r3,-4(fp)
80205c98:	18c0040b 	ldhu	r3,16(r3)
80205c9c:	18ffffcc 	andi	r3,r3,65535
80205ca0:	10c0002d 	sthio	r3,0(r2)
			descriptor->read_stride);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE(descriptor_base,
80205ca4:	e0bffe17 	ldw	r2,-8(fp)
80205ca8:	10800484 	addi	r2,r2,18
80205cac:	e0ffff17 	ldw	r3,-4(fp)
80205cb0:	18c0048b 	ldhu	r3,18(r3)
80205cb4:	18ffffcc 	andi	r3,r3,65535
80205cb8:	10c0002d 	sthio	r3,0(r2)
			descriptor->write_stride);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH(descriptor_base,
80205cbc:	e0bffe17 	ldw	r2,-8(fp)
80205cc0:	10800504 	addi	r2,r2,20
80205cc4:	e0ffff17 	ldw	r3,-4(fp)
80205cc8:	18c00517 	ldw	r3,20(r3)
80205ccc:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->read_address_high);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH(descriptor_base,
80205cd0:	e0bffe17 	ldw	r2,-8(fp)
80205cd4:	10800604 	addi	r2,r2,24
80205cd8:	e0ffff17 	ldw	r3,-4(fp)
80205cdc:	18c00617 	ldw	r3,24(r3)
80205ce0:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->write_address_high);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED(descriptor_base,
80205ce4:	e0bffe17 	ldw	r2,-8(fp)
80205ce8:	10800704 	addi	r2,r2,28
80205cec:	e0ffff17 	ldw	r3,-4(fp)
80205cf0:	18c00717 	ldw	r3,28(r3)
80205cf4:	10c00035 	stwio	r3,0(r2)
			descriptor->control);
	return 0;
80205cf8:	0005883a 	mov	r2,zero
}
80205cfc:	e037883a 	mov	sp,fp
80205d00:	df000017 	ldw	fp,0(sp)
80205d04:	dec00104 	addi	sp,sp,4
80205d08:	f800283a 	ret

80205d0c <msgdma_construct_extended_descriptor>:
static int msgdma_construct_extended_descriptor(alt_msgdma_dev *dev,
		alt_msgdma_extended_descriptor *descriptor, alt_u32 *read_address,
		alt_u32 *write_address, alt_u32 length, alt_u32 control,
		alt_u32 *read_address_high, alt_u32 *write_address_high,
		alt_u16 sequence_number, alt_u8 read_burst_count,
		alt_u8 write_burst_count, alt_u16 read_stride, alt_u16 write_stride) {
80205d0c:	defff604 	addi	sp,sp,-40
80205d10:	df000915 	stw	fp,36(sp)
80205d14:	df000904 	addi	fp,sp,36
80205d18:	e13ff715 	stw	r4,-36(fp)
80205d1c:	e17ff815 	stw	r5,-32(fp)
80205d20:	e1bff915 	stw	r6,-28(fp)
80205d24:	e1fffa15 	stw	r7,-24(fp)
80205d28:	e1800517 	ldw	r6,20(fp)
80205d2c:	e1400617 	ldw	r5,24(fp)
80205d30:	e1000717 	ldw	r4,28(fp)
80205d34:	e0c00817 	ldw	r3,32(fp)
80205d38:	e0800917 	ldw	r2,36(fp)
80205d3c:	e1bffb0d 	sth	r6,-20(fp)
80205d40:	e17ffc05 	stb	r5,-16(fp)
80205d44:	e13ffd05 	stb	r4,-12(fp)
80205d48:	e0fffe0d 	sth	r3,-8(fp)
80205d4c:	e0bfff0d 	sth	r2,-4(fp)
	if (dev->max_byte < length || dev->max_stride < read_stride
80205d50:	e0bff717 	ldw	r2,-36(fp)
80205d54:	10c01217 	ldw	r3,72(r2)
80205d58:	e0800117 	ldw	r2,4(fp)
80205d5c:	18801936 	bltu	r3,r2,80205dc4 <msgdma_construct_extended_descriptor+0xb8>
80205d60:	e13ff717 	ldw	r4,-36(fp)
80205d64:	20801317 	ldw	r2,76(r4)
80205d68:	20c01417 	ldw	r3,80(r4)
80205d6c:	e13ffe0b 	ldhu	r4,-8(fp)
80205d70:	213fffcc 	andi	r4,r4,65535
80205d74:	2015883a 	mov	r10,r4
80205d78:	0017883a 	mov	r11,zero
80205d7c:	1ac01136 	bltu	r3,r11,80205dc4 <msgdma_construct_extended_descriptor+0xb8>
80205d80:	58c0011e 	bne	r11,r3,80205d88 <msgdma_construct_extended_descriptor+0x7c>
80205d84:	12800f36 	bltu	r2,r10,80205dc4 <msgdma_construct_extended_descriptor+0xb8>
			|| dev->max_stride < write_stride || dev->enhanced_features != 1) {
80205d88:	e13ff717 	ldw	r4,-36(fp)
80205d8c:	20801317 	ldw	r2,76(r4)
80205d90:	20c01417 	ldw	r3,80(r4)
80205d94:	e13fff0b 	ldhu	r4,-4(fp)
80205d98:	213fffcc 	andi	r4,r4,65535
80205d9c:	2011883a 	mov	r8,r4
80205da0:	0013883a 	mov	r9,zero
80205da4:	1a400736 	bltu	r3,r9,80205dc4 <msgdma_construct_extended_descriptor+0xb8>
80205da8:	48c0011e 	bne	r9,r3,80205db0 <msgdma_construct_extended_descriptor+0xa4>
80205dac:	12000536 	bltu	r2,r8,80205dc4 <msgdma_construct_extended_descriptor+0xb8>
80205db0:	e0bff717 	ldw	r2,-36(fp)
80205db4:	10801703 	ldbu	r2,92(r2)
80205db8:	10803fcc 	andi	r2,r2,255
80205dbc:	10800060 	cmpeqi	r2,r2,1
80205dc0:	1000021e 	bne	r2,zero,80205dcc <msgdma_construct_extended_descriptor+0xc0>
		return -EINVAL;
80205dc4:	00bffa84 	movi	r2,-22
80205dc8:	00002306 	br	80205e58 <msgdma_construct_extended_descriptor+0x14c>
	}

	descriptor->read_address_low = read_address;
80205dcc:	e0bff817 	ldw	r2,-32(fp)
80205dd0:	e0fff917 	ldw	r3,-28(fp)
80205dd4:	10c00015 	stw	r3,0(r2)
	descriptor->write_address_low = write_address;
80205dd8:	e0bff817 	ldw	r2,-32(fp)
80205ddc:	e0fffa17 	ldw	r3,-24(fp)
80205de0:	10c00115 	stw	r3,4(r2)
	descriptor->transfer_length = length;
80205de4:	e0bff817 	ldw	r2,-32(fp)
80205de8:	e0c00117 	ldw	r3,4(fp)
80205dec:	10c00215 	stw	r3,8(r2)
	descriptor->sequence_number = sequence_number;
80205df0:	e0bff817 	ldw	r2,-32(fp)
80205df4:	e0fffb0b 	ldhu	r3,-20(fp)
80205df8:	10c0030d 	sth	r3,12(r2)
	descriptor->read_burst_count = read_burst_count;
80205dfc:	e0bff817 	ldw	r2,-32(fp)
80205e00:	e0fffc03 	ldbu	r3,-16(fp)
80205e04:	10c00385 	stb	r3,14(r2)
	descriptor->write_burst_count = write_burst_count;
80205e08:	e0bff817 	ldw	r2,-32(fp)
80205e0c:	e0fffd03 	ldbu	r3,-12(fp)
80205e10:	10c003c5 	stb	r3,15(r2)
	descriptor->read_stride = read_stride;
80205e14:	e0bff817 	ldw	r2,-32(fp)
80205e18:	e0fffe0b 	ldhu	r3,-8(fp)
80205e1c:	10c0040d 	sth	r3,16(r2)
	descriptor->write_stride = write_stride;
80205e20:	e0bff817 	ldw	r2,-32(fp)
80205e24:	e0ffff0b 	ldhu	r3,-4(fp)
80205e28:	10c0048d 	sth	r3,18(r2)
	descriptor->read_address_high = read_address_high;
80205e2c:	e0bff817 	ldw	r2,-32(fp)
80205e30:	e0c00317 	ldw	r3,12(fp)
80205e34:	10c00515 	stw	r3,20(r2)
	descriptor->write_address_high = write_address_high;
80205e38:	e0bff817 	ldw	r2,-32(fp)
80205e3c:	e0c00417 	ldw	r3,16(fp)
80205e40:	10c00615 	stw	r3,24(r2)
	descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
80205e44:	e0800217 	ldw	r2,8(fp)
80205e48:	10e00034 	orhi	r3,r2,32768
80205e4c:	e0bff817 	ldw	r2,-32(fp)
80205e50:	10c00715 	stw	r3,28(r2)

	return 0;
80205e54:	0005883a 	mov	r2,zero

}
80205e58:	e037883a 	mov	sp,fp
80205e5c:	df000017 	ldw	fp,0(sp)
80205e60:	dec00104 	addi	sp,sp,4
80205e64:	f800283a 	ret

80205e68 <msgdma_descriptor_async_transfer>:
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
static int msgdma_descriptor_async_transfer(alt_msgdma_dev *dev,
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
80205e68:	defff004 	addi	sp,sp,-64
80205e6c:	dfc00f15 	stw	ra,60(sp)
80205e70:	df000e15 	stw	fp,56(sp)
80205e74:	df000e04 	addi	fp,sp,56
80205e78:	e13ffd15 	stw	r4,-12(fp)
80205e7c:	e17ffe15 	stw	r5,-8(fp)
80205e80:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 control = 0;
80205e84:	e03ff315 	stw	zero,-52(fp)
	alt_irq_context context = 0;
80205e88:	e03ff415 	stw	zero,-48(fp)
	alt_u16 counter = 0;
80205e8c:	e03ff20d 	sth	zero,-56(fp)
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
80205e90:	e0bffd17 	ldw	r2,-12(fp)
80205e94:	10800317 	ldw	r2,12(r2)
80205e98:	10800204 	addi	r2,r2,8
80205e9c:	10800037 	ldwio	r2,0(r2)
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
	alt_u32 control = 0;
	alt_irq_context context = 0;
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
80205ea0:	10bfffcc 	andi	r2,r2,65535
80205ea4:	e0bff515 	stw	r2,-44(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
80205ea8:	e0bffd17 	ldw	r2,-12(fp)
80205eac:	10800317 	ldw	r2,12(r2)
80205eb0:	10800204 	addi	r2,r2,8
80205eb4:	10800037 	ldwio	r2,0(r2)
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
80205eb8:	1004d43a 	srli	r2,r2,16
80205ebc:	e0bff615 	stw	r2,-40(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
80205ec0:	e0bffd17 	ldw	r2,-12(fp)
80205ec4:	10800917 	ldw	r2,36(r2)
80205ec8:	e0fff617 	ldw	r3,-40(fp)
80205ecc:	1880042e 	bgeu	r3,r2,80205ee0 <msgdma_descriptor_async_transfer+0x78>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
80205ed0:	e0bffd17 	ldw	r2,-12(fp)
80205ed4:	10800917 	ldw	r2,36(r2)
80205ed8:	e0fff517 	ldw	r3,-44(fp)
80205edc:	18800236 	bltu	r3,r2,80205ee8 <msgdma_descriptor_async_transfer+0x80>
		/*at least one write or read FIFO descriptor buffer is full,
		 returning so that this function is non-blocking*/
		return -ENOSPC;
80205ee0:	00bff904 	movi	r2,-28
80205ee4:	00007706 	br	802060c4 <msgdma_descriptor_async_transfer+0x25c>
	ALT_SEM_PEND(dev->regs_lock, 0);

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* stop issuing more descriptors */
	control = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
80205ee8:	00800804 	movi	r2,32
80205eec:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80205ef0:	0005303a 	rdctl	r2,status
80205ef4:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80205ef8:	e0fff717 	ldw	r3,-36(fp)
80205efc:	00bfff84 	movi	r2,-2
80205f00:	1884703a 	and	r2,r3,r2
80205f04:	1001703a 	wrctl	status,r2
  
  return context;
80205f08:	e0bff717 	ldw	r2,-36(fp)
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
80205f0c:	e0bff415 	stw	r2,-48(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80205f10:	e0bffd17 	ldw	r2,-12(fp)
80205f14:	10800317 	ldw	r2,12(r2)
80205f18:	10800104 	addi	r2,r2,4
80205f1c:	e0fff317 	ldw	r3,-52(fp)
80205f20:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
80205f24:	e0bffd17 	ldw	r2,-12(fp)
80205f28:	10800317 	ldw	r2,12(r2)
80205f2c:	e0fffd17 	ldw	r3,-12(fp)
80205f30:	18c00317 	ldw	r3,12(r3)
80205f34:	18c00037 	ldwio	r3,0(r3)
80205f38:	10c00035 	stwio	r3,0(r2)
80205f3c:	e0bff417 	ldw	r2,-48(fp)
80205f40:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80205f44:	e0bffc17 	ldw	r2,-16(fp)
80205f48:	1001703a 	wrctl	status,r2
			IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

	if (NULL != standard_desc && NULL == extended_desc) {
80205f4c:	e0bffe17 	ldw	r2,-8(fp)
80205f50:	10000526 	beq	r2,zero,80205f68 <msgdma_descriptor_async_transfer+0x100>
80205f54:	e0bfff17 	ldw	r2,-4(fp)
80205f58:	1000031e 	bne	r2,zero,80205f68 <msgdma_descriptor_async_transfer+0x100>
		counter = 0; /* reset counter */
80205f5c:	e03ff20d 	sth	zero,-56(fp)
		 * registers semaphore so that other threads can access the
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
80205f60:	00bff084 	movi	r2,-62
80205f64:	00005706 	br	802060c4 <msgdma_descriptor_async_transfer+0x25c>
	} else if (NULL == standard_desc && NULL != extended_desc) {
80205f68:	e0bffe17 	ldw	r2,-8(fp)
80205f6c:	1000181e 	bne	r2,zero,80205fd0 <msgdma_descriptor_async_transfer+0x168>
80205f70:	e0bfff17 	ldw	r2,-4(fp)
80205f74:	10001626 	beq	r2,zero,80205fd0 <msgdma_descriptor_async_transfer+0x168>
		counter = 0; /* reset counter */
80205f78:	e03ff20d 	sth	zero,-56(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
80205f7c:	00000a06 	br	80205fa8 <msgdma_descriptor_async_transfer+0x140>
				!= msgdma_write_extended_descriptor(dev->csr_base,
						dev->descriptor_base, extended_desc)) {
			alt_busy_sleep(1); /* delay 1us */
80205f80:	01000044 	movi	r4,1
80205f84:	02132140 	call	80213214 <alt_busy_sleep>
			if (5000 <= counter) /* time_out if waiting longer than 5 msec */
80205f88:	e0bff20b 	ldhu	r2,-56(fp)
80205f8c:	1084e230 	cmpltui	r2,r2,5000
80205f90:	1000021e 	bne	r2,zero,80205f9c <msgdma_descriptor_async_transfer+0x134>
				 * registers semaphore so that other threads can access the
				 * registers.
				 */
				ALT_SEM_POST(dev->regs_lock);

				return -ETIME;
80205f94:	00bff084 	movi	r2,-62
80205f98:	00004a06 	br	802060c4 <msgdma_descriptor_async_transfer+0x25c>
			}
			counter++;
80205f9c:	e0bff20b 	ldhu	r2,-56(fp)
80205fa0:	10800044 	addi	r2,r2,1
80205fa4:	e0bff20d 	sth	r2,-56(fp)
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
				!= msgdma_write_extended_descriptor(dev->csr_base,
80205fa8:	e0bffd17 	ldw	r2,-12(fp)
80205fac:	10c00317 	ldw	r3,12(r2)
80205fb0:	e0bffd17 	ldw	r2,-12(fp)
80205fb4:	10800417 	ldw	r2,16(r2)
80205fb8:	e1bfff17 	ldw	r6,-4(fp)
80205fbc:	100b883a 	mov	r5,r2
80205fc0:	1809883a 	mov	r4,r3
80205fc4:	0205bd80 	call	80205bd8 <msgdma_write_extended_descriptor>
		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
80205fc8:	103fed1e 	bne	r2,zero,80205f80 <__reset+0xfa1e5f80>
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
80205fcc:	00000206 	br	80205fd8 <msgdma_descriptor_async_transfer+0x170>
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		/* operation not permitted due to descriptor type conflict */
		return -EPERM;
80205fd0:	00bfffc4 	movi	r2,-1
80205fd4:	00003b06 	br	802060c4 <msgdma_descriptor_async_transfer+0x25c>
	 * If a callback routine has been previously registered which will be
	 * called from the msgdma ISR. Set up controller to:
	 *  - Run
	 *  - Stop on an error with any particular descriptor
	 */
	if (dev->callback) {
80205fd8:	e0bffd17 	ldw	r2,-12(fp)
80205fdc:	10800b17 	ldw	r2,44(r2)
80205fe0:	10001c26 	beq	r2,zero,80206054 <msgdma_descriptor_async_transfer+0x1ec>

		control |= (dev->control |
80205fe4:	e0bffd17 	ldw	r2,-12(fp)
80205fe8:	10c00d17 	ldw	r3,52(r2)
80205fec:	e0bff317 	ldw	r2,-52(fp)
80205ff0:	1884b03a 	or	r2,r3,r2
80205ff4:	10800514 	ori	r2,r2,20
80205ff8:	e0bff315 	stw	r2,-52(fp)
		ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
		ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
80205ffc:	e0fff317 	ldw	r3,-52(fp)
80206000:	00bff7c4 	movi	r2,-33
80206004:	1884703a 	and	r2,r3,r2
80206008:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020600c:	0005303a 	rdctl	r2,status
80206010:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80206014:	e0fff917 	ldw	r3,-28(fp)
80206018:	00bfff84 	movi	r2,-2
8020601c:	1884703a 	and	r2,r3,r2
80206020:	1001703a 	wrctl	status,r2
  
  return context;
80206024:	e0bff917 	ldw	r2,-28(fp)
		/* making sure the read-modify-write below can't be pre-empted */
		context = alt_irq_disable_all();
80206028:	e0bff415 	stw	r2,-48(fp)
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
8020602c:	e0bffd17 	ldw	r2,-12(fp)
80206030:	10800317 	ldw	r2,12(r2)
80206034:	10800104 	addi	r2,r2,4
80206038:	e0fff317 	ldw	r3,-52(fp)
8020603c:	10c00035 	stwio	r3,0(r2)
80206040:	e0bff417 	ldw	r2,-48(fp)
80206044:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80206048:	e0bffb17 	ldw	r2,-20(fp)
8020604c:	1001703a 	wrctl	status,r2
80206050:	00001b06 	br	802060c0 <msgdma_descriptor_async_transfer+0x258>
	 *   - Run
	 *   - Stop on an error with any particular descriptor
	 *   - Disable interrupt generation
	 */
	else {
		control |= (dev->control |
80206054:	e0bffd17 	ldw	r2,-12(fp)
80206058:	10c00d17 	ldw	r3,52(r2)
8020605c:	e0bff317 	ldw	r2,-52(fp)
80206060:	1884b03a 	or	r2,r3,r2
80206064:	10800114 	ori	r2,r2,4
80206068:	e0bff315 	stw	r2,-52(fp)
		ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
		control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK)
8020606c:	e0fff317 	ldw	r3,-52(fp)
80206070:	00bff3c4 	movi	r2,-49
80206074:	1884703a 	and	r2,r3,r2
80206078:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020607c:	0005303a 	rdctl	r2,status
80206080:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80206084:	e0fffa17 	ldw	r3,-24(fp)
80206088:	00bfff84 	movi	r2,-2
8020608c:	1884703a 	and	r2,r3,r2
80206090:	1001703a 	wrctl	status,r2
  
  return context;
80206094:	e0bffa17 	ldw	r2,-24(fp)
				& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		/* making sure the read-modify-write below can't be pre-empted */
		context = alt_irq_disable_all();
80206098:	e0bff415 	stw	r2,-48(fp)
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
8020609c:	e0bffd17 	ldw	r2,-12(fp)
802060a0:	10800317 	ldw	r2,12(r2)
802060a4:	10800104 	addi	r2,r2,4
802060a8:	e0fff317 	ldw	r3,-52(fp)
802060ac:	10c00035 	stwio	r3,0(r2)
802060b0:	e0bff417 	ldw	r2,-48(fp)
802060b4:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802060b8:	e0bff817 	ldw	r2,-32(fp)
802060bc:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
	 * semaphore so that other threads can access the registers.
	 */
	ALT_SEM_POST(dev->regs_lock);

	return 0;
802060c0:	0005883a 	mov	r2,zero
}
802060c4:	e037883a 	mov	sp,fp
802060c8:	dfc00117 	ldw	ra,4(sp)
802060cc:	df000017 	ldw	fp,0(sp)
802060d0:	dec00204 	addi	sp,sp,8
802060d4:	f800283a 	ret

802060d8 <msgdma_descriptor_sync_transfer>:
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
static int msgdma_descriptor_sync_transfer(alt_msgdma_dev *dev,
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
802060d8:	defff004 	addi	sp,sp,-64
802060dc:	dfc00f15 	stw	ra,60(sp)
802060e0:	df000e15 	stw	fp,56(sp)
802060e4:	df000e04 	addi	fp,sp,56
802060e8:	e13ffd15 	stw	r4,-12(fp)
802060ec:	e17ffe15 	stw	r5,-8(fp)
802060f0:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 control = 0;
802060f4:	e03ff615 	stw	zero,-40(fp)
	alt_irq_context context = 0;
802060f8:	e03ff715 	stw	zero,-36(fp)
	alt_u32 csr_status = 0;
802060fc:	e03ff215 	stw	zero,-56(fp)
	alt_u16 counter = 0;
80206100:	e03ff30d 	sth	zero,-52(fp)
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
80206104:	e0bffd17 	ldw	r2,-12(fp)
80206108:	10800317 	ldw	r2,12(r2)
8020610c:	10800204 	addi	r2,r2,8
80206110:	10800037 	ldwio	r2,0(r2)
		alt_msgdma_extended_descriptor *extended_desc) {
	alt_u32 control = 0;
	alt_irq_context context = 0;
	alt_u32 csr_status = 0;
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
80206114:	10bfffcc 	andi	r2,r2,65535
80206118:	e0bff415 	stw	r2,-48(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
8020611c:	e0bffd17 	ldw	r2,-12(fp)
80206120:	10800317 	ldw	r2,12(r2)
80206124:	10800204 	addi	r2,r2,8
80206128:	10800037 	ldwio	r2,0(r2)
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
8020612c:	1004d43a 	srli	r2,r2,16
80206130:	e0bff515 	stw	r2,-44(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;
	alt_u32 error = ALTERA_MSGDMA_CSR_STOPPED_ON_ERROR_MASK |
80206134:	00807804 	movi	r2,480
80206138:	e0bff815 	stw	r2,-32(fp)
	ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
	ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
	ALTERA_MSGDMA_CSR_RESET_STATE_MASK;

	/* Wait for available FIFO buffer to store new descriptor*/
	while ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
8020613c:	00001606 	br	80206198 <msgdma_descriptor_sync_transfer+0xc0>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
		alt_busy_sleep(1); /* delay 1us */
80206140:	01000044 	movi	r4,1
80206144:	02132140 	call	80213214 <alt_busy_sleep>
#if DEBUG_ON
	if ( xDefaults.usiDebugLevel <= dlCriticalOnly ) {
		fprintf(fp,"\n-- DMA can't write in the descriptor \n ");
	}
#endif
		if (5000 <= counter) /* time_out if waiting longer than 5 msec */
80206148:	e0bff30b 	ldhu	r2,-52(fp)
8020614c:	1084e230 	cmpltui	r2,r2,5000
80206150:	1000021e 	bne	r2,zero,8020615c <msgdma_descriptor_sync_transfer+0x84>
#if DEBUG_ON
	if ( xDefaults.usiDebugLevel <= dlCriticalOnly ) {
		debug(fp, "time out after 5 msec while waiting free FIFO buffer for storing descriptor\n");
	}
#endif
			return -ETIME;
80206154:	00bff084 	movi	r2,-62
80206158:	00009906 	br	802063c0 <msgdma_descriptor_sync_transfer+0x2e8>
		}
		counter++;
8020615c:	e0bff30b 	ldhu	r2,-52(fp)
80206160:	10800044 	addi	r2,r2,1
80206164:	e0bff30d 	sth	r2,-52(fp)
		fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
80206168:	e0bffd17 	ldw	r2,-12(fp)
8020616c:	10800317 	ldw	r2,12(r2)
80206170:	10800204 	addi	r2,r2,8
80206174:	10800037 	ldwio	r2,0(r2)
	}
#endif
			return -ETIME;
		}
		counter++;
		fifo_read_fill_level = (
80206178:	10bfffcc 	andi	r2,r2,65535
8020617c:	e0bff415 	stw	r2,-48(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
		fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
80206180:	e0bffd17 	ldw	r2,-12(fp)
80206184:	10800317 	ldw	r2,12(r2)
80206188:	10800204 	addi	r2,r2,8
8020618c:	10800037 	ldwio	r2,0(r2)
		counter++;
		fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
		fifo_write_fill_level = (
80206190:	1004d43a 	srli	r2,r2,16
80206194:	e0bff515 	stw	r2,-44(fp)
	ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
	ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
	ALTERA_MSGDMA_CSR_RESET_STATE_MASK;

	/* Wait for available FIFO buffer to store new descriptor*/
	while ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
80206198:	e0bffd17 	ldw	r2,-12(fp)
8020619c:	10800917 	ldw	r2,36(r2)
802061a0:	e0fff517 	ldw	r3,-44(fp)
802061a4:	18bfe62e 	bgeu	r3,r2,80206140 <__reset+0xfa1e6140>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
802061a8:	e0bffd17 	ldw	r2,-12(fp)
802061ac:	10800917 	ldw	r2,36(r2)
802061b0:	e0fff417 	ldw	r3,-48(fp)
802061b4:	18bfe22e 	bgeu	r3,r2,80206140 <__reset+0xfa1e6140>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802061b8:	0005303a 	rdctl	r2,status
802061bc:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802061c0:	e0fffc17 	ldw	r3,-16(fp)
802061c4:	00bfff84 	movi	r2,-2
802061c8:	1884703a 	and	r2,r3,r2
802061cc:	1001703a 	wrctl	status,r2
  
  return context;
802061d0:	e0bffc17 	ldw	r2,-16(fp)
	ALT_SEM_PEND(dev->regs_lock, 0);

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
802061d4:	e0bff715 	stw	r2,-36(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
802061d8:	e0bffd17 	ldw	r2,-12(fp)
802061dc:	10800317 	ldw	r2,12(r2)
802061e0:	10800104 	addi	r2,r2,4
802061e4:	00c00804 	movi	r3,32
802061e8:	10c00035 	stwio	r3,0(r2)
			ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
802061ec:	e0bffd17 	ldw	r2,-12(fp)
802061f0:	10800317 	ldw	r2,12(r2)
802061f4:	e0fffd17 	ldw	r3,-12(fp)
802061f8:	18c00317 	ldw	r3,12(r3)
802061fc:	18c00037 	ldwio	r3,0(r3)
80206200:	10c00035 	stwio	r3,0(r2)
			IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

	if (NULL != standard_desc && NULL == extended_desc) {
80206204:	e0bffe17 	ldw	r2,-8(fp)
80206208:	10000526 	beq	r2,zero,80206220 <msgdma_descriptor_sync_transfer+0x148>
8020620c:	e0bfff17 	ldw	r2,-4(fp)
80206210:	1000031e 	bne	r2,zero,80206220 <msgdma_descriptor_sync_transfer+0x148>
		counter = 0; /* reset counter */
80206214:	e03ff30d 	sth	zero,-52(fp)
		 * registers semaphore so that other threads can access the
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
80206218:	00bff084 	movi	r2,-62
8020621c:	00006806 	br	802063c0 <msgdma_descriptor_sync_transfer+0x2e8>
	} else if (NULL == standard_desc && NULL != extended_desc) {
80206220:	e0bffe17 	ldw	r2,-8(fp)
80206224:	1000181e 	bne	r2,zero,80206288 <msgdma_descriptor_sync_transfer+0x1b0>
80206228:	e0bfff17 	ldw	r2,-4(fp)
8020622c:	10001626 	beq	r2,zero,80206288 <msgdma_descriptor_sync_transfer+0x1b0>
		counter = 0; /* reset counter */
80206230:	e03ff30d 	sth	zero,-52(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
80206234:	00000a06 	br	80206260 <msgdma_descriptor_sync_transfer+0x188>
				!= msgdma_write_extended_descriptor(dev->csr_base,
						dev->descriptor_base, extended_desc)) {
			alt_busy_sleep(1); /* delay 1us */
80206238:	01000044 	movi	r4,1
8020623c:	02132140 	call	80213214 <alt_busy_sleep>
			if (5000 <= counter) /* time_out if waiting longer than 5 msec */
80206240:	e0bff30b 	ldhu	r2,-52(fp)
80206244:	1084e230 	cmpltui	r2,r2,5000
80206248:	1000021e 	bne	r2,zero,80206254 <msgdma_descriptor_sync_transfer+0x17c>
				 * registers semaphore so that other threads can access the
				 * registers.
				 */
				ALT_SEM_POST(dev->regs_lock);

				return -ETIME;
8020624c:	00bff084 	movi	r2,-62
80206250:	00005b06 	br	802063c0 <msgdma_descriptor_sync_transfer+0x2e8>
			}
			counter++;
80206254:	e0bff30b 	ldhu	r2,-52(fp)
80206258:	10800044 	addi	r2,r2,1
8020625c:	e0bff30d 	sth	r2,-52(fp)
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
				!= msgdma_write_extended_descriptor(dev->csr_base,
80206260:	e0bffd17 	ldw	r2,-12(fp)
80206264:	10c00317 	ldw	r3,12(r2)
80206268:	e0bffd17 	ldw	r2,-12(fp)
8020626c:	10800417 	ldw	r2,16(r2)
80206270:	e1bfff17 	ldw	r6,-4(fp)
80206274:	100b883a 	mov	r5,r2
80206278:	1809883a 	mov	r4,r3
8020627c:	0205bd80 	call	80205bd8 <msgdma_write_extended_descriptor>
		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
80206280:	103fed1e 	bne	r2,zero,80206238 <__reset+0xfa1e6238>
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
80206284:	00000206 	br	80206290 <msgdma_descriptor_sync_transfer+0x1b8>
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		/* operation not permitted due to descriptor type conflict */
		return -EPERM;
80206288:	00bfffc4 	movi	r2,-1
8020628c:	00004c06 	br	802063c0 <msgdma_descriptor_sync_transfer+0x2e8>
	 * Set up msgdma controller to:
	 * - Disable interrupt generation
	 * - Run once a valid descriptor is written to controller
	 * - Stop on an error with any particular descriptor
	 */
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
80206290:	e0bffd17 	ldw	r2,-12(fp)
80206294:	10800317 	ldw	r2,12(r2)
80206298:	10800104 	addi	r2,r2,4
8020629c:	e0fffd17 	ldw	r3,-12(fp)
802062a0:	19000d17 	ldw	r4,52(r3)
802062a4:	00fff2c4 	movi	r3,-53
802062a8:	20c6703a 	and	r3,r4,r3
802062ac:	18c00114 	ori	r3,r3,4
802062b0:	10c00035 	stwio	r3,0(r2)
802062b4:	e0bff717 	ldw	r2,-36(fp)
802062b8:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802062bc:	e0bffb17 	ldw	r2,-20(fp)
802062c0:	1001703a 	wrctl	status,r2
			(dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK ) & (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK));

	alt_irq_enable_all(context);

	counter = 0; /* reset counter */
802062c4:	e03ff30d 	sth	zero,-52(fp)

	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
802062c8:	e0bffd17 	ldw	r2,-12(fp)
802062cc:	10800317 	ldw	r2,12(r2)
802062d0:	10800037 	ldwio	r2,0(r2)
802062d4:	e0bff215 	stw	r2,-56(fp)

	/* Wait for any pending transfers to complete or checking any errors or
	 conditions causing descriptor to stop dispatching */
	while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK)) {
802062d8:	00000e06 	br	80206314 <msgdma_descriptor_sync_transfer+0x23c>
		alt_busy_sleep(1); /* delay 1us */
802062dc:	01000044 	movi	r4,1
802062e0:	02132140 	call	80213214 <alt_busy_sleep>
		if (5000 <= counter) /* time_out if waiting longer than 5 msec */
802062e4:	e0bff30b 	ldhu	r2,-52(fp)
802062e8:	1084e230 	cmpltui	r2,r2,5000
802062ec:	1000021e 	bne	r2,zero,802062f8 <msgdma_descriptor_sync_transfer+0x220>
			 * Now that access to the registers is complete, release the registers
			 * semaphore so that other threads can access the registers.
			 */
			ALT_SEM_POST(dev->regs_lock);

			return -ETIME;
802062f0:	00bff084 	movi	r2,-62
802062f4:	00003206 	br	802063c0 <msgdma_descriptor_sync_transfer+0x2e8>
		}
		counter++;
802062f8:	e0bff30b 	ldhu	r2,-52(fp)
802062fc:	10800044 	addi	r2,r2,1
80206300:	e0bff30d 	sth	r2,-52(fp)
		csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
80206304:	e0bffd17 	ldw	r2,-12(fp)
80206308:	10800317 	ldw	r2,12(r2)
8020630c:	10800037 	ldwio	r2,0(r2)
80206310:	e0bff215 	stw	r2,-56(fp)

	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);

	/* Wait for any pending transfers to complete or checking any errors or
	 conditions causing descriptor to stop dispatching */
	while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK)) {
80206314:	e0fff217 	ldw	r3,-56(fp)
80206318:	e0bff817 	ldw	r2,-32(fp)
8020631c:	1884703a 	and	r2,r3,r2
80206320:	1000031e 	bne	r2,zero,80206330 <msgdma_descriptor_sync_transfer+0x258>
80206324:	e0bff217 	ldw	r2,-56(fp)
80206328:	1080004c 	andi	r2,r2,1
8020632c:	103feb1e 	bne	r2,zero,802062dc <__reset+0xfa1e62dc>
		csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
	}

	/*Errors or conditions causing the dispatcher stopping issuing read/write
	 commands to masters*/
	if (0 != (csr_status & error)) {
80206330:	e0fff217 	ldw	r3,-56(fp)
80206334:	e0bff817 	ldw	r2,-32(fp)
80206338:	1884703a 	and	r2,r3,r2
8020633c:	10000226 	beq	r2,zero,80206348 <msgdma_descriptor_sync_transfer+0x270>
		 * Now that access to the registers is complete, release the registers
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return error;
80206340:	e0bff817 	ldw	r2,-32(fp)
80206344:	00001e06 	br	802063c0 <msgdma_descriptor_sync_transfer+0x2e8>
	}

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* stop issuing more descriptors */
	control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) |
80206348:	e0bffd17 	ldw	r2,-12(fp)
8020634c:	10800317 	ldw	r2,12(r2)
80206350:	10800104 	addi	r2,r2,4
80206354:	10800037 	ldwio	r2,0(r2)
80206358:	10800814 	ori	r2,r2,32
8020635c:	e0bff615 	stw	r2,-40(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80206360:	0005303a 	rdctl	r2,status
80206364:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80206368:	e0fff917 	ldw	r3,-28(fp)
8020636c:	00bfff84 	movi	r2,-2
80206370:	1884703a 	and	r2,r3,r2
80206374:	1001703a 	wrctl	status,r2
  
  return context;
80206378:	e0bff917 	ldw	r2,-28(fp)
	ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
8020637c:	e0bff715 	stw	r2,-36(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80206380:	e0bffd17 	ldw	r2,-12(fp)
80206384:	10800317 	ldw	r2,12(r2)
80206388:	10800104 	addi	r2,r2,4
8020638c:	e0fff617 	ldw	r3,-40(fp)
80206390:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
80206394:	e0bffd17 	ldw	r2,-12(fp)
80206398:	10800317 	ldw	r2,12(r2)
8020639c:	e0fffd17 	ldw	r3,-12(fp)
802063a0:	18c00317 	ldw	r3,12(r3)
802063a4:	18c00037 	ldwio	r3,0(r3)
802063a8:	10c00035 	stwio	r3,0(r2)
802063ac:	e0bff717 	ldw	r2,-36(fp)
802063b0:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802063b4:	e0bffa17 	ldw	r2,-24(fp)
802063b8:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
	 * semaphore so that other threads can access the registers.
	 */
	ALT_SEM_POST(dev->regs_lock);

	return 0;
802063bc:	0005883a 	mov	r2,zero

}
802063c0:	e037883a 	mov	sp,fp
802063c4:	dfc00117 	ldw	ra,4(sp)
802063c8:	df000017 	ldw	fp,0(sp)
802063cc:	dec00204 	addi	sp,sp,8
802063d0:	f800283a 	ret

802063d4 <iMsgdmaConstructExtendedMmToMmDescriptor>:
int iMsgdmaConstructExtendedMmToMmDescriptor(alt_msgdma_dev *pxDev,
		alt_msgdma_extended_descriptor *pxDescriptor, alt_u32 *puliReadAddress,
		alt_u32 *puliWriteAddress, alt_u32 uliLength, alt_u32 uliControl,
		alt_u32 *puliReadAddressHigh, alt_u32 *puliWriteAddressHigh,
		alt_u16 usiSequenceNumber, alt_u8 ucReadBurstCount,
		alt_u8 ucWriteBurstCount, alt_u16 usiReadStride, alt_u16 usiWriteStride) {
802063d4:	deffec04 	addi	sp,sp,-80
802063d8:	dfc01315 	stw	ra,76(sp)
802063dc:	df001215 	stw	fp,72(sp)
802063e0:	df001204 	addi	fp,sp,72
802063e4:	e13ff715 	stw	r4,-36(fp)
802063e8:	e17ff815 	stw	r5,-32(fp)
802063ec:	e1bff915 	stw	r6,-28(fp)
802063f0:	e1fffa15 	stw	r7,-24(fp)
802063f4:	e1800617 	ldw	r6,24(fp)
802063f8:	e1400717 	ldw	r5,28(fp)
802063fc:	e1000817 	ldw	r4,32(fp)
80206400:	e0c00917 	ldw	r3,36(fp)
80206404:	e0800a17 	ldw	r2,40(fp)
80206408:	e1bffb0d 	sth	r6,-20(fp)
8020640c:	e17ffc05 	stb	r5,-16(fp)
80206410:	e13ffd05 	stb	r4,-12(fp)
80206414:	e0fffe0d 	sth	r3,-8(fp)
80206418:	e0bfff0d 	sth	r2,-4(fp)

	return msgdma_construct_extended_descriptor(pxDev, pxDescriptor,
8020641c:	e0bffb0b 	ldhu	r2,-20(fp)
80206420:	e0fffc03 	ldbu	r3,-16(fp)
80206424:	e13ffd03 	ldbu	r4,-12(fp)
80206428:	e17ffe0b 	ldhu	r5,-8(fp)
8020642c:	e1bfff0b 	ldhu	r6,-4(fp)
80206430:	d9800815 	stw	r6,32(sp)
80206434:	d9400715 	stw	r5,28(sp)
80206438:	d9000615 	stw	r4,24(sp)
8020643c:	d8c00515 	stw	r3,20(sp)
80206440:	d8800415 	stw	r2,16(sp)
80206444:	e0800517 	ldw	r2,20(fp)
80206448:	d8800315 	stw	r2,12(sp)
8020644c:	e0800417 	ldw	r2,16(fp)
80206450:	d8800215 	stw	r2,8(sp)
80206454:	e0800317 	ldw	r2,12(fp)
80206458:	d8800115 	stw	r2,4(sp)
8020645c:	e0800217 	ldw	r2,8(fp)
80206460:	d8800015 	stw	r2,0(sp)
80206464:	e1fffa17 	ldw	r7,-24(fp)
80206468:	e1bff917 	ldw	r6,-28(fp)
8020646c:	e17ff817 	ldw	r5,-32(fp)
80206470:	e13ff717 	ldw	r4,-36(fp)
80206474:	0205d0c0 	call	80205d0c <msgdma_construct_extended_descriptor>
			puliReadAddress, puliWriteAddress, uliLength, uliControl,
			puliReadAddressHigh, puliWriteAddressHigh, usiSequenceNumber,
			ucReadBurstCount, ucWriteBurstCount, usiReadStride, usiWriteStride);

}
80206478:	e037883a 	mov	sp,fp
8020647c:	dfc00117 	ldw	ra,4(sp)
80206480:	df000017 	ldw	fp,0(sp)
80206484:	dec00204 	addi	sp,sp,8
80206488:	f800283a 	ret

8020648c <iMsgdmaExtendedDescriptorAsyncTransfer>:
 * -ENOSPC -> FIFO descriptor buffer is full
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int iMsgdmaExtendedDescriptorAsyncTransfer(alt_msgdma_dev *pxDev,
		alt_msgdma_extended_descriptor *pxDesc) {
8020648c:	defffc04 	addi	sp,sp,-16
80206490:	dfc00315 	stw	ra,12(sp)
80206494:	df000215 	stw	fp,8(sp)
80206498:	df000204 	addi	fp,sp,8
8020649c:	e13ffe15 	stw	r4,-8(fp)
802064a0:	e17fff15 	stw	r5,-4(fp)
	/*
	 * Error detection/handling should be performed at the application
	 * or callback level as appropriate.
	 */
	return msgdma_descriptor_async_transfer(pxDev, NULL, pxDesc);
802064a4:	e1bfff17 	ldw	r6,-4(fp)
802064a8:	000b883a 	mov	r5,zero
802064ac:	e13ffe17 	ldw	r4,-8(fp)
802064b0:	0205e680 	call	80205e68 <msgdma_descriptor_async_transfer>
}
802064b4:	e037883a 	mov	sp,fp
802064b8:	dfc00117 	ldw	ra,4(sp)
802064bc:	df000017 	ldw	fp,0(sp)
802064c0:	dec00204 	addi	sp,sp,8
802064c4:	f800283a 	ret

802064c8 <iMsgdmaExtendedDescriptorSyncTransfer>:
 *           return -EPERM (operation not permitted due to descriptor type 
 *		conflict)
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int iMsgdmaExtendedDescriptorSyncTransfer(alt_msgdma_dev *pxDev,
		alt_msgdma_extended_descriptor *pxDesc) {
802064c8:	defffc04 	addi	sp,sp,-16
802064cc:	dfc00315 	stw	ra,12(sp)
802064d0:	df000215 	stw	fp,8(sp)
802064d4:	df000204 	addi	fp,sp,8
802064d8:	e13ffe15 	stw	r4,-8(fp)
802064dc:	e17fff15 	stw	r5,-4(fp)
	return msgdma_descriptor_sync_transfer(pxDev, NULL, pxDesc);
802064e0:	e1bfff17 	ldw	r6,-4(fp)
802064e4:	000b883a 	mov	r5,zero
802064e8:	e13ffe17 	ldw	r4,-8(fp)
802064ec:	02060d80 	call	802060d8 <msgdma_descriptor_sync_transfer>
}
802064f0:	e037883a 	mov	sp,fp
802064f4:	dfc00117 	ldw	ra,4(sp)
802064f8:	df000017 	ldw	fp,0(sp)
802064fc:	dec00204 	addi	sp,sp,8
80206500:	f800283a 	ret

80206504 <vRstcSimucamReset>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
void vRstcSimucamReset(alt_u16 usiRstCnt) {
80206504:	defffc04 	addi	sp,sp,-16
80206508:	dfc00315 	stw	ra,12(sp)
8020650c:	df000215 	stw	fp,8(sp)
80206510:	df000204 	addi	fp,sp,8
80206514:	2005883a 	mov	r2,r4
80206518:	e0bfff0d 	sth	r2,-4(fp)
	alt_u32 uliReg = 0;
8020651c:	e03ffe15 	stw	zero,-8(fp)

	uliReg |= (alt_u32) (usiRstCnt & RSTC_SIMUCAM_RST_TMR_MSK);
80206520:	e0bfff0b 	ldhu	r2,-4(fp)
80206524:	e0fffe17 	ldw	r3,-8(fp)
80206528:	1884b03a 	or	r2,r3,r2
8020652c:	e0bffe15 	stw	r2,-8(fp)
	uliReg |= (alt_u32) RSTC_SIMUCAM_RST_CTRL_MSK;
80206530:	e0bffe17 	ldw	r2,-8(fp)
80206534:	10800074 	orhi	r2,r2,1
80206538:	e0bffe15 	stw	r2,-8(fp)
	vRstcWriteReg((alt_u32*) RSTC_CONTROLLER_BASE_ADDR,
8020653c:	e1bffe17 	ldw	r6,-8(fp)
80206540:	000b883a 	mov	r5,zero
80206544:	01208034 	movhi	r4,33280
80206548:	21020004 	addi	r4,r4,2048
8020654c:	020663c0 	call	8020663c <vRstcWriteReg>
	RSTC_SIMUCAM_RESET_REG_OFFSET, uliReg);
}
80206550:	0001883a 	nop
80206554:	e037883a 	mov	sp,fp
80206558:	dfc00117 	ldw	ra,4(sp)
8020655c:	df000017 	ldw	fp,0(sp)
80206560:	dec00204 	addi	sp,sp,8
80206564:	f800283a 	ret

80206568 <vRstcReleaseDeviceReset>:

void vRstcReleaseDeviceReset(alt_u32 usiRstMask) {
80206568:	defffc04 	addi	sp,sp,-16
8020656c:	dfc00315 	stw	ra,12(sp)
80206570:	df000215 	stw	fp,8(sp)
80206574:	df000204 	addi	fp,sp,8
80206578:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliReg = 0;
8020657c:	e03ffe15 	stw	zero,-8(fp)

	uliReg = uliRstReadReg((alt_u32*) RSTC_CONTROLLER_BASE_ADDR,
80206580:	01400044 	movi	r5,1
80206584:	01208034 	movhi	r4,33280
80206588:	21020004 	addi	r4,r4,2048
8020658c:	02066880 	call	80206688 <uliRstReadReg>
80206590:	e0bffe15 	stw	r2,-8(fp)
	RSTC_DEVICE_RESET_REG_OFFSET);
	uliReg &= ~((alt_u32) usiRstMask);
80206594:	e0bfff17 	ldw	r2,-4(fp)
80206598:	0084303a 	nor	r2,zero,r2
8020659c:	e0fffe17 	ldw	r3,-8(fp)
802065a0:	1884703a 	and	r2,r3,r2
802065a4:	e0bffe15 	stw	r2,-8(fp)
	vRstcWriteReg((alt_u32*) RSTC_CONTROLLER_BASE_ADDR,
802065a8:	e1bffe17 	ldw	r6,-8(fp)
802065ac:	01400044 	movi	r5,1
802065b0:	01208034 	movhi	r4,33280
802065b4:	21020004 	addi	r4,r4,2048
802065b8:	020663c0 	call	8020663c <vRstcWriteReg>
	RSTC_DEVICE_RESET_REG_OFFSET, uliReg);
}
802065bc:	0001883a 	nop
802065c0:	e037883a 	mov	sp,fp
802065c4:	dfc00117 	ldw	ra,4(sp)
802065c8:	df000017 	ldw	fp,0(sp)
802065cc:	dec00204 	addi	sp,sp,8
802065d0:	f800283a 	ret

802065d4 <vRstcHoldDeviceReset>:

void vRstcHoldDeviceReset(alt_u32 usiRstMask) {
802065d4:	defffc04 	addi	sp,sp,-16
802065d8:	dfc00315 	stw	ra,12(sp)
802065dc:	df000215 	stw	fp,8(sp)
802065e0:	df000204 	addi	fp,sp,8
802065e4:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliReg = 0;
802065e8:	e03ffe15 	stw	zero,-8(fp)

	uliReg = uliRstReadReg((alt_u32*) RSTC_CONTROLLER_BASE_ADDR,
802065ec:	01400044 	movi	r5,1
802065f0:	01208034 	movhi	r4,33280
802065f4:	21020004 	addi	r4,r4,2048
802065f8:	02066880 	call	80206688 <uliRstReadReg>
802065fc:	e0bffe15 	stw	r2,-8(fp)
	RSTC_DEVICE_RESET_REG_OFFSET);
	uliReg |= (alt_u32) usiRstMask;
80206600:	e0fffe17 	ldw	r3,-8(fp)
80206604:	e0bfff17 	ldw	r2,-4(fp)
80206608:	1884b03a 	or	r2,r3,r2
8020660c:	e0bffe15 	stw	r2,-8(fp)
	vRstcWriteReg((alt_u32*) RSTC_CONTROLLER_BASE_ADDR,
80206610:	e1bffe17 	ldw	r6,-8(fp)
80206614:	01400044 	movi	r5,1
80206618:	01208034 	movhi	r4,33280
8020661c:	21020004 	addi	r4,r4,2048
80206620:	020663c0 	call	8020663c <vRstcWriteReg>
	RSTC_DEVICE_RESET_REG_OFFSET, uliReg);
}
80206624:	0001883a 	nop
80206628:	e037883a 	mov	sp,fp
8020662c:	dfc00117 	ldw	ra,4(sp)
80206630:	df000017 	ldw	fp,0(sp)
80206634:	dec00204 	addi	sp,sp,8
80206638:	f800283a 	ret

8020663c <vRstcWriteReg>:
//! [public functions]

//! [private functions]
static void vRstcWriteReg(alt_u32 *puliAddr, alt_u32 uliOffset,
		alt_u32 uliValue) {
8020663c:	defffc04 	addi	sp,sp,-16
80206640:	df000315 	stw	fp,12(sp)
80206644:	df000304 	addi	fp,sp,12
80206648:	e13ffd15 	stw	r4,-12(fp)
8020664c:	e17ffe15 	stw	r5,-8(fp)
80206650:	e1bfff15 	stw	r6,-4(fp)
	*(puliAddr + uliOffset) = uliValue;
80206654:	e0bffe17 	ldw	r2,-8(fp)
80206658:	1085883a 	add	r2,r2,r2
8020665c:	1085883a 	add	r2,r2,r2
80206660:	1007883a 	mov	r3,r2
80206664:	e0bffd17 	ldw	r2,-12(fp)
80206668:	10c5883a 	add	r2,r2,r3
8020666c:	e0ffff17 	ldw	r3,-4(fp)
80206670:	10c00015 	stw	r3,0(r2)
}
80206674:	0001883a 	nop
80206678:	e037883a 	mov	sp,fp
8020667c:	df000017 	ldw	fp,0(sp)
80206680:	dec00104 	addi	sp,sp,4
80206684:	f800283a 	ret

80206688 <uliRstReadReg>:

static alt_u32 uliRstReadReg(alt_u32 *puliAddr, alt_u32 uliOffset) {
80206688:	defffc04 	addi	sp,sp,-16
8020668c:	df000315 	stw	fp,12(sp)
80206690:	df000304 	addi	fp,sp,12
80206694:	e13ffe15 	stw	r4,-8(fp)
80206698:	e17fff15 	stw	r5,-4(fp)
	alt_u32 uliValue;

	uliValue = *(puliAddr + uliOffset);
8020669c:	e0bfff17 	ldw	r2,-4(fp)
802066a0:	1085883a 	add	r2,r2,r2
802066a4:	1085883a 	add	r2,r2,r2
802066a8:	1007883a 	mov	r3,r2
802066ac:	e0bffe17 	ldw	r2,-8(fp)
802066b0:	10c5883a 	add	r2,r2,r3
802066b4:	10800017 	ldw	r2,0(r2)
802066b8:	e0bffd15 	stw	r2,-12(fp)
	return uliValue;
802066bc:	e0bffd17 	ldw	r2,-12(fp)
}
802066c0:	e037883a 	mov	sp,fp
802066c4:	df000017 	ldw	fp,0(sp)
802066c8:	dec00104 	addi	sp,sp,4
802066cc:	f800283a 	ret

802066d0 <main>:

//typedef struct Data {
//	alt_u8 ucData[640];
//} TData;

int main() {
802066d0:	deffd804 	addi	sp,sp,-160
802066d4:	dfc02715 	stw	ra,156(sp)
802066d8:	df002615 	stw	fp,152(sp)
802066dc:	df002604 	addi	fp,sp,152
	printf("Hello from Nios II!\n");
802066e0:	012008b4 	movhi	r4,32802
802066e4:	21288904 	addi	r4,r4,-24028
802066e8:	0206b680 	call	80206b68 <puts>

	printf("Starting Channel\n");
802066ec:	012008b4 	movhi	r4,32802
802066f0:	21288e04 	addi	r4,r4,-24008
802066f4:	0206b680 	call	80206b68 <puts>

	bEnableIsoDrivers();
802066f8:	02015cc0 	call	802015cc <bEnableIsoDrivers>
	bEnableLvdsBoard();
802066fc:	02016340 	call	80201634 <bEnableLvdsBoard>

//	printf("Waiting 10s... \n");
//	usleep(10000000);

	TDcomChannel xChannelH;
	if (bDcomInitCh(&xChannelH, eDcomSpwCh8)) {
80206700:	e0bfdd04 	addi	r2,fp,-140
80206704:	014001c4 	movi	r5,7
80206708:	1009883a 	mov	r4,r2
8020670c:	02046980 	call	80204698 <bDcomInitCh>
80206710:	10000326 	beq	r2,zero,80206720 <main+0x50>
		printf("Channel Initializated \n");
80206714:	012008b4 	movhi	r4,32802
80206718:	21289304 	addi	r4,r4,-23988
8020671c:	0206b680 	call	80206b68 <puts>
	}

	bSpwcGetLink(&(xChannelH.xSpacewire));
80206720:	e0bfdd04 	addi	r2,fp,-140
80206724:	10801304 	addi	r2,r2,76
80206728:	1009883a 	mov	r4,r2
8020672c:	02049a80 	call	802049a8 <bSpwcGetLink>
	xChannelH.xSpacewire.xLinkConfig.bAutostart = TRUE;
80206730:	00800044 	movi	r2,1
80206734:	e0bff115 	stw	r2,-60(fp)
	xChannelH.xSpacewire.xLinkConfig.bLinkStart = TRUE;
80206738:	00800044 	movi	r2,1
8020673c:	e0bff215 	stw	r2,-56(fp)
	xChannelH.xSpacewire.xLinkConfig.bDisconnect = FALSE;
80206740:	e03ff315 	stw	zero,-52(fp)
	xChannelH.xSpacewire.xLinkConfig.ucTxDivCnt = 1;
80206744:	00800044 	movi	r2,1
80206748:	e0bff405 	stb	r2,-48(fp)
	bSpwcSetLink(&(xChannelH.xSpacewire));
8020674c:	e0bfdd04 	addi	r2,fp,-140
80206750:	10801304 	addi	r2,r2,76
80206754:	1009883a 	mov	r4,r2
80206758:	020478c0 	call	8020478c <bSpwcSetLink>

	bDschStartTimer(&(xChannelH.xDataScheduler));
8020675c:	e0bfdd04 	addi	r2,fp,-140
80206760:	10800504 	addi	r2,r2,20
80206764:	1009883a 	mov	r4,r2
80206768:	0203ebc0 	call	80203ebc <bDschStartTimer>

	printf("Waiting 10s... \n");
8020676c:	012008b4 	movhi	r4,32802
80206770:	21289904 	addi	r4,r4,-23964
80206774:	0206b680 	call	80206b68 <puts>
	usleep(10000000);
80206778:	01002674 	movhi	r4,153
8020677c:	2125a004 	addi	r4,r4,-27008
80206780:	02149380 	call	80214938 <usleep>

	printf("Initiating DMA... \n");
80206784:	012008b4 	movhi	r4,32802
80206788:	21289d04 	addi	r4,r4,-23948
8020678c:	0206b680 	call	80206b68 <puts>
	bIdmaInitM1Dma();
80206790:	020101c0 	call	8020101c <bIdmaInitM1Dma>

	printf("Initiating Data... \n");
80206794:	012008b4 	movhi	r4,32802
80206798:	2128a204 	addi	r4,r4,-23928
8020679c:	0206b680 	call	80206b68 <puts>
	bDdr2SwitchMemory(DDR2_M1_ID);
802067a0:	0009883a 	mov	r4,zero
802067a4:	02005a80 	call	802005a8 <bDdr2SwitchMemory>
	TData *xData = (TData *) DDR2_EXT_ADDR_WINDOWED_BASE;
802067a8:	e03fdc15 	stw	zero,-144(fp)
//
//	for (j = 0; j < 640; j++){
//		xData->ucData[j] = (alt_u8)(j & 0x00FF);
//	}

	xData->uliTime = 0x12345678;
802067ac:	e0ffdc17 	ldw	r3,-144(fp)
802067b0:	00848d34 	movhi	r2,4660
802067b4:	10959e04 	addi	r2,r2,22136
802067b8:	18800015 	stw	r2,0(r3)
	xData->uiLength = 0xABCD;
802067bc:	e0bfdc17 	ldw	r2,-144(fp)
802067c0:	00eaf344 	movi	r3,-21555
802067c4:	10c0010d 	sth	r3,4(r2)
	int j = 0;
802067c8:	e03fda15 	stw	zero,-152(fp)
	for (j = 0; j < 58; j++) {
802067cc:	e03fda15 	stw	zero,-152(fp)
802067d0:	00000a06 	br	802067fc <main+0x12c>
		xData->ucData[j] = (alt_u8) (j & 0x00FF);
802067d4:	e0bfda17 	ldw	r2,-152(fp)
802067d8:	1009883a 	mov	r4,r2
802067dc:	e0ffdc17 	ldw	r3,-144(fp)
802067e0:	e0bfda17 	ldw	r2,-152(fp)
802067e4:	1885883a 	add	r2,r3,r2
802067e8:	10800184 	addi	r2,r2,6
802067ec:	11000005 	stb	r4,0(r2)
//	}

	xData->uliTime = 0x12345678;
	xData->uiLength = 0xABCD;
	int j = 0;
	for (j = 0; j < 58; j++) {
802067f0:	e0bfda17 	ldw	r2,-152(fp)
802067f4:	10800044 	addi	r2,r2,1
802067f8:	e0bfda15 	stw	r2,-152(fp)
802067fc:	e0bfda17 	ldw	r2,-152(fp)
80206800:	10800e90 	cmplti	r2,r2,58
80206804:	103ff31e 	bne	r2,zero,802067d4 <__reset+0xfa1e67d4>
		xData->ucData[j] = (alt_u8) (j & 0x00FF);
	}

	printf("Transferring Data... \n");
80206808:	012008b4 	movhi	r4,32802
8020680c:	2128a704 	addi	r4,r4,-23908
80206810:	0206b680 	call	80206b68 <puts>
	if (bIdmaDmaM1Transfer((alt_u32 *) (DDR2_EXT_ADDR_WINDOWED_BASE), 64,
80206814:	018001c4 	movi	r6,7
80206818:	01401004 	movi	r5,64
8020681c:	0009883a 	mov	r4,zero
80206820:	020118c0 	call	8020118c <bIdmaDmaM1Transfer>
80206824:	10000426 	beq	r2,zero,80206838 <main+0x168>
			eIdmaCh8Buffer)) {
		printf("Transfer Complete!! \n");
80206828:	012008b4 	movhi	r4,32802
8020682c:	2128ad04 	addi	r4,r4,-23884
80206830:	0206b680 	call	80206b68 <puts>
80206834:	00000306 	br	80206844 <main+0x174>
	} else {
		printf("Transfer Failed!! \n");
80206838:	012008b4 	movhi	r4,32802
8020683c:	2128b304 	addi	r4,r4,-23860
80206840:	0206b680 	call	80206b68 <puts>
	}

	printf("Starting Avalon Dump... \n");
80206844:	012008b4 	movhi	r4,32802
80206848:	2128b804 	addi	r4,r4,-23840
8020684c:	0206b680 	call	80206b68 <puts>

	int i = 0;
80206850:	e03fdb15 	stw	zero,-148(fp)

	for (i = 0; i < 255; i++) {
80206854:	e03fdb15 	stw	zero,-148(fp)
80206858:	00000d06 	br	80206890 <main+0x1c0>
		printf("Avalon reg [%d] = 0x%08lX \n", i,
8020685c:	e0bff017 	ldw	r2,-64(fp)
80206860:	e0ffdb17 	ldw	r3,-148(fp)
80206864:	180b883a 	mov	r5,r3
80206868:	1009883a 	mov	r4,r2
8020686c:	02068ac0 	call	802068ac <uliReadReg>
80206870:	100d883a 	mov	r6,r2
80206874:	e17fdb17 	ldw	r5,-148(fp)
80206878:	012008b4 	movhi	r4,32802
8020687c:	2128bf04 	addi	r4,r4,-23812
80206880:	0206a6c0 	call	80206a6c <printf>

	printf("Starting Avalon Dump... \n");

	int i = 0;

	for (i = 0; i < 255; i++) {
80206884:	e0bfdb17 	ldw	r2,-148(fp)
80206888:	10800044 	addi	r2,r2,1
8020688c:	e0bfdb15 	stw	r2,-148(fp)
80206890:	e0bfdb17 	ldw	r2,-148(fp)
80206894:	10803fd0 	cmplti	r2,r2,255
80206898:	103ff01e 	bne	r2,zero,8020685c <__reset+0xfa1e685c>
		printf("Avalon reg [%d] = 0x%08lX \n", i,
				uliReadReg(xChannelH.xSpacewire.puliSpwcChAddr, i));
	}
	printf("Avalon Dump Finished!! \n");
8020689c:	012008b4 	movhi	r4,32802
802068a0:	2128c604 	addi	r4,r4,-23784
802068a4:	0206b680 	call	80206b68 <puts>

	while (1) {
	}
802068a8:	003fff06 	br	802068a8 <__reset+0xfa1e68a8>

802068ac <uliReadReg>:

	return 0;
}

alt_u32 uliReadReg(alt_u32 *puliBaseAddr, alt_u32 uliRegOffset) {
802068ac:	defffc04 	addi	sp,sp,-16
802068b0:	df000315 	stw	fp,12(sp)
802068b4:	df000304 	addi	fp,sp,12
802068b8:	e13ffe15 	stw	r4,-8(fp)
802068bc:	e17fff15 	stw	r5,-4(fp)
	volatile alt_u32 uliRegValue;

	uliRegValue = *(puliBaseAddr + uliRegOffset);
802068c0:	e0bfff17 	ldw	r2,-4(fp)
802068c4:	1085883a 	add	r2,r2,r2
802068c8:	1085883a 	add	r2,r2,r2
802068cc:	1007883a 	mov	r3,r2
802068d0:	e0bffe17 	ldw	r2,-8(fp)
802068d4:	10c5883a 	add	r2,r2,r3
802068d8:	10800017 	ldw	r2,0(r2)
802068dc:	e0bffd15 	stw	r2,-12(fp)
	return uliRegValue;
802068e0:	e0bffd17 	ldw	r2,-12(fp)
}
802068e4:	e037883a 	mov	sp,fp
802068e8:	df000017 	ldw	fp,0(sp)
802068ec:	dec00104 	addi	sp,sp,4
802068f0:	f800283a 	ret

802068f4 <memcpy>:
802068f4:	defffd04 	addi	sp,sp,-12
802068f8:	dfc00215 	stw	ra,8(sp)
802068fc:	dc400115 	stw	r17,4(sp)
80206900:	dc000015 	stw	r16,0(sp)
80206904:	00c003c4 	movi	r3,15
80206908:	2005883a 	mov	r2,r4
8020690c:	1980452e 	bgeu	r3,r6,80206a24 <memcpy+0x130>
80206910:	2906b03a 	or	r3,r5,r4
80206914:	18c000cc 	andi	r3,r3,3
80206918:	1800441e 	bne	r3,zero,80206a2c <memcpy+0x138>
8020691c:	347ffc04 	addi	r17,r6,-16
80206920:	8822d13a 	srli	r17,r17,4
80206924:	28c00104 	addi	r3,r5,4
80206928:	23400104 	addi	r13,r4,4
8020692c:	8820913a 	slli	r16,r17,4
80206930:	2b000204 	addi	r12,r5,8
80206934:	22c00204 	addi	r11,r4,8
80206938:	84000504 	addi	r16,r16,20
8020693c:	2a800304 	addi	r10,r5,12
80206940:	22400304 	addi	r9,r4,12
80206944:	2c21883a 	add	r16,r5,r16
80206948:	2811883a 	mov	r8,r5
8020694c:	200f883a 	mov	r7,r4
80206950:	41000017 	ldw	r4,0(r8)
80206954:	1fc00017 	ldw	ra,0(r3)
80206958:	63c00017 	ldw	r15,0(r12)
8020695c:	39000015 	stw	r4,0(r7)
80206960:	53800017 	ldw	r14,0(r10)
80206964:	6fc00015 	stw	ra,0(r13)
80206968:	5bc00015 	stw	r15,0(r11)
8020696c:	4b800015 	stw	r14,0(r9)
80206970:	18c00404 	addi	r3,r3,16
80206974:	39c00404 	addi	r7,r7,16
80206978:	42000404 	addi	r8,r8,16
8020697c:	6b400404 	addi	r13,r13,16
80206980:	63000404 	addi	r12,r12,16
80206984:	5ac00404 	addi	r11,r11,16
80206988:	52800404 	addi	r10,r10,16
8020698c:	4a400404 	addi	r9,r9,16
80206990:	1c3fef1e 	bne	r3,r16,80206950 <__reset+0xfa1e6950>
80206994:	89c00044 	addi	r7,r17,1
80206998:	380e913a 	slli	r7,r7,4
8020699c:	310003cc 	andi	r4,r6,15
802069a0:	02c000c4 	movi	r11,3
802069a4:	11c7883a 	add	r3,r2,r7
802069a8:	29cb883a 	add	r5,r5,r7
802069ac:	5900212e 	bgeu	r11,r4,80206a34 <memcpy+0x140>
802069b0:	1813883a 	mov	r9,r3
802069b4:	2811883a 	mov	r8,r5
802069b8:	200f883a 	mov	r7,r4
802069bc:	42800017 	ldw	r10,0(r8)
802069c0:	4a400104 	addi	r9,r9,4
802069c4:	39ffff04 	addi	r7,r7,-4
802069c8:	4abfff15 	stw	r10,-4(r9)
802069cc:	42000104 	addi	r8,r8,4
802069d0:	59fffa36 	bltu	r11,r7,802069bc <__reset+0xfa1e69bc>
802069d4:	213fff04 	addi	r4,r4,-4
802069d8:	2008d0ba 	srli	r4,r4,2
802069dc:	318000cc 	andi	r6,r6,3
802069e0:	21000044 	addi	r4,r4,1
802069e4:	2109883a 	add	r4,r4,r4
802069e8:	2109883a 	add	r4,r4,r4
802069ec:	1907883a 	add	r3,r3,r4
802069f0:	290b883a 	add	r5,r5,r4
802069f4:	30000626 	beq	r6,zero,80206a10 <memcpy+0x11c>
802069f8:	198d883a 	add	r6,r3,r6
802069fc:	29c00003 	ldbu	r7,0(r5)
80206a00:	18c00044 	addi	r3,r3,1
80206a04:	29400044 	addi	r5,r5,1
80206a08:	19ffffc5 	stb	r7,-1(r3)
80206a0c:	19bffb1e 	bne	r3,r6,802069fc <__reset+0xfa1e69fc>
80206a10:	dfc00217 	ldw	ra,8(sp)
80206a14:	dc400117 	ldw	r17,4(sp)
80206a18:	dc000017 	ldw	r16,0(sp)
80206a1c:	dec00304 	addi	sp,sp,12
80206a20:	f800283a 	ret
80206a24:	2007883a 	mov	r3,r4
80206a28:	003ff206 	br	802069f4 <__reset+0xfa1e69f4>
80206a2c:	2007883a 	mov	r3,r4
80206a30:	003ff106 	br	802069f8 <__reset+0xfa1e69f8>
80206a34:	200d883a 	mov	r6,r4
80206a38:	003fee06 	br	802069f4 <__reset+0xfa1e69f4>

80206a3c <_printf_r>:
80206a3c:	defffd04 	addi	sp,sp,-12
80206a40:	2805883a 	mov	r2,r5
80206a44:	dfc00015 	stw	ra,0(sp)
80206a48:	d9800115 	stw	r6,4(sp)
80206a4c:	d9c00215 	stw	r7,8(sp)
80206a50:	21400217 	ldw	r5,8(r4)
80206a54:	d9c00104 	addi	r7,sp,4
80206a58:	100d883a 	mov	r6,r2
80206a5c:	0206c140 	call	80206c14 <___vfprintf_internal_r>
80206a60:	dfc00017 	ldw	ra,0(sp)
80206a64:	dec00304 	addi	sp,sp,12
80206a68:	f800283a 	ret

80206a6c <printf>:
80206a6c:	defffc04 	addi	sp,sp,-16
80206a70:	dfc00015 	stw	ra,0(sp)
80206a74:	d9400115 	stw	r5,4(sp)
80206a78:	d9800215 	stw	r6,8(sp)
80206a7c:	d9c00315 	stw	r7,12(sp)
80206a80:	00a008b4 	movhi	r2,32802
80206a84:	10b24104 	addi	r2,r2,-14076
80206a88:	10800017 	ldw	r2,0(r2)
80206a8c:	200b883a 	mov	r5,r4
80206a90:	d9800104 	addi	r6,sp,4
80206a94:	11000217 	ldw	r4,8(r2)
80206a98:	0208e0c0 	call	80208e0c <__vfprintf_internal>
80206a9c:	dfc00017 	ldw	ra,0(sp)
80206aa0:	dec00404 	addi	sp,sp,16
80206aa4:	f800283a 	ret

80206aa8 <_puts_r>:
80206aa8:	defff604 	addi	sp,sp,-40
80206aac:	dc000715 	stw	r16,28(sp)
80206ab0:	2021883a 	mov	r16,r4
80206ab4:	2809883a 	mov	r4,r5
80206ab8:	dc400815 	stw	r17,32(sp)
80206abc:	dfc00915 	stw	ra,36(sp)
80206ac0:	2823883a 	mov	r17,r5
80206ac4:	0206b7c0 	call	80206b7c <strlen>
80206ac8:	10c00044 	addi	r3,r2,1
80206acc:	d8800115 	stw	r2,4(sp)
80206ad0:	00a008b4 	movhi	r2,32802
80206ad4:	10a8cc04 	addi	r2,r2,-23760
80206ad8:	d8800215 	stw	r2,8(sp)
80206adc:	00800044 	movi	r2,1
80206ae0:	d8800315 	stw	r2,12(sp)
80206ae4:	00800084 	movi	r2,2
80206ae8:	dc400015 	stw	r17,0(sp)
80206aec:	d8c00615 	stw	r3,24(sp)
80206af0:	dec00415 	stw	sp,16(sp)
80206af4:	d8800515 	stw	r2,20(sp)
80206af8:	80000226 	beq	r16,zero,80206b04 <_puts_r+0x5c>
80206afc:	80800e17 	ldw	r2,56(r16)
80206b00:	10001426 	beq	r2,zero,80206b54 <_puts_r+0xac>
80206b04:	81400217 	ldw	r5,8(r16)
80206b08:	2880030b 	ldhu	r2,12(r5)
80206b0c:	10c8000c 	andi	r3,r2,8192
80206b10:	1800061e 	bne	r3,zero,80206b2c <_puts_r+0x84>
80206b14:	29001917 	ldw	r4,100(r5)
80206b18:	00f7ffc4 	movi	r3,-8193
80206b1c:	10880014 	ori	r2,r2,8192
80206b20:	20c6703a 	and	r3,r4,r3
80206b24:	2880030d 	sth	r2,12(r5)
80206b28:	28c01915 	stw	r3,100(r5)
80206b2c:	d9800404 	addi	r6,sp,16
80206b30:	8009883a 	mov	r4,r16
80206b34:	020b33c0 	call	8020b33c <__sfvwrite_r>
80206b38:	1000091e 	bne	r2,zero,80206b60 <_puts_r+0xb8>
80206b3c:	00800284 	movi	r2,10
80206b40:	dfc00917 	ldw	ra,36(sp)
80206b44:	dc400817 	ldw	r17,32(sp)
80206b48:	dc000717 	ldw	r16,28(sp)
80206b4c:	dec00a04 	addi	sp,sp,40
80206b50:	f800283a 	ret
80206b54:	8009883a 	mov	r4,r16
80206b58:	020aeb80 	call	8020aeb8 <__sinit>
80206b5c:	003fe906 	br	80206b04 <__reset+0xfa1e6b04>
80206b60:	00bfffc4 	movi	r2,-1
80206b64:	003ff606 	br	80206b40 <__reset+0xfa1e6b40>

80206b68 <puts>:
80206b68:	00a008b4 	movhi	r2,32802
80206b6c:	10b24104 	addi	r2,r2,-14076
80206b70:	200b883a 	mov	r5,r4
80206b74:	11000017 	ldw	r4,0(r2)
80206b78:	0206aa81 	jmpi	80206aa8 <_puts_r>

80206b7c <strlen>:
80206b7c:	208000cc 	andi	r2,r4,3
80206b80:	10002026 	beq	r2,zero,80206c04 <strlen+0x88>
80206b84:	20800007 	ldb	r2,0(r4)
80206b88:	10002026 	beq	r2,zero,80206c0c <strlen+0x90>
80206b8c:	2005883a 	mov	r2,r4
80206b90:	00000206 	br	80206b9c <strlen+0x20>
80206b94:	10c00007 	ldb	r3,0(r2)
80206b98:	18001826 	beq	r3,zero,80206bfc <strlen+0x80>
80206b9c:	10800044 	addi	r2,r2,1
80206ba0:	10c000cc 	andi	r3,r2,3
80206ba4:	183ffb1e 	bne	r3,zero,80206b94 <__reset+0xfa1e6b94>
80206ba8:	10c00017 	ldw	r3,0(r2)
80206bac:	01ffbff4 	movhi	r7,65279
80206bb0:	39ffbfc4 	addi	r7,r7,-257
80206bb4:	00ca303a 	nor	r5,zero,r3
80206bb8:	01a02074 	movhi	r6,32897
80206bbc:	19c7883a 	add	r3,r3,r7
80206bc0:	31a02004 	addi	r6,r6,-32640
80206bc4:	1946703a 	and	r3,r3,r5
80206bc8:	1986703a 	and	r3,r3,r6
80206bcc:	1800091e 	bne	r3,zero,80206bf4 <strlen+0x78>
80206bd0:	10800104 	addi	r2,r2,4
80206bd4:	10c00017 	ldw	r3,0(r2)
80206bd8:	19cb883a 	add	r5,r3,r7
80206bdc:	00c6303a 	nor	r3,zero,r3
80206be0:	28c6703a 	and	r3,r5,r3
80206be4:	1986703a 	and	r3,r3,r6
80206be8:	183ff926 	beq	r3,zero,80206bd0 <__reset+0xfa1e6bd0>
80206bec:	00000106 	br	80206bf4 <strlen+0x78>
80206bf0:	10800044 	addi	r2,r2,1
80206bf4:	10c00007 	ldb	r3,0(r2)
80206bf8:	183ffd1e 	bne	r3,zero,80206bf0 <__reset+0xfa1e6bf0>
80206bfc:	1105c83a 	sub	r2,r2,r4
80206c00:	f800283a 	ret
80206c04:	2005883a 	mov	r2,r4
80206c08:	003fe706 	br	80206ba8 <__reset+0xfa1e6ba8>
80206c0c:	0005883a 	mov	r2,zero
80206c10:	f800283a 	ret

80206c14 <___vfprintf_internal_r>:
80206c14:	deffb804 	addi	sp,sp,-288
80206c18:	dfc04715 	stw	ra,284(sp)
80206c1c:	ddc04515 	stw	r23,276(sp)
80206c20:	dd404315 	stw	r21,268(sp)
80206c24:	d9002c15 	stw	r4,176(sp)
80206c28:	282f883a 	mov	r23,r5
80206c2c:	302b883a 	mov	r21,r6
80206c30:	d9c02d15 	stw	r7,180(sp)
80206c34:	df004615 	stw	fp,280(sp)
80206c38:	dd804415 	stw	r22,272(sp)
80206c3c:	dd004215 	stw	r20,264(sp)
80206c40:	dcc04115 	stw	r19,260(sp)
80206c44:	dc804015 	stw	r18,256(sp)
80206c48:	dc403f15 	stw	r17,252(sp)
80206c4c:	dc003e15 	stw	r16,248(sp)
80206c50:	020ba2c0 	call	8020ba2c <_localeconv_r>
80206c54:	10800017 	ldw	r2,0(r2)
80206c58:	1009883a 	mov	r4,r2
80206c5c:	d8803415 	stw	r2,208(sp)
80206c60:	0206b7c0 	call	80206b7c <strlen>
80206c64:	d8803715 	stw	r2,220(sp)
80206c68:	d8802c17 	ldw	r2,176(sp)
80206c6c:	10000226 	beq	r2,zero,80206c78 <___vfprintf_internal_r+0x64>
80206c70:	10800e17 	ldw	r2,56(r2)
80206c74:	1000f926 	beq	r2,zero,8020705c <___vfprintf_internal_r+0x448>
80206c78:	b880030b 	ldhu	r2,12(r23)
80206c7c:	10c8000c 	andi	r3,r2,8192
80206c80:	1800061e 	bne	r3,zero,80206c9c <___vfprintf_internal_r+0x88>
80206c84:	b9001917 	ldw	r4,100(r23)
80206c88:	00f7ffc4 	movi	r3,-8193
80206c8c:	10880014 	ori	r2,r2,8192
80206c90:	20c6703a 	and	r3,r4,r3
80206c94:	b880030d 	sth	r2,12(r23)
80206c98:	b8c01915 	stw	r3,100(r23)
80206c9c:	10c0020c 	andi	r3,r2,8
80206ca0:	1800c126 	beq	r3,zero,80206fa8 <___vfprintf_internal_r+0x394>
80206ca4:	b8c00417 	ldw	r3,16(r23)
80206ca8:	1800bf26 	beq	r3,zero,80206fa8 <___vfprintf_internal_r+0x394>
80206cac:	1080068c 	andi	r2,r2,26
80206cb0:	00c00284 	movi	r3,10
80206cb4:	10c0c426 	beq	r2,r3,80206fc8 <___vfprintf_internal_r+0x3b4>
80206cb8:	d8c00404 	addi	r3,sp,16
80206cbc:	052008b4 	movhi	r20,32802
80206cc0:	d9001e04 	addi	r4,sp,120
80206cc4:	a528dd84 	addi	r20,r20,-23690
80206cc8:	d8c01e15 	stw	r3,120(sp)
80206ccc:	d8002015 	stw	zero,128(sp)
80206cd0:	d8001f15 	stw	zero,124(sp)
80206cd4:	d8003315 	stw	zero,204(sp)
80206cd8:	d8003615 	stw	zero,216(sp)
80206cdc:	d8003815 	stw	zero,224(sp)
80206ce0:	1811883a 	mov	r8,r3
80206ce4:	d8003915 	stw	zero,228(sp)
80206ce8:	d8003a15 	stw	zero,232(sp)
80206cec:	d8002f15 	stw	zero,188(sp)
80206cf0:	d9002815 	stw	r4,160(sp)
80206cf4:	a8800007 	ldb	r2,0(r21)
80206cf8:	10027b26 	beq	r2,zero,802076e8 <___vfprintf_internal_r+0xad4>
80206cfc:	00c00944 	movi	r3,37
80206d00:	a821883a 	mov	r16,r21
80206d04:	10c0021e 	bne	r2,r3,80206d10 <___vfprintf_internal_r+0xfc>
80206d08:	00001406 	br	80206d5c <___vfprintf_internal_r+0x148>
80206d0c:	10c00326 	beq	r2,r3,80206d1c <___vfprintf_internal_r+0x108>
80206d10:	84000044 	addi	r16,r16,1
80206d14:	80800007 	ldb	r2,0(r16)
80206d18:	103ffc1e 	bne	r2,zero,80206d0c <__reset+0xfa1e6d0c>
80206d1c:	8563c83a 	sub	r17,r16,r21
80206d20:	88000e26 	beq	r17,zero,80206d5c <___vfprintf_internal_r+0x148>
80206d24:	d8c02017 	ldw	r3,128(sp)
80206d28:	d8801f17 	ldw	r2,124(sp)
80206d2c:	45400015 	stw	r21,0(r8)
80206d30:	1c47883a 	add	r3,r3,r17
80206d34:	10800044 	addi	r2,r2,1
80206d38:	d8c02015 	stw	r3,128(sp)
80206d3c:	44400115 	stw	r17,4(r8)
80206d40:	d8801f15 	stw	r2,124(sp)
80206d44:	00c001c4 	movi	r3,7
80206d48:	1880a716 	blt	r3,r2,80206fe8 <___vfprintf_internal_r+0x3d4>
80206d4c:	42000204 	addi	r8,r8,8
80206d50:	d9402f17 	ldw	r5,188(sp)
80206d54:	2c4b883a 	add	r5,r5,r17
80206d58:	d9402f15 	stw	r5,188(sp)
80206d5c:	80800007 	ldb	r2,0(r16)
80206d60:	1000a826 	beq	r2,zero,80207004 <___vfprintf_internal_r+0x3f0>
80206d64:	84400047 	ldb	r17,1(r16)
80206d68:	00bfffc4 	movi	r2,-1
80206d6c:	85400044 	addi	r21,r16,1
80206d70:	d8002785 	stb	zero,158(sp)
80206d74:	0007883a 	mov	r3,zero
80206d78:	000f883a 	mov	r7,zero
80206d7c:	d8802915 	stw	r2,164(sp)
80206d80:	d8003115 	stw	zero,196(sp)
80206d84:	0025883a 	mov	r18,zero
80206d88:	01401604 	movi	r5,88
80206d8c:	01800244 	movi	r6,9
80206d90:	02800a84 	movi	r10,42
80206d94:	02401b04 	movi	r9,108
80206d98:	ad400044 	addi	r21,r21,1
80206d9c:	88bff804 	addi	r2,r17,-32
80206da0:	28830436 	bltu	r5,r2,802079b4 <___vfprintf_internal_r+0xda0>
80206da4:	100490ba 	slli	r2,r2,2
80206da8:	01200834 	movhi	r4,32800
80206dac:	211b6f04 	addi	r4,r4,28092
80206db0:	1105883a 	add	r2,r2,r4
80206db4:	10800017 	ldw	r2,0(r2)
80206db8:	1000683a 	jmp	r2
80206dbc:	802078d4 	ori	zero,r16,33251
80206dc0:	802079b4 	orhi	zero,r16,33254
80206dc4:	802079b4 	orhi	zero,r16,33254
80206dc8:	802078f4 	orhi	zero,r16,33251
80206dcc:	802079b4 	orhi	zero,r16,33254
80206dd0:	802079b4 	orhi	zero,r16,33254
80206dd4:	802079b4 	orhi	zero,r16,33254
80206dd8:	802079b4 	orhi	zero,r16,33254
80206ddc:	802079b4 	orhi	zero,r16,33254
80206de0:	802079b4 	orhi	zero,r16,33254
80206de4:	80207068 	cmpgeui	zero,r16,33217
80206de8:	80207810 	cmplti	zero,r16,-32288
80206dec:	802079b4 	orhi	zero,r16,33254
80206df0:	80206f30 	cmpltui	zero,r16,33212
80206df4:	80207090 	cmplti	zero,r16,-32318
80206df8:	802079b4 	orhi	zero,r16,33254
80206dfc:	802070d0 	cmplti	zero,r16,-32317
80206e00:	802070dc 	xori	zero,r16,33219
80206e04:	802070dc 	xori	zero,r16,33219
80206e08:	802070dc 	xori	zero,r16,33219
80206e0c:	802070dc 	xori	zero,r16,33219
80206e10:	802070dc 	xori	zero,r16,33219
80206e14:	802070dc 	xori	zero,r16,33219
80206e18:	802070dc 	xori	zero,r16,33219
80206e1c:	802070dc 	xori	zero,r16,33219
80206e20:	802070dc 	xori	zero,r16,33219
80206e24:	802079b4 	orhi	zero,r16,33254
80206e28:	802079b4 	orhi	zero,r16,33254
80206e2c:	802079b4 	orhi	zero,r16,33254
80206e30:	802079b4 	orhi	zero,r16,33254
80206e34:	802079b4 	orhi	zero,r16,33254
80206e38:	802079b4 	orhi	zero,r16,33254
80206e3c:	802079b4 	orhi	zero,r16,33254
80206e40:	802079b4 	orhi	zero,r16,33254
80206e44:	802079b4 	orhi	zero,r16,33254
80206e48:	802079b4 	orhi	zero,r16,33254
80206e4c:	80207110 	cmplti	zero,r16,-32316
80206e50:	802071cc 	andi	zero,r16,33223
80206e54:	802079b4 	orhi	zero,r16,33254
80206e58:	802071cc 	andi	zero,r16,33223
80206e5c:	802079b4 	orhi	zero,r16,33254
80206e60:	802079b4 	orhi	zero,r16,33254
80206e64:	802079b4 	orhi	zero,r16,33254
80206e68:	802079b4 	orhi	zero,r16,33254
80206e6c:	8020726c 	andhi	zero,r16,33225
80206e70:	802079b4 	orhi	zero,r16,33254
80206e74:	802079b4 	orhi	zero,r16,33254
80206e78:	80207278 	rdprs	zero,r16,-32311
80206e7c:	802079b4 	orhi	zero,r16,33254
80206e80:	802079b4 	orhi	zero,r16,33254
80206e84:	802079b4 	orhi	zero,r16,33254
80206e88:	802079b4 	orhi	zero,r16,33254
80206e8c:	802079b4 	orhi	zero,r16,33254
80206e90:	802076f0 	cmpltui	zero,r16,33243
80206e94:	802079b4 	orhi	zero,r16,33254
80206e98:	802079b4 	orhi	zero,r16,33254
80206e9c:	80207750 	cmplti	zero,r16,-32291
80206ea0:	802079b4 	orhi	zero,r16,33254
80206ea4:	802079b4 	orhi	zero,r16,33254
80206ea8:	802079b4 	orhi	zero,r16,33254
80206eac:	802079b4 	orhi	zero,r16,33254
80206eb0:	802079b4 	orhi	zero,r16,33254
80206eb4:	802079b4 	orhi	zero,r16,33254
80206eb8:	802079b4 	orhi	zero,r16,33254
80206ebc:	802079b4 	orhi	zero,r16,33254
80206ec0:	802079b4 	orhi	zero,r16,33254
80206ec4:	802079b4 	orhi	zero,r16,33254
80206ec8:	80207960 	cmpeqi	zero,r16,-32283
80206ecc:	80207900 	call	88020790 <__reset+0x2000790>
80206ed0:	802071cc 	andi	zero,r16,33223
80206ed4:	802071cc 	andi	zero,r16,33223
80206ed8:	802071cc 	andi	zero,r16,33223
80206edc:	80207910 	cmplti	zero,r16,-32284
80206ee0:	80207900 	call	88020790 <__reset+0x2000790>
80206ee4:	802079b4 	orhi	zero,r16,33254
80206ee8:	802079b4 	orhi	zero,r16,33254
80206eec:	8020791c 	xori	zero,r16,33252
80206ef0:	802079b4 	orhi	zero,r16,33254
80206ef4:	8020792c 	andhi	zero,r16,33252
80206ef8:	80207800 	call	88020780 <__reset+0x2000780>
80206efc:	80206f3c 	xorhi	zero,r16,33212
80206f00:	80207820 	cmpeqi	zero,r16,-32288
80206f04:	802079b4 	orhi	zero,r16,33254
80206f08:	8020782c 	andhi	zero,r16,33248
80206f0c:	802079b4 	orhi	zero,r16,33254
80206f10:	80207888 	cmpgei	zero,r16,-32286
80206f14:	802079b4 	orhi	zero,r16,33254
80206f18:	802079b4 	orhi	zero,r16,33254
80206f1c:	80207898 	cmpnei	zero,r16,-32286
80206f20:	d9003117 	ldw	r4,196(sp)
80206f24:	d8802d15 	stw	r2,180(sp)
80206f28:	0109c83a 	sub	r4,zero,r4
80206f2c:	d9003115 	stw	r4,196(sp)
80206f30:	94800114 	ori	r18,r18,4
80206f34:	ac400007 	ldb	r17,0(r21)
80206f38:	003f9706 	br	80206d98 <__reset+0xfa1e6d98>
80206f3c:	00800c04 	movi	r2,48
80206f40:	d9002d17 	ldw	r4,180(sp)
80206f44:	d9402917 	ldw	r5,164(sp)
80206f48:	d8802705 	stb	r2,156(sp)
80206f4c:	00801e04 	movi	r2,120
80206f50:	d8802745 	stb	r2,157(sp)
80206f54:	d8002785 	stb	zero,158(sp)
80206f58:	20c00104 	addi	r3,r4,4
80206f5c:	24c00017 	ldw	r19,0(r4)
80206f60:	002d883a 	mov	r22,zero
80206f64:	90800094 	ori	r2,r18,2
80206f68:	28029a16 	blt	r5,zero,802079d4 <___vfprintf_internal_r+0xdc0>
80206f6c:	00bfdfc4 	movi	r2,-129
80206f70:	90a4703a 	and	r18,r18,r2
80206f74:	d8c02d15 	stw	r3,180(sp)
80206f78:	94800094 	ori	r18,r18,2
80206f7c:	9802871e 	bne	r19,zero,8020799c <___vfprintf_internal_r+0xd88>
80206f80:	00a008b4 	movhi	r2,32802
80206f84:	10a8d604 	addi	r2,r2,-23720
80206f88:	d8803915 	stw	r2,228(sp)
80206f8c:	04401e04 	movi	r17,120
80206f90:	d8802917 	ldw	r2,164(sp)
80206f94:	0039883a 	mov	fp,zero
80206f98:	1001e926 	beq	r2,zero,80207740 <___vfprintf_internal_r+0xb2c>
80206f9c:	0027883a 	mov	r19,zero
80206fa0:	002d883a 	mov	r22,zero
80206fa4:	00020506 	br	802077bc <___vfprintf_internal_r+0xba8>
80206fa8:	d9002c17 	ldw	r4,176(sp)
80206fac:	b80b883a 	mov	r5,r23
80206fb0:	0208ee40 	call	80208ee4 <__swsetup_r>
80206fb4:	1005ac1e 	bne	r2,zero,80208668 <___vfprintf_internal_r+0x1a54>
80206fb8:	b880030b 	ldhu	r2,12(r23)
80206fbc:	00c00284 	movi	r3,10
80206fc0:	1080068c 	andi	r2,r2,26
80206fc4:	10ff3c1e 	bne	r2,r3,80206cb8 <__reset+0xfa1e6cb8>
80206fc8:	b880038f 	ldh	r2,14(r23)
80206fcc:	103f3a16 	blt	r2,zero,80206cb8 <__reset+0xfa1e6cb8>
80206fd0:	d9c02d17 	ldw	r7,180(sp)
80206fd4:	d9002c17 	ldw	r4,176(sp)
80206fd8:	a80d883a 	mov	r6,r21
80206fdc:	b80b883a 	mov	r5,r23
80206fe0:	0208e280 	call	80208e28 <__sbprintf>
80206fe4:	00001106 	br	8020702c <___vfprintf_internal_r+0x418>
80206fe8:	d9002c17 	ldw	r4,176(sp)
80206fec:	d9801e04 	addi	r6,sp,120
80206ff0:	b80b883a 	mov	r5,r23
80206ff4:	020e0c80 	call	8020e0c8 <__sprint_r>
80206ff8:	1000081e 	bne	r2,zero,8020701c <___vfprintf_internal_r+0x408>
80206ffc:	da000404 	addi	r8,sp,16
80207000:	003f5306 	br	80206d50 <__reset+0xfa1e6d50>
80207004:	d8802017 	ldw	r2,128(sp)
80207008:	10000426 	beq	r2,zero,8020701c <___vfprintf_internal_r+0x408>
8020700c:	d9002c17 	ldw	r4,176(sp)
80207010:	d9801e04 	addi	r6,sp,120
80207014:	b80b883a 	mov	r5,r23
80207018:	020e0c80 	call	8020e0c8 <__sprint_r>
8020701c:	b880030b 	ldhu	r2,12(r23)
80207020:	1080100c 	andi	r2,r2,64
80207024:	1005901e 	bne	r2,zero,80208668 <___vfprintf_internal_r+0x1a54>
80207028:	d8802f17 	ldw	r2,188(sp)
8020702c:	dfc04717 	ldw	ra,284(sp)
80207030:	df004617 	ldw	fp,280(sp)
80207034:	ddc04517 	ldw	r23,276(sp)
80207038:	dd804417 	ldw	r22,272(sp)
8020703c:	dd404317 	ldw	r21,268(sp)
80207040:	dd004217 	ldw	r20,264(sp)
80207044:	dcc04117 	ldw	r19,260(sp)
80207048:	dc804017 	ldw	r18,256(sp)
8020704c:	dc403f17 	ldw	r17,252(sp)
80207050:	dc003e17 	ldw	r16,248(sp)
80207054:	dec04804 	addi	sp,sp,288
80207058:	f800283a 	ret
8020705c:	d9002c17 	ldw	r4,176(sp)
80207060:	020aeb80 	call	8020aeb8 <__sinit>
80207064:	003f0406 	br	80206c78 <__reset+0xfa1e6c78>
80207068:	d8802d17 	ldw	r2,180(sp)
8020706c:	d9002d17 	ldw	r4,180(sp)
80207070:	10800017 	ldw	r2,0(r2)
80207074:	d8803115 	stw	r2,196(sp)
80207078:	20800104 	addi	r2,r4,4
8020707c:	d9003117 	ldw	r4,196(sp)
80207080:	203fa716 	blt	r4,zero,80206f20 <__reset+0xfa1e6f20>
80207084:	d8802d15 	stw	r2,180(sp)
80207088:	ac400007 	ldb	r17,0(r21)
8020708c:	003f4206 	br	80206d98 <__reset+0xfa1e6d98>
80207090:	ac400007 	ldb	r17,0(r21)
80207094:	aac00044 	addi	r11,r21,1
80207098:	8a872826 	beq	r17,r10,80208d3c <___vfprintf_internal_r+0x2128>
8020709c:	88bff404 	addi	r2,r17,-48
802070a0:	0009883a 	mov	r4,zero
802070a4:	30867d36 	bltu	r6,r2,80208a9c <___vfprintf_internal_r+0x1e88>
802070a8:	5c400007 	ldb	r17,0(r11)
802070ac:	210002a4 	muli	r4,r4,10
802070b0:	5d400044 	addi	r21,r11,1
802070b4:	a817883a 	mov	r11,r21
802070b8:	2089883a 	add	r4,r4,r2
802070bc:	88bff404 	addi	r2,r17,-48
802070c0:	30bff92e 	bgeu	r6,r2,802070a8 <__reset+0xfa1e70a8>
802070c4:	2005c916 	blt	r4,zero,802087ec <___vfprintf_internal_r+0x1bd8>
802070c8:	d9002915 	stw	r4,164(sp)
802070cc:	003f3306 	br	80206d9c <__reset+0xfa1e6d9c>
802070d0:	94802014 	ori	r18,r18,128
802070d4:	ac400007 	ldb	r17,0(r21)
802070d8:	003f2f06 	br	80206d98 <__reset+0xfa1e6d98>
802070dc:	a809883a 	mov	r4,r21
802070e0:	d8003115 	stw	zero,196(sp)
802070e4:	88bff404 	addi	r2,r17,-48
802070e8:	0017883a 	mov	r11,zero
802070ec:	24400007 	ldb	r17,0(r4)
802070f0:	5ac002a4 	muli	r11,r11,10
802070f4:	ad400044 	addi	r21,r21,1
802070f8:	a809883a 	mov	r4,r21
802070fc:	12d7883a 	add	r11,r2,r11
80207100:	88bff404 	addi	r2,r17,-48
80207104:	30bff92e 	bgeu	r6,r2,802070ec <__reset+0xfa1e70ec>
80207108:	dac03115 	stw	r11,196(sp)
8020710c:	003f2306 	br	80206d9c <__reset+0xfa1e6d9c>
80207110:	18c03fcc 	andi	r3,r3,255
80207114:	18072b1e 	bne	r3,zero,80208dc4 <___vfprintf_internal_r+0x21b0>
80207118:	94800414 	ori	r18,r18,16
8020711c:	9080080c 	andi	r2,r18,32
80207120:	10037b26 	beq	r2,zero,80207f10 <___vfprintf_internal_r+0x12fc>
80207124:	d9402d17 	ldw	r5,180(sp)
80207128:	28800117 	ldw	r2,4(r5)
8020712c:	2cc00017 	ldw	r19,0(r5)
80207130:	29400204 	addi	r5,r5,8
80207134:	d9402d15 	stw	r5,180(sp)
80207138:	102d883a 	mov	r22,r2
8020713c:	10044b16 	blt	r2,zero,8020826c <___vfprintf_internal_r+0x1658>
80207140:	d9402917 	ldw	r5,164(sp)
80207144:	df002783 	ldbu	fp,158(sp)
80207148:	2803bc16 	blt	r5,zero,8020803c <___vfprintf_internal_r+0x1428>
8020714c:	00ffdfc4 	movi	r3,-129
80207150:	9d84b03a 	or	r2,r19,r22
80207154:	90e4703a 	and	r18,r18,r3
80207158:	10017726 	beq	r2,zero,80207738 <___vfprintf_internal_r+0xb24>
8020715c:	b0038326 	beq	r22,zero,80207f6c <___vfprintf_internal_r+0x1358>
80207160:	dc402a15 	stw	r17,168(sp)
80207164:	dc001e04 	addi	r16,sp,120
80207168:	b023883a 	mov	r17,r22
8020716c:	402d883a 	mov	r22,r8
80207170:	9809883a 	mov	r4,r19
80207174:	880b883a 	mov	r5,r17
80207178:	01800284 	movi	r6,10
8020717c:	000f883a 	mov	r7,zero
80207180:	02104c00 	call	802104c0 <__umoddi3>
80207184:	10800c04 	addi	r2,r2,48
80207188:	843fffc4 	addi	r16,r16,-1
8020718c:	9809883a 	mov	r4,r19
80207190:	880b883a 	mov	r5,r17
80207194:	80800005 	stb	r2,0(r16)
80207198:	01800284 	movi	r6,10
8020719c:	000f883a 	mov	r7,zero
802071a0:	020ff480 	call	8020ff48 <__udivdi3>
802071a4:	1027883a 	mov	r19,r2
802071a8:	10c4b03a 	or	r2,r2,r3
802071ac:	1823883a 	mov	r17,r3
802071b0:	103fef1e 	bne	r2,zero,80207170 <__reset+0xfa1e7170>
802071b4:	d8c02817 	ldw	r3,160(sp)
802071b8:	dc402a17 	ldw	r17,168(sp)
802071bc:	b011883a 	mov	r8,r22
802071c0:	1c07c83a 	sub	r3,r3,r16
802071c4:	d8c02e15 	stw	r3,184(sp)
802071c8:	00005906 	br	80207330 <___vfprintf_internal_r+0x71c>
802071cc:	18c03fcc 	andi	r3,r3,255
802071d0:	1806fa1e 	bne	r3,zero,80208dbc <___vfprintf_internal_r+0x21a8>
802071d4:	9080020c 	andi	r2,r18,8
802071d8:	10048a26 	beq	r2,zero,80208404 <___vfprintf_internal_r+0x17f0>
802071dc:	d8c02d17 	ldw	r3,180(sp)
802071e0:	d9002d17 	ldw	r4,180(sp)
802071e4:	d9402d17 	ldw	r5,180(sp)
802071e8:	18c00017 	ldw	r3,0(r3)
802071ec:	21000117 	ldw	r4,4(r4)
802071f0:	29400204 	addi	r5,r5,8
802071f4:	d8c03615 	stw	r3,216(sp)
802071f8:	d9003815 	stw	r4,224(sp)
802071fc:	d9402d15 	stw	r5,180(sp)
80207200:	d9003617 	ldw	r4,216(sp)
80207204:	d9403817 	ldw	r5,224(sp)
80207208:	da003d15 	stw	r8,244(sp)
8020720c:	04000044 	movi	r16,1
80207210:	020dcec0 	call	8020dcec <__fpclassifyd>
80207214:	da003d17 	ldw	r8,244(sp)
80207218:	14041f1e 	bne	r2,r16,80208298 <___vfprintf_internal_r+0x1684>
8020721c:	d9003617 	ldw	r4,216(sp)
80207220:	d9403817 	ldw	r5,224(sp)
80207224:	000d883a 	mov	r6,zero
80207228:	000f883a 	mov	r7,zero
8020722c:	0211ea40 	call	80211ea4 <__ledf2>
80207230:	da003d17 	ldw	r8,244(sp)
80207234:	1005be16 	blt	r2,zero,80208930 <___vfprintf_internal_r+0x1d1c>
80207238:	df002783 	ldbu	fp,158(sp)
8020723c:	008011c4 	movi	r2,71
80207240:	1445330e 	bge	r2,r17,80208710 <___vfprintf_internal_r+0x1afc>
80207244:	042008b4 	movhi	r16,32802
80207248:	8428ce04 	addi	r16,r16,-23752
8020724c:	00c000c4 	movi	r3,3
80207250:	00bfdfc4 	movi	r2,-129
80207254:	d8c02a15 	stw	r3,168(sp)
80207258:	90a4703a 	and	r18,r18,r2
8020725c:	d8c02e15 	stw	r3,184(sp)
80207260:	d8002915 	stw	zero,164(sp)
80207264:	d8003215 	stw	zero,200(sp)
80207268:	00003706 	br	80207348 <___vfprintf_internal_r+0x734>
8020726c:	94800214 	ori	r18,r18,8
80207270:	ac400007 	ldb	r17,0(r21)
80207274:	003ec806 	br	80206d98 <__reset+0xfa1e6d98>
80207278:	18c03fcc 	andi	r3,r3,255
8020727c:	1806db1e 	bne	r3,zero,80208dec <___vfprintf_internal_r+0x21d8>
80207280:	94800414 	ori	r18,r18,16
80207284:	9080080c 	andi	r2,r18,32
80207288:	1002d826 	beq	r2,zero,80207dec <___vfprintf_internal_r+0x11d8>
8020728c:	d9402d17 	ldw	r5,180(sp)
80207290:	d8c02917 	ldw	r3,164(sp)
80207294:	d8002785 	stb	zero,158(sp)
80207298:	28800204 	addi	r2,r5,8
8020729c:	2cc00017 	ldw	r19,0(r5)
802072a0:	2d800117 	ldw	r22,4(r5)
802072a4:	18048f16 	blt	r3,zero,802084e4 <___vfprintf_internal_r+0x18d0>
802072a8:	013fdfc4 	movi	r4,-129
802072ac:	9d86b03a 	or	r3,r19,r22
802072b0:	d8802d15 	stw	r2,180(sp)
802072b4:	9124703a 	and	r18,r18,r4
802072b8:	1802d91e 	bne	r3,zero,80207e20 <___vfprintf_internal_r+0x120c>
802072bc:	d8c02917 	ldw	r3,164(sp)
802072c0:	0039883a 	mov	fp,zero
802072c4:	1805c326 	beq	r3,zero,802089d4 <___vfprintf_internal_r+0x1dc0>
802072c8:	0027883a 	mov	r19,zero
802072cc:	002d883a 	mov	r22,zero
802072d0:	dc001e04 	addi	r16,sp,120
802072d4:	9806d0fa 	srli	r3,r19,3
802072d8:	b008977a 	slli	r4,r22,29
802072dc:	b02cd0fa 	srli	r22,r22,3
802072e0:	9cc001cc 	andi	r19,r19,7
802072e4:	98800c04 	addi	r2,r19,48
802072e8:	843fffc4 	addi	r16,r16,-1
802072ec:	20e6b03a 	or	r19,r4,r3
802072f0:	80800005 	stb	r2,0(r16)
802072f4:	9d86b03a 	or	r3,r19,r22
802072f8:	183ff61e 	bne	r3,zero,802072d4 <__reset+0xfa1e72d4>
802072fc:	90c0004c 	andi	r3,r18,1
80207300:	18013b26 	beq	r3,zero,802077f0 <___vfprintf_internal_r+0xbdc>
80207304:	10803fcc 	andi	r2,r2,255
80207308:	1080201c 	xori	r2,r2,128
8020730c:	10bfe004 	addi	r2,r2,-128
80207310:	00c00c04 	movi	r3,48
80207314:	10c13626 	beq	r2,r3,802077f0 <___vfprintf_internal_r+0xbdc>
80207318:	80ffffc5 	stb	r3,-1(r16)
8020731c:	d8c02817 	ldw	r3,160(sp)
80207320:	80bfffc4 	addi	r2,r16,-1
80207324:	1021883a 	mov	r16,r2
80207328:	1887c83a 	sub	r3,r3,r2
8020732c:	d8c02e15 	stw	r3,184(sp)
80207330:	d8802e17 	ldw	r2,184(sp)
80207334:	d9002917 	ldw	r4,164(sp)
80207338:	1100010e 	bge	r2,r4,80207340 <___vfprintf_internal_r+0x72c>
8020733c:	2005883a 	mov	r2,r4
80207340:	d8802a15 	stw	r2,168(sp)
80207344:	d8003215 	stw	zero,200(sp)
80207348:	e7003fcc 	andi	fp,fp,255
8020734c:	e700201c 	xori	fp,fp,128
80207350:	e73fe004 	addi	fp,fp,-128
80207354:	e0000326 	beq	fp,zero,80207364 <___vfprintf_internal_r+0x750>
80207358:	d8c02a17 	ldw	r3,168(sp)
8020735c:	18c00044 	addi	r3,r3,1
80207360:	d8c02a15 	stw	r3,168(sp)
80207364:	90c0008c 	andi	r3,r18,2
80207368:	d8c02b15 	stw	r3,172(sp)
8020736c:	18000326 	beq	r3,zero,8020737c <___vfprintf_internal_r+0x768>
80207370:	d8c02a17 	ldw	r3,168(sp)
80207374:	18c00084 	addi	r3,r3,2
80207378:	d8c02a15 	stw	r3,168(sp)
8020737c:	90c0210c 	andi	r3,r18,132
80207380:	d8c03015 	stw	r3,192(sp)
80207384:	1801a31e 	bne	r3,zero,80207a14 <___vfprintf_internal_r+0xe00>
80207388:	d9003117 	ldw	r4,196(sp)
8020738c:	d8c02a17 	ldw	r3,168(sp)
80207390:	20e7c83a 	sub	r19,r4,r3
80207394:	04c19f0e 	bge	zero,r19,80207a14 <___vfprintf_internal_r+0xe00>
80207398:	02400404 	movi	r9,16
8020739c:	d8c02017 	ldw	r3,128(sp)
802073a0:	d8801f17 	ldw	r2,124(sp)
802073a4:	4cc50d0e 	bge	r9,r19,802087dc <___vfprintf_internal_r+0x1bc8>
802073a8:	016008b4 	movhi	r5,32802
802073ac:	2968e184 	addi	r5,r5,-23674
802073b0:	dc403b15 	stw	r17,236(sp)
802073b4:	d9403515 	stw	r5,212(sp)
802073b8:	9823883a 	mov	r17,r19
802073bc:	482d883a 	mov	r22,r9
802073c0:	9027883a 	mov	r19,r18
802073c4:	070001c4 	movi	fp,7
802073c8:	8025883a 	mov	r18,r16
802073cc:	dc002c17 	ldw	r16,176(sp)
802073d0:	00000306 	br	802073e0 <___vfprintf_internal_r+0x7cc>
802073d4:	8c7ffc04 	addi	r17,r17,-16
802073d8:	42000204 	addi	r8,r8,8
802073dc:	b440130e 	bge	r22,r17,8020742c <___vfprintf_internal_r+0x818>
802073e0:	012008b4 	movhi	r4,32802
802073e4:	18c00404 	addi	r3,r3,16
802073e8:	10800044 	addi	r2,r2,1
802073ec:	2128e184 	addi	r4,r4,-23674
802073f0:	41000015 	stw	r4,0(r8)
802073f4:	45800115 	stw	r22,4(r8)
802073f8:	d8c02015 	stw	r3,128(sp)
802073fc:	d8801f15 	stw	r2,124(sp)
80207400:	e0bff40e 	bge	fp,r2,802073d4 <__reset+0xfa1e73d4>
80207404:	d9801e04 	addi	r6,sp,120
80207408:	b80b883a 	mov	r5,r23
8020740c:	8009883a 	mov	r4,r16
80207410:	020e0c80 	call	8020e0c8 <__sprint_r>
80207414:	103f011e 	bne	r2,zero,8020701c <__reset+0xfa1e701c>
80207418:	8c7ffc04 	addi	r17,r17,-16
8020741c:	d8c02017 	ldw	r3,128(sp)
80207420:	d8801f17 	ldw	r2,124(sp)
80207424:	da000404 	addi	r8,sp,16
80207428:	b47fed16 	blt	r22,r17,802073e0 <__reset+0xfa1e73e0>
8020742c:	9021883a 	mov	r16,r18
80207430:	9825883a 	mov	r18,r19
80207434:	8827883a 	mov	r19,r17
80207438:	dc403b17 	ldw	r17,236(sp)
8020743c:	d9403517 	ldw	r5,212(sp)
80207440:	98c7883a 	add	r3,r19,r3
80207444:	10800044 	addi	r2,r2,1
80207448:	41400015 	stw	r5,0(r8)
8020744c:	44c00115 	stw	r19,4(r8)
80207450:	d8c02015 	stw	r3,128(sp)
80207454:	d8801f15 	stw	r2,124(sp)
80207458:	010001c4 	movi	r4,7
8020745c:	2082a316 	blt	r4,r2,80207eec <___vfprintf_internal_r+0x12d8>
80207460:	df002787 	ldb	fp,158(sp)
80207464:	42000204 	addi	r8,r8,8
80207468:	e0000c26 	beq	fp,zero,8020749c <___vfprintf_internal_r+0x888>
8020746c:	d8801f17 	ldw	r2,124(sp)
80207470:	d9002784 	addi	r4,sp,158
80207474:	18c00044 	addi	r3,r3,1
80207478:	10800044 	addi	r2,r2,1
8020747c:	41000015 	stw	r4,0(r8)
80207480:	01000044 	movi	r4,1
80207484:	41000115 	stw	r4,4(r8)
80207488:	d8c02015 	stw	r3,128(sp)
8020748c:	d8801f15 	stw	r2,124(sp)
80207490:	010001c4 	movi	r4,7
80207494:	20823c16 	blt	r4,r2,80207d88 <___vfprintf_internal_r+0x1174>
80207498:	42000204 	addi	r8,r8,8
8020749c:	d8802b17 	ldw	r2,172(sp)
802074a0:	10000c26 	beq	r2,zero,802074d4 <___vfprintf_internal_r+0x8c0>
802074a4:	d8801f17 	ldw	r2,124(sp)
802074a8:	d9002704 	addi	r4,sp,156
802074ac:	18c00084 	addi	r3,r3,2
802074b0:	10800044 	addi	r2,r2,1
802074b4:	41000015 	stw	r4,0(r8)
802074b8:	01000084 	movi	r4,2
802074bc:	41000115 	stw	r4,4(r8)
802074c0:	d8c02015 	stw	r3,128(sp)
802074c4:	d8801f15 	stw	r2,124(sp)
802074c8:	010001c4 	movi	r4,7
802074cc:	20823616 	blt	r4,r2,80207da8 <___vfprintf_internal_r+0x1194>
802074d0:	42000204 	addi	r8,r8,8
802074d4:	d9003017 	ldw	r4,192(sp)
802074d8:	00802004 	movi	r2,128
802074dc:	20819926 	beq	r4,r2,80207b44 <___vfprintf_internal_r+0xf30>
802074e0:	d9402917 	ldw	r5,164(sp)
802074e4:	d8802e17 	ldw	r2,184(sp)
802074e8:	28adc83a 	sub	r22,r5,r2
802074ec:	0580310e 	bge	zero,r22,802075b4 <___vfprintf_internal_r+0x9a0>
802074f0:	07000404 	movi	fp,16
802074f4:	d8801f17 	ldw	r2,124(sp)
802074f8:	e584140e 	bge	fp,r22,8020854c <___vfprintf_internal_r+0x1938>
802074fc:	016008b4 	movhi	r5,32802
80207500:	2968dd84 	addi	r5,r5,-23690
80207504:	dc402915 	stw	r17,164(sp)
80207508:	d9402b15 	stw	r5,172(sp)
8020750c:	b023883a 	mov	r17,r22
80207510:	04c001c4 	movi	r19,7
80207514:	a82d883a 	mov	r22,r21
80207518:	902b883a 	mov	r21,r18
8020751c:	8025883a 	mov	r18,r16
80207520:	dc002c17 	ldw	r16,176(sp)
80207524:	00000306 	br	80207534 <___vfprintf_internal_r+0x920>
80207528:	8c7ffc04 	addi	r17,r17,-16
8020752c:	42000204 	addi	r8,r8,8
80207530:	e440110e 	bge	fp,r17,80207578 <___vfprintf_internal_r+0x964>
80207534:	18c00404 	addi	r3,r3,16
80207538:	10800044 	addi	r2,r2,1
8020753c:	45000015 	stw	r20,0(r8)
80207540:	47000115 	stw	fp,4(r8)
80207544:	d8c02015 	stw	r3,128(sp)
80207548:	d8801f15 	stw	r2,124(sp)
8020754c:	98bff60e 	bge	r19,r2,80207528 <__reset+0xfa1e7528>
80207550:	d9801e04 	addi	r6,sp,120
80207554:	b80b883a 	mov	r5,r23
80207558:	8009883a 	mov	r4,r16
8020755c:	020e0c80 	call	8020e0c8 <__sprint_r>
80207560:	103eae1e 	bne	r2,zero,8020701c <__reset+0xfa1e701c>
80207564:	8c7ffc04 	addi	r17,r17,-16
80207568:	d8c02017 	ldw	r3,128(sp)
8020756c:	d8801f17 	ldw	r2,124(sp)
80207570:	da000404 	addi	r8,sp,16
80207574:	e47fef16 	blt	fp,r17,80207534 <__reset+0xfa1e7534>
80207578:	9021883a 	mov	r16,r18
8020757c:	a825883a 	mov	r18,r21
80207580:	b02b883a 	mov	r21,r22
80207584:	882d883a 	mov	r22,r17
80207588:	dc402917 	ldw	r17,164(sp)
8020758c:	d9002b17 	ldw	r4,172(sp)
80207590:	1d87883a 	add	r3,r3,r22
80207594:	10800044 	addi	r2,r2,1
80207598:	41000015 	stw	r4,0(r8)
8020759c:	45800115 	stw	r22,4(r8)
802075a0:	d8c02015 	stw	r3,128(sp)
802075a4:	d8801f15 	stw	r2,124(sp)
802075a8:	010001c4 	movi	r4,7
802075ac:	2081ee16 	blt	r4,r2,80207d68 <___vfprintf_internal_r+0x1154>
802075b0:	42000204 	addi	r8,r8,8
802075b4:	9080400c 	andi	r2,r18,256
802075b8:	1001181e 	bne	r2,zero,80207a1c <___vfprintf_internal_r+0xe08>
802075bc:	d9402e17 	ldw	r5,184(sp)
802075c0:	d8801f17 	ldw	r2,124(sp)
802075c4:	44000015 	stw	r16,0(r8)
802075c8:	1947883a 	add	r3,r3,r5
802075cc:	10800044 	addi	r2,r2,1
802075d0:	41400115 	stw	r5,4(r8)
802075d4:	d8c02015 	stw	r3,128(sp)
802075d8:	d8801f15 	stw	r2,124(sp)
802075dc:	010001c4 	movi	r4,7
802075e0:	2081d316 	blt	r4,r2,80207d30 <___vfprintf_internal_r+0x111c>
802075e4:	42000204 	addi	r8,r8,8
802075e8:	9480010c 	andi	r18,r18,4
802075ec:	90003226 	beq	r18,zero,802076b8 <___vfprintf_internal_r+0xaa4>
802075f0:	d9403117 	ldw	r5,196(sp)
802075f4:	d8802a17 	ldw	r2,168(sp)
802075f8:	28a1c83a 	sub	r16,r5,r2
802075fc:	04002e0e 	bge	zero,r16,802076b8 <___vfprintf_internal_r+0xaa4>
80207600:	04400404 	movi	r17,16
80207604:	d8801f17 	ldw	r2,124(sp)
80207608:	8c04a20e 	bge	r17,r16,80208894 <___vfprintf_internal_r+0x1c80>
8020760c:	016008b4 	movhi	r5,32802
80207610:	2968e184 	addi	r5,r5,-23674
80207614:	d9403515 	stw	r5,212(sp)
80207618:	048001c4 	movi	r18,7
8020761c:	dcc02c17 	ldw	r19,176(sp)
80207620:	00000306 	br	80207630 <___vfprintf_internal_r+0xa1c>
80207624:	843ffc04 	addi	r16,r16,-16
80207628:	42000204 	addi	r8,r8,8
8020762c:	8c00130e 	bge	r17,r16,8020767c <___vfprintf_internal_r+0xa68>
80207630:	012008b4 	movhi	r4,32802
80207634:	18c00404 	addi	r3,r3,16
80207638:	10800044 	addi	r2,r2,1
8020763c:	2128e184 	addi	r4,r4,-23674
80207640:	41000015 	stw	r4,0(r8)
80207644:	44400115 	stw	r17,4(r8)
80207648:	d8c02015 	stw	r3,128(sp)
8020764c:	d8801f15 	stw	r2,124(sp)
80207650:	90bff40e 	bge	r18,r2,80207624 <__reset+0xfa1e7624>
80207654:	d9801e04 	addi	r6,sp,120
80207658:	b80b883a 	mov	r5,r23
8020765c:	9809883a 	mov	r4,r19
80207660:	020e0c80 	call	8020e0c8 <__sprint_r>
80207664:	103e6d1e 	bne	r2,zero,8020701c <__reset+0xfa1e701c>
80207668:	843ffc04 	addi	r16,r16,-16
8020766c:	d8c02017 	ldw	r3,128(sp)
80207670:	d8801f17 	ldw	r2,124(sp)
80207674:	da000404 	addi	r8,sp,16
80207678:	8c3fed16 	blt	r17,r16,80207630 <__reset+0xfa1e7630>
8020767c:	d9403517 	ldw	r5,212(sp)
80207680:	1c07883a 	add	r3,r3,r16
80207684:	10800044 	addi	r2,r2,1
80207688:	41400015 	stw	r5,0(r8)
8020768c:	44000115 	stw	r16,4(r8)
80207690:	d8c02015 	stw	r3,128(sp)
80207694:	d8801f15 	stw	r2,124(sp)
80207698:	010001c4 	movi	r4,7
8020769c:	2080060e 	bge	r4,r2,802076b8 <___vfprintf_internal_r+0xaa4>
802076a0:	d9002c17 	ldw	r4,176(sp)
802076a4:	d9801e04 	addi	r6,sp,120
802076a8:	b80b883a 	mov	r5,r23
802076ac:	020e0c80 	call	8020e0c8 <__sprint_r>
802076b0:	103e5a1e 	bne	r2,zero,8020701c <__reset+0xfa1e701c>
802076b4:	d8c02017 	ldw	r3,128(sp)
802076b8:	d8803117 	ldw	r2,196(sp)
802076bc:	d9002a17 	ldw	r4,168(sp)
802076c0:	1100010e 	bge	r2,r4,802076c8 <___vfprintf_internal_r+0xab4>
802076c4:	2005883a 	mov	r2,r4
802076c8:	d9402f17 	ldw	r5,188(sp)
802076cc:	288b883a 	add	r5,r5,r2
802076d0:	d9402f15 	stw	r5,188(sp)
802076d4:	18019e1e 	bne	r3,zero,80207d50 <___vfprintf_internal_r+0x113c>
802076d8:	a8800007 	ldb	r2,0(r21)
802076dc:	d8001f15 	stw	zero,124(sp)
802076e0:	da000404 	addi	r8,sp,16
802076e4:	103d851e 	bne	r2,zero,80206cfc <__reset+0xfa1e6cfc>
802076e8:	a821883a 	mov	r16,r21
802076ec:	003d9b06 	br	80206d5c <__reset+0xfa1e6d5c>
802076f0:	18c03fcc 	andi	r3,r3,255
802076f4:	1805c11e 	bne	r3,zero,80208dfc <___vfprintf_internal_r+0x21e8>
802076f8:	94800414 	ori	r18,r18,16
802076fc:	9080080c 	andi	r2,r18,32
80207700:	10020c26 	beq	r2,zero,80207f34 <___vfprintf_internal_r+0x1320>
80207704:	d8802d17 	ldw	r2,180(sp)
80207708:	d9002917 	ldw	r4,164(sp)
8020770c:	d8002785 	stb	zero,158(sp)
80207710:	10c00204 	addi	r3,r2,8
80207714:	14c00017 	ldw	r19,0(r2)
80207718:	15800117 	ldw	r22,4(r2)
8020771c:	20040f16 	blt	r4,zero,8020875c <___vfprintf_internal_r+0x1b48>
80207720:	013fdfc4 	movi	r4,-129
80207724:	9d84b03a 	or	r2,r19,r22
80207728:	d8c02d15 	stw	r3,180(sp)
8020772c:	9124703a 	and	r18,r18,r4
80207730:	0039883a 	mov	fp,zero
80207734:	103e891e 	bne	r2,zero,8020715c <__reset+0xfa1e715c>
80207738:	d9002917 	ldw	r4,164(sp)
8020773c:	2002c11e 	bne	r4,zero,80208244 <___vfprintf_internal_r+0x1630>
80207740:	d8002915 	stw	zero,164(sp)
80207744:	d8002e15 	stw	zero,184(sp)
80207748:	dc001e04 	addi	r16,sp,120
8020774c:	003ef806 	br	80207330 <__reset+0xfa1e7330>
80207750:	18c03fcc 	andi	r3,r3,255
80207754:	18059d1e 	bne	r3,zero,80208dcc <___vfprintf_internal_r+0x21b8>
80207758:	016008b4 	movhi	r5,32802
8020775c:	2968d104 	addi	r5,r5,-23740
80207760:	d9403915 	stw	r5,228(sp)
80207764:	9080080c 	andi	r2,r18,32
80207768:	10005226 	beq	r2,zero,802078b4 <___vfprintf_internal_r+0xca0>
8020776c:	d8802d17 	ldw	r2,180(sp)
80207770:	14c00017 	ldw	r19,0(r2)
80207774:	15800117 	ldw	r22,4(r2)
80207778:	10800204 	addi	r2,r2,8
8020777c:	d8802d15 	stw	r2,180(sp)
80207780:	9080004c 	andi	r2,r18,1
80207784:	10019026 	beq	r2,zero,80207dc8 <___vfprintf_internal_r+0x11b4>
80207788:	9d84b03a 	or	r2,r19,r22
8020778c:	10036926 	beq	r2,zero,80208534 <___vfprintf_internal_r+0x1920>
80207790:	d8c02917 	ldw	r3,164(sp)
80207794:	00800c04 	movi	r2,48
80207798:	d8802705 	stb	r2,156(sp)
8020779c:	dc402745 	stb	r17,157(sp)
802077a0:	d8002785 	stb	zero,158(sp)
802077a4:	90800094 	ori	r2,r18,2
802077a8:	18045d16 	blt	r3,zero,80208920 <___vfprintf_internal_r+0x1d0c>
802077ac:	00bfdfc4 	movi	r2,-129
802077b0:	90a4703a 	and	r18,r18,r2
802077b4:	94800094 	ori	r18,r18,2
802077b8:	0039883a 	mov	fp,zero
802077bc:	d9003917 	ldw	r4,228(sp)
802077c0:	dc001e04 	addi	r16,sp,120
802077c4:	988003cc 	andi	r2,r19,15
802077c8:	b006973a 	slli	r3,r22,28
802077cc:	2085883a 	add	r2,r4,r2
802077d0:	9826d13a 	srli	r19,r19,4
802077d4:	10800003 	ldbu	r2,0(r2)
802077d8:	b02cd13a 	srli	r22,r22,4
802077dc:	843fffc4 	addi	r16,r16,-1
802077e0:	1ce6b03a 	or	r19,r3,r19
802077e4:	80800005 	stb	r2,0(r16)
802077e8:	9d84b03a 	or	r2,r19,r22
802077ec:	103ff51e 	bne	r2,zero,802077c4 <__reset+0xfa1e77c4>
802077f0:	d8c02817 	ldw	r3,160(sp)
802077f4:	1c07c83a 	sub	r3,r3,r16
802077f8:	d8c02e15 	stw	r3,184(sp)
802077fc:	003ecc06 	br	80207330 <__reset+0xfa1e7330>
80207800:	18c03fcc 	andi	r3,r3,255
80207804:	183e9f26 	beq	r3,zero,80207284 <__reset+0xfa1e7284>
80207808:	d9c02785 	stb	r7,158(sp)
8020780c:	003e9d06 	br	80207284 <__reset+0xfa1e7284>
80207810:	00c00044 	movi	r3,1
80207814:	01c00ac4 	movi	r7,43
80207818:	ac400007 	ldb	r17,0(r21)
8020781c:	003d5e06 	br	80206d98 <__reset+0xfa1e6d98>
80207820:	94800814 	ori	r18,r18,32
80207824:	ac400007 	ldb	r17,0(r21)
80207828:	003d5b06 	br	80206d98 <__reset+0xfa1e6d98>
8020782c:	d8c02d17 	ldw	r3,180(sp)
80207830:	d8002785 	stb	zero,158(sp)
80207834:	1c000017 	ldw	r16,0(r3)
80207838:	1cc00104 	addi	r19,r3,4
8020783c:	80041926 	beq	r16,zero,802088a4 <___vfprintf_internal_r+0x1c90>
80207840:	d9002917 	ldw	r4,164(sp)
80207844:	2003d016 	blt	r4,zero,80208788 <___vfprintf_internal_r+0x1b74>
80207848:	200d883a 	mov	r6,r4
8020784c:	000b883a 	mov	r5,zero
80207850:	8009883a 	mov	r4,r16
80207854:	da003d15 	stw	r8,244(sp)
80207858:	020c4240 	call	8020c424 <memchr>
8020785c:	da003d17 	ldw	r8,244(sp)
80207860:	10045426 	beq	r2,zero,802089b4 <___vfprintf_internal_r+0x1da0>
80207864:	1405c83a 	sub	r2,r2,r16
80207868:	d8802e15 	stw	r2,184(sp)
8020786c:	1003cc16 	blt	r2,zero,802087a0 <___vfprintf_internal_r+0x1b8c>
80207870:	df002783 	ldbu	fp,158(sp)
80207874:	d8802a15 	stw	r2,168(sp)
80207878:	dcc02d15 	stw	r19,180(sp)
8020787c:	d8002915 	stw	zero,164(sp)
80207880:	d8003215 	stw	zero,200(sp)
80207884:	003eb006 	br	80207348 <__reset+0xfa1e7348>
80207888:	18c03fcc 	andi	r3,r3,255
8020788c:	183f9b26 	beq	r3,zero,802076fc <__reset+0xfa1e76fc>
80207890:	d9c02785 	stb	r7,158(sp)
80207894:	003f9906 	br	802076fc <__reset+0xfa1e76fc>
80207898:	18c03fcc 	andi	r3,r3,255
8020789c:	1805551e 	bne	r3,zero,80208df4 <___vfprintf_internal_r+0x21e0>
802078a0:	016008b4 	movhi	r5,32802
802078a4:	2968d604 	addi	r5,r5,-23720
802078a8:	d9403915 	stw	r5,228(sp)
802078ac:	9080080c 	andi	r2,r18,32
802078b0:	103fae1e 	bne	r2,zero,8020776c <__reset+0xfa1e776c>
802078b4:	9080040c 	andi	r2,r18,16
802078b8:	1002de26 	beq	r2,zero,80208434 <___vfprintf_internal_r+0x1820>
802078bc:	d8c02d17 	ldw	r3,180(sp)
802078c0:	002d883a 	mov	r22,zero
802078c4:	1cc00017 	ldw	r19,0(r3)
802078c8:	18c00104 	addi	r3,r3,4
802078cc:	d8c02d15 	stw	r3,180(sp)
802078d0:	003fab06 	br	80207780 <__reset+0xfa1e7780>
802078d4:	38803fcc 	andi	r2,r7,255
802078d8:	1080201c 	xori	r2,r2,128
802078dc:	10bfe004 	addi	r2,r2,-128
802078e0:	1002d21e 	bne	r2,zero,8020842c <___vfprintf_internal_r+0x1818>
802078e4:	00c00044 	movi	r3,1
802078e8:	01c00804 	movi	r7,32
802078ec:	ac400007 	ldb	r17,0(r21)
802078f0:	003d2906 	br	80206d98 <__reset+0xfa1e6d98>
802078f4:	94800054 	ori	r18,r18,1
802078f8:	ac400007 	ldb	r17,0(r21)
802078fc:	003d2606 	br	80206d98 <__reset+0xfa1e6d98>
80207900:	18c03fcc 	andi	r3,r3,255
80207904:	183e0526 	beq	r3,zero,8020711c <__reset+0xfa1e711c>
80207908:	d9c02785 	stb	r7,158(sp)
8020790c:	003e0306 	br	8020711c <__reset+0xfa1e711c>
80207910:	94801014 	ori	r18,r18,64
80207914:	ac400007 	ldb	r17,0(r21)
80207918:	003d1f06 	br	80206d98 <__reset+0xfa1e6d98>
8020791c:	ac400007 	ldb	r17,0(r21)
80207920:	8a438726 	beq	r17,r9,80208740 <___vfprintf_internal_r+0x1b2c>
80207924:	94800414 	ori	r18,r18,16
80207928:	003d1b06 	br	80206d98 <__reset+0xfa1e6d98>
8020792c:	18c03fcc 	andi	r3,r3,255
80207930:	1805341e 	bne	r3,zero,80208e04 <___vfprintf_internal_r+0x21f0>
80207934:	9080080c 	andi	r2,r18,32
80207938:	1002cd26 	beq	r2,zero,80208470 <___vfprintf_internal_r+0x185c>
8020793c:	d9402d17 	ldw	r5,180(sp)
80207940:	d9002f17 	ldw	r4,188(sp)
80207944:	28800017 	ldw	r2,0(r5)
80207948:	2007d7fa 	srai	r3,r4,31
8020794c:	29400104 	addi	r5,r5,4
80207950:	d9402d15 	stw	r5,180(sp)
80207954:	11000015 	stw	r4,0(r2)
80207958:	10c00115 	stw	r3,4(r2)
8020795c:	003ce506 	br	80206cf4 <__reset+0xfa1e6cf4>
80207960:	d8c02d17 	ldw	r3,180(sp)
80207964:	d9002d17 	ldw	r4,180(sp)
80207968:	d8002785 	stb	zero,158(sp)
8020796c:	18800017 	ldw	r2,0(r3)
80207970:	21000104 	addi	r4,r4,4
80207974:	00c00044 	movi	r3,1
80207978:	d8c02a15 	stw	r3,168(sp)
8020797c:	d8801405 	stb	r2,80(sp)
80207980:	d9002d15 	stw	r4,180(sp)
80207984:	d8c02e15 	stw	r3,184(sp)
80207988:	d8002915 	stw	zero,164(sp)
8020798c:	d8003215 	stw	zero,200(sp)
80207990:	dc001404 	addi	r16,sp,80
80207994:	0039883a 	mov	fp,zero
80207998:	003e7206 	br	80207364 <__reset+0xfa1e7364>
8020799c:	012008b4 	movhi	r4,32802
802079a0:	2128d604 	addi	r4,r4,-23720
802079a4:	0039883a 	mov	fp,zero
802079a8:	d9003915 	stw	r4,228(sp)
802079ac:	04401e04 	movi	r17,120
802079b0:	003f8206 	br	802077bc <__reset+0xfa1e77bc>
802079b4:	18c03fcc 	andi	r3,r3,255
802079b8:	1805061e 	bne	r3,zero,80208dd4 <___vfprintf_internal_r+0x21c0>
802079bc:	883d9126 	beq	r17,zero,80207004 <__reset+0xfa1e7004>
802079c0:	00c00044 	movi	r3,1
802079c4:	d8c02a15 	stw	r3,168(sp)
802079c8:	dc401405 	stb	r17,80(sp)
802079cc:	d8002785 	stb	zero,158(sp)
802079d0:	003fec06 	br	80207984 <__reset+0xfa1e7984>
802079d4:	016008b4 	movhi	r5,32802
802079d8:	2968d604 	addi	r5,r5,-23720
802079dc:	d9403915 	stw	r5,228(sp)
802079e0:	d8c02d15 	stw	r3,180(sp)
802079e4:	1025883a 	mov	r18,r2
802079e8:	04401e04 	movi	r17,120
802079ec:	9d84b03a 	or	r2,r19,r22
802079f0:	1000fc1e 	bne	r2,zero,80207de4 <___vfprintf_internal_r+0x11d0>
802079f4:	0039883a 	mov	fp,zero
802079f8:	00800084 	movi	r2,2
802079fc:	10803fcc 	andi	r2,r2,255
80207a00:	00c00044 	movi	r3,1
80207a04:	10c20f26 	beq	r2,r3,80208244 <___vfprintf_internal_r+0x1630>
80207a08:	00c00084 	movi	r3,2
80207a0c:	10fd6326 	beq	r2,r3,80206f9c <__reset+0xfa1e6f9c>
80207a10:	003e2d06 	br	802072c8 <__reset+0xfa1e72c8>
80207a14:	d8c02017 	ldw	r3,128(sp)
80207a18:	003e9306 	br	80207468 <__reset+0xfa1e7468>
80207a1c:	00801944 	movi	r2,101
80207a20:	14407e0e 	bge	r2,r17,80207c1c <___vfprintf_internal_r+0x1008>
80207a24:	d9003617 	ldw	r4,216(sp)
80207a28:	d9403817 	ldw	r5,224(sp)
80207a2c:	000d883a 	mov	r6,zero
80207a30:	000f883a 	mov	r7,zero
80207a34:	d8c03c15 	stw	r3,240(sp)
80207a38:	da003d15 	stw	r8,244(sp)
80207a3c:	0211d400 	call	80211d40 <__eqdf2>
80207a40:	d8c03c17 	ldw	r3,240(sp)
80207a44:	da003d17 	ldw	r8,244(sp)
80207a48:	1000f71e 	bne	r2,zero,80207e28 <___vfprintf_internal_r+0x1214>
80207a4c:	d8801f17 	ldw	r2,124(sp)
80207a50:	012008b4 	movhi	r4,32802
80207a54:	2128dd04 	addi	r4,r4,-23692
80207a58:	18c00044 	addi	r3,r3,1
80207a5c:	10800044 	addi	r2,r2,1
80207a60:	41000015 	stw	r4,0(r8)
80207a64:	01000044 	movi	r4,1
80207a68:	41000115 	stw	r4,4(r8)
80207a6c:	d8c02015 	stw	r3,128(sp)
80207a70:	d8801f15 	stw	r2,124(sp)
80207a74:	010001c4 	movi	r4,7
80207a78:	2082b816 	blt	r4,r2,8020855c <___vfprintf_internal_r+0x1948>
80207a7c:	42000204 	addi	r8,r8,8
80207a80:	d8802617 	ldw	r2,152(sp)
80207a84:	d9403317 	ldw	r5,204(sp)
80207a88:	11400216 	blt	r2,r5,80207a94 <___vfprintf_internal_r+0xe80>
80207a8c:	9080004c 	andi	r2,r18,1
80207a90:	103ed526 	beq	r2,zero,802075e8 <__reset+0xfa1e75e8>
80207a94:	d8803717 	ldw	r2,220(sp)
80207a98:	d9003417 	ldw	r4,208(sp)
80207a9c:	d9403717 	ldw	r5,220(sp)
80207aa0:	1887883a 	add	r3,r3,r2
80207aa4:	d8801f17 	ldw	r2,124(sp)
80207aa8:	41000015 	stw	r4,0(r8)
80207aac:	41400115 	stw	r5,4(r8)
80207ab0:	10800044 	addi	r2,r2,1
80207ab4:	d8c02015 	stw	r3,128(sp)
80207ab8:	d8801f15 	stw	r2,124(sp)
80207abc:	010001c4 	movi	r4,7
80207ac0:	20832916 	blt	r4,r2,80208768 <___vfprintf_internal_r+0x1b54>
80207ac4:	42000204 	addi	r8,r8,8
80207ac8:	d8803317 	ldw	r2,204(sp)
80207acc:	143fffc4 	addi	r16,r2,-1
80207ad0:	043ec50e 	bge	zero,r16,802075e8 <__reset+0xfa1e75e8>
80207ad4:	04400404 	movi	r17,16
80207ad8:	d8801f17 	ldw	r2,124(sp)
80207adc:	8c00880e 	bge	r17,r16,80207d00 <___vfprintf_internal_r+0x10ec>
80207ae0:	016008b4 	movhi	r5,32802
80207ae4:	2968dd84 	addi	r5,r5,-23690
80207ae8:	d9402b15 	stw	r5,172(sp)
80207aec:	058001c4 	movi	r22,7
80207af0:	dcc02c17 	ldw	r19,176(sp)
80207af4:	00000306 	br	80207b04 <___vfprintf_internal_r+0xef0>
80207af8:	42000204 	addi	r8,r8,8
80207afc:	843ffc04 	addi	r16,r16,-16
80207b00:	8c00820e 	bge	r17,r16,80207d0c <___vfprintf_internal_r+0x10f8>
80207b04:	18c00404 	addi	r3,r3,16
80207b08:	10800044 	addi	r2,r2,1
80207b0c:	45000015 	stw	r20,0(r8)
80207b10:	44400115 	stw	r17,4(r8)
80207b14:	d8c02015 	stw	r3,128(sp)
80207b18:	d8801f15 	stw	r2,124(sp)
80207b1c:	b0bff60e 	bge	r22,r2,80207af8 <__reset+0xfa1e7af8>
80207b20:	d9801e04 	addi	r6,sp,120
80207b24:	b80b883a 	mov	r5,r23
80207b28:	9809883a 	mov	r4,r19
80207b2c:	020e0c80 	call	8020e0c8 <__sprint_r>
80207b30:	103d3a1e 	bne	r2,zero,8020701c <__reset+0xfa1e701c>
80207b34:	d8c02017 	ldw	r3,128(sp)
80207b38:	d8801f17 	ldw	r2,124(sp)
80207b3c:	da000404 	addi	r8,sp,16
80207b40:	003fee06 	br	80207afc <__reset+0xfa1e7afc>
80207b44:	d9403117 	ldw	r5,196(sp)
80207b48:	d8802a17 	ldw	r2,168(sp)
80207b4c:	28adc83a 	sub	r22,r5,r2
80207b50:	05be630e 	bge	zero,r22,802074e0 <__reset+0xfa1e74e0>
80207b54:	07000404 	movi	fp,16
80207b58:	d8801f17 	ldw	r2,124(sp)
80207b5c:	e5838f0e 	bge	fp,r22,8020899c <___vfprintf_internal_r+0x1d88>
80207b60:	016008b4 	movhi	r5,32802
80207b64:	2968dd84 	addi	r5,r5,-23690
80207b68:	dc403015 	stw	r17,192(sp)
80207b6c:	d9402b15 	stw	r5,172(sp)
80207b70:	b023883a 	mov	r17,r22
80207b74:	04c001c4 	movi	r19,7
80207b78:	a82d883a 	mov	r22,r21
80207b7c:	902b883a 	mov	r21,r18
80207b80:	8025883a 	mov	r18,r16
80207b84:	dc002c17 	ldw	r16,176(sp)
80207b88:	00000306 	br	80207b98 <___vfprintf_internal_r+0xf84>
80207b8c:	8c7ffc04 	addi	r17,r17,-16
80207b90:	42000204 	addi	r8,r8,8
80207b94:	e440110e 	bge	fp,r17,80207bdc <___vfprintf_internal_r+0xfc8>
80207b98:	18c00404 	addi	r3,r3,16
80207b9c:	10800044 	addi	r2,r2,1
80207ba0:	45000015 	stw	r20,0(r8)
80207ba4:	47000115 	stw	fp,4(r8)
80207ba8:	d8c02015 	stw	r3,128(sp)
80207bac:	d8801f15 	stw	r2,124(sp)
80207bb0:	98bff60e 	bge	r19,r2,80207b8c <__reset+0xfa1e7b8c>
80207bb4:	d9801e04 	addi	r6,sp,120
80207bb8:	b80b883a 	mov	r5,r23
80207bbc:	8009883a 	mov	r4,r16
80207bc0:	020e0c80 	call	8020e0c8 <__sprint_r>
80207bc4:	103d151e 	bne	r2,zero,8020701c <__reset+0xfa1e701c>
80207bc8:	8c7ffc04 	addi	r17,r17,-16
80207bcc:	d8c02017 	ldw	r3,128(sp)
80207bd0:	d8801f17 	ldw	r2,124(sp)
80207bd4:	da000404 	addi	r8,sp,16
80207bd8:	e47fef16 	blt	fp,r17,80207b98 <__reset+0xfa1e7b98>
80207bdc:	9021883a 	mov	r16,r18
80207be0:	a825883a 	mov	r18,r21
80207be4:	b02b883a 	mov	r21,r22
80207be8:	882d883a 	mov	r22,r17
80207bec:	dc403017 	ldw	r17,192(sp)
80207bf0:	d9002b17 	ldw	r4,172(sp)
80207bf4:	1d87883a 	add	r3,r3,r22
80207bf8:	10800044 	addi	r2,r2,1
80207bfc:	41000015 	stw	r4,0(r8)
80207c00:	45800115 	stw	r22,4(r8)
80207c04:	d8c02015 	stw	r3,128(sp)
80207c08:	d8801f15 	stw	r2,124(sp)
80207c0c:	010001c4 	movi	r4,7
80207c10:	20818e16 	blt	r4,r2,8020824c <___vfprintf_internal_r+0x1638>
80207c14:	42000204 	addi	r8,r8,8
80207c18:	003e3106 	br	802074e0 <__reset+0xfa1e74e0>
80207c1c:	d9403317 	ldw	r5,204(sp)
80207c20:	00800044 	movi	r2,1
80207c24:	18c00044 	addi	r3,r3,1
80207c28:	1141530e 	bge	r2,r5,80208178 <___vfprintf_internal_r+0x1564>
80207c2c:	dc401f17 	ldw	r17,124(sp)
80207c30:	00800044 	movi	r2,1
80207c34:	40800115 	stw	r2,4(r8)
80207c38:	8c400044 	addi	r17,r17,1
80207c3c:	44000015 	stw	r16,0(r8)
80207c40:	d8c02015 	stw	r3,128(sp)
80207c44:	dc401f15 	stw	r17,124(sp)
80207c48:	008001c4 	movi	r2,7
80207c4c:	14416b16 	blt	r2,r17,802081fc <___vfprintf_internal_r+0x15e8>
80207c50:	42000204 	addi	r8,r8,8
80207c54:	d8803717 	ldw	r2,220(sp)
80207c58:	d9003417 	ldw	r4,208(sp)
80207c5c:	8c400044 	addi	r17,r17,1
80207c60:	10c7883a 	add	r3,r2,r3
80207c64:	40800115 	stw	r2,4(r8)
80207c68:	41000015 	stw	r4,0(r8)
80207c6c:	d8c02015 	stw	r3,128(sp)
80207c70:	dc401f15 	stw	r17,124(sp)
80207c74:	008001c4 	movi	r2,7
80207c78:	14416916 	blt	r2,r17,80208220 <___vfprintf_internal_r+0x160c>
80207c7c:	45800204 	addi	r22,r8,8
80207c80:	d9003617 	ldw	r4,216(sp)
80207c84:	d9403817 	ldw	r5,224(sp)
80207c88:	000d883a 	mov	r6,zero
80207c8c:	000f883a 	mov	r7,zero
80207c90:	d8c03c15 	stw	r3,240(sp)
80207c94:	0211d400 	call	80211d40 <__eqdf2>
80207c98:	d8c03c17 	ldw	r3,240(sp)
80207c9c:	1000bc26 	beq	r2,zero,80207f90 <___vfprintf_internal_r+0x137c>
80207ca0:	d9403317 	ldw	r5,204(sp)
80207ca4:	84000044 	addi	r16,r16,1
80207ca8:	8c400044 	addi	r17,r17,1
80207cac:	28bfffc4 	addi	r2,r5,-1
80207cb0:	1887883a 	add	r3,r3,r2
80207cb4:	b0800115 	stw	r2,4(r22)
80207cb8:	b4000015 	stw	r16,0(r22)
80207cbc:	d8c02015 	stw	r3,128(sp)
80207cc0:	dc401f15 	stw	r17,124(sp)
80207cc4:	008001c4 	movi	r2,7
80207cc8:	14414316 	blt	r2,r17,802081d8 <___vfprintf_internal_r+0x15c4>
80207ccc:	b5800204 	addi	r22,r22,8
80207cd0:	d9003a17 	ldw	r4,232(sp)
80207cd4:	df0022c4 	addi	fp,sp,139
80207cd8:	8c400044 	addi	r17,r17,1
80207cdc:	20c7883a 	add	r3,r4,r3
80207ce0:	b7000015 	stw	fp,0(r22)
80207ce4:	b1000115 	stw	r4,4(r22)
80207ce8:	d8c02015 	stw	r3,128(sp)
80207cec:	dc401f15 	stw	r17,124(sp)
80207cf0:	008001c4 	movi	r2,7
80207cf4:	14400e16 	blt	r2,r17,80207d30 <___vfprintf_internal_r+0x111c>
80207cf8:	b2000204 	addi	r8,r22,8
80207cfc:	003e3a06 	br	802075e8 <__reset+0xfa1e75e8>
80207d00:	012008b4 	movhi	r4,32802
80207d04:	2128dd84 	addi	r4,r4,-23690
80207d08:	d9002b15 	stw	r4,172(sp)
80207d0c:	d9002b17 	ldw	r4,172(sp)
80207d10:	1c07883a 	add	r3,r3,r16
80207d14:	44000115 	stw	r16,4(r8)
80207d18:	41000015 	stw	r4,0(r8)
80207d1c:	10800044 	addi	r2,r2,1
80207d20:	d8c02015 	stw	r3,128(sp)
80207d24:	d8801f15 	stw	r2,124(sp)
80207d28:	010001c4 	movi	r4,7
80207d2c:	20be2d0e 	bge	r4,r2,802075e4 <__reset+0xfa1e75e4>
80207d30:	d9002c17 	ldw	r4,176(sp)
80207d34:	d9801e04 	addi	r6,sp,120
80207d38:	b80b883a 	mov	r5,r23
80207d3c:	020e0c80 	call	8020e0c8 <__sprint_r>
80207d40:	103cb61e 	bne	r2,zero,8020701c <__reset+0xfa1e701c>
80207d44:	d8c02017 	ldw	r3,128(sp)
80207d48:	da000404 	addi	r8,sp,16
80207d4c:	003e2606 	br	802075e8 <__reset+0xfa1e75e8>
80207d50:	d9002c17 	ldw	r4,176(sp)
80207d54:	d9801e04 	addi	r6,sp,120
80207d58:	b80b883a 	mov	r5,r23
80207d5c:	020e0c80 	call	8020e0c8 <__sprint_r>
80207d60:	103e5d26 	beq	r2,zero,802076d8 <__reset+0xfa1e76d8>
80207d64:	003cad06 	br	8020701c <__reset+0xfa1e701c>
80207d68:	d9002c17 	ldw	r4,176(sp)
80207d6c:	d9801e04 	addi	r6,sp,120
80207d70:	b80b883a 	mov	r5,r23
80207d74:	020e0c80 	call	8020e0c8 <__sprint_r>
80207d78:	103ca81e 	bne	r2,zero,8020701c <__reset+0xfa1e701c>
80207d7c:	d8c02017 	ldw	r3,128(sp)
80207d80:	da000404 	addi	r8,sp,16
80207d84:	003e0b06 	br	802075b4 <__reset+0xfa1e75b4>
80207d88:	d9002c17 	ldw	r4,176(sp)
80207d8c:	d9801e04 	addi	r6,sp,120
80207d90:	b80b883a 	mov	r5,r23
80207d94:	020e0c80 	call	8020e0c8 <__sprint_r>
80207d98:	103ca01e 	bne	r2,zero,8020701c <__reset+0xfa1e701c>
80207d9c:	d8c02017 	ldw	r3,128(sp)
80207da0:	da000404 	addi	r8,sp,16
80207da4:	003dbd06 	br	8020749c <__reset+0xfa1e749c>
80207da8:	d9002c17 	ldw	r4,176(sp)
80207dac:	d9801e04 	addi	r6,sp,120
80207db0:	b80b883a 	mov	r5,r23
80207db4:	020e0c80 	call	8020e0c8 <__sprint_r>
80207db8:	103c981e 	bne	r2,zero,8020701c <__reset+0xfa1e701c>
80207dbc:	d8c02017 	ldw	r3,128(sp)
80207dc0:	da000404 	addi	r8,sp,16
80207dc4:	003dc306 	br	802074d4 <__reset+0xfa1e74d4>
80207dc8:	d8802917 	ldw	r2,164(sp)
80207dcc:	d8002785 	stb	zero,158(sp)
80207dd0:	103f0616 	blt	r2,zero,802079ec <__reset+0xfa1e79ec>
80207dd4:	00ffdfc4 	movi	r3,-129
80207dd8:	9d84b03a 	or	r2,r19,r22
80207ddc:	90e4703a 	and	r18,r18,r3
80207de0:	103c6b26 	beq	r2,zero,80206f90 <__reset+0xfa1e6f90>
80207de4:	0039883a 	mov	fp,zero
80207de8:	003e7406 	br	802077bc <__reset+0xfa1e77bc>
80207dec:	9080040c 	andi	r2,r18,16
80207df0:	1001b326 	beq	r2,zero,802084c0 <___vfprintf_internal_r+0x18ac>
80207df4:	d9002d17 	ldw	r4,180(sp)
80207df8:	d9402917 	ldw	r5,164(sp)
80207dfc:	d8002785 	stb	zero,158(sp)
80207e00:	20800104 	addi	r2,r4,4
80207e04:	24c00017 	ldw	r19,0(r4)
80207e08:	002d883a 	mov	r22,zero
80207e0c:	2801b516 	blt	r5,zero,802084e4 <___vfprintf_internal_r+0x18d0>
80207e10:	00ffdfc4 	movi	r3,-129
80207e14:	d8802d15 	stw	r2,180(sp)
80207e18:	90e4703a 	and	r18,r18,r3
80207e1c:	983d2726 	beq	r19,zero,802072bc <__reset+0xfa1e72bc>
80207e20:	0039883a 	mov	fp,zero
80207e24:	003d2a06 	br	802072d0 <__reset+0xfa1e72d0>
80207e28:	dc402617 	ldw	r17,152(sp)
80207e2c:	0441d30e 	bge	zero,r17,8020857c <___vfprintf_internal_r+0x1968>
80207e30:	dc403217 	ldw	r17,200(sp)
80207e34:	d8803317 	ldw	r2,204(sp)
80207e38:	1440010e 	bge	r2,r17,80207e40 <___vfprintf_internal_r+0x122c>
80207e3c:	1023883a 	mov	r17,r2
80207e40:	04400a0e 	bge	zero,r17,80207e6c <___vfprintf_internal_r+0x1258>
80207e44:	d8801f17 	ldw	r2,124(sp)
80207e48:	1c47883a 	add	r3,r3,r17
80207e4c:	44000015 	stw	r16,0(r8)
80207e50:	10800044 	addi	r2,r2,1
80207e54:	44400115 	stw	r17,4(r8)
80207e58:	d8c02015 	stw	r3,128(sp)
80207e5c:	d8801f15 	stw	r2,124(sp)
80207e60:	010001c4 	movi	r4,7
80207e64:	20826516 	blt	r4,r2,802087fc <___vfprintf_internal_r+0x1be8>
80207e68:	42000204 	addi	r8,r8,8
80207e6c:	88026116 	blt	r17,zero,802087f4 <___vfprintf_internal_r+0x1be0>
80207e70:	d9003217 	ldw	r4,200(sp)
80207e74:	2463c83a 	sub	r17,r4,r17
80207e78:	04407b0e 	bge	zero,r17,80208068 <___vfprintf_internal_r+0x1454>
80207e7c:	05800404 	movi	r22,16
80207e80:	d8801f17 	ldw	r2,124(sp)
80207e84:	b4419d0e 	bge	r22,r17,802084fc <___vfprintf_internal_r+0x18e8>
80207e88:	012008b4 	movhi	r4,32802
80207e8c:	2128dd84 	addi	r4,r4,-23690
80207e90:	d9002b15 	stw	r4,172(sp)
80207e94:	070001c4 	movi	fp,7
80207e98:	dcc02c17 	ldw	r19,176(sp)
80207e9c:	00000306 	br	80207eac <___vfprintf_internal_r+0x1298>
80207ea0:	42000204 	addi	r8,r8,8
80207ea4:	8c7ffc04 	addi	r17,r17,-16
80207ea8:	b441970e 	bge	r22,r17,80208508 <___vfprintf_internal_r+0x18f4>
80207eac:	18c00404 	addi	r3,r3,16
80207eb0:	10800044 	addi	r2,r2,1
80207eb4:	45000015 	stw	r20,0(r8)
80207eb8:	45800115 	stw	r22,4(r8)
80207ebc:	d8c02015 	stw	r3,128(sp)
80207ec0:	d8801f15 	stw	r2,124(sp)
80207ec4:	e0bff60e 	bge	fp,r2,80207ea0 <__reset+0xfa1e7ea0>
80207ec8:	d9801e04 	addi	r6,sp,120
80207ecc:	b80b883a 	mov	r5,r23
80207ed0:	9809883a 	mov	r4,r19
80207ed4:	020e0c80 	call	8020e0c8 <__sprint_r>
80207ed8:	103c501e 	bne	r2,zero,8020701c <__reset+0xfa1e701c>
80207edc:	d8c02017 	ldw	r3,128(sp)
80207ee0:	d8801f17 	ldw	r2,124(sp)
80207ee4:	da000404 	addi	r8,sp,16
80207ee8:	003fee06 	br	80207ea4 <__reset+0xfa1e7ea4>
80207eec:	d9002c17 	ldw	r4,176(sp)
80207ef0:	d9801e04 	addi	r6,sp,120
80207ef4:	b80b883a 	mov	r5,r23
80207ef8:	020e0c80 	call	8020e0c8 <__sprint_r>
80207efc:	103c471e 	bne	r2,zero,8020701c <__reset+0xfa1e701c>
80207f00:	d8c02017 	ldw	r3,128(sp)
80207f04:	df002787 	ldb	fp,158(sp)
80207f08:	da000404 	addi	r8,sp,16
80207f0c:	003d5606 	br	80207468 <__reset+0xfa1e7468>
80207f10:	9080040c 	andi	r2,r18,16
80207f14:	10016126 	beq	r2,zero,8020849c <___vfprintf_internal_r+0x1888>
80207f18:	d8802d17 	ldw	r2,180(sp)
80207f1c:	14c00017 	ldw	r19,0(r2)
80207f20:	10800104 	addi	r2,r2,4
80207f24:	d8802d15 	stw	r2,180(sp)
80207f28:	982dd7fa 	srai	r22,r19,31
80207f2c:	b005883a 	mov	r2,r22
80207f30:	003c8206 	br	8020713c <__reset+0xfa1e713c>
80207f34:	9080040c 	andi	r2,r18,16
80207f38:	10003526 	beq	r2,zero,80208010 <___vfprintf_internal_r+0x13fc>
80207f3c:	d9402d17 	ldw	r5,180(sp)
80207f40:	d8c02917 	ldw	r3,164(sp)
80207f44:	d8002785 	stb	zero,158(sp)
80207f48:	28800104 	addi	r2,r5,4
80207f4c:	2cc00017 	ldw	r19,0(r5)
80207f50:	002d883a 	mov	r22,zero
80207f54:	18003716 	blt	r3,zero,80208034 <___vfprintf_internal_r+0x1420>
80207f58:	00ffdfc4 	movi	r3,-129
80207f5c:	d8802d15 	stw	r2,180(sp)
80207f60:	90e4703a 	and	r18,r18,r3
80207f64:	0039883a 	mov	fp,zero
80207f68:	983df326 	beq	r19,zero,80207738 <__reset+0xfa1e7738>
80207f6c:	00800244 	movi	r2,9
80207f70:	14fc7b36 	bltu	r2,r19,80207160 <__reset+0xfa1e7160>
80207f74:	d8c02817 	ldw	r3,160(sp)
80207f78:	dc001dc4 	addi	r16,sp,119
80207f7c:	9cc00c04 	addi	r19,r19,48
80207f80:	1c07c83a 	sub	r3,r3,r16
80207f84:	dcc01dc5 	stb	r19,119(sp)
80207f88:	d8c02e15 	stw	r3,184(sp)
80207f8c:	003ce806 	br	80207330 <__reset+0xfa1e7330>
80207f90:	d8803317 	ldw	r2,204(sp)
80207f94:	143fffc4 	addi	r16,r2,-1
80207f98:	043f4d0e 	bge	zero,r16,80207cd0 <__reset+0xfa1e7cd0>
80207f9c:	07000404 	movi	fp,16
80207fa0:	e400810e 	bge	fp,r16,802081a8 <___vfprintf_internal_r+0x1594>
80207fa4:	016008b4 	movhi	r5,32802
80207fa8:	2968dd84 	addi	r5,r5,-23690
80207fac:	d9402b15 	stw	r5,172(sp)
80207fb0:	01c001c4 	movi	r7,7
80207fb4:	dcc02c17 	ldw	r19,176(sp)
80207fb8:	00000306 	br	80207fc8 <___vfprintf_internal_r+0x13b4>
80207fbc:	b5800204 	addi	r22,r22,8
80207fc0:	843ffc04 	addi	r16,r16,-16
80207fc4:	e4007b0e 	bge	fp,r16,802081b4 <___vfprintf_internal_r+0x15a0>
80207fc8:	18c00404 	addi	r3,r3,16
80207fcc:	8c400044 	addi	r17,r17,1
80207fd0:	b5000015 	stw	r20,0(r22)
80207fd4:	b7000115 	stw	fp,4(r22)
80207fd8:	d8c02015 	stw	r3,128(sp)
80207fdc:	dc401f15 	stw	r17,124(sp)
80207fe0:	3c7ff60e 	bge	r7,r17,80207fbc <__reset+0xfa1e7fbc>
80207fe4:	d9801e04 	addi	r6,sp,120
80207fe8:	b80b883a 	mov	r5,r23
80207fec:	9809883a 	mov	r4,r19
80207ff0:	d9c03c15 	stw	r7,240(sp)
80207ff4:	020e0c80 	call	8020e0c8 <__sprint_r>
80207ff8:	d9c03c17 	ldw	r7,240(sp)
80207ffc:	103c071e 	bne	r2,zero,8020701c <__reset+0xfa1e701c>
80208000:	d8c02017 	ldw	r3,128(sp)
80208004:	dc401f17 	ldw	r17,124(sp)
80208008:	dd800404 	addi	r22,sp,16
8020800c:	003fec06 	br	80207fc0 <__reset+0xfa1e7fc0>
80208010:	9080100c 	andi	r2,r18,64
80208014:	d8002785 	stb	zero,158(sp)
80208018:	10010e26 	beq	r2,zero,80208454 <___vfprintf_internal_r+0x1840>
8020801c:	d9002d17 	ldw	r4,180(sp)
80208020:	d9402917 	ldw	r5,164(sp)
80208024:	002d883a 	mov	r22,zero
80208028:	20800104 	addi	r2,r4,4
8020802c:	24c0000b 	ldhu	r19,0(r4)
80208030:	283fc90e 	bge	r5,zero,80207f58 <__reset+0xfa1e7f58>
80208034:	d8802d15 	stw	r2,180(sp)
80208038:	0039883a 	mov	fp,zero
8020803c:	9d84b03a 	or	r2,r19,r22
80208040:	103c461e 	bne	r2,zero,8020715c <__reset+0xfa1e715c>
80208044:	00800044 	movi	r2,1
80208048:	003e6c06 	br	802079fc <__reset+0xfa1e79fc>
8020804c:	d9002c17 	ldw	r4,176(sp)
80208050:	d9801e04 	addi	r6,sp,120
80208054:	b80b883a 	mov	r5,r23
80208058:	020e0c80 	call	8020e0c8 <__sprint_r>
8020805c:	103bef1e 	bne	r2,zero,8020701c <__reset+0xfa1e701c>
80208060:	d8c02017 	ldw	r3,128(sp)
80208064:	da000404 	addi	r8,sp,16
80208068:	d9003217 	ldw	r4,200(sp)
8020806c:	d8802617 	ldw	r2,152(sp)
80208070:	d9403317 	ldw	r5,204(sp)
80208074:	8123883a 	add	r17,r16,r4
80208078:	11400216 	blt	r2,r5,80208084 <___vfprintf_internal_r+0x1470>
8020807c:	9100004c 	andi	r4,r18,1
80208080:	20000d26 	beq	r4,zero,802080b8 <___vfprintf_internal_r+0x14a4>
80208084:	d9003717 	ldw	r4,220(sp)
80208088:	d9403417 	ldw	r5,208(sp)
8020808c:	1907883a 	add	r3,r3,r4
80208090:	d9001f17 	ldw	r4,124(sp)
80208094:	41400015 	stw	r5,0(r8)
80208098:	d9403717 	ldw	r5,220(sp)
8020809c:	21000044 	addi	r4,r4,1
802080a0:	d8c02015 	stw	r3,128(sp)
802080a4:	41400115 	stw	r5,4(r8)
802080a8:	d9001f15 	stw	r4,124(sp)
802080ac:	014001c4 	movi	r5,7
802080b0:	2901e816 	blt	r5,r4,80208854 <___vfprintf_internal_r+0x1c40>
802080b4:	42000204 	addi	r8,r8,8
802080b8:	d9003317 	ldw	r4,204(sp)
802080bc:	8121883a 	add	r16,r16,r4
802080c0:	2085c83a 	sub	r2,r4,r2
802080c4:	8461c83a 	sub	r16,r16,r17
802080c8:	1400010e 	bge	r2,r16,802080d0 <___vfprintf_internal_r+0x14bc>
802080cc:	1021883a 	mov	r16,r2
802080d0:	04000a0e 	bge	zero,r16,802080fc <___vfprintf_internal_r+0x14e8>
802080d4:	d9001f17 	ldw	r4,124(sp)
802080d8:	1c07883a 	add	r3,r3,r16
802080dc:	44400015 	stw	r17,0(r8)
802080e0:	21000044 	addi	r4,r4,1
802080e4:	44000115 	stw	r16,4(r8)
802080e8:	d8c02015 	stw	r3,128(sp)
802080ec:	d9001f15 	stw	r4,124(sp)
802080f0:	014001c4 	movi	r5,7
802080f4:	2901fb16 	blt	r5,r4,802088e4 <___vfprintf_internal_r+0x1cd0>
802080f8:	42000204 	addi	r8,r8,8
802080fc:	8001f716 	blt	r16,zero,802088dc <___vfprintf_internal_r+0x1cc8>
80208100:	1421c83a 	sub	r16,r2,r16
80208104:	043d380e 	bge	zero,r16,802075e8 <__reset+0xfa1e75e8>
80208108:	04400404 	movi	r17,16
8020810c:	d8801f17 	ldw	r2,124(sp)
80208110:	8c3efb0e 	bge	r17,r16,80207d00 <__reset+0xfa1e7d00>
80208114:	016008b4 	movhi	r5,32802
80208118:	2968dd84 	addi	r5,r5,-23690
8020811c:	d9402b15 	stw	r5,172(sp)
80208120:	058001c4 	movi	r22,7
80208124:	dcc02c17 	ldw	r19,176(sp)
80208128:	00000306 	br	80208138 <___vfprintf_internal_r+0x1524>
8020812c:	42000204 	addi	r8,r8,8
80208130:	843ffc04 	addi	r16,r16,-16
80208134:	8c3ef50e 	bge	r17,r16,80207d0c <__reset+0xfa1e7d0c>
80208138:	18c00404 	addi	r3,r3,16
8020813c:	10800044 	addi	r2,r2,1
80208140:	45000015 	stw	r20,0(r8)
80208144:	44400115 	stw	r17,4(r8)
80208148:	d8c02015 	stw	r3,128(sp)
8020814c:	d8801f15 	stw	r2,124(sp)
80208150:	b0bff60e 	bge	r22,r2,8020812c <__reset+0xfa1e812c>
80208154:	d9801e04 	addi	r6,sp,120
80208158:	b80b883a 	mov	r5,r23
8020815c:	9809883a 	mov	r4,r19
80208160:	020e0c80 	call	8020e0c8 <__sprint_r>
80208164:	103bad1e 	bne	r2,zero,8020701c <__reset+0xfa1e701c>
80208168:	d8c02017 	ldw	r3,128(sp)
8020816c:	d8801f17 	ldw	r2,124(sp)
80208170:	da000404 	addi	r8,sp,16
80208174:	003fee06 	br	80208130 <__reset+0xfa1e8130>
80208178:	9088703a 	and	r4,r18,r2
8020817c:	203eab1e 	bne	r4,zero,80207c2c <__reset+0xfa1e7c2c>
80208180:	dc401f17 	ldw	r17,124(sp)
80208184:	40800115 	stw	r2,4(r8)
80208188:	44000015 	stw	r16,0(r8)
8020818c:	8c400044 	addi	r17,r17,1
80208190:	d8c02015 	stw	r3,128(sp)
80208194:	dc401f15 	stw	r17,124(sp)
80208198:	008001c4 	movi	r2,7
8020819c:	14400e16 	blt	r2,r17,802081d8 <___vfprintf_internal_r+0x15c4>
802081a0:	45800204 	addi	r22,r8,8
802081a4:	003eca06 	br	80207cd0 <__reset+0xfa1e7cd0>
802081a8:	012008b4 	movhi	r4,32802
802081ac:	2128dd84 	addi	r4,r4,-23690
802081b0:	d9002b15 	stw	r4,172(sp)
802081b4:	d8802b17 	ldw	r2,172(sp)
802081b8:	1c07883a 	add	r3,r3,r16
802081bc:	8c400044 	addi	r17,r17,1
802081c0:	b0800015 	stw	r2,0(r22)
802081c4:	b4000115 	stw	r16,4(r22)
802081c8:	d8c02015 	stw	r3,128(sp)
802081cc:	dc401f15 	stw	r17,124(sp)
802081d0:	008001c4 	movi	r2,7
802081d4:	147ebd0e 	bge	r2,r17,80207ccc <__reset+0xfa1e7ccc>
802081d8:	d9002c17 	ldw	r4,176(sp)
802081dc:	d9801e04 	addi	r6,sp,120
802081e0:	b80b883a 	mov	r5,r23
802081e4:	020e0c80 	call	8020e0c8 <__sprint_r>
802081e8:	103b8c1e 	bne	r2,zero,8020701c <__reset+0xfa1e701c>
802081ec:	d8c02017 	ldw	r3,128(sp)
802081f0:	dc401f17 	ldw	r17,124(sp)
802081f4:	dd800404 	addi	r22,sp,16
802081f8:	003eb506 	br	80207cd0 <__reset+0xfa1e7cd0>
802081fc:	d9002c17 	ldw	r4,176(sp)
80208200:	d9801e04 	addi	r6,sp,120
80208204:	b80b883a 	mov	r5,r23
80208208:	020e0c80 	call	8020e0c8 <__sprint_r>
8020820c:	103b831e 	bne	r2,zero,8020701c <__reset+0xfa1e701c>
80208210:	d8c02017 	ldw	r3,128(sp)
80208214:	dc401f17 	ldw	r17,124(sp)
80208218:	da000404 	addi	r8,sp,16
8020821c:	003e8d06 	br	80207c54 <__reset+0xfa1e7c54>
80208220:	d9002c17 	ldw	r4,176(sp)
80208224:	d9801e04 	addi	r6,sp,120
80208228:	b80b883a 	mov	r5,r23
8020822c:	020e0c80 	call	8020e0c8 <__sprint_r>
80208230:	103b7a1e 	bne	r2,zero,8020701c <__reset+0xfa1e701c>
80208234:	d8c02017 	ldw	r3,128(sp)
80208238:	dc401f17 	ldw	r17,124(sp)
8020823c:	dd800404 	addi	r22,sp,16
80208240:	003e8f06 	br	80207c80 <__reset+0xfa1e7c80>
80208244:	0027883a 	mov	r19,zero
80208248:	003f4a06 	br	80207f74 <__reset+0xfa1e7f74>
8020824c:	d9002c17 	ldw	r4,176(sp)
80208250:	d9801e04 	addi	r6,sp,120
80208254:	b80b883a 	mov	r5,r23
80208258:	020e0c80 	call	8020e0c8 <__sprint_r>
8020825c:	103b6f1e 	bne	r2,zero,8020701c <__reset+0xfa1e701c>
80208260:	d8c02017 	ldw	r3,128(sp)
80208264:	da000404 	addi	r8,sp,16
80208268:	003c9d06 	br	802074e0 <__reset+0xfa1e74e0>
8020826c:	04e7c83a 	sub	r19,zero,r19
80208270:	9804c03a 	cmpne	r2,r19,zero
80208274:	05adc83a 	sub	r22,zero,r22
80208278:	b0adc83a 	sub	r22,r22,r2
8020827c:	d8802917 	ldw	r2,164(sp)
80208280:	07000b44 	movi	fp,45
80208284:	df002785 	stb	fp,158(sp)
80208288:	10017b16 	blt	r2,zero,80208878 <___vfprintf_internal_r+0x1c64>
8020828c:	00bfdfc4 	movi	r2,-129
80208290:	90a4703a 	and	r18,r18,r2
80208294:	003bb106 	br	8020715c <__reset+0xfa1e715c>
80208298:	d9003617 	ldw	r4,216(sp)
8020829c:	d9403817 	ldw	r5,224(sp)
802082a0:	da003d15 	stw	r8,244(sp)
802082a4:	020dcec0 	call	8020dcec <__fpclassifyd>
802082a8:	da003d17 	ldw	r8,244(sp)
802082ac:	1000f026 	beq	r2,zero,80208670 <___vfprintf_internal_r+0x1a5c>
802082b0:	d9002917 	ldw	r4,164(sp)
802082b4:	05bff7c4 	movi	r22,-33
802082b8:	00bfffc4 	movi	r2,-1
802082bc:	8dac703a 	and	r22,r17,r22
802082c0:	20820026 	beq	r4,r2,80208ac4 <___vfprintf_internal_r+0x1eb0>
802082c4:	008011c4 	movi	r2,71
802082c8:	b081f726 	beq	r22,r2,80208aa8 <___vfprintf_internal_r+0x1e94>
802082cc:	d9003817 	ldw	r4,224(sp)
802082d0:	90c04014 	ori	r3,r18,256
802082d4:	d8c02b15 	stw	r3,172(sp)
802082d8:	20021516 	blt	r4,zero,80208b30 <___vfprintf_internal_r+0x1f1c>
802082dc:	dcc03817 	ldw	r19,224(sp)
802082e0:	d8002a05 	stb	zero,168(sp)
802082e4:	00801984 	movi	r2,102
802082e8:	8881f926 	beq	r17,r2,80208ad0 <___vfprintf_internal_r+0x1ebc>
802082ec:	00801184 	movi	r2,70
802082f0:	88821c26 	beq	r17,r2,80208b64 <___vfprintf_internal_r+0x1f50>
802082f4:	00801144 	movi	r2,69
802082f8:	b081ef26 	beq	r22,r2,80208ab8 <___vfprintf_internal_r+0x1ea4>
802082fc:	d8c02917 	ldw	r3,164(sp)
80208300:	d8802104 	addi	r2,sp,132
80208304:	d8800315 	stw	r2,12(sp)
80208308:	d9403617 	ldw	r5,216(sp)
8020830c:	d8802504 	addi	r2,sp,148
80208310:	d9002c17 	ldw	r4,176(sp)
80208314:	d8800215 	stw	r2,8(sp)
80208318:	d8802604 	addi	r2,sp,152
8020831c:	d8c00015 	stw	r3,0(sp)
80208320:	d8800115 	stw	r2,4(sp)
80208324:	01c00084 	movi	r7,2
80208328:	980d883a 	mov	r6,r19
8020832c:	d8c03c15 	stw	r3,240(sp)
80208330:	da003d15 	stw	r8,244(sp)
80208334:	02092380 	call	80209238 <_dtoa_r>
80208338:	1021883a 	mov	r16,r2
8020833c:	008019c4 	movi	r2,103
80208340:	d8c03c17 	ldw	r3,240(sp)
80208344:	da003d17 	ldw	r8,244(sp)
80208348:	88817126 	beq	r17,r2,80208910 <___vfprintf_internal_r+0x1cfc>
8020834c:	008011c4 	movi	r2,71
80208350:	88829226 	beq	r17,r2,80208d9c <___vfprintf_internal_r+0x2188>
80208354:	80f9883a 	add	fp,r16,r3
80208358:	d9003617 	ldw	r4,216(sp)
8020835c:	000d883a 	mov	r6,zero
80208360:	000f883a 	mov	r7,zero
80208364:	980b883a 	mov	r5,r19
80208368:	da003d15 	stw	r8,244(sp)
8020836c:	0211d400 	call	80211d40 <__eqdf2>
80208370:	da003d17 	ldw	r8,244(sp)
80208374:	10018d26 	beq	r2,zero,802089ac <___vfprintf_internal_r+0x1d98>
80208378:	d8802117 	ldw	r2,132(sp)
8020837c:	1700062e 	bgeu	r2,fp,80208398 <___vfprintf_internal_r+0x1784>
80208380:	01000c04 	movi	r4,48
80208384:	10c00044 	addi	r3,r2,1
80208388:	d8c02115 	stw	r3,132(sp)
8020838c:	11000005 	stb	r4,0(r2)
80208390:	d8802117 	ldw	r2,132(sp)
80208394:	173ffb36 	bltu	r2,fp,80208384 <__reset+0xfa1e8384>
80208398:	1405c83a 	sub	r2,r2,r16
8020839c:	d8803315 	stw	r2,204(sp)
802083a0:	008011c4 	movi	r2,71
802083a4:	b0817626 	beq	r22,r2,80208980 <___vfprintf_internal_r+0x1d6c>
802083a8:	00801944 	movi	r2,101
802083ac:	1442810e 	bge	r2,r17,80208db4 <___vfprintf_internal_r+0x21a0>
802083b0:	d8c02617 	ldw	r3,152(sp)
802083b4:	00801984 	movi	r2,102
802083b8:	d8c03215 	stw	r3,200(sp)
802083bc:	8881fe26 	beq	r17,r2,80208bb8 <___vfprintf_internal_r+0x1fa4>
802083c0:	d8c03217 	ldw	r3,200(sp)
802083c4:	d9003317 	ldw	r4,204(sp)
802083c8:	1901dd16 	blt	r3,r4,80208b40 <___vfprintf_internal_r+0x1f2c>
802083cc:	9480004c 	andi	r18,r18,1
802083d0:	90022b1e 	bne	r18,zero,80208c80 <___vfprintf_internal_r+0x206c>
802083d4:	1805883a 	mov	r2,r3
802083d8:	18028016 	blt	r3,zero,80208ddc <___vfprintf_internal_r+0x21c8>
802083dc:	d8c03217 	ldw	r3,200(sp)
802083e0:	044019c4 	movi	r17,103
802083e4:	d8c02e15 	stw	r3,184(sp)
802083e8:	df002a07 	ldb	fp,168(sp)
802083ec:	e001531e 	bne	fp,zero,8020893c <___vfprintf_internal_r+0x1d28>
802083f0:	df002783 	ldbu	fp,158(sp)
802083f4:	d8802a15 	stw	r2,168(sp)
802083f8:	dc802b17 	ldw	r18,172(sp)
802083fc:	d8002915 	stw	zero,164(sp)
80208400:	003bd106 	br	80207348 <__reset+0xfa1e7348>
80208404:	d8802d17 	ldw	r2,180(sp)
80208408:	d8c02d17 	ldw	r3,180(sp)
8020840c:	d9002d17 	ldw	r4,180(sp)
80208410:	10800017 	ldw	r2,0(r2)
80208414:	18c00117 	ldw	r3,4(r3)
80208418:	21000204 	addi	r4,r4,8
8020841c:	d8803615 	stw	r2,216(sp)
80208420:	d8c03815 	stw	r3,224(sp)
80208424:	d9002d15 	stw	r4,180(sp)
80208428:	003b7506 	br	80207200 <__reset+0xfa1e7200>
8020842c:	ac400007 	ldb	r17,0(r21)
80208430:	003a5906 	br	80206d98 <__reset+0xfa1e6d98>
80208434:	9080100c 	andi	r2,r18,64
80208438:	1000a826 	beq	r2,zero,802086dc <___vfprintf_internal_r+0x1ac8>
8020843c:	d9002d17 	ldw	r4,180(sp)
80208440:	002d883a 	mov	r22,zero
80208444:	24c0000b 	ldhu	r19,0(r4)
80208448:	21000104 	addi	r4,r4,4
8020844c:	d9002d15 	stw	r4,180(sp)
80208450:	003ccb06 	br	80207780 <__reset+0xfa1e7780>
80208454:	d8c02d17 	ldw	r3,180(sp)
80208458:	d9002917 	ldw	r4,164(sp)
8020845c:	002d883a 	mov	r22,zero
80208460:	18800104 	addi	r2,r3,4
80208464:	1cc00017 	ldw	r19,0(r3)
80208468:	203ebb0e 	bge	r4,zero,80207f58 <__reset+0xfa1e7f58>
8020846c:	003ef106 	br	80208034 <__reset+0xfa1e8034>
80208470:	9080040c 	andi	r2,r18,16
80208474:	1000921e 	bne	r2,zero,802086c0 <___vfprintf_internal_r+0x1aac>
80208478:	9480100c 	andi	r18,r18,64
8020847c:	90013926 	beq	r18,zero,80208964 <___vfprintf_internal_r+0x1d50>
80208480:	d9002d17 	ldw	r4,180(sp)
80208484:	d9402f17 	ldw	r5,188(sp)
80208488:	20800017 	ldw	r2,0(r4)
8020848c:	21000104 	addi	r4,r4,4
80208490:	d9002d15 	stw	r4,180(sp)
80208494:	1140000d 	sth	r5,0(r2)
80208498:	003a1606 	br	80206cf4 <__reset+0xfa1e6cf4>
8020849c:	9080100c 	andi	r2,r18,64
802084a0:	10008026 	beq	r2,zero,802086a4 <___vfprintf_internal_r+0x1a90>
802084a4:	d8c02d17 	ldw	r3,180(sp)
802084a8:	1cc0000f 	ldh	r19,0(r3)
802084ac:	18c00104 	addi	r3,r3,4
802084b0:	d8c02d15 	stw	r3,180(sp)
802084b4:	982dd7fa 	srai	r22,r19,31
802084b8:	b005883a 	mov	r2,r22
802084bc:	003b1f06 	br	8020713c <__reset+0xfa1e713c>
802084c0:	9080100c 	andi	r2,r18,64
802084c4:	d8002785 	stb	zero,158(sp)
802084c8:	10008a1e 	bne	r2,zero,802086f4 <___vfprintf_internal_r+0x1ae0>
802084cc:	d9402d17 	ldw	r5,180(sp)
802084d0:	d8c02917 	ldw	r3,164(sp)
802084d4:	002d883a 	mov	r22,zero
802084d8:	28800104 	addi	r2,r5,4
802084dc:	2cc00017 	ldw	r19,0(r5)
802084e0:	183e4b0e 	bge	r3,zero,80207e10 <__reset+0xfa1e7e10>
802084e4:	9d86b03a 	or	r3,r19,r22
802084e8:	d8802d15 	stw	r2,180(sp)
802084ec:	183e4c1e 	bne	r3,zero,80207e20 <__reset+0xfa1e7e20>
802084f0:	0039883a 	mov	fp,zero
802084f4:	0005883a 	mov	r2,zero
802084f8:	003d4006 	br	802079fc <__reset+0xfa1e79fc>
802084fc:	016008b4 	movhi	r5,32802
80208500:	2968dd84 	addi	r5,r5,-23690
80208504:	d9402b15 	stw	r5,172(sp)
80208508:	d9402b17 	ldw	r5,172(sp)
8020850c:	1c47883a 	add	r3,r3,r17
80208510:	10800044 	addi	r2,r2,1
80208514:	41400015 	stw	r5,0(r8)
80208518:	44400115 	stw	r17,4(r8)
8020851c:	d8c02015 	stw	r3,128(sp)
80208520:	d8801f15 	stw	r2,124(sp)
80208524:	010001c4 	movi	r4,7
80208528:	20bec816 	blt	r4,r2,8020804c <__reset+0xfa1e804c>
8020852c:	42000204 	addi	r8,r8,8
80208530:	003ecd06 	br	80208068 <__reset+0xfa1e8068>
80208534:	d9002917 	ldw	r4,164(sp)
80208538:	d8002785 	stb	zero,158(sp)
8020853c:	203d2d16 	blt	r4,zero,802079f4 <__reset+0xfa1e79f4>
80208540:	00bfdfc4 	movi	r2,-129
80208544:	90a4703a 	and	r18,r18,r2
80208548:	003a9106 	br	80206f90 <__reset+0xfa1e6f90>
8020854c:	012008b4 	movhi	r4,32802
80208550:	2128dd84 	addi	r4,r4,-23690
80208554:	d9002b15 	stw	r4,172(sp)
80208558:	003c0c06 	br	8020758c <__reset+0xfa1e758c>
8020855c:	d9002c17 	ldw	r4,176(sp)
80208560:	d9801e04 	addi	r6,sp,120
80208564:	b80b883a 	mov	r5,r23
80208568:	020e0c80 	call	8020e0c8 <__sprint_r>
8020856c:	103aab1e 	bne	r2,zero,8020701c <__reset+0xfa1e701c>
80208570:	d8c02017 	ldw	r3,128(sp)
80208574:	da000404 	addi	r8,sp,16
80208578:	003d4106 	br	80207a80 <__reset+0xfa1e7a80>
8020857c:	d8801f17 	ldw	r2,124(sp)
80208580:	016008b4 	movhi	r5,32802
80208584:	01000044 	movi	r4,1
80208588:	18c00044 	addi	r3,r3,1
8020858c:	10800044 	addi	r2,r2,1
80208590:	2968dd04 	addi	r5,r5,-23692
80208594:	41000115 	stw	r4,4(r8)
80208598:	41400015 	stw	r5,0(r8)
8020859c:	d8c02015 	stw	r3,128(sp)
802085a0:	d8801f15 	stw	r2,124(sp)
802085a4:	010001c4 	movi	r4,7
802085a8:	20805c16 	blt	r4,r2,8020871c <___vfprintf_internal_r+0x1b08>
802085ac:	42000204 	addi	r8,r8,8
802085b0:	8800041e 	bne	r17,zero,802085c4 <___vfprintf_internal_r+0x19b0>
802085b4:	d8803317 	ldw	r2,204(sp)
802085b8:	1000021e 	bne	r2,zero,802085c4 <___vfprintf_internal_r+0x19b0>
802085bc:	9080004c 	andi	r2,r18,1
802085c0:	103c0926 	beq	r2,zero,802075e8 <__reset+0xfa1e75e8>
802085c4:	d9003717 	ldw	r4,220(sp)
802085c8:	d8801f17 	ldw	r2,124(sp)
802085cc:	d9403417 	ldw	r5,208(sp)
802085d0:	20c7883a 	add	r3,r4,r3
802085d4:	10800044 	addi	r2,r2,1
802085d8:	41000115 	stw	r4,4(r8)
802085dc:	41400015 	stw	r5,0(r8)
802085e0:	d8c02015 	stw	r3,128(sp)
802085e4:	d8801f15 	stw	r2,124(sp)
802085e8:	010001c4 	movi	r4,7
802085ec:	20812116 	blt	r4,r2,80208a74 <___vfprintf_internal_r+0x1e60>
802085f0:	42000204 	addi	r8,r8,8
802085f4:	0463c83a 	sub	r17,zero,r17
802085f8:	0440730e 	bge	zero,r17,802087c8 <___vfprintf_internal_r+0x1bb4>
802085fc:	05800404 	movi	r22,16
80208600:	b440860e 	bge	r22,r17,8020881c <___vfprintf_internal_r+0x1c08>
80208604:	016008b4 	movhi	r5,32802
80208608:	2968dd84 	addi	r5,r5,-23690
8020860c:	d9402b15 	stw	r5,172(sp)
80208610:	070001c4 	movi	fp,7
80208614:	dcc02c17 	ldw	r19,176(sp)
80208618:	00000306 	br	80208628 <___vfprintf_internal_r+0x1a14>
8020861c:	42000204 	addi	r8,r8,8
80208620:	8c7ffc04 	addi	r17,r17,-16
80208624:	b440800e 	bge	r22,r17,80208828 <___vfprintf_internal_r+0x1c14>
80208628:	18c00404 	addi	r3,r3,16
8020862c:	10800044 	addi	r2,r2,1
80208630:	45000015 	stw	r20,0(r8)
80208634:	45800115 	stw	r22,4(r8)
80208638:	d8c02015 	stw	r3,128(sp)
8020863c:	d8801f15 	stw	r2,124(sp)
80208640:	e0bff60e 	bge	fp,r2,8020861c <__reset+0xfa1e861c>
80208644:	d9801e04 	addi	r6,sp,120
80208648:	b80b883a 	mov	r5,r23
8020864c:	9809883a 	mov	r4,r19
80208650:	020e0c80 	call	8020e0c8 <__sprint_r>
80208654:	103a711e 	bne	r2,zero,8020701c <__reset+0xfa1e701c>
80208658:	d8c02017 	ldw	r3,128(sp)
8020865c:	d8801f17 	ldw	r2,124(sp)
80208660:	da000404 	addi	r8,sp,16
80208664:	003fee06 	br	80208620 <__reset+0xfa1e8620>
80208668:	00bfffc4 	movi	r2,-1
8020866c:	003a6f06 	br	8020702c <__reset+0xfa1e702c>
80208670:	008011c4 	movi	r2,71
80208674:	1440b816 	blt	r2,r17,80208958 <___vfprintf_internal_r+0x1d44>
80208678:	042008b4 	movhi	r16,32802
8020867c:	8428cf04 	addi	r16,r16,-23748
80208680:	00c000c4 	movi	r3,3
80208684:	00bfdfc4 	movi	r2,-129
80208688:	d8c02a15 	stw	r3,168(sp)
8020868c:	90a4703a 	and	r18,r18,r2
80208690:	df002783 	ldbu	fp,158(sp)
80208694:	d8c02e15 	stw	r3,184(sp)
80208698:	d8002915 	stw	zero,164(sp)
8020869c:	d8003215 	stw	zero,200(sp)
802086a0:	003b2906 	br	80207348 <__reset+0xfa1e7348>
802086a4:	d9002d17 	ldw	r4,180(sp)
802086a8:	24c00017 	ldw	r19,0(r4)
802086ac:	21000104 	addi	r4,r4,4
802086b0:	d9002d15 	stw	r4,180(sp)
802086b4:	982dd7fa 	srai	r22,r19,31
802086b8:	b005883a 	mov	r2,r22
802086bc:	003a9f06 	br	8020713c <__reset+0xfa1e713c>
802086c0:	d9402d17 	ldw	r5,180(sp)
802086c4:	d8c02f17 	ldw	r3,188(sp)
802086c8:	28800017 	ldw	r2,0(r5)
802086cc:	29400104 	addi	r5,r5,4
802086d0:	d9402d15 	stw	r5,180(sp)
802086d4:	10c00015 	stw	r3,0(r2)
802086d8:	00398606 	br	80206cf4 <__reset+0xfa1e6cf4>
802086dc:	d9402d17 	ldw	r5,180(sp)
802086e0:	002d883a 	mov	r22,zero
802086e4:	2cc00017 	ldw	r19,0(r5)
802086e8:	29400104 	addi	r5,r5,4
802086ec:	d9402d15 	stw	r5,180(sp)
802086f0:	003c2306 	br	80207780 <__reset+0xfa1e7780>
802086f4:	d8c02d17 	ldw	r3,180(sp)
802086f8:	d9002917 	ldw	r4,164(sp)
802086fc:	002d883a 	mov	r22,zero
80208700:	18800104 	addi	r2,r3,4
80208704:	1cc0000b 	ldhu	r19,0(r3)
80208708:	203dc10e 	bge	r4,zero,80207e10 <__reset+0xfa1e7e10>
8020870c:	003f7506 	br	802084e4 <__reset+0xfa1e84e4>
80208710:	042008b4 	movhi	r16,32802
80208714:	8428cd04 	addi	r16,r16,-23756
80208718:	003acc06 	br	8020724c <__reset+0xfa1e724c>
8020871c:	d9002c17 	ldw	r4,176(sp)
80208720:	d9801e04 	addi	r6,sp,120
80208724:	b80b883a 	mov	r5,r23
80208728:	020e0c80 	call	8020e0c8 <__sprint_r>
8020872c:	103a3b1e 	bne	r2,zero,8020701c <__reset+0xfa1e701c>
80208730:	dc402617 	ldw	r17,152(sp)
80208734:	d8c02017 	ldw	r3,128(sp)
80208738:	da000404 	addi	r8,sp,16
8020873c:	003f9c06 	br	802085b0 <__reset+0xfa1e85b0>
80208740:	ac400043 	ldbu	r17,1(r21)
80208744:	94800814 	ori	r18,r18,32
80208748:	ad400044 	addi	r21,r21,1
8020874c:	8c403fcc 	andi	r17,r17,255
80208750:	8c40201c 	xori	r17,r17,128
80208754:	8c7fe004 	addi	r17,r17,-128
80208758:	00398f06 	br	80206d98 <__reset+0xfa1e6d98>
8020875c:	d8c02d15 	stw	r3,180(sp)
80208760:	0039883a 	mov	fp,zero
80208764:	003e3506 	br	8020803c <__reset+0xfa1e803c>
80208768:	d9002c17 	ldw	r4,176(sp)
8020876c:	d9801e04 	addi	r6,sp,120
80208770:	b80b883a 	mov	r5,r23
80208774:	020e0c80 	call	8020e0c8 <__sprint_r>
80208778:	103a281e 	bne	r2,zero,8020701c <__reset+0xfa1e701c>
8020877c:	d8c02017 	ldw	r3,128(sp)
80208780:	da000404 	addi	r8,sp,16
80208784:	003cd006 	br	80207ac8 <__reset+0xfa1e7ac8>
80208788:	8009883a 	mov	r4,r16
8020878c:	da003d15 	stw	r8,244(sp)
80208790:	0206b7c0 	call	80206b7c <strlen>
80208794:	d8802e15 	stw	r2,184(sp)
80208798:	da003d17 	ldw	r8,244(sp)
8020879c:	103c340e 	bge	r2,zero,80207870 <__reset+0xfa1e7870>
802087a0:	0005883a 	mov	r2,zero
802087a4:	003c3206 	br	80207870 <__reset+0xfa1e7870>
802087a8:	d9002c17 	ldw	r4,176(sp)
802087ac:	d9801e04 	addi	r6,sp,120
802087b0:	b80b883a 	mov	r5,r23
802087b4:	020e0c80 	call	8020e0c8 <__sprint_r>
802087b8:	103a181e 	bne	r2,zero,8020701c <__reset+0xfa1e701c>
802087bc:	d8c02017 	ldw	r3,128(sp)
802087c0:	d8801f17 	ldw	r2,124(sp)
802087c4:	da000404 	addi	r8,sp,16
802087c8:	d9403317 	ldw	r5,204(sp)
802087cc:	10800044 	addi	r2,r2,1
802087d0:	44000015 	stw	r16,0(r8)
802087d4:	28c7883a 	add	r3,r5,r3
802087d8:	003b7d06 	br	802075d0 <__reset+0xfa1e75d0>
802087dc:	012008b4 	movhi	r4,32802
802087e0:	2128e184 	addi	r4,r4,-23674
802087e4:	d9003515 	stw	r4,212(sp)
802087e8:	003b1406 	br	8020743c <__reset+0xfa1e743c>
802087ec:	013fffc4 	movi	r4,-1
802087f0:	003a3506 	br	802070c8 <__reset+0xfa1e70c8>
802087f4:	0023883a 	mov	r17,zero
802087f8:	003d9d06 	br	80207e70 <__reset+0xfa1e7e70>
802087fc:	d9002c17 	ldw	r4,176(sp)
80208800:	d9801e04 	addi	r6,sp,120
80208804:	b80b883a 	mov	r5,r23
80208808:	020e0c80 	call	8020e0c8 <__sprint_r>
8020880c:	103a031e 	bne	r2,zero,8020701c <__reset+0xfa1e701c>
80208810:	d8c02017 	ldw	r3,128(sp)
80208814:	da000404 	addi	r8,sp,16
80208818:	003d9406 	br	80207e6c <__reset+0xfa1e7e6c>
8020881c:	012008b4 	movhi	r4,32802
80208820:	2128dd84 	addi	r4,r4,-23690
80208824:	d9002b15 	stw	r4,172(sp)
80208828:	d9002b17 	ldw	r4,172(sp)
8020882c:	1c47883a 	add	r3,r3,r17
80208830:	10800044 	addi	r2,r2,1
80208834:	41000015 	stw	r4,0(r8)
80208838:	44400115 	stw	r17,4(r8)
8020883c:	d8c02015 	stw	r3,128(sp)
80208840:	d8801f15 	stw	r2,124(sp)
80208844:	010001c4 	movi	r4,7
80208848:	20bfd716 	blt	r4,r2,802087a8 <__reset+0xfa1e87a8>
8020884c:	42000204 	addi	r8,r8,8
80208850:	003fdd06 	br	802087c8 <__reset+0xfa1e87c8>
80208854:	d9002c17 	ldw	r4,176(sp)
80208858:	d9801e04 	addi	r6,sp,120
8020885c:	b80b883a 	mov	r5,r23
80208860:	020e0c80 	call	8020e0c8 <__sprint_r>
80208864:	1039ed1e 	bne	r2,zero,8020701c <__reset+0xfa1e701c>
80208868:	d8802617 	ldw	r2,152(sp)
8020886c:	d8c02017 	ldw	r3,128(sp)
80208870:	da000404 	addi	r8,sp,16
80208874:	003e1006 	br	802080b8 <__reset+0xfa1e80b8>
80208878:	00800044 	movi	r2,1
8020887c:	10803fcc 	andi	r2,r2,255
80208880:	00c00044 	movi	r3,1
80208884:	10fa3526 	beq	r2,r3,8020715c <__reset+0xfa1e715c>
80208888:	00c00084 	movi	r3,2
8020888c:	10fbcb26 	beq	r2,r3,802077bc <__reset+0xfa1e77bc>
80208890:	003a8f06 	br	802072d0 <__reset+0xfa1e72d0>
80208894:	012008b4 	movhi	r4,32802
80208898:	2128e184 	addi	r4,r4,-23674
8020889c:	d9003515 	stw	r4,212(sp)
802088a0:	003b7606 	br	8020767c <__reset+0xfa1e767c>
802088a4:	d8802917 	ldw	r2,164(sp)
802088a8:	00c00184 	movi	r3,6
802088ac:	1880012e 	bgeu	r3,r2,802088b4 <___vfprintf_internal_r+0x1ca0>
802088b0:	1805883a 	mov	r2,r3
802088b4:	d8802e15 	stw	r2,184(sp)
802088b8:	1000ef16 	blt	r2,zero,80208c78 <___vfprintf_internal_r+0x2064>
802088bc:	042008b4 	movhi	r16,32802
802088c0:	d8802a15 	stw	r2,168(sp)
802088c4:	dcc02d15 	stw	r19,180(sp)
802088c8:	d8002915 	stw	zero,164(sp)
802088cc:	d8003215 	stw	zero,200(sp)
802088d0:	8428db04 	addi	r16,r16,-23700
802088d4:	0039883a 	mov	fp,zero
802088d8:	003aa206 	br	80207364 <__reset+0xfa1e7364>
802088dc:	0021883a 	mov	r16,zero
802088e0:	003e0706 	br	80208100 <__reset+0xfa1e8100>
802088e4:	d9002c17 	ldw	r4,176(sp)
802088e8:	d9801e04 	addi	r6,sp,120
802088ec:	b80b883a 	mov	r5,r23
802088f0:	020e0c80 	call	8020e0c8 <__sprint_r>
802088f4:	1039c91e 	bne	r2,zero,8020701c <__reset+0xfa1e701c>
802088f8:	d8802617 	ldw	r2,152(sp)
802088fc:	d9403317 	ldw	r5,204(sp)
80208900:	d8c02017 	ldw	r3,128(sp)
80208904:	da000404 	addi	r8,sp,16
80208908:	2885c83a 	sub	r2,r5,r2
8020890c:	003dfb06 	br	802080fc <__reset+0xfa1e80fc>
80208910:	9080004c 	andi	r2,r18,1
80208914:	103e8f1e 	bne	r2,zero,80208354 <__reset+0xfa1e8354>
80208918:	d8802117 	ldw	r2,132(sp)
8020891c:	003e9e06 	br	80208398 <__reset+0xfa1e8398>
80208920:	1025883a 	mov	r18,r2
80208924:	0039883a 	mov	fp,zero
80208928:	00800084 	movi	r2,2
8020892c:	003fd306 	br	8020887c <__reset+0xfa1e887c>
80208930:	07000b44 	movi	fp,45
80208934:	df002785 	stb	fp,158(sp)
80208938:	003a4006 	br	8020723c <__reset+0xfa1e723c>
8020893c:	00c00b44 	movi	r3,45
80208940:	d8c02785 	stb	r3,158(sp)
80208944:	d8802a15 	stw	r2,168(sp)
80208948:	dc802b17 	ldw	r18,172(sp)
8020894c:	d8002915 	stw	zero,164(sp)
80208950:	07000b44 	movi	fp,45
80208954:	003a8006 	br	80207358 <__reset+0xfa1e7358>
80208958:	042008b4 	movhi	r16,32802
8020895c:	8428d004 	addi	r16,r16,-23744
80208960:	003f4706 	br	80208680 <__reset+0xfa1e8680>
80208964:	d8c02d17 	ldw	r3,180(sp)
80208968:	d9002f17 	ldw	r4,188(sp)
8020896c:	18800017 	ldw	r2,0(r3)
80208970:	18c00104 	addi	r3,r3,4
80208974:	d8c02d15 	stw	r3,180(sp)
80208978:	11000015 	stw	r4,0(r2)
8020897c:	0038dd06 	br	80206cf4 <__reset+0xfa1e6cf4>
80208980:	dd802617 	ldw	r22,152(sp)
80208984:	00bfff44 	movi	r2,-3
80208988:	b0801c16 	blt	r22,r2,802089fc <___vfprintf_internal_r+0x1de8>
8020898c:	d9402917 	ldw	r5,164(sp)
80208990:	2d801a16 	blt	r5,r22,802089fc <___vfprintf_internal_r+0x1de8>
80208994:	dd803215 	stw	r22,200(sp)
80208998:	003e8906 	br	802083c0 <__reset+0xfa1e83c0>
8020899c:	012008b4 	movhi	r4,32802
802089a0:	2128dd84 	addi	r4,r4,-23690
802089a4:	d9002b15 	stw	r4,172(sp)
802089a8:	003c9106 	br	80207bf0 <__reset+0xfa1e7bf0>
802089ac:	e005883a 	mov	r2,fp
802089b0:	003e7906 	br	80208398 <__reset+0xfa1e8398>
802089b4:	d9402917 	ldw	r5,164(sp)
802089b8:	df002783 	ldbu	fp,158(sp)
802089bc:	dcc02d15 	stw	r19,180(sp)
802089c0:	d9402a15 	stw	r5,168(sp)
802089c4:	d9402e15 	stw	r5,184(sp)
802089c8:	d8002915 	stw	zero,164(sp)
802089cc:	d8003215 	stw	zero,200(sp)
802089d0:	003a5d06 	br	80207348 <__reset+0xfa1e7348>
802089d4:	9080004c 	andi	r2,r18,1
802089d8:	0039883a 	mov	fp,zero
802089dc:	10000426 	beq	r2,zero,802089f0 <___vfprintf_internal_r+0x1ddc>
802089e0:	00800c04 	movi	r2,48
802089e4:	dc001dc4 	addi	r16,sp,119
802089e8:	d8801dc5 	stb	r2,119(sp)
802089ec:	003b8006 	br	802077f0 <__reset+0xfa1e77f0>
802089f0:	d8002e15 	stw	zero,184(sp)
802089f4:	dc001e04 	addi	r16,sp,120
802089f8:	003a4d06 	br	80207330 <__reset+0xfa1e7330>
802089fc:	8c7fff84 	addi	r17,r17,-2
80208a00:	b5bfffc4 	addi	r22,r22,-1
80208a04:	dd802615 	stw	r22,152(sp)
80208a08:	dc4022c5 	stb	r17,139(sp)
80208a0c:	b000bf16 	blt	r22,zero,80208d0c <___vfprintf_internal_r+0x20f8>
80208a10:	00800ac4 	movi	r2,43
80208a14:	d8802305 	stb	r2,140(sp)
80208a18:	00800244 	movi	r2,9
80208a1c:	15807016 	blt	r2,r22,80208be0 <___vfprintf_internal_r+0x1fcc>
80208a20:	00800c04 	movi	r2,48
80208a24:	b5800c04 	addi	r22,r22,48
80208a28:	d8802345 	stb	r2,141(sp)
80208a2c:	dd802385 	stb	r22,142(sp)
80208a30:	d88023c4 	addi	r2,sp,143
80208a34:	df0022c4 	addi	fp,sp,139
80208a38:	d8c03317 	ldw	r3,204(sp)
80208a3c:	1739c83a 	sub	fp,r2,fp
80208a40:	d9003317 	ldw	r4,204(sp)
80208a44:	e0c7883a 	add	r3,fp,r3
80208a48:	df003a15 	stw	fp,232(sp)
80208a4c:	d8c02e15 	stw	r3,184(sp)
80208a50:	00800044 	movi	r2,1
80208a54:	1100b30e 	bge	r2,r4,80208d24 <___vfprintf_internal_r+0x2110>
80208a58:	d8c02e17 	ldw	r3,184(sp)
80208a5c:	18c00044 	addi	r3,r3,1
80208a60:	d8c02e15 	stw	r3,184(sp)
80208a64:	1805883a 	mov	r2,r3
80208a68:	1800ac16 	blt	r3,zero,80208d1c <___vfprintf_internal_r+0x2108>
80208a6c:	d8003215 	stw	zero,200(sp)
80208a70:	003e5d06 	br	802083e8 <__reset+0xfa1e83e8>
80208a74:	d9002c17 	ldw	r4,176(sp)
80208a78:	d9801e04 	addi	r6,sp,120
80208a7c:	b80b883a 	mov	r5,r23
80208a80:	020e0c80 	call	8020e0c8 <__sprint_r>
80208a84:	1039651e 	bne	r2,zero,8020701c <__reset+0xfa1e701c>
80208a88:	dc402617 	ldw	r17,152(sp)
80208a8c:	d8c02017 	ldw	r3,128(sp)
80208a90:	d8801f17 	ldw	r2,124(sp)
80208a94:	da000404 	addi	r8,sp,16
80208a98:	003ed606 	br	802085f4 <__reset+0xfa1e85f4>
80208a9c:	582b883a 	mov	r21,r11
80208aa0:	d8002915 	stw	zero,164(sp)
80208aa4:	0038bd06 	br	80206d9c <__reset+0xfa1e6d9c>
80208aa8:	d8802917 	ldw	r2,164(sp)
80208aac:	103e071e 	bne	r2,zero,802082cc <__reset+0xfa1e82cc>
80208ab0:	dc002915 	stw	r16,164(sp)
80208ab4:	003e0506 	br	802082cc <__reset+0xfa1e82cc>
80208ab8:	d9002917 	ldw	r4,164(sp)
80208abc:	20c00044 	addi	r3,r4,1
80208ac0:	003e0f06 	br	80208300 <__reset+0xfa1e8300>
80208ac4:	01400184 	movi	r5,6
80208ac8:	d9402915 	stw	r5,164(sp)
80208acc:	003dff06 	br	802082cc <__reset+0xfa1e82cc>
80208ad0:	d8802104 	addi	r2,sp,132
80208ad4:	d8800315 	stw	r2,12(sp)
80208ad8:	d8802504 	addi	r2,sp,148
80208adc:	d8800215 	stw	r2,8(sp)
80208ae0:	d8802604 	addi	r2,sp,152
80208ae4:	d8800115 	stw	r2,4(sp)
80208ae8:	d8802917 	ldw	r2,164(sp)
80208aec:	d9403617 	ldw	r5,216(sp)
80208af0:	d9002c17 	ldw	r4,176(sp)
80208af4:	d8800015 	stw	r2,0(sp)
80208af8:	01c000c4 	movi	r7,3
80208afc:	980d883a 	mov	r6,r19
80208b00:	da003d15 	stw	r8,244(sp)
80208b04:	02092380 	call	80209238 <_dtoa_r>
80208b08:	d8c02917 	ldw	r3,164(sp)
80208b0c:	da003d17 	ldw	r8,244(sp)
80208b10:	1021883a 	mov	r16,r2
80208b14:	10f9883a 	add	fp,r2,r3
80208b18:	81000007 	ldb	r4,0(r16)
80208b1c:	00800c04 	movi	r2,48
80208b20:	20805e26 	beq	r4,r2,80208c9c <___vfprintf_internal_r+0x2088>
80208b24:	d8c02617 	ldw	r3,152(sp)
80208b28:	e0f9883a 	add	fp,fp,r3
80208b2c:	003e0a06 	br	80208358 <__reset+0xfa1e8358>
80208b30:	00c00b44 	movi	r3,45
80208b34:	24e0003c 	xorhi	r19,r4,32768
80208b38:	d8c02a05 	stb	r3,168(sp)
80208b3c:	003de906 	br	802082e4 <__reset+0xfa1e82e4>
80208b40:	d8c03217 	ldw	r3,200(sp)
80208b44:	00c07a0e 	bge	zero,r3,80208d30 <___vfprintf_internal_r+0x211c>
80208b48:	00800044 	movi	r2,1
80208b4c:	d9003317 	ldw	r4,204(sp)
80208b50:	1105883a 	add	r2,r2,r4
80208b54:	d8802e15 	stw	r2,184(sp)
80208b58:	10004e16 	blt	r2,zero,80208c94 <___vfprintf_internal_r+0x2080>
80208b5c:	044019c4 	movi	r17,103
80208b60:	003e2106 	br	802083e8 <__reset+0xfa1e83e8>
80208b64:	d9002917 	ldw	r4,164(sp)
80208b68:	d8802104 	addi	r2,sp,132
80208b6c:	d8800315 	stw	r2,12(sp)
80208b70:	d9000015 	stw	r4,0(sp)
80208b74:	d8802504 	addi	r2,sp,148
80208b78:	d9403617 	ldw	r5,216(sp)
80208b7c:	d9002c17 	ldw	r4,176(sp)
80208b80:	d8800215 	stw	r2,8(sp)
80208b84:	d8802604 	addi	r2,sp,152
80208b88:	d8800115 	stw	r2,4(sp)
80208b8c:	01c000c4 	movi	r7,3
80208b90:	980d883a 	mov	r6,r19
80208b94:	da003d15 	stw	r8,244(sp)
80208b98:	02092380 	call	80209238 <_dtoa_r>
80208b9c:	d8c02917 	ldw	r3,164(sp)
80208ba0:	da003d17 	ldw	r8,244(sp)
80208ba4:	1021883a 	mov	r16,r2
80208ba8:	00801184 	movi	r2,70
80208bac:	80f9883a 	add	fp,r16,r3
80208bb0:	88bfd926 	beq	r17,r2,80208b18 <__reset+0xfa1e8b18>
80208bb4:	003de806 	br	80208358 <__reset+0xfa1e8358>
80208bb8:	d9002917 	ldw	r4,164(sp)
80208bbc:	00c04d0e 	bge	zero,r3,80208cf4 <___vfprintf_internal_r+0x20e0>
80208bc0:	2000441e 	bne	r4,zero,80208cd4 <___vfprintf_internal_r+0x20c0>
80208bc4:	9480004c 	andi	r18,r18,1
80208bc8:	9000421e 	bne	r18,zero,80208cd4 <___vfprintf_internal_r+0x20c0>
80208bcc:	1805883a 	mov	r2,r3
80208bd0:	18007016 	blt	r3,zero,80208d94 <___vfprintf_internal_r+0x2180>
80208bd4:	d8c03217 	ldw	r3,200(sp)
80208bd8:	d8c02e15 	stw	r3,184(sp)
80208bdc:	003e0206 	br	802083e8 <__reset+0xfa1e83e8>
80208be0:	df0022c4 	addi	fp,sp,139
80208be4:	dc002915 	stw	r16,164(sp)
80208be8:	4027883a 	mov	r19,r8
80208bec:	e021883a 	mov	r16,fp
80208bf0:	b009883a 	mov	r4,r22
80208bf4:	01400284 	movi	r5,10
80208bf8:	0210a7c0 	call	80210a7c <__modsi3>
80208bfc:	10800c04 	addi	r2,r2,48
80208c00:	843fffc4 	addi	r16,r16,-1
80208c04:	b009883a 	mov	r4,r22
80208c08:	01400284 	movi	r5,10
80208c0c:	80800005 	stb	r2,0(r16)
80208c10:	02109f80 	call	802109f8 <__divsi3>
80208c14:	102d883a 	mov	r22,r2
80208c18:	00800244 	movi	r2,9
80208c1c:	15bff416 	blt	r2,r22,80208bf0 <__reset+0xfa1e8bf0>
80208c20:	9811883a 	mov	r8,r19
80208c24:	b0800c04 	addi	r2,r22,48
80208c28:	8027883a 	mov	r19,r16
80208c2c:	997fffc4 	addi	r5,r19,-1
80208c30:	98bfffc5 	stb	r2,-1(r19)
80208c34:	dc002917 	ldw	r16,164(sp)
80208c38:	2f006a2e 	bgeu	r5,fp,80208de4 <___vfprintf_internal_r+0x21d0>
80208c3c:	d9c02384 	addi	r7,sp,142
80208c40:	3ccfc83a 	sub	r7,r7,r19
80208c44:	d9002344 	addi	r4,sp,141
80208c48:	e1cf883a 	add	r7,fp,r7
80208c4c:	00000106 	br	80208c54 <___vfprintf_internal_r+0x2040>
80208c50:	28800003 	ldbu	r2,0(r5)
80208c54:	20800005 	stb	r2,0(r4)
80208c58:	21000044 	addi	r4,r4,1
80208c5c:	29400044 	addi	r5,r5,1
80208c60:	393ffb1e 	bne	r7,r4,80208c50 <__reset+0xfa1e8c50>
80208c64:	d8802304 	addi	r2,sp,140
80208c68:	14c5c83a 	sub	r2,r2,r19
80208c6c:	d8c02344 	addi	r3,sp,141
80208c70:	1885883a 	add	r2,r3,r2
80208c74:	003f7006 	br	80208a38 <__reset+0xfa1e8a38>
80208c78:	0005883a 	mov	r2,zero
80208c7c:	003f0f06 	br	802088bc <__reset+0xfa1e88bc>
80208c80:	d8c03217 	ldw	r3,200(sp)
80208c84:	18c00044 	addi	r3,r3,1
80208c88:	d8c02e15 	stw	r3,184(sp)
80208c8c:	1805883a 	mov	r2,r3
80208c90:	183fb20e 	bge	r3,zero,80208b5c <__reset+0xfa1e8b5c>
80208c94:	0005883a 	mov	r2,zero
80208c98:	003fb006 	br	80208b5c <__reset+0xfa1e8b5c>
80208c9c:	d9003617 	ldw	r4,216(sp)
80208ca0:	000d883a 	mov	r6,zero
80208ca4:	000f883a 	mov	r7,zero
80208ca8:	980b883a 	mov	r5,r19
80208cac:	d8c03c15 	stw	r3,240(sp)
80208cb0:	da003d15 	stw	r8,244(sp)
80208cb4:	0211d400 	call	80211d40 <__eqdf2>
80208cb8:	d8c03c17 	ldw	r3,240(sp)
80208cbc:	da003d17 	ldw	r8,244(sp)
80208cc0:	103f9826 	beq	r2,zero,80208b24 <__reset+0xfa1e8b24>
80208cc4:	00800044 	movi	r2,1
80208cc8:	10c7c83a 	sub	r3,r2,r3
80208ccc:	d8c02615 	stw	r3,152(sp)
80208cd0:	003f9506 	br	80208b28 <__reset+0xfa1e8b28>
80208cd4:	d9002917 	ldw	r4,164(sp)
80208cd8:	d8c03217 	ldw	r3,200(sp)
80208cdc:	20800044 	addi	r2,r4,1
80208ce0:	1885883a 	add	r2,r3,r2
80208ce4:	d8802e15 	stw	r2,184(sp)
80208ce8:	103dbf0e 	bge	r2,zero,802083e8 <__reset+0xfa1e83e8>
80208cec:	0005883a 	mov	r2,zero
80208cf0:	003dbd06 	br	802083e8 <__reset+0xfa1e83e8>
80208cf4:	2000211e 	bne	r4,zero,80208d7c <___vfprintf_internal_r+0x2168>
80208cf8:	9480004c 	andi	r18,r18,1
80208cfc:	90001f1e 	bne	r18,zero,80208d7c <___vfprintf_internal_r+0x2168>
80208d00:	00800044 	movi	r2,1
80208d04:	d8802e15 	stw	r2,184(sp)
80208d08:	003db706 	br	802083e8 <__reset+0xfa1e83e8>
80208d0c:	00800b44 	movi	r2,45
80208d10:	05adc83a 	sub	r22,zero,r22
80208d14:	d8802305 	stb	r2,140(sp)
80208d18:	003f3f06 	br	80208a18 <__reset+0xfa1e8a18>
80208d1c:	0005883a 	mov	r2,zero
80208d20:	003f5206 	br	80208a6c <__reset+0xfa1e8a6c>
80208d24:	90a4703a 	and	r18,r18,r2
80208d28:	903f4e26 	beq	r18,zero,80208a64 <__reset+0xfa1e8a64>
80208d2c:	003f4a06 	br	80208a58 <__reset+0xfa1e8a58>
80208d30:	00800084 	movi	r2,2
80208d34:	10c5c83a 	sub	r2,r2,r3
80208d38:	003f8406 	br	80208b4c <__reset+0xfa1e8b4c>
80208d3c:	d8802d17 	ldw	r2,180(sp)
80208d40:	d9002d17 	ldw	r4,180(sp)
80208d44:	ac400043 	ldbu	r17,1(r21)
80208d48:	10800017 	ldw	r2,0(r2)
80208d4c:	582b883a 	mov	r21,r11
80208d50:	d8802915 	stw	r2,164(sp)
80208d54:	20800104 	addi	r2,r4,4
80208d58:	d9002917 	ldw	r4,164(sp)
80208d5c:	d8802d15 	stw	r2,180(sp)
80208d60:	203e7a0e 	bge	r4,zero,8020874c <__reset+0xfa1e874c>
80208d64:	8c403fcc 	andi	r17,r17,255
80208d68:	00bfffc4 	movi	r2,-1
80208d6c:	8c40201c 	xori	r17,r17,128
80208d70:	d8802915 	stw	r2,164(sp)
80208d74:	8c7fe004 	addi	r17,r17,-128
80208d78:	00380706 	br	80206d98 <__reset+0xfa1e6d98>
80208d7c:	d8c02917 	ldw	r3,164(sp)
80208d80:	18c00084 	addi	r3,r3,2
80208d84:	d8c02e15 	stw	r3,184(sp)
80208d88:	1805883a 	mov	r2,r3
80208d8c:	183d960e 	bge	r3,zero,802083e8 <__reset+0xfa1e83e8>
80208d90:	003fd606 	br	80208cec <__reset+0xfa1e8cec>
80208d94:	0005883a 	mov	r2,zero
80208d98:	003f8e06 	br	80208bd4 <__reset+0xfa1e8bd4>
80208d9c:	9080004c 	andi	r2,r18,1
80208da0:	103f811e 	bne	r2,zero,80208ba8 <__reset+0xfa1e8ba8>
80208da4:	d8802117 	ldw	r2,132(sp)
80208da8:	1405c83a 	sub	r2,r2,r16
80208dac:	d8803315 	stw	r2,204(sp)
80208db0:	b47ef326 	beq	r22,r17,80208980 <__reset+0xfa1e8980>
80208db4:	dd802617 	ldw	r22,152(sp)
80208db8:	003f1106 	br	80208a00 <__reset+0xfa1e8a00>
80208dbc:	d9c02785 	stb	r7,158(sp)
80208dc0:	00390406 	br	802071d4 <__reset+0xfa1e71d4>
80208dc4:	d9c02785 	stb	r7,158(sp)
80208dc8:	0038d306 	br	80207118 <__reset+0xfa1e7118>
80208dcc:	d9c02785 	stb	r7,158(sp)
80208dd0:	003a6106 	br	80207758 <__reset+0xfa1e7758>
80208dd4:	d9c02785 	stb	r7,158(sp)
80208dd8:	003af806 	br	802079bc <__reset+0xfa1e79bc>
80208ddc:	0005883a 	mov	r2,zero
80208de0:	003d7e06 	br	802083dc <__reset+0xfa1e83dc>
80208de4:	d8802344 	addi	r2,sp,141
80208de8:	003f1306 	br	80208a38 <__reset+0xfa1e8a38>
80208dec:	d9c02785 	stb	r7,158(sp)
80208df0:	00392306 	br	80207280 <__reset+0xfa1e7280>
80208df4:	d9c02785 	stb	r7,158(sp)
80208df8:	003aa906 	br	802078a0 <__reset+0xfa1e78a0>
80208dfc:	d9c02785 	stb	r7,158(sp)
80208e00:	003a3d06 	br	802076f8 <__reset+0xfa1e76f8>
80208e04:	d9c02785 	stb	r7,158(sp)
80208e08:	003aca06 	br	80207934 <__reset+0xfa1e7934>

80208e0c <__vfprintf_internal>:
80208e0c:	00a008b4 	movhi	r2,32802
80208e10:	10b24104 	addi	r2,r2,-14076
80208e14:	300f883a 	mov	r7,r6
80208e18:	280d883a 	mov	r6,r5
80208e1c:	200b883a 	mov	r5,r4
80208e20:	11000017 	ldw	r4,0(r2)
80208e24:	0206c141 	jmpi	80206c14 <___vfprintf_internal_r>

80208e28 <__sbprintf>:
80208e28:	2880030b 	ldhu	r2,12(r5)
80208e2c:	2ac01917 	ldw	r11,100(r5)
80208e30:	2a80038b 	ldhu	r10,14(r5)
80208e34:	2a400717 	ldw	r9,28(r5)
80208e38:	2a000917 	ldw	r8,36(r5)
80208e3c:	defee204 	addi	sp,sp,-1144
80208e40:	00c10004 	movi	r3,1024
80208e44:	dc011a15 	stw	r16,1128(sp)
80208e48:	10bfff4c 	andi	r2,r2,65533
80208e4c:	2821883a 	mov	r16,r5
80208e50:	d8cb883a 	add	r5,sp,r3
80208e54:	dc811c15 	stw	r18,1136(sp)
80208e58:	dc411b15 	stw	r17,1132(sp)
80208e5c:	dfc11d15 	stw	ra,1140(sp)
80208e60:	2025883a 	mov	r18,r4
80208e64:	d881030d 	sth	r2,1036(sp)
80208e68:	dac11915 	stw	r11,1124(sp)
80208e6c:	da81038d 	sth	r10,1038(sp)
80208e70:	da410715 	stw	r9,1052(sp)
80208e74:	da010915 	stw	r8,1060(sp)
80208e78:	dec10015 	stw	sp,1024(sp)
80208e7c:	dec10415 	stw	sp,1040(sp)
80208e80:	d8c10215 	stw	r3,1032(sp)
80208e84:	d8c10515 	stw	r3,1044(sp)
80208e88:	d8010615 	stw	zero,1048(sp)
80208e8c:	0206c140 	call	80206c14 <___vfprintf_internal_r>
80208e90:	1023883a 	mov	r17,r2
80208e94:	10000416 	blt	r2,zero,80208ea8 <__sbprintf+0x80>
80208e98:	d9410004 	addi	r5,sp,1024
80208e9c:	9009883a 	mov	r4,r18
80208ea0:	020aadc0 	call	8020aadc <_fflush_r>
80208ea4:	10000d1e 	bne	r2,zero,80208edc <__sbprintf+0xb4>
80208ea8:	d881030b 	ldhu	r2,1036(sp)
80208eac:	1080100c 	andi	r2,r2,64
80208eb0:	10000326 	beq	r2,zero,80208ec0 <__sbprintf+0x98>
80208eb4:	8080030b 	ldhu	r2,12(r16)
80208eb8:	10801014 	ori	r2,r2,64
80208ebc:	8080030d 	sth	r2,12(r16)
80208ec0:	8805883a 	mov	r2,r17
80208ec4:	dfc11d17 	ldw	ra,1140(sp)
80208ec8:	dc811c17 	ldw	r18,1136(sp)
80208ecc:	dc411b17 	ldw	r17,1132(sp)
80208ed0:	dc011a17 	ldw	r16,1128(sp)
80208ed4:	dec11e04 	addi	sp,sp,1144
80208ed8:	f800283a 	ret
80208edc:	047fffc4 	movi	r17,-1
80208ee0:	003ff106 	br	80208ea8 <__reset+0xfa1e8ea8>

80208ee4 <__swsetup_r>:
80208ee4:	00a008b4 	movhi	r2,32802
80208ee8:	defffd04 	addi	sp,sp,-12
80208eec:	10b24104 	addi	r2,r2,-14076
80208ef0:	dc400115 	stw	r17,4(sp)
80208ef4:	2023883a 	mov	r17,r4
80208ef8:	11000017 	ldw	r4,0(r2)
80208efc:	dc000015 	stw	r16,0(sp)
80208f00:	dfc00215 	stw	ra,8(sp)
80208f04:	2821883a 	mov	r16,r5
80208f08:	20000226 	beq	r4,zero,80208f14 <__swsetup_r+0x30>
80208f0c:	20800e17 	ldw	r2,56(r4)
80208f10:	10003126 	beq	r2,zero,80208fd8 <__swsetup_r+0xf4>
80208f14:	8080030b 	ldhu	r2,12(r16)
80208f18:	10c0020c 	andi	r3,r2,8
80208f1c:	1009883a 	mov	r4,r2
80208f20:	18000f26 	beq	r3,zero,80208f60 <__swsetup_r+0x7c>
80208f24:	80c00417 	ldw	r3,16(r16)
80208f28:	18001526 	beq	r3,zero,80208f80 <__swsetup_r+0x9c>
80208f2c:	1100004c 	andi	r4,r2,1
80208f30:	20001c1e 	bne	r4,zero,80208fa4 <__swsetup_r+0xc0>
80208f34:	1080008c 	andi	r2,r2,2
80208f38:	1000291e 	bne	r2,zero,80208fe0 <__swsetup_r+0xfc>
80208f3c:	80800517 	ldw	r2,20(r16)
80208f40:	80800215 	stw	r2,8(r16)
80208f44:	18001c26 	beq	r3,zero,80208fb8 <__swsetup_r+0xd4>
80208f48:	0005883a 	mov	r2,zero
80208f4c:	dfc00217 	ldw	ra,8(sp)
80208f50:	dc400117 	ldw	r17,4(sp)
80208f54:	dc000017 	ldw	r16,0(sp)
80208f58:	dec00304 	addi	sp,sp,12
80208f5c:	f800283a 	ret
80208f60:	2080040c 	andi	r2,r4,16
80208f64:	10002e26 	beq	r2,zero,80209020 <__swsetup_r+0x13c>
80208f68:	2080010c 	andi	r2,r4,4
80208f6c:	10001e1e 	bne	r2,zero,80208fe8 <__swsetup_r+0x104>
80208f70:	80c00417 	ldw	r3,16(r16)
80208f74:	20800214 	ori	r2,r4,8
80208f78:	8080030d 	sth	r2,12(r16)
80208f7c:	183feb1e 	bne	r3,zero,80208f2c <__reset+0xfa1e8f2c>
80208f80:	1100a00c 	andi	r4,r2,640
80208f84:	01408004 	movi	r5,512
80208f88:	217fe826 	beq	r4,r5,80208f2c <__reset+0xfa1e8f2c>
80208f8c:	800b883a 	mov	r5,r16
80208f90:	8809883a 	mov	r4,r17
80208f94:	020ba5c0 	call	8020ba5c <__smakebuf_r>
80208f98:	8080030b 	ldhu	r2,12(r16)
80208f9c:	80c00417 	ldw	r3,16(r16)
80208fa0:	003fe206 	br	80208f2c <__reset+0xfa1e8f2c>
80208fa4:	80800517 	ldw	r2,20(r16)
80208fa8:	80000215 	stw	zero,8(r16)
80208fac:	0085c83a 	sub	r2,zero,r2
80208fb0:	80800615 	stw	r2,24(r16)
80208fb4:	183fe41e 	bne	r3,zero,80208f48 <__reset+0xfa1e8f48>
80208fb8:	80c0030b 	ldhu	r3,12(r16)
80208fbc:	0005883a 	mov	r2,zero
80208fc0:	1900200c 	andi	r4,r3,128
80208fc4:	203fe126 	beq	r4,zero,80208f4c <__reset+0xfa1e8f4c>
80208fc8:	18c01014 	ori	r3,r3,64
80208fcc:	80c0030d 	sth	r3,12(r16)
80208fd0:	00bfffc4 	movi	r2,-1
80208fd4:	003fdd06 	br	80208f4c <__reset+0xfa1e8f4c>
80208fd8:	020aeb80 	call	8020aeb8 <__sinit>
80208fdc:	003fcd06 	br	80208f14 <__reset+0xfa1e8f14>
80208fe0:	0005883a 	mov	r2,zero
80208fe4:	003fd606 	br	80208f40 <__reset+0xfa1e8f40>
80208fe8:	81400c17 	ldw	r5,48(r16)
80208fec:	28000626 	beq	r5,zero,80209008 <__swsetup_r+0x124>
80208ff0:	80801004 	addi	r2,r16,64
80208ff4:	28800326 	beq	r5,r2,80209004 <__swsetup_r+0x120>
80208ff8:	8809883a 	mov	r4,r17
80208ffc:	020b02c0 	call	8020b02c <_free_r>
80209000:	8100030b 	ldhu	r4,12(r16)
80209004:	80000c15 	stw	zero,48(r16)
80209008:	80c00417 	ldw	r3,16(r16)
8020900c:	00bff6c4 	movi	r2,-37
80209010:	1108703a 	and	r4,r2,r4
80209014:	80000115 	stw	zero,4(r16)
80209018:	80c00015 	stw	r3,0(r16)
8020901c:	003fd506 	br	80208f74 <__reset+0xfa1e8f74>
80209020:	00800244 	movi	r2,9
80209024:	88800015 	stw	r2,0(r17)
80209028:	20801014 	ori	r2,r4,64
8020902c:	8080030d 	sth	r2,12(r16)
80209030:	00bfffc4 	movi	r2,-1
80209034:	003fc506 	br	80208f4c <__reset+0xfa1e8f4c>

80209038 <quorem>:
80209038:	defff704 	addi	sp,sp,-36
8020903c:	dc800215 	stw	r18,8(sp)
80209040:	20800417 	ldw	r2,16(r4)
80209044:	2c800417 	ldw	r18,16(r5)
80209048:	dfc00815 	stw	ra,32(sp)
8020904c:	ddc00715 	stw	r23,28(sp)
80209050:	dd800615 	stw	r22,24(sp)
80209054:	dd400515 	stw	r21,20(sp)
80209058:	dd000415 	stw	r20,16(sp)
8020905c:	dcc00315 	stw	r19,12(sp)
80209060:	dc400115 	stw	r17,4(sp)
80209064:	dc000015 	stw	r16,0(sp)
80209068:	14807116 	blt	r2,r18,80209230 <quorem+0x1f8>
8020906c:	94bfffc4 	addi	r18,r18,-1
80209070:	94ad883a 	add	r22,r18,r18
80209074:	b5ad883a 	add	r22,r22,r22
80209078:	2c400504 	addi	r17,r5,20
8020907c:	8da9883a 	add	r20,r17,r22
80209080:	25400504 	addi	r21,r4,20
80209084:	282f883a 	mov	r23,r5
80209088:	adad883a 	add	r22,r21,r22
8020908c:	a1400017 	ldw	r5,0(r20)
80209090:	2021883a 	mov	r16,r4
80209094:	b1000017 	ldw	r4,0(r22)
80209098:	29400044 	addi	r5,r5,1
8020909c:	0210af00 	call	80210af0 <__udivsi3>
802090a0:	1027883a 	mov	r19,r2
802090a4:	10002c26 	beq	r2,zero,80209158 <quorem+0x120>
802090a8:	a813883a 	mov	r9,r21
802090ac:	880b883a 	mov	r5,r17
802090b0:	0009883a 	mov	r4,zero
802090b4:	000d883a 	mov	r6,zero
802090b8:	2a000017 	ldw	r8,0(r5)
802090bc:	49c00017 	ldw	r7,0(r9)
802090c0:	29400104 	addi	r5,r5,4
802090c4:	40bfffcc 	andi	r2,r8,65535
802090c8:	14c5383a 	mul	r2,r2,r19
802090cc:	4010d43a 	srli	r8,r8,16
802090d0:	38ffffcc 	andi	r3,r7,65535
802090d4:	1105883a 	add	r2,r2,r4
802090d8:	1008d43a 	srli	r4,r2,16
802090dc:	44d1383a 	mul	r8,r8,r19
802090e0:	198d883a 	add	r6,r3,r6
802090e4:	10ffffcc 	andi	r3,r2,65535
802090e8:	30c7c83a 	sub	r3,r6,r3
802090ec:	380ed43a 	srli	r7,r7,16
802090f0:	4105883a 	add	r2,r8,r4
802090f4:	180dd43a 	srai	r6,r3,16
802090f8:	113fffcc 	andi	r4,r2,65535
802090fc:	390fc83a 	sub	r7,r7,r4
80209100:	398d883a 	add	r6,r7,r6
80209104:	300e943a 	slli	r7,r6,16
80209108:	18ffffcc 	andi	r3,r3,65535
8020910c:	1008d43a 	srli	r4,r2,16
80209110:	38ceb03a 	or	r7,r7,r3
80209114:	49c00015 	stw	r7,0(r9)
80209118:	300dd43a 	srai	r6,r6,16
8020911c:	4a400104 	addi	r9,r9,4
80209120:	a17fe52e 	bgeu	r20,r5,802090b8 <__reset+0xfa1e90b8>
80209124:	b0800017 	ldw	r2,0(r22)
80209128:	10000b1e 	bne	r2,zero,80209158 <quorem+0x120>
8020912c:	b0bfff04 	addi	r2,r22,-4
80209130:	a880082e 	bgeu	r21,r2,80209154 <quorem+0x11c>
80209134:	b0ffff17 	ldw	r3,-4(r22)
80209138:	18000326 	beq	r3,zero,80209148 <quorem+0x110>
8020913c:	00000506 	br	80209154 <quorem+0x11c>
80209140:	10c00017 	ldw	r3,0(r2)
80209144:	1800031e 	bne	r3,zero,80209154 <quorem+0x11c>
80209148:	10bfff04 	addi	r2,r2,-4
8020914c:	94bfffc4 	addi	r18,r18,-1
80209150:	a8bffb36 	bltu	r21,r2,80209140 <__reset+0xfa1e9140>
80209154:	84800415 	stw	r18,16(r16)
80209158:	b80b883a 	mov	r5,r23
8020915c:	8009883a 	mov	r4,r16
80209160:	020d0540 	call	8020d054 <__mcmp>
80209164:	10002616 	blt	r2,zero,80209200 <quorem+0x1c8>
80209168:	9cc00044 	addi	r19,r19,1
8020916c:	a805883a 	mov	r2,r21
80209170:	000b883a 	mov	r5,zero
80209174:	11000017 	ldw	r4,0(r2)
80209178:	89800017 	ldw	r6,0(r17)
8020917c:	10800104 	addi	r2,r2,4
80209180:	20ffffcc 	andi	r3,r4,65535
80209184:	194b883a 	add	r5,r3,r5
80209188:	30ffffcc 	andi	r3,r6,65535
8020918c:	28c7c83a 	sub	r3,r5,r3
80209190:	300cd43a 	srli	r6,r6,16
80209194:	2008d43a 	srli	r4,r4,16
80209198:	180bd43a 	srai	r5,r3,16
8020919c:	18ffffcc 	andi	r3,r3,65535
802091a0:	2189c83a 	sub	r4,r4,r6
802091a4:	2149883a 	add	r4,r4,r5
802091a8:	200c943a 	slli	r6,r4,16
802091ac:	8c400104 	addi	r17,r17,4
802091b0:	200bd43a 	srai	r5,r4,16
802091b4:	30c6b03a 	or	r3,r6,r3
802091b8:	10ffff15 	stw	r3,-4(r2)
802091bc:	a47fed2e 	bgeu	r20,r17,80209174 <__reset+0xfa1e9174>
802091c0:	9485883a 	add	r2,r18,r18
802091c4:	1085883a 	add	r2,r2,r2
802091c8:	a887883a 	add	r3,r21,r2
802091cc:	18800017 	ldw	r2,0(r3)
802091d0:	10000b1e 	bne	r2,zero,80209200 <quorem+0x1c8>
802091d4:	18bfff04 	addi	r2,r3,-4
802091d8:	a880082e 	bgeu	r21,r2,802091fc <quorem+0x1c4>
802091dc:	18ffff17 	ldw	r3,-4(r3)
802091e0:	18000326 	beq	r3,zero,802091f0 <quorem+0x1b8>
802091e4:	00000506 	br	802091fc <quorem+0x1c4>
802091e8:	10c00017 	ldw	r3,0(r2)
802091ec:	1800031e 	bne	r3,zero,802091fc <quorem+0x1c4>
802091f0:	10bfff04 	addi	r2,r2,-4
802091f4:	94bfffc4 	addi	r18,r18,-1
802091f8:	a8bffb36 	bltu	r21,r2,802091e8 <__reset+0xfa1e91e8>
802091fc:	84800415 	stw	r18,16(r16)
80209200:	9805883a 	mov	r2,r19
80209204:	dfc00817 	ldw	ra,32(sp)
80209208:	ddc00717 	ldw	r23,28(sp)
8020920c:	dd800617 	ldw	r22,24(sp)
80209210:	dd400517 	ldw	r21,20(sp)
80209214:	dd000417 	ldw	r20,16(sp)
80209218:	dcc00317 	ldw	r19,12(sp)
8020921c:	dc800217 	ldw	r18,8(sp)
80209220:	dc400117 	ldw	r17,4(sp)
80209224:	dc000017 	ldw	r16,0(sp)
80209228:	dec00904 	addi	sp,sp,36
8020922c:	f800283a 	ret
80209230:	0005883a 	mov	r2,zero
80209234:	003ff306 	br	80209204 <__reset+0xfa1e9204>

80209238 <_dtoa_r>:
80209238:	20801017 	ldw	r2,64(r4)
8020923c:	deffde04 	addi	sp,sp,-136
80209240:	df002015 	stw	fp,128(sp)
80209244:	dcc01b15 	stw	r19,108(sp)
80209248:	dc801a15 	stw	r18,104(sp)
8020924c:	dc401915 	stw	r17,100(sp)
80209250:	dc001815 	stw	r16,96(sp)
80209254:	dfc02115 	stw	ra,132(sp)
80209258:	ddc01f15 	stw	r23,124(sp)
8020925c:	dd801e15 	stw	r22,120(sp)
80209260:	dd401d15 	stw	r21,116(sp)
80209264:	dd001c15 	stw	r20,112(sp)
80209268:	d9c00315 	stw	r7,12(sp)
8020926c:	2039883a 	mov	fp,r4
80209270:	3023883a 	mov	r17,r6
80209274:	2825883a 	mov	r18,r5
80209278:	dc002417 	ldw	r16,144(sp)
8020927c:	3027883a 	mov	r19,r6
80209280:	10000826 	beq	r2,zero,802092a4 <_dtoa_r+0x6c>
80209284:	21801117 	ldw	r6,68(r4)
80209288:	00c00044 	movi	r3,1
8020928c:	100b883a 	mov	r5,r2
80209290:	1986983a 	sll	r3,r3,r6
80209294:	11800115 	stw	r6,4(r2)
80209298:	10c00215 	stw	r3,8(r2)
8020929c:	020c8340 	call	8020c834 <_Bfree>
802092a0:	e0001015 	stw	zero,64(fp)
802092a4:	88002e16 	blt	r17,zero,80209360 <_dtoa_r+0x128>
802092a8:	80000015 	stw	zero,0(r16)
802092ac:	889ffc2c 	andhi	r2,r17,32752
802092b0:	00dffc34 	movhi	r3,32752
802092b4:	10c01c26 	beq	r2,r3,80209328 <_dtoa_r+0xf0>
802092b8:	000d883a 	mov	r6,zero
802092bc:	000f883a 	mov	r7,zero
802092c0:	9009883a 	mov	r4,r18
802092c4:	980b883a 	mov	r5,r19
802092c8:	0211d400 	call	80211d40 <__eqdf2>
802092cc:	10002b1e 	bne	r2,zero,8020937c <_dtoa_r+0x144>
802092d0:	d9c02317 	ldw	r7,140(sp)
802092d4:	00800044 	movi	r2,1
802092d8:	38800015 	stw	r2,0(r7)
802092dc:	d8802517 	ldw	r2,148(sp)
802092e0:	10019e26 	beq	r2,zero,8020995c <_dtoa_r+0x724>
802092e4:	d8c02517 	ldw	r3,148(sp)
802092e8:	00a008b4 	movhi	r2,32802
802092ec:	10a8dd44 	addi	r2,r2,-23691
802092f0:	18800015 	stw	r2,0(r3)
802092f4:	10bfffc4 	addi	r2,r2,-1
802092f8:	dfc02117 	ldw	ra,132(sp)
802092fc:	df002017 	ldw	fp,128(sp)
80209300:	ddc01f17 	ldw	r23,124(sp)
80209304:	dd801e17 	ldw	r22,120(sp)
80209308:	dd401d17 	ldw	r21,116(sp)
8020930c:	dd001c17 	ldw	r20,112(sp)
80209310:	dcc01b17 	ldw	r19,108(sp)
80209314:	dc801a17 	ldw	r18,104(sp)
80209318:	dc401917 	ldw	r17,100(sp)
8020931c:	dc001817 	ldw	r16,96(sp)
80209320:	dec02204 	addi	sp,sp,136
80209324:	f800283a 	ret
80209328:	d8c02317 	ldw	r3,140(sp)
8020932c:	0089c3c4 	movi	r2,9999
80209330:	18800015 	stw	r2,0(r3)
80209334:	90017726 	beq	r18,zero,80209914 <_dtoa_r+0x6dc>
80209338:	00a008b4 	movhi	r2,32802
8020933c:	10a8e904 	addi	r2,r2,-23644
80209340:	d9002517 	ldw	r4,148(sp)
80209344:	203fec26 	beq	r4,zero,802092f8 <__reset+0xfa1e92f8>
80209348:	10c000c7 	ldb	r3,3(r2)
8020934c:	1801781e 	bne	r3,zero,80209930 <_dtoa_r+0x6f8>
80209350:	10c000c4 	addi	r3,r2,3
80209354:	d9802517 	ldw	r6,148(sp)
80209358:	30c00015 	stw	r3,0(r6)
8020935c:	003fe606 	br	802092f8 <__reset+0xfa1e92f8>
80209360:	04e00034 	movhi	r19,32768
80209364:	9cffffc4 	addi	r19,r19,-1
80209368:	00800044 	movi	r2,1
8020936c:	8ce6703a 	and	r19,r17,r19
80209370:	80800015 	stw	r2,0(r16)
80209374:	9823883a 	mov	r17,r19
80209378:	003fcc06 	br	802092ac <__reset+0xfa1e92ac>
8020937c:	d8800204 	addi	r2,sp,8
80209380:	d8800015 	stw	r2,0(sp)
80209384:	d9c00104 	addi	r7,sp,4
80209388:	900b883a 	mov	r5,r18
8020938c:	980d883a 	mov	r6,r19
80209390:	e009883a 	mov	r4,fp
80209394:	8820d53a 	srli	r16,r17,20
80209398:	020d4200 	call	8020d420 <__d2b>
8020939c:	d8800915 	stw	r2,36(sp)
802093a0:	8001651e 	bne	r16,zero,80209938 <_dtoa_r+0x700>
802093a4:	dd800217 	ldw	r22,8(sp)
802093a8:	dc000117 	ldw	r16,4(sp)
802093ac:	00800804 	movi	r2,32
802093b0:	b421883a 	add	r16,r22,r16
802093b4:	80c10c84 	addi	r3,r16,1074
802093b8:	10c2d10e 	bge	r2,r3,80209f00 <_dtoa_r+0xcc8>
802093bc:	00801004 	movi	r2,64
802093c0:	81010484 	addi	r4,r16,1042
802093c4:	10c7c83a 	sub	r3,r2,r3
802093c8:	9108d83a 	srl	r4,r18,r4
802093cc:	88e2983a 	sll	r17,r17,r3
802093d0:	2448b03a 	or	r4,r4,r17
802093d4:	02131080 	call	80213108 <__floatunsidf>
802093d8:	017f8434 	movhi	r5,65040
802093dc:	01800044 	movi	r6,1
802093e0:	1009883a 	mov	r4,r2
802093e4:	194b883a 	add	r5,r3,r5
802093e8:	843fffc4 	addi	r16,r16,-1
802093ec:	d9801115 	stw	r6,68(sp)
802093f0:	000d883a 	mov	r6,zero
802093f4:	01cffe34 	movhi	r7,16376
802093f8:	02126b00 	call	802126b0 <__subdf3>
802093fc:	0198dbf4 	movhi	r6,25455
80209400:	01cff4f4 	movhi	r7,16339
80209404:	3190d844 	addi	r6,r6,17249
80209408:	39e1e9c4 	addi	r7,r7,-30809
8020940c:	1009883a 	mov	r4,r2
80209410:	180b883a 	mov	r5,r3
80209414:	0211f980 	call	80211f98 <__muldf3>
80209418:	01a2d874 	movhi	r6,35681
8020941c:	01cff1f4 	movhi	r7,16327
80209420:	31b22cc4 	addi	r6,r6,-14157
80209424:	39e28a04 	addi	r7,r7,-30168
80209428:	180b883a 	mov	r5,r3
8020942c:	1009883a 	mov	r4,r2
80209430:	0210bac0 	call	80210bac <__adddf3>
80209434:	8009883a 	mov	r4,r16
80209438:	1029883a 	mov	r20,r2
8020943c:	1823883a 	mov	r17,r3
80209440:	021302c0 	call	8021302c <__floatsidf>
80209444:	019427f4 	movhi	r6,20639
80209448:	01cff4f4 	movhi	r7,16339
8020944c:	319e7ec4 	addi	r6,r6,31227
80209450:	39d104c4 	addi	r7,r7,17427
80209454:	1009883a 	mov	r4,r2
80209458:	180b883a 	mov	r5,r3
8020945c:	0211f980 	call	80211f98 <__muldf3>
80209460:	100d883a 	mov	r6,r2
80209464:	180f883a 	mov	r7,r3
80209468:	a009883a 	mov	r4,r20
8020946c:	880b883a 	mov	r5,r17
80209470:	0210bac0 	call	80210bac <__adddf3>
80209474:	1009883a 	mov	r4,r2
80209478:	180b883a 	mov	r5,r3
8020947c:	1029883a 	mov	r20,r2
80209480:	1823883a 	mov	r17,r3
80209484:	0212fac0 	call	80212fac <__fixdfsi>
80209488:	000d883a 	mov	r6,zero
8020948c:	000f883a 	mov	r7,zero
80209490:	a009883a 	mov	r4,r20
80209494:	880b883a 	mov	r5,r17
80209498:	d8800515 	stw	r2,20(sp)
8020949c:	0211ea40 	call	80211ea4 <__ledf2>
802094a0:	10028716 	blt	r2,zero,80209ec0 <_dtoa_r+0xc88>
802094a4:	d8c00517 	ldw	r3,20(sp)
802094a8:	00800584 	movi	r2,22
802094ac:	10c27536 	bltu	r2,r3,80209e84 <_dtoa_r+0xc4c>
802094b0:	180490fa 	slli	r2,r3,3
802094b4:	00e008b4 	movhi	r3,32802
802094b8:	18e90504 	addi	r3,r3,-23532
802094bc:	1885883a 	add	r2,r3,r2
802094c0:	11000017 	ldw	r4,0(r2)
802094c4:	11400117 	ldw	r5,4(r2)
802094c8:	900d883a 	mov	r6,r18
802094cc:	980f883a 	mov	r7,r19
802094d0:	0211dc80 	call	80211dc8 <__gedf2>
802094d4:	00828d0e 	bge	zero,r2,80209f0c <_dtoa_r+0xcd4>
802094d8:	d9000517 	ldw	r4,20(sp)
802094dc:	d8000e15 	stw	zero,56(sp)
802094e0:	213fffc4 	addi	r4,r4,-1
802094e4:	d9000515 	stw	r4,20(sp)
802094e8:	b42dc83a 	sub	r22,r22,r16
802094ec:	b5bfffc4 	addi	r22,r22,-1
802094f0:	b0026f16 	blt	r22,zero,80209eb0 <_dtoa_r+0xc78>
802094f4:	d8000815 	stw	zero,32(sp)
802094f8:	d9c00517 	ldw	r7,20(sp)
802094fc:	38026416 	blt	r7,zero,80209e90 <_dtoa_r+0xc58>
80209500:	b1ed883a 	add	r22,r22,r7
80209504:	d9c00d15 	stw	r7,52(sp)
80209508:	d8000a15 	stw	zero,40(sp)
8020950c:	d9800317 	ldw	r6,12(sp)
80209510:	00800244 	movi	r2,9
80209514:	11811436 	bltu	r2,r6,80209968 <_dtoa_r+0x730>
80209518:	00800144 	movi	r2,5
8020951c:	1184e10e 	bge	r2,r6,8020a8a4 <_dtoa_r+0x166c>
80209520:	31bfff04 	addi	r6,r6,-4
80209524:	d9800315 	stw	r6,12(sp)
80209528:	0023883a 	mov	r17,zero
8020952c:	d9800317 	ldw	r6,12(sp)
80209530:	008000c4 	movi	r2,3
80209534:	30836726 	beq	r6,r2,8020a2d4 <_dtoa_r+0x109c>
80209538:	1183410e 	bge	r2,r6,8020a240 <_dtoa_r+0x1008>
8020953c:	d9c00317 	ldw	r7,12(sp)
80209540:	00800104 	movi	r2,4
80209544:	38827c26 	beq	r7,r2,80209f38 <_dtoa_r+0xd00>
80209548:	00800144 	movi	r2,5
8020954c:	3884c41e 	bne	r7,r2,8020a860 <_dtoa_r+0x1628>
80209550:	00800044 	movi	r2,1
80209554:	d8800b15 	stw	r2,44(sp)
80209558:	d8c00517 	ldw	r3,20(sp)
8020955c:	d9002217 	ldw	r4,136(sp)
80209560:	1907883a 	add	r3,r3,r4
80209564:	19800044 	addi	r6,r3,1
80209568:	d8c00c15 	stw	r3,48(sp)
8020956c:	d9800615 	stw	r6,24(sp)
80209570:	0183a40e 	bge	zero,r6,8020a404 <_dtoa_r+0x11cc>
80209574:	d9800617 	ldw	r6,24(sp)
80209578:	3021883a 	mov	r16,r6
8020957c:	e0001115 	stw	zero,68(fp)
80209580:	008005c4 	movi	r2,23
80209584:	1184c92e 	bgeu	r2,r6,8020a8ac <_dtoa_r+0x1674>
80209588:	00c00044 	movi	r3,1
8020958c:	00800104 	movi	r2,4
80209590:	1085883a 	add	r2,r2,r2
80209594:	11000504 	addi	r4,r2,20
80209598:	180b883a 	mov	r5,r3
8020959c:	18c00044 	addi	r3,r3,1
802095a0:	313ffb2e 	bgeu	r6,r4,80209590 <__reset+0xfa1e9590>
802095a4:	e1401115 	stw	r5,68(fp)
802095a8:	e009883a 	mov	r4,fp
802095ac:	020c78c0 	call	8020c78c <_Balloc>
802095b0:	d8800715 	stw	r2,28(sp)
802095b4:	e0801015 	stw	r2,64(fp)
802095b8:	00800384 	movi	r2,14
802095bc:	1400f736 	bltu	r2,r16,8020999c <_dtoa_r+0x764>
802095c0:	8800f626 	beq	r17,zero,8020999c <_dtoa_r+0x764>
802095c4:	d9c00517 	ldw	r7,20(sp)
802095c8:	01c39a0e 	bge	zero,r7,8020a434 <_dtoa_r+0x11fc>
802095cc:	388003cc 	andi	r2,r7,15
802095d0:	100490fa 	slli	r2,r2,3
802095d4:	382bd13a 	srai	r21,r7,4
802095d8:	00e008b4 	movhi	r3,32802
802095dc:	18e90504 	addi	r3,r3,-23532
802095e0:	1885883a 	add	r2,r3,r2
802095e4:	a8c0040c 	andi	r3,r21,16
802095e8:	12400017 	ldw	r9,0(r2)
802095ec:	12000117 	ldw	r8,4(r2)
802095f0:	18037926 	beq	r3,zero,8020a3d8 <_dtoa_r+0x11a0>
802095f4:	00a008b4 	movhi	r2,32802
802095f8:	10a8fb04 	addi	r2,r2,-23572
802095fc:	11800817 	ldw	r6,32(r2)
80209600:	11c00917 	ldw	r7,36(r2)
80209604:	9009883a 	mov	r4,r18
80209608:	980b883a 	mov	r5,r19
8020960c:	da001715 	stw	r8,92(sp)
80209610:	da401615 	stw	r9,88(sp)
80209614:	02114580 	call	80211458 <__divdf3>
80209618:	da001717 	ldw	r8,92(sp)
8020961c:	da401617 	ldw	r9,88(sp)
80209620:	ad4003cc 	andi	r21,r21,15
80209624:	040000c4 	movi	r16,3
80209628:	1023883a 	mov	r17,r2
8020962c:	1829883a 	mov	r20,r3
80209630:	a8001126 	beq	r21,zero,80209678 <_dtoa_r+0x440>
80209634:	05e008b4 	movhi	r23,32802
80209638:	bde8fb04 	addi	r23,r23,-23572
8020963c:	4805883a 	mov	r2,r9
80209640:	4007883a 	mov	r3,r8
80209644:	a980004c 	andi	r6,r21,1
80209648:	1009883a 	mov	r4,r2
8020964c:	a82bd07a 	srai	r21,r21,1
80209650:	180b883a 	mov	r5,r3
80209654:	30000426 	beq	r6,zero,80209668 <_dtoa_r+0x430>
80209658:	b9800017 	ldw	r6,0(r23)
8020965c:	b9c00117 	ldw	r7,4(r23)
80209660:	84000044 	addi	r16,r16,1
80209664:	0211f980 	call	80211f98 <__muldf3>
80209668:	bdc00204 	addi	r23,r23,8
8020966c:	a83ff51e 	bne	r21,zero,80209644 <__reset+0xfa1e9644>
80209670:	1013883a 	mov	r9,r2
80209674:	1811883a 	mov	r8,r3
80209678:	480d883a 	mov	r6,r9
8020967c:	400f883a 	mov	r7,r8
80209680:	8809883a 	mov	r4,r17
80209684:	a00b883a 	mov	r5,r20
80209688:	02114580 	call	80211458 <__divdf3>
8020968c:	d8800f15 	stw	r2,60(sp)
80209690:	d8c01015 	stw	r3,64(sp)
80209694:	d8c00e17 	ldw	r3,56(sp)
80209698:	18000626 	beq	r3,zero,802096b4 <_dtoa_r+0x47c>
8020969c:	d9000f17 	ldw	r4,60(sp)
802096a0:	d9401017 	ldw	r5,64(sp)
802096a4:	000d883a 	mov	r6,zero
802096a8:	01cffc34 	movhi	r7,16368
802096ac:	0211ea40 	call	80211ea4 <__ledf2>
802096b0:	10040b16 	blt	r2,zero,8020a6e0 <_dtoa_r+0x14a8>
802096b4:	8009883a 	mov	r4,r16
802096b8:	021302c0 	call	8021302c <__floatsidf>
802096bc:	d9800f17 	ldw	r6,60(sp)
802096c0:	d9c01017 	ldw	r7,64(sp)
802096c4:	1009883a 	mov	r4,r2
802096c8:	180b883a 	mov	r5,r3
802096cc:	0211f980 	call	80211f98 <__muldf3>
802096d0:	000d883a 	mov	r6,zero
802096d4:	01d00734 	movhi	r7,16412
802096d8:	1009883a 	mov	r4,r2
802096dc:	180b883a 	mov	r5,r3
802096e0:	0210bac0 	call	80210bac <__adddf3>
802096e4:	1021883a 	mov	r16,r2
802096e8:	d8800617 	ldw	r2,24(sp)
802096ec:	047f3034 	movhi	r17,64704
802096f0:	1c63883a 	add	r17,r3,r17
802096f4:	10031826 	beq	r2,zero,8020a358 <_dtoa_r+0x1120>
802096f8:	d8c00517 	ldw	r3,20(sp)
802096fc:	db000617 	ldw	r12,24(sp)
80209700:	d8c01315 	stw	r3,76(sp)
80209704:	d9000b17 	ldw	r4,44(sp)
80209708:	20038f26 	beq	r4,zero,8020a548 <_dtoa_r+0x1310>
8020970c:	60bfffc4 	addi	r2,r12,-1
80209710:	100490fa 	slli	r2,r2,3
80209714:	00e008b4 	movhi	r3,32802
80209718:	18e90504 	addi	r3,r3,-23532
8020971c:	1885883a 	add	r2,r3,r2
80209720:	11800017 	ldw	r6,0(r2)
80209724:	11c00117 	ldw	r7,4(r2)
80209728:	d8800717 	ldw	r2,28(sp)
8020972c:	0009883a 	mov	r4,zero
80209730:	014ff834 	movhi	r5,16352
80209734:	db001615 	stw	r12,88(sp)
80209738:	15c00044 	addi	r23,r2,1
8020973c:	02114580 	call	80211458 <__divdf3>
80209740:	800d883a 	mov	r6,r16
80209744:	880f883a 	mov	r7,r17
80209748:	1009883a 	mov	r4,r2
8020974c:	180b883a 	mov	r5,r3
80209750:	02126b00 	call	802126b0 <__subdf3>
80209754:	d9401017 	ldw	r5,64(sp)
80209758:	d9000f17 	ldw	r4,60(sp)
8020975c:	102b883a 	mov	r21,r2
80209760:	d8c01215 	stw	r3,72(sp)
80209764:	0212fac0 	call	80212fac <__fixdfsi>
80209768:	1009883a 	mov	r4,r2
8020976c:	1029883a 	mov	r20,r2
80209770:	021302c0 	call	8021302c <__floatsidf>
80209774:	d9000f17 	ldw	r4,60(sp)
80209778:	d9401017 	ldw	r5,64(sp)
8020977c:	100d883a 	mov	r6,r2
80209780:	180f883a 	mov	r7,r3
80209784:	02126b00 	call	802126b0 <__subdf3>
80209788:	1823883a 	mov	r17,r3
8020978c:	d8c00717 	ldw	r3,28(sp)
80209790:	d9401217 	ldw	r5,72(sp)
80209794:	a2000c04 	addi	r8,r20,48
80209798:	1021883a 	mov	r16,r2
8020979c:	1a000005 	stb	r8,0(r3)
802097a0:	800d883a 	mov	r6,r16
802097a4:	880f883a 	mov	r7,r17
802097a8:	a809883a 	mov	r4,r21
802097ac:	4029883a 	mov	r20,r8
802097b0:	0211dc80 	call	80211dc8 <__gedf2>
802097b4:	00841d16 	blt	zero,r2,8020a82c <_dtoa_r+0x15f4>
802097b8:	800d883a 	mov	r6,r16
802097bc:	880f883a 	mov	r7,r17
802097c0:	0009883a 	mov	r4,zero
802097c4:	014ffc34 	movhi	r5,16368
802097c8:	02126b00 	call	802126b0 <__subdf3>
802097cc:	d9401217 	ldw	r5,72(sp)
802097d0:	100d883a 	mov	r6,r2
802097d4:	180f883a 	mov	r7,r3
802097d8:	a809883a 	mov	r4,r21
802097dc:	0211dc80 	call	80211dc8 <__gedf2>
802097e0:	db001617 	ldw	r12,88(sp)
802097e4:	00840e16 	blt	zero,r2,8020a820 <_dtoa_r+0x15e8>
802097e8:	00800044 	movi	r2,1
802097ec:	13006b0e 	bge	r2,r12,8020999c <_dtoa_r+0x764>
802097f0:	d9000717 	ldw	r4,28(sp)
802097f4:	dd800f15 	stw	r22,60(sp)
802097f8:	dcc01015 	stw	r19,64(sp)
802097fc:	2319883a 	add	r12,r4,r12
80209800:	dcc01217 	ldw	r19,72(sp)
80209804:	602d883a 	mov	r22,r12
80209808:	dc801215 	stw	r18,72(sp)
8020980c:	b825883a 	mov	r18,r23
80209810:	00000906 	br	80209838 <_dtoa_r+0x600>
80209814:	02126b00 	call	802126b0 <__subdf3>
80209818:	a80d883a 	mov	r6,r21
8020981c:	980f883a 	mov	r7,r19
80209820:	1009883a 	mov	r4,r2
80209824:	180b883a 	mov	r5,r3
80209828:	0211ea40 	call	80211ea4 <__ledf2>
8020982c:	1003e816 	blt	r2,zero,8020a7d0 <_dtoa_r+0x1598>
80209830:	b825883a 	mov	r18,r23
80209834:	bd83e926 	beq	r23,r22,8020a7dc <_dtoa_r+0x15a4>
80209838:	a809883a 	mov	r4,r21
8020983c:	980b883a 	mov	r5,r19
80209840:	000d883a 	mov	r6,zero
80209844:	01d00934 	movhi	r7,16420
80209848:	0211f980 	call	80211f98 <__muldf3>
8020984c:	000d883a 	mov	r6,zero
80209850:	01d00934 	movhi	r7,16420
80209854:	8009883a 	mov	r4,r16
80209858:	880b883a 	mov	r5,r17
8020985c:	102b883a 	mov	r21,r2
80209860:	1827883a 	mov	r19,r3
80209864:	0211f980 	call	80211f98 <__muldf3>
80209868:	180b883a 	mov	r5,r3
8020986c:	1009883a 	mov	r4,r2
80209870:	1821883a 	mov	r16,r3
80209874:	1023883a 	mov	r17,r2
80209878:	0212fac0 	call	80212fac <__fixdfsi>
8020987c:	1009883a 	mov	r4,r2
80209880:	1029883a 	mov	r20,r2
80209884:	021302c0 	call	8021302c <__floatsidf>
80209888:	8809883a 	mov	r4,r17
8020988c:	800b883a 	mov	r5,r16
80209890:	100d883a 	mov	r6,r2
80209894:	180f883a 	mov	r7,r3
80209898:	02126b00 	call	802126b0 <__subdf3>
8020989c:	a5000c04 	addi	r20,r20,48
802098a0:	a80d883a 	mov	r6,r21
802098a4:	980f883a 	mov	r7,r19
802098a8:	1009883a 	mov	r4,r2
802098ac:	180b883a 	mov	r5,r3
802098b0:	95000005 	stb	r20,0(r18)
802098b4:	1021883a 	mov	r16,r2
802098b8:	1823883a 	mov	r17,r3
802098bc:	0211ea40 	call	80211ea4 <__ledf2>
802098c0:	bdc00044 	addi	r23,r23,1
802098c4:	800d883a 	mov	r6,r16
802098c8:	880f883a 	mov	r7,r17
802098cc:	0009883a 	mov	r4,zero
802098d0:	014ffc34 	movhi	r5,16368
802098d4:	103fcf0e 	bge	r2,zero,80209814 <__reset+0xfa1e9814>
802098d8:	d8c01317 	ldw	r3,76(sp)
802098dc:	d8c00515 	stw	r3,20(sp)
802098e0:	d9400917 	ldw	r5,36(sp)
802098e4:	e009883a 	mov	r4,fp
802098e8:	020c8340 	call	8020c834 <_Bfree>
802098ec:	d9000517 	ldw	r4,20(sp)
802098f0:	d9802317 	ldw	r6,140(sp)
802098f4:	d9c02517 	ldw	r7,148(sp)
802098f8:	b8000005 	stb	zero,0(r23)
802098fc:	20800044 	addi	r2,r4,1
80209900:	30800015 	stw	r2,0(r6)
80209904:	3802aa26 	beq	r7,zero,8020a3b0 <_dtoa_r+0x1178>
80209908:	3dc00015 	stw	r23,0(r7)
8020990c:	d8800717 	ldw	r2,28(sp)
80209910:	003e7906 	br	802092f8 <__reset+0xfa1e92f8>
80209914:	00800434 	movhi	r2,16
80209918:	10bfffc4 	addi	r2,r2,-1
8020991c:	88a2703a 	and	r17,r17,r2
80209920:	883e851e 	bne	r17,zero,80209338 <__reset+0xfa1e9338>
80209924:	00a008b4 	movhi	r2,32802
80209928:	10a8e604 	addi	r2,r2,-23656
8020992c:	003e8406 	br	80209340 <__reset+0xfa1e9340>
80209930:	10c00204 	addi	r3,r2,8
80209934:	003e8706 	br	80209354 <__reset+0xfa1e9354>
80209938:	01400434 	movhi	r5,16
8020993c:	297fffc4 	addi	r5,r5,-1
80209940:	994a703a 	and	r5,r19,r5
80209944:	9009883a 	mov	r4,r18
80209948:	843f0044 	addi	r16,r16,-1023
8020994c:	294ffc34 	orhi	r5,r5,16368
80209950:	dd800217 	ldw	r22,8(sp)
80209954:	d8001115 	stw	zero,68(sp)
80209958:	003ea506 	br	802093f0 <__reset+0xfa1e93f0>
8020995c:	00a008b4 	movhi	r2,32802
80209960:	10a8dd04 	addi	r2,r2,-23692
80209964:	003e6406 	br	802092f8 <__reset+0xfa1e92f8>
80209968:	e0001115 	stw	zero,68(fp)
8020996c:	000b883a 	mov	r5,zero
80209970:	e009883a 	mov	r4,fp
80209974:	020c78c0 	call	8020c78c <_Balloc>
80209978:	01bfffc4 	movi	r6,-1
8020997c:	01c00044 	movi	r7,1
80209980:	d8800715 	stw	r2,28(sp)
80209984:	d9800c15 	stw	r6,48(sp)
80209988:	e0801015 	stw	r2,64(fp)
8020998c:	d8000315 	stw	zero,12(sp)
80209990:	d9c00b15 	stw	r7,44(sp)
80209994:	d9800615 	stw	r6,24(sp)
80209998:	d8002215 	stw	zero,136(sp)
8020999c:	d8800117 	ldw	r2,4(sp)
802099a0:	10008916 	blt	r2,zero,80209bc8 <_dtoa_r+0x990>
802099a4:	d9000517 	ldw	r4,20(sp)
802099a8:	00c00384 	movi	r3,14
802099ac:	19008616 	blt	r3,r4,80209bc8 <_dtoa_r+0x990>
802099b0:	200490fa 	slli	r2,r4,3
802099b4:	00e008b4 	movhi	r3,32802
802099b8:	d9802217 	ldw	r6,136(sp)
802099bc:	18e90504 	addi	r3,r3,-23532
802099c0:	1885883a 	add	r2,r3,r2
802099c4:	14000017 	ldw	r16,0(r2)
802099c8:	14400117 	ldw	r17,4(r2)
802099cc:	30016316 	blt	r6,zero,80209f5c <_dtoa_r+0xd24>
802099d0:	800d883a 	mov	r6,r16
802099d4:	880f883a 	mov	r7,r17
802099d8:	9009883a 	mov	r4,r18
802099dc:	980b883a 	mov	r5,r19
802099e0:	02114580 	call	80211458 <__divdf3>
802099e4:	180b883a 	mov	r5,r3
802099e8:	1009883a 	mov	r4,r2
802099ec:	0212fac0 	call	80212fac <__fixdfsi>
802099f0:	1009883a 	mov	r4,r2
802099f4:	102b883a 	mov	r21,r2
802099f8:	021302c0 	call	8021302c <__floatsidf>
802099fc:	800d883a 	mov	r6,r16
80209a00:	880f883a 	mov	r7,r17
80209a04:	1009883a 	mov	r4,r2
80209a08:	180b883a 	mov	r5,r3
80209a0c:	0211f980 	call	80211f98 <__muldf3>
80209a10:	100d883a 	mov	r6,r2
80209a14:	180f883a 	mov	r7,r3
80209a18:	9009883a 	mov	r4,r18
80209a1c:	980b883a 	mov	r5,r19
80209a20:	02126b00 	call	802126b0 <__subdf3>
80209a24:	d9c00717 	ldw	r7,28(sp)
80209a28:	1009883a 	mov	r4,r2
80209a2c:	a8800c04 	addi	r2,r21,48
80209a30:	38800005 	stb	r2,0(r7)
80209a34:	3dc00044 	addi	r23,r7,1
80209a38:	d9c00617 	ldw	r7,24(sp)
80209a3c:	01800044 	movi	r6,1
80209a40:	180b883a 	mov	r5,r3
80209a44:	2005883a 	mov	r2,r4
80209a48:	39803826 	beq	r7,r6,80209b2c <_dtoa_r+0x8f4>
80209a4c:	000d883a 	mov	r6,zero
80209a50:	01d00934 	movhi	r7,16420
80209a54:	0211f980 	call	80211f98 <__muldf3>
80209a58:	000d883a 	mov	r6,zero
80209a5c:	000f883a 	mov	r7,zero
80209a60:	1009883a 	mov	r4,r2
80209a64:	180b883a 	mov	r5,r3
80209a68:	1025883a 	mov	r18,r2
80209a6c:	1827883a 	mov	r19,r3
80209a70:	0211d400 	call	80211d40 <__eqdf2>
80209a74:	103f9a26 	beq	r2,zero,802098e0 <__reset+0xfa1e98e0>
80209a78:	d9c00617 	ldw	r7,24(sp)
80209a7c:	d8c00717 	ldw	r3,28(sp)
80209a80:	b829883a 	mov	r20,r23
80209a84:	38bfffc4 	addi	r2,r7,-1
80209a88:	18ad883a 	add	r22,r3,r2
80209a8c:	00000a06 	br	80209ab8 <_dtoa_r+0x880>
80209a90:	0211f980 	call	80211f98 <__muldf3>
80209a94:	000d883a 	mov	r6,zero
80209a98:	000f883a 	mov	r7,zero
80209a9c:	1009883a 	mov	r4,r2
80209aa0:	180b883a 	mov	r5,r3
80209aa4:	1025883a 	mov	r18,r2
80209aa8:	1827883a 	mov	r19,r3
80209aac:	b829883a 	mov	r20,r23
80209ab0:	0211d400 	call	80211d40 <__eqdf2>
80209ab4:	103f8a26 	beq	r2,zero,802098e0 <__reset+0xfa1e98e0>
80209ab8:	800d883a 	mov	r6,r16
80209abc:	880f883a 	mov	r7,r17
80209ac0:	9009883a 	mov	r4,r18
80209ac4:	980b883a 	mov	r5,r19
80209ac8:	02114580 	call	80211458 <__divdf3>
80209acc:	180b883a 	mov	r5,r3
80209ad0:	1009883a 	mov	r4,r2
80209ad4:	0212fac0 	call	80212fac <__fixdfsi>
80209ad8:	1009883a 	mov	r4,r2
80209adc:	102b883a 	mov	r21,r2
80209ae0:	021302c0 	call	8021302c <__floatsidf>
80209ae4:	800d883a 	mov	r6,r16
80209ae8:	880f883a 	mov	r7,r17
80209aec:	1009883a 	mov	r4,r2
80209af0:	180b883a 	mov	r5,r3
80209af4:	0211f980 	call	80211f98 <__muldf3>
80209af8:	100d883a 	mov	r6,r2
80209afc:	180f883a 	mov	r7,r3
80209b00:	9009883a 	mov	r4,r18
80209b04:	980b883a 	mov	r5,r19
80209b08:	02126b00 	call	802126b0 <__subdf3>
80209b0c:	aa000c04 	addi	r8,r21,48
80209b10:	a2000005 	stb	r8,0(r20)
80209b14:	000d883a 	mov	r6,zero
80209b18:	01d00934 	movhi	r7,16420
80209b1c:	1009883a 	mov	r4,r2
80209b20:	180b883a 	mov	r5,r3
80209b24:	a5c00044 	addi	r23,r20,1
80209b28:	b53fd91e 	bne	r22,r20,80209a90 <__reset+0xfa1e9a90>
80209b2c:	100d883a 	mov	r6,r2
80209b30:	180f883a 	mov	r7,r3
80209b34:	1009883a 	mov	r4,r2
80209b38:	180b883a 	mov	r5,r3
80209b3c:	0210bac0 	call	80210bac <__adddf3>
80209b40:	100d883a 	mov	r6,r2
80209b44:	180f883a 	mov	r7,r3
80209b48:	8009883a 	mov	r4,r16
80209b4c:	880b883a 	mov	r5,r17
80209b50:	1027883a 	mov	r19,r2
80209b54:	1825883a 	mov	r18,r3
80209b58:	0211ea40 	call	80211ea4 <__ledf2>
80209b5c:	10000816 	blt	r2,zero,80209b80 <_dtoa_r+0x948>
80209b60:	980d883a 	mov	r6,r19
80209b64:	900f883a 	mov	r7,r18
80209b68:	8009883a 	mov	r4,r16
80209b6c:	880b883a 	mov	r5,r17
80209b70:	0211d400 	call	80211d40 <__eqdf2>
80209b74:	103f5a1e 	bne	r2,zero,802098e0 <__reset+0xfa1e98e0>
80209b78:	ad40004c 	andi	r21,r21,1
80209b7c:	a83f5826 	beq	r21,zero,802098e0 <__reset+0xfa1e98e0>
80209b80:	bd3fffc3 	ldbu	r20,-1(r23)
80209b84:	b8bfffc4 	addi	r2,r23,-1
80209b88:	1007883a 	mov	r3,r2
80209b8c:	01400e44 	movi	r5,57
80209b90:	d9800717 	ldw	r6,28(sp)
80209b94:	00000506 	br	80209bac <_dtoa_r+0x974>
80209b98:	18ffffc4 	addi	r3,r3,-1
80209b9c:	11824726 	beq	r2,r6,8020a4bc <_dtoa_r+0x1284>
80209ba0:	1d000003 	ldbu	r20,0(r3)
80209ba4:	102f883a 	mov	r23,r2
80209ba8:	10bfffc4 	addi	r2,r2,-1
80209bac:	a1003fcc 	andi	r4,r20,255
80209bb0:	2100201c 	xori	r4,r4,128
80209bb4:	213fe004 	addi	r4,r4,-128
80209bb8:	217ff726 	beq	r4,r5,80209b98 <__reset+0xfa1e9b98>
80209bbc:	a2000044 	addi	r8,r20,1
80209bc0:	12000005 	stb	r8,0(r2)
80209bc4:	003f4606 	br	802098e0 <__reset+0xfa1e98e0>
80209bc8:	d9000b17 	ldw	r4,44(sp)
80209bcc:	2000c826 	beq	r4,zero,80209ef0 <_dtoa_r+0xcb8>
80209bd0:	d9800317 	ldw	r6,12(sp)
80209bd4:	00c00044 	movi	r3,1
80209bd8:	1980f90e 	bge	r3,r6,80209fc0 <_dtoa_r+0xd88>
80209bdc:	d8800617 	ldw	r2,24(sp)
80209be0:	d8c00a17 	ldw	r3,40(sp)
80209be4:	157fffc4 	addi	r21,r2,-1
80209be8:	1d41f316 	blt	r3,r21,8020a3b8 <_dtoa_r+0x1180>
80209bec:	1d6bc83a 	sub	r21,r3,r21
80209bf0:	d9c00617 	ldw	r7,24(sp)
80209bf4:	3802aa16 	blt	r7,zero,8020a6a0 <_dtoa_r+0x1468>
80209bf8:	dd000817 	ldw	r20,32(sp)
80209bfc:	d8800617 	ldw	r2,24(sp)
80209c00:	d8c00817 	ldw	r3,32(sp)
80209c04:	01400044 	movi	r5,1
80209c08:	e009883a 	mov	r4,fp
80209c0c:	1887883a 	add	r3,r3,r2
80209c10:	d8c00815 	stw	r3,32(sp)
80209c14:	b0ad883a 	add	r22,r22,r2
80209c18:	020cb980 	call	8020cb98 <__i2b>
80209c1c:	1023883a 	mov	r17,r2
80209c20:	a0000826 	beq	r20,zero,80209c44 <_dtoa_r+0xa0c>
80209c24:	0580070e 	bge	zero,r22,80209c44 <_dtoa_r+0xa0c>
80209c28:	a005883a 	mov	r2,r20
80209c2c:	b500b916 	blt	r22,r20,80209f14 <_dtoa_r+0xcdc>
80209c30:	d9000817 	ldw	r4,32(sp)
80209c34:	a0a9c83a 	sub	r20,r20,r2
80209c38:	b0adc83a 	sub	r22,r22,r2
80209c3c:	2089c83a 	sub	r4,r4,r2
80209c40:	d9000815 	stw	r4,32(sp)
80209c44:	d9800a17 	ldw	r6,40(sp)
80209c48:	0181810e 	bge	zero,r6,8020a250 <_dtoa_r+0x1018>
80209c4c:	d9c00b17 	ldw	r7,44(sp)
80209c50:	3800b326 	beq	r7,zero,80209f20 <_dtoa_r+0xce8>
80209c54:	a800b226 	beq	r21,zero,80209f20 <_dtoa_r+0xce8>
80209c58:	880b883a 	mov	r5,r17
80209c5c:	a80d883a 	mov	r6,r21
80209c60:	e009883a 	mov	r4,fp
80209c64:	020cdcc0 	call	8020cdcc <__pow5mult>
80209c68:	d9800917 	ldw	r6,36(sp)
80209c6c:	100b883a 	mov	r5,r2
80209c70:	e009883a 	mov	r4,fp
80209c74:	1023883a 	mov	r17,r2
80209c78:	020cbd40 	call	8020cbd4 <__multiply>
80209c7c:	1021883a 	mov	r16,r2
80209c80:	d8800a17 	ldw	r2,40(sp)
80209c84:	d9400917 	ldw	r5,36(sp)
80209c88:	e009883a 	mov	r4,fp
80209c8c:	1545c83a 	sub	r2,r2,r21
80209c90:	d8800a15 	stw	r2,40(sp)
80209c94:	020c8340 	call	8020c834 <_Bfree>
80209c98:	d8c00a17 	ldw	r3,40(sp)
80209c9c:	18009f1e 	bne	r3,zero,80209f1c <_dtoa_r+0xce4>
80209ca0:	05c00044 	movi	r23,1
80209ca4:	e009883a 	mov	r4,fp
80209ca8:	b80b883a 	mov	r5,r23
80209cac:	020cb980 	call	8020cb98 <__i2b>
80209cb0:	d9000d17 	ldw	r4,52(sp)
80209cb4:	102b883a 	mov	r21,r2
80209cb8:	2000ce26 	beq	r4,zero,80209ff4 <_dtoa_r+0xdbc>
80209cbc:	200d883a 	mov	r6,r4
80209cc0:	100b883a 	mov	r5,r2
80209cc4:	e009883a 	mov	r4,fp
80209cc8:	020cdcc0 	call	8020cdcc <__pow5mult>
80209ccc:	d9800317 	ldw	r6,12(sp)
80209cd0:	102b883a 	mov	r21,r2
80209cd4:	b981810e 	bge	r23,r6,8020a2dc <_dtoa_r+0x10a4>
80209cd8:	0027883a 	mov	r19,zero
80209cdc:	a8800417 	ldw	r2,16(r21)
80209ce0:	05c00804 	movi	r23,32
80209ce4:	10800104 	addi	r2,r2,4
80209ce8:	1085883a 	add	r2,r2,r2
80209cec:	1085883a 	add	r2,r2,r2
80209cf0:	a885883a 	add	r2,r21,r2
80209cf4:	11000017 	ldw	r4,0(r2)
80209cf8:	020ca800 	call	8020ca80 <__hi0bits>
80209cfc:	b885c83a 	sub	r2,r23,r2
80209d00:	1585883a 	add	r2,r2,r22
80209d04:	108007cc 	andi	r2,r2,31
80209d08:	1000b326 	beq	r2,zero,80209fd8 <_dtoa_r+0xda0>
80209d0c:	00c00804 	movi	r3,32
80209d10:	1887c83a 	sub	r3,r3,r2
80209d14:	01000104 	movi	r4,4
80209d18:	20c2cd0e 	bge	r4,r3,8020a850 <_dtoa_r+0x1618>
80209d1c:	00c00704 	movi	r3,28
80209d20:	1885c83a 	sub	r2,r3,r2
80209d24:	d8c00817 	ldw	r3,32(sp)
80209d28:	a0a9883a 	add	r20,r20,r2
80209d2c:	b0ad883a 	add	r22,r22,r2
80209d30:	1887883a 	add	r3,r3,r2
80209d34:	d8c00815 	stw	r3,32(sp)
80209d38:	d9800817 	ldw	r6,32(sp)
80209d3c:	0180040e 	bge	zero,r6,80209d50 <_dtoa_r+0xb18>
80209d40:	800b883a 	mov	r5,r16
80209d44:	e009883a 	mov	r4,fp
80209d48:	020cf0c0 	call	8020cf0c <__lshift>
80209d4c:	1021883a 	mov	r16,r2
80209d50:	0580050e 	bge	zero,r22,80209d68 <_dtoa_r+0xb30>
80209d54:	a80b883a 	mov	r5,r21
80209d58:	b00d883a 	mov	r6,r22
80209d5c:	e009883a 	mov	r4,fp
80209d60:	020cf0c0 	call	8020cf0c <__lshift>
80209d64:	102b883a 	mov	r21,r2
80209d68:	d9c00e17 	ldw	r7,56(sp)
80209d6c:	3801211e 	bne	r7,zero,8020a1f4 <_dtoa_r+0xfbc>
80209d70:	d9800617 	ldw	r6,24(sp)
80209d74:	0181380e 	bge	zero,r6,8020a258 <_dtoa_r+0x1020>
80209d78:	d8c00b17 	ldw	r3,44(sp)
80209d7c:	1800ab1e 	bne	r3,zero,8020a02c <_dtoa_r+0xdf4>
80209d80:	dc800717 	ldw	r18,28(sp)
80209d84:	dcc00617 	ldw	r19,24(sp)
80209d88:	9029883a 	mov	r20,r18
80209d8c:	00000206 	br	80209d98 <_dtoa_r+0xb60>
80209d90:	020c85c0 	call	8020c85c <__multadd>
80209d94:	1021883a 	mov	r16,r2
80209d98:	a80b883a 	mov	r5,r21
80209d9c:	8009883a 	mov	r4,r16
80209da0:	02090380 	call	80209038 <quorem>
80209da4:	10800c04 	addi	r2,r2,48
80209da8:	90800005 	stb	r2,0(r18)
80209dac:	94800044 	addi	r18,r18,1
80209db0:	9507c83a 	sub	r3,r18,r20
80209db4:	000f883a 	mov	r7,zero
80209db8:	01800284 	movi	r6,10
80209dbc:	800b883a 	mov	r5,r16
80209dc0:	e009883a 	mov	r4,fp
80209dc4:	1cfff216 	blt	r3,r19,80209d90 <__reset+0xfa1e9d90>
80209dc8:	1011883a 	mov	r8,r2
80209dcc:	d8800617 	ldw	r2,24(sp)
80209dd0:	0082370e 	bge	zero,r2,8020a6b0 <_dtoa_r+0x1478>
80209dd4:	d9000717 	ldw	r4,28(sp)
80209dd8:	0025883a 	mov	r18,zero
80209ddc:	20af883a 	add	r23,r4,r2
80209de0:	01800044 	movi	r6,1
80209de4:	800b883a 	mov	r5,r16
80209de8:	e009883a 	mov	r4,fp
80209dec:	da001715 	stw	r8,92(sp)
80209df0:	020cf0c0 	call	8020cf0c <__lshift>
80209df4:	a80b883a 	mov	r5,r21
80209df8:	1009883a 	mov	r4,r2
80209dfc:	d8800915 	stw	r2,36(sp)
80209e00:	020d0540 	call	8020d054 <__mcmp>
80209e04:	da001717 	ldw	r8,92(sp)
80209e08:	0081800e 	bge	zero,r2,8020a40c <_dtoa_r+0x11d4>
80209e0c:	b93fffc3 	ldbu	r4,-1(r23)
80209e10:	b8bfffc4 	addi	r2,r23,-1
80209e14:	1007883a 	mov	r3,r2
80209e18:	01800e44 	movi	r6,57
80209e1c:	d9c00717 	ldw	r7,28(sp)
80209e20:	00000506 	br	80209e38 <_dtoa_r+0xc00>
80209e24:	18ffffc4 	addi	r3,r3,-1
80209e28:	11c12326 	beq	r2,r7,8020a2b8 <_dtoa_r+0x1080>
80209e2c:	19000003 	ldbu	r4,0(r3)
80209e30:	102f883a 	mov	r23,r2
80209e34:	10bfffc4 	addi	r2,r2,-1
80209e38:	21403fcc 	andi	r5,r4,255
80209e3c:	2940201c 	xori	r5,r5,128
80209e40:	297fe004 	addi	r5,r5,-128
80209e44:	29bff726 	beq	r5,r6,80209e24 <__reset+0xfa1e9e24>
80209e48:	21000044 	addi	r4,r4,1
80209e4c:	11000005 	stb	r4,0(r2)
80209e50:	a80b883a 	mov	r5,r21
80209e54:	e009883a 	mov	r4,fp
80209e58:	020c8340 	call	8020c834 <_Bfree>
80209e5c:	883ea026 	beq	r17,zero,802098e0 <__reset+0xfa1e98e0>
80209e60:	90000426 	beq	r18,zero,80209e74 <_dtoa_r+0xc3c>
80209e64:	94400326 	beq	r18,r17,80209e74 <_dtoa_r+0xc3c>
80209e68:	900b883a 	mov	r5,r18
80209e6c:	e009883a 	mov	r4,fp
80209e70:	020c8340 	call	8020c834 <_Bfree>
80209e74:	880b883a 	mov	r5,r17
80209e78:	e009883a 	mov	r4,fp
80209e7c:	020c8340 	call	8020c834 <_Bfree>
80209e80:	003e9706 	br	802098e0 <__reset+0xfa1e98e0>
80209e84:	01800044 	movi	r6,1
80209e88:	d9800e15 	stw	r6,56(sp)
80209e8c:	003d9606 	br	802094e8 <__reset+0xfa1e94e8>
80209e90:	d8800817 	ldw	r2,32(sp)
80209e94:	d8c00517 	ldw	r3,20(sp)
80209e98:	d8000d15 	stw	zero,52(sp)
80209e9c:	10c5c83a 	sub	r2,r2,r3
80209ea0:	00c9c83a 	sub	r4,zero,r3
80209ea4:	d8800815 	stw	r2,32(sp)
80209ea8:	d9000a15 	stw	r4,40(sp)
80209eac:	003d9706 	br	8020950c <__reset+0xfa1e950c>
80209eb0:	05adc83a 	sub	r22,zero,r22
80209eb4:	dd800815 	stw	r22,32(sp)
80209eb8:	002d883a 	mov	r22,zero
80209ebc:	003d8e06 	br	802094f8 <__reset+0xfa1e94f8>
80209ec0:	d9000517 	ldw	r4,20(sp)
80209ec4:	021302c0 	call	8021302c <__floatsidf>
80209ec8:	100d883a 	mov	r6,r2
80209ecc:	180f883a 	mov	r7,r3
80209ed0:	a009883a 	mov	r4,r20
80209ed4:	880b883a 	mov	r5,r17
80209ed8:	0211d400 	call	80211d40 <__eqdf2>
80209edc:	103d7126 	beq	r2,zero,802094a4 <__reset+0xfa1e94a4>
80209ee0:	d9c00517 	ldw	r7,20(sp)
80209ee4:	39ffffc4 	addi	r7,r7,-1
80209ee8:	d9c00515 	stw	r7,20(sp)
80209eec:	003d6d06 	br	802094a4 <__reset+0xfa1e94a4>
80209ef0:	dd400a17 	ldw	r21,40(sp)
80209ef4:	dd000817 	ldw	r20,32(sp)
80209ef8:	0023883a 	mov	r17,zero
80209efc:	003f4806 	br	80209c20 <__reset+0xfa1e9c20>
80209f00:	10e3c83a 	sub	r17,r2,r3
80209f04:	9448983a 	sll	r4,r18,r17
80209f08:	003d3206 	br	802093d4 <__reset+0xfa1e93d4>
80209f0c:	d8000e15 	stw	zero,56(sp)
80209f10:	003d7506 	br	802094e8 <__reset+0xfa1e94e8>
80209f14:	b005883a 	mov	r2,r22
80209f18:	003f4506 	br	80209c30 <__reset+0xfa1e9c30>
80209f1c:	dc000915 	stw	r16,36(sp)
80209f20:	d9800a17 	ldw	r6,40(sp)
80209f24:	d9400917 	ldw	r5,36(sp)
80209f28:	e009883a 	mov	r4,fp
80209f2c:	020cdcc0 	call	8020cdcc <__pow5mult>
80209f30:	1021883a 	mov	r16,r2
80209f34:	003f5a06 	br	80209ca0 <__reset+0xfa1e9ca0>
80209f38:	01c00044 	movi	r7,1
80209f3c:	d9c00b15 	stw	r7,44(sp)
80209f40:	d8802217 	ldw	r2,136(sp)
80209f44:	0081280e 	bge	zero,r2,8020a3e8 <_dtoa_r+0x11b0>
80209f48:	100d883a 	mov	r6,r2
80209f4c:	1021883a 	mov	r16,r2
80209f50:	d8800c15 	stw	r2,48(sp)
80209f54:	d8800615 	stw	r2,24(sp)
80209f58:	003d8806 	br	8020957c <__reset+0xfa1e957c>
80209f5c:	d8800617 	ldw	r2,24(sp)
80209f60:	00be9b16 	blt	zero,r2,802099d0 <__reset+0xfa1e99d0>
80209f64:	10010f1e 	bne	r2,zero,8020a3a4 <_dtoa_r+0x116c>
80209f68:	880b883a 	mov	r5,r17
80209f6c:	000d883a 	mov	r6,zero
80209f70:	01d00534 	movhi	r7,16404
80209f74:	8009883a 	mov	r4,r16
80209f78:	0211f980 	call	80211f98 <__muldf3>
80209f7c:	900d883a 	mov	r6,r18
80209f80:	980f883a 	mov	r7,r19
80209f84:	1009883a 	mov	r4,r2
80209f88:	180b883a 	mov	r5,r3
80209f8c:	0211dc80 	call	80211dc8 <__gedf2>
80209f90:	002b883a 	mov	r21,zero
80209f94:	0023883a 	mov	r17,zero
80209f98:	1000bf16 	blt	r2,zero,8020a298 <_dtoa_r+0x1060>
80209f9c:	d9802217 	ldw	r6,136(sp)
80209fa0:	ddc00717 	ldw	r23,28(sp)
80209fa4:	018c303a 	nor	r6,zero,r6
80209fa8:	d9800515 	stw	r6,20(sp)
80209fac:	a80b883a 	mov	r5,r21
80209fb0:	e009883a 	mov	r4,fp
80209fb4:	020c8340 	call	8020c834 <_Bfree>
80209fb8:	883e4926 	beq	r17,zero,802098e0 <__reset+0xfa1e98e0>
80209fbc:	003fad06 	br	80209e74 <__reset+0xfa1e9e74>
80209fc0:	d9c01117 	ldw	r7,68(sp)
80209fc4:	3801bc26 	beq	r7,zero,8020a6b8 <_dtoa_r+0x1480>
80209fc8:	10810cc4 	addi	r2,r2,1075
80209fcc:	dd400a17 	ldw	r21,40(sp)
80209fd0:	dd000817 	ldw	r20,32(sp)
80209fd4:	003f0a06 	br	80209c00 <__reset+0xfa1e9c00>
80209fd8:	00800704 	movi	r2,28
80209fdc:	d9000817 	ldw	r4,32(sp)
80209fe0:	a0a9883a 	add	r20,r20,r2
80209fe4:	b0ad883a 	add	r22,r22,r2
80209fe8:	2089883a 	add	r4,r4,r2
80209fec:	d9000815 	stw	r4,32(sp)
80209ff0:	003f5106 	br	80209d38 <__reset+0xfa1e9d38>
80209ff4:	d8c00317 	ldw	r3,12(sp)
80209ff8:	b8c1fc0e 	bge	r23,r3,8020a7ec <_dtoa_r+0x15b4>
80209ffc:	0027883a 	mov	r19,zero
8020a000:	b805883a 	mov	r2,r23
8020a004:	003f3e06 	br	80209d00 <__reset+0xfa1e9d00>
8020a008:	880b883a 	mov	r5,r17
8020a00c:	e009883a 	mov	r4,fp
8020a010:	000f883a 	mov	r7,zero
8020a014:	01800284 	movi	r6,10
8020a018:	020c85c0 	call	8020c85c <__multadd>
8020a01c:	d9000c17 	ldw	r4,48(sp)
8020a020:	1023883a 	mov	r17,r2
8020a024:	0102040e 	bge	zero,r4,8020a838 <_dtoa_r+0x1600>
8020a028:	d9000615 	stw	r4,24(sp)
8020a02c:	0500050e 	bge	zero,r20,8020a044 <_dtoa_r+0xe0c>
8020a030:	880b883a 	mov	r5,r17
8020a034:	a00d883a 	mov	r6,r20
8020a038:	e009883a 	mov	r4,fp
8020a03c:	020cf0c0 	call	8020cf0c <__lshift>
8020a040:	1023883a 	mov	r17,r2
8020a044:	9801241e 	bne	r19,zero,8020a4d8 <_dtoa_r+0x12a0>
8020a048:	8829883a 	mov	r20,r17
8020a04c:	d9000617 	ldw	r4,24(sp)
8020a050:	dcc00717 	ldw	r19,28(sp)
8020a054:	9480004c 	andi	r18,r18,1
8020a058:	20bfffc4 	addi	r2,r4,-1
8020a05c:	9885883a 	add	r2,r19,r2
8020a060:	d8800415 	stw	r2,16(sp)
8020a064:	dc800615 	stw	r18,24(sp)
8020a068:	a80b883a 	mov	r5,r21
8020a06c:	8009883a 	mov	r4,r16
8020a070:	02090380 	call	80209038 <quorem>
8020a074:	880b883a 	mov	r5,r17
8020a078:	8009883a 	mov	r4,r16
8020a07c:	102f883a 	mov	r23,r2
8020a080:	020d0540 	call	8020d054 <__mcmp>
8020a084:	a80b883a 	mov	r5,r21
8020a088:	a00d883a 	mov	r6,r20
8020a08c:	e009883a 	mov	r4,fp
8020a090:	102d883a 	mov	r22,r2
8020a094:	020d0b40 	call	8020d0b4 <__mdiff>
8020a098:	1007883a 	mov	r3,r2
8020a09c:	10800317 	ldw	r2,12(r2)
8020a0a0:	bc800c04 	addi	r18,r23,48
8020a0a4:	180b883a 	mov	r5,r3
8020a0a8:	10004e1e 	bne	r2,zero,8020a1e4 <_dtoa_r+0xfac>
8020a0ac:	8009883a 	mov	r4,r16
8020a0b0:	d8c01615 	stw	r3,88(sp)
8020a0b4:	020d0540 	call	8020d054 <__mcmp>
8020a0b8:	d8c01617 	ldw	r3,88(sp)
8020a0bc:	e009883a 	mov	r4,fp
8020a0c0:	d8801615 	stw	r2,88(sp)
8020a0c4:	180b883a 	mov	r5,r3
8020a0c8:	020c8340 	call	8020c834 <_Bfree>
8020a0cc:	d8801617 	ldw	r2,88(sp)
8020a0d0:	1000041e 	bne	r2,zero,8020a0e4 <_dtoa_r+0xeac>
8020a0d4:	d9800317 	ldw	r6,12(sp)
8020a0d8:	3000021e 	bne	r6,zero,8020a0e4 <_dtoa_r+0xeac>
8020a0dc:	d8c00617 	ldw	r3,24(sp)
8020a0e0:	18003726 	beq	r3,zero,8020a1c0 <_dtoa_r+0xf88>
8020a0e4:	b0002016 	blt	r22,zero,8020a168 <_dtoa_r+0xf30>
8020a0e8:	b000041e 	bne	r22,zero,8020a0fc <_dtoa_r+0xec4>
8020a0ec:	d9000317 	ldw	r4,12(sp)
8020a0f0:	2000021e 	bne	r4,zero,8020a0fc <_dtoa_r+0xec4>
8020a0f4:	d8c00617 	ldw	r3,24(sp)
8020a0f8:	18001b26 	beq	r3,zero,8020a168 <_dtoa_r+0xf30>
8020a0fc:	00810716 	blt	zero,r2,8020a51c <_dtoa_r+0x12e4>
8020a100:	d8c00417 	ldw	r3,16(sp)
8020a104:	9d800044 	addi	r22,r19,1
8020a108:	9c800005 	stb	r18,0(r19)
8020a10c:	b02f883a 	mov	r23,r22
8020a110:	98c10626 	beq	r19,r3,8020a52c <_dtoa_r+0x12f4>
8020a114:	800b883a 	mov	r5,r16
8020a118:	000f883a 	mov	r7,zero
8020a11c:	01800284 	movi	r6,10
8020a120:	e009883a 	mov	r4,fp
8020a124:	020c85c0 	call	8020c85c <__multadd>
8020a128:	1021883a 	mov	r16,r2
8020a12c:	000f883a 	mov	r7,zero
8020a130:	01800284 	movi	r6,10
8020a134:	880b883a 	mov	r5,r17
8020a138:	e009883a 	mov	r4,fp
8020a13c:	8d002526 	beq	r17,r20,8020a1d4 <_dtoa_r+0xf9c>
8020a140:	020c85c0 	call	8020c85c <__multadd>
8020a144:	a00b883a 	mov	r5,r20
8020a148:	000f883a 	mov	r7,zero
8020a14c:	01800284 	movi	r6,10
8020a150:	e009883a 	mov	r4,fp
8020a154:	1023883a 	mov	r17,r2
8020a158:	020c85c0 	call	8020c85c <__multadd>
8020a15c:	1029883a 	mov	r20,r2
8020a160:	b027883a 	mov	r19,r22
8020a164:	003fc006 	br	8020a068 <__reset+0xfa1ea068>
8020a168:	9011883a 	mov	r8,r18
8020a16c:	00800e0e 	bge	zero,r2,8020a1a8 <_dtoa_r+0xf70>
8020a170:	800b883a 	mov	r5,r16
8020a174:	01800044 	movi	r6,1
8020a178:	e009883a 	mov	r4,fp
8020a17c:	da001715 	stw	r8,92(sp)
8020a180:	020cf0c0 	call	8020cf0c <__lshift>
8020a184:	a80b883a 	mov	r5,r21
8020a188:	1009883a 	mov	r4,r2
8020a18c:	1021883a 	mov	r16,r2
8020a190:	020d0540 	call	8020d054 <__mcmp>
8020a194:	da001717 	ldw	r8,92(sp)
8020a198:	0081960e 	bge	zero,r2,8020a7f4 <_dtoa_r+0x15bc>
8020a19c:	00800e44 	movi	r2,57
8020a1a0:	40817026 	beq	r8,r2,8020a764 <_dtoa_r+0x152c>
8020a1a4:	ba000c44 	addi	r8,r23,49
8020a1a8:	8825883a 	mov	r18,r17
8020a1ac:	9dc00044 	addi	r23,r19,1
8020a1b0:	9a000005 	stb	r8,0(r19)
8020a1b4:	a023883a 	mov	r17,r20
8020a1b8:	dc000915 	stw	r16,36(sp)
8020a1bc:	003f2406 	br	80209e50 <__reset+0xfa1e9e50>
8020a1c0:	00800e44 	movi	r2,57
8020a1c4:	9011883a 	mov	r8,r18
8020a1c8:	90816626 	beq	r18,r2,8020a764 <_dtoa_r+0x152c>
8020a1cc:	05bff516 	blt	zero,r22,8020a1a4 <__reset+0xfa1ea1a4>
8020a1d0:	003ff506 	br	8020a1a8 <__reset+0xfa1ea1a8>
8020a1d4:	020c85c0 	call	8020c85c <__multadd>
8020a1d8:	1023883a 	mov	r17,r2
8020a1dc:	1029883a 	mov	r20,r2
8020a1e0:	003fdf06 	br	8020a160 <__reset+0xfa1ea160>
8020a1e4:	e009883a 	mov	r4,fp
8020a1e8:	020c8340 	call	8020c834 <_Bfree>
8020a1ec:	00800044 	movi	r2,1
8020a1f0:	003fbc06 	br	8020a0e4 <__reset+0xfa1ea0e4>
8020a1f4:	a80b883a 	mov	r5,r21
8020a1f8:	8009883a 	mov	r4,r16
8020a1fc:	020d0540 	call	8020d054 <__mcmp>
8020a200:	103edb0e 	bge	r2,zero,80209d70 <__reset+0xfa1e9d70>
8020a204:	800b883a 	mov	r5,r16
8020a208:	000f883a 	mov	r7,zero
8020a20c:	01800284 	movi	r6,10
8020a210:	e009883a 	mov	r4,fp
8020a214:	020c85c0 	call	8020c85c <__multadd>
8020a218:	1021883a 	mov	r16,r2
8020a21c:	d8800517 	ldw	r2,20(sp)
8020a220:	d8c00b17 	ldw	r3,44(sp)
8020a224:	10bfffc4 	addi	r2,r2,-1
8020a228:	d8800515 	stw	r2,20(sp)
8020a22c:	183f761e 	bne	r3,zero,8020a008 <__reset+0xfa1ea008>
8020a230:	d9000c17 	ldw	r4,48(sp)
8020a234:	0101730e 	bge	zero,r4,8020a804 <_dtoa_r+0x15cc>
8020a238:	d9000615 	stw	r4,24(sp)
8020a23c:	003ed006 	br	80209d80 <__reset+0xfa1e9d80>
8020a240:	00800084 	movi	r2,2
8020a244:	3081861e 	bne	r6,r2,8020a860 <_dtoa_r+0x1628>
8020a248:	d8000b15 	stw	zero,44(sp)
8020a24c:	003f3c06 	br	80209f40 <__reset+0xfa1e9f40>
8020a250:	dc000917 	ldw	r16,36(sp)
8020a254:	003e9206 	br	80209ca0 <__reset+0xfa1e9ca0>
8020a258:	d9c00317 	ldw	r7,12(sp)
8020a25c:	00800084 	movi	r2,2
8020a260:	11fec50e 	bge	r2,r7,80209d78 <__reset+0xfa1e9d78>
8020a264:	d9000617 	ldw	r4,24(sp)
8020a268:	20013c1e 	bne	r4,zero,8020a75c <_dtoa_r+0x1524>
8020a26c:	a80b883a 	mov	r5,r21
8020a270:	000f883a 	mov	r7,zero
8020a274:	01800144 	movi	r6,5
8020a278:	e009883a 	mov	r4,fp
8020a27c:	020c85c0 	call	8020c85c <__multadd>
8020a280:	100b883a 	mov	r5,r2
8020a284:	8009883a 	mov	r4,r16
8020a288:	102b883a 	mov	r21,r2
8020a28c:	020d0540 	call	8020d054 <__mcmp>
8020a290:	dc000915 	stw	r16,36(sp)
8020a294:	00bf410e 	bge	zero,r2,80209f9c <__reset+0xfa1e9f9c>
8020a298:	d9c00717 	ldw	r7,28(sp)
8020a29c:	00800c44 	movi	r2,49
8020a2a0:	38800005 	stb	r2,0(r7)
8020a2a4:	d8800517 	ldw	r2,20(sp)
8020a2a8:	3dc00044 	addi	r23,r7,1
8020a2ac:	10800044 	addi	r2,r2,1
8020a2b0:	d8800515 	stw	r2,20(sp)
8020a2b4:	003f3d06 	br	80209fac <__reset+0xfa1e9fac>
8020a2b8:	d9800517 	ldw	r6,20(sp)
8020a2bc:	d9c00717 	ldw	r7,28(sp)
8020a2c0:	00800c44 	movi	r2,49
8020a2c4:	31800044 	addi	r6,r6,1
8020a2c8:	d9800515 	stw	r6,20(sp)
8020a2cc:	38800005 	stb	r2,0(r7)
8020a2d0:	003edf06 	br	80209e50 <__reset+0xfa1e9e50>
8020a2d4:	d8000b15 	stw	zero,44(sp)
8020a2d8:	003c9f06 	br	80209558 <__reset+0xfa1e9558>
8020a2dc:	903e7e1e 	bne	r18,zero,80209cd8 <__reset+0xfa1e9cd8>
8020a2e0:	00800434 	movhi	r2,16
8020a2e4:	10bfffc4 	addi	r2,r2,-1
8020a2e8:	9884703a 	and	r2,r19,r2
8020a2ec:	1000ea1e 	bne	r2,zero,8020a698 <_dtoa_r+0x1460>
8020a2f0:	9cdffc2c 	andhi	r19,r19,32752
8020a2f4:	9800e826 	beq	r19,zero,8020a698 <_dtoa_r+0x1460>
8020a2f8:	d9c00817 	ldw	r7,32(sp)
8020a2fc:	b5800044 	addi	r22,r22,1
8020a300:	04c00044 	movi	r19,1
8020a304:	39c00044 	addi	r7,r7,1
8020a308:	d9c00815 	stw	r7,32(sp)
8020a30c:	d8800d17 	ldw	r2,52(sp)
8020a310:	103e721e 	bne	r2,zero,80209cdc <__reset+0xfa1e9cdc>
8020a314:	00800044 	movi	r2,1
8020a318:	003e7906 	br	80209d00 <__reset+0xfa1e9d00>
8020a31c:	8009883a 	mov	r4,r16
8020a320:	021302c0 	call	8021302c <__floatsidf>
8020a324:	d9800f17 	ldw	r6,60(sp)
8020a328:	d9c01017 	ldw	r7,64(sp)
8020a32c:	1009883a 	mov	r4,r2
8020a330:	180b883a 	mov	r5,r3
8020a334:	0211f980 	call	80211f98 <__muldf3>
8020a338:	000d883a 	mov	r6,zero
8020a33c:	01d00734 	movhi	r7,16412
8020a340:	1009883a 	mov	r4,r2
8020a344:	180b883a 	mov	r5,r3
8020a348:	0210bac0 	call	80210bac <__adddf3>
8020a34c:	047f3034 	movhi	r17,64704
8020a350:	1021883a 	mov	r16,r2
8020a354:	1c63883a 	add	r17,r3,r17
8020a358:	d9000f17 	ldw	r4,60(sp)
8020a35c:	d9401017 	ldw	r5,64(sp)
8020a360:	000d883a 	mov	r6,zero
8020a364:	01d00534 	movhi	r7,16404
8020a368:	02126b00 	call	802126b0 <__subdf3>
8020a36c:	800d883a 	mov	r6,r16
8020a370:	880f883a 	mov	r7,r17
8020a374:	1009883a 	mov	r4,r2
8020a378:	180b883a 	mov	r5,r3
8020a37c:	102b883a 	mov	r21,r2
8020a380:	1829883a 	mov	r20,r3
8020a384:	0211dc80 	call	80211dc8 <__gedf2>
8020a388:	00806c16 	blt	zero,r2,8020a53c <_dtoa_r+0x1304>
8020a38c:	89e0003c 	xorhi	r7,r17,32768
8020a390:	800d883a 	mov	r6,r16
8020a394:	a809883a 	mov	r4,r21
8020a398:	a00b883a 	mov	r5,r20
8020a39c:	0211ea40 	call	80211ea4 <__ledf2>
8020a3a0:	103d7e0e 	bge	r2,zero,8020999c <__reset+0xfa1e999c>
8020a3a4:	002b883a 	mov	r21,zero
8020a3a8:	0023883a 	mov	r17,zero
8020a3ac:	003efb06 	br	80209f9c <__reset+0xfa1e9f9c>
8020a3b0:	d8800717 	ldw	r2,28(sp)
8020a3b4:	003bd006 	br	802092f8 <__reset+0xfa1e92f8>
8020a3b8:	d9000a17 	ldw	r4,40(sp)
8020a3bc:	d9800d17 	ldw	r6,52(sp)
8020a3c0:	dd400a15 	stw	r21,40(sp)
8020a3c4:	a905c83a 	sub	r2,r21,r4
8020a3c8:	308d883a 	add	r6,r6,r2
8020a3cc:	d9800d15 	stw	r6,52(sp)
8020a3d0:	002b883a 	mov	r21,zero
8020a3d4:	003e0606 	br	80209bf0 <__reset+0xfa1e9bf0>
8020a3d8:	9023883a 	mov	r17,r18
8020a3dc:	9829883a 	mov	r20,r19
8020a3e0:	04000084 	movi	r16,2
8020a3e4:	003c9206 	br	80209630 <__reset+0xfa1e9630>
8020a3e8:	04000044 	movi	r16,1
8020a3ec:	dc000c15 	stw	r16,48(sp)
8020a3f0:	dc000615 	stw	r16,24(sp)
8020a3f4:	dc002215 	stw	r16,136(sp)
8020a3f8:	e0001115 	stw	zero,68(fp)
8020a3fc:	000b883a 	mov	r5,zero
8020a400:	003c6906 	br	802095a8 <__reset+0xfa1e95a8>
8020a404:	3021883a 	mov	r16,r6
8020a408:	003ffb06 	br	8020a3f8 <__reset+0xfa1ea3f8>
8020a40c:	1000021e 	bne	r2,zero,8020a418 <_dtoa_r+0x11e0>
8020a410:	4200004c 	andi	r8,r8,1
8020a414:	403e7d1e 	bne	r8,zero,80209e0c <__reset+0xfa1e9e0c>
8020a418:	01000c04 	movi	r4,48
8020a41c:	00000106 	br	8020a424 <_dtoa_r+0x11ec>
8020a420:	102f883a 	mov	r23,r2
8020a424:	b8bfffc4 	addi	r2,r23,-1
8020a428:	10c00007 	ldb	r3,0(r2)
8020a42c:	193ffc26 	beq	r3,r4,8020a420 <__reset+0xfa1ea420>
8020a430:	003e8706 	br	80209e50 <__reset+0xfa1e9e50>
8020a434:	d8800517 	ldw	r2,20(sp)
8020a438:	00a3c83a 	sub	r17,zero,r2
8020a43c:	8800a426 	beq	r17,zero,8020a6d0 <_dtoa_r+0x1498>
8020a440:	888003cc 	andi	r2,r17,15
8020a444:	100490fa 	slli	r2,r2,3
8020a448:	00e008b4 	movhi	r3,32802
8020a44c:	18e90504 	addi	r3,r3,-23532
8020a450:	1885883a 	add	r2,r3,r2
8020a454:	11800017 	ldw	r6,0(r2)
8020a458:	11c00117 	ldw	r7,4(r2)
8020a45c:	9009883a 	mov	r4,r18
8020a460:	980b883a 	mov	r5,r19
8020a464:	8823d13a 	srai	r17,r17,4
8020a468:	0211f980 	call	80211f98 <__muldf3>
8020a46c:	d8800f15 	stw	r2,60(sp)
8020a470:	d8c01015 	stw	r3,64(sp)
8020a474:	8800e826 	beq	r17,zero,8020a818 <_dtoa_r+0x15e0>
8020a478:	052008b4 	movhi	r20,32802
8020a47c:	a528fb04 	addi	r20,r20,-23572
8020a480:	04000084 	movi	r16,2
8020a484:	8980004c 	andi	r6,r17,1
8020a488:	1009883a 	mov	r4,r2
8020a48c:	8823d07a 	srai	r17,r17,1
8020a490:	180b883a 	mov	r5,r3
8020a494:	30000426 	beq	r6,zero,8020a4a8 <_dtoa_r+0x1270>
8020a498:	a1800017 	ldw	r6,0(r20)
8020a49c:	a1c00117 	ldw	r7,4(r20)
8020a4a0:	84000044 	addi	r16,r16,1
8020a4a4:	0211f980 	call	80211f98 <__muldf3>
8020a4a8:	a5000204 	addi	r20,r20,8
8020a4ac:	883ff51e 	bne	r17,zero,8020a484 <__reset+0xfa1ea484>
8020a4b0:	d8800f15 	stw	r2,60(sp)
8020a4b4:	d8c01015 	stw	r3,64(sp)
8020a4b8:	003c7606 	br	80209694 <__reset+0xfa1e9694>
8020a4bc:	00c00c04 	movi	r3,48
8020a4c0:	10c00005 	stb	r3,0(r2)
8020a4c4:	d8c00517 	ldw	r3,20(sp)
8020a4c8:	bd3fffc3 	ldbu	r20,-1(r23)
8020a4cc:	18c00044 	addi	r3,r3,1
8020a4d0:	d8c00515 	stw	r3,20(sp)
8020a4d4:	003db906 	br	80209bbc <__reset+0xfa1e9bbc>
8020a4d8:	89400117 	ldw	r5,4(r17)
8020a4dc:	e009883a 	mov	r4,fp
8020a4e0:	020c78c0 	call	8020c78c <_Balloc>
8020a4e4:	89800417 	ldw	r6,16(r17)
8020a4e8:	89400304 	addi	r5,r17,12
8020a4ec:	11000304 	addi	r4,r2,12
8020a4f0:	31800084 	addi	r6,r6,2
8020a4f4:	318d883a 	add	r6,r6,r6
8020a4f8:	318d883a 	add	r6,r6,r6
8020a4fc:	1027883a 	mov	r19,r2
8020a500:	02068f40 	call	802068f4 <memcpy>
8020a504:	01800044 	movi	r6,1
8020a508:	980b883a 	mov	r5,r19
8020a50c:	e009883a 	mov	r4,fp
8020a510:	020cf0c0 	call	8020cf0c <__lshift>
8020a514:	1029883a 	mov	r20,r2
8020a518:	003ecc06 	br	8020a04c <__reset+0xfa1ea04c>
8020a51c:	00800e44 	movi	r2,57
8020a520:	90809026 	beq	r18,r2,8020a764 <_dtoa_r+0x152c>
8020a524:	92000044 	addi	r8,r18,1
8020a528:	003f1f06 	br	8020a1a8 <__reset+0xfa1ea1a8>
8020a52c:	9011883a 	mov	r8,r18
8020a530:	8825883a 	mov	r18,r17
8020a534:	a023883a 	mov	r17,r20
8020a538:	003e2906 	br	80209de0 <__reset+0xfa1e9de0>
8020a53c:	002b883a 	mov	r21,zero
8020a540:	0023883a 	mov	r17,zero
8020a544:	003f5406 	br	8020a298 <__reset+0xfa1ea298>
8020a548:	61bfffc4 	addi	r6,r12,-1
8020a54c:	300490fa 	slli	r2,r6,3
8020a550:	00e008b4 	movhi	r3,32802
8020a554:	18e90504 	addi	r3,r3,-23532
8020a558:	1885883a 	add	r2,r3,r2
8020a55c:	11000017 	ldw	r4,0(r2)
8020a560:	11400117 	ldw	r5,4(r2)
8020a564:	d8800717 	ldw	r2,28(sp)
8020a568:	880f883a 	mov	r7,r17
8020a56c:	d9801215 	stw	r6,72(sp)
8020a570:	800d883a 	mov	r6,r16
8020a574:	db001615 	stw	r12,88(sp)
8020a578:	15c00044 	addi	r23,r2,1
8020a57c:	0211f980 	call	80211f98 <__muldf3>
8020a580:	d9401017 	ldw	r5,64(sp)
8020a584:	d9000f17 	ldw	r4,60(sp)
8020a588:	d8c01515 	stw	r3,84(sp)
8020a58c:	d8801415 	stw	r2,80(sp)
8020a590:	0212fac0 	call	80212fac <__fixdfsi>
8020a594:	1009883a 	mov	r4,r2
8020a598:	1021883a 	mov	r16,r2
8020a59c:	021302c0 	call	8021302c <__floatsidf>
8020a5a0:	d9000f17 	ldw	r4,60(sp)
8020a5a4:	d9401017 	ldw	r5,64(sp)
8020a5a8:	100d883a 	mov	r6,r2
8020a5ac:	180f883a 	mov	r7,r3
8020a5b0:	02126b00 	call	802126b0 <__subdf3>
8020a5b4:	1829883a 	mov	r20,r3
8020a5b8:	d8c00717 	ldw	r3,28(sp)
8020a5bc:	84000c04 	addi	r16,r16,48
8020a5c0:	1023883a 	mov	r17,r2
8020a5c4:	1c000005 	stb	r16,0(r3)
8020a5c8:	db001617 	ldw	r12,88(sp)
8020a5cc:	00800044 	movi	r2,1
8020a5d0:	60802226 	beq	r12,r2,8020a65c <_dtoa_r+0x1424>
8020a5d4:	d9c00717 	ldw	r7,28(sp)
8020a5d8:	8805883a 	mov	r2,r17
8020a5dc:	b82b883a 	mov	r21,r23
8020a5e0:	3b19883a 	add	r12,r7,r12
8020a5e4:	6023883a 	mov	r17,r12
8020a5e8:	a007883a 	mov	r3,r20
8020a5ec:	dc800f15 	stw	r18,60(sp)
8020a5f0:	000d883a 	mov	r6,zero
8020a5f4:	01d00934 	movhi	r7,16420
8020a5f8:	1009883a 	mov	r4,r2
8020a5fc:	180b883a 	mov	r5,r3
8020a600:	0211f980 	call	80211f98 <__muldf3>
8020a604:	180b883a 	mov	r5,r3
8020a608:	1009883a 	mov	r4,r2
8020a60c:	1829883a 	mov	r20,r3
8020a610:	1025883a 	mov	r18,r2
8020a614:	0212fac0 	call	80212fac <__fixdfsi>
8020a618:	1009883a 	mov	r4,r2
8020a61c:	1021883a 	mov	r16,r2
8020a620:	021302c0 	call	8021302c <__floatsidf>
8020a624:	100d883a 	mov	r6,r2
8020a628:	180f883a 	mov	r7,r3
8020a62c:	9009883a 	mov	r4,r18
8020a630:	a00b883a 	mov	r5,r20
8020a634:	84000c04 	addi	r16,r16,48
8020a638:	02126b00 	call	802126b0 <__subdf3>
8020a63c:	ad400044 	addi	r21,r21,1
8020a640:	ac3fffc5 	stb	r16,-1(r21)
8020a644:	ac7fea1e 	bne	r21,r17,8020a5f0 <__reset+0xfa1ea5f0>
8020a648:	1023883a 	mov	r17,r2
8020a64c:	d8801217 	ldw	r2,72(sp)
8020a650:	dc800f17 	ldw	r18,60(sp)
8020a654:	1829883a 	mov	r20,r3
8020a658:	b8af883a 	add	r23,r23,r2
8020a65c:	d9001417 	ldw	r4,80(sp)
8020a660:	d9401517 	ldw	r5,84(sp)
8020a664:	000d883a 	mov	r6,zero
8020a668:	01cff834 	movhi	r7,16352
8020a66c:	0210bac0 	call	80210bac <__adddf3>
8020a670:	880d883a 	mov	r6,r17
8020a674:	a00f883a 	mov	r7,r20
8020a678:	1009883a 	mov	r4,r2
8020a67c:	180b883a 	mov	r5,r3
8020a680:	0211ea40 	call	80211ea4 <__ledf2>
8020a684:	10003e0e 	bge	r2,zero,8020a780 <_dtoa_r+0x1548>
8020a688:	d9001317 	ldw	r4,76(sp)
8020a68c:	bd3fffc3 	ldbu	r20,-1(r23)
8020a690:	d9000515 	stw	r4,20(sp)
8020a694:	003d3b06 	br	80209b84 <__reset+0xfa1e9b84>
8020a698:	0027883a 	mov	r19,zero
8020a69c:	003f1b06 	br	8020a30c <__reset+0xfa1ea30c>
8020a6a0:	d8800817 	ldw	r2,32(sp)
8020a6a4:	11e9c83a 	sub	r20,r2,r7
8020a6a8:	0005883a 	mov	r2,zero
8020a6ac:	003d5406 	br	80209c00 <__reset+0xfa1e9c00>
8020a6b0:	00800044 	movi	r2,1
8020a6b4:	003dc706 	br	80209dd4 <__reset+0xfa1e9dd4>
8020a6b8:	d8c00217 	ldw	r3,8(sp)
8020a6bc:	00800d84 	movi	r2,54
8020a6c0:	dd400a17 	ldw	r21,40(sp)
8020a6c4:	10c5c83a 	sub	r2,r2,r3
8020a6c8:	dd000817 	ldw	r20,32(sp)
8020a6cc:	003d4c06 	br	80209c00 <__reset+0xfa1e9c00>
8020a6d0:	dc800f15 	stw	r18,60(sp)
8020a6d4:	dcc01015 	stw	r19,64(sp)
8020a6d8:	04000084 	movi	r16,2
8020a6dc:	003bed06 	br	80209694 <__reset+0xfa1e9694>
8020a6e0:	d9000617 	ldw	r4,24(sp)
8020a6e4:	203f0d26 	beq	r4,zero,8020a31c <__reset+0xfa1ea31c>
8020a6e8:	d9800c17 	ldw	r6,48(sp)
8020a6ec:	01bcab0e 	bge	zero,r6,8020999c <__reset+0xfa1e999c>
8020a6f0:	d9401017 	ldw	r5,64(sp)
8020a6f4:	d9000f17 	ldw	r4,60(sp)
8020a6f8:	000d883a 	mov	r6,zero
8020a6fc:	01d00934 	movhi	r7,16420
8020a700:	0211f980 	call	80211f98 <__muldf3>
8020a704:	81000044 	addi	r4,r16,1
8020a708:	d8800f15 	stw	r2,60(sp)
8020a70c:	d8c01015 	stw	r3,64(sp)
8020a710:	021302c0 	call	8021302c <__floatsidf>
8020a714:	d9800f17 	ldw	r6,60(sp)
8020a718:	d9c01017 	ldw	r7,64(sp)
8020a71c:	1009883a 	mov	r4,r2
8020a720:	180b883a 	mov	r5,r3
8020a724:	0211f980 	call	80211f98 <__muldf3>
8020a728:	01d00734 	movhi	r7,16412
8020a72c:	000d883a 	mov	r6,zero
8020a730:	1009883a 	mov	r4,r2
8020a734:	180b883a 	mov	r5,r3
8020a738:	0210bac0 	call	80210bac <__adddf3>
8020a73c:	d9c00517 	ldw	r7,20(sp)
8020a740:	047f3034 	movhi	r17,64704
8020a744:	1021883a 	mov	r16,r2
8020a748:	39ffffc4 	addi	r7,r7,-1
8020a74c:	d9c01315 	stw	r7,76(sp)
8020a750:	1c63883a 	add	r17,r3,r17
8020a754:	db000c17 	ldw	r12,48(sp)
8020a758:	003bea06 	br	80209704 <__reset+0xfa1e9704>
8020a75c:	dc000915 	stw	r16,36(sp)
8020a760:	003e0e06 	br	80209f9c <__reset+0xfa1e9f9c>
8020a764:	01000e44 	movi	r4,57
8020a768:	8825883a 	mov	r18,r17
8020a76c:	9dc00044 	addi	r23,r19,1
8020a770:	99000005 	stb	r4,0(r19)
8020a774:	a023883a 	mov	r17,r20
8020a778:	dc000915 	stw	r16,36(sp)
8020a77c:	003da406 	br	80209e10 <__reset+0xfa1e9e10>
8020a780:	d9801417 	ldw	r6,80(sp)
8020a784:	d9c01517 	ldw	r7,84(sp)
8020a788:	0009883a 	mov	r4,zero
8020a78c:	014ff834 	movhi	r5,16352
8020a790:	02126b00 	call	802126b0 <__subdf3>
8020a794:	880d883a 	mov	r6,r17
8020a798:	a00f883a 	mov	r7,r20
8020a79c:	1009883a 	mov	r4,r2
8020a7a0:	180b883a 	mov	r5,r3
8020a7a4:	0211dc80 	call	80211dc8 <__gedf2>
8020a7a8:	00bc7c0e 	bge	zero,r2,8020999c <__reset+0xfa1e999c>
8020a7ac:	01000c04 	movi	r4,48
8020a7b0:	00000106 	br	8020a7b8 <_dtoa_r+0x1580>
8020a7b4:	102f883a 	mov	r23,r2
8020a7b8:	b8bfffc4 	addi	r2,r23,-1
8020a7bc:	10c00007 	ldb	r3,0(r2)
8020a7c0:	193ffc26 	beq	r3,r4,8020a7b4 <__reset+0xfa1ea7b4>
8020a7c4:	d9801317 	ldw	r6,76(sp)
8020a7c8:	d9800515 	stw	r6,20(sp)
8020a7cc:	003c4406 	br	802098e0 <__reset+0xfa1e98e0>
8020a7d0:	d9801317 	ldw	r6,76(sp)
8020a7d4:	d9800515 	stw	r6,20(sp)
8020a7d8:	003cea06 	br	80209b84 <__reset+0xfa1e9b84>
8020a7dc:	dd800f17 	ldw	r22,60(sp)
8020a7e0:	dcc01017 	ldw	r19,64(sp)
8020a7e4:	dc801217 	ldw	r18,72(sp)
8020a7e8:	003c6c06 	br	8020999c <__reset+0xfa1e999c>
8020a7ec:	903e031e 	bne	r18,zero,80209ffc <__reset+0xfa1e9ffc>
8020a7f0:	003ebb06 	br	8020a2e0 <__reset+0xfa1ea2e0>
8020a7f4:	103e6c1e 	bne	r2,zero,8020a1a8 <__reset+0xfa1ea1a8>
8020a7f8:	4080004c 	andi	r2,r8,1
8020a7fc:	103e6a26 	beq	r2,zero,8020a1a8 <__reset+0xfa1ea1a8>
8020a800:	003e6606 	br	8020a19c <__reset+0xfa1ea19c>
8020a804:	d8c00317 	ldw	r3,12(sp)
8020a808:	00800084 	movi	r2,2
8020a80c:	10c02916 	blt	r2,r3,8020a8b4 <_dtoa_r+0x167c>
8020a810:	d9000c17 	ldw	r4,48(sp)
8020a814:	003e8806 	br	8020a238 <__reset+0xfa1ea238>
8020a818:	04000084 	movi	r16,2
8020a81c:	003b9d06 	br	80209694 <__reset+0xfa1e9694>
8020a820:	d9001317 	ldw	r4,76(sp)
8020a824:	d9000515 	stw	r4,20(sp)
8020a828:	003cd606 	br	80209b84 <__reset+0xfa1e9b84>
8020a82c:	d8801317 	ldw	r2,76(sp)
8020a830:	d8800515 	stw	r2,20(sp)
8020a834:	003c2a06 	br	802098e0 <__reset+0xfa1e98e0>
8020a838:	d9800317 	ldw	r6,12(sp)
8020a83c:	00800084 	movi	r2,2
8020a840:	11801516 	blt	r2,r6,8020a898 <_dtoa_r+0x1660>
8020a844:	d9c00c17 	ldw	r7,48(sp)
8020a848:	d9c00615 	stw	r7,24(sp)
8020a84c:	003df706 	br	8020a02c <__reset+0xfa1ea02c>
8020a850:	193d3926 	beq	r3,r4,80209d38 <__reset+0xfa1e9d38>
8020a854:	00c00f04 	movi	r3,60
8020a858:	1885c83a 	sub	r2,r3,r2
8020a85c:	003ddf06 	br	80209fdc <__reset+0xfa1e9fdc>
8020a860:	e009883a 	mov	r4,fp
8020a864:	e0001115 	stw	zero,68(fp)
8020a868:	000b883a 	mov	r5,zero
8020a86c:	020c78c0 	call	8020c78c <_Balloc>
8020a870:	d8800715 	stw	r2,28(sp)
8020a874:	d8c00717 	ldw	r3,28(sp)
8020a878:	00bfffc4 	movi	r2,-1
8020a87c:	01000044 	movi	r4,1
8020a880:	d8800c15 	stw	r2,48(sp)
8020a884:	e0c01015 	stw	r3,64(fp)
8020a888:	d9000b15 	stw	r4,44(sp)
8020a88c:	d8800615 	stw	r2,24(sp)
8020a890:	d8002215 	stw	zero,136(sp)
8020a894:	003c4106 	br	8020999c <__reset+0xfa1e999c>
8020a898:	d8c00c17 	ldw	r3,48(sp)
8020a89c:	d8c00615 	stw	r3,24(sp)
8020a8a0:	003e7006 	br	8020a264 <__reset+0xfa1ea264>
8020a8a4:	04400044 	movi	r17,1
8020a8a8:	003b2006 	br	8020952c <__reset+0xfa1e952c>
8020a8ac:	000b883a 	mov	r5,zero
8020a8b0:	003b3d06 	br	802095a8 <__reset+0xfa1e95a8>
8020a8b4:	d8800c17 	ldw	r2,48(sp)
8020a8b8:	d8800615 	stw	r2,24(sp)
8020a8bc:	003e6906 	br	8020a264 <__reset+0xfa1ea264>

8020a8c0 <__sflush_r>:
8020a8c0:	2880030b 	ldhu	r2,12(r5)
8020a8c4:	defffb04 	addi	sp,sp,-20
8020a8c8:	dcc00315 	stw	r19,12(sp)
8020a8cc:	dc400115 	stw	r17,4(sp)
8020a8d0:	dfc00415 	stw	ra,16(sp)
8020a8d4:	dc800215 	stw	r18,8(sp)
8020a8d8:	dc000015 	stw	r16,0(sp)
8020a8dc:	10c0020c 	andi	r3,r2,8
8020a8e0:	2823883a 	mov	r17,r5
8020a8e4:	2027883a 	mov	r19,r4
8020a8e8:	1800311e 	bne	r3,zero,8020a9b0 <__sflush_r+0xf0>
8020a8ec:	28c00117 	ldw	r3,4(r5)
8020a8f0:	10820014 	ori	r2,r2,2048
8020a8f4:	2880030d 	sth	r2,12(r5)
8020a8f8:	00c04b0e 	bge	zero,r3,8020aa28 <__sflush_r+0x168>
8020a8fc:	8a000a17 	ldw	r8,40(r17)
8020a900:	40002326 	beq	r8,zero,8020a990 <__sflush_r+0xd0>
8020a904:	9c000017 	ldw	r16,0(r19)
8020a908:	10c4000c 	andi	r3,r2,4096
8020a90c:	98000015 	stw	zero,0(r19)
8020a910:	18004826 	beq	r3,zero,8020aa34 <__sflush_r+0x174>
8020a914:	89801417 	ldw	r6,80(r17)
8020a918:	10c0010c 	andi	r3,r2,4
8020a91c:	18000626 	beq	r3,zero,8020a938 <__sflush_r+0x78>
8020a920:	88c00117 	ldw	r3,4(r17)
8020a924:	88800c17 	ldw	r2,48(r17)
8020a928:	30cdc83a 	sub	r6,r6,r3
8020a92c:	10000226 	beq	r2,zero,8020a938 <__sflush_r+0x78>
8020a930:	88800f17 	ldw	r2,60(r17)
8020a934:	308dc83a 	sub	r6,r6,r2
8020a938:	89400717 	ldw	r5,28(r17)
8020a93c:	000f883a 	mov	r7,zero
8020a940:	9809883a 	mov	r4,r19
8020a944:	403ee83a 	callr	r8
8020a948:	00ffffc4 	movi	r3,-1
8020a94c:	10c04426 	beq	r2,r3,8020aa60 <__sflush_r+0x1a0>
8020a950:	88c0030b 	ldhu	r3,12(r17)
8020a954:	89000417 	ldw	r4,16(r17)
8020a958:	88000115 	stw	zero,4(r17)
8020a95c:	197dffcc 	andi	r5,r3,63487
8020a960:	8940030d 	sth	r5,12(r17)
8020a964:	89000015 	stw	r4,0(r17)
8020a968:	18c4000c 	andi	r3,r3,4096
8020a96c:	18002c1e 	bne	r3,zero,8020aa20 <__sflush_r+0x160>
8020a970:	89400c17 	ldw	r5,48(r17)
8020a974:	9c000015 	stw	r16,0(r19)
8020a978:	28000526 	beq	r5,zero,8020a990 <__sflush_r+0xd0>
8020a97c:	88801004 	addi	r2,r17,64
8020a980:	28800226 	beq	r5,r2,8020a98c <__sflush_r+0xcc>
8020a984:	9809883a 	mov	r4,r19
8020a988:	020b02c0 	call	8020b02c <_free_r>
8020a98c:	88000c15 	stw	zero,48(r17)
8020a990:	0005883a 	mov	r2,zero
8020a994:	dfc00417 	ldw	ra,16(sp)
8020a998:	dcc00317 	ldw	r19,12(sp)
8020a99c:	dc800217 	ldw	r18,8(sp)
8020a9a0:	dc400117 	ldw	r17,4(sp)
8020a9a4:	dc000017 	ldw	r16,0(sp)
8020a9a8:	dec00504 	addi	sp,sp,20
8020a9ac:	f800283a 	ret
8020a9b0:	2c800417 	ldw	r18,16(r5)
8020a9b4:	903ff626 	beq	r18,zero,8020a990 <__reset+0xfa1ea990>
8020a9b8:	2c000017 	ldw	r16,0(r5)
8020a9bc:	108000cc 	andi	r2,r2,3
8020a9c0:	2c800015 	stw	r18,0(r5)
8020a9c4:	84a1c83a 	sub	r16,r16,r18
8020a9c8:	1000131e 	bne	r2,zero,8020aa18 <__sflush_r+0x158>
8020a9cc:	28800517 	ldw	r2,20(r5)
8020a9d0:	88800215 	stw	r2,8(r17)
8020a9d4:	04000316 	blt	zero,r16,8020a9e4 <__sflush_r+0x124>
8020a9d8:	003fed06 	br	8020a990 <__reset+0xfa1ea990>
8020a9dc:	90a5883a 	add	r18,r18,r2
8020a9e0:	043feb0e 	bge	zero,r16,8020a990 <__reset+0xfa1ea990>
8020a9e4:	88800917 	ldw	r2,36(r17)
8020a9e8:	89400717 	ldw	r5,28(r17)
8020a9ec:	800f883a 	mov	r7,r16
8020a9f0:	900d883a 	mov	r6,r18
8020a9f4:	9809883a 	mov	r4,r19
8020a9f8:	103ee83a 	callr	r2
8020a9fc:	80a1c83a 	sub	r16,r16,r2
8020aa00:	00bff616 	blt	zero,r2,8020a9dc <__reset+0xfa1ea9dc>
8020aa04:	88c0030b 	ldhu	r3,12(r17)
8020aa08:	00bfffc4 	movi	r2,-1
8020aa0c:	18c01014 	ori	r3,r3,64
8020aa10:	88c0030d 	sth	r3,12(r17)
8020aa14:	003fdf06 	br	8020a994 <__reset+0xfa1ea994>
8020aa18:	0005883a 	mov	r2,zero
8020aa1c:	003fec06 	br	8020a9d0 <__reset+0xfa1ea9d0>
8020aa20:	88801415 	stw	r2,80(r17)
8020aa24:	003fd206 	br	8020a970 <__reset+0xfa1ea970>
8020aa28:	28c00f17 	ldw	r3,60(r5)
8020aa2c:	00ffb316 	blt	zero,r3,8020a8fc <__reset+0xfa1ea8fc>
8020aa30:	003fd706 	br	8020a990 <__reset+0xfa1ea990>
8020aa34:	89400717 	ldw	r5,28(r17)
8020aa38:	000d883a 	mov	r6,zero
8020aa3c:	01c00044 	movi	r7,1
8020aa40:	9809883a 	mov	r4,r19
8020aa44:	403ee83a 	callr	r8
8020aa48:	100d883a 	mov	r6,r2
8020aa4c:	00bfffc4 	movi	r2,-1
8020aa50:	30801426 	beq	r6,r2,8020aaa4 <__sflush_r+0x1e4>
8020aa54:	8880030b 	ldhu	r2,12(r17)
8020aa58:	8a000a17 	ldw	r8,40(r17)
8020aa5c:	003fae06 	br	8020a918 <__reset+0xfa1ea918>
8020aa60:	98c00017 	ldw	r3,0(r19)
8020aa64:	183fba26 	beq	r3,zero,8020a950 <__reset+0xfa1ea950>
8020aa68:	01000744 	movi	r4,29
8020aa6c:	19000626 	beq	r3,r4,8020aa88 <__sflush_r+0x1c8>
8020aa70:	01000584 	movi	r4,22
8020aa74:	19000426 	beq	r3,r4,8020aa88 <__sflush_r+0x1c8>
8020aa78:	88c0030b 	ldhu	r3,12(r17)
8020aa7c:	18c01014 	ori	r3,r3,64
8020aa80:	88c0030d 	sth	r3,12(r17)
8020aa84:	003fc306 	br	8020a994 <__reset+0xfa1ea994>
8020aa88:	8880030b 	ldhu	r2,12(r17)
8020aa8c:	88c00417 	ldw	r3,16(r17)
8020aa90:	88000115 	stw	zero,4(r17)
8020aa94:	10bdffcc 	andi	r2,r2,63487
8020aa98:	8880030d 	sth	r2,12(r17)
8020aa9c:	88c00015 	stw	r3,0(r17)
8020aaa0:	003fb306 	br	8020a970 <__reset+0xfa1ea970>
8020aaa4:	98800017 	ldw	r2,0(r19)
8020aaa8:	103fea26 	beq	r2,zero,8020aa54 <__reset+0xfa1eaa54>
8020aaac:	00c00744 	movi	r3,29
8020aab0:	10c00226 	beq	r2,r3,8020aabc <__sflush_r+0x1fc>
8020aab4:	00c00584 	movi	r3,22
8020aab8:	10c0031e 	bne	r2,r3,8020aac8 <__sflush_r+0x208>
8020aabc:	9c000015 	stw	r16,0(r19)
8020aac0:	0005883a 	mov	r2,zero
8020aac4:	003fb306 	br	8020a994 <__reset+0xfa1ea994>
8020aac8:	88c0030b 	ldhu	r3,12(r17)
8020aacc:	3005883a 	mov	r2,r6
8020aad0:	18c01014 	ori	r3,r3,64
8020aad4:	88c0030d 	sth	r3,12(r17)
8020aad8:	003fae06 	br	8020a994 <__reset+0xfa1ea994>

8020aadc <_fflush_r>:
8020aadc:	defffd04 	addi	sp,sp,-12
8020aae0:	dc000115 	stw	r16,4(sp)
8020aae4:	dfc00215 	stw	ra,8(sp)
8020aae8:	2021883a 	mov	r16,r4
8020aaec:	20000226 	beq	r4,zero,8020aaf8 <_fflush_r+0x1c>
8020aaf0:	20800e17 	ldw	r2,56(r4)
8020aaf4:	10000c26 	beq	r2,zero,8020ab28 <_fflush_r+0x4c>
8020aaf8:	2880030f 	ldh	r2,12(r5)
8020aafc:	1000051e 	bne	r2,zero,8020ab14 <_fflush_r+0x38>
8020ab00:	0005883a 	mov	r2,zero
8020ab04:	dfc00217 	ldw	ra,8(sp)
8020ab08:	dc000117 	ldw	r16,4(sp)
8020ab0c:	dec00304 	addi	sp,sp,12
8020ab10:	f800283a 	ret
8020ab14:	8009883a 	mov	r4,r16
8020ab18:	dfc00217 	ldw	ra,8(sp)
8020ab1c:	dc000117 	ldw	r16,4(sp)
8020ab20:	dec00304 	addi	sp,sp,12
8020ab24:	020a8c01 	jmpi	8020a8c0 <__sflush_r>
8020ab28:	d9400015 	stw	r5,0(sp)
8020ab2c:	020aeb80 	call	8020aeb8 <__sinit>
8020ab30:	d9400017 	ldw	r5,0(sp)
8020ab34:	003ff006 	br	8020aaf8 <__reset+0xfa1eaaf8>

8020ab38 <fflush>:
8020ab38:	20000526 	beq	r4,zero,8020ab50 <fflush+0x18>
8020ab3c:	00a008b4 	movhi	r2,32802
8020ab40:	10b24104 	addi	r2,r2,-14076
8020ab44:	200b883a 	mov	r5,r4
8020ab48:	11000017 	ldw	r4,0(r2)
8020ab4c:	020aadc1 	jmpi	8020aadc <_fflush_r>
8020ab50:	00a008b4 	movhi	r2,32802
8020ab54:	10b24004 	addi	r2,r2,-14080
8020ab58:	11000017 	ldw	r4,0(r2)
8020ab5c:	01600874 	movhi	r5,32801
8020ab60:	296ab704 	addi	r5,r5,-21796
8020ab64:	020b8bc1 	jmpi	8020b8bc <_fwalk_reent>

8020ab68 <__fp_unlock>:
8020ab68:	0005883a 	mov	r2,zero
8020ab6c:	f800283a 	ret

8020ab70 <_cleanup_r>:
8020ab70:	01600874 	movhi	r5,32801
8020ab74:	297de304 	addi	r5,r5,-2164
8020ab78:	020b8bc1 	jmpi	8020b8bc <_fwalk_reent>

8020ab7c <__sinit.part.1>:
8020ab7c:	defff704 	addi	sp,sp,-36
8020ab80:	00e00874 	movhi	r3,32801
8020ab84:	dfc00815 	stw	ra,32(sp)
8020ab88:	ddc00715 	stw	r23,28(sp)
8020ab8c:	dd800615 	stw	r22,24(sp)
8020ab90:	dd400515 	stw	r21,20(sp)
8020ab94:	dd000415 	stw	r20,16(sp)
8020ab98:	dcc00315 	stw	r19,12(sp)
8020ab9c:	dc800215 	stw	r18,8(sp)
8020aba0:	dc400115 	stw	r17,4(sp)
8020aba4:	dc000015 	stw	r16,0(sp)
8020aba8:	18eadc04 	addi	r3,r3,-21648
8020abac:	24000117 	ldw	r16,4(r4)
8020abb0:	20c00f15 	stw	r3,60(r4)
8020abb4:	2080bb04 	addi	r2,r4,748
8020abb8:	00c000c4 	movi	r3,3
8020abbc:	20c0b915 	stw	r3,740(r4)
8020abc0:	2080ba15 	stw	r2,744(r4)
8020abc4:	2000b815 	stw	zero,736(r4)
8020abc8:	05c00204 	movi	r23,8
8020abcc:	00800104 	movi	r2,4
8020abd0:	2025883a 	mov	r18,r4
8020abd4:	b80d883a 	mov	r6,r23
8020abd8:	81001704 	addi	r4,r16,92
8020abdc:	000b883a 	mov	r5,zero
8020abe0:	80000015 	stw	zero,0(r16)
8020abe4:	80000115 	stw	zero,4(r16)
8020abe8:	80000215 	stw	zero,8(r16)
8020abec:	8080030d 	sth	r2,12(r16)
8020abf0:	80001915 	stw	zero,100(r16)
8020abf4:	8000038d 	sth	zero,14(r16)
8020abf8:	80000415 	stw	zero,16(r16)
8020abfc:	80000515 	stw	zero,20(r16)
8020ac00:	80000615 	stw	zero,24(r16)
8020ac04:	020c6640 	call	8020c664 <memset>
8020ac08:	05a00874 	movhi	r22,32801
8020ac0c:	94400217 	ldw	r17,8(r18)
8020ac10:	05600874 	movhi	r21,32801
8020ac14:	05200874 	movhi	r20,32801
8020ac18:	04e00874 	movhi	r19,32801
8020ac1c:	b5b76d04 	addi	r22,r22,-8780
8020ac20:	ad778404 	addi	r21,r21,-8688
8020ac24:	a537a304 	addi	r20,r20,-8564
8020ac28:	9cf7ba04 	addi	r19,r19,-8472
8020ac2c:	85800815 	stw	r22,32(r16)
8020ac30:	85400915 	stw	r21,36(r16)
8020ac34:	85000a15 	stw	r20,40(r16)
8020ac38:	84c00b15 	stw	r19,44(r16)
8020ac3c:	84000715 	stw	r16,28(r16)
8020ac40:	00800284 	movi	r2,10
8020ac44:	8880030d 	sth	r2,12(r17)
8020ac48:	00800044 	movi	r2,1
8020ac4c:	b80d883a 	mov	r6,r23
8020ac50:	89001704 	addi	r4,r17,92
8020ac54:	000b883a 	mov	r5,zero
8020ac58:	88000015 	stw	zero,0(r17)
8020ac5c:	88000115 	stw	zero,4(r17)
8020ac60:	88000215 	stw	zero,8(r17)
8020ac64:	88001915 	stw	zero,100(r17)
8020ac68:	8880038d 	sth	r2,14(r17)
8020ac6c:	88000415 	stw	zero,16(r17)
8020ac70:	88000515 	stw	zero,20(r17)
8020ac74:	88000615 	stw	zero,24(r17)
8020ac78:	020c6640 	call	8020c664 <memset>
8020ac7c:	94000317 	ldw	r16,12(r18)
8020ac80:	00800484 	movi	r2,18
8020ac84:	8c400715 	stw	r17,28(r17)
8020ac88:	8d800815 	stw	r22,32(r17)
8020ac8c:	8d400915 	stw	r21,36(r17)
8020ac90:	8d000a15 	stw	r20,40(r17)
8020ac94:	8cc00b15 	stw	r19,44(r17)
8020ac98:	8080030d 	sth	r2,12(r16)
8020ac9c:	00800084 	movi	r2,2
8020aca0:	80000015 	stw	zero,0(r16)
8020aca4:	80000115 	stw	zero,4(r16)
8020aca8:	80000215 	stw	zero,8(r16)
8020acac:	80001915 	stw	zero,100(r16)
8020acb0:	8080038d 	sth	r2,14(r16)
8020acb4:	80000415 	stw	zero,16(r16)
8020acb8:	80000515 	stw	zero,20(r16)
8020acbc:	80000615 	stw	zero,24(r16)
8020acc0:	b80d883a 	mov	r6,r23
8020acc4:	000b883a 	mov	r5,zero
8020acc8:	81001704 	addi	r4,r16,92
8020accc:	020c6640 	call	8020c664 <memset>
8020acd0:	00800044 	movi	r2,1
8020acd4:	84000715 	stw	r16,28(r16)
8020acd8:	85800815 	stw	r22,32(r16)
8020acdc:	85400915 	stw	r21,36(r16)
8020ace0:	85000a15 	stw	r20,40(r16)
8020ace4:	84c00b15 	stw	r19,44(r16)
8020ace8:	90800e15 	stw	r2,56(r18)
8020acec:	dfc00817 	ldw	ra,32(sp)
8020acf0:	ddc00717 	ldw	r23,28(sp)
8020acf4:	dd800617 	ldw	r22,24(sp)
8020acf8:	dd400517 	ldw	r21,20(sp)
8020acfc:	dd000417 	ldw	r20,16(sp)
8020ad00:	dcc00317 	ldw	r19,12(sp)
8020ad04:	dc800217 	ldw	r18,8(sp)
8020ad08:	dc400117 	ldw	r17,4(sp)
8020ad0c:	dc000017 	ldw	r16,0(sp)
8020ad10:	dec00904 	addi	sp,sp,36
8020ad14:	f800283a 	ret

8020ad18 <__fp_lock>:
8020ad18:	0005883a 	mov	r2,zero
8020ad1c:	f800283a 	ret

8020ad20 <__sfmoreglue>:
8020ad20:	defffc04 	addi	sp,sp,-16
8020ad24:	dc400115 	stw	r17,4(sp)
8020ad28:	2c7fffc4 	addi	r17,r5,-1
8020ad2c:	8c401a24 	muli	r17,r17,104
8020ad30:	dc800215 	stw	r18,8(sp)
8020ad34:	2825883a 	mov	r18,r5
8020ad38:	89401d04 	addi	r5,r17,116
8020ad3c:	dc000015 	stw	r16,0(sp)
8020ad40:	dfc00315 	stw	ra,12(sp)
8020ad44:	020bc180 	call	8020bc18 <_malloc_r>
8020ad48:	1021883a 	mov	r16,r2
8020ad4c:	10000726 	beq	r2,zero,8020ad6c <__sfmoreglue+0x4c>
8020ad50:	11000304 	addi	r4,r2,12
8020ad54:	10000015 	stw	zero,0(r2)
8020ad58:	14800115 	stw	r18,4(r2)
8020ad5c:	11000215 	stw	r4,8(r2)
8020ad60:	89801a04 	addi	r6,r17,104
8020ad64:	000b883a 	mov	r5,zero
8020ad68:	020c6640 	call	8020c664 <memset>
8020ad6c:	8005883a 	mov	r2,r16
8020ad70:	dfc00317 	ldw	ra,12(sp)
8020ad74:	dc800217 	ldw	r18,8(sp)
8020ad78:	dc400117 	ldw	r17,4(sp)
8020ad7c:	dc000017 	ldw	r16,0(sp)
8020ad80:	dec00404 	addi	sp,sp,16
8020ad84:	f800283a 	ret

8020ad88 <__sfp>:
8020ad88:	defffb04 	addi	sp,sp,-20
8020ad8c:	dc000015 	stw	r16,0(sp)
8020ad90:	042008b4 	movhi	r16,32802
8020ad94:	84324004 	addi	r16,r16,-14080
8020ad98:	dcc00315 	stw	r19,12(sp)
8020ad9c:	2027883a 	mov	r19,r4
8020ada0:	81000017 	ldw	r4,0(r16)
8020ada4:	dfc00415 	stw	ra,16(sp)
8020ada8:	dc800215 	stw	r18,8(sp)
8020adac:	20800e17 	ldw	r2,56(r4)
8020adb0:	dc400115 	stw	r17,4(sp)
8020adb4:	1000021e 	bne	r2,zero,8020adc0 <__sfp+0x38>
8020adb8:	020ab7c0 	call	8020ab7c <__sinit.part.1>
8020adbc:	81000017 	ldw	r4,0(r16)
8020adc0:	2480b804 	addi	r18,r4,736
8020adc4:	047fffc4 	movi	r17,-1
8020adc8:	91000117 	ldw	r4,4(r18)
8020adcc:	94000217 	ldw	r16,8(r18)
8020add0:	213fffc4 	addi	r4,r4,-1
8020add4:	20000a16 	blt	r4,zero,8020ae00 <__sfp+0x78>
8020add8:	8080030f 	ldh	r2,12(r16)
8020addc:	10000c26 	beq	r2,zero,8020ae10 <__sfp+0x88>
8020ade0:	80c01d04 	addi	r3,r16,116
8020ade4:	00000206 	br	8020adf0 <__sfp+0x68>
8020ade8:	18bfe60f 	ldh	r2,-104(r3)
8020adec:	10000826 	beq	r2,zero,8020ae10 <__sfp+0x88>
8020adf0:	213fffc4 	addi	r4,r4,-1
8020adf4:	1c3ffd04 	addi	r16,r3,-12
8020adf8:	18c01a04 	addi	r3,r3,104
8020adfc:	247ffa1e 	bne	r4,r17,8020ade8 <__reset+0xfa1eade8>
8020ae00:	90800017 	ldw	r2,0(r18)
8020ae04:	10001d26 	beq	r2,zero,8020ae7c <__sfp+0xf4>
8020ae08:	1025883a 	mov	r18,r2
8020ae0c:	003fee06 	br	8020adc8 <__reset+0xfa1eadc8>
8020ae10:	00bfffc4 	movi	r2,-1
8020ae14:	8080038d 	sth	r2,14(r16)
8020ae18:	00800044 	movi	r2,1
8020ae1c:	8080030d 	sth	r2,12(r16)
8020ae20:	80001915 	stw	zero,100(r16)
8020ae24:	80000015 	stw	zero,0(r16)
8020ae28:	80000215 	stw	zero,8(r16)
8020ae2c:	80000115 	stw	zero,4(r16)
8020ae30:	80000415 	stw	zero,16(r16)
8020ae34:	80000515 	stw	zero,20(r16)
8020ae38:	80000615 	stw	zero,24(r16)
8020ae3c:	01800204 	movi	r6,8
8020ae40:	000b883a 	mov	r5,zero
8020ae44:	81001704 	addi	r4,r16,92
8020ae48:	020c6640 	call	8020c664 <memset>
8020ae4c:	8005883a 	mov	r2,r16
8020ae50:	80000c15 	stw	zero,48(r16)
8020ae54:	80000d15 	stw	zero,52(r16)
8020ae58:	80001115 	stw	zero,68(r16)
8020ae5c:	80001215 	stw	zero,72(r16)
8020ae60:	dfc00417 	ldw	ra,16(sp)
8020ae64:	dcc00317 	ldw	r19,12(sp)
8020ae68:	dc800217 	ldw	r18,8(sp)
8020ae6c:	dc400117 	ldw	r17,4(sp)
8020ae70:	dc000017 	ldw	r16,0(sp)
8020ae74:	dec00504 	addi	sp,sp,20
8020ae78:	f800283a 	ret
8020ae7c:	01400104 	movi	r5,4
8020ae80:	9809883a 	mov	r4,r19
8020ae84:	020ad200 	call	8020ad20 <__sfmoreglue>
8020ae88:	90800015 	stw	r2,0(r18)
8020ae8c:	103fde1e 	bne	r2,zero,8020ae08 <__reset+0xfa1eae08>
8020ae90:	00800304 	movi	r2,12
8020ae94:	98800015 	stw	r2,0(r19)
8020ae98:	0005883a 	mov	r2,zero
8020ae9c:	003ff006 	br	8020ae60 <__reset+0xfa1eae60>

8020aea0 <_cleanup>:
8020aea0:	00a008b4 	movhi	r2,32802
8020aea4:	10b24004 	addi	r2,r2,-14080
8020aea8:	11000017 	ldw	r4,0(r2)
8020aeac:	01600874 	movhi	r5,32801
8020aeb0:	297de304 	addi	r5,r5,-2164
8020aeb4:	020b8bc1 	jmpi	8020b8bc <_fwalk_reent>

8020aeb8 <__sinit>:
8020aeb8:	20800e17 	ldw	r2,56(r4)
8020aebc:	10000126 	beq	r2,zero,8020aec4 <__sinit+0xc>
8020aec0:	f800283a 	ret
8020aec4:	020ab7c1 	jmpi	8020ab7c <__sinit.part.1>

8020aec8 <__sfp_lock_acquire>:
8020aec8:	f800283a 	ret

8020aecc <__sfp_lock_release>:
8020aecc:	f800283a 	ret

8020aed0 <__sinit_lock_acquire>:
8020aed0:	f800283a 	ret

8020aed4 <__sinit_lock_release>:
8020aed4:	f800283a 	ret

8020aed8 <__fp_lock_all>:
8020aed8:	00a008b4 	movhi	r2,32802
8020aedc:	10b24104 	addi	r2,r2,-14076
8020aee0:	11000017 	ldw	r4,0(r2)
8020aee4:	01600874 	movhi	r5,32801
8020aee8:	296b4604 	addi	r5,r5,-21224
8020aeec:	020b7f81 	jmpi	8020b7f8 <_fwalk>

8020aef0 <__fp_unlock_all>:
8020aef0:	00a008b4 	movhi	r2,32802
8020aef4:	10b24104 	addi	r2,r2,-14076
8020aef8:	11000017 	ldw	r4,0(r2)
8020aefc:	01600874 	movhi	r5,32801
8020af00:	296ada04 	addi	r5,r5,-21656
8020af04:	020b7f81 	jmpi	8020b7f8 <_fwalk>

8020af08 <_malloc_trim_r>:
8020af08:	defffb04 	addi	sp,sp,-20
8020af0c:	dcc00315 	stw	r19,12(sp)
8020af10:	04e008b4 	movhi	r19,32802
8020af14:	dc800215 	stw	r18,8(sp)
8020af18:	dc400115 	stw	r17,4(sp)
8020af1c:	dc000015 	stw	r16,0(sp)
8020af20:	dfc00415 	stw	ra,16(sp)
8020af24:	2821883a 	mov	r16,r5
8020af28:	9cec0f04 	addi	r19,r19,-20420
8020af2c:	2025883a 	mov	r18,r4
8020af30:	02145000 	call	80214500 <__malloc_lock>
8020af34:	98800217 	ldw	r2,8(r19)
8020af38:	14400117 	ldw	r17,4(r2)
8020af3c:	00bfff04 	movi	r2,-4
8020af40:	88a2703a 	and	r17,r17,r2
8020af44:	8c21c83a 	sub	r16,r17,r16
8020af48:	8403fbc4 	addi	r16,r16,4079
8020af4c:	8020d33a 	srli	r16,r16,12
8020af50:	0083ffc4 	movi	r2,4095
8020af54:	843fffc4 	addi	r16,r16,-1
8020af58:	8020933a 	slli	r16,r16,12
8020af5c:	1400060e 	bge	r2,r16,8020af78 <_malloc_trim_r+0x70>
8020af60:	000b883a 	mov	r5,zero
8020af64:	9009883a 	mov	r4,r18
8020af68:	020dd600 	call	8020dd60 <_sbrk_r>
8020af6c:	98c00217 	ldw	r3,8(r19)
8020af70:	1c47883a 	add	r3,r3,r17
8020af74:	10c00a26 	beq	r2,r3,8020afa0 <_malloc_trim_r+0x98>
8020af78:	9009883a 	mov	r4,r18
8020af7c:	02145240 	call	80214524 <__malloc_unlock>
8020af80:	0005883a 	mov	r2,zero
8020af84:	dfc00417 	ldw	ra,16(sp)
8020af88:	dcc00317 	ldw	r19,12(sp)
8020af8c:	dc800217 	ldw	r18,8(sp)
8020af90:	dc400117 	ldw	r17,4(sp)
8020af94:	dc000017 	ldw	r16,0(sp)
8020af98:	dec00504 	addi	sp,sp,20
8020af9c:	f800283a 	ret
8020afa0:	040bc83a 	sub	r5,zero,r16
8020afa4:	9009883a 	mov	r4,r18
8020afa8:	020dd600 	call	8020dd60 <_sbrk_r>
8020afac:	00ffffc4 	movi	r3,-1
8020afb0:	10c00d26 	beq	r2,r3,8020afe8 <_malloc_trim_r+0xe0>
8020afb4:	00e008b4 	movhi	r3,32802
8020afb8:	18f27504 	addi	r3,r3,-13868
8020afbc:	18800017 	ldw	r2,0(r3)
8020afc0:	99000217 	ldw	r4,8(r19)
8020afc4:	8c23c83a 	sub	r17,r17,r16
8020afc8:	8c400054 	ori	r17,r17,1
8020afcc:	1421c83a 	sub	r16,r2,r16
8020afd0:	24400115 	stw	r17,4(r4)
8020afd4:	9009883a 	mov	r4,r18
8020afd8:	1c000015 	stw	r16,0(r3)
8020afdc:	02145240 	call	80214524 <__malloc_unlock>
8020afe0:	00800044 	movi	r2,1
8020afe4:	003fe706 	br	8020af84 <__reset+0xfa1eaf84>
8020afe8:	000b883a 	mov	r5,zero
8020afec:	9009883a 	mov	r4,r18
8020aff0:	020dd600 	call	8020dd60 <_sbrk_r>
8020aff4:	99000217 	ldw	r4,8(r19)
8020aff8:	014003c4 	movi	r5,15
8020affc:	1107c83a 	sub	r3,r2,r4
8020b000:	28ffdd0e 	bge	r5,r3,8020af78 <__reset+0xfa1eaf78>
8020b004:	016008b4 	movhi	r5,32802
8020b008:	29724304 	addi	r5,r5,-14068
8020b00c:	29400017 	ldw	r5,0(r5)
8020b010:	18c00054 	ori	r3,r3,1
8020b014:	20c00115 	stw	r3,4(r4)
8020b018:	00e008b4 	movhi	r3,32802
8020b01c:	1145c83a 	sub	r2,r2,r5
8020b020:	18f27504 	addi	r3,r3,-13868
8020b024:	18800015 	stw	r2,0(r3)
8020b028:	003fd306 	br	8020af78 <__reset+0xfa1eaf78>

8020b02c <_free_r>:
8020b02c:	28004126 	beq	r5,zero,8020b134 <_free_r+0x108>
8020b030:	defffd04 	addi	sp,sp,-12
8020b034:	dc400115 	stw	r17,4(sp)
8020b038:	dc000015 	stw	r16,0(sp)
8020b03c:	2023883a 	mov	r17,r4
8020b040:	2821883a 	mov	r16,r5
8020b044:	dfc00215 	stw	ra,8(sp)
8020b048:	02145000 	call	80214500 <__malloc_lock>
8020b04c:	81ffff17 	ldw	r7,-4(r16)
8020b050:	00bfff84 	movi	r2,-2
8020b054:	012008b4 	movhi	r4,32802
8020b058:	81bffe04 	addi	r6,r16,-8
8020b05c:	3884703a 	and	r2,r7,r2
8020b060:	212c0f04 	addi	r4,r4,-20420
8020b064:	308b883a 	add	r5,r6,r2
8020b068:	2a400117 	ldw	r9,4(r5)
8020b06c:	22000217 	ldw	r8,8(r4)
8020b070:	00ffff04 	movi	r3,-4
8020b074:	48c6703a 	and	r3,r9,r3
8020b078:	2a005726 	beq	r5,r8,8020b1d8 <_free_r+0x1ac>
8020b07c:	28c00115 	stw	r3,4(r5)
8020b080:	39c0004c 	andi	r7,r7,1
8020b084:	3800091e 	bne	r7,zero,8020b0ac <_free_r+0x80>
8020b088:	823ffe17 	ldw	r8,-8(r16)
8020b08c:	22400204 	addi	r9,r4,8
8020b090:	320dc83a 	sub	r6,r6,r8
8020b094:	31c00217 	ldw	r7,8(r6)
8020b098:	1205883a 	add	r2,r2,r8
8020b09c:	3a406526 	beq	r7,r9,8020b234 <_free_r+0x208>
8020b0a0:	32000317 	ldw	r8,12(r6)
8020b0a4:	3a000315 	stw	r8,12(r7)
8020b0a8:	41c00215 	stw	r7,8(r8)
8020b0ac:	28cf883a 	add	r7,r5,r3
8020b0b0:	39c00117 	ldw	r7,4(r7)
8020b0b4:	39c0004c 	andi	r7,r7,1
8020b0b8:	38003a26 	beq	r7,zero,8020b1a4 <_free_r+0x178>
8020b0bc:	10c00054 	ori	r3,r2,1
8020b0c0:	30c00115 	stw	r3,4(r6)
8020b0c4:	3087883a 	add	r3,r6,r2
8020b0c8:	18800015 	stw	r2,0(r3)
8020b0cc:	00c07fc4 	movi	r3,511
8020b0d0:	18801936 	bltu	r3,r2,8020b138 <_free_r+0x10c>
8020b0d4:	1004d0fa 	srli	r2,r2,3
8020b0d8:	01c00044 	movi	r7,1
8020b0dc:	21400117 	ldw	r5,4(r4)
8020b0e0:	10c00044 	addi	r3,r2,1
8020b0e4:	18c7883a 	add	r3,r3,r3
8020b0e8:	1005d0ba 	srai	r2,r2,2
8020b0ec:	18c7883a 	add	r3,r3,r3
8020b0f0:	18c7883a 	add	r3,r3,r3
8020b0f4:	1907883a 	add	r3,r3,r4
8020b0f8:	3884983a 	sll	r2,r7,r2
8020b0fc:	19c00017 	ldw	r7,0(r3)
8020b100:	1a3ffe04 	addi	r8,r3,-8
8020b104:	1144b03a 	or	r2,r2,r5
8020b108:	32000315 	stw	r8,12(r6)
8020b10c:	31c00215 	stw	r7,8(r6)
8020b110:	20800115 	stw	r2,4(r4)
8020b114:	19800015 	stw	r6,0(r3)
8020b118:	39800315 	stw	r6,12(r7)
8020b11c:	8809883a 	mov	r4,r17
8020b120:	dfc00217 	ldw	ra,8(sp)
8020b124:	dc400117 	ldw	r17,4(sp)
8020b128:	dc000017 	ldw	r16,0(sp)
8020b12c:	dec00304 	addi	sp,sp,12
8020b130:	02145241 	jmpi	80214524 <__malloc_unlock>
8020b134:	f800283a 	ret
8020b138:	100ad27a 	srli	r5,r2,9
8020b13c:	00c00104 	movi	r3,4
8020b140:	19404a36 	bltu	r3,r5,8020b26c <_free_r+0x240>
8020b144:	100ad1ba 	srli	r5,r2,6
8020b148:	28c00e44 	addi	r3,r5,57
8020b14c:	18c7883a 	add	r3,r3,r3
8020b150:	29400e04 	addi	r5,r5,56
8020b154:	18c7883a 	add	r3,r3,r3
8020b158:	18c7883a 	add	r3,r3,r3
8020b15c:	1909883a 	add	r4,r3,r4
8020b160:	20c00017 	ldw	r3,0(r4)
8020b164:	01e008b4 	movhi	r7,32802
8020b168:	213ffe04 	addi	r4,r4,-8
8020b16c:	39ec0f04 	addi	r7,r7,-20420
8020b170:	20c04426 	beq	r4,r3,8020b284 <_free_r+0x258>
8020b174:	01ffff04 	movi	r7,-4
8020b178:	19400117 	ldw	r5,4(r3)
8020b17c:	29ca703a 	and	r5,r5,r7
8020b180:	1140022e 	bgeu	r2,r5,8020b18c <_free_r+0x160>
8020b184:	18c00217 	ldw	r3,8(r3)
8020b188:	20fffb1e 	bne	r4,r3,8020b178 <__reset+0xfa1eb178>
8020b18c:	19000317 	ldw	r4,12(r3)
8020b190:	31000315 	stw	r4,12(r6)
8020b194:	30c00215 	stw	r3,8(r6)
8020b198:	21800215 	stw	r6,8(r4)
8020b19c:	19800315 	stw	r6,12(r3)
8020b1a0:	003fde06 	br	8020b11c <__reset+0xfa1eb11c>
8020b1a4:	29c00217 	ldw	r7,8(r5)
8020b1a8:	10c5883a 	add	r2,r2,r3
8020b1ac:	00e008b4 	movhi	r3,32802
8020b1b0:	18ec1104 	addi	r3,r3,-20412
8020b1b4:	38c03b26 	beq	r7,r3,8020b2a4 <_free_r+0x278>
8020b1b8:	2a000317 	ldw	r8,12(r5)
8020b1bc:	11400054 	ori	r5,r2,1
8020b1c0:	3087883a 	add	r3,r6,r2
8020b1c4:	3a000315 	stw	r8,12(r7)
8020b1c8:	41c00215 	stw	r7,8(r8)
8020b1cc:	31400115 	stw	r5,4(r6)
8020b1d0:	18800015 	stw	r2,0(r3)
8020b1d4:	003fbd06 	br	8020b0cc <__reset+0xfa1eb0cc>
8020b1d8:	39c0004c 	andi	r7,r7,1
8020b1dc:	10c5883a 	add	r2,r2,r3
8020b1e0:	3800071e 	bne	r7,zero,8020b200 <_free_r+0x1d4>
8020b1e4:	81fffe17 	ldw	r7,-8(r16)
8020b1e8:	31cdc83a 	sub	r6,r6,r7
8020b1ec:	30c00317 	ldw	r3,12(r6)
8020b1f0:	31400217 	ldw	r5,8(r6)
8020b1f4:	11c5883a 	add	r2,r2,r7
8020b1f8:	28c00315 	stw	r3,12(r5)
8020b1fc:	19400215 	stw	r5,8(r3)
8020b200:	10c00054 	ori	r3,r2,1
8020b204:	30c00115 	stw	r3,4(r6)
8020b208:	00e008b4 	movhi	r3,32802
8020b20c:	18f24404 	addi	r3,r3,-14064
8020b210:	18c00017 	ldw	r3,0(r3)
8020b214:	21800215 	stw	r6,8(r4)
8020b218:	10ffc036 	bltu	r2,r3,8020b11c <__reset+0xfa1eb11c>
8020b21c:	00a008b4 	movhi	r2,32802
8020b220:	10b26804 	addi	r2,r2,-13920
8020b224:	11400017 	ldw	r5,0(r2)
8020b228:	8809883a 	mov	r4,r17
8020b22c:	020af080 	call	8020af08 <_malloc_trim_r>
8020b230:	003fba06 	br	8020b11c <__reset+0xfa1eb11c>
8020b234:	28c9883a 	add	r4,r5,r3
8020b238:	21000117 	ldw	r4,4(r4)
8020b23c:	2100004c 	andi	r4,r4,1
8020b240:	2000391e 	bne	r4,zero,8020b328 <_free_r+0x2fc>
8020b244:	29c00217 	ldw	r7,8(r5)
8020b248:	29000317 	ldw	r4,12(r5)
8020b24c:	1885883a 	add	r2,r3,r2
8020b250:	10c00054 	ori	r3,r2,1
8020b254:	39000315 	stw	r4,12(r7)
8020b258:	21c00215 	stw	r7,8(r4)
8020b25c:	30c00115 	stw	r3,4(r6)
8020b260:	308d883a 	add	r6,r6,r2
8020b264:	30800015 	stw	r2,0(r6)
8020b268:	003fac06 	br	8020b11c <__reset+0xfa1eb11c>
8020b26c:	00c00504 	movi	r3,20
8020b270:	19401536 	bltu	r3,r5,8020b2c8 <_free_r+0x29c>
8020b274:	28c01704 	addi	r3,r5,92
8020b278:	18c7883a 	add	r3,r3,r3
8020b27c:	294016c4 	addi	r5,r5,91
8020b280:	003fb406 	br	8020b154 <__reset+0xfa1eb154>
8020b284:	280bd0ba 	srai	r5,r5,2
8020b288:	00c00044 	movi	r3,1
8020b28c:	38800117 	ldw	r2,4(r7)
8020b290:	194a983a 	sll	r5,r3,r5
8020b294:	2007883a 	mov	r3,r4
8020b298:	2884b03a 	or	r2,r5,r2
8020b29c:	38800115 	stw	r2,4(r7)
8020b2a0:	003fbb06 	br	8020b190 <__reset+0xfa1eb190>
8020b2a4:	21800515 	stw	r6,20(r4)
8020b2a8:	21800415 	stw	r6,16(r4)
8020b2ac:	10c00054 	ori	r3,r2,1
8020b2b0:	31c00315 	stw	r7,12(r6)
8020b2b4:	31c00215 	stw	r7,8(r6)
8020b2b8:	30c00115 	stw	r3,4(r6)
8020b2bc:	308d883a 	add	r6,r6,r2
8020b2c0:	30800015 	stw	r2,0(r6)
8020b2c4:	003f9506 	br	8020b11c <__reset+0xfa1eb11c>
8020b2c8:	00c01504 	movi	r3,84
8020b2cc:	19400536 	bltu	r3,r5,8020b2e4 <_free_r+0x2b8>
8020b2d0:	100ad33a 	srli	r5,r2,12
8020b2d4:	28c01bc4 	addi	r3,r5,111
8020b2d8:	18c7883a 	add	r3,r3,r3
8020b2dc:	29401b84 	addi	r5,r5,110
8020b2e0:	003f9c06 	br	8020b154 <__reset+0xfa1eb154>
8020b2e4:	00c05504 	movi	r3,340
8020b2e8:	19400536 	bltu	r3,r5,8020b300 <_free_r+0x2d4>
8020b2ec:	100ad3fa 	srli	r5,r2,15
8020b2f0:	28c01e04 	addi	r3,r5,120
8020b2f4:	18c7883a 	add	r3,r3,r3
8020b2f8:	29401dc4 	addi	r5,r5,119
8020b2fc:	003f9506 	br	8020b154 <__reset+0xfa1eb154>
8020b300:	00c15504 	movi	r3,1364
8020b304:	19400536 	bltu	r3,r5,8020b31c <_free_r+0x2f0>
8020b308:	100ad4ba 	srli	r5,r2,18
8020b30c:	28c01f44 	addi	r3,r5,125
8020b310:	18c7883a 	add	r3,r3,r3
8020b314:	29401f04 	addi	r5,r5,124
8020b318:	003f8e06 	br	8020b154 <__reset+0xfa1eb154>
8020b31c:	00c03f84 	movi	r3,254
8020b320:	01401f84 	movi	r5,126
8020b324:	003f8b06 	br	8020b154 <__reset+0xfa1eb154>
8020b328:	10c00054 	ori	r3,r2,1
8020b32c:	30c00115 	stw	r3,4(r6)
8020b330:	308d883a 	add	r6,r6,r2
8020b334:	30800015 	stw	r2,0(r6)
8020b338:	003f7806 	br	8020b11c <__reset+0xfa1eb11c>

8020b33c <__sfvwrite_r>:
8020b33c:	30800217 	ldw	r2,8(r6)
8020b340:	10006726 	beq	r2,zero,8020b4e0 <__sfvwrite_r+0x1a4>
8020b344:	28c0030b 	ldhu	r3,12(r5)
8020b348:	defff404 	addi	sp,sp,-48
8020b34c:	dd400715 	stw	r21,28(sp)
8020b350:	dd000615 	stw	r20,24(sp)
8020b354:	dc000215 	stw	r16,8(sp)
8020b358:	dfc00b15 	stw	ra,44(sp)
8020b35c:	df000a15 	stw	fp,40(sp)
8020b360:	ddc00915 	stw	r23,36(sp)
8020b364:	dd800815 	stw	r22,32(sp)
8020b368:	dcc00515 	stw	r19,20(sp)
8020b36c:	dc800415 	stw	r18,16(sp)
8020b370:	dc400315 	stw	r17,12(sp)
8020b374:	1880020c 	andi	r2,r3,8
8020b378:	2821883a 	mov	r16,r5
8020b37c:	202b883a 	mov	r21,r4
8020b380:	3029883a 	mov	r20,r6
8020b384:	10002726 	beq	r2,zero,8020b424 <__sfvwrite_r+0xe8>
8020b388:	28800417 	ldw	r2,16(r5)
8020b38c:	10002526 	beq	r2,zero,8020b424 <__sfvwrite_r+0xe8>
8020b390:	1880008c 	andi	r2,r3,2
8020b394:	a4400017 	ldw	r17,0(r20)
8020b398:	10002a26 	beq	r2,zero,8020b444 <__sfvwrite_r+0x108>
8020b39c:	05a00034 	movhi	r22,32768
8020b3a0:	0027883a 	mov	r19,zero
8020b3a4:	0025883a 	mov	r18,zero
8020b3a8:	b5bf0004 	addi	r22,r22,-1024
8020b3ac:	980d883a 	mov	r6,r19
8020b3b0:	a809883a 	mov	r4,r21
8020b3b4:	90004626 	beq	r18,zero,8020b4d0 <__sfvwrite_r+0x194>
8020b3b8:	900f883a 	mov	r7,r18
8020b3bc:	b480022e 	bgeu	r22,r18,8020b3c8 <__sfvwrite_r+0x8c>
8020b3c0:	01e00034 	movhi	r7,32768
8020b3c4:	39ff0004 	addi	r7,r7,-1024
8020b3c8:	80800917 	ldw	r2,36(r16)
8020b3cc:	81400717 	ldw	r5,28(r16)
8020b3d0:	103ee83a 	callr	r2
8020b3d4:	0080570e 	bge	zero,r2,8020b534 <__sfvwrite_r+0x1f8>
8020b3d8:	a0c00217 	ldw	r3,8(r20)
8020b3dc:	98a7883a 	add	r19,r19,r2
8020b3e0:	90a5c83a 	sub	r18,r18,r2
8020b3e4:	1885c83a 	sub	r2,r3,r2
8020b3e8:	a0800215 	stw	r2,8(r20)
8020b3ec:	103fef1e 	bne	r2,zero,8020b3ac <__reset+0xfa1eb3ac>
8020b3f0:	0005883a 	mov	r2,zero
8020b3f4:	dfc00b17 	ldw	ra,44(sp)
8020b3f8:	df000a17 	ldw	fp,40(sp)
8020b3fc:	ddc00917 	ldw	r23,36(sp)
8020b400:	dd800817 	ldw	r22,32(sp)
8020b404:	dd400717 	ldw	r21,28(sp)
8020b408:	dd000617 	ldw	r20,24(sp)
8020b40c:	dcc00517 	ldw	r19,20(sp)
8020b410:	dc800417 	ldw	r18,16(sp)
8020b414:	dc400317 	ldw	r17,12(sp)
8020b418:	dc000217 	ldw	r16,8(sp)
8020b41c:	dec00c04 	addi	sp,sp,48
8020b420:	f800283a 	ret
8020b424:	800b883a 	mov	r5,r16
8020b428:	a809883a 	mov	r4,r21
8020b42c:	0208ee40 	call	80208ee4 <__swsetup_r>
8020b430:	1000eb1e 	bne	r2,zero,8020b7e0 <__sfvwrite_r+0x4a4>
8020b434:	80c0030b 	ldhu	r3,12(r16)
8020b438:	a4400017 	ldw	r17,0(r20)
8020b43c:	1880008c 	andi	r2,r3,2
8020b440:	103fd61e 	bne	r2,zero,8020b39c <__reset+0xfa1eb39c>
8020b444:	1880004c 	andi	r2,r3,1
8020b448:	10003f1e 	bne	r2,zero,8020b548 <__sfvwrite_r+0x20c>
8020b44c:	0039883a 	mov	fp,zero
8020b450:	0025883a 	mov	r18,zero
8020b454:	90001a26 	beq	r18,zero,8020b4c0 <__sfvwrite_r+0x184>
8020b458:	1880800c 	andi	r2,r3,512
8020b45c:	84c00217 	ldw	r19,8(r16)
8020b460:	10002126 	beq	r2,zero,8020b4e8 <__sfvwrite_r+0x1ac>
8020b464:	982f883a 	mov	r23,r19
8020b468:	94c09336 	bltu	r18,r19,8020b6b8 <__sfvwrite_r+0x37c>
8020b46c:	1881200c 	andi	r2,r3,1152
8020b470:	10009e1e 	bne	r2,zero,8020b6ec <__sfvwrite_r+0x3b0>
8020b474:	81000017 	ldw	r4,0(r16)
8020b478:	b80d883a 	mov	r6,r23
8020b47c:	e00b883a 	mov	r5,fp
8020b480:	020c5080 	call	8020c508 <memmove>
8020b484:	80c00217 	ldw	r3,8(r16)
8020b488:	81000017 	ldw	r4,0(r16)
8020b48c:	9005883a 	mov	r2,r18
8020b490:	1ce7c83a 	sub	r19,r3,r19
8020b494:	25cf883a 	add	r7,r4,r23
8020b498:	84c00215 	stw	r19,8(r16)
8020b49c:	81c00015 	stw	r7,0(r16)
8020b4a0:	a0c00217 	ldw	r3,8(r20)
8020b4a4:	e0b9883a 	add	fp,fp,r2
8020b4a8:	90a5c83a 	sub	r18,r18,r2
8020b4ac:	18a7c83a 	sub	r19,r3,r2
8020b4b0:	a4c00215 	stw	r19,8(r20)
8020b4b4:	983fce26 	beq	r19,zero,8020b3f0 <__reset+0xfa1eb3f0>
8020b4b8:	80c0030b 	ldhu	r3,12(r16)
8020b4bc:	903fe61e 	bne	r18,zero,8020b458 <__reset+0xfa1eb458>
8020b4c0:	8f000017 	ldw	fp,0(r17)
8020b4c4:	8c800117 	ldw	r18,4(r17)
8020b4c8:	8c400204 	addi	r17,r17,8
8020b4cc:	003fe106 	br	8020b454 <__reset+0xfa1eb454>
8020b4d0:	8cc00017 	ldw	r19,0(r17)
8020b4d4:	8c800117 	ldw	r18,4(r17)
8020b4d8:	8c400204 	addi	r17,r17,8
8020b4dc:	003fb306 	br	8020b3ac <__reset+0xfa1eb3ac>
8020b4e0:	0005883a 	mov	r2,zero
8020b4e4:	f800283a 	ret
8020b4e8:	81000017 	ldw	r4,0(r16)
8020b4ec:	80800417 	ldw	r2,16(r16)
8020b4f0:	11005736 	bltu	r2,r4,8020b650 <__sfvwrite_r+0x314>
8020b4f4:	85c00517 	ldw	r23,20(r16)
8020b4f8:	95c05536 	bltu	r18,r23,8020b650 <__sfvwrite_r+0x314>
8020b4fc:	00a00034 	movhi	r2,32768
8020b500:	10bfffc4 	addi	r2,r2,-1
8020b504:	9009883a 	mov	r4,r18
8020b508:	1480012e 	bgeu	r2,r18,8020b510 <__sfvwrite_r+0x1d4>
8020b50c:	1009883a 	mov	r4,r2
8020b510:	b80b883a 	mov	r5,r23
8020b514:	02109f80 	call	802109f8 <__divsi3>
8020b518:	15cf383a 	mul	r7,r2,r23
8020b51c:	81400717 	ldw	r5,28(r16)
8020b520:	80800917 	ldw	r2,36(r16)
8020b524:	e00d883a 	mov	r6,fp
8020b528:	a809883a 	mov	r4,r21
8020b52c:	103ee83a 	callr	r2
8020b530:	00bfdb16 	blt	zero,r2,8020b4a0 <__reset+0xfa1eb4a0>
8020b534:	8080030b 	ldhu	r2,12(r16)
8020b538:	10801014 	ori	r2,r2,64
8020b53c:	8080030d 	sth	r2,12(r16)
8020b540:	00bfffc4 	movi	r2,-1
8020b544:	003fab06 	br	8020b3f4 <__reset+0xfa1eb3f4>
8020b548:	0027883a 	mov	r19,zero
8020b54c:	0011883a 	mov	r8,zero
8020b550:	0039883a 	mov	fp,zero
8020b554:	0025883a 	mov	r18,zero
8020b558:	90001f26 	beq	r18,zero,8020b5d8 <__sfvwrite_r+0x29c>
8020b55c:	40005a26 	beq	r8,zero,8020b6c8 <__sfvwrite_r+0x38c>
8020b560:	982d883a 	mov	r22,r19
8020b564:	94c0012e 	bgeu	r18,r19,8020b56c <__sfvwrite_r+0x230>
8020b568:	902d883a 	mov	r22,r18
8020b56c:	81000017 	ldw	r4,0(r16)
8020b570:	80800417 	ldw	r2,16(r16)
8020b574:	b02f883a 	mov	r23,r22
8020b578:	81c00517 	ldw	r7,20(r16)
8020b57c:	1100032e 	bgeu	r2,r4,8020b58c <__sfvwrite_r+0x250>
8020b580:	80c00217 	ldw	r3,8(r16)
8020b584:	38c7883a 	add	r3,r7,r3
8020b588:	1d801816 	blt	r3,r22,8020b5ec <__sfvwrite_r+0x2b0>
8020b58c:	b1c03e16 	blt	r22,r7,8020b688 <__sfvwrite_r+0x34c>
8020b590:	80800917 	ldw	r2,36(r16)
8020b594:	81400717 	ldw	r5,28(r16)
8020b598:	e00d883a 	mov	r6,fp
8020b59c:	da000115 	stw	r8,4(sp)
8020b5a0:	a809883a 	mov	r4,r21
8020b5a4:	103ee83a 	callr	r2
8020b5a8:	102f883a 	mov	r23,r2
8020b5ac:	da000117 	ldw	r8,4(sp)
8020b5b0:	00bfe00e 	bge	zero,r2,8020b534 <__reset+0xfa1eb534>
8020b5b4:	9de7c83a 	sub	r19,r19,r23
8020b5b8:	98001f26 	beq	r19,zero,8020b638 <__sfvwrite_r+0x2fc>
8020b5bc:	a0800217 	ldw	r2,8(r20)
8020b5c0:	e5f9883a 	add	fp,fp,r23
8020b5c4:	95e5c83a 	sub	r18,r18,r23
8020b5c8:	15efc83a 	sub	r23,r2,r23
8020b5cc:	a5c00215 	stw	r23,8(r20)
8020b5d0:	b83f8726 	beq	r23,zero,8020b3f0 <__reset+0xfa1eb3f0>
8020b5d4:	903fe11e 	bne	r18,zero,8020b55c <__reset+0xfa1eb55c>
8020b5d8:	8f000017 	ldw	fp,0(r17)
8020b5dc:	8c800117 	ldw	r18,4(r17)
8020b5e0:	0011883a 	mov	r8,zero
8020b5e4:	8c400204 	addi	r17,r17,8
8020b5e8:	003fdb06 	br	8020b558 <__reset+0xfa1eb558>
8020b5ec:	180d883a 	mov	r6,r3
8020b5f0:	e00b883a 	mov	r5,fp
8020b5f4:	da000115 	stw	r8,4(sp)
8020b5f8:	d8c00015 	stw	r3,0(sp)
8020b5fc:	020c5080 	call	8020c508 <memmove>
8020b600:	d8c00017 	ldw	r3,0(sp)
8020b604:	80800017 	ldw	r2,0(r16)
8020b608:	800b883a 	mov	r5,r16
8020b60c:	a809883a 	mov	r4,r21
8020b610:	10c5883a 	add	r2,r2,r3
8020b614:	80800015 	stw	r2,0(r16)
8020b618:	d8c00015 	stw	r3,0(sp)
8020b61c:	020aadc0 	call	8020aadc <_fflush_r>
8020b620:	d8c00017 	ldw	r3,0(sp)
8020b624:	da000117 	ldw	r8,4(sp)
8020b628:	103fc21e 	bne	r2,zero,8020b534 <__reset+0xfa1eb534>
8020b62c:	182f883a 	mov	r23,r3
8020b630:	9de7c83a 	sub	r19,r19,r23
8020b634:	983fe11e 	bne	r19,zero,8020b5bc <__reset+0xfa1eb5bc>
8020b638:	800b883a 	mov	r5,r16
8020b63c:	a809883a 	mov	r4,r21
8020b640:	020aadc0 	call	8020aadc <_fflush_r>
8020b644:	103fbb1e 	bne	r2,zero,8020b534 <__reset+0xfa1eb534>
8020b648:	0011883a 	mov	r8,zero
8020b64c:	003fdb06 	br	8020b5bc <__reset+0xfa1eb5bc>
8020b650:	94c0012e 	bgeu	r18,r19,8020b658 <__sfvwrite_r+0x31c>
8020b654:	9027883a 	mov	r19,r18
8020b658:	980d883a 	mov	r6,r19
8020b65c:	e00b883a 	mov	r5,fp
8020b660:	020c5080 	call	8020c508 <memmove>
8020b664:	80800217 	ldw	r2,8(r16)
8020b668:	80c00017 	ldw	r3,0(r16)
8020b66c:	14c5c83a 	sub	r2,r2,r19
8020b670:	1cc7883a 	add	r3,r3,r19
8020b674:	80800215 	stw	r2,8(r16)
8020b678:	80c00015 	stw	r3,0(r16)
8020b67c:	10004326 	beq	r2,zero,8020b78c <__sfvwrite_r+0x450>
8020b680:	9805883a 	mov	r2,r19
8020b684:	003f8606 	br	8020b4a0 <__reset+0xfa1eb4a0>
8020b688:	b00d883a 	mov	r6,r22
8020b68c:	e00b883a 	mov	r5,fp
8020b690:	da000115 	stw	r8,4(sp)
8020b694:	020c5080 	call	8020c508 <memmove>
8020b698:	80800217 	ldw	r2,8(r16)
8020b69c:	80c00017 	ldw	r3,0(r16)
8020b6a0:	da000117 	ldw	r8,4(sp)
8020b6a4:	1585c83a 	sub	r2,r2,r22
8020b6a8:	1dad883a 	add	r22,r3,r22
8020b6ac:	80800215 	stw	r2,8(r16)
8020b6b0:	85800015 	stw	r22,0(r16)
8020b6b4:	003fbf06 	br	8020b5b4 <__reset+0xfa1eb5b4>
8020b6b8:	81000017 	ldw	r4,0(r16)
8020b6bc:	9027883a 	mov	r19,r18
8020b6c0:	902f883a 	mov	r23,r18
8020b6c4:	003f6c06 	br	8020b478 <__reset+0xfa1eb478>
8020b6c8:	900d883a 	mov	r6,r18
8020b6cc:	01400284 	movi	r5,10
8020b6d0:	e009883a 	mov	r4,fp
8020b6d4:	020c4240 	call	8020c424 <memchr>
8020b6d8:	10003e26 	beq	r2,zero,8020b7d4 <__sfvwrite_r+0x498>
8020b6dc:	10800044 	addi	r2,r2,1
8020b6e0:	1727c83a 	sub	r19,r2,fp
8020b6e4:	02000044 	movi	r8,1
8020b6e8:	003f9d06 	br	8020b560 <__reset+0xfa1eb560>
8020b6ec:	80800517 	ldw	r2,20(r16)
8020b6f0:	81400417 	ldw	r5,16(r16)
8020b6f4:	81c00017 	ldw	r7,0(r16)
8020b6f8:	10a7883a 	add	r19,r2,r2
8020b6fc:	9885883a 	add	r2,r19,r2
8020b700:	1026d7fa 	srli	r19,r2,31
8020b704:	396dc83a 	sub	r22,r7,r5
8020b708:	b1000044 	addi	r4,r22,1
8020b70c:	9885883a 	add	r2,r19,r2
8020b710:	1027d07a 	srai	r19,r2,1
8020b714:	2485883a 	add	r2,r4,r18
8020b718:	980d883a 	mov	r6,r19
8020b71c:	9880022e 	bgeu	r19,r2,8020b728 <__sfvwrite_r+0x3ec>
8020b720:	1027883a 	mov	r19,r2
8020b724:	100d883a 	mov	r6,r2
8020b728:	18c1000c 	andi	r3,r3,1024
8020b72c:	18001c26 	beq	r3,zero,8020b7a0 <__sfvwrite_r+0x464>
8020b730:	300b883a 	mov	r5,r6
8020b734:	a809883a 	mov	r4,r21
8020b738:	020bc180 	call	8020bc18 <_malloc_r>
8020b73c:	102f883a 	mov	r23,r2
8020b740:	10002926 	beq	r2,zero,8020b7e8 <__sfvwrite_r+0x4ac>
8020b744:	81400417 	ldw	r5,16(r16)
8020b748:	b00d883a 	mov	r6,r22
8020b74c:	1009883a 	mov	r4,r2
8020b750:	02068f40 	call	802068f4 <memcpy>
8020b754:	8080030b 	ldhu	r2,12(r16)
8020b758:	00fedfc4 	movi	r3,-1153
8020b75c:	10c4703a 	and	r2,r2,r3
8020b760:	10802014 	ori	r2,r2,128
8020b764:	8080030d 	sth	r2,12(r16)
8020b768:	bd89883a 	add	r4,r23,r22
8020b76c:	9d8fc83a 	sub	r7,r19,r22
8020b770:	85c00415 	stw	r23,16(r16)
8020b774:	84c00515 	stw	r19,20(r16)
8020b778:	81000015 	stw	r4,0(r16)
8020b77c:	9027883a 	mov	r19,r18
8020b780:	81c00215 	stw	r7,8(r16)
8020b784:	902f883a 	mov	r23,r18
8020b788:	003f3b06 	br	8020b478 <__reset+0xfa1eb478>
8020b78c:	800b883a 	mov	r5,r16
8020b790:	a809883a 	mov	r4,r21
8020b794:	020aadc0 	call	8020aadc <_fflush_r>
8020b798:	103fb926 	beq	r2,zero,8020b680 <__reset+0xfa1eb680>
8020b79c:	003f6506 	br	8020b534 <__reset+0xfa1eb534>
8020b7a0:	a809883a 	mov	r4,r21
8020b7a4:	020d7880 	call	8020d788 <_realloc_r>
8020b7a8:	102f883a 	mov	r23,r2
8020b7ac:	103fee1e 	bne	r2,zero,8020b768 <__reset+0xfa1eb768>
8020b7b0:	81400417 	ldw	r5,16(r16)
8020b7b4:	a809883a 	mov	r4,r21
8020b7b8:	020b02c0 	call	8020b02c <_free_r>
8020b7bc:	8080030b 	ldhu	r2,12(r16)
8020b7c0:	00ffdfc4 	movi	r3,-129
8020b7c4:	1884703a 	and	r2,r3,r2
8020b7c8:	00c00304 	movi	r3,12
8020b7cc:	a8c00015 	stw	r3,0(r21)
8020b7d0:	003f5906 	br	8020b538 <__reset+0xfa1eb538>
8020b7d4:	94c00044 	addi	r19,r18,1
8020b7d8:	02000044 	movi	r8,1
8020b7dc:	003f6006 	br	8020b560 <__reset+0xfa1eb560>
8020b7e0:	00bfffc4 	movi	r2,-1
8020b7e4:	003f0306 	br	8020b3f4 <__reset+0xfa1eb3f4>
8020b7e8:	00800304 	movi	r2,12
8020b7ec:	a8800015 	stw	r2,0(r21)
8020b7f0:	8080030b 	ldhu	r2,12(r16)
8020b7f4:	003f5006 	br	8020b538 <__reset+0xfa1eb538>

8020b7f8 <_fwalk>:
8020b7f8:	defff704 	addi	sp,sp,-36
8020b7fc:	dd000415 	stw	r20,16(sp)
8020b800:	dfc00815 	stw	ra,32(sp)
8020b804:	ddc00715 	stw	r23,28(sp)
8020b808:	dd800615 	stw	r22,24(sp)
8020b80c:	dd400515 	stw	r21,20(sp)
8020b810:	dcc00315 	stw	r19,12(sp)
8020b814:	dc800215 	stw	r18,8(sp)
8020b818:	dc400115 	stw	r17,4(sp)
8020b81c:	dc000015 	stw	r16,0(sp)
8020b820:	2500b804 	addi	r20,r4,736
8020b824:	a0002326 	beq	r20,zero,8020b8b4 <_fwalk+0xbc>
8020b828:	282b883a 	mov	r21,r5
8020b82c:	002f883a 	mov	r23,zero
8020b830:	05800044 	movi	r22,1
8020b834:	04ffffc4 	movi	r19,-1
8020b838:	a4400117 	ldw	r17,4(r20)
8020b83c:	a4800217 	ldw	r18,8(r20)
8020b840:	8c7fffc4 	addi	r17,r17,-1
8020b844:	88000d16 	blt	r17,zero,8020b87c <_fwalk+0x84>
8020b848:	94000304 	addi	r16,r18,12
8020b84c:	94800384 	addi	r18,r18,14
8020b850:	8080000b 	ldhu	r2,0(r16)
8020b854:	8c7fffc4 	addi	r17,r17,-1
8020b858:	813ffd04 	addi	r4,r16,-12
8020b85c:	b080042e 	bgeu	r22,r2,8020b870 <_fwalk+0x78>
8020b860:	9080000f 	ldh	r2,0(r18)
8020b864:	14c00226 	beq	r2,r19,8020b870 <_fwalk+0x78>
8020b868:	a83ee83a 	callr	r21
8020b86c:	b8aeb03a 	or	r23,r23,r2
8020b870:	84001a04 	addi	r16,r16,104
8020b874:	94801a04 	addi	r18,r18,104
8020b878:	8cfff51e 	bne	r17,r19,8020b850 <__reset+0xfa1eb850>
8020b87c:	a5000017 	ldw	r20,0(r20)
8020b880:	a03fed1e 	bne	r20,zero,8020b838 <__reset+0xfa1eb838>
8020b884:	b805883a 	mov	r2,r23
8020b888:	dfc00817 	ldw	ra,32(sp)
8020b88c:	ddc00717 	ldw	r23,28(sp)
8020b890:	dd800617 	ldw	r22,24(sp)
8020b894:	dd400517 	ldw	r21,20(sp)
8020b898:	dd000417 	ldw	r20,16(sp)
8020b89c:	dcc00317 	ldw	r19,12(sp)
8020b8a0:	dc800217 	ldw	r18,8(sp)
8020b8a4:	dc400117 	ldw	r17,4(sp)
8020b8a8:	dc000017 	ldw	r16,0(sp)
8020b8ac:	dec00904 	addi	sp,sp,36
8020b8b0:	f800283a 	ret
8020b8b4:	002f883a 	mov	r23,zero
8020b8b8:	003ff206 	br	8020b884 <__reset+0xfa1eb884>

8020b8bc <_fwalk_reent>:
8020b8bc:	defff704 	addi	sp,sp,-36
8020b8c0:	dd000415 	stw	r20,16(sp)
8020b8c4:	dfc00815 	stw	ra,32(sp)
8020b8c8:	ddc00715 	stw	r23,28(sp)
8020b8cc:	dd800615 	stw	r22,24(sp)
8020b8d0:	dd400515 	stw	r21,20(sp)
8020b8d4:	dcc00315 	stw	r19,12(sp)
8020b8d8:	dc800215 	stw	r18,8(sp)
8020b8dc:	dc400115 	stw	r17,4(sp)
8020b8e0:	dc000015 	stw	r16,0(sp)
8020b8e4:	2500b804 	addi	r20,r4,736
8020b8e8:	a0002326 	beq	r20,zero,8020b978 <_fwalk_reent+0xbc>
8020b8ec:	282b883a 	mov	r21,r5
8020b8f0:	2027883a 	mov	r19,r4
8020b8f4:	002f883a 	mov	r23,zero
8020b8f8:	05800044 	movi	r22,1
8020b8fc:	04bfffc4 	movi	r18,-1
8020b900:	a4400117 	ldw	r17,4(r20)
8020b904:	a4000217 	ldw	r16,8(r20)
8020b908:	8c7fffc4 	addi	r17,r17,-1
8020b90c:	88000c16 	blt	r17,zero,8020b940 <_fwalk_reent+0x84>
8020b910:	84000304 	addi	r16,r16,12
8020b914:	8080000b 	ldhu	r2,0(r16)
8020b918:	8c7fffc4 	addi	r17,r17,-1
8020b91c:	817ffd04 	addi	r5,r16,-12
8020b920:	b080052e 	bgeu	r22,r2,8020b938 <_fwalk_reent+0x7c>
8020b924:	8080008f 	ldh	r2,2(r16)
8020b928:	9809883a 	mov	r4,r19
8020b92c:	14800226 	beq	r2,r18,8020b938 <_fwalk_reent+0x7c>
8020b930:	a83ee83a 	callr	r21
8020b934:	b8aeb03a 	or	r23,r23,r2
8020b938:	84001a04 	addi	r16,r16,104
8020b93c:	8cbff51e 	bne	r17,r18,8020b914 <__reset+0xfa1eb914>
8020b940:	a5000017 	ldw	r20,0(r20)
8020b944:	a03fee1e 	bne	r20,zero,8020b900 <__reset+0xfa1eb900>
8020b948:	b805883a 	mov	r2,r23
8020b94c:	dfc00817 	ldw	ra,32(sp)
8020b950:	ddc00717 	ldw	r23,28(sp)
8020b954:	dd800617 	ldw	r22,24(sp)
8020b958:	dd400517 	ldw	r21,20(sp)
8020b95c:	dd000417 	ldw	r20,16(sp)
8020b960:	dcc00317 	ldw	r19,12(sp)
8020b964:	dc800217 	ldw	r18,8(sp)
8020b968:	dc400117 	ldw	r17,4(sp)
8020b96c:	dc000017 	ldw	r16,0(sp)
8020b970:	dec00904 	addi	sp,sp,36
8020b974:	f800283a 	ret
8020b978:	002f883a 	mov	r23,zero
8020b97c:	003ff206 	br	8020b948 <__reset+0xfa1eb948>

8020b980 <_setlocale_r>:
8020b980:	30001b26 	beq	r6,zero,8020b9f0 <_setlocale_r+0x70>
8020b984:	016008b4 	movhi	r5,32802
8020b988:	defffe04 	addi	sp,sp,-8
8020b98c:	2968eb04 	addi	r5,r5,-23636
8020b990:	3009883a 	mov	r4,r6
8020b994:	dc000015 	stw	r16,0(sp)
8020b998:	dfc00115 	stw	ra,4(sp)
8020b99c:	3021883a 	mov	r16,r6
8020b9a0:	020def00 	call	8020def0 <strcmp>
8020b9a4:	1000061e 	bne	r2,zero,8020b9c0 <_setlocale_r+0x40>
8020b9a8:	00a008b4 	movhi	r2,32802
8020b9ac:	10a8ea04 	addi	r2,r2,-23640
8020b9b0:	dfc00117 	ldw	ra,4(sp)
8020b9b4:	dc000017 	ldw	r16,0(sp)
8020b9b8:	dec00204 	addi	sp,sp,8
8020b9bc:	f800283a 	ret
8020b9c0:	016008b4 	movhi	r5,32802
8020b9c4:	2968ea04 	addi	r5,r5,-23640
8020b9c8:	8009883a 	mov	r4,r16
8020b9cc:	020def00 	call	8020def0 <strcmp>
8020b9d0:	103ff526 	beq	r2,zero,8020b9a8 <__reset+0xfa1eb9a8>
8020b9d4:	016008b4 	movhi	r5,32802
8020b9d8:	2968d504 	addi	r5,r5,-23724
8020b9dc:	8009883a 	mov	r4,r16
8020b9e0:	020def00 	call	8020def0 <strcmp>
8020b9e4:	103ff026 	beq	r2,zero,8020b9a8 <__reset+0xfa1eb9a8>
8020b9e8:	0005883a 	mov	r2,zero
8020b9ec:	003ff006 	br	8020b9b0 <__reset+0xfa1eb9b0>
8020b9f0:	00a008b4 	movhi	r2,32802
8020b9f4:	10a8ea04 	addi	r2,r2,-23640
8020b9f8:	f800283a 	ret

8020b9fc <__locale_charset>:
8020b9fc:	00a008b4 	movhi	r2,32802
8020ba00:	10abf904 	addi	r2,r2,-20508
8020ba04:	f800283a 	ret

8020ba08 <__locale_mb_cur_max>:
8020ba08:	00a008b4 	movhi	r2,32802
8020ba0c:	10b24204 	addi	r2,r2,-14072
8020ba10:	10800017 	ldw	r2,0(r2)
8020ba14:	f800283a 	ret

8020ba18 <__locale_msgcharset>:
8020ba18:	00a008b4 	movhi	r2,32802
8020ba1c:	10abf104 	addi	r2,r2,-20540
8020ba20:	f800283a 	ret

8020ba24 <__locale_cjk_lang>:
8020ba24:	0005883a 	mov	r2,zero
8020ba28:	f800283a 	ret

8020ba2c <_localeconv_r>:
8020ba2c:	00a008b4 	movhi	r2,32802
8020ba30:	10ac0104 	addi	r2,r2,-20476
8020ba34:	f800283a 	ret

8020ba38 <setlocale>:
8020ba38:	00a008b4 	movhi	r2,32802
8020ba3c:	10b24104 	addi	r2,r2,-14076
8020ba40:	280d883a 	mov	r6,r5
8020ba44:	200b883a 	mov	r5,r4
8020ba48:	11000017 	ldw	r4,0(r2)
8020ba4c:	020b9801 	jmpi	8020b980 <_setlocale_r>

8020ba50 <localeconv>:
8020ba50:	00a008b4 	movhi	r2,32802
8020ba54:	10ac0104 	addi	r2,r2,-20476
8020ba58:	f800283a 	ret

8020ba5c <__smakebuf_r>:
8020ba5c:	2880030b 	ldhu	r2,12(r5)
8020ba60:	10c0008c 	andi	r3,r2,2
8020ba64:	1800411e 	bne	r3,zero,8020bb6c <__smakebuf_r+0x110>
8020ba68:	deffec04 	addi	sp,sp,-80
8020ba6c:	dc000f15 	stw	r16,60(sp)
8020ba70:	2821883a 	mov	r16,r5
8020ba74:	2940038f 	ldh	r5,14(r5)
8020ba78:	dc401015 	stw	r17,64(sp)
8020ba7c:	dfc01315 	stw	ra,76(sp)
8020ba80:	dcc01215 	stw	r19,72(sp)
8020ba84:	dc801115 	stw	r18,68(sp)
8020ba88:	2023883a 	mov	r17,r4
8020ba8c:	28001c16 	blt	r5,zero,8020bb00 <__smakebuf_r+0xa4>
8020ba90:	d80d883a 	mov	r6,sp
8020ba94:	020fa980 	call	8020fa98 <_fstat_r>
8020ba98:	10001816 	blt	r2,zero,8020bafc <__smakebuf_r+0xa0>
8020ba9c:	d8800117 	ldw	r2,4(sp)
8020baa0:	00e00014 	movui	r3,32768
8020baa4:	10bc000c 	andi	r2,r2,61440
8020baa8:	14c80020 	cmpeqi	r19,r2,8192
8020baac:	10c03726 	beq	r2,r3,8020bb8c <__smakebuf_r+0x130>
8020bab0:	80c0030b 	ldhu	r3,12(r16)
8020bab4:	18c20014 	ori	r3,r3,2048
8020bab8:	80c0030d 	sth	r3,12(r16)
8020babc:	00c80004 	movi	r3,8192
8020bac0:	10c0521e 	bne	r2,r3,8020bc0c <__smakebuf_r+0x1b0>
8020bac4:	8140038f 	ldh	r5,14(r16)
8020bac8:	8809883a 	mov	r4,r17
8020bacc:	020faf40 	call	8020faf4 <_isatty_r>
8020bad0:	10004c26 	beq	r2,zero,8020bc04 <__smakebuf_r+0x1a8>
8020bad4:	8080030b 	ldhu	r2,12(r16)
8020bad8:	80c010c4 	addi	r3,r16,67
8020badc:	80c00015 	stw	r3,0(r16)
8020bae0:	10800054 	ori	r2,r2,1
8020bae4:	8080030d 	sth	r2,12(r16)
8020bae8:	00800044 	movi	r2,1
8020baec:	80c00415 	stw	r3,16(r16)
8020baf0:	80800515 	stw	r2,20(r16)
8020baf4:	04810004 	movi	r18,1024
8020baf8:	00000706 	br	8020bb18 <__smakebuf_r+0xbc>
8020bafc:	8080030b 	ldhu	r2,12(r16)
8020bb00:	10c0200c 	andi	r3,r2,128
8020bb04:	18001f1e 	bne	r3,zero,8020bb84 <__smakebuf_r+0x128>
8020bb08:	04810004 	movi	r18,1024
8020bb0c:	10820014 	ori	r2,r2,2048
8020bb10:	8080030d 	sth	r2,12(r16)
8020bb14:	0027883a 	mov	r19,zero
8020bb18:	900b883a 	mov	r5,r18
8020bb1c:	8809883a 	mov	r4,r17
8020bb20:	020bc180 	call	8020bc18 <_malloc_r>
8020bb24:	10002c26 	beq	r2,zero,8020bbd8 <__smakebuf_r+0x17c>
8020bb28:	80c0030b 	ldhu	r3,12(r16)
8020bb2c:	01200874 	movhi	r4,32801
8020bb30:	212adc04 	addi	r4,r4,-21648
8020bb34:	89000f15 	stw	r4,60(r17)
8020bb38:	18c02014 	ori	r3,r3,128
8020bb3c:	80c0030d 	sth	r3,12(r16)
8020bb40:	80800015 	stw	r2,0(r16)
8020bb44:	80800415 	stw	r2,16(r16)
8020bb48:	84800515 	stw	r18,20(r16)
8020bb4c:	98001a1e 	bne	r19,zero,8020bbb8 <__smakebuf_r+0x15c>
8020bb50:	dfc01317 	ldw	ra,76(sp)
8020bb54:	dcc01217 	ldw	r19,72(sp)
8020bb58:	dc801117 	ldw	r18,68(sp)
8020bb5c:	dc401017 	ldw	r17,64(sp)
8020bb60:	dc000f17 	ldw	r16,60(sp)
8020bb64:	dec01404 	addi	sp,sp,80
8020bb68:	f800283a 	ret
8020bb6c:	288010c4 	addi	r2,r5,67
8020bb70:	28800015 	stw	r2,0(r5)
8020bb74:	28800415 	stw	r2,16(r5)
8020bb78:	00800044 	movi	r2,1
8020bb7c:	28800515 	stw	r2,20(r5)
8020bb80:	f800283a 	ret
8020bb84:	04801004 	movi	r18,64
8020bb88:	003fe006 	br	8020bb0c <__reset+0xfa1ebb0c>
8020bb8c:	81000a17 	ldw	r4,40(r16)
8020bb90:	00e00874 	movhi	r3,32801
8020bb94:	18f7a304 	addi	r3,r3,-8564
8020bb98:	20ffc51e 	bne	r4,r3,8020bab0 <__reset+0xfa1ebab0>
8020bb9c:	8080030b 	ldhu	r2,12(r16)
8020bba0:	04810004 	movi	r18,1024
8020bba4:	84801315 	stw	r18,76(r16)
8020bba8:	1484b03a 	or	r2,r2,r18
8020bbac:	8080030d 	sth	r2,12(r16)
8020bbb0:	0027883a 	mov	r19,zero
8020bbb4:	003fd806 	br	8020bb18 <__reset+0xfa1ebb18>
8020bbb8:	8140038f 	ldh	r5,14(r16)
8020bbbc:	8809883a 	mov	r4,r17
8020bbc0:	020faf40 	call	8020faf4 <_isatty_r>
8020bbc4:	103fe226 	beq	r2,zero,8020bb50 <__reset+0xfa1ebb50>
8020bbc8:	8080030b 	ldhu	r2,12(r16)
8020bbcc:	10800054 	ori	r2,r2,1
8020bbd0:	8080030d 	sth	r2,12(r16)
8020bbd4:	003fde06 	br	8020bb50 <__reset+0xfa1ebb50>
8020bbd8:	8080030b 	ldhu	r2,12(r16)
8020bbdc:	10c0800c 	andi	r3,r2,512
8020bbe0:	183fdb1e 	bne	r3,zero,8020bb50 <__reset+0xfa1ebb50>
8020bbe4:	10800094 	ori	r2,r2,2
8020bbe8:	80c010c4 	addi	r3,r16,67
8020bbec:	8080030d 	sth	r2,12(r16)
8020bbf0:	00800044 	movi	r2,1
8020bbf4:	80c00015 	stw	r3,0(r16)
8020bbf8:	80c00415 	stw	r3,16(r16)
8020bbfc:	80800515 	stw	r2,20(r16)
8020bc00:	003fd306 	br	8020bb50 <__reset+0xfa1ebb50>
8020bc04:	04810004 	movi	r18,1024
8020bc08:	003fc306 	br	8020bb18 <__reset+0xfa1ebb18>
8020bc0c:	0027883a 	mov	r19,zero
8020bc10:	04810004 	movi	r18,1024
8020bc14:	003fc006 	br	8020bb18 <__reset+0xfa1ebb18>

8020bc18 <_malloc_r>:
8020bc18:	defff504 	addi	sp,sp,-44
8020bc1c:	dc800315 	stw	r18,12(sp)
8020bc20:	dfc00a15 	stw	ra,40(sp)
8020bc24:	df000915 	stw	fp,36(sp)
8020bc28:	ddc00815 	stw	r23,32(sp)
8020bc2c:	dd800715 	stw	r22,28(sp)
8020bc30:	dd400615 	stw	r21,24(sp)
8020bc34:	dd000515 	stw	r20,20(sp)
8020bc38:	dcc00415 	stw	r19,16(sp)
8020bc3c:	dc400215 	stw	r17,8(sp)
8020bc40:	dc000115 	stw	r16,4(sp)
8020bc44:	288002c4 	addi	r2,r5,11
8020bc48:	00c00584 	movi	r3,22
8020bc4c:	2025883a 	mov	r18,r4
8020bc50:	18807f2e 	bgeu	r3,r2,8020be50 <_malloc_r+0x238>
8020bc54:	047ffe04 	movi	r17,-8
8020bc58:	1462703a 	and	r17,r2,r17
8020bc5c:	8800a316 	blt	r17,zero,8020beec <_malloc_r+0x2d4>
8020bc60:	8940a236 	bltu	r17,r5,8020beec <_malloc_r+0x2d4>
8020bc64:	02145000 	call	80214500 <__malloc_lock>
8020bc68:	00807dc4 	movi	r2,503
8020bc6c:	1441e92e 	bgeu	r2,r17,8020c414 <_malloc_r+0x7fc>
8020bc70:	8804d27a 	srli	r2,r17,9
8020bc74:	1000a126 	beq	r2,zero,8020befc <_malloc_r+0x2e4>
8020bc78:	00c00104 	movi	r3,4
8020bc7c:	18811e36 	bltu	r3,r2,8020c0f8 <_malloc_r+0x4e0>
8020bc80:	8804d1ba 	srli	r2,r17,6
8020bc84:	12000e44 	addi	r8,r2,57
8020bc88:	11c00e04 	addi	r7,r2,56
8020bc8c:	4209883a 	add	r4,r8,r8
8020bc90:	04e008b4 	movhi	r19,32802
8020bc94:	2109883a 	add	r4,r4,r4
8020bc98:	9cec0f04 	addi	r19,r19,-20420
8020bc9c:	2109883a 	add	r4,r4,r4
8020bca0:	9909883a 	add	r4,r19,r4
8020bca4:	24000117 	ldw	r16,4(r4)
8020bca8:	213ffe04 	addi	r4,r4,-8
8020bcac:	24009726 	beq	r4,r16,8020bf0c <_malloc_r+0x2f4>
8020bcb0:	80800117 	ldw	r2,4(r16)
8020bcb4:	01bfff04 	movi	r6,-4
8020bcb8:	014003c4 	movi	r5,15
8020bcbc:	1184703a 	and	r2,r2,r6
8020bcc0:	1447c83a 	sub	r3,r2,r17
8020bcc4:	28c00716 	blt	r5,r3,8020bce4 <_malloc_r+0xcc>
8020bcc8:	1800920e 	bge	r3,zero,8020bf14 <_malloc_r+0x2fc>
8020bccc:	84000317 	ldw	r16,12(r16)
8020bcd0:	24008e26 	beq	r4,r16,8020bf0c <_malloc_r+0x2f4>
8020bcd4:	80800117 	ldw	r2,4(r16)
8020bcd8:	1184703a 	and	r2,r2,r6
8020bcdc:	1447c83a 	sub	r3,r2,r17
8020bce0:	28fff90e 	bge	r5,r3,8020bcc8 <__reset+0xfa1ebcc8>
8020bce4:	3809883a 	mov	r4,r7
8020bce8:	01a008b4 	movhi	r6,32802
8020bcec:	9c000417 	ldw	r16,16(r19)
8020bcf0:	31ac0f04 	addi	r6,r6,-20420
8020bcf4:	32000204 	addi	r8,r6,8
8020bcf8:	82013426 	beq	r16,r8,8020c1cc <_malloc_r+0x5b4>
8020bcfc:	80c00117 	ldw	r3,4(r16)
8020bd00:	00bfff04 	movi	r2,-4
8020bd04:	188e703a 	and	r7,r3,r2
8020bd08:	3c45c83a 	sub	r2,r7,r17
8020bd0c:	00c003c4 	movi	r3,15
8020bd10:	18811f16 	blt	r3,r2,8020c190 <_malloc_r+0x578>
8020bd14:	32000515 	stw	r8,20(r6)
8020bd18:	32000415 	stw	r8,16(r6)
8020bd1c:	10007f0e 	bge	r2,zero,8020bf1c <_malloc_r+0x304>
8020bd20:	00807fc4 	movi	r2,511
8020bd24:	11c0fd36 	bltu	r2,r7,8020c11c <_malloc_r+0x504>
8020bd28:	3806d0fa 	srli	r3,r7,3
8020bd2c:	01c00044 	movi	r7,1
8020bd30:	30800117 	ldw	r2,4(r6)
8020bd34:	19400044 	addi	r5,r3,1
8020bd38:	294b883a 	add	r5,r5,r5
8020bd3c:	1807d0ba 	srai	r3,r3,2
8020bd40:	294b883a 	add	r5,r5,r5
8020bd44:	294b883a 	add	r5,r5,r5
8020bd48:	298b883a 	add	r5,r5,r6
8020bd4c:	38c6983a 	sll	r3,r7,r3
8020bd50:	29c00017 	ldw	r7,0(r5)
8020bd54:	2a7ffe04 	addi	r9,r5,-8
8020bd58:	1886b03a 	or	r3,r3,r2
8020bd5c:	82400315 	stw	r9,12(r16)
8020bd60:	81c00215 	stw	r7,8(r16)
8020bd64:	30c00115 	stw	r3,4(r6)
8020bd68:	2c000015 	stw	r16,0(r5)
8020bd6c:	3c000315 	stw	r16,12(r7)
8020bd70:	2005d0ba 	srai	r2,r4,2
8020bd74:	01400044 	movi	r5,1
8020bd78:	288a983a 	sll	r5,r5,r2
8020bd7c:	19406f36 	bltu	r3,r5,8020bf3c <_malloc_r+0x324>
8020bd80:	28c4703a 	and	r2,r5,r3
8020bd84:	10000a1e 	bne	r2,zero,8020bdb0 <_malloc_r+0x198>
8020bd88:	00bfff04 	movi	r2,-4
8020bd8c:	294b883a 	add	r5,r5,r5
8020bd90:	2088703a 	and	r4,r4,r2
8020bd94:	28c4703a 	and	r2,r5,r3
8020bd98:	21000104 	addi	r4,r4,4
8020bd9c:	1000041e 	bne	r2,zero,8020bdb0 <_malloc_r+0x198>
8020bda0:	294b883a 	add	r5,r5,r5
8020bda4:	28c4703a 	and	r2,r5,r3
8020bda8:	21000104 	addi	r4,r4,4
8020bdac:	103ffc26 	beq	r2,zero,8020bda0 <__reset+0xfa1ebda0>
8020bdb0:	02bfff04 	movi	r10,-4
8020bdb4:	024003c4 	movi	r9,15
8020bdb8:	21800044 	addi	r6,r4,1
8020bdbc:	318d883a 	add	r6,r6,r6
8020bdc0:	318d883a 	add	r6,r6,r6
8020bdc4:	318d883a 	add	r6,r6,r6
8020bdc8:	998d883a 	add	r6,r19,r6
8020bdcc:	333ffe04 	addi	r12,r6,-8
8020bdd0:	2017883a 	mov	r11,r4
8020bdd4:	31800104 	addi	r6,r6,4
8020bdd8:	34000017 	ldw	r16,0(r6)
8020bddc:	31fffd04 	addi	r7,r6,-12
8020bde0:	81c0041e 	bne	r16,r7,8020bdf4 <_malloc_r+0x1dc>
8020bde4:	0000fb06 	br	8020c1d4 <_malloc_r+0x5bc>
8020bde8:	1801030e 	bge	r3,zero,8020c1f8 <_malloc_r+0x5e0>
8020bdec:	84000317 	ldw	r16,12(r16)
8020bdf0:	81c0f826 	beq	r16,r7,8020c1d4 <_malloc_r+0x5bc>
8020bdf4:	80800117 	ldw	r2,4(r16)
8020bdf8:	1284703a 	and	r2,r2,r10
8020bdfc:	1447c83a 	sub	r3,r2,r17
8020be00:	48fff90e 	bge	r9,r3,8020bde8 <__reset+0xfa1ebde8>
8020be04:	80800317 	ldw	r2,12(r16)
8020be08:	81000217 	ldw	r4,8(r16)
8020be0c:	89400054 	ori	r5,r17,1
8020be10:	81400115 	stw	r5,4(r16)
8020be14:	20800315 	stw	r2,12(r4)
8020be18:	11000215 	stw	r4,8(r2)
8020be1c:	8463883a 	add	r17,r16,r17
8020be20:	9c400515 	stw	r17,20(r19)
8020be24:	9c400415 	stw	r17,16(r19)
8020be28:	18800054 	ori	r2,r3,1
8020be2c:	88800115 	stw	r2,4(r17)
8020be30:	8a000315 	stw	r8,12(r17)
8020be34:	8a000215 	stw	r8,8(r17)
8020be38:	88e3883a 	add	r17,r17,r3
8020be3c:	88c00015 	stw	r3,0(r17)
8020be40:	9009883a 	mov	r4,r18
8020be44:	02145240 	call	80214524 <__malloc_unlock>
8020be48:	80800204 	addi	r2,r16,8
8020be4c:	00001b06 	br	8020bebc <_malloc_r+0x2a4>
8020be50:	04400404 	movi	r17,16
8020be54:	89402536 	bltu	r17,r5,8020beec <_malloc_r+0x2d4>
8020be58:	02145000 	call	80214500 <__malloc_lock>
8020be5c:	00800184 	movi	r2,6
8020be60:	01000084 	movi	r4,2
8020be64:	04e008b4 	movhi	r19,32802
8020be68:	1085883a 	add	r2,r2,r2
8020be6c:	9cec0f04 	addi	r19,r19,-20420
8020be70:	1085883a 	add	r2,r2,r2
8020be74:	9885883a 	add	r2,r19,r2
8020be78:	14000117 	ldw	r16,4(r2)
8020be7c:	10fffe04 	addi	r3,r2,-8
8020be80:	80c0d926 	beq	r16,r3,8020c1e8 <_malloc_r+0x5d0>
8020be84:	80c00117 	ldw	r3,4(r16)
8020be88:	81000317 	ldw	r4,12(r16)
8020be8c:	00bfff04 	movi	r2,-4
8020be90:	1884703a 	and	r2,r3,r2
8020be94:	81400217 	ldw	r5,8(r16)
8020be98:	8085883a 	add	r2,r16,r2
8020be9c:	10c00117 	ldw	r3,4(r2)
8020bea0:	29000315 	stw	r4,12(r5)
8020bea4:	21400215 	stw	r5,8(r4)
8020bea8:	18c00054 	ori	r3,r3,1
8020beac:	10c00115 	stw	r3,4(r2)
8020beb0:	9009883a 	mov	r4,r18
8020beb4:	02145240 	call	80214524 <__malloc_unlock>
8020beb8:	80800204 	addi	r2,r16,8
8020bebc:	dfc00a17 	ldw	ra,40(sp)
8020bec0:	df000917 	ldw	fp,36(sp)
8020bec4:	ddc00817 	ldw	r23,32(sp)
8020bec8:	dd800717 	ldw	r22,28(sp)
8020becc:	dd400617 	ldw	r21,24(sp)
8020bed0:	dd000517 	ldw	r20,20(sp)
8020bed4:	dcc00417 	ldw	r19,16(sp)
8020bed8:	dc800317 	ldw	r18,12(sp)
8020bedc:	dc400217 	ldw	r17,8(sp)
8020bee0:	dc000117 	ldw	r16,4(sp)
8020bee4:	dec00b04 	addi	sp,sp,44
8020bee8:	f800283a 	ret
8020beec:	00800304 	movi	r2,12
8020bef0:	90800015 	stw	r2,0(r18)
8020bef4:	0005883a 	mov	r2,zero
8020bef8:	003ff006 	br	8020bebc <__reset+0xfa1ebebc>
8020befc:	01002004 	movi	r4,128
8020bf00:	02001004 	movi	r8,64
8020bf04:	01c00fc4 	movi	r7,63
8020bf08:	003f6106 	br	8020bc90 <__reset+0xfa1ebc90>
8020bf0c:	4009883a 	mov	r4,r8
8020bf10:	003f7506 	br	8020bce8 <__reset+0xfa1ebce8>
8020bf14:	81000317 	ldw	r4,12(r16)
8020bf18:	003fde06 	br	8020be94 <__reset+0xfa1ebe94>
8020bf1c:	81c5883a 	add	r2,r16,r7
8020bf20:	11400117 	ldw	r5,4(r2)
8020bf24:	9009883a 	mov	r4,r18
8020bf28:	29400054 	ori	r5,r5,1
8020bf2c:	11400115 	stw	r5,4(r2)
8020bf30:	02145240 	call	80214524 <__malloc_unlock>
8020bf34:	80800204 	addi	r2,r16,8
8020bf38:	003fe006 	br	8020bebc <__reset+0xfa1ebebc>
8020bf3c:	9c000217 	ldw	r16,8(r19)
8020bf40:	00bfff04 	movi	r2,-4
8020bf44:	85800117 	ldw	r22,4(r16)
8020bf48:	b0ac703a 	and	r22,r22,r2
8020bf4c:	b4400336 	bltu	r22,r17,8020bf5c <_malloc_r+0x344>
8020bf50:	b445c83a 	sub	r2,r22,r17
8020bf54:	00c003c4 	movi	r3,15
8020bf58:	18805d16 	blt	r3,r2,8020c0d0 <_malloc_r+0x4b8>
8020bf5c:	05e008b4 	movhi	r23,32802
8020bf60:	00a008b4 	movhi	r2,32802
8020bf64:	10b26804 	addi	r2,r2,-13920
8020bf68:	bdf24304 	addi	r23,r23,-14068
8020bf6c:	15400017 	ldw	r21,0(r2)
8020bf70:	b8c00017 	ldw	r3,0(r23)
8020bf74:	00bfffc4 	movi	r2,-1
8020bf78:	858d883a 	add	r6,r16,r22
8020bf7c:	8d6b883a 	add	r21,r17,r21
8020bf80:	1880ea26 	beq	r3,r2,8020c32c <_malloc_r+0x714>
8020bf84:	ad4403c4 	addi	r21,r21,4111
8020bf88:	00bc0004 	movi	r2,-4096
8020bf8c:	a8aa703a 	and	r21,r21,r2
8020bf90:	a80b883a 	mov	r5,r21
8020bf94:	9009883a 	mov	r4,r18
8020bf98:	d9800015 	stw	r6,0(sp)
8020bf9c:	020dd600 	call	8020dd60 <_sbrk_r>
8020bfa0:	1029883a 	mov	r20,r2
8020bfa4:	00bfffc4 	movi	r2,-1
8020bfa8:	d9800017 	ldw	r6,0(sp)
8020bfac:	a080e826 	beq	r20,r2,8020c350 <_malloc_r+0x738>
8020bfb0:	a180a636 	bltu	r20,r6,8020c24c <_malloc_r+0x634>
8020bfb4:	072008b4 	movhi	fp,32802
8020bfb8:	e7327504 	addi	fp,fp,-13868
8020bfbc:	e0800017 	ldw	r2,0(fp)
8020bfc0:	a887883a 	add	r3,r21,r2
8020bfc4:	e0c00015 	stw	r3,0(fp)
8020bfc8:	3500e626 	beq	r6,r20,8020c364 <_malloc_r+0x74c>
8020bfcc:	b9000017 	ldw	r4,0(r23)
8020bfd0:	00bfffc4 	movi	r2,-1
8020bfd4:	2080ee26 	beq	r4,r2,8020c390 <_malloc_r+0x778>
8020bfd8:	a185c83a 	sub	r2,r20,r6
8020bfdc:	10c5883a 	add	r2,r2,r3
8020bfe0:	e0800015 	stw	r2,0(fp)
8020bfe4:	a0c001cc 	andi	r3,r20,7
8020bfe8:	1800bc26 	beq	r3,zero,8020c2dc <_malloc_r+0x6c4>
8020bfec:	a0e9c83a 	sub	r20,r20,r3
8020bff0:	00840204 	movi	r2,4104
8020bff4:	a5000204 	addi	r20,r20,8
8020bff8:	10c7c83a 	sub	r3,r2,r3
8020bffc:	a545883a 	add	r2,r20,r21
8020c000:	1083ffcc 	andi	r2,r2,4095
8020c004:	18abc83a 	sub	r21,r3,r2
8020c008:	a80b883a 	mov	r5,r21
8020c00c:	9009883a 	mov	r4,r18
8020c010:	020dd600 	call	8020dd60 <_sbrk_r>
8020c014:	00ffffc4 	movi	r3,-1
8020c018:	10c0e126 	beq	r2,r3,8020c3a0 <_malloc_r+0x788>
8020c01c:	1505c83a 	sub	r2,r2,r20
8020c020:	1545883a 	add	r2,r2,r21
8020c024:	10800054 	ori	r2,r2,1
8020c028:	e0c00017 	ldw	r3,0(fp)
8020c02c:	9d000215 	stw	r20,8(r19)
8020c030:	a0800115 	stw	r2,4(r20)
8020c034:	a8c7883a 	add	r3,r21,r3
8020c038:	e0c00015 	stw	r3,0(fp)
8020c03c:	84c00e26 	beq	r16,r19,8020c078 <_malloc_r+0x460>
8020c040:	018003c4 	movi	r6,15
8020c044:	3580a72e 	bgeu	r6,r22,8020c2e4 <_malloc_r+0x6cc>
8020c048:	81400117 	ldw	r5,4(r16)
8020c04c:	013ffe04 	movi	r4,-8
8020c050:	b0bffd04 	addi	r2,r22,-12
8020c054:	1104703a 	and	r2,r2,r4
8020c058:	2900004c 	andi	r4,r5,1
8020c05c:	2088b03a 	or	r4,r4,r2
8020c060:	81000115 	stw	r4,4(r16)
8020c064:	01400144 	movi	r5,5
8020c068:	8089883a 	add	r4,r16,r2
8020c06c:	21400115 	stw	r5,4(r4)
8020c070:	21400215 	stw	r5,8(r4)
8020c074:	3080cd36 	bltu	r6,r2,8020c3ac <_malloc_r+0x794>
8020c078:	00a008b4 	movhi	r2,32802
8020c07c:	10b26704 	addi	r2,r2,-13924
8020c080:	11000017 	ldw	r4,0(r2)
8020c084:	20c0012e 	bgeu	r4,r3,8020c08c <_malloc_r+0x474>
8020c088:	10c00015 	stw	r3,0(r2)
8020c08c:	00a008b4 	movhi	r2,32802
8020c090:	10b26604 	addi	r2,r2,-13928
8020c094:	11000017 	ldw	r4,0(r2)
8020c098:	9c000217 	ldw	r16,8(r19)
8020c09c:	20c0012e 	bgeu	r4,r3,8020c0a4 <_malloc_r+0x48c>
8020c0a0:	10c00015 	stw	r3,0(r2)
8020c0a4:	80c00117 	ldw	r3,4(r16)
8020c0a8:	00bfff04 	movi	r2,-4
8020c0ac:	1886703a 	and	r3,r3,r2
8020c0b0:	1c45c83a 	sub	r2,r3,r17
8020c0b4:	1c400236 	bltu	r3,r17,8020c0c0 <_malloc_r+0x4a8>
8020c0b8:	00c003c4 	movi	r3,15
8020c0bc:	18800416 	blt	r3,r2,8020c0d0 <_malloc_r+0x4b8>
8020c0c0:	9009883a 	mov	r4,r18
8020c0c4:	02145240 	call	80214524 <__malloc_unlock>
8020c0c8:	0005883a 	mov	r2,zero
8020c0cc:	003f7b06 	br	8020bebc <__reset+0xfa1ebebc>
8020c0d0:	88c00054 	ori	r3,r17,1
8020c0d4:	80c00115 	stw	r3,4(r16)
8020c0d8:	8463883a 	add	r17,r16,r17
8020c0dc:	10800054 	ori	r2,r2,1
8020c0e0:	9c400215 	stw	r17,8(r19)
8020c0e4:	88800115 	stw	r2,4(r17)
8020c0e8:	9009883a 	mov	r4,r18
8020c0ec:	02145240 	call	80214524 <__malloc_unlock>
8020c0f0:	80800204 	addi	r2,r16,8
8020c0f4:	003f7106 	br	8020bebc <__reset+0xfa1ebebc>
8020c0f8:	00c00504 	movi	r3,20
8020c0fc:	18804a2e 	bgeu	r3,r2,8020c228 <_malloc_r+0x610>
8020c100:	00c01504 	movi	r3,84
8020c104:	18806e36 	bltu	r3,r2,8020c2c0 <_malloc_r+0x6a8>
8020c108:	8804d33a 	srli	r2,r17,12
8020c10c:	12001bc4 	addi	r8,r2,111
8020c110:	11c01b84 	addi	r7,r2,110
8020c114:	4209883a 	add	r4,r8,r8
8020c118:	003edd06 	br	8020bc90 <__reset+0xfa1ebc90>
8020c11c:	3804d27a 	srli	r2,r7,9
8020c120:	00c00104 	movi	r3,4
8020c124:	1880442e 	bgeu	r3,r2,8020c238 <_malloc_r+0x620>
8020c128:	00c00504 	movi	r3,20
8020c12c:	18808136 	bltu	r3,r2,8020c334 <_malloc_r+0x71c>
8020c130:	11401704 	addi	r5,r2,92
8020c134:	10c016c4 	addi	r3,r2,91
8020c138:	294b883a 	add	r5,r5,r5
8020c13c:	294b883a 	add	r5,r5,r5
8020c140:	294b883a 	add	r5,r5,r5
8020c144:	994b883a 	add	r5,r19,r5
8020c148:	28800017 	ldw	r2,0(r5)
8020c14c:	01a008b4 	movhi	r6,32802
8020c150:	297ffe04 	addi	r5,r5,-8
8020c154:	31ac0f04 	addi	r6,r6,-20420
8020c158:	28806526 	beq	r5,r2,8020c2f0 <_malloc_r+0x6d8>
8020c15c:	01bfff04 	movi	r6,-4
8020c160:	10c00117 	ldw	r3,4(r2)
8020c164:	1986703a 	and	r3,r3,r6
8020c168:	38c0022e 	bgeu	r7,r3,8020c174 <_malloc_r+0x55c>
8020c16c:	10800217 	ldw	r2,8(r2)
8020c170:	28bffb1e 	bne	r5,r2,8020c160 <__reset+0xfa1ec160>
8020c174:	11400317 	ldw	r5,12(r2)
8020c178:	98c00117 	ldw	r3,4(r19)
8020c17c:	81400315 	stw	r5,12(r16)
8020c180:	80800215 	stw	r2,8(r16)
8020c184:	2c000215 	stw	r16,8(r5)
8020c188:	14000315 	stw	r16,12(r2)
8020c18c:	003ef806 	br	8020bd70 <__reset+0xfa1ebd70>
8020c190:	88c00054 	ori	r3,r17,1
8020c194:	80c00115 	stw	r3,4(r16)
8020c198:	8463883a 	add	r17,r16,r17
8020c19c:	34400515 	stw	r17,20(r6)
8020c1a0:	34400415 	stw	r17,16(r6)
8020c1a4:	10c00054 	ori	r3,r2,1
8020c1a8:	8a000315 	stw	r8,12(r17)
8020c1ac:	8a000215 	stw	r8,8(r17)
8020c1b0:	88c00115 	stw	r3,4(r17)
8020c1b4:	88a3883a 	add	r17,r17,r2
8020c1b8:	88800015 	stw	r2,0(r17)
8020c1bc:	9009883a 	mov	r4,r18
8020c1c0:	02145240 	call	80214524 <__malloc_unlock>
8020c1c4:	80800204 	addi	r2,r16,8
8020c1c8:	003f3c06 	br	8020bebc <__reset+0xfa1ebebc>
8020c1cc:	30c00117 	ldw	r3,4(r6)
8020c1d0:	003ee706 	br	8020bd70 <__reset+0xfa1ebd70>
8020c1d4:	5ac00044 	addi	r11,r11,1
8020c1d8:	588000cc 	andi	r2,r11,3
8020c1dc:	31800204 	addi	r6,r6,8
8020c1e0:	103efd1e 	bne	r2,zero,8020bdd8 <__reset+0xfa1ebdd8>
8020c1e4:	00002406 	br	8020c278 <_malloc_r+0x660>
8020c1e8:	14000317 	ldw	r16,12(r2)
8020c1ec:	143f251e 	bne	r2,r16,8020be84 <__reset+0xfa1ebe84>
8020c1f0:	21000084 	addi	r4,r4,2
8020c1f4:	003ebc06 	br	8020bce8 <__reset+0xfa1ebce8>
8020c1f8:	8085883a 	add	r2,r16,r2
8020c1fc:	10c00117 	ldw	r3,4(r2)
8020c200:	81000317 	ldw	r4,12(r16)
8020c204:	81400217 	ldw	r5,8(r16)
8020c208:	18c00054 	ori	r3,r3,1
8020c20c:	10c00115 	stw	r3,4(r2)
8020c210:	29000315 	stw	r4,12(r5)
8020c214:	21400215 	stw	r5,8(r4)
8020c218:	9009883a 	mov	r4,r18
8020c21c:	02145240 	call	80214524 <__malloc_unlock>
8020c220:	80800204 	addi	r2,r16,8
8020c224:	003f2506 	br	8020bebc <__reset+0xfa1ebebc>
8020c228:	12001704 	addi	r8,r2,92
8020c22c:	11c016c4 	addi	r7,r2,91
8020c230:	4209883a 	add	r4,r8,r8
8020c234:	003e9606 	br	8020bc90 <__reset+0xfa1ebc90>
8020c238:	3804d1ba 	srli	r2,r7,6
8020c23c:	11400e44 	addi	r5,r2,57
8020c240:	10c00e04 	addi	r3,r2,56
8020c244:	294b883a 	add	r5,r5,r5
8020c248:	003fbc06 	br	8020c13c <__reset+0xfa1ec13c>
8020c24c:	84ff5926 	beq	r16,r19,8020bfb4 <__reset+0xfa1ebfb4>
8020c250:	00a008b4 	movhi	r2,32802
8020c254:	10ac0f04 	addi	r2,r2,-20420
8020c258:	14000217 	ldw	r16,8(r2)
8020c25c:	00bfff04 	movi	r2,-4
8020c260:	80c00117 	ldw	r3,4(r16)
8020c264:	1886703a 	and	r3,r3,r2
8020c268:	003f9106 	br	8020c0b0 <__reset+0xfa1ec0b0>
8020c26c:	60800217 	ldw	r2,8(r12)
8020c270:	213fffc4 	addi	r4,r4,-1
8020c274:	1300651e 	bne	r2,r12,8020c40c <_malloc_r+0x7f4>
8020c278:	208000cc 	andi	r2,r4,3
8020c27c:	633ffe04 	addi	r12,r12,-8
8020c280:	103ffa1e 	bne	r2,zero,8020c26c <__reset+0xfa1ec26c>
8020c284:	98800117 	ldw	r2,4(r19)
8020c288:	0146303a 	nor	r3,zero,r5
8020c28c:	1884703a 	and	r2,r3,r2
8020c290:	98800115 	stw	r2,4(r19)
8020c294:	294b883a 	add	r5,r5,r5
8020c298:	117f2836 	bltu	r2,r5,8020bf3c <__reset+0xfa1ebf3c>
8020c29c:	283f2726 	beq	r5,zero,8020bf3c <__reset+0xfa1ebf3c>
8020c2a0:	2886703a 	and	r3,r5,r2
8020c2a4:	5809883a 	mov	r4,r11
8020c2a8:	183ec31e 	bne	r3,zero,8020bdb8 <__reset+0xfa1ebdb8>
8020c2ac:	294b883a 	add	r5,r5,r5
8020c2b0:	2886703a 	and	r3,r5,r2
8020c2b4:	21000104 	addi	r4,r4,4
8020c2b8:	183ffc26 	beq	r3,zero,8020c2ac <__reset+0xfa1ec2ac>
8020c2bc:	003ebe06 	br	8020bdb8 <__reset+0xfa1ebdb8>
8020c2c0:	00c05504 	movi	r3,340
8020c2c4:	18801236 	bltu	r3,r2,8020c310 <_malloc_r+0x6f8>
8020c2c8:	8804d3fa 	srli	r2,r17,15
8020c2cc:	12001e04 	addi	r8,r2,120
8020c2d0:	11c01dc4 	addi	r7,r2,119
8020c2d4:	4209883a 	add	r4,r8,r8
8020c2d8:	003e6d06 	br	8020bc90 <__reset+0xfa1ebc90>
8020c2dc:	00c40004 	movi	r3,4096
8020c2e0:	003f4606 	br	8020bffc <__reset+0xfa1ebffc>
8020c2e4:	00800044 	movi	r2,1
8020c2e8:	a0800115 	stw	r2,4(r20)
8020c2ec:	003f7406 	br	8020c0c0 <__reset+0xfa1ec0c0>
8020c2f0:	1805d0ba 	srai	r2,r3,2
8020c2f4:	01c00044 	movi	r7,1
8020c2f8:	30c00117 	ldw	r3,4(r6)
8020c2fc:	388e983a 	sll	r7,r7,r2
8020c300:	2805883a 	mov	r2,r5
8020c304:	38c6b03a 	or	r3,r7,r3
8020c308:	30c00115 	stw	r3,4(r6)
8020c30c:	003f9b06 	br	8020c17c <__reset+0xfa1ec17c>
8020c310:	00c15504 	movi	r3,1364
8020c314:	18801a36 	bltu	r3,r2,8020c380 <_malloc_r+0x768>
8020c318:	8804d4ba 	srli	r2,r17,18
8020c31c:	12001f44 	addi	r8,r2,125
8020c320:	11c01f04 	addi	r7,r2,124
8020c324:	4209883a 	add	r4,r8,r8
8020c328:	003e5906 	br	8020bc90 <__reset+0xfa1ebc90>
8020c32c:	ad400404 	addi	r21,r21,16
8020c330:	003f1706 	br	8020bf90 <__reset+0xfa1ebf90>
8020c334:	00c01504 	movi	r3,84
8020c338:	18802336 	bltu	r3,r2,8020c3c8 <_malloc_r+0x7b0>
8020c33c:	3804d33a 	srli	r2,r7,12
8020c340:	11401bc4 	addi	r5,r2,111
8020c344:	10c01b84 	addi	r3,r2,110
8020c348:	294b883a 	add	r5,r5,r5
8020c34c:	003f7b06 	br	8020c13c <__reset+0xfa1ec13c>
8020c350:	9c000217 	ldw	r16,8(r19)
8020c354:	00bfff04 	movi	r2,-4
8020c358:	80c00117 	ldw	r3,4(r16)
8020c35c:	1886703a 	and	r3,r3,r2
8020c360:	003f5306 	br	8020c0b0 <__reset+0xfa1ec0b0>
8020c364:	3083ffcc 	andi	r2,r6,4095
8020c368:	103f181e 	bne	r2,zero,8020bfcc <__reset+0xfa1ebfcc>
8020c36c:	99000217 	ldw	r4,8(r19)
8020c370:	b545883a 	add	r2,r22,r21
8020c374:	10800054 	ori	r2,r2,1
8020c378:	20800115 	stw	r2,4(r4)
8020c37c:	003f3e06 	br	8020c078 <__reset+0xfa1ec078>
8020c380:	01003f84 	movi	r4,254
8020c384:	02001fc4 	movi	r8,127
8020c388:	01c01f84 	movi	r7,126
8020c38c:	003e4006 	br	8020bc90 <__reset+0xfa1ebc90>
8020c390:	00a008b4 	movhi	r2,32802
8020c394:	10b24304 	addi	r2,r2,-14068
8020c398:	15000015 	stw	r20,0(r2)
8020c39c:	003f1106 	br	8020bfe4 <__reset+0xfa1ebfe4>
8020c3a0:	00800044 	movi	r2,1
8020c3a4:	002b883a 	mov	r21,zero
8020c3a8:	003f1f06 	br	8020c028 <__reset+0xfa1ec028>
8020c3ac:	81400204 	addi	r5,r16,8
8020c3b0:	9009883a 	mov	r4,r18
8020c3b4:	020b02c0 	call	8020b02c <_free_r>
8020c3b8:	00a008b4 	movhi	r2,32802
8020c3bc:	10b27504 	addi	r2,r2,-13868
8020c3c0:	10c00017 	ldw	r3,0(r2)
8020c3c4:	003f2c06 	br	8020c078 <__reset+0xfa1ec078>
8020c3c8:	00c05504 	movi	r3,340
8020c3cc:	18800536 	bltu	r3,r2,8020c3e4 <_malloc_r+0x7cc>
8020c3d0:	3804d3fa 	srli	r2,r7,15
8020c3d4:	11401e04 	addi	r5,r2,120
8020c3d8:	10c01dc4 	addi	r3,r2,119
8020c3dc:	294b883a 	add	r5,r5,r5
8020c3e0:	003f5606 	br	8020c13c <__reset+0xfa1ec13c>
8020c3e4:	00c15504 	movi	r3,1364
8020c3e8:	18800536 	bltu	r3,r2,8020c400 <_malloc_r+0x7e8>
8020c3ec:	3804d4ba 	srli	r2,r7,18
8020c3f0:	11401f44 	addi	r5,r2,125
8020c3f4:	10c01f04 	addi	r3,r2,124
8020c3f8:	294b883a 	add	r5,r5,r5
8020c3fc:	003f4f06 	br	8020c13c <__reset+0xfa1ec13c>
8020c400:	01403f84 	movi	r5,254
8020c404:	00c01f84 	movi	r3,126
8020c408:	003f4c06 	br	8020c13c <__reset+0xfa1ec13c>
8020c40c:	98800117 	ldw	r2,4(r19)
8020c410:	003fa006 	br	8020c294 <__reset+0xfa1ec294>
8020c414:	8808d0fa 	srli	r4,r17,3
8020c418:	20800044 	addi	r2,r4,1
8020c41c:	1085883a 	add	r2,r2,r2
8020c420:	003e9006 	br	8020be64 <__reset+0xfa1ebe64>

8020c424 <memchr>:
8020c424:	208000cc 	andi	r2,r4,3
8020c428:	280f883a 	mov	r7,r5
8020c42c:	10003426 	beq	r2,zero,8020c500 <memchr+0xdc>
8020c430:	30bfffc4 	addi	r2,r6,-1
8020c434:	30001a26 	beq	r6,zero,8020c4a0 <memchr+0x7c>
8020c438:	20c00003 	ldbu	r3,0(r4)
8020c43c:	29803fcc 	andi	r6,r5,255
8020c440:	30c0051e 	bne	r6,r3,8020c458 <memchr+0x34>
8020c444:	00001806 	br	8020c4a8 <memchr+0x84>
8020c448:	10001526 	beq	r2,zero,8020c4a0 <memchr+0x7c>
8020c44c:	20c00003 	ldbu	r3,0(r4)
8020c450:	10bfffc4 	addi	r2,r2,-1
8020c454:	30c01426 	beq	r6,r3,8020c4a8 <memchr+0x84>
8020c458:	21000044 	addi	r4,r4,1
8020c45c:	20c000cc 	andi	r3,r4,3
8020c460:	183ff91e 	bne	r3,zero,8020c448 <__reset+0xfa1ec448>
8020c464:	020000c4 	movi	r8,3
8020c468:	40801136 	bltu	r8,r2,8020c4b0 <memchr+0x8c>
8020c46c:	10000c26 	beq	r2,zero,8020c4a0 <memchr+0x7c>
8020c470:	20c00003 	ldbu	r3,0(r4)
8020c474:	29403fcc 	andi	r5,r5,255
8020c478:	28c00b26 	beq	r5,r3,8020c4a8 <memchr+0x84>
8020c47c:	20c00044 	addi	r3,r4,1
8020c480:	39803fcc 	andi	r6,r7,255
8020c484:	2089883a 	add	r4,r4,r2
8020c488:	00000306 	br	8020c498 <memchr+0x74>
8020c48c:	18c00044 	addi	r3,r3,1
8020c490:	197fffc3 	ldbu	r5,-1(r3)
8020c494:	31400526 	beq	r6,r5,8020c4ac <memchr+0x88>
8020c498:	1805883a 	mov	r2,r3
8020c49c:	20fffb1e 	bne	r4,r3,8020c48c <__reset+0xfa1ec48c>
8020c4a0:	0005883a 	mov	r2,zero
8020c4a4:	f800283a 	ret
8020c4a8:	2005883a 	mov	r2,r4
8020c4ac:	f800283a 	ret
8020c4b0:	28c03fcc 	andi	r3,r5,255
8020c4b4:	1812923a 	slli	r9,r3,8
8020c4b8:	02ffbff4 	movhi	r11,65279
8020c4bc:	02a02074 	movhi	r10,32897
8020c4c0:	48d2b03a 	or	r9,r9,r3
8020c4c4:	4806943a 	slli	r3,r9,16
8020c4c8:	5affbfc4 	addi	r11,r11,-257
8020c4cc:	52a02004 	addi	r10,r10,-32640
8020c4d0:	48d2b03a 	or	r9,r9,r3
8020c4d4:	20c00017 	ldw	r3,0(r4)
8020c4d8:	48c6f03a 	xor	r3,r9,r3
8020c4dc:	1acd883a 	add	r6,r3,r11
8020c4e0:	00c6303a 	nor	r3,zero,r3
8020c4e4:	30c6703a 	and	r3,r6,r3
8020c4e8:	1a86703a 	and	r3,r3,r10
8020c4ec:	183fe01e 	bne	r3,zero,8020c470 <__reset+0xfa1ec470>
8020c4f0:	10bfff04 	addi	r2,r2,-4
8020c4f4:	21000104 	addi	r4,r4,4
8020c4f8:	40bff636 	bltu	r8,r2,8020c4d4 <__reset+0xfa1ec4d4>
8020c4fc:	003fdb06 	br	8020c46c <__reset+0xfa1ec46c>
8020c500:	3005883a 	mov	r2,r6
8020c504:	003fd706 	br	8020c464 <__reset+0xfa1ec464>

8020c508 <memmove>:
8020c508:	2005883a 	mov	r2,r4
8020c50c:	29000b2e 	bgeu	r5,r4,8020c53c <memmove+0x34>
8020c510:	298f883a 	add	r7,r5,r6
8020c514:	21c0092e 	bgeu	r4,r7,8020c53c <memmove+0x34>
8020c518:	2187883a 	add	r3,r4,r6
8020c51c:	198bc83a 	sub	r5,r3,r6
8020c520:	30004826 	beq	r6,zero,8020c644 <memmove+0x13c>
8020c524:	39ffffc4 	addi	r7,r7,-1
8020c528:	39000003 	ldbu	r4,0(r7)
8020c52c:	18ffffc4 	addi	r3,r3,-1
8020c530:	19000005 	stb	r4,0(r3)
8020c534:	28fffb1e 	bne	r5,r3,8020c524 <__reset+0xfa1ec524>
8020c538:	f800283a 	ret
8020c53c:	00c003c4 	movi	r3,15
8020c540:	1980412e 	bgeu	r3,r6,8020c648 <memmove+0x140>
8020c544:	2886b03a 	or	r3,r5,r2
8020c548:	18c000cc 	andi	r3,r3,3
8020c54c:	1800401e 	bne	r3,zero,8020c650 <memmove+0x148>
8020c550:	33fffc04 	addi	r15,r6,-16
8020c554:	781ed13a 	srli	r15,r15,4
8020c558:	28c00104 	addi	r3,r5,4
8020c55c:	13400104 	addi	r13,r2,4
8020c560:	781c913a 	slli	r14,r15,4
8020c564:	2b000204 	addi	r12,r5,8
8020c568:	12c00204 	addi	r11,r2,8
8020c56c:	73800504 	addi	r14,r14,20
8020c570:	2a800304 	addi	r10,r5,12
8020c574:	12400304 	addi	r9,r2,12
8020c578:	2b9d883a 	add	r14,r5,r14
8020c57c:	2811883a 	mov	r8,r5
8020c580:	100f883a 	mov	r7,r2
8020c584:	41000017 	ldw	r4,0(r8)
8020c588:	39c00404 	addi	r7,r7,16
8020c58c:	18c00404 	addi	r3,r3,16
8020c590:	393ffc15 	stw	r4,-16(r7)
8020c594:	193ffc17 	ldw	r4,-16(r3)
8020c598:	6b400404 	addi	r13,r13,16
8020c59c:	5ac00404 	addi	r11,r11,16
8020c5a0:	693ffc15 	stw	r4,-16(r13)
8020c5a4:	61000017 	ldw	r4,0(r12)
8020c5a8:	4a400404 	addi	r9,r9,16
8020c5ac:	42000404 	addi	r8,r8,16
8020c5b0:	593ffc15 	stw	r4,-16(r11)
8020c5b4:	51000017 	ldw	r4,0(r10)
8020c5b8:	63000404 	addi	r12,r12,16
8020c5bc:	52800404 	addi	r10,r10,16
8020c5c0:	493ffc15 	stw	r4,-16(r9)
8020c5c4:	1bbfef1e 	bne	r3,r14,8020c584 <__reset+0xfa1ec584>
8020c5c8:	79000044 	addi	r4,r15,1
8020c5cc:	2008913a 	slli	r4,r4,4
8020c5d0:	328003cc 	andi	r10,r6,15
8020c5d4:	02c000c4 	movi	r11,3
8020c5d8:	1107883a 	add	r3,r2,r4
8020c5dc:	290b883a 	add	r5,r5,r4
8020c5e0:	5a801e2e 	bgeu	r11,r10,8020c65c <memmove+0x154>
8020c5e4:	1813883a 	mov	r9,r3
8020c5e8:	2811883a 	mov	r8,r5
8020c5ec:	500f883a 	mov	r7,r10
8020c5f0:	41000017 	ldw	r4,0(r8)
8020c5f4:	4a400104 	addi	r9,r9,4
8020c5f8:	39ffff04 	addi	r7,r7,-4
8020c5fc:	493fff15 	stw	r4,-4(r9)
8020c600:	42000104 	addi	r8,r8,4
8020c604:	59fffa36 	bltu	r11,r7,8020c5f0 <__reset+0xfa1ec5f0>
8020c608:	513fff04 	addi	r4,r10,-4
8020c60c:	2008d0ba 	srli	r4,r4,2
8020c610:	318000cc 	andi	r6,r6,3
8020c614:	21000044 	addi	r4,r4,1
8020c618:	2109883a 	add	r4,r4,r4
8020c61c:	2109883a 	add	r4,r4,r4
8020c620:	1907883a 	add	r3,r3,r4
8020c624:	290b883a 	add	r5,r5,r4
8020c628:	30000b26 	beq	r6,zero,8020c658 <memmove+0x150>
8020c62c:	198d883a 	add	r6,r3,r6
8020c630:	29c00003 	ldbu	r7,0(r5)
8020c634:	18c00044 	addi	r3,r3,1
8020c638:	29400044 	addi	r5,r5,1
8020c63c:	19ffffc5 	stb	r7,-1(r3)
8020c640:	19bffb1e 	bne	r3,r6,8020c630 <__reset+0xfa1ec630>
8020c644:	f800283a 	ret
8020c648:	1007883a 	mov	r3,r2
8020c64c:	003ff606 	br	8020c628 <__reset+0xfa1ec628>
8020c650:	1007883a 	mov	r3,r2
8020c654:	003ff506 	br	8020c62c <__reset+0xfa1ec62c>
8020c658:	f800283a 	ret
8020c65c:	500d883a 	mov	r6,r10
8020c660:	003ff106 	br	8020c628 <__reset+0xfa1ec628>

8020c664 <memset>:
8020c664:	20c000cc 	andi	r3,r4,3
8020c668:	2005883a 	mov	r2,r4
8020c66c:	18004426 	beq	r3,zero,8020c780 <memset+0x11c>
8020c670:	31ffffc4 	addi	r7,r6,-1
8020c674:	30004026 	beq	r6,zero,8020c778 <memset+0x114>
8020c678:	2813883a 	mov	r9,r5
8020c67c:	200d883a 	mov	r6,r4
8020c680:	2007883a 	mov	r3,r4
8020c684:	00000406 	br	8020c698 <memset+0x34>
8020c688:	3a3fffc4 	addi	r8,r7,-1
8020c68c:	31800044 	addi	r6,r6,1
8020c690:	38003926 	beq	r7,zero,8020c778 <memset+0x114>
8020c694:	400f883a 	mov	r7,r8
8020c698:	18c00044 	addi	r3,r3,1
8020c69c:	32400005 	stb	r9,0(r6)
8020c6a0:	1a0000cc 	andi	r8,r3,3
8020c6a4:	403ff81e 	bne	r8,zero,8020c688 <__reset+0xfa1ec688>
8020c6a8:	010000c4 	movi	r4,3
8020c6ac:	21c02d2e 	bgeu	r4,r7,8020c764 <memset+0x100>
8020c6b0:	29003fcc 	andi	r4,r5,255
8020c6b4:	200c923a 	slli	r6,r4,8
8020c6b8:	3108b03a 	or	r4,r6,r4
8020c6bc:	200c943a 	slli	r6,r4,16
8020c6c0:	218cb03a 	or	r6,r4,r6
8020c6c4:	010003c4 	movi	r4,15
8020c6c8:	21c0182e 	bgeu	r4,r7,8020c72c <memset+0xc8>
8020c6cc:	3b3ffc04 	addi	r12,r7,-16
8020c6d0:	6018d13a 	srli	r12,r12,4
8020c6d4:	1a000104 	addi	r8,r3,4
8020c6d8:	1ac00204 	addi	r11,r3,8
8020c6dc:	6008913a 	slli	r4,r12,4
8020c6e0:	1a800304 	addi	r10,r3,12
8020c6e4:	1813883a 	mov	r9,r3
8020c6e8:	21000504 	addi	r4,r4,20
8020c6ec:	1909883a 	add	r4,r3,r4
8020c6f0:	49800015 	stw	r6,0(r9)
8020c6f4:	41800015 	stw	r6,0(r8)
8020c6f8:	59800015 	stw	r6,0(r11)
8020c6fc:	51800015 	stw	r6,0(r10)
8020c700:	42000404 	addi	r8,r8,16
8020c704:	4a400404 	addi	r9,r9,16
8020c708:	5ac00404 	addi	r11,r11,16
8020c70c:	52800404 	addi	r10,r10,16
8020c710:	413ff71e 	bne	r8,r4,8020c6f0 <__reset+0xfa1ec6f0>
8020c714:	63000044 	addi	r12,r12,1
8020c718:	6018913a 	slli	r12,r12,4
8020c71c:	39c003cc 	andi	r7,r7,15
8020c720:	010000c4 	movi	r4,3
8020c724:	1b07883a 	add	r3,r3,r12
8020c728:	21c00e2e 	bgeu	r4,r7,8020c764 <memset+0x100>
8020c72c:	1813883a 	mov	r9,r3
8020c730:	3811883a 	mov	r8,r7
8020c734:	010000c4 	movi	r4,3
8020c738:	49800015 	stw	r6,0(r9)
8020c73c:	423fff04 	addi	r8,r8,-4
8020c740:	4a400104 	addi	r9,r9,4
8020c744:	223ffc36 	bltu	r4,r8,8020c738 <__reset+0xfa1ec738>
8020c748:	393fff04 	addi	r4,r7,-4
8020c74c:	2008d0ba 	srli	r4,r4,2
8020c750:	39c000cc 	andi	r7,r7,3
8020c754:	21000044 	addi	r4,r4,1
8020c758:	2109883a 	add	r4,r4,r4
8020c75c:	2109883a 	add	r4,r4,r4
8020c760:	1907883a 	add	r3,r3,r4
8020c764:	38000526 	beq	r7,zero,8020c77c <memset+0x118>
8020c768:	19cf883a 	add	r7,r3,r7
8020c76c:	19400005 	stb	r5,0(r3)
8020c770:	18c00044 	addi	r3,r3,1
8020c774:	38fffd1e 	bne	r7,r3,8020c76c <__reset+0xfa1ec76c>
8020c778:	f800283a 	ret
8020c77c:	f800283a 	ret
8020c780:	2007883a 	mov	r3,r4
8020c784:	300f883a 	mov	r7,r6
8020c788:	003fc706 	br	8020c6a8 <__reset+0xfa1ec6a8>

8020c78c <_Balloc>:
8020c78c:	20801317 	ldw	r2,76(r4)
8020c790:	defffc04 	addi	sp,sp,-16
8020c794:	dc400115 	stw	r17,4(sp)
8020c798:	dc000015 	stw	r16,0(sp)
8020c79c:	dfc00315 	stw	ra,12(sp)
8020c7a0:	dc800215 	stw	r18,8(sp)
8020c7a4:	2023883a 	mov	r17,r4
8020c7a8:	2821883a 	mov	r16,r5
8020c7ac:	10000f26 	beq	r2,zero,8020c7ec <_Balloc+0x60>
8020c7b0:	8407883a 	add	r3,r16,r16
8020c7b4:	18c7883a 	add	r3,r3,r3
8020c7b8:	10c7883a 	add	r3,r2,r3
8020c7bc:	18800017 	ldw	r2,0(r3)
8020c7c0:	10001126 	beq	r2,zero,8020c808 <_Balloc+0x7c>
8020c7c4:	11000017 	ldw	r4,0(r2)
8020c7c8:	19000015 	stw	r4,0(r3)
8020c7cc:	10000415 	stw	zero,16(r2)
8020c7d0:	10000315 	stw	zero,12(r2)
8020c7d4:	dfc00317 	ldw	ra,12(sp)
8020c7d8:	dc800217 	ldw	r18,8(sp)
8020c7dc:	dc400117 	ldw	r17,4(sp)
8020c7e0:	dc000017 	ldw	r16,0(sp)
8020c7e4:	dec00404 	addi	sp,sp,16
8020c7e8:	f800283a 	ret
8020c7ec:	01800844 	movi	r6,33
8020c7f0:	01400104 	movi	r5,4
8020c7f4:	020f6c80 	call	8020f6c8 <_calloc_r>
8020c7f8:	88801315 	stw	r2,76(r17)
8020c7fc:	103fec1e 	bne	r2,zero,8020c7b0 <__reset+0xfa1ec7b0>
8020c800:	0005883a 	mov	r2,zero
8020c804:	003ff306 	br	8020c7d4 <__reset+0xfa1ec7d4>
8020c808:	01400044 	movi	r5,1
8020c80c:	2c24983a 	sll	r18,r5,r16
8020c810:	8809883a 	mov	r4,r17
8020c814:	91800144 	addi	r6,r18,5
8020c818:	318d883a 	add	r6,r6,r6
8020c81c:	318d883a 	add	r6,r6,r6
8020c820:	020f6c80 	call	8020f6c8 <_calloc_r>
8020c824:	103ff626 	beq	r2,zero,8020c800 <__reset+0xfa1ec800>
8020c828:	14000115 	stw	r16,4(r2)
8020c82c:	14800215 	stw	r18,8(r2)
8020c830:	003fe606 	br	8020c7cc <__reset+0xfa1ec7cc>

8020c834 <_Bfree>:
8020c834:	28000826 	beq	r5,zero,8020c858 <_Bfree+0x24>
8020c838:	28c00117 	ldw	r3,4(r5)
8020c83c:	20801317 	ldw	r2,76(r4)
8020c840:	18c7883a 	add	r3,r3,r3
8020c844:	18c7883a 	add	r3,r3,r3
8020c848:	10c5883a 	add	r2,r2,r3
8020c84c:	10c00017 	ldw	r3,0(r2)
8020c850:	28c00015 	stw	r3,0(r5)
8020c854:	11400015 	stw	r5,0(r2)
8020c858:	f800283a 	ret

8020c85c <__multadd>:
8020c85c:	defffa04 	addi	sp,sp,-24
8020c860:	dc800315 	stw	r18,12(sp)
8020c864:	dc400215 	stw	r17,8(sp)
8020c868:	dc000115 	stw	r16,4(sp)
8020c86c:	2823883a 	mov	r17,r5
8020c870:	2c000417 	ldw	r16,16(r5)
8020c874:	dfc00515 	stw	ra,20(sp)
8020c878:	dcc00415 	stw	r19,16(sp)
8020c87c:	2025883a 	mov	r18,r4
8020c880:	29400504 	addi	r5,r5,20
8020c884:	0011883a 	mov	r8,zero
8020c888:	28c00017 	ldw	r3,0(r5)
8020c88c:	29400104 	addi	r5,r5,4
8020c890:	42000044 	addi	r8,r8,1
8020c894:	18bfffcc 	andi	r2,r3,65535
8020c898:	1185383a 	mul	r2,r2,r6
8020c89c:	1806d43a 	srli	r3,r3,16
8020c8a0:	11cf883a 	add	r7,r2,r7
8020c8a4:	3808d43a 	srli	r4,r7,16
8020c8a8:	1987383a 	mul	r3,r3,r6
8020c8ac:	38bfffcc 	andi	r2,r7,65535
8020c8b0:	1907883a 	add	r3,r3,r4
8020c8b4:	1808943a 	slli	r4,r3,16
8020c8b8:	180ed43a 	srli	r7,r3,16
8020c8bc:	2085883a 	add	r2,r4,r2
8020c8c0:	28bfff15 	stw	r2,-4(r5)
8020c8c4:	443ff016 	blt	r8,r16,8020c888 <__reset+0xfa1ec888>
8020c8c8:	38000926 	beq	r7,zero,8020c8f0 <__multadd+0x94>
8020c8cc:	88800217 	ldw	r2,8(r17)
8020c8d0:	80800f0e 	bge	r16,r2,8020c910 <__multadd+0xb4>
8020c8d4:	80800144 	addi	r2,r16,5
8020c8d8:	1085883a 	add	r2,r2,r2
8020c8dc:	1085883a 	add	r2,r2,r2
8020c8e0:	8885883a 	add	r2,r17,r2
8020c8e4:	11c00015 	stw	r7,0(r2)
8020c8e8:	84000044 	addi	r16,r16,1
8020c8ec:	8c000415 	stw	r16,16(r17)
8020c8f0:	8805883a 	mov	r2,r17
8020c8f4:	dfc00517 	ldw	ra,20(sp)
8020c8f8:	dcc00417 	ldw	r19,16(sp)
8020c8fc:	dc800317 	ldw	r18,12(sp)
8020c900:	dc400217 	ldw	r17,8(sp)
8020c904:	dc000117 	ldw	r16,4(sp)
8020c908:	dec00604 	addi	sp,sp,24
8020c90c:	f800283a 	ret
8020c910:	89400117 	ldw	r5,4(r17)
8020c914:	9009883a 	mov	r4,r18
8020c918:	d9c00015 	stw	r7,0(sp)
8020c91c:	29400044 	addi	r5,r5,1
8020c920:	020c78c0 	call	8020c78c <_Balloc>
8020c924:	89800417 	ldw	r6,16(r17)
8020c928:	89400304 	addi	r5,r17,12
8020c92c:	11000304 	addi	r4,r2,12
8020c930:	31800084 	addi	r6,r6,2
8020c934:	318d883a 	add	r6,r6,r6
8020c938:	318d883a 	add	r6,r6,r6
8020c93c:	1027883a 	mov	r19,r2
8020c940:	02068f40 	call	802068f4 <memcpy>
8020c944:	d9c00017 	ldw	r7,0(sp)
8020c948:	88000a26 	beq	r17,zero,8020c974 <__multadd+0x118>
8020c94c:	88c00117 	ldw	r3,4(r17)
8020c950:	90801317 	ldw	r2,76(r18)
8020c954:	18c7883a 	add	r3,r3,r3
8020c958:	18c7883a 	add	r3,r3,r3
8020c95c:	10c5883a 	add	r2,r2,r3
8020c960:	10c00017 	ldw	r3,0(r2)
8020c964:	88c00015 	stw	r3,0(r17)
8020c968:	14400015 	stw	r17,0(r2)
8020c96c:	9823883a 	mov	r17,r19
8020c970:	003fd806 	br	8020c8d4 <__reset+0xfa1ec8d4>
8020c974:	9823883a 	mov	r17,r19
8020c978:	003fd606 	br	8020c8d4 <__reset+0xfa1ec8d4>

8020c97c <__s2b>:
8020c97c:	defff904 	addi	sp,sp,-28
8020c980:	dc400115 	stw	r17,4(sp)
8020c984:	dc000015 	stw	r16,0(sp)
8020c988:	2023883a 	mov	r17,r4
8020c98c:	2821883a 	mov	r16,r5
8020c990:	39000204 	addi	r4,r7,8
8020c994:	01400244 	movi	r5,9
8020c998:	dcc00315 	stw	r19,12(sp)
8020c99c:	dc800215 	stw	r18,8(sp)
8020c9a0:	dfc00615 	stw	ra,24(sp)
8020c9a4:	dd400515 	stw	r21,20(sp)
8020c9a8:	dd000415 	stw	r20,16(sp)
8020c9ac:	3825883a 	mov	r18,r7
8020c9b0:	3027883a 	mov	r19,r6
8020c9b4:	02109f80 	call	802109f8 <__divsi3>
8020c9b8:	00c00044 	movi	r3,1
8020c9bc:	000b883a 	mov	r5,zero
8020c9c0:	1880030e 	bge	r3,r2,8020c9d0 <__s2b+0x54>
8020c9c4:	18c7883a 	add	r3,r3,r3
8020c9c8:	29400044 	addi	r5,r5,1
8020c9cc:	18bffd16 	blt	r3,r2,8020c9c4 <__reset+0xfa1ec9c4>
8020c9d0:	8809883a 	mov	r4,r17
8020c9d4:	020c78c0 	call	8020c78c <_Balloc>
8020c9d8:	d8c00717 	ldw	r3,28(sp)
8020c9dc:	10c00515 	stw	r3,20(r2)
8020c9e0:	00c00044 	movi	r3,1
8020c9e4:	10c00415 	stw	r3,16(r2)
8020c9e8:	00c00244 	movi	r3,9
8020c9ec:	1cc0210e 	bge	r3,r19,8020ca74 <__s2b+0xf8>
8020c9f0:	80eb883a 	add	r21,r16,r3
8020c9f4:	a829883a 	mov	r20,r21
8020c9f8:	84e1883a 	add	r16,r16,r19
8020c9fc:	a1c00007 	ldb	r7,0(r20)
8020ca00:	01800284 	movi	r6,10
8020ca04:	a5000044 	addi	r20,r20,1
8020ca08:	100b883a 	mov	r5,r2
8020ca0c:	39fff404 	addi	r7,r7,-48
8020ca10:	8809883a 	mov	r4,r17
8020ca14:	020c85c0 	call	8020c85c <__multadd>
8020ca18:	a43ff81e 	bne	r20,r16,8020c9fc <__reset+0xfa1ec9fc>
8020ca1c:	ace1883a 	add	r16,r21,r19
8020ca20:	843ffe04 	addi	r16,r16,-8
8020ca24:	9c800a0e 	bge	r19,r18,8020ca50 <__s2b+0xd4>
8020ca28:	94e5c83a 	sub	r18,r18,r19
8020ca2c:	84a5883a 	add	r18,r16,r18
8020ca30:	81c00007 	ldb	r7,0(r16)
8020ca34:	01800284 	movi	r6,10
8020ca38:	84000044 	addi	r16,r16,1
8020ca3c:	100b883a 	mov	r5,r2
8020ca40:	39fff404 	addi	r7,r7,-48
8020ca44:	8809883a 	mov	r4,r17
8020ca48:	020c85c0 	call	8020c85c <__multadd>
8020ca4c:	84bff81e 	bne	r16,r18,8020ca30 <__reset+0xfa1eca30>
8020ca50:	dfc00617 	ldw	ra,24(sp)
8020ca54:	dd400517 	ldw	r21,20(sp)
8020ca58:	dd000417 	ldw	r20,16(sp)
8020ca5c:	dcc00317 	ldw	r19,12(sp)
8020ca60:	dc800217 	ldw	r18,8(sp)
8020ca64:	dc400117 	ldw	r17,4(sp)
8020ca68:	dc000017 	ldw	r16,0(sp)
8020ca6c:	dec00704 	addi	sp,sp,28
8020ca70:	f800283a 	ret
8020ca74:	84000284 	addi	r16,r16,10
8020ca78:	1827883a 	mov	r19,r3
8020ca7c:	003fe906 	br	8020ca24 <__reset+0xfa1eca24>

8020ca80 <__hi0bits>:
8020ca80:	20bfffec 	andhi	r2,r4,65535
8020ca84:	1000141e 	bne	r2,zero,8020cad8 <__hi0bits+0x58>
8020ca88:	2008943a 	slli	r4,r4,16
8020ca8c:	00800404 	movi	r2,16
8020ca90:	20ffc02c 	andhi	r3,r4,65280
8020ca94:	1800021e 	bne	r3,zero,8020caa0 <__hi0bits+0x20>
8020ca98:	2008923a 	slli	r4,r4,8
8020ca9c:	10800204 	addi	r2,r2,8
8020caa0:	20fc002c 	andhi	r3,r4,61440
8020caa4:	1800021e 	bne	r3,zero,8020cab0 <__hi0bits+0x30>
8020caa8:	2008913a 	slli	r4,r4,4
8020caac:	10800104 	addi	r2,r2,4
8020cab0:	20f0002c 	andhi	r3,r4,49152
8020cab4:	1800031e 	bne	r3,zero,8020cac4 <__hi0bits+0x44>
8020cab8:	2109883a 	add	r4,r4,r4
8020cabc:	10800084 	addi	r2,r2,2
8020cac0:	2109883a 	add	r4,r4,r4
8020cac4:	20000316 	blt	r4,zero,8020cad4 <__hi0bits+0x54>
8020cac8:	2110002c 	andhi	r4,r4,16384
8020cacc:	2000041e 	bne	r4,zero,8020cae0 <__hi0bits+0x60>
8020cad0:	00800804 	movi	r2,32
8020cad4:	f800283a 	ret
8020cad8:	0005883a 	mov	r2,zero
8020cadc:	003fec06 	br	8020ca90 <__reset+0xfa1eca90>
8020cae0:	10800044 	addi	r2,r2,1
8020cae4:	f800283a 	ret

8020cae8 <__lo0bits>:
8020cae8:	20c00017 	ldw	r3,0(r4)
8020caec:	188001cc 	andi	r2,r3,7
8020caf0:	10000826 	beq	r2,zero,8020cb14 <__lo0bits+0x2c>
8020caf4:	1880004c 	andi	r2,r3,1
8020caf8:	1000211e 	bne	r2,zero,8020cb80 <__lo0bits+0x98>
8020cafc:	1880008c 	andi	r2,r3,2
8020cb00:	1000211e 	bne	r2,zero,8020cb88 <__lo0bits+0xa0>
8020cb04:	1806d0ba 	srli	r3,r3,2
8020cb08:	00800084 	movi	r2,2
8020cb0c:	20c00015 	stw	r3,0(r4)
8020cb10:	f800283a 	ret
8020cb14:	18bfffcc 	andi	r2,r3,65535
8020cb18:	10001326 	beq	r2,zero,8020cb68 <__lo0bits+0x80>
8020cb1c:	0005883a 	mov	r2,zero
8020cb20:	19403fcc 	andi	r5,r3,255
8020cb24:	2800021e 	bne	r5,zero,8020cb30 <__lo0bits+0x48>
8020cb28:	1806d23a 	srli	r3,r3,8
8020cb2c:	10800204 	addi	r2,r2,8
8020cb30:	194003cc 	andi	r5,r3,15
8020cb34:	2800021e 	bne	r5,zero,8020cb40 <__lo0bits+0x58>
8020cb38:	1806d13a 	srli	r3,r3,4
8020cb3c:	10800104 	addi	r2,r2,4
8020cb40:	194000cc 	andi	r5,r3,3
8020cb44:	2800021e 	bne	r5,zero,8020cb50 <__lo0bits+0x68>
8020cb48:	1806d0ba 	srli	r3,r3,2
8020cb4c:	10800084 	addi	r2,r2,2
8020cb50:	1940004c 	andi	r5,r3,1
8020cb54:	2800081e 	bne	r5,zero,8020cb78 <__lo0bits+0x90>
8020cb58:	1806d07a 	srli	r3,r3,1
8020cb5c:	1800051e 	bne	r3,zero,8020cb74 <__lo0bits+0x8c>
8020cb60:	00800804 	movi	r2,32
8020cb64:	f800283a 	ret
8020cb68:	1806d43a 	srli	r3,r3,16
8020cb6c:	00800404 	movi	r2,16
8020cb70:	003feb06 	br	8020cb20 <__reset+0xfa1ecb20>
8020cb74:	10800044 	addi	r2,r2,1
8020cb78:	20c00015 	stw	r3,0(r4)
8020cb7c:	f800283a 	ret
8020cb80:	0005883a 	mov	r2,zero
8020cb84:	f800283a 	ret
8020cb88:	1806d07a 	srli	r3,r3,1
8020cb8c:	00800044 	movi	r2,1
8020cb90:	20c00015 	stw	r3,0(r4)
8020cb94:	f800283a 	ret

8020cb98 <__i2b>:
8020cb98:	defffd04 	addi	sp,sp,-12
8020cb9c:	dc000015 	stw	r16,0(sp)
8020cba0:	04000044 	movi	r16,1
8020cba4:	dc400115 	stw	r17,4(sp)
8020cba8:	2823883a 	mov	r17,r5
8020cbac:	800b883a 	mov	r5,r16
8020cbb0:	dfc00215 	stw	ra,8(sp)
8020cbb4:	020c78c0 	call	8020c78c <_Balloc>
8020cbb8:	14400515 	stw	r17,20(r2)
8020cbbc:	14000415 	stw	r16,16(r2)
8020cbc0:	dfc00217 	ldw	ra,8(sp)
8020cbc4:	dc400117 	ldw	r17,4(sp)
8020cbc8:	dc000017 	ldw	r16,0(sp)
8020cbcc:	dec00304 	addi	sp,sp,12
8020cbd0:	f800283a 	ret

8020cbd4 <__multiply>:
8020cbd4:	defffa04 	addi	sp,sp,-24
8020cbd8:	dcc00315 	stw	r19,12(sp)
8020cbdc:	dc800215 	stw	r18,8(sp)
8020cbe0:	34c00417 	ldw	r19,16(r6)
8020cbe4:	2c800417 	ldw	r18,16(r5)
8020cbe8:	dd000415 	stw	r20,16(sp)
8020cbec:	dc400115 	stw	r17,4(sp)
8020cbf0:	dfc00515 	stw	ra,20(sp)
8020cbf4:	dc000015 	stw	r16,0(sp)
8020cbf8:	2829883a 	mov	r20,r5
8020cbfc:	3023883a 	mov	r17,r6
8020cc00:	94c0050e 	bge	r18,r19,8020cc18 <__multiply+0x44>
8020cc04:	9007883a 	mov	r3,r18
8020cc08:	3029883a 	mov	r20,r6
8020cc0c:	9825883a 	mov	r18,r19
8020cc10:	2823883a 	mov	r17,r5
8020cc14:	1827883a 	mov	r19,r3
8020cc18:	a0800217 	ldw	r2,8(r20)
8020cc1c:	94e1883a 	add	r16,r18,r19
8020cc20:	a1400117 	ldw	r5,4(r20)
8020cc24:	1400010e 	bge	r2,r16,8020cc2c <__multiply+0x58>
8020cc28:	29400044 	addi	r5,r5,1
8020cc2c:	020c78c0 	call	8020c78c <_Balloc>
8020cc30:	8415883a 	add	r10,r16,r16
8020cc34:	12c00504 	addi	r11,r2,20
8020cc38:	5295883a 	add	r10,r10,r10
8020cc3c:	5a95883a 	add	r10,r11,r10
8020cc40:	5807883a 	mov	r3,r11
8020cc44:	5a80032e 	bgeu	r11,r10,8020cc54 <__multiply+0x80>
8020cc48:	18000015 	stw	zero,0(r3)
8020cc4c:	18c00104 	addi	r3,r3,4
8020cc50:	1abffd36 	bltu	r3,r10,8020cc48 <__reset+0xfa1ecc48>
8020cc54:	9ce7883a 	add	r19,r19,r19
8020cc58:	94a5883a 	add	r18,r18,r18
8020cc5c:	89800504 	addi	r6,r17,20
8020cc60:	9ce7883a 	add	r19,r19,r19
8020cc64:	a3400504 	addi	r13,r20,20
8020cc68:	94a5883a 	add	r18,r18,r18
8020cc6c:	34d9883a 	add	r12,r6,r19
8020cc70:	6c93883a 	add	r9,r13,r18
8020cc74:	3300422e 	bgeu	r6,r12,8020cd80 <__multiply+0x1ac>
8020cc78:	37c00017 	ldw	ra,0(r6)
8020cc7c:	fbffffcc 	andi	r15,ra,65535
8020cc80:	78001b26 	beq	r15,zero,8020ccf0 <__multiply+0x11c>
8020cc84:	5811883a 	mov	r8,r11
8020cc88:	681d883a 	mov	r14,r13
8020cc8c:	000f883a 	mov	r7,zero
8020cc90:	71000017 	ldw	r4,0(r14)
8020cc94:	40c00017 	ldw	r3,0(r8)
8020cc98:	73800104 	addi	r14,r14,4
8020cc9c:	217fffcc 	andi	r5,r4,65535
8020cca0:	2bcb383a 	mul	r5,r5,r15
8020cca4:	2008d43a 	srli	r4,r4,16
8020cca8:	1c7fffcc 	andi	r17,r3,65535
8020ccac:	2c4b883a 	add	r5,r5,r17
8020ccb0:	29cb883a 	add	r5,r5,r7
8020ccb4:	23c9383a 	mul	r4,r4,r15
8020ccb8:	1806d43a 	srli	r3,r3,16
8020ccbc:	280ed43a 	srli	r7,r5,16
8020ccc0:	297fffcc 	andi	r5,r5,65535
8020ccc4:	20c7883a 	add	r3,r4,r3
8020ccc8:	19c7883a 	add	r3,r3,r7
8020cccc:	1808943a 	slli	r4,r3,16
8020ccd0:	4023883a 	mov	r17,r8
8020ccd4:	180ed43a 	srli	r7,r3,16
8020ccd8:	214ab03a 	or	r5,r4,r5
8020ccdc:	41400015 	stw	r5,0(r8)
8020cce0:	42000104 	addi	r8,r8,4
8020cce4:	727fea36 	bltu	r14,r9,8020cc90 <__reset+0xfa1ecc90>
8020cce8:	89c00115 	stw	r7,4(r17)
8020ccec:	37c00017 	ldw	ra,0(r6)
8020ccf0:	f83ed43a 	srli	ra,ra,16
8020ccf4:	f8001f26 	beq	ra,zero,8020cd74 <__multiply+0x1a0>
8020ccf8:	58c00017 	ldw	r3,0(r11)
8020ccfc:	681d883a 	mov	r14,r13
8020cd00:	581f883a 	mov	r15,r11
8020cd04:	1811883a 	mov	r8,r3
8020cd08:	5825883a 	mov	r18,r11
8020cd0c:	000f883a 	mov	r7,zero
8020cd10:	00000106 	br	8020cd18 <__multiply+0x144>
8020cd14:	8825883a 	mov	r18,r17
8020cd18:	7140000b 	ldhu	r5,0(r14)
8020cd1c:	4010d43a 	srli	r8,r8,16
8020cd20:	193fffcc 	andi	r4,r3,65535
8020cd24:	2fcb383a 	mul	r5,r5,ra
8020cd28:	7bc00104 	addi	r15,r15,4
8020cd2c:	73800104 	addi	r14,r14,4
8020cd30:	2a0b883a 	add	r5,r5,r8
8020cd34:	29cb883a 	add	r5,r5,r7
8020cd38:	2806943a 	slli	r3,r5,16
8020cd3c:	94400104 	addi	r17,r18,4
8020cd40:	280ad43a 	srli	r5,r5,16
8020cd44:	1908b03a 	or	r4,r3,r4
8020cd48:	793fff15 	stw	r4,-4(r15)
8020cd4c:	70ffff17 	ldw	r3,-4(r14)
8020cd50:	8a000017 	ldw	r8,0(r17)
8020cd54:	1806d43a 	srli	r3,r3,16
8020cd58:	413fffcc 	andi	r4,r8,65535
8020cd5c:	1fc7383a 	mul	r3,r3,ra
8020cd60:	1907883a 	add	r3,r3,r4
8020cd64:	1947883a 	add	r3,r3,r5
8020cd68:	180ed43a 	srli	r7,r3,16
8020cd6c:	727fe936 	bltu	r14,r9,8020cd14 <__reset+0xfa1ecd14>
8020cd70:	90c00115 	stw	r3,4(r18)
8020cd74:	31800104 	addi	r6,r6,4
8020cd78:	5ac00104 	addi	r11,r11,4
8020cd7c:	333fbe36 	bltu	r6,r12,8020cc78 <__reset+0xfa1ecc78>
8020cd80:	0400090e 	bge	zero,r16,8020cda8 <__multiply+0x1d4>
8020cd84:	50ffff17 	ldw	r3,-4(r10)
8020cd88:	52bfff04 	addi	r10,r10,-4
8020cd8c:	18000326 	beq	r3,zero,8020cd9c <__multiply+0x1c8>
8020cd90:	00000506 	br	8020cda8 <__multiply+0x1d4>
8020cd94:	50c00017 	ldw	r3,0(r10)
8020cd98:	1800031e 	bne	r3,zero,8020cda8 <__multiply+0x1d4>
8020cd9c:	843fffc4 	addi	r16,r16,-1
8020cda0:	52bfff04 	addi	r10,r10,-4
8020cda4:	803ffb1e 	bne	r16,zero,8020cd94 <__reset+0xfa1ecd94>
8020cda8:	14000415 	stw	r16,16(r2)
8020cdac:	dfc00517 	ldw	ra,20(sp)
8020cdb0:	dd000417 	ldw	r20,16(sp)
8020cdb4:	dcc00317 	ldw	r19,12(sp)
8020cdb8:	dc800217 	ldw	r18,8(sp)
8020cdbc:	dc400117 	ldw	r17,4(sp)
8020cdc0:	dc000017 	ldw	r16,0(sp)
8020cdc4:	dec00604 	addi	sp,sp,24
8020cdc8:	f800283a 	ret

8020cdcc <__pow5mult>:
8020cdcc:	defffa04 	addi	sp,sp,-24
8020cdd0:	dcc00315 	stw	r19,12(sp)
8020cdd4:	dc000015 	stw	r16,0(sp)
8020cdd8:	dfc00515 	stw	ra,20(sp)
8020cddc:	dd000415 	stw	r20,16(sp)
8020cde0:	dc800215 	stw	r18,8(sp)
8020cde4:	dc400115 	stw	r17,4(sp)
8020cde8:	308000cc 	andi	r2,r6,3
8020cdec:	3021883a 	mov	r16,r6
8020cdf0:	2027883a 	mov	r19,r4
8020cdf4:	10002f1e 	bne	r2,zero,8020ceb4 <__pow5mult+0xe8>
8020cdf8:	2825883a 	mov	r18,r5
8020cdfc:	8021d0ba 	srai	r16,r16,2
8020ce00:	80001a26 	beq	r16,zero,8020ce6c <__pow5mult+0xa0>
8020ce04:	9c401217 	ldw	r17,72(r19)
8020ce08:	8800061e 	bne	r17,zero,8020ce24 <__pow5mult+0x58>
8020ce0c:	00003406 	br	8020cee0 <__pow5mult+0x114>
8020ce10:	8021d07a 	srai	r16,r16,1
8020ce14:	80001526 	beq	r16,zero,8020ce6c <__pow5mult+0xa0>
8020ce18:	88800017 	ldw	r2,0(r17)
8020ce1c:	10001c26 	beq	r2,zero,8020ce90 <__pow5mult+0xc4>
8020ce20:	1023883a 	mov	r17,r2
8020ce24:	8080004c 	andi	r2,r16,1
8020ce28:	103ff926 	beq	r2,zero,8020ce10 <__reset+0xfa1ece10>
8020ce2c:	880d883a 	mov	r6,r17
8020ce30:	900b883a 	mov	r5,r18
8020ce34:	9809883a 	mov	r4,r19
8020ce38:	020cbd40 	call	8020cbd4 <__multiply>
8020ce3c:	90001b26 	beq	r18,zero,8020ceac <__pow5mult+0xe0>
8020ce40:	91000117 	ldw	r4,4(r18)
8020ce44:	98c01317 	ldw	r3,76(r19)
8020ce48:	8021d07a 	srai	r16,r16,1
8020ce4c:	2109883a 	add	r4,r4,r4
8020ce50:	2109883a 	add	r4,r4,r4
8020ce54:	1907883a 	add	r3,r3,r4
8020ce58:	19000017 	ldw	r4,0(r3)
8020ce5c:	91000015 	stw	r4,0(r18)
8020ce60:	1c800015 	stw	r18,0(r3)
8020ce64:	1025883a 	mov	r18,r2
8020ce68:	803feb1e 	bne	r16,zero,8020ce18 <__reset+0xfa1ece18>
8020ce6c:	9005883a 	mov	r2,r18
8020ce70:	dfc00517 	ldw	ra,20(sp)
8020ce74:	dd000417 	ldw	r20,16(sp)
8020ce78:	dcc00317 	ldw	r19,12(sp)
8020ce7c:	dc800217 	ldw	r18,8(sp)
8020ce80:	dc400117 	ldw	r17,4(sp)
8020ce84:	dc000017 	ldw	r16,0(sp)
8020ce88:	dec00604 	addi	sp,sp,24
8020ce8c:	f800283a 	ret
8020ce90:	880d883a 	mov	r6,r17
8020ce94:	880b883a 	mov	r5,r17
8020ce98:	9809883a 	mov	r4,r19
8020ce9c:	020cbd40 	call	8020cbd4 <__multiply>
8020cea0:	88800015 	stw	r2,0(r17)
8020cea4:	10000015 	stw	zero,0(r2)
8020cea8:	003fdd06 	br	8020ce20 <__reset+0xfa1ece20>
8020ceac:	1025883a 	mov	r18,r2
8020ceb0:	003fd706 	br	8020ce10 <__reset+0xfa1ece10>
8020ceb4:	10bfffc4 	addi	r2,r2,-1
8020ceb8:	1085883a 	add	r2,r2,r2
8020cebc:	00e008b4 	movhi	r3,32802
8020cec0:	18e8ee04 	addi	r3,r3,-23624
8020cec4:	1085883a 	add	r2,r2,r2
8020cec8:	1885883a 	add	r2,r3,r2
8020cecc:	11800017 	ldw	r6,0(r2)
8020ced0:	000f883a 	mov	r7,zero
8020ced4:	020c85c0 	call	8020c85c <__multadd>
8020ced8:	1025883a 	mov	r18,r2
8020cedc:	003fc706 	br	8020cdfc <__reset+0xfa1ecdfc>
8020cee0:	05000044 	movi	r20,1
8020cee4:	a00b883a 	mov	r5,r20
8020cee8:	9809883a 	mov	r4,r19
8020ceec:	020c78c0 	call	8020c78c <_Balloc>
8020cef0:	1023883a 	mov	r17,r2
8020cef4:	00809c44 	movi	r2,625
8020cef8:	88800515 	stw	r2,20(r17)
8020cefc:	8d000415 	stw	r20,16(r17)
8020cf00:	9c401215 	stw	r17,72(r19)
8020cf04:	88000015 	stw	zero,0(r17)
8020cf08:	003fc606 	br	8020ce24 <__reset+0xfa1ece24>

8020cf0c <__lshift>:
8020cf0c:	defff904 	addi	sp,sp,-28
8020cf10:	dd400515 	stw	r21,20(sp)
8020cf14:	dcc00315 	stw	r19,12(sp)
8020cf18:	302bd17a 	srai	r21,r6,5
8020cf1c:	2cc00417 	ldw	r19,16(r5)
8020cf20:	28800217 	ldw	r2,8(r5)
8020cf24:	dd000415 	stw	r20,16(sp)
8020cf28:	ace7883a 	add	r19,r21,r19
8020cf2c:	dc800215 	stw	r18,8(sp)
8020cf30:	dc400115 	stw	r17,4(sp)
8020cf34:	dc000015 	stw	r16,0(sp)
8020cf38:	dfc00615 	stw	ra,24(sp)
8020cf3c:	9c000044 	addi	r16,r19,1
8020cf40:	2823883a 	mov	r17,r5
8020cf44:	3029883a 	mov	r20,r6
8020cf48:	2025883a 	mov	r18,r4
8020cf4c:	29400117 	ldw	r5,4(r5)
8020cf50:	1400030e 	bge	r2,r16,8020cf60 <__lshift+0x54>
8020cf54:	1085883a 	add	r2,r2,r2
8020cf58:	29400044 	addi	r5,r5,1
8020cf5c:	143ffd16 	blt	r2,r16,8020cf54 <__reset+0xfa1ecf54>
8020cf60:	9009883a 	mov	r4,r18
8020cf64:	020c78c0 	call	8020c78c <_Balloc>
8020cf68:	10c00504 	addi	r3,r2,20
8020cf6c:	0540070e 	bge	zero,r21,8020cf8c <__lshift+0x80>
8020cf70:	ad6b883a 	add	r21,r21,r21
8020cf74:	ad6b883a 	add	r21,r21,r21
8020cf78:	1809883a 	mov	r4,r3
8020cf7c:	1d47883a 	add	r3,r3,r21
8020cf80:	20000015 	stw	zero,0(r4)
8020cf84:	21000104 	addi	r4,r4,4
8020cf88:	193ffd1e 	bne	r3,r4,8020cf80 <__reset+0xfa1ecf80>
8020cf8c:	8a000417 	ldw	r8,16(r17)
8020cf90:	89000504 	addi	r4,r17,20
8020cf94:	a18007cc 	andi	r6,r20,31
8020cf98:	4211883a 	add	r8,r8,r8
8020cf9c:	4211883a 	add	r8,r8,r8
8020cfa0:	2211883a 	add	r8,r4,r8
8020cfa4:	30002326 	beq	r6,zero,8020d034 <__lshift+0x128>
8020cfa8:	02400804 	movi	r9,32
8020cfac:	4993c83a 	sub	r9,r9,r6
8020cfb0:	000b883a 	mov	r5,zero
8020cfb4:	21c00017 	ldw	r7,0(r4)
8020cfb8:	1815883a 	mov	r10,r3
8020cfbc:	18c00104 	addi	r3,r3,4
8020cfc0:	398e983a 	sll	r7,r7,r6
8020cfc4:	21000104 	addi	r4,r4,4
8020cfc8:	394ab03a 	or	r5,r7,r5
8020cfcc:	197fff15 	stw	r5,-4(r3)
8020cfd0:	217fff17 	ldw	r5,-4(r4)
8020cfd4:	2a4ad83a 	srl	r5,r5,r9
8020cfd8:	223ff636 	bltu	r4,r8,8020cfb4 <__reset+0xfa1ecfb4>
8020cfdc:	51400115 	stw	r5,4(r10)
8020cfe0:	28001a1e 	bne	r5,zero,8020d04c <__lshift+0x140>
8020cfe4:	843fffc4 	addi	r16,r16,-1
8020cfe8:	14000415 	stw	r16,16(r2)
8020cfec:	88000826 	beq	r17,zero,8020d010 <__lshift+0x104>
8020cff0:	89000117 	ldw	r4,4(r17)
8020cff4:	90c01317 	ldw	r3,76(r18)
8020cff8:	2109883a 	add	r4,r4,r4
8020cffc:	2109883a 	add	r4,r4,r4
8020d000:	1907883a 	add	r3,r3,r4
8020d004:	19000017 	ldw	r4,0(r3)
8020d008:	89000015 	stw	r4,0(r17)
8020d00c:	1c400015 	stw	r17,0(r3)
8020d010:	dfc00617 	ldw	ra,24(sp)
8020d014:	dd400517 	ldw	r21,20(sp)
8020d018:	dd000417 	ldw	r20,16(sp)
8020d01c:	dcc00317 	ldw	r19,12(sp)
8020d020:	dc800217 	ldw	r18,8(sp)
8020d024:	dc400117 	ldw	r17,4(sp)
8020d028:	dc000017 	ldw	r16,0(sp)
8020d02c:	dec00704 	addi	sp,sp,28
8020d030:	f800283a 	ret
8020d034:	21400017 	ldw	r5,0(r4)
8020d038:	18c00104 	addi	r3,r3,4
8020d03c:	21000104 	addi	r4,r4,4
8020d040:	197fff15 	stw	r5,-4(r3)
8020d044:	223ffb36 	bltu	r4,r8,8020d034 <__reset+0xfa1ed034>
8020d048:	003fe606 	br	8020cfe4 <__reset+0xfa1ecfe4>
8020d04c:	9c000084 	addi	r16,r19,2
8020d050:	003fe406 	br	8020cfe4 <__reset+0xfa1ecfe4>

8020d054 <__mcmp>:
8020d054:	20800417 	ldw	r2,16(r4)
8020d058:	28c00417 	ldw	r3,16(r5)
8020d05c:	10c5c83a 	sub	r2,r2,r3
8020d060:	1000111e 	bne	r2,zero,8020d0a8 <__mcmp+0x54>
8020d064:	18c7883a 	add	r3,r3,r3
8020d068:	18c7883a 	add	r3,r3,r3
8020d06c:	21000504 	addi	r4,r4,20
8020d070:	29400504 	addi	r5,r5,20
8020d074:	20c5883a 	add	r2,r4,r3
8020d078:	28cb883a 	add	r5,r5,r3
8020d07c:	00000106 	br	8020d084 <__mcmp+0x30>
8020d080:	20800a2e 	bgeu	r4,r2,8020d0ac <__mcmp+0x58>
8020d084:	10bfff04 	addi	r2,r2,-4
8020d088:	297fff04 	addi	r5,r5,-4
8020d08c:	11800017 	ldw	r6,0(r2)
8020d090:	28c00017 	ldw	r3,0(r5)
8020d094:	30fffa26 	beq	r6,r3,8020d080 <__reset+0xfa1ed080>
8020d098:	30c00236 	bltu	r6,r3,8020d0a4 <__mcmp+0x50>
8020d09c:	00800044 	movi	r2,1
8020d0a0:	f800283a 	ret
8020d0a4:	00bfffc4 	movi	r2,-1
8020d0a8:	f800283a 	ret
8020d0ac:	0005883a 	mov	r2,zero
8020d0b0:	f800283a 	ret

8020d0b4 <__mdiff>:
8020d0b4:	28c00417 	ldw	r3,16(r5)
8020d0b8:	30800417 	ldw	r2,16(r6)
8020d0bc:	defffa04 	addi	sp,sp,-24
8020d0c0:	dcc00315 	stw	r19,12(sp)
8020d0c4:	dc800215 	stw	r18,8(sp)
8020d0c8:	dfc00515 	stw	ra,20(sp)
8020d0cc:	dd000415 	stw	r20,16(sp)
8020d0d0:	dc400115 	stw	r17,4(sp)
8020d0d4:	dc000015 	stw	r16,0(sp)
8020d0d8:	1887c83a 	sub	r3,r3,r2
8020d0dc:	2825883a 	mov	r18,r5
8020d0e0:	3027883a 	mov	r19,r6
8020d0e4:	1800141e 	bne	r3,zero,8020d138 <__mdiff+0x84>
8020d0e8:	1085883a 	add	r2,r2,r2
8020d0ec:	1085883a 	add	r2,r2,r2
8020d0f0:	2a000504 	addi	r8,r5,20
8020d0f4:	34000504 	addi	r16,r6,20
8020d0f8:	4087883a 	add	r3,r8,r2
8020d0fc:	8085883a 	add	r2,r16,r2
8020d100:	00000106 	br	8020d108 <__mdiff+0x54>
8020d104:	40c0592e 	bgeu	r8,r3,8020d26c <__mdiff+0x1b8>
8020d108:	18ffff04 	addi	r3,r3,-4
8020d10c:	10bfff04 	addi	r2,r2,-4
8020d110:	19c00017 	ldw	r7,0(r3)
8020d114:	11400017 	ldw	r5,0(r2)
8020d118:	397ffa26 	beq	r7,r5,8020d104 <__reset+0xfa1ed104>
8020d11c:	3940592e 	bgeu	r7,r5,8020d284 <__mdiff+0x1d0>
8020d120:	9005883a 	mov	r2,r18
8020d124:	4023883a 	mov	r17,r8
8020d128:	9825883a 	mov	r18,r19
8020d12c:	05000044 	movi	r20,1
8020d130:	1027883a 	mov	r19,r2
8020d134:	00000406 	br	8020d148 <__mdiff+0x94>
8020d138:	18005616 	blt	r3,zero,8020d294 <__mdiff+0x1e0>
8020d13c:	34400504 	addi	r17,r6,20
8020d140:	2c000504 	addi	r16,r5,20
8020d144:	0029883a 	mov	r20,zero
8020d148:	91400117 	ldw	r5,4(r18)
8020d14c:	020c78c0 	call	8020c78c <_Balloc>
8020d150:	92400417 	ldw	r9,16(r18)
8020d154:	9b000417 	ldw	r12,16(r19)
8020d158:	12c00504 	addi	r11,r2,20
8020d15c:	4a51883a 	add	r8,r9,r9
8020d160:	6319883a 	add	r12,r12,r12
8020d164:	4211883a 	add	r8,r8,r8
8020d168:	6319883a 	add	r12,r12,r12
8020d16c:	15000315 	stw	r20,12(r2)
8020d170:	8211883a 	add	r8,r16,r8
8020d174:	8b19883a 	add	r12,r17,r12
8020d178:	0007883a 	mov	r3,zero
8020d17c:	81400017 	ldw	r5,0(r16)
8020d180:	89c00017 	ldw	r7,0(r17)
8020d184:	59800104 	addi	r6,r11,4
8020d188:	293fffcc 	andi	r4,r5,65535
8020d18c:	20c7883a 	add	r3,r4,r3
8020d190:	393fffcc 	andi	r4,r7,65535
8020d194:	1909c83a 	sub	r4,r3,r4
8020d198:	280ad43a 	srli	r5,r5,16
8020d19c:	380ed43a 	srli	r7,r7,16
8020d1a0:	2007d43a 	srai	r3,r4,16
8020d1a4:	213fffcc 	andi	r4,r4,65535
8020d1a8:	29cbc83a 	sub	r5,r5,r7
8020d1ac:	28c7883a 	add	r3,r5,r3
8020d1b0:	180a943a 	slli	r5,r3,16
8020d1b4:	8c400104 	addi	r17,r17,4
8020d1b8:	84000104 	addi	r16,r16,4
8020d1bc:	2908b03a 	or	r4,r5,r4
8020d1c0:	59000015 	stw	r4,0(r11)
8020d1c4:	1807d43a 	srai	r3,r3,16
8020d1c8:	3015883a 	mov	r10,r6
8020d1cc:	3017883a 	mov	r11,r6
8020d1d0:	8b3fea36 	bltu	r17,r12,8020d17c <__reset+0xfa1ed17c>
8020d1d4:	8200162e 	bgeu	r16,r8,8020d230 <__mdiff+0x17c>
8020d1d8:	8017883a 	mov	r11,r16
8020d1dc:	59400017 	ldw	r5,0(r11)
8020d1e0:	31800104 	addi	r6,r6,4
8020d1e4:	5ac00104 	addi	r11,r11,4
8020d1e8:	293fffcc 	andi	r4,r5,65535
8020d1ec:	20c7883a 	add	r3,r4,r3
8020d1f0:	280ed43a 	srli	r7,r5,16
8020d1f4:	180bd43a 	srai	r5,r3,16
8020d1f8:	193fffcc 	andi	r4,r3,65535
8020d1fc:	3947883a 	add	r3,r7,r5
8020d200:	180a943a 	slli	r5,r3,16
8020d204:	1807d43a 	srai	r3,r3,16
8020d208:	2908b03a 	or	r4,r5,r4
8020d20c:	313fff15 	stw	r4,-4(r6)
8020d210:	5a3ff236 	bltu	r11,r8,8020d1dc <__reset+0xfa1ed1dc>
8020d214:	0406303a 	nor	r3,zero,r16
8020d218:	1a07883a 	add	r3,r3,r8
8020d21c:	1806d0ba 	srli	r3,r3,2
8020d220:	18c00044 	addi	r3,r3,1
8020d224:	18c7883a 	add	r3,r3,r3
8020d228:	18c7883a 	add	r3,r3,r3
8020d22c:	50d5883a 	add	r10,r10,r3
8020d230:	50ffff04 	addi	r3,r10,-4
8020d234:	2000041e 	bne	r4,zero,8020d248 <__mdiff+0x194>
8020d238:	18ffff04 	addi	r3,r3,-4
8020d23c:	19000017 	ldw	r4,0(r3)
8020d240:	4a7fffc4 	addi	r9,r9,-1
8020d244:	203ffc26 	beq	r4,zero,8020d238 <__reset+0xfa1ed238>
8020d248:	12400415 	stw	r9,16(r2)
8020d24c:	dfc00517 	ldw	ra,20(sp)
8020d250:	dd000417 	ldw	r20,16(sp)
8020d254:	dcc00317 	ldw	r19,12(sp)
8020d258:	dc800217 	ldw	r18,8(sp)
8020d25c:	dc400117 	ldw	r17,4(sp)
8020d260:	dc000017 	ldw	r16,0(sp)
8020d264:	dec00604 	addi	sp,sp,24
8020d268:	f800283a 	ret
8020d26c:	000b883a 	mov	r5,zero
8020d270:	020c78c0 	call	8020c78c <_Balloc>
8020d274:	00c00044 	movi	r3,1
8020d278:	10c00415 	stw	r3,16(r2)
8020d27c:	10000515 	stw	zero,20(r2)
8020d280:	003ff206 	br	8020d24c <__reset+0xfa1ed24c>
8020d284:	8023883a 	mov	r17,r16
8020d288:	0029883a 	mov	r20,zero
8020d28c:	4021883a 	mov	r16,r8
8020d290:	003fad06 	br	8020d148 <__reset+0xfa1ed148>
8020d294:	9005883a 	mov	r2,r18
8020d298:	94400504 	addi	r17,r18,20
8020d29c:	9c000504 	addi	r16,r19,20
8020d2a0:	9825883a 	mov	r18,r19
8020d2a4:	05000044 	movi	r20,1
8020d2a8:	1027883a 	mov	r19,r2
8020d2ac:	003fa606 	br	8020d148 <__reset+0xfa1ed148>

8020d2b0 <__ulp>:
8020d2b0:	295ffc2c 	andhi	r5,r5,32752
8020d2b4:	00bf3034 	movhi	r2,64704
8020d2b8:	2887883a 	add	r3,r5,r2
8020d2bc:	00c0020e 	bge	zero,r3,8020d2c8 <__ulp+0x18>
8020d2c0:	0005883a 	mov	r2,zero
8020d2c4:	f800283a 	ret
8020d2c8:	00c7c83a 	sub	r3,zero,r3
8020d2cc:	1807d53a 	srai	r3,r3,20
8020d2d0:	008004c4 	movi	r2,19
8020d2d4:	10c00b0e 	bge	r2,r3,8020d304 <__ulp+0x54>
8020d2d8:	18bffb04 	addi	r2,r3,-20
8020d2dc:	01000784 	movi	r4,30
8020d2e0:	0007883a 	mov	r3,zero
8020d2e4:	20800516 	blt	r4,r2,8020d2fc <__ulp+0x4c>
8020d2e8:	010007c4 	movi	r4,31
8020d2ec:	2089c83a 	sub	r4,r4,r2
8020d2f0:	00800044 	movi	r2,1
8020d2f4:	1104983a 	sll	r2,r2,r4
8020d2f8:	f800283a 	ret
8020d2fc:	00800044 	movi	r2,1
8020d300:	f800283a 	ret
8020d304:	01400234 	movhi	r5,8
8020d308:	28c7d83a 	sra	r3,r5,r3
8020d30c:	0005883a 	mov	r2,zero
8020d310:	f800283a 	ret

8020d314 <__b2d>:
8020d314:	defffa04 	addi	sp,sp,-24
8020d318:	dc000015 	stw	r16,0(sp)
8020d31c:	24000417 	ldw	r16,16(r4)
8020d320:	dc400115 	stw	r17,4(sp)
8020d324:	24400504 	addi	r17,r4,20
8020d328:	8421883a 	add	r16,r16,r16
8020d32c:	8421883a 	add	r16,r16,r16
8020d330:	8c21883a 	add	r16,r17,r16
8020d334:	dc800215 	stw	r18,8(sp)
8020d338:	84bfff17 	ldw	r18,-4(r16)
8020d33c:	dd000415 	stw	r20,16(sp)
8020d340:	dcc00315 	stw	r19,12(sp)
8020d344:	9009883a 	mov	r4,r18
8020d348:	2829883a 	mov	r20,r5
8020d34c:	dfc00515 	stw	ra,20(sp)
8020d350:	020ca800 	call	8020ca80 <__hi0bits>
8020d354:	00c00804 	movi	r3,32
8020d358:	1889c83a 	sub	r4,r3,r2
8020d35c:	a1000015 	stw	r4,0(r20)
8020d360:	01000284 	movi	r4,10
8020d364:	84ffff04 	addi	r19,r16,-4
8020d368:	20801216 	blt	r4,r2,8020d3b4 <__b2d+0xa0>
8020d36c:	018002c4 	movi	r6,11
8020d370:	308dc83a 	sub	r6,r6,r2
8020d374:	9186d83a 	srl	r3,r18,r6
8020d378:	18cffc34 	orhi	r3,r3,16368
8020d37c:	8cc0212e 	bgeu	r17,r19,8020d404 <__b2d+0xf0>
8020d380:	813ffe17 	ldw	r4,-8(r16)
8020d384:	218cd83a 	srl	r6,r4,r6
8020d388:	10800544 	addi	r2,r2,21
8020d38c:	9084983a 	sll	r2,r18,r2
8020d390:	1184b03a 	or	r2,r2,r6
8020d394:	dfc00517 	ldw	ra,20(sp)
8020d398:	dd000417 	ldw	r20,16(sp)
8020d39c:	dcc00317 	ldw	r19,12(sp)
8020d3a0:	dc800217 	ldw	r18,8(sp)
8020d3a4:	dc400117 	ldw	r17,4(sp)
8020d3a8:	dc000017 	ldw	r16,0(sp)
8020d3ac:	dec00604 	addi	sp,sp,24
8020d3b0:	f800283a 	ret
8020d3b4:	8cc00f2e 	bgeu	r17,r19,8020d3f4 <__b2d+0xe0>
8020d3b8:	117ffd44 	addi	r5,r2,-11
8020d3bc:	80bffe17 	ldw	r2,-8(r16)
8020d3c0:	28000e26 	beq	r5,zero,8020d3fc <__b2d+0xe8>
8020d3c4:	1949c83a 	sub	r4,r3,r5
8020d3c8:	9164983a 	sll	r18,r18,r5
8020d3cc:	1106d83a 	srl	r3,r2,r4
8020d3d0:	81bffe04 	addi	r6,r16,-8
8020d3d4:	948ffc34 	orhi	r18,r18,16368
8020d3d8:	90c6b03a 	or	r3,r18,r3
8020d3dc:	89800e2e 	bgeu	r17,r6,8020d418 <__b2d+0x104>
8020d3e0:	81bffd17 	ldw	r6,-12(r16)
8020d3e4:	1144983a 	sll	r2,r2,r5
8020d3e8:	310ad83a 	srl	r5,r6,r4
8020d3ec:	2884b03a 	or	r2,r5,r2
8020d3f0:	003fe806 	br	8020d394 <__reset+0xfa1ed394>
8020d3f4:	10bffd44 	addi	r2,r2,-11
8020d3f8:	1000041e 	bne	r2,zero,8020d40c <__b2d+0xf8>
8020d3fc:	90cffc34 	orhi	r3,r18,16368
8020d400:	003fe406 	br	8020d394 <__reset+0xfa1ed394>
8020d404:	000d883a 	mov	r6,zero
8020d408:	003fdf06 	br	8020d388 <__reset+0xfa1ed388>
8020d40c:	90a4983a 	sll	r18,r18,r2
8020d410:	0005883a 	mov	r2,zero
8020d414:	003ff906 	br	8020d3fc <__reset+0xfa1ed3fc>
8020d418:	1144983a 	sll	r2,r2,r5
8020d41c:	003fdd06 	br	8020d394 <__reset+0xfa1ed394>

8020d420 <__d2b>:
8020d420:	defff804 	addi	sp,sp,-32
8020d424:	dc000215 	stw	r16,8(sp)
8020d428:	3021883a 	mov	r16,r6
8020d42c:	dc400315 	stw	r17,12(sp)
8020d430:	8022907a 	slli	r17,r16,1
8020d434:	dd000615 	stw	r20,24(sp)
8020d438:	2829883a 	mov	r20,r5
8020d43c:	01400044 	movi	r5,1
8020d440:	dcc00515 	stw	r19,20(sp)
8020d444:	dc800415 	stw	r18,16(sp)
8020d448:	dfc00715 	stw	ra,28(sp)
8020d44c:	3825883a 	mov	r18,r7
8020d450:	8822d57a 	srli	r17,r17,21
8020d454:	020c78c0 	call	8020c78c <_Balloc>
8020d458:	1027883a 	mov	r19,r2
8020d45c:	00800434 	movhi	r2,16
8020d460:	10bfffc4 	addi	r2,r2,-1
8020d464:	808c703a 	and	r6,r16,r2
8020d468:	88000126 	beq	r17,zero,8020d470 <__d2b+0x50>
8020d46c:	31800434 	orhi	r6,r6,16
8020d470:	d9800015 	stw	r6,0(sp)
8020d474:	a0002426 	beq	r20,zero,8020d508 <__d2b+0xe8>
8020d478:	d9000104 	addi	r4,sp,4
8020d47c:	dd000115 	stw	r20,4(sp)
8020d480:	020cae80 	call	8020cae8 <__lo0bits>
8020d484:	d8c00017 	ldw	r3,0(sp)
8020d488:	10002f1e 	bne	r2,zero,8020d548 <__d2b+0x128>
8020d48c:	d9000117 	ldw	r4,4(sp)
8020d490:	99000515 	stw	r4,20(r19)
8020d494:	1821003a 	cmpeq	r16,r3,zero
8020d498:	01000084 	movi	r4,2
8020d49c:	2421c83a 	sub	r16,r4,r16
8020d4a0:	98c00615 	stw	r3,24(r19)
8020d4a4:	9c000415 	stw	r16,16(r19)
8020d4a8:	88001f1e 	bne	r17,zero,8020d528 <__d2b+0x108>
8020d4ac:	10bef384 	addi	r2,r2,-1074
8020d4b0:	90800015 	stw	r2,0(r18)
8020d4b4:	00900034 	movhi	r2,16384
8020d4b8:	10bfffc4 	addi	r2,r2,-1
8020d4bc:	8085883a 	add	r2,r16,r2
8020d4c0:	1085883a 	add	r2,r2,r2
8020d4c4:	1085883a 	add	r2,r2,r2
8020d4c8:	9885883a 	add	r2,r19,r2
8020d4cc:	11000517 	ldw	r4,20(r2)
8020d4d0:	8020917a 	slli	r16,r16,5
8020d4d4:	020ca800 	call	8020ca80 <__hi0bits>
8020d4d8:	d8c00817 	ldw	r3,32(sp)
8020d4dc:	8085c83a 	sub	r2,r16,r2
8020d4e0:	18800015 	stw	r2,0(r3)
8020d4e4:	9805883a 	mov	r2,r19
8020d4e8:	dfc00717 	ldw	ra,28(sp)
8020d4ec:	dd000617 	ldw	r20,24(sp)
8020d4f0:	dcc00517 	ldw	r19,20(sp)
8020d4f4:	dc800417 	ldw	r18,16(sp)
8020d4f8:	dc400317 	ldw	r17,12(sp)
8020d4fc:	dc000217 	ldw	r16,8(sp)
8020d500:	dec00804 	addi	sp,sp,32
8020d504:	f800283a 	ret
8020d508:	d809883a 	mov	r4,sp
8020d50c:	020cae80 	call	8020cae8 <__lo0bits>
8020d510:	d8c00017 	ldw	r3,0(sp)
8020d514:	04000044 	movi	r16,1
8020d518:	9c000415 	stw	r16,16(r19)
8020d51c:	98c00515 	stw	r3,20(r19)
8020d520:	10800804 	addi	r2,r2,32
8020d524:	883fe126 	beq	r17,zero,8020d4ac <__reset+0xfa1ed4ac>
8020d528:	00c00d44 	movi	r3,53
8020d52c:	8c7ef344 	addi	r17,r17,-1075
8020d530:	88a3883a 	add	r17,r17,r2
8020d534:	1885c83a 	sub	r2,r3,r2
8020d538:	d8c00817 	ldw	r3,32(sp)
8020d53c:	94400015 	stw	r17,0(r18)
8020d540:	18800015 	stw	r2,0(r3)
8020d544:	003fe706 	br	8020d4e4 <__reset+0xfa1ed4e4>
8020d548:	01000804 	movi	r4,32
8020d54c:	2089c83a 	sub	r4,r4,r2
8020d550:	1908983a 	sll	r4,r3,r4
8020d554:	d9400117 	ldw	r5,4(sp)
8020d558:	1886d83a 	srl	r3,r3,r2
8020d55c:	2148b03a 	or	r4,r4,r5
8020d560:	99000515 	stw	r4,20(r19)
8020d564:	d8c00015 	stw	r3,0(sp)
8020d568:	003fca06 	br	8020d494 <__reset+0xfa1ed494>

8020d56c <__ratio>:
8020d56c:	defff904 	addi	sp,sp,-28
8020d570:	dc400315 	stw	r17,12(sp)
8020d574:	2823883a 	mov	r17,r5
8020d578:	d9400104 	addi	r5,sp,4
8020d57c:	dfc00615 	stw	ra,24(sp)
8020d580:	dcc00515 	stw	r19,20(sp)
8020d584:	dc800415 	stw	r18,16(sp)
8020d588:	2027883a 	mov	r19,r4
8020d58c:	dc000215 	stw	r16,8(sp)
8020d590:	020d3140 	call	8020d314 <__b2d>
8020d594:	d80b883a 	mov	r5,sp
8020d598:	8809883a 	mov	r4,r17
8020d59c:	1025883a 	mov	r18,r2
8020d5a0:	1821883a 	mov	r16,r3
8020d5a4:	020d3140 	call	8020d314 <__b2d>
8020d5a8:	8a000417 	ldw	r8,16(r17)
8020d5ac:	99000417 	ldw	r4,16(r19)
8020d5b0:	d9400117 	ldw	r5,4(sp)
8020d5b4:	2209c83a 	sub	r4,r4,r8
8020d5b8:	2010917a 	slli	r8,r4,5
8020d5bc:	d9000017 	ldw	r4,0(sp)
8020d5c0:	2909c83a 	sub	r4,r5,r4
8020d5c4:	4109883a 	add	r4,r8,r4
8020d5c8:	01000e0e 	bge	zero,r4,8020d604 <__ratio+0x98>
8020d5cc:	2008953a 	slli	r4,r4,20
8020d5d0:	2421883a 	add	r16,r4,r16
8020d5d4:	100d883a 	mov	r6,r2
8020d5d8:	180f883a 	mov	r7,r3
8020d5dc:	9009883a 	mov	r4,r18
8020d5e0:	800b883a 	mov	r5,r16
8020d5e4:	02114580 	call	80211458 <__divdf3>
8020d5e8:	dfc00617 	ldw	ra,24(sp)
8020d5ec:	dcc00517 	ldw	r19,20(sp)
8020d5f0:	dc800417 	ldw	r18,16(sp)
8020d5f4:	dc400317 	ldw	r17,12(sp)
8020d5f8:	dc000217 	ldw	r16,8(sp)
8020d5fc:	dec00704 	addi	sp,sp,28
8020d600:	f800283a 	ret
8020d604:	2008953a 	slli	r4,r4,20
8020d608:	1907c83a 	sub	r3,r3,r4
8020d60c:	003ff106 	br	8020d5d4 <__reset+0xfa1ed5d4>

8020d610 <_mprec_log10>:
8020d610:	defffe04 	addi	sp,sp,-8
8020d614:	dc000015 	stw	r16,0(sp)
8020d618:	dfc00115 	stw	ra,4(sp)
8020d61c:	008005c4 	movi	r2,23
8020d620:	2021883a 	mov	r16,r4
8020d624:	11000d0e 	bge	r2,r4,8020d65c <_mprec_log10+0x4c>
8020d628:	0005883a 	mov	r2,zero
8020d62c:	00cffc34 	movhi	r3,16368
8020d630:	843fffc4 	addi	r16,r16,-1
8020d634:	000d883a 	mov	r6,zero
8020d638:	01d00934 	movhi	r7,16420
8020d63c:	1009883a 	mov	r4,r2
8020d640:	180b883a 	mov	r5,r3
8020d644:	0211f980 	call	80211f98 <__muldf3>
8020d648:	803ff91e 	bne	r16,zero,8020d630 <__reset+0xfa1ed630>
8020d64c:	dfc00117 	ldw	ra,4(sp)
8020d650:	dc000017 	ldw	r16,0(sp)
8020d654:	dec00204 	addi	sp,sp,8
8020d658:	f800283a 	ret
8020d65c:	202090fa 	slli	r16,r4,3
8020d660:	00a008b4 	movhi	r2,32802
8020d664:	10a90504 	addi	r2,r2,-23532
8020d668:	1421883a 	add	r16,r2,r16
8020d66c:	80800017 	ldw	r2,0(r16)
8020d670:	80c00117 	ldw	r3,4(r16)
8020d674:	dfc00117 	ldw	ra,4(sp)
8020d678:	dc000017 	ldw	r16,0(sp)
8020d67c:	dec00204 	addi	sp,sp,8
8020d680:	f800283a 	ret

8020d684 <__copybits>:
8020d684:	297fffc4 	addi	r5,r5,-1
8020d688:	280fd17a 	srai	r7,r5,5
8020d68c:	30c00417 	ldw	r3,16(r6)
8020d690:	30800504 	addi	r2,r6,20
8020d694:	39c00044 	addi	r7,r7,1
8020d698:	18c7883a 	add	r3,r3,r3
8020d69c:	39cf883a 	add	r7,r7,r7
8020d6a0:	18c7883a 	add	r3,r3,r3
8020d6a4:	39cf883a 	add	r7,r7,r7
8020d6a8:	10c7883a 	add	r3,r2,r3
8020d6ac:	21cf883a 	add	r7,r4,r7
8020d6b0:	10c00d2e 	bgeu	r2,r3,8020d6e8 <__copybits+0x64>
8020d6b4:	200b883a 	mov	r5,r4
8020d6b8:	12000017 	ldw	r8,0(r2)
8020d6bc:	29400104 	addi	r5,r5,4
8020d6c0:	10800104 	addi	r2,r2,4
8020d6c4:	2a3fff15 	stw	r8,-4(r5)
8020d6c8:	10fffb36 	bltu	r2,r3,8020d6b8 <__reset+0xfa1ed6b8>
8020d6cc:	1985c83a 	sub	r2,r3,r6
8020d6d0:	10bffac4 	addi	r2,r2,-21
8020d6d4:	1004d0ba 	srli	r2,r2,2
8020d6d8:	10800044 	addi	r2,r2,1
8020d6dc:	1085883a 	add	r2,r2,r2
8020d6e0:	1085883a 	add	r2,r2,r2
8020d6e4:	2089883a 	add	r4,r4,r2
8020d6e8:	21c0032e 	bgeu	r4,r7,8020d6f8 <__copybits+0x74>
8020d6ec:	20000015 	stw	zero,0(r4)
8020d6f0:	21000104 	addi	r4,r4,4
8020d6f4:	21fffd36 	bltu	r4,r7,8020d6ec <__reset+0xfa1ed6ec>
8020d6f8:	f800283a 	ret

8020d6fc <__any_on>:
8020d6fc:	20c00417 	ldw	r3,16(r4)
8020d700:	2805d17a 	srai	r2,r5,5
8020d704:	21000504 	addi	r4,r4,20
8020d708:	18800d0e 	bge	r3,r2,8020d740 <__any_on+0x44>
8020d70c:	18c7883a 	add	r3,r3,r3
8020d710:	18c7883a 	add	r3,r3,r3
8020d714:	20c7883a 	add	r3,r4,r3
8020d718:	20c0192e 	bgeu	r4,r3,8020d780 <__any_on+0x84>
8020d71c:	18bfff17 	ldw	r2,-4(r3)
8020d720:	18ffff04 	addi	r3,r3,-4
8020d724:	1000041e 	bne	r2,zero,8020d738 <__any_on+0x3c>
8020d728:	20c0142e 	bgeu	r4,r3,8020d77c <__any_on+0x80>
8020d72c:	18ffff04 	addi	r3,r3,-4
8020d730:	19400017 	ldw	r5,0(r3)
8020d734:	283ffc26 	beq	r5,zero,8020d728 <__reset+0xfa1ed728>
8020d738:	00800044 	movi	r2,1
8020d73c:	f800283a 	ret
8020d740:	10c00a0e 	bge	r2,r3,8020d76c <__any_on+0x70>
8020d744:	1085883a 	add	r2,r2,r2
8020d748:	1085883a 	add	r2,r2,r2
8020d74c:	294007cc 	andi	r5,r5,31
8020d750:	2087883a 	add	r3,r4,r2
8020d754:	283ff026 	beq	r5,zero,8020d718 <__reset+0xfa1ed718>
8020d758:	19800017 	ldw	r6,0(r3)
8020d75c:	3144d83a 	srl	r2,r6,r5
8020d760:	114a983a 	sll	r5,r2,r5
8020d764:	317ff41e 	bne	r6,r5,8020d738 <__reset+0xfa1ed738>
8020d768:	003feb06 	br	8020d718 <__reset+0xfa1ed718>
8020d76c:	1085883a 	add	r2,r2,r2
8020d770:	1085883a 	add	r2,r2,r2
8020d774:	2087883a 	add	r3,r4,r2
8020d778:	003fe706 	br	8020d718 <__reset+0xfa1ed718>
8020d77c:	f800283a 	ret
8020d780:	0005883a 	mov	r2,zero
8020d784:	f800283a 	ret

8020d788 <_realloc_r>:
8020d788:	defff604 	addi	sp,sp,-40
8020d78c:	dc800215 	stw	r18,8(sp)
8020d790:	dfc00915 	stw	ra,36(sp)
8020d794:	df000815 	stw	fp,32(sp)
8020d798:	ddc00715 	stw	r23,28(sp)
8020d79c:	dd800615 	stw	r22,24(sp)
8020d7a0:	dd400515 	stw	r21,20(sp)
8020d7a4:	dd000415 	stw	r20,16(sp)
8020d7a8:	dcc00315 	stw	r19,12(sp)
8020d7ac:	dc400115 	stw	r17,4(sp)
8020d7b0:	dc000015 	stw	r16,0(sp)
8020d7b4:	3025883a 	mov	r18,r6
8020d7b8:	2800b726 	beq	r5,zero,8020da98 <_realloc_r+0x310>
8020d7bc:	282b883a 	mov	r21,r5
8020d7c0:	2029883a 	mov	r20,r4
8020d7c4:	02145000 	call	80214500 <__malloc_lock>
8020d7c8:	a8bfff17 	ldw	r2,-4(r21)
8020d7cc:	043fff04 	movi	r16,-4
8020d7d0:	90c002c4 	addi	r3,r18,11
8020d7d4:	01000584 	movi	r4,22
8020d7d8:	acfffe04 	addi	r19,r21,-8
8020d7dc:	1420703a 	and	r16,r2,r16
8020d7e0:	20c0332e 	bgeu	r4,r3,8020d8b0 <_realloc_r+0x128>
8020d7e4:	047ffe04 	movi	r17,-8
8020d7e8:	1c62703a 	and	r17,r3,r17
8020d7ec:	8807883a 	mov	r3,r17
8020d7f0:	88005816 	blt	r17,zero,8020d954 <_realloc_r+0x1cc>
8020d7f4:	8c805736 	bltu	r17,r18,8020d954 <_realloc_r+0x1cc>
8020d7f8:	80c0300e 	bge	r16,r3,8020d8bc <_realloc_r+0x134>
8020d7fc:	072008b4 	movhi	fp,32802
8020d800:	e72c0f04 	addi	fp,fp,-20420
8020d804:	e1c00217 	ldw	r7,8(fp)
8020d808:	9c09883a 	add	r4,r19,r16
8020d80c:	22000117 	ldw	r8,4(r4)
8020d810:	21c06326 	beq	r4,r7,8020d9a0 <_realloc_r+0x218>
8020d814:	017fff84 	movi	r5,-2
8020d818:	414a703a 	and	r5,r8,r5
8020d81c:	214b883a 	add	r5,r4,r5
8020d820:	29800117 	ldw	r6,4(r5)
8020d824:	3180004c 	andi	r6,r6,1
8020d828:	30003f26 	beq	r6,zero,8020d928 <_realloc_r+0x1a0>
8020d82c:	1080004c 	andi	r2,r2,1
8020d830:	10008326 	beq	r2,zero,8020da40 <_realloc_r+0x2b8>
8020d834:	900b883a 	mov	r5,r18
8020d838:	a009883a 	mov	r4,r20
8020d83c:	020bc180 	call	8020bc18 <_malloc_r>
8020d840:	1025883a 	mov	r18,r2
8020d844:	10011e26 	beq	r2,zero,8020dcc0 <_realloc_r+0x538>
8020d848:	a93fff17 	ldw	r4,-4(r21)
8020d84c:	10fffe04 	addi	r3,r2,-8
8020d850:	00bfff84 	movi	r2,-2
8020d854:	2084703a 	and	r2,r4,r2
8020d858:	9885883a 	add	r2,r19,r2
8020d85c:	1880ee26 	beq	r3,r2,8020dc18 <_realloc_r+0x490>
8020d860:	81bfff04 	addi	r6,r16,-4
8020d864:	00800904 	movi	r2,36
8020d868:	1180b836 	bltu	r2,r6,8020db4c <_realloc_r+0x3c4>
8020d86c:	00c004c4 	movi	r3,19
8020d870:	19809636 	bltu	r3,r6,8020dacc <_realloc_r+0x344>
8020d874:	9005883a 	mov	r2,r18
8020d878:	a807883a 	mov	r3,r21
8020d87c:	19000017 	ldw	r4,0(r3)
8020d880:	11000015 	stw	r4,0(r2)
8020d884:	19000117 	ldw	r4,4(r3)
8020d888:	11000115 	stw	r4,4(r2)
8020d88c:	18c00217 	ldw	r3,8(r3)
8020d890:	10c00215 	stw	r3,8(r2)
8020d894:	a80b883a 	mov	r5,r21
8020d898:	a009883a 	mov	r4,r20
8020d89c:	020b02c0 	call	8020b02c <_free_r>
8020d8a0:	a009883a 	mov	r4,r20
8020d8a4:	02145240 	call	80214524 <__malloc_unlock>
8020d8a8:	9005883a 	mov	r2,r18
8020d8ac:	00001206 	br	8020d8f8 <_realloc_r+0x170>
8020d8b0:	00c00404 	movi	r3,16
8020d8b4:	1823883a 	mov	r17,r3
8020d8b8:	003fce06 	br	8020d7f4 <__reset+0xfa1ed7f4>
8020d8bc:	a825883a 	mov	r18,r21
8020d8c0:	8445c83a 	sub	r2,r16,r17
8020d8c4:	00c003c4 	movi	r3,15
8020d8c8:	18802636 	bltu	r3,r2,8020d964 <_realloc_r+0x1dc>
8020d8cc:	99800117 	ldw	r6,4(r19)
8020d8d0:	9c07883a 	add	r3,r19,r16
8020d8d4:	3180004c 	andi	r6,r6,1
8020d8d8:	3420b03a 	or	r16,r6,r16
8020d8dc:	9c000115 	stw	r16,4(r19)
8020d8e0:	18800117 	ldw	r2,4(r3)
8020d8e4:	10800054 	ori	r2,r2,1
8020d8e8:	18800115 	stw	r2,4(r3)
8020d8ec:	a009883a 	mov	r4,r20
8020d8f0:	02145240 	call	80214524 <__malloc_unlock>
8020d8f4:	9005883a 	mov	r2,r18
8020d8f8:	dfc00917 	ldw	ra,36(sp)
8020d8fc:	df000817 	ldw	fp,32(sp)
8020d900:	ddc00717 	ldw	r23,28(sp)
8020d904:	dd800617 	ldw	r22,24(sp)
8020d908:	dd400517 	ldw	r21,20(sp)
8020d90c:	dd000417 	ldw	r20,16(sp)
8020d910:	dcc00317 	ldw	r19,12(sp)
8020d914:	dc800217 	ldw	r18,8(sp)
8020d918:	dc400117 	ldw	r17,4(sp)
8020d91c:	dc000017 	ldw	r16,0(sp)
8020d920:	dec00a04 	addi	sp,sp,40
8020d924:	f800283a 	ret
8020d928:	017fff04 	movi	r5,-4
8020d92c:	414a703a 	and	r5,r8,r5
8020d930:	814d883a 	add	r6,r16,r5
8020d934:	30c01f16 	blt	r6,r3,8020d9b4 <_realloc_r+0x22c>
8020d938:	20800317 	ldw	r2,12(r4)
8020d93c:	20c00217 	ldw	r3,8(r4)
8020d940:	a825883a 	mov	r18,r21
8020d944:	3021883a 	mov	r16,r6
8020d948:	18800315 	stw	r2,12(r3)
8020d94c:	10c00215 	stw	r3,8(r2)
8020d950:	003fdb06 	br	8020d8c0 <__reset+0xfa1ed8c0>
8020d954:	00800304 	movi	r2,12
8020d958:	a0800015 	stw	r2,0(r20)
8020d95c:	0005883a 	mov	r2,zero
8020d960:	003fe506 	br	8020d8f8 <__reset+0xfa1ed8f8>
8020d964:	98c00117 	ldw	r3,4(r19)
8020d968:	9c4b883a 	add	r5,r19,r17
8020d96c:	11000054 	ori	r4,r2,1
8020d970:	18c0004c 	andi	r3,r3,1
8020d974:	1c62b03a 	or	r17,r3,r17
8020d978:	9c400115 	stw	r17,4(r19)
8020d97c:	29000115 	stw	r4,4(r5)
8020d980:	2885883a 	add	r2,r5,r2
8020d984:	10c00117 	ldw	r3,4(r2)
8020d988:	29400204 	addi	r5,r5,8
8020d98c:	a009883a 	mov	r4,r20
8020d990:	18c00054 	ori	r3,r3,1
8020d994:	10c00115 	stw	r3,4(r2)
8020d998:	020b02c0 	call	8020b02c <_free_r>
8020d99c:	003fd306 	br	8020d8ec <__reset+0xfa1ed8ec>
8020d9a0:	017fff04 	movi	r5,-4
8020d9a4:	414a703a 	and	r5,r8,r5
8020d9a8:	89800404 	addi	r6,r17,16
8020d9ac:	8151883a 	add	r8,r16,r5
8020d9b0:	4180590e 	bge	r8,r6,8020db18 <_realloc_r+0x390>
8020d9b4:	1080004c 	andi	r2,r2,1
8020d9b8:	103f9e1e 	bne	r2,zero,8020d834 <__reset+0xfa1ed834>
8020d9bc:	adbffe17 	ldw	r22,-8(r21)
8020d9c0:	00bfff04 	movi	r2,-4
8020d9c4:	9dadc83a 	sub	r22,r19,r22
8020d9c8:	b1800117 	ldw	r6,4(r22)
8020d9cc:	3084703a 	and	r2,r6,r2
8020d9d0:	20002026 	beq	r4,zero,8020da54 <_realloc_r+0x2cc>
8020d9d4:	80af883a 	add	r23,r16,r2
8020d9d8:	b96f883a 	add	r23,r23,r5
8020d9dc:	21c05f26 	beq	r4,r7,8020db5c <_realloc_r+0x3d4>
8020d9e0:	b8c01c16 	blt	r23,r3,8020da54 <_realloc_r+0x2cc>
8020d9e4:	20800317 	ldw	r2,12(r4)
8020d9e8:	20c00217 	ldw	r3,8(r4)
8020d9ec:	81bfff04 	addi	r6,r16,-4
8020d9f0:	01000904 	movi	r4,36
8020d9f4:	18800315 	stw	r2,12(r3)
8020d9f8:	10c00215 	stw	r3,8(r2)
8020d9fc:	b0c00217 	ldw	r3,8(r22)
8020da00:	b0800317 	ldw	r2,12(r22)
8020da04:	b4800204 	addi	r18,r22,8
8020da08:	18800315 	stw	r2,12(r3)
8020da0c:	10c00215 	stw	r3,8(r2)
8020da10:	21801b36 	bltu	r4,r6,8020da80 <_realloc_r+0x2f8>
8020da14:	008004c4 	movi	r2,19
8020da18:	1180352e 	bgeu	r2,r6,8020daf0 <_realloc_r+0x368>
8020da1c:	a8800017 	ldw	r2,0(r21)
8020da20:	b0800215 	stw	r2,8(r22)
8020da24:	a8800117 	ldw	r2,4(r21)
8020da28:	b0800315 	stw	r2,12(r22)
8020da2c:	008006c4 	movi	r2,27
8020da30:	11807f36 	bltu	r2,r6,8020dc30 <_realloc_r+0x4a8>
8020da34:	b0800404 	addi	r2,r22,16
8020da38:	ad400204 	addi	r21,r21,8
8020da3c:	00002d06 	br	8020daf4 <_realloc_r+0x36c>
8020da40:	adbffe17 	ldw	r22,-8(r21)
8020da44:	00bfff04 	movi	r2,-4
8020da48:	9dadc83a 	sub	r22,r19,r22
8020da4c:	b1000117 	ldw	r4,4(r22)
8020da50:	2084703a 	and	r2,r4,r2
8020da54:	b03f7726 	beq	r22,zero,8020d834 <__reset+0xfa1ed834>
8020da58:	80af883a 	add	r23,r16,r2
8020da5c:	b8ff7516 	blt	r23,r3,8020d834 <__reset+0xfa1ed834>
8020da60:	b0800317 	ldw	r2,12(r22)
8020da64:	b0c00217 	ldw	r3,8(r22)
8020da68:	81bfff04 	addi	r6,r16,-4
8020da6c:	01000904 	movi	r4,36
8020da70:	18800315 	stw	r2,12(r3)
8020da74:	10c00215 	stw	r3,8(r2)
8020da78:	b4800204 	addi	r18,r22,8
8020da7c:	21bfe52e 	bgeu	r4,r6,8020da14 <__reset+0xfa1eda14>
8020da80:	a80b883a 	mov	r5,r21
8020da84:	9009883a 	mov	r4,r18
8020da88:	020c5080 	call	8020c508 <memmove>
8020da8c:	b821883a 	mov	r16,r23
8020da90:	b027883a 	mov	r19,r22
8020da94:	003f8a06 	br	8020d8c0 <__reset+0xfa1ed8c0>
8020da98:	300b883a 	mov	r5,r6
8020da9c:	dfc00917 	ldw	ra,36(sp)
8020daa0:	df000817 	ldw	fp,32(sp)
8020daa4:	ddc00717 	ldw	r23,28(sp)
8020daa8:	dd800617 	ldw	r22,24(sp)
8020daac:	dd400517 	ldw	r21,20(sp)
8020dab0:	dd000417 	ldw	r20,16(sp)
8020dab4:	dcc00317 	ldw	r19,12(sp)
8020dab8:	dc800217 	ldw	r18,8(sp)
8020dabc:	dc400117 	ldw	r17,4(sp)
8020dac0:	dc000017 	ldw	r16,0(sp)
8020dac4:	dec00a04 	addi	sp,sp,40
8020dac8:	020bc181 	jmpi	8020bc18 <_malloc_r>
8020dacc:	a8c00017 	ldw	r3,0(r21)
8020dad0:	90c00015 	stw	r3,0(r18)
8020dad4:	a8c00117 	ldw	r3,4(r21)
8020dad8:	90c00115 	stw	r3,4(r18)
8020dadc:	00c006c4 	movi	r3,27
8020dae0:	19804536 	bltu	r3,r6,8020dbf8 <_realloc_r+0x470>
8020dae4:	90800204 	addi	r2,r18,8
8020dae8:	a8c00204 	addi	r3,r21,8
8020daec:	003f6306 	br	8020d87c <__reset+0xfa1ed87c>
8020daf0:	9005883a 	mov	r2,r18
8020daf4:	a8c00017 	ldw	r3,0(r21)
8020daf8:	b821883a 	mov	r16,r23
8020dafc:	b027883a 	mov	r19,r22
8020db00:	10c00015 	stw	r3,0(r2)
8020db04:	a8c00117 	ldw	r3,4(r21)
8020db08:	10c00115 	stw	r3,4(r2)
8020db0c:	a8c00217 	ldw	r3,8(r21)
8020db10:	10c00215 	stw	r3,8(r2)
8020db14:	003f6a06 	br	8020d8c0 <__reset+0xfa1ed8c0>
8020db18:	9c67883a 	add	r19,r19,r17
8020db1c:	4445c83a 	sub	r2,r8,r17
8020db20:	e4c00215 	stw	r19,8(fp)
8020db24:	10800054 	ori	r2,r2,1
8020db28:	98800115 	stw	r2,4(r19)
8020db2c:	a8bfff17 	ldw	r2,-4(r21)
8020db30:	a009883a 	mov	r4,r20
8020db34:	1080004c 	andi	r2,r2,1
8020db38:	1462b03a 	or	r17,r2,r17
8020db3c:	ac7fff15 	stw	r17,-4(r21)
8020db40:	02145240 	call	80214524 <__malloc_unlock>
8020db44:	a805883a 	mov	r2,r21
8020db48:	003f6b06 	br	8020d8f8 <__reset+0xfa1ed8f8>
8020db4c:	a80b883a 	mov	r5,r21
8020db50:	9009883a 	mov	r4,r18
8020db54:	020c5080 	call	8020c508 <memmove>
8020db58:	003f4e06 	br	8020d894 <__reset+0xfa1ed894>
8020db5c:	89000404 	addi	r4,r17,16
8020db60:	b93fbc16 	blt	r23,r4,8020da54 <__reset+0xfa1eda54>
8020db64:	b0800317 	ldw	r2,12(r22)
8020db68:	b0c00217 	ldw	r3,8(r22)
8020db6c:	81bfff04 	addi	r6,r16,-4
8020db70:	01000904 	movi	r4,36
8020db74:	18800315 	stw	r2,12(r3)
8020db78:	10c00215 	stw	r3,8(r2)
8020db7c:	b4800204 	addi	r18,r22,8
8020db80:	21804336 	bltu	r4,r6,8020dc90 <_realloc_r+0x508>
8020db84:	008004c4 	movi	r2,19
8020db88:	11803f2e 	bgeu	r2,r6,8020dc88 <_realloc_r+0x500>
8020db8c:	a8800017 	ldw	r2,0(r21)
8020db90:	b0800215 	stw	r2,8(r22)
8020db94:	a8800117 	ldw	r2,4(r21)
8020db98:	b0800315 	stw	r2,12(r22)
8020db9c:	008006c4 	movi	r2,27
8020dba0:	11803f36 	bltu	r2,r6,8020dca0 <_realloc_r+0x518>
8020dba4:	b0800404 	addi	r2,r22,16
8020dba8:	ad400204 	addi	r21,r21,8
8020dbac:	a8c00017 	ldw	r3,0(r21)
8020dbb0:	10c00015 	stw	r3,0(r2)
8020dbb4:	a8c00117 	ldw	r3,4(r21)
8020dbb8:	10c00115 	stw	r3,4(r2)
8020dbbc:	a8c00217 	ldw	r3,8(r21)
8020dbc0:	10c00215 	stw	r3,8(r2)
8020dbc4:	b447883a 	add	r3,r22,r17
8020dbc8:	bc45c83a 	sub	r2,r23,r17
8020dbcc:	e0c00215 	stw	r3,8(fp)
8020dbd0:	10800054 	ori	r2,r2,1
8020dbd4:	18800115 	stw	r2,4(r3)
8020dbd8:	b0800117 	ldw	r2,4(r22)
8020dbdc:	a009883a 	mov	r4,r20
8020dbe0:	1080004c 	andi	r2,r2,1
8020dbe4:	1462b03a 	or	r17,r2,r17
8020dbe8:	b4400115 	stw	r17,4(r22)
8020dbec:	02145240 	call	80214524 <__malloc_unlock>
8020dbf0:	9005883a 	mov	r2,r18
8020dbf4:	003f4006 	br	8020d8f8 <__reset+0xfa1ed8f8>
8020dbf8:	a8c00217 	ldw	r3,8(r21)
8020dbfc:	90c00215 	stw	r3,8(r18)
8020dc00:	a8c00317 	ldw	r3,12(r21)
8020dc04:	90c00315 	stw	r3,12(r18)
8020dc08:	30801126 	beq	r6,r2,8020dc50 <_realloc_r+0x4c8>
8020dc0c:	90800404 	addi	r2,r18,16
8020dc10:	a8c00404 	addi	r3,r21,16
8020dc14:	003f1906 	br	8020d87c <__reset+0xfa1ed87c>
8020dc18:	90ffff17 	ldw	r3,-4(r18)
8020dc1c:	00bfff04 	movi	r2,-4
8020dc20:	a825883a 	mov	r18,r21
8020dc24:	1884703a 	and	r2,r3,r2
8020dc28:	80a1883a 	add	r16,r16,r2
8020dc2c:	003f2406 	br	8020d8c0 <__reset+0xfa1ed8c0>
8020dc30:	a8800217 	ldw	r2,8(r21)
8020dc34:	b0800415 	stw	r2,16(r22)
8020dc38:	a8800317 	ldw	r2,12(r21)
8020dc3c:	b0800515 	stw	r2,20(r22)
8020dc40:	31000a26 	beq	r6,r4,8020dc6c <_realloc_r+0x4e4>
8020dc44:	b0800604 	addi	r2,r22,24
8020dc48:	ad400404 	addi	r21,r21,16
8020dc4c:	003fa906 	br	8020daf4 <__reset+0xfa1edaf4>
8020dc50:	a9000417 	ldw	r4,16(r21)
8020dc54:	90800604 	addi	r2,r18,24
8020dc58:	a8c00604 	addi	r3,r21,24
8020dc5c:	91000415 	stw	r4,16(r18)
8020dc60:	a9000517 	ldw	r4,20(r21)
8020dc64:	91000515 	stw	r4,20(r18)
8020dc68:	003f0406 	br	8020d87c <__reset+0xfa1ed87c>
8020dc6c:	a8c00417 	ldw	r3,16(r21)
8020dc70:	ad400604 	addi	r21,r21,24
8020dc74:	b0800804 	addi	r2,r22,32
8020dc78:	b0c00615 	stw	r3,24(r22)
8020dc7c:	a8ffff17 	ldw	r3,-4(r21)
8020dc80:	b0c00715 	stw	r3,28(r22)
8020dc84:	003f9b06 	br	8020daf4 <__reset+0xfa1edaf4>
8020dc88:	9005883a 	mov	r2,r18
8020dc8c:	003fc706 	br	8020dbac <__reset+0xfa1edbac>
8020dc90:	a80b883a 	mov	r5,r21
8020dc94:	9009883a 	mov	r4,r18
8020dc98:	020c5080 	call	8020c508 <memmove>
8020dc9c:	003fc906 	br	8020dbc4 <__reset+0xfa1edbc4>
8020dca0:	a8800217 	ldw	r2,8(r21)
8020dca4:	b0800415 	stw	r2,16(r22)
8020dca8:	a8800317 	ldw	r2,12(r21)
8020dcac:	b0800515 	stw	r2,20(r22)
8020dcb0:	31000726 	beq	r6,r4,8020dcd0 <_realloc_r+0x548>
8020dcb4:	b0800604 	addi	r2,r22,24
8020dcb8:	ad400404 	addi	r21,r21,16
8020dcbc:	003fbb06 	br	8020dbac <__reset+0xfa1edbac>
8020dcc0:	a009883a 	mov	r4,r20
8020dcc4:	02145240 	call	80214524 <__malloc_unlock>
8020dcc8:	0005883a 	mov	r2,zero
8020dccc:	003f0a06 	br	8020d8f8 <__reset+0xfa1ed8f8>
8020dcd0:	a8c00417 	ldw	r3,16(r21)
8020dcd4:	ad400604 	addi	r21,r21,24
8020dcd8:	b0800804 	addi	r2,r22,32
8020dcdc:	b0c00615 	stw	r3,24(r22)
8020dce0:	a8ffff17 	ldw	r3,-4(r21)
8020dce4:	b0c00715 	stw	r3,28(r22)
8020dce8:	003fb006 	br	8020dbac <__reset+0xfa1edbac>

8020dcec <__fpclassifyd>:
8020dcec:	00a00034 	movhi	r2,32768
8020dcf0:	10bfffc4 	addi	r2,r2,-1
8020dcf4:	2884703a 	and	r2,r5,r2
8020dcf8:	10000726 	beq	r2,zero,8020dd18 <__fpclassifyd+0x2c>
8020dcfc:	00fffc34 	movhi	r3,65520
8020dd00:	019ff834 	movhi	r6,32736
8020dd04:	28c7883a 	add	r3,r5,r3
8020dd08:	31bfffc4 	addi	r6,r6,-1
8020dd0c:	30c00536 	bltu	r6,r3,8020dd24 <__fpclassifyd+0x38>
8020dd10:	00800104 	movi	r2,4
8020dd14:	f800283a 	ret
8020dd18:	2000021e 	bne	r4,zero,8020dd24 <__fpclassifyd+0x38>
8020dd1c:	00800084 	movi	r2,2
8020dd20:	f800283a 	ret
8020dd24:	00dffc34 	movhi	r3,32752
8020dd28:	019ff834 	movhi	r6,32736
8020dd2c:	28cb883a 	add	r5,r5,r3
8020dd30:	31bfffc4 	addi	r6,r6,-1
8020dd34:	317ff62e 	bgeu	r6,r5,8020dd10 <__reset+0xfa1edd10>
8020dd38:	01400434 	movhi	r5,16
8020dd3c:	297fffc4 	addi	r5,r5,-1
8020dd40:	28800236 	bltu	r5,r2,8020dd4c <__fpclassifyd+0x60>
8020dd44:	008000c4 	movi	r2,3
8020dd48:	f800283a 	ret
8020dd4c:	10c00226 	beq	r2,r3,8020dd58 <__fpclassifyd+0x6c>
8020dd50:	0005883a 	mov	r2,zero
8020dd54:	f800283a 	ret
8020dd58:	2005003a 	cmpeq	r2,r4,zero
8020dd5c:	f800283a 	ret

8020dd60 <_sbrk_r>:
8020dd60:	defffd04 	addi	sp,sp,-12
8020dd64:	dc000015 	stw	r16,0(sp)
8020dd68:	042008b4 	movhi	r16,32802
8020dd6c:	dc400115 	stw	r17,4(sp)
8020dd70:	84326904 	addi	r16,r16,-13916
8020dd74:	2023883a 	mov	r17,r4
8020dd78:	2809883a 	mov	r4,r5
8020dd7c:	dfc00215 	stw	ra,8(sp)
8020dd80:	80000015 	stw	zero,0(r16)
8020dd84:	02146e40 	call	802146e4 <sbrk>
8020dd88:	00ffffc4 	movi	r3,-1
8020dd8c:	10c00526 	beq	r2,r3,8020dda4 <_sbrk_r+0x44>
8020dd90:	dfc00217 	ldw	ra,8(sp)
8020dd94:	dc400117 	ldw	r17,4(sp)
8020dd98:	dc000017 	ldw	r16,0(sp)
8020dd9c:	dec00304 	addi	sp,sp,12
8020dda0:	f800283a 	ret
8020dda4:	80c00017 	ldw	r3,0(r16)
8020dda8:	183ff926 	beq	r3,zero,8020dd90 <__reset+0xfa1edd90>
8020ddac:	88c00015 	stw	r3,0(r17)
8020ddb0:	003ff706 	br	8020dd90 <__reset+0xfa1edd90>

8020ddb4 <__sread>:
8020ddb4:	defffe04 	addi	sp,sp,-8
8020ddb8:	dc000015 	stw	r16,0(sp)
8020ddbc:	2821883a 	mov	r16,r5
8020ddc0:	2940038f 	ldh	r5,14(r5)
8020ddc4:	dfc00115 	stw	ra,4(sp)
8020ddc8:	020fba80 	call	8020fba8 <_read_r>
8020ddcc:	10000716 	blt	r2,zero,8020ddec <__sread+0x38>
8020ddd0:	80c01417 	ldw	r3,80(r16)
8020ddd4:	1887883a 	add	r3,r3,r2
8020ddd8:	80c01415 	stw	r3,80(r16)
8020dddc:	dfc00117 	ldw	ra,4(sp)
8020dde0:	dc000017 	ldw	r16,0(sp)
8020dde4:	dec00204 	addi	sp,sp,8
8020dde8:	f800283a 	ret
8020ddec:	80c0030b 	ldhu	r3,12(r16)
8020ddf0:	18fbffcc 	andi	r3,r3,61439
8020ddf4:	80c0030d 	sth	r3,12(r16)
8020ddf8:	dfc00117 	ldw	ra,4(sp)
8020ddfc:	dc000017 	ldw	r16,0(sp)
8020de00:	dec00204 	addi	sp,sp,8
8020de04:	f800283a 	ret

8020de08 <__seofread>:
8020de08:	0005883a 	mov	r2,zero
8020de0c:	f800283a 	ret

8020de10 <__swrite>:
8020de10:	2880030b 	ldhu	r2,12(r5)
8020de14:	defffb04 	addi	sp,sp,-20
8020de18:	dcc00315 	stw	r19,12(sp)
8020de1c:	dc800215 	stw	r18,8(sp)
8020de20:	dc400115 	stw	r17,4(sp)
8020de24:	dc000015 	stw	r16,0(sp)
8020de28:	dfc00415 	stw	ra,16(sp)
8020de2c:	10c0400c 	andi	r3,r2,256
8020de30:	2821883a 	mov	r16,r5
8020de34:	2023883a 	mov	r17,r4
8020de38:	3025883a 	mov	r18,r6
8020de3c:	3827883a 	mov	r19,r7
8020de40:	18000526 	beq	r3,zero,8020de58 <__swrite+0x48>
8020de44:	2940038f 	ldh	r5,14(r5)
8020de48:	01c00084 	movi	r7,2
8020de4c:	000d883a 	mov	r6,zero
8020de50:	020fb480 	call	8020fb48 <_lseek_r>
8020de54:	8080030b 	ldhu	r2,12(r16)
8020de58:	8140038f 	ldh	r5,14(r16)
8020de5c:	10bbffcc 	andi	r2,r2,61439
8020de60:	980f883a 	mov	r7,r19
8020de64:	900d883a 	mov	r6,r18
8020de68:	8809883a 	mov	r4,r17
8020de6c:	8080030d 	sth	r2,12(r16)
8020de70:	dfc00417 	ldw	ra,16(sp)
8020de74:	dcc00317 	ldw	r19,12(sp)
8020de78:	dc800217 	ldw	r18,8(sp)
8020de7c:	dc400117 	ldw	r17,4(sp)
8020de80:	dc000017 	ldw	r16,0(sp)
8020de84:	dec00504 	addi	sp,sp,20
8020de88:	020f6141 	jmpi	8020f614 <_write_r>

8020de8c <__sseek>:
8020de8c:	defffe04 	addi	sp,sp,-8
8020de90:	dc000015 	stw	r16,0(sp)
8020de94:	2821883a 	mov	r16,r5
8020de98:	2940038f 	ldh	r5,14(r5)
8020de9c:	dfc00115 	stw	ra,4(sp)
8020dea0:	020fb480 	call	8020fb48 <_lseek_r>
8020dea4:	00ffffc4 	movi	r3,-1
8020dea8:	10c00826 	beq	r2,r3,8020decc <__sseek+0x40>
8020deac:	80c0030b 	ldhu	r3,12(r16)
8020deb0:	80801415 	stw	r2,80(r16)
8020deb4:	18c40014 	ori	r3,r3,4096
8020deb8:	80c0030d 	sth	r3,12(r16)
8020debc:	dfc00117 	ldw	ra,4(sp)
8020dec0:	dc000017 	ldw	r16,0(sp)
8020dec4:	dec00204 	addi	sp,sp,8
8020dec8:	f800283a 	ret
8020decc:	80c0030b 	ldhu	r3,12(r16)
8020ded0:	18fbffcc 	andi	r3,r3,61439
8020ded4:	80c0030d 	sth	r3,12(r16)
8020ded8:	dfc00117 	ldw	ra,4(sp)
8020dedc:	dc000017 	ldw	r16,0(sp)
8020dee0:	dec00204 	addi	sp,sp,8
8020dee4:	f800283a 	ret

8020dee8 <__sclose>:
8020dee8:	2940038f 	ldh	r5,14(r5)
8020deec:	020f6741 	jmpi	8020f674 <_close_r>

8020def0 <strcmp>:
8020def0:	2144b03a 	or	r2,r4,r5
8020def4:	108000cc 	andi	r2,r2,3
8020def8:	1000171e 	bne	r2,zero,8020df58 <strcmp+0x68>
8020defc:	20800017 	ldw	r2,0(r4)
8020df00:	28c00017 	ldw	r3,0(r5)
8020df04:	10c0141e 	bne	r2,r3,8020df58 <strcmp+0x68>
8020df08:	027fbff4 	movhi	r9,65279
8020df0c:	4a7fbfc4 	addi	r9,r9,-257
8020df10:	0086303a 	nor	r3,zero,r2
8020df14:	02202074 	movhi	r8,32897
8020df18:	1245883a 	add	r2,r2,r9
8020df1c:	42202004 	addi	r8,r8,-32640
8020df20:	10c4703a 	and	r2,r2,r3
8020df24:	1204703a 	and	r2,r2,r8
8020df28:	10000226 	beq	r2,zero,8020df34 <strcmp+0x44>
8020df2c:	00002306 	br	8020dfbc <strcmp+0xcc>
8020df30:	1000221e 	bne	r2,zero,8020dfbc <strcmp+0xcc>
8020df34:	21000104 	addi	r4,r4,4
8020df38:	20c00017 	ldw	r3,0(r4)
8020df3c:	29400104 	addi	r5,r5,4
8020df40:	29800017 	ldw	r6,0(r5)
8020df44:	1a4f883a 	add	r7,r3,r9
8020df48:	00c4303a 	nor	r2,zero,r3
8020df4c:	3884703a 	and	r2,r7,r2
8020df50:	1204703a 	and	r2,r2,r8
8020df54:	19bff626 	beq	r3,r6,8020df30 <__reset+0xfa1edf30>
8020df58:	20800003 	ldbu	r2,0(r4)
8020df5c:	10c03fcc 	andi	r3,r2,255
8020df60:	18c0201c 	xori	r3,r3,128
8020df64:	18ffe004 	addi	r3,r3,-128
8020df68:	18000c26 	beq	r3,zero,8020df9c <strcmp+0xac>
8020df6c:	29800007 	ldb	r6,0(r5)
8020df70:	19800326 	beq	r3,r6,8020df80 <strcmp+0x90>
8020df74:	00001306 	br	8020dfc4 <strcmp+0xd4>
8020df78:	29800007 	ldb	r6,0(r5)
8020df7c:	11800b1e 	bne	r2,r6,8020dfac <strcmp+0xbc>
8020df80:	21000044 	addi	r4,r4,1
8020df84:	20c00003 	ldbu	r3,0(r4)
8020df88:	29400044 	addi	r5,r5,1
8020df8c:	18803fcc 	andi	r2,r3,255
8020df90:	1080201c 	xori	r2,r2,128
8020df94:	10bfe004 	addi	r2,r2,-128
8020df98:	103ff71e 	bne	r2,zero,8020df78 <__reset+0xfa1edf78>
8020df9c:	0007883a 	mov	r3,zero
8020dfa0:	28800003 	ldbu	r2,0(r5)
8020dfa4:	1885c83a 	sub	r2,r3,r2
8020dfa8:	f800283a 	ret
8020dfac:	28800003 	ldbu	r2,0(r5)
8020dfb0:	18c03fcc 	andi	r3,r3,255
8020dfb4:	1885c83a 	sub	r2,r3,r2
8020dfb8:	f800283a 	ret
8020dfbc:	0005883a 	mov	r2,zero
8020dfc0:	f800283a 	ret
8020dfc4:	10c03fcc 	andi	r3,r2,255
8020dfc8:	003ff506 	br	8020dfa0 <__reset+0xfa1edfa0>

8020dfcc <__sprint_r.part.0>:
8020dfcc:	28801917 	ldw	r2,100(r5)
8020dfd0:	defff604 	addi	sp,sp,-40
8020dfd4:	dd400515 	stw	r21,20(sp)
8020dfd8:	dfc00915 	stw	ra,36(sp)
8020dfdc:	df000815 	stw	fp,32(sp)
8020dfe0:	ddc00715 	stw	r23,28(sp)
8020dfe4:	dd800615 	stw	r22,24(sp)
8020dfe8:	dd000415 	stw	r20,16(sp)
8020dfec:	dcc00315 	stw	r19,12(sp)
8020dff0:	dc800215 	stw	r18,8(sp)
8020dff4:	dc400115 	stw	r17,4(sp)
8020dff8:	dc000015 	stw	r16,0(sp)
8020dffc:	1088000c 	andi	r2,r2,8192
8020e000:	302b883a 	mov	r21,r6
8020e004:	10002e26 	beq	r2,zero,8020e0c0 <__sprint_r.part.0+0xf4>
8020e008:	30800217 	ldw	r2,8(r6)
8020e00c:	35800017 	ldw	r22,0(r6)
8020e010:	10002926 	beq	r2,zero,8020e0b8 <__sprint_r.part.0+0xec>
8020e014:	2827883a 	mov	r19,r5
8020e018:	2029883a 	mov	r20,r4
8020e01c:	b5c00104 	addi	r23,r22,4
8020e020:	04bfffc4 	movi	r18,-1
8020e024:	bc400017 	ldw	r17,0(r23)
8020e028:	b4000017 	ldw	r16,0(r22)
8020e02c:	0039883a 	mov	fp,zero
8020e030:	8822d0ba 	srli	r17,r17,2
8020e034:	8800031e 	bne	r17,zero,8020e044 <__sprint_r.part.0+0x78>
8020e038:	00001806 	br	8020e09c <__sprint_r.part.0+0xd0>
8020e03c:	84000104 	addi	r16,r16,4
8020e040:	8f001526 	beq	r17,fp,8020e098 <__sprint_r.part.0+0xcc>
8020e044:	81400017 	ldw	r5,0(r16)
8020e048:	980d883a 	mov	r6,r19
8020e04c:	a009883a 	mov	r4,r20
8020e050:	020f9f40 	call	8020f9f4 <_fputwc_r>
8020e054:	e7000044 	addi	fp,fp,1
8020e058:	14bff81e 	bne	r2,r18,8020e03c <__reset+0xfa1ee03c>
8020e05c:	9005883a 	mov	r2,r18
8020e060:	a8000215 	stw	zero,8(r21)
8020e064:	a8000115 	stw	zero,4(r21)
8020e068:	dfc00917 	ldw	ra,36(sp)
8020e06c:	df000817 	ldw	fp,32(sp)
8020e070:	ddc00717 	ldw	r23,28(sp)
8020e074:	dd800617 	ldw	r22,24(sp)
8020e078:	dd400517 	ldw	r21,20(sp)
8020e07c:	dd000417 	ldw	r20,16(sp)
8020e080:	dcc00317 	ldw	r19,12(sp)
8020e084:	dc800217 	ldw	r18,8(sp)
8020e088:	dc400117 	ldw	r17,4(sp)
8020e08c:	dc000017 	ldw	r16,0(sp)
8020e090:	dec00a04 	addi	sp,sp,40
8020e094:	f800283a 	ret
8020e098:	a8800217 	ldw	r2,8(r21)
8020e09c:	8c63883a 	add	r17,r17,r17
8020e0a0:	8c63883a 	add	r17,r17,r17
8020e0a4:	1445c83a 	sub	r2,r2,r17
8020e0a8:	a8800215 	stw	r2,8(r21)
8020e0ac:	b5800204 	addi	r22,r22,8
8020e0b0:	bdc00204 	addi	r23,r23,8
8020e0b4:	103fdb1e 	bne	r2,zero,8020e024 <__reset+0xfa1ee024>
8020e0b8:	0005883a 	mov	r2,zero
8020e0bc:	003fe806 	br	8020e060 <__reset+0xfa1ee060>
8020e0c0:	020b33c0 	call	8020b33c <__sfvwrite_r>
8020e0c4:	003fe606 	br	8020e060 <__reset+0xfa1ee060>

8020e0c8 <__sprint_r>:
8020e0c8:	30c00217 	ldw	r3,8(r6)
8020e0cc:	18000126 	beq	r3,zero,8020e0d4 <__sprint_r+0xc>
8020e0d0:	020dfcc1 	jmpi	8020dfcc <__sprint_r.part.0>
8020e0d4:	30000115 	stw	zero,4(r6)
8020e0d8:	0005883a 	mov	r2,zero
8020e0dc:	f800283a 	ret

8020e0e0 <___vfiprintf_internal_r>:
8020e0e0:	deffc904 	addi	sp,sp,-220
8020e0e4:	df003515 	stw	fp,212(sp)
8020e0e8:	dd003115 	stw	r20,196(sp)
8020e0ec:	dfc03615 	stw	ra,216(sp)
8020e0f0:	ddc03415 	stw	r23,208(sp)
8020e0f4:	dd803315 	stw	r22,204(sp)
8020e0f8:	dd403215 	stw	r21,200(sp)
8020e0fc:	dcc03015 	stw	r19,192(sp)
8020e100:	dc802f15 	stw	r18,188(sp)
8020e104:	dc402e15 	stw	r17,184(sp)
8020e108:	dc002d15 	stw	r16,180(sp)
8020e10c:	d9002015 	stw	r4,128(sp)
8020e110:	d9c02215 	stw	r7,136(sp)
8020e114:	2829883a 	mov	r20,r5
8020e118:	3039883a 	mov	fp,r6
8020e11c:	20000226 	beq	r4,zero,8020e128 <___vfiprintf_internal_r+0x48>
8020e120:	20800e17 	ldw	r2,56(r4)
8020e124:	1000cf26 	beq	r2,zero,8020e464 <___vfiprintf_internal_r+0x384>
8020e128:	a080030b 	ldhu	r2,12(r20)
8020e12c:	10c8000c 	andi	r3,r2,8192
8020e130:	1800061e 	bne	r3,zero,8020e14c <___vfiprintf_internal_r+0x6c>
8020e134:	a1001917 	ldw	r4,100(r20)
8020e138:	00f7ffc4 	movi	r3,-8193
8020e13c:	10880014 	ori	r2,r2,8192
8020e140:	20c6703a 	and	r3,r4,r3
8020e144:	a080030d 	sth	r2,12(r20)
8020e148:	a0c01915 	stw	r3,100(r20)
8020e14c:	10c0020c 	andi	r3,r2,8
8020e150:	1800a926 	beq	r3,zero,8020e3f8 <___vfiprintf_internal_r+0x318>
8020e154:	a0c00417 	ldw	r3,16(r20)
8020e158:	1800a726 	beq	r3,zero,8020e3f8 <___vfiprintf_internal_r+0x318>
8020e15c:	1080068c 	andi	r2,r2,26
8020e160:	00c00284 	movi	r3,10
8020e164:	10c0ac26 	beq	r2,r3,8020e418 <___vfiprintf_internal_r+0x338>
8020e168:	da801a04 	addi	r10,sp,104
8020e16c:	da801e15 	stw	r10,120(sp)
8020e170:	d8801e17 	ldw	r2,120(sp)
8020e174:	da8019c4 	addi	r10,sp,103
8020e178:	05a008b4 	movhi	r22,32802
8020e17c:	05e008b4 	movhi	r23,32802
8020e180:	da801f15 	stw	r10,124(sp)
8020e184:	1295c83a 	sub	r10,r2,r10
8020e188:	b5a93b04 	addi	r22,r22,-23316
8020e18c:	bde93704 	addi	r23,r23,-23332
8020e190:	dec01a15 	stw	sp,104(sp)
8020e194:	d8001c15 	stw	zero,112(sp)
8020e198:	d8001b15 	stw	zero,108(sp)
8020e19c:	d8002615 	stw	zero,152(sp)
8020e1a0:	d8002315 	stw	zero,140(sp)
8020e1a4:	da802715 	stw	r10,156(sp)
8020e1a8:	d811883a 	mov	r8,sp
8020e1ac:	dd002115 	stw	r20,132(sp)
8020e1b0:	e021883a 	mov	r16,fp
8020e1b4:	80800007 	ldb	r2,0(r16)
8020e1b8:	1003ea26 	beq	r2,zero,8020f164 <___vfiprintf_internal_r+0x1084>
8020e1bc:	00c00944 	movi	r3,37
8020e1c0:	8025883a 	mov	r18,r16
8020e1c4:	10c0021e 	bne	r2,r3,8020e1d0 <___vfiprintf_internal_r+0xf0>
8020e1c8:	00001606 	br	8020e224 <___vfiprintf_internal_r+0x144>
8020e1cc:	10c00326 	beq	r2,r3,8020e1dc <___vfiprintf_internal_r+0xfc>
8020e1d0:	94800044 	addi	r18,r18,1
8020e1d4:	90800007 	ldb	r2,0(r18)
8020e1d8:	103ffc1e 	bne	r2,zero,8020e1cc <__reset+0xfa1ee1cc>
8020e1dc:	9423c83a 	sub	r17,r18,r16
8020e1e0:	88001026 	beq	r17,zero,8020e224 <___vfiprintf_internal_r+0x144>
8020e1e4:	d8c01c17 	ldw	r3,112(sp)
8020e1e8:	d8801b17 	ldw	r2,108(sp)
8020e1ec:	44000015 	stw	r16,0(r8)
8020e1f0:	88c7883a 	add	r3,r17,r3
8020e1f4:	10800044 	addi	r2,r2,1
8020e1f8:	44400115 	stw	r17,4(r8)
8020e1fc:	d8c01c15 	stw	r3,112(sp)
8020e200:	d8801b15 	stw	r2,108(sp)
8020e204:	010001c4 	movi	r4,7
8020e208:	2080760e 	bge	r4,r2,8020e3e4 <___vfiprintf_internal_r+0x304>
8020e20c:	1803821e 	bne	r3,zero,8020f018 <___vfiprintf_internal_r+0xf38>
8020e210:	da802317 	ldw	r10,140(sp)
8020e214:	d8001b15 	stw	zero,108(sp)
8020e218:	d811883a 	mov	r8,sp
8020e21c:	5455883a 	add	r10,r10,r17
8020e220:	da802315 	stw	r10,140(sp)
8020e224:	90800007 	ldb	r2,0(r18)
8020e228:	10044626 	beq	r2,zero,8020f344 <___vfiprintf_internal_r+0x1264>
8020e22c:	90c00047 	ldb	r3,1(r18)
8020e230:	94000044 	addi	r16,r18,1
8020e234:	d8001d85 	stb	zero,118(sp)
8020e238:	0009883a 	mov	r4,zero
8020e23c:	000f883a 	mov	r7,zero
8020e240:	027fffc4 	movi	r9,-1
8020e244:	0023883a 	mov	r17,zero
8020e248:	0029883a 	mov	r20,zero
8020e24c:	01401604 	movi	r5,88
8020e250:	01800244 	movi	r6,9
8020e254:	03400a84 	movi	r13,42
8020e258:	03001b04 	movi	r12,108
8020e25c:	84000044 	addi	r16,r16,1
8020e260:	18bff804 	addi	r2,r3,-32
8020e264:	28827336 	bltu	r5,r2,8020ec34 <___vfiprintf_internal_r+0xb54>
8020e268:	100490ba 	slli	r2,r2,2
8020e26c:	02a00874 	movhi	r10,32801
8020e270:	52b8a004 	addi	r10,r10,-7552
8020e274:	1285883a 	add	r2,r2,r10
8020e278:	10800017 	ldw	r2,0(r2)
8020e27c:	1000683a 	jmp	r2
8020e280:	8020e968 	cmpgeui	zero,r16,33701
8020e284:	8020ec34 	orhi	zero,r16,33712
8020e288:	8020ec34 	orhi	zero,r16,33712
8020e28c:	8020e988 	cmpgei	zero,r16,-31834
8020e290:	8020ec34 	orhi	zero,r16,33712
8020e294:	8020ec34 	orhi	zero,r16,33712
8020e298:	8020ec34 	orhi	zero,r16,33712
8020e29c:	8020ec34 	orhi	zero,r16,33712
8020e2a0:	8020ec34 	orhi	zero,r16,33712
8020e2a4:	8020ec34 	orhi	zero,r16,33712
8020e2a8:	8020eb70 	cmpltui	zero,r16,33709
8020e2ac:	8020eb8c 	andi	zero,r16,33710
8020e2b0:	8020ec34 	orhi	zero,r16,33712
8020e2b4:	8020e474 	orhi	zero,r16,33681
8020e2b8:	8020eb9c 	xori	zero,r16,33710
8020e2bc:	8020ec34 	orhi	zero,r16,33712
8020e2c0:	8020e994 	ori	zero,r16,33702
8020e2c4:	8020e9a0 	cmpeqi	zero,r16,-31834
8020e2c8:	8020e9a0 	cmpeqi	zero,r16,-31834
8020e2cc:	8020e9a0 	cmpeqi	zero,r16,-31834
8020e2d0:	8020e9a0 	cmpeqi	zero,r16,-31834
8020e2d4:	8020e9a0 	cmpeqi	zero,r16,-31834
8020e2d8:	8020e9a0 	cmpeqi	zero,r16,-31834
8020e2dc:	8020e9a0 	cmpeqi	zero,r16,-31834
8020e2e0:	8020e9a0 	cmpeqi	zero,r16,-31834
8020e2e4:	8020e9a0 	cmpeqi	zero,r16,-31834
8020e2e8:	8020ec34 	orhi	zero,r16,33712
8020e2ec:	8020ec34 	orhi	zero,r16,33712
8020e2f0:	8020ec34 	orhi	zero,r16,33712
8020e2f4:	8020ec34 	orhi	zero,r16,33712
8020e2f8:	8020ec34 	orhi	zero,r16,33712
8020e2fc:	8020ec34 	orhi	zero,r16,33712
8020e300:	8020ec34 	orhi	zero,r16,33712
8020e304:	8020ec34 	orhi	zero,r16,33712
8020e308:	8020ec34 	orhi	zero,r16,33712
8020e30c:	8020ec34 	orhi	zero,r16,33712
8020e310:	8020e9cc 	andi	zero,r16,33703
8020e314:	8020ec34 	orhi	zero,r16,33712
8020e318:	8020ec34 	orhi	zero,r16,33712
8020e31c:	8020ec34 	orhi	zero,r16,33712
8020e320:	8020ec34 	orhi	zero,r16,33712
8020e324:	8020ec34 	orhi	zero,r16,33712
8020e328:	8020ec34 	orhi	zero,r16,33712
8020e32c:	8020ec34 	orhi	zero,r16,33712
8020e330:	8020ec34 	orhi	zero,r16,33712
8020e334:	8020ec34 	orhi	zero,r16,33712
8020e338:	8020ec34 	orhi	zero,r16,33712
8020e33c:	8020ea04 	addi	zero,r16,-31832
8020e340:	8020ec34 	orhi	zero,r16,33712
8020e344:	8020ec34 	orhi	zero,r16,33712
8020e348:	8020ec34 	orhi	zero,r16,33712
8020e34c:	8020ec34 	orhi	zero,r16,33712
8020e350:	8020ec34 	orhi	zero,r16,33712
8020e354:	8020ea5c 	xori	zero,r16,33705
8020e358:	8020ec34 	orhi	zero,r16,33712
8020e35c:	8020ec34 	orhi	zero,r16,33712
8020e360:	8020eacc 	andi	zero,r16,33707
8020e364:	8020ec34 	orhi	zero,r16,33712
8020e368:	8020ec34 	orhi	zero,r16,33712
8020e36c:	8020ec34 	orhi	zero,r16,33712
8020e370:	8020ec34 	orhi	zero,r16,33712
8020e374:	8020ec34 	orhi	zero,r16,33712
8020e378:	8020ec34 	orhi	zero,r16,33712
8020e37c:	8020ec34 	orhi	zero,r16,33712
8020e380:	8020ec34 	orhi	zero,r16,33712
8020e384:	8020ec34 	orhi	zero,r16,33712
8020e388:	8020ec34 	orhi	zero,r16,33712
8020e38c:	8020e878 	rdprs	zero,r16,-31839
8020e390:	8020e8a4 	muli	zero,r16,-31838
8020e394:	8020ec34 	orhi	zero,r16,33712
8020e398:	8020ec34 	orhi	zero,r16,33712
8020e39c:	8020ec34 	orhi	zero,r16,33712
8020e3a0:	8020ebdc 	xori	zero,r16,33711
8020e3a4:	8020e8a4 	muli	zero,r16,-31838
8020e3a8:	8020ec34 	orhi	zero,r16,33712
8020e3ac:	8020ec34 	orhi	zero,r16,33712
8020e3b0:	8020e738 	rdprs	zero,r16,-31844
8020e3b4:	8020ec34 	orhi	zero,r16,33712
8020e3b8:	8020e748 	cmpgei	zero,r16,-31843
8020e3bc:	8020e784 	addi	zero,r16,-31842
8020e3c0:	8020e480 	call	88020e48 <__reset+0x2000e48>
8020e3c4:	8020e72c 	andhi	zero,r16,33692
8020e3c8:	8020ec34 	orhi	zero,r16,33712
8020e3cc:	8020eb08 	cmpgei	zero,r16,-31828
8020e3d0:	8020ec34 	orhi	zero,r16,33712
8020e3d4:	8020eb60 	cmpeqi	zero,r16,-31827
8020e3d8:	8020ec34 	orhi	zero,r16,33712
8020e3dc:	8020ec34 	orhi	zero,r16,33712
8020e3e0:	8020e824 	muli	zero,r16,-31840
8020e3e4:	42000204 	addi	r8,r8,8
8020e3e8:	da802317 	ldw	r10,140(sp)
8020e3ec:	5455883a 	add	r10,r10,r17
8020e3f0:	da802315 	stw	r10,140(sp)
8020e3f4:	003f8b06 	br	8020e224 <__reset+0xfa1ee224>
8020e3f8:	d9002017 	ldw	r4,128(sp)
8020e3fc:	a00b883a 	mov	r5,r20
8020e400:	0208ee40 	call	80208ee4 <__swsetup_r>
8020e404:	1003b11e 	bne	r2,zero,8020f2cc <___vfiprintf_internal_r+0x11ec>
8020e408:	a080030b 	ldhu	r2,12(r20)
8020e40c:	00c00284 	movi	r3,10
8020e410:	1080068c 	andi	r2,r2,26
8020e414:	10ff541e 	bne	r2,r3,8020e168 <__reset+0xfa1ee168>
8020e418:	a080038f 	ldh	r2,14(r20)
8020e41c:	103f5216 	blt	r2,zero,8020e168 <__reset+0xfa1ee168>
8020e420:	d9c02217 	ldw	r7,136(sp)
8020e424:	d9002017 	ldw	r4,128(sp)
8020e428:	e00d883a 	mov	r6,fp
8020e42c:	a00b883a 	mov	r5,r20
8020e430:	020f5580 	call	8020f558 <__sbprintf>
8020e434:	dfc03617 	ldw	ra,216(sp)
8020e438:	df003517 	ldw	fp,212(sp)
8020e43c:	ddc03417 	ldw	r23,208(sp)
8020e440:	dd803317 	ldw	r22,204(sp)
8020e444:	dd403217 	ldw	r21,200(sp)
8020e448:	dd003117 	ldw	r20,196(sp)
8020e44c:	dcc03017 	ldw	r19,192(sp)
8020e450:	dc802f17 	ldw	r18,188(sp)
8020e454:	dc402e17 	ldw	r17,184(sp)
8020e458:	dc002d17 	ldw	r16,180(sp)
8020e45c:	dec03704 	addi	sp,sp,220
8020e460:	f800283a 	ret
8020e464:	020aeb80 	call	8020aeb8 <__sinit>
8020e468:	003f2f06 	br	8020e128 <__reset+0xfa1ee128>
8020e46c:	0463c83a 	sub	r17,zero,r17
8020e470:	d8802215 	stw	r2,136(sp)
8020e474:	a5000114 	ori	r20,r20,4
8020e478:	80c00007 	ldb	r3,0(r16)
8020e47c:	003f7706 	br	8020e25c <__reset+0xfa1ee25c>
8020e480:	00800c04 	movi	r2,48
8020e484:	da802217 	ldw	r10,136(sp)
8020e488:	d8801d05 	stb	r2,116(sp)
8020e48c:	00801e04 	movi	r2,120
8020e490:	d8801d45 	stb	r2,117(sp)
8020e494:	d8001d85 	stb	zero,118(sp)
8020e498:	50c00104 	addi	r3,r10,4
8020e49c:	54800017 	ldw	r18,0(r10)
8020e4a0:	0027883a 	mov	r19,zero
8020e4a4:	a0800094 	ori	r2,r20,2
8020e4a8:	48030b16 	blt	r9,zero,8020f0d8 <___vfiprintf_internal_r+0xff8>
8020e4ac:	00bfdfc4 	movi	r2,-129
8020e4b0:	a096703a 	and	r11,r20,r2
8020e4b4:	d8c02215 	stw	r3,136(sp)
8020e4b8:	5d000094 	ori	r20,r11,2
8020e4bc:	90032b1e 	bne	r18,zero,8020f16c <___vfiprintf_internal_r+0x108c>
8020e4c0:	00a008b4 	movhi	r2,32802
8020e4c4:	10a8d604 	addi	r2,r2,-23720
8020e4c8:	d8802615 	stw	r2,152(sp)
8020e4cc:	0039883a 	mov	fp,zero
8020e4d0:	48017b1e 	bne	r9,zero,8020eac0 <___vfiprintf_internal_r+0x9e0>
8020e4d4:	0013883a 	mov	r9,zero
8020e4d8:	0027883a 	mov	r19,zero
8020e4dc:	dd401a04 	addi	r21,sp,104
8020e4e0:	4825883a 	mov	r18,r9
8020e4e4:	4cc0010e 	bge	r9,r19,8020e4ec <___vfiprintf_internal_r+0x40c>
8020e4e8:	9825883a 	mov	r18,r19
8020e4ec:	e7003fcc 	andi	fp,fp,255
8020e4f0:	e700201c 	xori	fp,fp,128
8020e4f4:	e73fe004 	addi	fp,fp,-128
8020e4f8:	e0000126 	beq	fp,zero,8020e500 <___vfiprintf_internal_r+0x420>
8020e4fc:	94800044 	addi	r18,r18,1
8020e500:	a380008c 	andi	r14,r20,2
8020e504:	70000126 	beq	r14,zero,8020e50c <___vfiprintf_internal_r+0x42c>
8020e508:	94800084 	addi	r18,r18,2
8020e50c:	a700210c 	andi	fp,r20,132
8020e510:	e001df1e 	bne	fp,zero,8020ec90 <___vfiprintf_internal_r+0xbb0>
8020e514:	8c87c83a 	sub	r3,r17,r18
8020e518:	00c1dd0e 	bge	zero,r3,8020ec90 <___vfiprintf_internal_r+0xbb0>
8020e51c:	01c00404 	movi	r7,16
8020e520:	d8801c17 	ldw	r2,112(sp)
8020e524:	38c3ad0e 	bge	r7,r3,8020f3dc <___vfiprintf_internal_r+0x12fc>
8020e528:	02a008b4 	movhi	r10,32802
8020e52c:	52a93b04 	addi	r10,r10,-23316
8020e530:	dc002915 	stw	r16,164(sp)
8020e534:	d9801b17 	ldw	r6,108(sp)
8020e538:	da802415 	stw	r10,144(sp)
8020e53c:	03c001c4 	movi	r15,7
8020e540:	da402515 	stw	r9,148(sp)
8020e544:	db802815 	stw	r14,160(sp)
8020e548:	1821883a 	mov	r16,r3
8020e54c:	00000506 	br	8020e564 <___vfiprintf_internal_r+0x484>
8020e550:	31400084 	addi	r5,r6,2
8020e554:	42000204 	addi	r8,r8,8
8020e558:	200d883a 	mov	r6,r4
8020e55c:	843ffc04 	addi	r16,r16,-16
8020e560:	3c000d0e 	bge	r7,r16,8020e598 <___vfiprintf_internal_r+0x4b8>
8020e564:	10800404 	addi	r2,r2,16
8020e568:	31000044 	addi	r4,r6,1
8020e56c:	45800015 	stw	r22,0(r8)
8020e570:	41c00115 	stw	r7,4(r8)
8020e574:	d8801c15 	stw	r2,112(sp)
8020e578:	d9001b15 	stw	r4,108(sp)
8020e57c:	793ff40e 	bge	r15,r4,8020e550 <__reset+0xfa1ee550>
8020e580:	1001b51e 	bne	r2,zero,8020ec58 <___vfiprintf_internal_r+0xb78>
8020e584:	843ffc04 	addi	r16,r16,-16
8020e588:	000d883a 	mov	r6,zero
8020e58c:	01400044 	movi	r5,1
8020e590:	d811883a 	mov	r8,sp
8020e594:	3c3ff316 	blt	r7,r16,8020e564 <__reset+0xfa1ee564>
8020e598:	8007883a 	mov	r3,r16
8020e59c:	da402517 	ldw	r9,148(sp)
8020e5a0:	db802817 	ldw	r14,160(sp)
8020e5a4:	dc002917 	ldw	r16,164(sp)
8020e5a8:	da802417 	ldw	r10,144(sp)
8020e5ac:	1885883a 	add	r2,r3,r2
8020e5b0:	40c00115 	stw	r3,4(r8)
8020e5b4:	42800015 	stw	r10,0(r8)
8020e5b8:	d8801c15 	stw	r2,112(sp)
8020e5bc:	d9401b15 	stw	r5,108(sp)
8020e5c0:	00c001c4 	movi	r3,7
8020e5c4:	19426016 	blt	r3,r5,8020ef48 <___vfiprintf_internal_r+0xe68>
8020e5c8:	d8c01d87 	ldb	r3,118(sp)
8020e5cc:	42000204 	addi	r8,r8,8
8020e5d0:	29000044 	addi	r4,r5,1
8020e5d4:	1801b31e 	bne	r3,zero,8020eca4 <___vfiprintf_internal_r+0xbc4>
8020e5d8:	7001c026 	beq	r14,zero,8020ecdc <___vfiprintf_internal_r+0xbfc>
8020e5dc:	d8c01d04 	addi	r3,sp,116
8020e5e0:	10800084 	addi	r2,r2,2
8020e5e4:	40c00015 	stw	r3,0(r8)
8020e5e8:	00c00084 	movi	r3,2
8020e5ec:	40c00115 	stw	r3,4(r8)
8020e5f0:	d8801c15 	stw	r2,112(sp)
8020e5f4:	d9001b15 	stw	r4,108(sp)
8020e5f8:	00c001c4 	movi	r3,7
8020e5fc:	1902650e 	bge	r3,r4,8020ef94 <___vfiprintf_internal_r+0xeb4>
8020e600:	10029a1e 	bne	r2,zero,8020f06c <___vfiprintf_internal_r+0xf8c>
8020e604:	00c02004 	movi	r3,128
8020e608:	01000044 	movi	r4,1
8020e60c:	000b883a 	mov	r5,zero
8020e610:	d811883a 	mov	r8,sp
8020e614:	e0c1b31e 	bne	fp,r3,8020ece4 <___vfiprintf_internal_r+0xc04>
8020e618:	8cb9c83a 	sub	fp,r17,r18
8020e61c:	0701b10e 	bge	zero,fp,8020ece4 <___vfiprintf_internal_r+0xc04>
8020e620:	01c00404 	movi	r7,16
8020e624:	3f03890e 	bge	r7,fp,8020f44c <___vfiprintf_internal_r+0x136c>
8020e628:	00e008b4 	movhi	r3,32802
8020e62c:	18e93704 	addi	r3,r3,-23332
8020e630:	d8c02415 	stw	r3,144(sp)
8020e634:	8007883a 	mov	r3,r16
8020e638:	034001c4 	movi	r13,7
8020e63c:	e021883a 	mov	r16,fp
8020e640:	da402515 	stw	r9,148(sp)
8020e644:	1839883a 	mov	fp,r3
8020e648:	00000506 	br	8020e660 <___vfiprintf_internal_r+0x580>
8020e64c:	29800084 	addi	r6,r5,2
8020e650:	42000204 	addi	r8,r8,8
8020e654:	180b883a 	mov	r5,r3
8020e658:	843ffc04 	addi	r16,r16,-16
8020e65c:	3c000d0e 	bge	r7,r16,8020e694 <___vfiprintf_internal_r+0x5b4>
8020e660:	10800404 	addi	r2,r2,16
8020e664:	28c00044 	addi	r3,r5,1
8020e668:	45c00015 	stw	r23,0(r8)
8020e66c:	41c00115 	stw	r7,4(r8)
8020e670:	d8801c15 	stw	r2,112(sp)
8020e674:	d8c01b15 	stw	r3,108(sp)
8020e678:	68fff40e 	bge	r13,r3,8020e64c <__reset+0xfa1ee64c>
8020e67c:	1002241e 	bne	r2,zero,8020ef10 <___vfiprintf_internal_r+0xe30>
8020e680:	843ffc04 	addi	r16,r16,-16
8020e684:	01800044 	movi	r6,1
8020e688:	000b883a 	mov	r5,zero
8020e68c:	d811883a 	mov	r8,sp
8020e690:	3c3ff316 	blt	r7,r16,8020e660 <__reset+0xfa1ee660>
8020e694:	da402517 	ldw	r9,148(sp)
8020e698:	e007883a 	mov	r3,fp
8020e69c:	8039883a 	mov	fp,r16
8020e6a0:	1821883a 	mov	r16,r3
8020e6a4:	d8c02417 	ldw	r3,144(sp)
8020e6a8:	1705883a 	add	r2,r2,fp
8020e6ac:	47000115 	stw	fp,4(r8)
8020e6b0:	40c00015 	stw	r3,0(r8)
8020e6b4:	d8801c15 	stw	r2,112(sp)
8020e6b8:	d9801b15 	stw	r6,108(sp)
8020e6bc:	00c001c4 	movi	r3,7
8020e6c0:	19827616 	blt	r3,r6,8020f09c <___vfiprintf_internal_r+0xfbc>
8020e6c4:	4cf9c83a 	sub	fp,r9,r19
8020e6c8:	42000204 	addi	r8,r8,8
8020e6cc:	31000044 	addi	r4,r6,1
8020e6d0:	300b883a 	mov	r5,r6
8020e6d4:	07018516 	blt	zero,fp,8020ecec <___vfiprintf_internal_r+0xc0c>
8020e6d8:	9885883a 	add	r2,r19,r2
8020e6dc:	45400015 	stw	r21,0(r8)
8020e6e0:	44c00115 	stw	r19,4(r8)
8020e6e4:	d8801c15 	stw	r2,112(sp)
8020e6e8:	d9001b15 	stw	r4,108(sp)
8020e6ec:	00c001c4 	movi	r3,7
8020e6f0:	1901dd0e 	bge	r3,r4,8020ee68 <___vfiprintf_internal_r+0xd88>
8020e6f4:	1002401e 	bne	r2,zero,8020eff8 <___vfiprintf_internal_r+0xf18>
8020e6f8:	d8001b15 	stw	zero,108(sp)
8020e6fc:	a2c0010c 	andi	r11,r20,4
8020e700:	58000226 	beq	r11,zero,8020e70c <___vfiprintf_internal_r+0x62c>
8020e704:	8ca7c83a 	sub	r19,r17,r18
8020e708:	04c2f216 	blt	zero,r19,8020f2d4 <___vfiprintf_internal_r+0x11f4>
8020e70c:	8c80010e 	bge	r17,r18,8020e714 <___vfiprintf_internal_r+0x634>
8020e710:	9023883a 	mov	r17,r18
8020e714:	da802317 	ldw	r10,140(sp)
8020e718:	5455883a 	add	r10,r10,r17
8020e71c:	da802315 	stw	r10,140(sp)
8020e720:	d8001b15 	stw	zero,108(sp)
8020e724:	d811883a 	mov	r8,sp
8020e728:	003ea206 	br	8020e1b4 <__reset+0xfa1ee1b4>
8020e72c:	a5000814 	ori	r20,r20,32
8020e730:	80c00007 	ldb	r3,0(r16)
8020e734:	003ec906 	br	8020e25c <__reset+0xfa1ee25c>
8020e738:	80c00007 	ldb	r3,0(r16)
8020e73c:	1b030926 	beq	r3,r12,8020f364 <___vfiprintf_internal_r+0x1284>
8020e740:	a5000414 	ori	r20,r20,16
8020e744:	003ec506 	br	8020e25c <__reset+0xfa1ee25c>
8020e748:	21003fcc 	andi	r4,r4,255
8020e74c:	20035e1e 	bne	r4,zero,8020f4c8 <___vfiprintf_internal_r+0x13e8>
8020e750:	a080080c 	andi	r2,r20,32
8020e754:	1002a526 	beq	r2,zero,8020f1ec <___vfiprintf_internal_r+0x110c>
8020e758:	da802217 	ldw	r10,136(sp)
8020e75c:	50800017 	ldw	r2,0(r10)
8020e760:	da802317 	ldw	r10,140(sp)
8020e764:	5007d7fa 	srai	r3,r10,31
8020e768:	da802217 	ldw	r10,136(sp)
8020e76c:	10c00115 	stw	r3,4(r2)
8020e770:	52800104 	addi	r10,r10,4
8020e774:	da802215 	stw	r10,136(sp)
8020e778:	da802317 	ldw	r10,140(sp)
8020e77c:	12800015 	stw	r10,0(r2)
8020e780:	003e8c06 	br	8020e1b4 <__reset+0xfa1ee1b4>
8020e784:	21003fcc 	andi	r4,r4,255
8020e788:	2003511e 	bne	r4,zero,8020f4d0 <___vfiprintf_internal_r+0x13f0>
8020e78c:	a080080c 	andi	r2,r20,32
8020e790:	1000a126 	beq	r2,zero,8020ea18 <___vfiprintf_internal_r+0x938>
8020e794:	da802217 	ldw	r10,136(sp)
8020e798:	d8001d85 	stb	zero,118(sp)
8020e79c:	50800204 	addi	r2,r10,8
8020e7a0:	54800017 	ldw	r18,0(r10)
8020e7a4:	54c00117 	ldw	r19,4(r10)
8020e7a8:	4802b416 	blt	r9,zero,8020f27c <___vfiprintf_internal_r+0x119c>
8020e7ac:	013fdfc4 	movi	r4,-129
8020e7b0:	94c6b03a 	or	r3,r18,r19
8020e7b4:	d8802215 	stw	r2,136(sp)
8020e7b8:	a128703a 	and	r20,r20,r4
8020e7bc:	1800a226 	beq	r3,zero,8020ea48 <___vfiprintf_internal_r+0x968>
8020e7c0:	0039883a 	mov	fp,zero
8020e7c4:	dd401a04 	addi	r21,sp,104
8020e7c8:	9006d0fa 	srli	r3,r18,3
8020e7cc:	9808977a 	slli	r4,r19,29
8020e7d0:	9826d0fa 	srli	r19,r19,3
8020e7d4:	948001cc 	andi	r18,r18,7
8020e7d8:	90800c04 	addi	r2,r18,48
8020e7dc:	ad7fffc4 	addi	r21,r21,-1
8020e7e0:	20e4b03a 	or	r18,r4,r3
8020e7e4:	a8800005 	stb	r2,0(r21)
8020e7e8:	94c6b03a 	or	r3,r18,r19
8020e7ec:	183ff61e 	bne	r3,zero,8020e7c8 <__reset+0xfa1ee7c8>
8020e7f0:	a0c0004c 	andi	r3,r20,1
8020e7f4:	18005926 	beq	r3,zero,8020e95c <___vfiprintf_internal_r+0x87c>
8020e7f8:	10803fcc 	andi	r2,r2,255
8020e7fc:	1080201c 	xori	r2,r2,128
8020e800:	10bfe004 	addi	r2,r2,-128
8020e804:	00c00c04 	movi	r3,48
8020e808:	10c05426 	beq	r2,r3,8020e95c <___vfiprintf_internal_r+0x87c>
8020e80c:	da801e17 	ldw	r10,120(sp)
8020e810:	a8bfffc4 	addi	r2,r21,-1
8020e814:	a8ffffc5 	stb	r3,-1(r21)
8020e818:	50a7c83a 	sub	r19,r10,r2
8020e81c:	102b883a 	mov	r21,r2
8020e820:	003f2f06 	br	8020e4e0 <__reset+0xfa1ee4e0>
8020e824:	21003fcc 	andi	r4,r4,255
8020e828:	2003421e 	bne	r4,zero,8020f534 <___vfiprintf_internal_r+0x1454>
8020e82c:	00a008b4 	movhi	r2,32802
8020e830:	10a8d604 	addi	r2,r2,-23720
8020e834:	d8802615 	stw	r2,152(sp)
8020e838:	a080080c 	andi	r2,r20,32
8020e83c:	1000aa26 	beq	r2,zero,8020eae8 <___vfiprintf_internal_r+0xa08>
8020e840:	da802217 	ldw	r10,136(sp)
8020e844:	54800017 	ldw	r18,0(r10)
8020e848:	54c00117 	ldw	r19,4(r10)
8020e84c:	52800204 	addi	r10,r10,8
8020e850:	da802215 	stw	r10,136(sp)
8020e854:	a080004c 	andi	r2,r20,1
8020e858:	1001d226 	beq	r2,zero,8020efa4 <___vfiprintf_internal_r+0xec4>
8020e85c:	94c4b03a 	or	r2,r18,r19
8020e860:	1002351e 	bne	r2,zero,8020f138 <___vfiprintf_internal_r+0x1058>
8020e864:	d8001d85 	stb	zero,118(sp)
8020e868:	48022216 	blt	r9,zero,8020f0f4 <___vfiprintf_internal_r+0x1014>
8020e86c:	00bfdfc4 	movi	r2,-129
8020e870:	a0a8703a 	and	r20,r20,r2
8020e874:	003f1506 	br	8020e4cc <__reset+0xfa1ee4cc>
8020e878:	da802217 	ldw	r10,136(sp)
8020e87c:	04800044 	movi	r18,1
8020e880:	d8001d85 	stb	zero,118(sp)
8020e884:	50800017 	ldw	r2,0(r10)
8020e888:	52800104 	addi	r10,r10,4
8020e88c:	da802215 	stw	r10,136(sp)
8020e890:	d8801005 	stb	r2,64(sp)
8020e894:	9027883a 	mov	r19,r18
8020e898:	dd401004 	addi	r21,sp,64
8020e89c:	0013883a 	mov	r9,zero
8020e8a0:	003f1706 	br	8020e500 <__reset+0xfa1ee500>
8020e8a4:	21003fcc 	andi	r4,r4,255
8020e8a8:	2003201e 	bne	r4,zero,8020f52c <___vfiprintf_internal_r+0x144c>
8020e8ac:	a080080c 	andi	r2,r20,32
8020e8b0:	10004b26 	beq	r2,zero,8020e9e0 <___vfiprintf_internal_r+0x900>
8020e8b4:	da802217 	ldw	r10,136(sp)
8020e8b8:	50800117 	ldw	r2,4(r10)
8020e8bc:	54800017 	ldw	r18,0(r10)
8020e8c0:	52800204 	addi	r10,r10,8
8020e8c4:	da802215 	stw	r10,136(sp)
8020e8c8:	1027883a 	mov	r19,r2
8020e8cc:	10022c16 	blt	r2,zero,8020f180 <___vfiprintf_internal_r+0x10a0>
8020e8d0:	df001d83 	ldbu	fp,118(sp)
8020e8d4:	48007216 	blt	r9,zero,8020eaa0 <___vfiprintf_internal_r+0x9c0>
8020e8d8:	00ffdfc4 	movi	r3,-129
8020e8dc:	94c4b03a 	or	r2,r18,r19
8020e8e0:	a0e8703a 	and	r20,r20,r3
8020e8e4:	1000cc26 	beq	r2,zero,8020ec18 <___vfiprintf_internal_r+0xb38>
8020e8e8:	98021026 	beq	r19,zero,8020f12c <___vfiprintf_internal_r+0x104c>
8020e8ec:	dc402415 	stw	r17,144(sp)
8020e8f0:	dc002515 	stw	r16,148(sp)
8020e8f4:	9823883a 	mov	r17,r19
8020e8f8:	9021883a 	mov	r16,r18
8020e8fc:	dd401a04 	addi	r21,sp,104
8020e900:	4825883a 	mov	r18,r9
8020e904:	4027883a 	mov	r19,r8
8020e908:	8009883a 	mov	r4,r16
8020e90c:	880b883a 	mov	r5,r17
8020e910:	01800284 	movi	r6,10
8020e914:	000f883a 	mov	r7,zero
8020e918:	02104c00 	call	802104c0 <__umoddi3>
8020e91c:	10800c04 	addi	r2,r2,48
8020e920:	ad7fffc4 	addi	r21,r21,-1
8020e924:	8009883a 	mov	r4,r16
8020e928:	880b883a 	mov	r5,r17
8020e92c:	a8800005 	stb	r2,0(r21)
8020e930:	01800284 	movi	r6,10
8020e934:	000f883a 	mov	r7,zero
8020e938:	020ff480 	call	8020ff48 <__udivdi3>
8020e93c:	1021883a 	mov	r16,r2
8020e940:	10c4b03a 	or	r2,r2,r3
8020e944:	1823883a 	mov	r17,r3
8020e948:	103fef1e 	bne	r2,zero,8020e908 <__reset+0xfa1ee908>
8020e94c:	dc402417 	ldw	r17,144(sp)
8020e950:	dc002517 	ldw	r16,148(sp)
8020e954:	9013883a 	mov	r9,r18
8020e958:	9811883a 	mov	r8,r19
8020e95c:	da801e17 	ldw	r10,120(sp)
8020e960:	5567c83a 	sub	r19,r10,r21
8020e964:	003ede06 	br	8020e4e0 <__reset+0xfa1ee4e0>
8020e968:	38803fcc 	andi	r2,r7,255
8020e96c:	1080201c 	xori	r2,r2,128
8020e970:	10bfe004 	addi	r2,r2,-128
8020e974:	1002371e 	bne	r2,zero,8020f254 <___vfiprintf_internal_r+0x1174>
8020e978:	01000044 	movi	r4,1
8020e97c:	01c00804 	movi	r7,32
8020e980:	80c00007 	ldb	r3,0(r16)
8020e984:	003e3506 	br	8020e25c <__reset+0xfa1ee25c>
8020e988:	a5000054 	ori	r20,r20,1
8020e98c:	80c00007 	ldb	r3,0(r16)
8020e990:	003e3206 	br	8020e25c <__reset+0xfa1ee25c>
8020e994:	a5002014 	ori	r20,r20,128
8020e998:	80c00007 	ldb	r3,0(r16)
8020e99c:	003e2f06 	br	8020e25c <__reset+0xfa1ee25c>
8020e9a0:	8015883a 	mov	r10,r16
8020e9a4:	0023883a 	mov	r17,zero
8020e9a8:	18bff404 	addi	r2,r3,-48
8020e9ac:	50c00007 	ldb	r3,0(r10)
8020e9b0:	8c4002a4 	muli	r17,r17,10
8020e9b4:	84000044 	addi	r16,r16,1
8020e9b8:	8015883a 	mov	r10,r16
8020e9bc:	1463883a 	add	r17,r2,r17
8020e9c0:	18bff404 	addi	r2,r3,-48
8020e9c4:	30bff92e 	bgeu	r6,r2,8020e9ac <__reset+0xfa1ee9ac>
8020e9c8:	003e2506 	br	8020e260 <__reset+0xfa1ee260>
8020e9cc:	21003fcc 	andi	r4,r4,255
8020e9d0:	2002d41e 	bne	r4,zero,8020f524 <___vfiprintf_internal_r+0x1444>
8020e9d4:	a5000414 	ori	r20,r20,16
8020e9d8:	a080080c 	andi	r2,r20,32
8020e9dc:	103fb51e 	bne	r2,zero,8020e8b4 <__reset+0xfa1ee8b4>
8020e9e0:	a080040c 	andi	r2,r20,16
8020e9e4:	1001f826 	beq	r2,zero,8020f1c8 <___vfiprintf_internal_r+0x10e8>
8020e9e8:	da802217 	ldw	r10,136(sp)
8020e9ec:	54800017 	ldw	r18,0(r10)
8020e9f0:	52800104 	addi	r10,r10,4
8020e9f4:	da802215 	stw	r10,136(sp)
8020e9f8:	9027d7fa 	srai	r19,r18,31
8020e9fc:	9805883a 	mov	r2,r19
8020ea00:	003fb206 	br	8020e8cc <__reset+0xfa1ee8cc>
8020ea04:	21003fcc 	andi	r4,r4,255
8020ea08:	2002c41e 	bne	r4,zero,8020f51c <___vfiprintf_internal_r+0x143c>
8020ea0c:	a5000414 	ori	r20,r20,16
8020ea10:	a080080c 	andi	r2,r20,32
8020ea14:	103f5f1e 	bne	r2,zero,8020e794 <__reset+0xfa1ee794>
8020ea18:	a080040c 	andi	r2,r20,16
8020ea1c:	10020f26 	beq	r2,zero,8020f25c <___vfiprintf_internal_r+0x117c>
8020ea20:	da802217 	ldw	r10,136(sp)
8020ea24:	d8001d85 	stb	zero,118(sp)
8020ea28:	0027883a 	mov	r19,zero
8020ea2c:	50800104 	addi	r2,r10,4
8020ea30:	54800017 	ldw	r18,0(r10)
8020ea34:	48021116 	blt	r9,zero,8020f27c <___vfiprintf_internal_r+0x119c>
8020ea38:	00ffdfc4 	movi	r3,-129
8020ea3c:	d8802215 	stw	r2,136(sp)
8020ea40:	a0e8703a 	and	r20,r20,r3
8020ea44:	903f5e1e 	bne	r18,zero,8020e7c0 <__reset+0xfa1ee7c0>
8020ea48:	0039883a 	mov	fp,zero
8020ea4c:	4802a626 	beq	r9,zero,8020f4e8 <___vfiprintf_internal_r+0x1408>
8020ea50:	0025883a 	mov	r18,zero
8020ea54:	0027883a 	mov	r19,zero
8020ea58:	003f5a06 	br	8020e7c4 <__reset+0xfa1ee7c4>
8020ea5c:	21003fcc 	andi	r4,r4,255
8020ea60:	20029f1e 	bne	r4,zero,8020f4e0 <___vfiprintf_internal_r+0x1400>
8020ea64:	a5000414 	ori	r20,r20,16
8020ea68:	a080080c 	andi	r2,r20,32
8020ea6c:	10005e1e 	bne	r2,zero,8020ebe8 <___vfiprintf_internal_r+0xb08>
8020ea70:	a080040c 	andi	r2,r20,16
8020ea74:	1001a21e 	bne	r2,zero,8020f100 <___vfiprintf_internal_r+0x1020>
8020ea78:	a080100c 	andi	r2,r20,64
8020ea7c:	d8001d85 	stb	zero,118(sp)
8020ea80:	da802217 	ldw	r10,136(sp)
8020ea84:	1002231e 	bne	r2,zero,8020f314 <___vfiprintf_internal_r+0x1234>
8020ea88:	50800104 	addi	r2,r10,4
8020ea8c:	54800017 	ldw	r18,0(r10)
8020ea90:	0027883a 	mov	r19,zero
8020ea94:	4801a00e 	bge	r9,zero,8020f118 <___vfiprintf_internal_r+0x1038>
8020ea98:	d8802215 	stw	r2,136(sp)
8020ea9c:	0039883a 	mov	fp,zero
8020eaa0:	94c4b03a 	or	r2,r18,r19
8020eaa4:	103f901e 	bne	r2,zero,8020e8e8 <__reset+0xfa1ee8e8>
8020eaa8:	00800044 	movi	r2,1
8020eaac:	10803fcc 	andi	r2,r2,255
8020eab0:	00c00044 	movi	r3,1
8020eab4:	10c05926 	beq	r2,r3,8020ec1c <___vfiprintf_internal_r+0xb3c>
8020eab8:	00c00084 	movi	r3,2
8020eabc:	10ffe41e 	bne	r2,r3,8020ea50 <__reset+0xfa1eea50>
8020eac0:	0025883a 	mov	r18,zero
8020eac4:	0027883a 	mov	r19,zero
8020eac8:	00013d06 	br	8020efc0 <___vfiprintf_internal_r+0xee0>
8020eacc:	21003fcc 	andi	r4,r4,255
8020ead0:	2002811e 	bne	r4,zero,8020f4d8 <___vfiprintf_internal_r+0x13f8>
8020ead4:	00a008b4 	movhi	r2,32802
8020ead8:	10a8d104 	addi	r2,r2,-23740
8020eadc:	d8802615 	stw	r2,152(sp)
8020eae0:	a080080c 	andi	r2,r20,32
8020eae4:	103f561e 	bne	r2,zero,8020e840 <__reset+0xfa1ee840>
8020eae8:	a080040c 	andi	r2,r20,16
8020eaec:	1001d126 	beq	r2,zero,8020f234 <___vfiprintf_internal_r+0x1154>
8020eaf0:	da802217 	ldw	r10,136(sp)
8020eaf4:	0027883a 	mov	r19,zero
8020eaf8:	54800017 	ldw	r18,0(r10)
8020eafc:	52800104 	addi	r10,r10,4
8020eb00:	da802215 	stw	r10,136(sp)
8020eb04:	003f5306 	br	8020e854 <__reset+0xfa1ee854>
8020eb08:	da802217 	ldw	r10,136(sp)
8020eb0c:	d8001d85 	stb	zero,118(sp)
8020eb10:	55400017 	ldw	r21,0(r10)
8020eb14:	50c00104 	addi	r3,r10,4
8020eb18:	a8024226 	beq	r21,zero,8020f424 <___vfiprintf_internal_r+0x1344>
8020eb1c:	48021816 	blt	r9,zero,8020f380 <___vfiprintf_internal_r+0x12a0>
8020eb20:	480d883a 	mov	r6,r9
8020eb24:	000b883a 	mov	r5,zero
8020eb28:	a809883a 	mov	r4,r21
8020eb2c:	d8c02a15 	stw	r3,168(sp)
8020eb30:	da002b15 	stw	r8,172(sp)
8020eb34:	da402c15 	stw	r9,176(sp)
8020eb38:	020c4240 	call	8020c424 <memchr>
8020eb3c:	d8c02a17 	ldw	r3,168(sp)
8020eb40:	da002b17 	ldw	r8,172(sp)
8020eb44:	da402c17 	ldw	r9,176(sp)
8020eb48:	10024826 	beq	r2,zero,8020f46c <___vfiprintf_internal_r+0x138c>
8020eb4c:	1567c83a 	sub	r19,r2,r21
8020eb50:	df001d83 	ldbu	fp,118(sp)
8020eb54:	d8c02215 	stw	r3,136(sp)
8020eb58:	0013883a 	mov	r9,zero
8020eb5c:	003e6006 	br	8020e4e0 <__reset+0xfa1ee4e0>
8020eb60:	21003fcc 	andi	r4,r4,255
8020eb64:	203fc026 	beq	r4,zero,8020ea68 <__reset+0xfa1eea68>
8020eb68:	d9c01d85 	stb	r7,118(sp)
8020eb6c:	003fbe06 	br	8020ea68 <__reset+0xfa1eea68>
8020eb70:	da802217 	ldw	r10,136(sp)
8020eb74:	54400017 	ldw	r17,0(r10)
8020eb78:	50800104 	addi	r2,r10,4
8020eb7c:	883e3b16 	blt	r17,zero,8020e46c <__reset+0xfa1ee46c>
8020eb80:	d8802215 	stw	r2,136(sp)
8020eb84:	80c00007 	ldb	r3,0(r16)
8020eb88:	003db406 	br	8020e25c <__reset+0xfa1ee25c>
8020eb8c:	01000044 	movi	r4,1
8020eb90:	01c00ac4 	movi	r7,43
8020eb94:	80c00007 	ldb	r3,0(r16)
8020eb98:	003db006 	br	8020e25c <__reset+0xfa1ee25c>
8020eb9c:	80c00007 	ldb	r3,0(r16)
8020eba0:	82800044 	addi	r10,r16,1
8020eba4:	1b423c26 	beq	r3,r13,8020f498 <___vfiprintf_internal_r+0x13b8>
8020eba8:	18bff404 	addi	r2,r3,-48
8020ebac:	0013883a 	mov	r9,zero
8020ebb0:	30822b36 	bltu	r6,r2,8020f460 <___vfiprintf_internal_r+0x1380>
8020ebb4:	50c00007 	ldb	r3,0(r10)
8020ebb8:	4a4002a4 	muli	r9,r9,10
8020ebbc:	54000044 	addi	r16,r10,1
8020ebc0:	8015883a 	mov	r10,r16
8020ebc4:	4893883a 	add	r9,r9,r2
8020ebc8:	18bff404 	addi	r2,r3,-48
8020ebcc:	30bff92e 	bgeu	r6,r2,8020ebb4 <__reset+0xfa1eebb4>
8020ebd0:	483da30e 	bge	r9,zero,8020e260 <__reset+0xfa1ee260>
8020ebd4:	027fffc4 	movi	r9,-1
8020ebd8:	003da106 	br	8020e260 <__reset+0xfa1ee260>
8020ebdc:	a5001014 	ori	r20,r20,64
8020ebe0:	80c00007 	ldb	r3,0(r16)
8020ebe4:	003d9d06 	br	8020e25c <__reset+0xfa1ee25c>
8020ebe8:	da802217 	ldw	r10,136(sp)
8020ebec:	d8001d85 	stb	zero,118(sp)
8020ebf0:	50c00204 	addi	r3,r10,8
8020ebf4:	54800017 	ldw	r18,0(r10)
8020ebf8:	54c00117 	ldw	r19,4(r10)
8020ebfc:	4801ca16 	blt	r9,zero,8020f328 <___vfiprintf_internal_r+0x1248>
8020ec00:	013fdfc4 	movi	r4,-129
8020ec04:	94c4b03a 	or	r2,r18,r19
8020ec08:	d8c02215 	stw	r3,136(sp)
8020ec0c:	a128703a 	and	r20,r20,r4
8020ec10:	0039883a 	mov	fp,zero
8020ec14:	103f341e 	bne	r2,zero,8020e8e8 <__reset+0xfa1ee8e8>
8020ec18:	483e2e26 	beq	r9,zero,8020e4d4 <__reset+0xfa1ee4d4>
8020ec1c:	0025883a 	mov	r18,zero
8020ec20:	94800c04 	addi	r18,r18,48
8020ec24:	dc8019c5 	stb	r18,103(sp)
8020ec28:	dcc02717 	ldw	r19,156(sp)
8020ec2c:	dd4019c4 	addi	r21,sp,103
8020ec30:	003e2b06 	br	8020e4e0 <__reset+0xfa1ee4e0>
8020ec34:	21003fcc 	andi	r4,r4,255
8020ec38:	2002361e 	bne	r4,zero,8020f514 <___vfiprintf_internal_r+0x1434>
8020ec3c:	1801c126 	beq	r3,zero,8020f344 <___vfiprintf_internal_r+0x1264>
8020ec40:	04800044 	movi	r18,1
8020ec44:	d8c01005 	stb	r3,64(sp)
8020ec48:	d8001d85 	stb	zero,118(sp)
8020ec4c:	9027883a 	mov	r19,r18
8020ec50:	dd401004 	addi	r21,sp,64
8020ec54:	003f1106 	br	8020e89c <__reset+0xfa1ee89c>
8020ec58:	d9402117 	ldw	r5,132(sp)
8020ec5c:	d9002017 	ldw	r4,128(sp)
8020ec60:	d9801a04 	addi	r6,sp,104
8020ec64:	d9c02b15 	stw	r7,172(sp)
8020ec68:	dbc02a15 	stw	r15,168(sp)
8020ec6c:	020dfcc0 	call	8020dfcc <__sprint_r.part.0>
8020ec70:	d9c02b17 	ldw	r7,172(sp)
8020ec74:	dbc02a17 	ldw	r15,168(sp)
8020ec78:	10006d1e 	bne	r2,zero,8020ee30 <___vfiprintf_internal_r+0xd50>
8020ec7c:	d9801b17 	ldw	r6,108(sp)
8020ec80:	d8801c17 	ldw	r2,112(sp)
8020ec84:	d811883a 	mov	r8,sp
8020ec88:	31400044 	addi	r5,r6,1
8020ec8c:	003e3306 	br	8020e55c <__reset+0xfa1ee55c>
8020ec90:	d9401b17 	ldw	r5,108(sp)
8020ec94:	d8801c17 	ldw	r2,112(sp)
8020ec98:	29000044 	addi	r4,r5,1
8020ec9c:	d8c01d87 	ldb	r3,118(sp)
8020eca0:	183e4d26 	beq	r3,zero,8020e5d8 <__reset+0xfa1ee5d8>
8020eca4:	00c00044 	movi	r3,1
8020eca8:	d9401d84 	addi	r5,sp,118
8020ecac:	10c5883a 	add	r2,r2,r3
8020ecb0:	41400015 	stw	r5,0(r8)
8020ecb4:	40c00115 	stw	r3,4(r8)
8020ecb8:	d8801c15 	stw	r2,112(sp)
8020ecbc:	d9001b15 	stw	r4,108(sp)
8020ecc0:	014001c4 	movi	r5,7
8020ecc4:	2900a90e 	bge	r5,r4,8020ef6c <___vfiprintf_internal_r+0xe8c>
8020ecc8:	1000da1e 	bne	r2,zero,8020f034 <___vfiprintf_internal_r+0xf54>
8020eccc:	7000ab1e 	bne	r14,zero,8020ef7c <___vfiprintf_internal_r+0xe9c>
8020ecd0:	000b883a 	mov	r5,zero
8020ecd4:	1809883a 	mov	r4,r3
8020ecd8:	d811883a 	mov	r8,sp
8020ecdc:	00c02004 	movi	r3,128
8020ece0:	e0fe4d26 	beq	fp,r3,8020e618 <__reset+0xfa1ee618>
8020ece4:	4cf9c83a 	sub	fp,r9,r19
8020ece8:	073e7b0e 	bge	zero,fp,8020e6d8 <__reset+0xfa1ee6d8>
8020ecec:	01c00404 	movi	r7,16
8020ecf0:	3f01900e 	bge	r7,fp,8020f334 <___vfiprintf_internal_r+0x1254>
8020ecf4:	00e008b4 	movhi	r3,32802
8020ecf8:	18e93704 	addi	r3,r3,-23332
8020ecfc:	d8c02415 	stw	r3,144(sp)
8020ed00:	034001c4 	movi	r13,7
8020ed04:	00000506 	br	8020ed1c <___vfiprintf_internal_r+0xc3c>
8020ed08:	29000084 	addi	r4,r5,2
8020ed0c:	42000204 	addi	r8,r8,8
8020ed10:	180b883a 	mov	r5,r3
8020ed14:	e73ffc04 	addi	fp,fp,-16
8020ed18:	3f000d0e 	bge	r7,fp,8020ed50 <___vfiprintf_internal_r+0xc70>
8020ed1c:	10800404 	addi	r2,r2,16
8020ed20:	28c00044 	addi	r3,r5,1
8020ed24:	45c00015 	stw	r23,0(r8)
8020ed28:	41c00115 	stw	r7,4(r8)
8020ed2c:	d8801c15 	stw	r2,112(sp)
8020ed30:	d8c01b15 	stw	r3,108(sp)
8020ed34:	68fff40e 	bge	r13,r3,8020ed08 <__reset+0xfa1eed08>
8020ed38:	1000101e 	bne	r2,zero,8020ed7c <___vfiprintf_internal_r+0xc9c>
8020ed3c:	e73ffc04 	addi	fp,fp,-16
8020ed40:	01000044 	movi	r4,1
8020ed44:	000b883a 	mov	r5,zero
8020ed48:	d811883a 	mov	r8,sp
8020ed4c:	3f3ff316 	blt	r7,fp,8020ed1c <__reset+0xfa1eed1c>
8020ed50:	da802417 	ldw	r10,144(sp)
8020ed54:	1705883a 	add	r2,r2,fp
8020ed58:	47000115 	stw	fp,4(r8)
8020ed5c:	42800015 	stw	r10,0(r8)
8020ed60:	d8801c15 	stw	r2,112(sp)
8020ed64:	d9001b15 	stw	r4,108(sp)
8020ed68:	00c001c4 	movi	r3,7
8020ed6c:	19003616 	blt	r3,r4,8020ee48 <___vfiprintf_internal_r+0xd68>
8020ed70:	42000204 	addi	r8,r8,8
8020ed74:	21000044 	addi	r4,r4,1
8020ed78:	003e5706 	br	8020e6d8 <__reset+0xfa1ee6d8>
8020ed7c:	d9402117 	ldw	r5,132(sp)
8020ed80:	d9002017 	ldw	r4,128(sp)
8020ed84:	d9801a04 	addi	r6,sp,104
8020ed88:	d9c02b15 	stw	r7,172(sp)
8020ed8c:	db402a15 	stw	r13,168(sp)
8020ed90:	020dfcc0 	call	8020dfcc <__sprint_r.part.0>
8020ed94:	d9c02b17 	ldw	r7,172(sp)
8020ed98:	db402a17 	ldw	r13,168(sp)
8020ed9c:	1000241e 	bne	r2,zero,8020ee30 <___vfiprintf_internal_r+0xd50>
8020eda0:	d9401b17 	ldw	r5,108(sp)
8020eda4:	d8801c17 	ldw	r2,112(sp)
8020eda8:	d811883a 	mov	r8,sp
8020edac:	29000044 	addi	r4,r5,1
8020edb0:	003fd806 	br	8020ed14 <__reset+0xfa1eed14>
8020edb4:	d9401b17 	ldw	r5,108(sp)
8020edb8:	00e008b4 	movhi	r3,32802
8020edbc:	18e93b04 	addi	r3,r3,-23316
8020edc0:	d8c02415 	stw	r3,144(sp)
8020edc4:	29400044 	addi	r5,r5,1
8020edc8:	d8c02417 	ldw	r3,144(sp)
8020edcc:	14c5883a 	add	r2,r2,r19
8020edd0:	44c00115 	stw	r19,4(r8)
8020edd4:	40c00015 	stw	r3,0(r8)
8020edd8:	d8801c15 	stw	r2,112(sp)
8020eddc:	d9401b15 	stw	r5,108(sp)
8020ede0:	00c001c4 	movi	r3,7
8020ede4:	1940070e 	bge	r3,r5,8020ee04 <___vfiprintf_internal_r+0xd24>
8020ede8:	103e4826 	beq	r2,zero,8020e70c <__reset+0xfa1ee70c>
8020edec:	d9402117 	ldw	r5,132(sp)
8020edf0:	d9002017 	ldw	r4,128(sp)
8020edf4:	d9801a04 	addi	r6,sp,104
8020edf8:	020dfcc0 	call	8020dfcc <__sprint_r.part.0>
8020edfc:	10000c1e 	bne	r2,zero,8020ee30 <___vfiprintf_internal_r+0xd50>
8020ee00:	d8801c17 	ldw	r2,112(sp)
8020ee04:	8c80010e 	bge	r17,r18,8020ee0c <___vfiprintf_internal_r+0xd2c>
8020ee08:	9023883a 	mov	r17,r18
8020ee0c:	da802317 	ldw	r10,140(sp)
8020ee10:	5455883a 	add	r10,r10,r17
8020ee14:	da802315 	stw	r10,140(sp)
8020ee18:	103e4126 	beq	r2,zero,8020e720 <__reset+0xfa1ee720>
8020ee1c:	d9402117 	ldw	r5,132(sp)
8020ee20:	d9002017 	ldw	r4,128(sp)
8020ee24:	d9801a04 	addi	r6,sp,104
8020ee28:	020dfcc0 	call	8020dfcc <__sprint_r.part.0>
8020ee2c:	103e3c26 	beq	r2,zero,8020e720 <__reset+0xfa1ee720>
8020ee30:	dd002117 	ldw	r20,132(sp)
8020ee34:	a080030b 	ldhu	r2,12(r20)
8020ee38:	1080100c 	andi	r2,r2,64
8020ee3c:	1001231e 	bne	r2,zero,8020f2cc <___vfiprintf_internal_r+0x11ec>
8020ee40:	d8802317 	ldw	r2,140(sp)
8020ee44:	003d7b06 	br	8020e434 <__reset+0xfa1ee434>
8020ee48:	1000991e 	bne	r2,zero,8020f0b0 <___vfiprintf_internal_r+0xfd0>
8020ee4c:	00c00044 	movi	r3,1
8020ee50:	9805883a 	mov	r2,r19
8020ee54:	dd400015 	stw	r21,0(sp)
8020ee58:	dcc00115 	stw	r19,4(sp)
8020ee5c:	dcc01c15 	stw	r19,112(sp)
8020ee60:	d8c01b15 	stw	r3,108(sp)
8020ee64:	d811883a 	mov	r8,sp
8020ee68:	42000204 	addi	r8,r8,8
8020ee6c:	a2c0010c 	andi	r11,r20,4
8020ee70:	583fe426 	beq	r11,zero,8020ee04 <__reset+0xfa1eee04>
8020ee74:	8ca7c83a 	sub	r19,r17,r18
8020ee78:	04ffe20e 	bge	zero,r19,8020ee04 <__reset+0xfa1eee04>
8020ee7c:	01c00404 	movi	r7,16
8020ee80:	3cffcc0e 	bge	r7,r19,8020edb4 <__reset+0xfa1eedb4>
8020ee84:	02a008b4 	movhi	r10,32802
8020ee88:	52a93b04 	addi	r10,r10,-23316
8020ee8c:	d9001b17 	ldw	r4,108(sp)
8020ee90:	da802415 	stw	r10,144(sp)
8020ee94:	382b883a 	mov	r21,r7
8020ee98:	050001c4 	movi	r20,7
8020ee9c:	df002017 	ldw	fp,128(sp)
8020eea0:	00000506 	br	8020eeb8 <___vfiprintf_internal_r+0xdd8>
8020eea4:	21400084 	addi	r5,r4,2
8020eea8:	42000204 	addi	r8,r8,8
8020eeac:	1809883a 	mov	r4,r3
8020eeb0:	9cfffc04 	addi	r19,r19,-16
8020eeb4:	acffc40e 	bge	r21,r19,8020edc8 <__reset+0xfa1eedc8>
8020eeb8:	10800404 	addi	r2,r2,16
8020eebc:	20c00044 	addi	r3,r4,1
8020eec0:	45800015 	stw	r22,0(r8)
8020eec4:	45400115 	stw	r21,4(r8)
8020eec8:	d8801c15 	stw	r2,112(sp)
8020eecc:	d8c01b15 	stw	r3,108(sp)
8020eed0:	a0fff40e 	bge	r20,r3,8020eea4 <__reset+0xfa1eeea4>
8020eed4:	1000041e 	bne	r2,zero,8020eee8 <___vfiprintf_internal_r+0xe08>
8020eed8:	01400044 	movi	r5,1
8020eedc:	0009883a 	mov	r4,zero
8020eee0:	d811883a 	mov	r8,sp
8020eee4:	003ff206 	br	8020eeb0 <__reset+0xfa1eeeb0>
8020eee8:	d9402117 	ldw	r5,132(sp)
8020eeec:	d9801a04 	addi	r6,sp,104
8020eef0:	e009883a 	mov	r4,fp
8020eef4:	020dfcc0 	call	8020dfcc <__sprint_r.part.0>
8020eef8:	103fcd1e 	bne	r2,zero,8020ee30 <__reset+0xfa1eee30>
8020eefc:	d9001b17 	ldw	r4,108(sp)
8020ef00:	d8801c17 	ldw	r2,112(sp)
8020ef04:	d811883a 	mov	r8,sp
8020ef08:	21400044 	addi	r5,r4,1
8020ef0c:	003fe806 	br	8020eeb0 <__reset+0xfa1eeeb0>
8020ef10:	d9402117 	ldw	r5,132(sp)
8020ef14:	d9002017 	ldw	r4,128(sp)
8020ef18:	d9801a04 	addi	r6,sp,104
8020ef1c:	d9c02b15 	stw	r7,172(sp)
8020ef20:	db402a15 	stw	r13,168(sp)
8020ef24:	020dfcc0 	call	8020dfcc <__sprint_r.part.0>
8020ef28:	d9c02b17 	ldw	r7,172(sp)
8020ef2c:	db402a17 	ldw	r13,168(sp)
8020ef30:	103fbf1e 	bne	r2,zero,8020ee30 <__reset+0xfa1eee30>
8020ef34:	d9401b17 	ldw	r5,108(sp)
8020ef38:	d8801c17 	ldw	r2,112(sp)
8020ef3c:	d811883a 	mov	r8,sp
8020ef40:	29800044 	addi	r6,r5,1
8020ef44:	003dc406 	br	8020e658 <__reset+0xfa1ee658>
8020ef48:	1000d21e 	bne	r2,zero,8020f294 <___vfiprintf_internal_r+0x11b4>
8020ef4c:	d8c01d87 	ldb	r3,118(sp)
8020ef50:	18009526 	beq	r3,zero,8020f1a8 <___vfiprintf_internal_r+0x10c8>
8020ef54:	00800044 	movi	r2,1
8020ef58:	d8c01d84 	addi	r3,sp,118
8020ef5c:	1009883a 	mov	r4,r2
8020ef60:	d8c00015 	stw	r3,0(sp)
8020ef64:	d8800115 	stw	r2,4(sp)
8020ef68:	d811883a 	mov	r8,sp
8020ef6c:	200b883a 	mov	r5,r4
8020ef70:	42000204 	addi	r8,r8,8
8020ef74:	21000044 	addi	r4,r4,1
8020ef78:	003d9706 	br	8020e5d8 <__reset+0xfa1ee5d8>
8020ef7c:	d9001d04 	addi	r4,sp,116
8020ef80:	00800084 	movi	r2,2
8020ef84:	d9000015 	stw	r4,0(sp)
8020ef88:	d8800115 	stw	r2,4(sp)
8020ef8c:	1809883a 	mov	r4,r3
8020ef90:	d811883a 	mov	r8,sp
8020ef94:	200b883a 	mov	r5,r4
8020ef98:	42000204 	addi	r8,r8,8
8020ef9c:	21000044 	addi	r4,r4,1
8020efa0:	003f4e06 	br	8020ecdc <__reset+0xfa1eecdc>
8020efa4:	d8001d85 	stb	zero,118(sp)
8020efa8:	48005016 	blt	r9,zero,8020f0ec <___vfiprintf_internal_r+0x100c>
8020efac:	00ffdfc4 	movi	r3,-129
8020efb0:	94c4b03a 	or	r2,r18,r19
8020efb4:	a0e8703a 	and	r20,r20,r3
8020efb8:	103d4426 	beq	r2,zero,8020e4cc <__reset+0xfa1ee4cc>
8020efbc:	0039883a 	mov	fp,zero
8020efc0:	d9002617 	ldw	r4,152(sp)
8020efc4:	dd401a04 	addi	r21,sp,104
8020efc8:	908003cc 	andi	r2,r18,15
8020efcc:	9806973a 	slli	r3,r19,28
8020efd0:	2085883a 	add	r2,r4,r2
8020efd4:	9024d13a 	srli	r18,r18,4
8020efd8:	10800003 	ldbu	r2,0(r2)
8020efdc:	9826d13a 	srli	r19,r19,4
8020efe0:	ad7fffc4 	addi	r21,r21,-1
8020efe4:	1ca4b03a 	or	r18,r3,r18
8020efe8:	a8800005 	stb	r2,0(r21)
8020efec:	94c4b03a 	or	r2,r18,r19
8020eff0:	103ff51e 	bne	r2,zero,8020efc8 <__reset+0xfa1eefc8>
8020eff4:	003e5906 	br	8020e95c <__reset+0xfa1ee95c>
8020eff8:	d9402117 	ldw	r5,132(sp)
8020effc:	d9002017 	ldw	r4,128(sp)
8020f000:	d9801a04 	addi	r6,sp,104
8020f004:	020dfcc0 	call	8020dfcc <__sprint_r.part.0>
8020f008:	103f891e 	bne	r2,zero,8020ee30 <__reset+0xfa1eee30>
8020f00c:	d8801c17 	ldw	r2,112(sp)
8020f010:	d811883a 	mov	r8,sp
8020f014:	003f9506 	br	8020ee6c <__reset+0xfa1eee6c>
8020f018:	d9402117 	ldw	r5,132(sp)
8020f01c:	d9002017 	ldw	r4,128(sp)
8020f020:	d9801a04 	addi	r6,sp,104
8020f024:	020dfcc0 	call	8020dfcc <__sprint_r.part.0>
8020f028:	103f811e 	bne	r2,zero,8020ee30 <__reset+0xfa1eee30>
8020f02c:	d811883a 	mov	r8,sp
8020f030:	003ced06 	br	8020e3e8 <__reset+0xfa1ee3e8>
8020f034:	d9402117 	ldw	r5,132(sp)
8020f038:	d9002017 	ldw	r4,128(sp)
8020f03c:	d9801a04 	addi	r6,sp,104
8020f040:	da402c15 	stw	r9,176(sp)
8020f044:	db802a15 	stw	r14,168(sp)
8020f048:	020dfcc0 	call	8020dfcc <__sprint_r.part.0>
8020f04c:	da402c17 	ldw	r9,176(sp)
8020f050:	db802a17 	ldw	r14,168(sp)
8020f054:	103f761e 	bne	r2,zero,8020ee30 <__reset+0xfa1eee30>
8020f058:	d9401b17 	ldw	r5,108(sp)
8020f05c:	d8801c17 	ldw	r2,112(sp)
8020f060:	d811883a 	mov	r8,sp
8020f064:	29000044 	addi	r4,r5,1
8020f068:	003d5b06 	br	8020e5d8 <__reset+0xfa1ee5d8>
8020f06c:	d9402117 	ldw	r5,132(sp)
8020f070:	d9002017 	ldw	r4,128(sp)
8020f074:	d9801a04 	addi	r6,sp,104
8020f078:	da402c15 	stw	r9,176(sp)
8020f07c:	020dfcc0 	call	8020dfcc <__sprint_r.part.0>
8020f080:	da402c17 	ldw	r9,176(sp)
8020f084:	103f6a1e 	bne	r2,zero,8020ee30 <__reset+0xfa1eee30>
8020f088:	d9401b17 	ldw	r5,108(sp)
8020f08c:	d8801c17 	ldw	r2,112(sp)
8020f090:	d811883a 	mov	r8,sp
8020f094:	29000044 	addi	r4,r5,1
8020f098:	003f1006 	br	8020ecdc <__reset+0xfa1eecdc>
8020f09c:	1000c31e 	bne	r2,zero,8020f3ac <___vfiprintf_internal_r+0x12cc>
8020f0a0:	01000044 	movi	r4,1
8020f0a4:	000b883a 	mov	r5,zero
8020f0a8:	d811883a 	mov	r8,sp
8020f0ac:	003f0d06 	br	8020ece4 <__reset+0xfa1eece4>
8020f0b0:	d9402117 	ldw	r5,132(sp)
8020f0b4:	d9002017 	ldw	r4,128(sp)
8020f0b8:	d9801a04 	addi	r6,sp,104
8020f0bc:	020dfcc0 	call	8020dfcc <__sprint_r.part.0>
8020f0c0:	103f5b1e 	bne	r2,zero,8020ee30 <__reset+0xfa1eee30>
8020f0c4:	d9001b17 	ldw	r4,108(sp)
8020f0c8:	d8801c17 	ldw	r2,112(sp)
8020f0cc:	d811883a 	mov	r8,sp
8020f0d0:	21000044 	addi	r4,r4,1
8020f0d4:	003d8006 	br	8020e6d8 <__reset+0xfa1ee6d8>
8020f0d8:	012008b4 	movhi	r4,32802
8020f0dc:	2128d604 	addi	r4,r4,-23720
8020f0e0:	d9002615 	stw	r4,152(sp)
8020f0e4:	d8c02215 	stw	r3,136(sp)
8020f0e8:	1029883a 	mov	r20,r2
8020f0ec:	94c4b03a 	or	r2,r18,r19
8020f0f0:	103fb21e 	bne	r2,zero,8020efbc <__reset+0xfa1eefbc>
8020f0f4:	0039883a 	mov	fp,zero
8020f0f8:	00800084 	movi	r2,2
8020f0fc:	003e6b06 	br	8020eaac <__reset+0xfa1eeaac>
8020f100:	da802217 	ldw	r10,136(sp)
8020f104:	d8001d85 	stb	zero,118(sp)
8020f108:	0027883a 	mov	r19,zero
8020f10c:	50800104 	addi	r2,r10,4
8020f110:	54800017 	ldw	r18,0(r10)
8020f114:	483e6016 	blt	r9,zero,8020ea98 <__reset+0xfa1eea98>
8020f118:	00ffdfc4 	movi	r3,-129
8020f11c:	d8802215 	stw	r2,136(sp)
8020f120:	a0e8703a 	and	r20,r20,r3
8020f124:	0039883a 	mov	fp,zero
8020f128:	903ebb26 	beq	r18,zero,8020ec18 <__reset+0xfa1eec18>
8020f12c:	00800244 	movi	r2,9
8020f130:	14bdee36 	bltu	r2,r18,8020e8ec <__reset+0xfa1ee8ec>
8020f134:	003eba06 	br	8020ec20 <__reset+0xfa1eec20>
8020f138:	00800c04 	movi	r2,48
8020f13c:	d8c01d45 	stb	r3,117(sp)
8020f140:	d8801d05 	stb	r2,116(sp)
8020f144:	d8001d85 	stb	zero,118(sp)
8020f148:	a0c00094 	ori	r3,r20,2
8020f14c:	4800a916 	blt	r9,zero,8020f3f4 <___vfiprintf_internal_r+0x1314>
8020f150:	00bfdfc4 	movi	r2,-129
8020f154:	a096703a 	and	r11,r20,r2
8020f158:	5d000094 	ori	r20,r11,2
8020f15c:	0039883a 	mov	fp,zero
8020f160:	003f9706 	br	8020efc0 <__reset+0xfa1eefc0>
8020f164:	8025883a 	mov	r18,r16
8020f168:	003c2e06 	br	8020e224 <__reset+0xfa1ee224>
8020f16c:	00a008b4 	movhi	r2,32802
8020f170:	10a8d604 	addi	r2,r2,-23720
8020f174:	0039883a 	mov	fp,zero
8020f178:	d8802615 	stw	r2,152(sp)
8020f17c:	003f9006 	br	8020efc0 <__reset+0xfa1eefc0>
8020f180:	04a5c83a 	sub	r18,zero,r18
8020f184:	07000b44 	movi	fp,45
8020f188:	9004c03a 	cmpne	r2,r18,zero
8020f18c:	04e7c83a 	sub	r19,zero,r19
8020f190:	df001d85 	stb	fp,118(sp)
8020f194:	98a7c83a 	sub	r19,r19,r2
8020f198:	48009f16 	blt	r9,zero,8020f418 <___vfiprintf_internal_r+0x1338>
8020f19c:	00bfdfc4 	movi	r2,-129
8020f1a0:	a0a8703a 	and	r20,r20,r2
8020f1a4:	003dd006 	br	8020e8e8 <__reset+0xfa1ee8e8>
8020f1a8:	70004c26 	beq	r14,zero,8020f2dc <___vfiprintf_internal_r+0x11fc>
8020f1ac:	00800084 	movi	r2,2
8020f1b0:	d8c01d04 	addi	r3,sp,116
8020f1b4:	d8c00015 	stw	r3,0(sp)
8020f1b8:	d8800115 	stw	r2,4(sp)
8020f1bc:	01000044 	movi	r4,1
8020f1c0:	d811883a 	mov	r8,sp
8020f1c4:	003f7306 	br	8020ef94 <__reset+0xfa1eef94>
8020f1c8:	a080100c 	andi	r2,r20,64
8020f1cc:	da802217 	ldw	r10,136(sp)
8020f1d0:	103e0626 	beq	r2,zero,8020e9ec <__reset+0xfa1ee9ec>
8020f1d4:	5480000f 	ldh	r18,0(r10)
8020f1d8:	52800104 	addi	r10,r10,4
8020f1dc:	da802215 	stw	r10,136(sp)
8020f1e0:	9027d7fa 	srai	r19,r18,31
8020f1e4:	9805883a 	mov	r2,r19
8020f1e8:	003db806 	br	8020e8cc <__reset+0xfa1ee8cc>
8020f1ec:	a080040c 	andi	r2,r20,16
8020f1f0:	1000091e 	bne	r2,zero,8020f218 <___vfiprintf_internal_r+0x1138>
8020f1f4:	a2c0100c 	andi	r11,r20,64
8020f1f8:	58000726 	beq	r11,zero,8020f218 <___vfiprintf_internal_r+0x1138>
8020f1fc:	da802217 	ldw	r10,136(sp)
8020f200:	50800017 	ldw	r2,0(r10)
8020f204:	52800104 	addi	r10,r10,4
8020f208:	da802215 	stw	r10,136(sp)
8020f20c:	da802317 	ldw	r10,140(sp)
8020f210:	1280000d 	sth	r10,0(r2)
8020f214:	003be706 	br	8020e1b4 <__reset+0xfa1ee1b4>
8020f218:	da802217 	ldw	r10,136(sp)
8020f21c:	50800017 	ldw	r2,0(r10)
8020f220:	52800104 	addi	r10,r10,4
8020f224:	da802215 	stw	r10,136(sp)
8020f228:	da802317 	ldw	r10,140(sp)
8020f22c:	12800015 	stw	r10,0(r2)
8020f230:	003be006 	br	8020e1b4 <__reset+0xfa1ee1b4>
8020f234:	a080100c 	andi	r2,r20,64
8020f238:	da802217 	ldw	r10,136(sp)
8020f23c:	10003026 	beq	r2,zero,8020f300 <___vfiprintf_internal_r+0x1220>
8020f240:	5480000b 	ldhu	r18,0(r10)
8020f244:	52800104 	addi	r10,r10,4
8020f248:	0027883a 	mov	r19,zero
8020f24c:	da802215 	stw	r10,136(sp)
8020f250:	003d8006 	br	8020e854 <__reset+0xfa1ee854>
8020f254:	80c00007 	ldb	r3,0(r16)
8020f258:	003c0006 	br	8020e25c <__reset+0xfa1ee25c>
8020f25c:	a080100c 	andi	r2,r20,64
8020f260:	d8001d85 	stb	zero,118(sp)
8020f264:	da802217 	ldw	r10,136(sp)
8020f268:	1000201e 	bne	r2,zero,8020f2ec <___vfiprintf_internal_r+0x120c>
8020f26c:	50800104 	addi	r2,r10,4
8020f270:	54800017 	ldw	r18,0(r10)
8020f274:	0027883a 	mov	r19,zero
8020f278:	483def0e 	bge	r9,zero,8020ea38 <__reset+0xfa1eea38>
8020f27c:	94c6b03a 	or	r3,r18,r19
8020f280:	d8802215 	stw	r2,136(sp)
8020f284:	183d4e1e 	bne	r3,zero,8020e7c0 <__reset+0xfa1ee7c0>
8020f288:	0039883a 	mov	fp,zero
8020f28c:	0005883a 	mov	r2,zero
8020f290:	003e0606 	br	8020eaac <__reset+0xfa1eeaac>
8020f294:	d9402117 	ldw	r5,132(sp)
8020f298:	d9002017 	ldw	r4,128(sp)
8020f29c:	d9801a04 	addi	r6,sp,104
8020f2a0:	da402c15 	stw	r9,176(sp)
8020f2a4:	db802a15 	stw	r14,168(sp)
8020f2a8:	020dfcc0 	call	8020dfcc <__sprint_r.part.0>
8020f2ac:	da402c17 	ldw	r9,176(sp)
8020f2b0:	db802a17 	ldw	r14,168(sp)
8020f2b4:	103ede1e 	bne	r2,zero,8020ee30 <__reset+0xfa1eee30>
8020f2b8:	d9401b17 	ldw	r5,108(sp)
8020f2bc:	d8801c17 	ldw	r2,112(sp)
8020f2c0:	d811883a 	mov	r8,sp
8020f2c4:	29000044 	addi	r4,r5,1
8020f2c8:	003e7406 	br	8020ec9c <__reset+0xfa1eec9c>
8020f2cc:	00bfffc4 	movi	r2,-1
8020f2d0:	003c5806 	br	8020e434 <__reset+0xfa1ee434>
8020f2d4:	d811883a 	mov	r8,sp
8020f2d8:	003ee806 	br	8020ee7c <__reset+0xfa1eee7c>
8020f2dc:	000b883a 	mov	r5,zero
8020f2e0:	01000044 	movi	r4,1
8020f2e4:	d811883a 	mov	r8,sp
8020f2e8:	003e7c06 	br	8020ecdc <__reset+0xfa1eecdc>
8020f2ec:	50800104 	addi	r2,r10,4
8020f2f0:	5480000b 	ldhu	r18,0(r10)
8020f2f4:	0027883a 	mov	r19,zero
8020f2f8:	483dcf0e 	bge	r9,zero,8020ea38 <__reset+0xfa1eea38>
8020f2fc:	003fdf06 	br	8020f27c <__reset+0xfa1ef27c>
8020f300:	54800017 	ldw	r18,0(r10)
8020f304:	52800104 	addi	r10,r10,4
8020f308:	0027883a 	mov	r19,zero
8020f30c:	da802215 	stw	r10,136(sp)
8020f310:	003d5006 	br	8020e854 <__reset+0xfa1ee854>
8020f314:	50800104 	addi	r2,r10,4
8020f318:	5480000b 	ldhu	r18,0(r10)
8020f31c:	0027883a 	mov	r19,zero
8020f320:	483f7d0e 	bge	r9,zero,8020f118 <__reset+0xfa1ef118>
8020f324:	003ddc06 	br	8020ea98 <__reset+0xfa1eea98>
8020f328:	d8c02215 	stw	r3,136(sp)
8020f32c:	0039883a 	mov	fp,zero
8020f330:	003ddb06 	br	8020eaa0 <__reset+0xfa1eeaa0>
8020f334:	02a008b4 	movhi	r10,32802
8020f338:	52a93704 	addi	r10,r10,-23332
8020f33c:	da802415 	stw	r10,144(sp)
8020f340:	003e8306 	br	8020ed50 <__reset+0xfa1eed50>
8020f344:	d8801c17 	ldw	r2,112(sp)
8020f348:	dd002117 	ldw	r20,132(sp)
8020f34c:	103eb926 	beq	r2,zero,8020ee34 <__reset+0xfa1eee34>
8020f350:	d9002017 	ldw	r4,128(sp)
8020f354:	d9801a04 	addi	r6,sp,104
8020f358:	a00b883a 	mov	r5,r20
8020f35c:	020dfcc0 	call	8020dfcc <__sprint_r.part.0>
8020f360:	003eb406 	br	8020ee34 <__reset+0xfa1eee34>
8020f364:	80c00043 	ldbu	r3,1(r16)
8020f368:	a5000814 	ori	r20,r20,32
8020f36c:	84000044 	addi	r16,r16,1
8020f370:	18c03fcc 	andi	r3,r3,255
8020f374:	18c0201c 	xori	r3,r3,128
8020f378:	18ffe004 	addi	r3,r3,-128
8020f37c:	003bb706 	br	8020e25c <__reset+0xfa1ee25c>
8020f380:	a809883a 	mov	r4,r21
8020f384:	d8c02a15 	stw	r3,168(sp)
8020f388:	da002b15 	stw	r8,172(sp)
8020f38c:	0206b7c0 	call	80206b7c <strlen>
8020f390:	d8c02a17 	ldw	r3,168(sp)
8020f394:	1027883a 	mov	r19,r2
8020f398:	df001d83 	ldbu	fp,118(sp)
8020f39c:	d8c02215 	stw	r3,136(sp)
8020f3a0:	0013883a 	mov	r9,zero
8020f3a4:	da002b17 	ldw	r8,172(sp)
8020f3a8:	003c4d06 	br	8020e4e0 <__reset+0xfa1ee4e0>
8020f3ac:	d9402117 	ldw	r5,132(sp)
8020f3b0:	d9002017 	ldw	r4,128(sp)
8020f3b4:	d9801a04 	addi	r6,sp,104
8020f3b8:	da402c15 	stw	r9,176(sp)
8020f3bc:	020dfcc0 	call	8020dfcc <__sprint_r.part.0>
8020f3c0:	da402c17 	ldw	r9,176(sp)
8020f3c4:	103e9a1e 	bne	r2,zero,8020ee30 <__reset+0xfa1eee30>
8020f3c8:	d9401b17 	ldw	r5,108(sp)
8020f3cc:	d8801c17 	ldw	r2,112(sp)
8020f3d0:	d811883a 	mov	r8,sp
8020f3d4:	29000044 	addi	r4,r5,1
8020f3d8:	003e4206 	br	8020ece4 <__reset+0xfa1eece4>
8020f3dc:	d9401b17 	ldw	r5,108(sp)
8020f3e0:	012008b4 	movhi	r4,32802
8020f3e4:	21293b04 	addi	r4,r4,-23316
8020f3e8:	d9002415 	stw	r4,144(sp)
8020f3ec:	29400044 	addi	r5,r5,1
8020f3f0:	003c6d06 	br	8020e5a8 <__reset+0xfa1ee5a8>
8020f3f4:	0039883a 	mov	fp,zero
8020f3f8:	00800084 	movi	r2,2
8020f3fc:	10803fcc 	andi	r2,r2,255
8020f400:	01000044 	movi	r4,1
8020f404:	11001e26 	beq	r2,r4,8020f480 <___vfiprintf_internal_r+0x13a0>
8020f408:	01000084 	movi	r4,2
8020f40c:	11001e1e 	bne	r2,r4,8020f488 <___vfiprintf_internal_r+0x13a8>
8020f410:	1829883a 	mov	r20,r3
8020f414:	003eea06 	br	8020efc0 <__reset+0xfa1eefc0>
8020f418:	a007883a 	mov	r3,r20
8020f41c:	00800044 	movi	r2,1
8020f420:	003ff606 	br	8020f3fc <__reset+0xfa1ef3fc>
8020f424:	00800184 	movi	r2,6
8020f428:	1240012e 	bgeu	r2,r9,8020f430 <___vfiprintf_internal_r+0x1350>
8020f42c:	1013883a 	mov	r9,r2
8020f430:	4827883a 	mov	r19,r9
8020f434:	4825883a 	mov	r18,r9
8020f438:	48001516 	blt	r9,zero,8020f490 <___vfiprintf_internal_r+0x13b0>
8020f43c:	056008b4 	movhi	r21,32802
8020f440:	d8c02215 	stw	r3,136(sp)
8020f444:	ad68db04 	addi	r21,r21,-23700
8020f448:	003d1406 	br	8020e89c <__reset+0xfa1ee89c>
8020f44c:	02a008b4 	movhi	r10,32802
8020f450:	52a93704 	addi	r10,r10,-23332
8020f454:	da802415 	stw	r10,144(sp)
8020f458:	200d883a 	mov	r6,r4
8020f45c:	003c9106 	br	8020e6a4 <__reset+0xfa1ee6a4>
8020f460:	5021883a 	mov	r16,r10
8020f464:	0013883a 	mov	r9,zero
8020f468:	003b7d06 	br	8020e260 <__reset+0xfa1ee260>
8020f46c:	4827883a 	mov	r19,r9
8020f470:	df001d83 	ldbu	fp,118(sp)
8020f474:	d8c02215 	stw	r3,136(sp)
8020f478:	0013883a 	mov	r9,zero
8020f47c:	003c1806 	br	8020e4e0 <__reset+0xfa1ee4e0>
8020f480:	1829883a 	mov	r20,r3
8020f484:	003d1806 	br	8020e8e8 <__reset+0xfa1ee8e8>
8020f488:	1829883a 	mov	r20,r3
8020f48c:	003ccd06 	br	8020e7c4 <__reset+0xfa1ee7c4>
8020f490:	0025883a 	mov	r18,zero
8020f494:	003fe906 	br	8020f43c <__reset+0xfa1ef43c>
8020f498:	d8802217 	ldw	r2,136(sp)
8020f49c:	80c00043 	ldbu	r3,1(r16)
8020f4a0:	5021883a 	mov	r16,r10
8020f4a4:	12400017 	ldw	r9,0(r2)
8020f4a8:	10800104 	addi	r2,r2,4
8020f4ac:	d8802215 	stw	r2,136(sp)
8020f4b0:	483faf0e 	bge	r9,zero,8020f370 <__reset+0xfa1ef370>
8020f4b4:	18c03fcc 	andi	r3,r3,255
8020f4b8:	18c0201c 	xori	r3,r3,128
8020f4bc:	027fffc4 	movi	r9,-1
8020f4c0:	18ffe004 	addi	r3,r3,-128
8020f4c4:	003b6506 	br	8020e25c <__reset+0xfa1ee25c>
8020f4c8:	d9c01d85 	stb	r7,118(sp)
8020f4cc:	003ca006 	br	8020e750 <__reset+0xfa1ee750>
8020f4d0:	d9c01d85 	stb	r7,118(sp)
8020f4d4:	003cad06 	br	8020e78c <__reset+0xfa1ee78c>
8020f4d8:	d9c01d85 	stb	r7,118(sp)
8020f4dc:	003d7d06 	br	8020ead4 <__reset+0xfa1eead4>
8020f4e0:	d9c01d85 	stb	r7,118(sp)
8020f4e4:	003d5f06 	br	8020ea64 <__reset+0xfa1eea64>
8020f4e8:	a080004c 	andi	r2,r20,1
8020f4ec:	0039883a 	mov	fp,zero
8020f4f0:	10000526 	beq	r2,zero,8020f508 <___vfiprintf_internal_r+0x1428>
8020f4f4:	00800c04 	movi	r2,48
8020f4f8:	d88019c5 	stb	r2,103(sp)
8020f4fc:	dcc02717 	ldw	r19,156(sp)
8020f500:	dd4019c4 	addi	r21,sp,103
8020f504:	003bf606 	br	8020e4e0 <__reset+0xfa1ee4e0>
8020f508:	0027883a 	mov	r19,zero
8020f50c:	dd401a04 	addi	r21,sp,104
8020f510:	003bf306 	br	8020e4e0 <__reset+0xfa1ee4e0>
8020f514:	d9c01d85 	stb	r7,118(sp)
8020f518:	003dc806 	br	8020ec3c <__reset+0xfa1eec3c>
8020f51c:	d9c01d85 	stb	r7,118(sp)
8020f520:	003d3a06 	br	8020ea0c <__reset+0xfa1eea0c>
8020f524:	d9c01d85 	stb	r7,118(sp)
8020f528:	003d2a06 	br	8020e9d4 <__reset+0xfa1ee9d4>
8020f52c:	d9c01d85 	stb	r7,118(sp)
8020f530:	003cde06 	br	8020e8ac <__reset+0xfa1ee8ac>
8020f534:	d9c01d85 	stb	r7,118(sp)
8020f538:	003cbc06 	br	8020e82c <__reset+0xfa1ee82c>

8020f53c <__vfiprintf_internal>:
8020f53c:	00a008b4 	movhi	r2,32802
8020f540:	10b24104 	addi	r2,r2,-14076
8020f544:	300f883a 	mov	r7,r6
8020f548:	280d883a 	mov	r6,r5
8020f54c:	200b883a 	mov	r5,r4
8020f550:	11000017 	ldw	r4,0(r2)
8020f554:	020e0e01 	jmpi	8020e0e0 <___vfiprintf_internal_r>

8020f558 <__sbprintf>:
8020f558:	2880030b 	ldhu	r2,12(r5)
8020f55c:	2ac01917 	ldw	r11,100(r5)
8020f560:	2a80038b 	ldhu	r10,14(r5)
8020f564:	2a400717 	ldw	r9,28(r5)
8020f568:	2a000917 	ldw	r8,36(r5)
8020f56c:	defee204 	addi	sp,sp,-1144
8020f570:	00c10004 	movi	r3,1024
8020f574:	dc011a15 	stw	r16,1128(sp)
8020f578:	10bfff4c 	andi	r2,r2,65533
8020f57c:	2821883a 	mov	r16,r5
8020f580:	d8cb883a 	add	r5,sp,r3
8020f584:	dc811c15 	stw	r18,1136(sp)
8020f588:	dc411b15 	stw	r17,1132(sp)
8020f58c:	dfc11d15 	stw	ra,1140(sp)
8020f590:	2025883a 	mov	r18,r4
8020f594:	d881030d 	sth	r2,1036(sp)
8020f598:	dac11915 	stw	r11,1124(sp)
8020f59c:	da81038d 	sth	r10,1038(sp)
8020f5a0:	da410715 	stw	r9,1052(sp)
8020f5a4:	da010915 	stw	r8,1060(sp)
8020f5a8:	dec10015 	stw	sp,1024(sp)
8020f5ac:	dec10415 	stw	sp,1040(sp)
8020f5b0:	d8c10215 	stw	r3,1032(sp)
8020f5b4:	d8c10515 	stw	r3,1044(sp)
8020f5b8:	d8010615 	stw	zero,1048(sp)
8020f5bc:	020e0e00 	call	8020e0e0 <___vfiprintf_internal_r>
8020f5c0:	1023883a 	mov	r17,r2
8020f5c4:	10000416 	blt	r2,zero,8020f5d8 <__sbprintf+0x80>
8020f5c8:	d9410004 	addi	r5,sp,1024
8020f5cc:	9009883a 	mov	r4,r18
8020f5d0:	020aadc0 	call	8020aadc <_fflush_r>
8020f5d4:	10000d1e 	bne	r2,zero,8020f60c <__sbprintf+0xb4>
8020f5d8:	d881030b 	ldhu	r2,1036(sp)
8020f5dc:	1080100c 	andi	r2,r2,64
8020f5e0:	10000326 	beq	r2,zero,8020f5f0 <__sbprintf+0x98>
8020f5e4:	8080030b 	ldhu	r2,12(r16)
8020f5e8:	10801014 	ori	r2,r2,64
8020f5ec:	8080030d 	sth	r2,12(r16)
8020f5f0:	8805883a 	mov	r2,r17
8020f5f4:	dfc11d17 	ldw	ra,1140(sp)
8020f5f8:	dc811c17 	ldw	r18,1136(sp)
8020f5fc:	dc411b17 	ldw	r17,1132(sp)
8020f600:	dc011a17 	ldw	r16,1128(sp)
8020f604:	dec11e04 	addi	sp,sp,1144
8020f608:	f800283a 	ret
8020f60c:	047fffc4 	movi	r17,-1
8020f610:	003ff106 	br	8020f5d8 <__reset+0xfa1ef5d8>

8020f614 <_write_r>:
8020f614:	defffd04 	addi	sp,sp,-12
8020f618:	2805883a 	mov	r2,r5
8020f61c:	dc000015 	stw	r16,0(sp)
8020f620:	042008b4 	movhi	r16,32802
8020f624:	dc400115 	stw	r17,4(sp)
8020f628:	300b883a 	mov	r5,r6
8020f62c:	84326904 	addi	r16,r16,-13916
8020f630:	2023883a 	mov	r17,r4
8020f634:	380d883a 	mov	r6,r7
8020f638:	1009883a 	mov	r4,r2
8020f63c:	dfc00215 	stw	ra,8(sp)
8020f640:	80000015 	stw	zero,0(r16)
8020f644:	02149a40 	call	802149a4 <write>
8020f648:	00ffffc4 	movi	r3,-1
8020f64c:	10c00526 	beq	r2,r3,8020f664 <_write_r+0x50>
8020f650:	dfc00217 	ldw	ra,8(sp)
8020f654:	dc400117 	ldw	r17,4(sp)
8020f658:	dc000017 	ldw	r16,0(sp)
8020f65c:	dec00304 	addi	sp,sp,12
8020f660:	f800283a 	ret
8020f664:	80c00017 	ldw	r3,0(r16)
8020f668:	183ff926 	beq	r3,zero,8020f650 <__reset+0xfa1ef650>
8020f66c:	88c00015 	stw	r3,0(r17)
8020f670:	003ff706 	br	8020f650 <__reset+0xfa1ef650>

8020f674 <_close_r>:
8020f674:	defffd04 	addi	sp,sp,-12
8020f678:	dc000015 	stw	r16,0(sp)
8020f67c:	042008b4 	movhi	r16,32802
8020f680:	dc400115 	stw	r17,4(sp)
8020f684:	84326904 	addi	r16,r16,-13916
8020f688:	2023883a 	mov	r17,r4
8020f68c:	2809883a 	mov	r4,r5
8020f690:	dfc00215 	stw	ra,8(sp)
8020f694:	80000015 	stw	zero,0(r16)
8020f698:	02133780 	call	80213378 <close>
8020f69c:	00ffffc4 	movi	r3,-1
8020f6a0:	10c00526 	beq	r2,r3,8020f6b8 <_close_r+0x44>
8020f6a4:	dfc00217 	ldw	ra,8(sp)
8020f6a8:	dc400117 	ldw	r17,4(sp)
8020f6ac:	dc000017 	ldw	r16,0(sp)
8020f6b0:	dec00304 	addi	sp,sp,12
8020f6b4:	f800283a 	ret
8020f6b8:	80c00017 	ldw	r3,0(r16)
8020f6bc:	183ff926 	beq	r3,zero,8020f6a4 <__reset+0xfa1ef6a4>
8020f6c0:	88c00015 	stw	r3,0(r17)
8020f6c4:	003ff706 	br	8020f6a4 <__reset+0xfa1ef6a4>

8020f6c8 <_calloc_r>:
8020f6c8:	298b383a 	mul	r5,r5,r6
8020f6cc:	defffe04 	addi	sp,sp,-8
8020f6d0:	dfc00115 	stw	ra,4(sp)
8020f6d4:	dc000015 	stw	r16,0(sp)
8020f6d8:	020bc180 	call	8020bc18 <_malloc_r>
8020f6dc:	10002926 	beq	r2,zero,8020f784 <_calloc_r+0xbc>
8020f6e0:	11bfff17 	ldw	r6,-4(r2)
8020f6e4:	1021883a 	mov	r16,r2
8020f6e8:	00bfff04 	movi	r2,-4
8020f6ec:	308c703a 	and	r6,r6,r2
8020f6f0:	00c00904 	movi	r3,36
8020f6f4:	308d883a 	add	r6,r6,r2
8020f6f8:	19801636 	bltu	r3,r6,8020f754 <_calloc_r+0x8c>
8020f6fc:	008004c4 	movi	r2,19
8020f700:	11800b2e 	bgeu	r2,r6,8020f730 <_calloc_r+0x68>
8020f704:	80000015 	stw	zero,0(r16)
8020f708:	80000115 	stw	zero,4(r16)
8020f70c:	008006c4 	movi	r2,27
8020f710:	11801a2e 	bgeu	r2,r6,8020f77c <_calloc_r+0xb4>
8020f714:	80000215 	stw	zero,8(r16)
8020f718:	80000315 	stw	zero,12(r16)
8020f71c:	30c0151e 	bne	r6,r3,8020f774 <_calloc_r+0xac>
8020f720:	80000415 	stw	zero,16(r16)
8020f724:	80800604 	addi	r2,r16,24
8020f728:	80000515 	stw	zero,20(r16)
8020f72c:	00000106 	br	8020f734 <_calloc_r+0x6c>
8020f730:	8005883a 	mov	r2,r16
8020f734:	10000015 	stw	zero,0(r2)
8020f738:	10000115 	stw	zero,4(r2)
8020f73c:	10000215 	stw	zero,8(r2)
8020f740:	8005883a 	mov	r2,r16
8020f744:	dfc00117 	ldw	ra,4(sp)
8020f748:	dc000017 	ldw	r16,0(sp)
8020f74c:	dec00204 	addi	sp,sp,8
8020f750:	f800283a 	ret
8020f754:	000b883a 	mov	r5,zero
8020f758:	8009883a 	mov	r4,r16
8020f75c:	020c6640 	call	8020c664 <memset>
8020f760:	8005883a 	mov	r2,r16
8020f764:	dfc00117 	ldw	ra,4(sp)
8020f768:	dc000017 	ldw	r16,0(sp)
8020f76c:	dec00204 	addi	sp,sp,8
8020f770:	f800283a 	ret
8020f774:	80800404 	addi	r2,r16,16
8020f778:	003fee06 	br	8020f734 <__reset+0xfa1ef734>
8020f77c:	80800204 	addi	r2,r16,8
8020f780:	003fec06 	br	8020f734 <__reset+0xfa1ef734>
8020f784:	0005883a 	mov	r2,zero
8020f788:	003fee06 	br	8020f744 <__reset+0xfa1ef744>

8020f78c <_fclose_r>:
8020f78c:	28003926 	beq	r5,zero,8020f874 <_fclose_r+0xe8>
8020f790:	defffc04 	addi	sp,sp,-16
8020f794:	dc400115 	stw	r17,4(sp)
8020f798:	dc000015 	stw	r16,0(sp)
8020f79c:	dfc00315 	stw	ra,12(sp)
8020f7a0:	dc800215 	stw	r18,8(sp)
8020f7a4:	2023883a 	mov	r17,r4
8020f7a8:	2821883a 	mov	r16,r5
8020f7ac:	20000226 	beq	r4,zero,8020f7b8 <_fclose_r+0x2c>
8020f7b0:	20800e17 	ldw	r2,56(r4)
8020f7b4:	10002726 	beq	r2,zero,8020f854 <_fclose_r+0xc8>
8020f7b8:	8080030f 	ldh	r2,12(r16)
8020f7bc:	1000071e 	bne	r2,zero,8020f7dc <_fclose_r+0x50>
8020f7c0:	0005883a 	mov	r2,zero
8020f7c4:	dfc00317 	ldw	ra,12(sp)
8020f7c8:	dc800217 	ldw	r18,8(sp)
8020f7cc:	dc400117 	ldw	r17,4(sp)
8020f7d0:	dc000017 	ldw	r16,0(sp)
8020f7d4:	dec00404 	addi	sp,sp,16
8020f7d8:	f800283a 	ret
8020f7dc:	800b883a 	mov	r5,r16
8020f7e0:	8809883a 	mov	r4,r17
8020f7e4:	020a8c00 	call	8020a8c0 <__sflush_r>
8020f7e8:	1025883a 	mov	r18,r2
8020f7ec:	80800b17 	ldw	r2,44(r16)
8020f7f0:	10000426 	beq	r2,zero,8020f804 <_fclose_r+0x78>
8020f7f4:	81400717 	ldw	r5,28(r16)
8020f7f8:	8809883a 	mov	r4,r17
8020f7fc:	103ee83a 	callr	r2
8020f800:	10001616 	blt	r2,zero,8020f85c <_fclose_r+0xd0>
8020f804:	8080030b 	ldhu	r2,12(r16)
8020f808:	1080200c 	andi	r2,r2,128
8020f80c:	1000151e 	bne	r2,zero,8020f864 <_fclose_r+0xd8>
8020f810:	81400c17 	ldw	r5,48(r16)
8020f814:	28000526 	beq	r5,zero,8020f82c <_fclose_r+0xa0>
8020f818:	80801004 	addi	r2,r16,64
8020f81c:	28800226 	beq	r5,r2,8020f828 <_fclose_r+0x9c>
8020f820:	8809883a 	mov	r4,r17
8020f824:	020b02c0 	call	8020b02c <_free_r>
8020f828:	80000c15 	stw	zero,48(r16)
8020f82c:	81401117 	ldw	r5,68(r16)
8020f830:	28000326 	beq	r5,zero,8020f840 <_fclose_r+0xb4>
8020f834:	8809883a 	mov	r4,r17
8020f838:	020b02c0 	call	8020b02c <_free_r>
8020f83c:	80001115 	stw	zero,68(r16)
8020f840:	020aec80 	call	8020aec8 <__sfp_lock_acquire>
8020f844:	8000030d 	sth	zero,12(r16)
8020f848:	020aecc0 	call	8020aecc <__sfp_lock_release>
8020f84c:	9005883a 	mov	r2,r18
8020f850:	003fdc06 	br	8020f7c4 <__reset+0xfa1ef7c4>
8020f854:	020aeb80 	call	8020aeb8 <__sinit>
8020f858:	003fd706 	br	8020f7b8 <__reset+0xfa1ef7b8>
8020f85c:	04bfffc4 	movi	r18,-1
8020f860:	003fe806 	br	8020f804 <__reset+0xfa1ef804>
8020f864:	81400417 	ldw	r5,16(r16)
8020f868:	8809883a 	mov	r4,r17
8020f86c:	020b02c0 	call	8020b02c <_free_r>
8020f870:	003fe706 	br	8020f810 <__reset+0xfa1ef810>
8020f874:	0005883a 	mov	r2,zero
8020f878:	f800283a 	ret

8020f87c <fclose>:
8020f87c:	00a008b4 	movhi	r2,32802
8020f880:	10b24104 	addi	r2,r2,-14076
8020f884:	200b883a 	mov	r5,r4
8020f888:	11000017 	ldw	r4,0(r2)
8020f88c:	020f78c1 	jmpi	8020f78c <_fclose_r>

8020f890 <__fputwc>:
8020f890:	defff804 	addi	sp,sp,-32
8020f894:	dcc00415 	stw	r19,16(sp)
8020f898:	dc800315 	stw	r18,12(sp)
8020f89c:	dc000115 	stw	r16,4(sp)
8020f8a0:	dfc00715 	stw	ra,28(sp)
8020f8a4:	dd400615 	stw	r21,24(sp)
8020f8a8:	dd000515 	stw	r20,20(sp)
8020f8ac:	dc400215 	stw	r17,8(sp)
8020f8b0:	2027883a 	mov	r19,r4
8020f8b4:	2825883a 	mov	r18,r5
8020f8b8:	3021883a 	mov	r16,r6
8020f8bc:	020ba080 	call	8020ba08 <__locale_mb_cur_max>
8020f8c0:	00c00044 	movi	r3,1
8020f8c4:	10c03e26 	beq	r2,r3,8020f9c0 <__fputwc+0x130>
8020f8c8:	81c01704 	addi	r7,r16,92
8020f8cc:	900d883a 	mov	r6,r18
8020f8d0:	d80b883a 	mov	r5,sp
8020f8d4:	9809883a 	mov	r4,r19
8020f8d8:	020fd600 	call	8020fd60 <_wcrtomb_r>
8020f8dc:	1029883a 	mov	r20,r2
8020f8e0:	00bfffc4 	movi	r2,-1
8020f8e4:	a0802026 	beq	r20,r2,8020f968 <__fputwc+0xd8>
8020f8e8:	d9400003 	ldbu	r5,0(sp)
8020f8ec:	a0001c26 	beq	r20,zero,8020f960 <__fputwc+0xd0>
8020f8f0:	0023883a 	mov	r17,zero
8020f8f4:	05400284 	movi	r21,10
8020f8f8:	00000906 	br	8020f920 <__fputwc+0x90>
8020f8fc:	80800017 	ldw	r2,0(r16)
8020f900:	11400005 	stb	r5,0(r2)
8020f904:	80c00017 	ldw	r3,0(r16)
8020f908:	18c00044 	addi	r3,r3,1
8020f90c:	80c00015 	stw	r3,0(r16)
8020f910:	8c400044 	addi	r17,r17,1
8020f914:	dc45883a 	add	r2,sp,r17
8020f918:	8d00112e 	bgeu	r17,r20,8020f960 <__fputwc+0xd0>
8020f91c:	11400003 	ldbu	r5,0(r2)
8020f920:	80c00217 	ldw	r3,8(r16)
8020f924:	18ffffc4 	addi	r3,r3,-1
8020f928:	80c00215 	stw	r3,8(r16)
8020f92c:	183ff30e 	bge	r3,zero,8020f8fc <__reset+0xfa1ef8fc>
8020f930:	80800617 	ldw	r2,24(r16)
8020f934:	18801916 	blt	r3,r2,8020f99c <__fputwc+0x10c>
8020f938:	80800017 	ldw	r2,0(r16)
8020f93c:	11400005 	stb	r5,0(r2)
8020f940:	80800017 	ldw	r2,0(r16)
8020f944:	10c00003 	ldbu	r3,0(r2)
8020f948:	10800044 	addi	r2,r2,1
8020f94c:	1d402326 	beq	r3,r21,8020f9dc <__fputwc+0x14c>
8020f950:	80800015 	stw	r2,0(r16)
8020f954:	8c400044 	addi	r17,r17,1
8020f958:	dc45883a 	add	r2,sp,r17
8020f95c:	8d3fef36 	bltu	r17,r20,8020f91c <__reset+0xfa1ef91c>
8020f960:	9005883a 	mov	r2,r18
8020f964:	00000406 	br	8020f978 <__fputwc+0xe8>
8020f968:	80c0030b 	ldhu	r3,12(r16)
8020f96c:	a005883a 	mov	r2,r20
8020f970:	18c01014 	ori	r3,r3,64
8020f974:	80c0030d 	sth	r3,12(r16)
8020f978:	dfc00717 	ldw	ra,28(sp)
8020f97c:	dd400617 	ldw	r21,24(sp)
8020f980:	dd000517 	ldw	r20,20(sp)
8020f984:	dcc00417 	ldw	r19,16(sp)
8020f988:	dc800317 	ldw	r18,12(sp)
8020f98c:	dc400217 	ldw	r17,8(sp)
8020f990:	dc000117 	ldw	r16,4(sp)
8020f994:	dec00804 	addi	sp,sp,32
8020f998:	f800283a 	ret
8020f99c:	800d883a 	mov	r6,r16
8020f9a0:	29403fcc 	andi	r5,r5,255
8020f9a4:	9809883a 	mov	r4,r19
8020f9a8:	020fc080 	call	8020fc08 <__swbuf_r>
8020f9ac:	10bfffe0 	cmpeqi	r2,r2,-1
8020f9b0:	10803fcc 	andi	r2,r2,255
8020f9b4:	103fd626 	beq	r2,zero,8020f910 <__reset+0xfa1ef910>
8020f9b8:	00bfffc4 	movi	r2,-1
8020f9bc:	003fee06 	br	8020f978 <__reset+0xfa1ef978>
8020f9c0:	90ffffc4 	addi	r3,r18,-1
8020f9c4:	01003f84 	movi	r4,254
8020f9c8:	20ffbf36 	bltu	r4,r3,8020f8c8 <__reset+0xfa1ef8c8>
8020f9cc:	900b883a 	mov	r5,r18
8020f9d0:	dc800005 	stb	r18,0(sp)
8020f9d4:	1029883a 	mov	r20,r2
8020f9d8:	003fc506 	br	8020f8f0 <__reset+0xfa1ef8f0>
8020f9dc:	800d883a 	mov	r6,r16
8020f9e0:	a80b883a 	mov	r5,r21
8020f9e4:	9809883a 	mov	r4,r19
8020f9e8:	020fc080 	call	8020fc08 <__swbuf_r>
8020f9ec:	10bfffe0 	cmpeqi	r2,r2,-1
8020f9f0:	003fef06 	br	8020f9b0 <__reset+0xfa1ef9b0>

8020f9f4 <_fputwc_r>:
8020f9f4:	3080030b 	ldhu	r2,12(r6)
8020f9f8:	10c8000c 	andi	r3,r2,8192
8020f9fc:	1800051e 	bne	r3,zero,8020fa14 <_fputwc_r+0x20>
8020fa00:	30c01917 	ldw	r3,100(r6)
8020fa04:	10880014 	ori	r2,r2,8192
8020fa08:	3080030d 	sth	r2,12(r6)
8020fa0c:	18880014 	ori	r2,r3,8192
8020fa10:	30801915 	stw	r2,100(r6)
8020fa14:	020f8901 	jmpi	8020f890 <__fputwc>

8020fa18 <fputwc>:
8020fa18:	00a008b4 	movhi	r2,32802
8020fa1c:	defffc04 	addi	sp,sp,-16
8020fa20:	10b24104 	addi	r2,r2,-14076
8020fa24:	dc000115 	stw	r16,4(sp)
8020fa28:	14000017 	ldw	r16,0(r2)
8020fa2c:	dc400215 	stw	r17,8(sp)
8020fa30:	dfc00315 	stw	ra,12(sp)
8020fa34:	2023883a 	mov	r17,r4
8020fa38:	80000226 	beq	r16,zero,8020fa44 <fputwc+0x2c>
8020fa3c:	80800e17 	ldw	r2,56(r16)
8020fa40:	10001026 	beq	r2,zero,8020fa84 <fputwc+0x6c>
8020fa44:	2880030b 	ldhu	r2,12(r5)
8020fa48:	10c8000c 	andi	r3,r2,8192
8020fa4c:	1800051e 	bne	r3,zero,8020fa64 <fputwc+0x4c>
8020fa50:	28c01917 	ldw	r3,100(r5)
8020fa54:	10880014 	ori	r2,r2,8192
8020fa58:	2880030d 	sth	r2,12(r5)
8020fa5c:	18880014 	ori	r2,r3,8192
8020fa60:	28801915 	stw	r2,100(r5)
8020fa64:	280d883a 	mov	r6,r5
8020fa68:	8009883a 	mov	r4,r16
8020fa6c:	880b883a 	mov	r5,r17
8020fa70:	dfc00317 	ldw	ra,12(sp)
8020fa74:	dc400217 	ldw	r17,8(sp)
8020fa78:	dc000117 	ldw	r16,4(sp)
8020fa7c:	dec00404 	addi	sp,sp,16
8020fa80:	020f8901 	jmpi	8020f890 <__fputwc>
8020fa84:	8009883a 	mov	r4,r16
8020fa88:	d9400015 	stw	r5,0(sp)
8020fa8c:	020aeb80 	call	8020aeb8 <__sinit>
8020fa90:	d9400017 	ldw	r5,0(sp)
8020fa94:	003feb06 	br	8020fa44 <__reset+0xfa1efa44>

8020fa98 <_fstat_r>:
8020fa98:	defffd04 	addi	sp,sp,-12
8020fa9c:	2805883a 	mov	r2,r5
8020faa0:	dc000015 	stw	r16,0(sp)
8020faa4:	042008b4 	movhi	r16,32802
8020faa8:	dc400115 	stw	r17,4(sp)
8020faac:	84326904 	addi	r16,r16,-13916
8020fab0:	2023883a 	mov	r17,r4
8020fab4:	300b883a 	mov	r5,r6
8020fab8:	1009883a 	mov	r4,r2
8020fabc:	dfc00215 	stw	ra,8(sp)
8020fac0:	80000015 	stw	zero,0(r16)
8020fac4:	02134d00 	call	802134d0 <fstat>
8020fac8:	00ffffc4 	movi	r3,-1
8020facc:	10c00526 	beq	r2,r3,8020fae4 <_fstat_r+0x4c>
8020fad0:	dfc00217 	ldw	ra,8(sp)
8020fad4:	dc400117 	ldw	r17,4(sp)
8020fad8:	dc000017 	ldw	r16,0(sp)
8020fadc:	dec00304 	addi	sp,sp,12
8020fae0:	f800283a 	ret
8020fae4:	80c00017 	ldw	r3,0(r16)
8020fae8:	183ff926 	beq	r3,zero,8020fad0 <__reset+0xfa1efad0>
8020faec:	88c00015 	stw	r3,0(r17)
8020faf0:	003ff706 	br	8020fad0 <__reset+0xfa1efad0>

8020faf4 <_isatty_r>:
8020faf4:	defffd04 	addi	sp,sp,-12
8020faf8:	dc000015 	stw	r16,0(sp)
8020fafc:	042008b4 	movhi	r16,32802
8020fb00:	dc400115 	stw	r17,4(sp)
8020fb04:	84326904 	addi	r16,r16,-13916
8020fb08:	2023883a 	mov	r17,r4
8020fb0c:	2809883a 	mov	r4,r5
8020fb10:	dfc00215 	stw	ra,8(sp)
8020fb14:	80000015 	stw	zero,0(r16)
8020fb18:	021373c0 	call	8021373c <isatty>
8020fb1c:	00ffffc4 	movi	r3,-1
8020fb20:	10c00526 	beq	r2,r3,8020fb38 <_isatty_r+0x44>
8020fb24:	dfc00217 	ldw	ra,8(sp)
8020fb28:	dc400117 	ldw	r17,4(sp)
8020fb2c:	dc000017 	ldw	r16,0(sp)
8020fb30:	dec00304 	addi	sp,sp,12
8020fb34:	f800283a 	ret
8020fb38:	80c00017 	ldw	r3,0(r16)
8020fb3c:	183ff926 	beq	r3,zero,8020fb24 <__reset+0xfa1efb24>
8020fb40:	88c00015 	stw	r3,0(r17)
8020fb44:	003ff706 	br	8020fb24 <__reset+0xfa1efb24>

8020fb48 <_lseek_r>:
8020fb48:	defffd04 	addi	sp,sp,-12
8020fb4c:	2805883a 	mov	r2,r5
8020fb50:	dc000015 	stw	r16,0(sp)
8020fb54:	042008b4 	movhi	r16,32802
8020fb58:	dc400115 	stw	r17,4(sp)
8020fb5c:	300b883a 	mov	r5,r6
8020fb60:	84326904 	addi	r16,r16,-13916
8020fb64:	2023883a 	mov	r17,r4
8020fb68:	380d883a 	mov	r6,r7
8020fb6c:	1009883a 	mov	r4,r2
8020fb70:	dfc00215 	stw	ra,8(sp)
8020fb74:	80000015 	stw	zero,0(r16)
8020fb78:	02142d80 	call	802142d8 <lseek>
8020fb7c:	00ffffc4 	movi	r3,-1
8020fb80:	10c00526 	beq	r2,r3,8020fb98 <_lseek_r+0x50>
8020fb84:	dfc00217 	ldw	ra,8(sp)
8020fb88:	dc400117 	ldw	r17,4(sp)
8020fb8c:	dc000017 	ldw	r16,0(sp)
8020fb90:	dec00304 	addi	sp,sp,12
8020fb94:	f800283a 	ret
8020fb98:	80c00017 	ldw	r3,0(r16)
8020fb9c:	183ff926 	beq	r3,zero,8020fb84 <__reset+0xfa1efb84>
8020fba0:	88c00015 	stw	r3,0(r17)
8020fba4:	003ff706 	br	8020fb84 <__reset+0xfa1efb84>

8020fba8 <_read_r>:
8020fba8:	defffd04 	addi	sp,sp,-12
8020fbac:	2805883a 	mov	r2,r5
8020fbb0:	dc000015 	stw	r16,0(sp)
8020fbb4:	042008b4 	movhi	r16,32802
8020fbb8:	dc400115 	stw	r17,4(sp)
8020fbbc:	300b883a 	mov	r5,r6
8020fbc0:	84326904 	addi	r16,r16,-13916
8020fbc4:	2023883a 	mov	r17,r4
8020fbc8:	380d883a 	mov	r6,r7
8020fbcc:	1009883a 	mov	r4,r2
8020fbd0:	dfc00215 	stw	ra,8(sp)
8020fbd4:	80000015 	stw	zero,0(r16)
8020fbd8:	02145840 	call	80214584 <read>
8020fbdc:	00ffffc4 	movi	r3,-1
8020fbe0:	10c00526 	beq	r2,r3,8020fbf8 <_read_r+0x50>
8020fbe4:	dfc00217 	ldw	ra,8(sp)
8020fbe8:	dc400117 	ldw	r17,4(sp)
8020fbec:	dc000017 	ldw	r16,0(sp)
8020fbf0:	dec00304 	addi	sp,sp,12
8020fbf4:	f800283a 	ret
8020fbf8:	80c00017 	ldw	r3,0(r16)
8020fbfc:	183ff926 	beq	r3,zero,8020fbe4 <__reset+0xfa1efbe4>
8020fc00:	88c00015 	stw	r3,0(r17)
8020fc04:	003ff706 	br	8020fbe4 <__reset+0xfa1efbe4>

8020fc08 <__swbuf_r>:
8020fc08:	defffb04 	addi	sp,sp,-20
8020fc0c:	dcc00315 	stw	r19,12(sp)
8020fc10:	dc800215 	stw	r18,8(sp)
8020fc14:	dc000015 	stw	r16,0(sp)
8020fc18:	dfc00415 	stw	ra,16(sp)
8020fc1c:	dc400115 	stw	r17,4(sp)
8020fc20:	2025883a 	mov	r18,r4
8020fc24:	2827883a 	mov	r19,r5
8020fc28:	3021883a 	mov	r16,r6
8020fc2c:	20000226 	beq	r4,zero,8020fc38 <__swbuf_r+0x30>
8020fc30:	20800e17 	ldw	r2,56(r4)
8020fc34:	10004226 	beq	r2,zero,8020fd40 <__swbuf_r+0x138>
8020fc38:	80800617 	ldw	r2,24(r16)
8020fc3c:	8100030b 	ldhu	r4,12(r16)
8020fc40:	80800215 	stw	r2,8(r16)
8020fc44:	2080020c 	andi	r2,r4,8
8020fc48:	10003626 	beq	r2,zero,8020fd24 <__swbuf_r+0x11c>
8020fc4c:	80c00417 	ldw	r3,16(r16)
8020fc50:	18003426 	beq	r3,zero,8020fd24 <__swbuf_r+0x11c>
8020fc54:	2088000c 	andi	r2,r4,8192
8020fc58:	9c403fcc 	andi	r17,r19,255
8020fc5c:	10001a26 	beq	r2,zero,8020fcc8 <__swbuf_r+0xc0>
8020fc60:	80800017 	ldw	r2,0(r16)
8020fc64:	81000517 	ldw	r4,20(r16)
8020fc68:	10c7c83a 	sub	r3,r2,r3
8020fc6c:	1900200e 	bge	r3,r4,8020fcf0 <__swbuf_r+0xe8>
8020fc70:	18c00044 	addi	r3,r3,1
8020fc74:	81000217 	ldw	r4,8(r16)
8020fc78:	11400044 	addi	r5,r2,1
8020fc7c:	81400015 	stw	r5,0(r16)
8020fc80:	213fffc4 	addi	r4,r4,-1
8020fc84:	81000215 	stw	r4,8(r16)
8020fc88:	14c00005 	stb	r19,0(r2)
8020fc8c:	80800517 	ldw	r2,20(r16)
8020fc90:	10c01e26 	beq	r2,r3,8020fd0c <__swbuf_r+0x104>
8020fc94:	8080030b 	ldhu	r2,12(r16)
8020fc98:	1080004c 	andi	r2,r2,1
8020fc9c:	10000226 	beq	r2,zero,8020fca8 <__swbuf_r+0xa0>
8020fca0:	00800284 	movi	r2,10
8020fca4:	88801926 	beq	r17,r2,8020fd0c <__swbuf_r+0x104>
8020fca8:	8805883a 	mov	r2,r17
8020fcac:	dfc00417 	ldw	ra,16(sp)
8020fcb0:	dcc00317 	ldw	r19,12(sp)
8020fcb4:	dc800217 	ldw	r18,8(sp)
8020fcb8:	dc400117 	ldw	r17,4(sp)
8020fcbc:	dc000017 	ldw	r16,0(sp)
8020fcc0:	dec00504 	addi	sp,sp,20
8020fcc4:	f800283a 	ret
8020fcc8:	81401917 	ldw	r5,100(r16)
8020fccc:	00b7ffc4 	movi	r2,-8193
8020fcd0:	21080014 	ori	r4,r4,8192
8020fcd4:	2884703a 	and	r2,r5,r2
8020fcd8:	80801915 	stw	r2,100(r16)
8020fcdc:	80800017 	ldw	r2,0(r16)
8020fce0:	8100030d 	sth	r4,12(r16)
8020fce4:	81000517 	ldw	r4,20(r16)
8020fce8:	10c7c83a 	sub	r3,r2,r3
8020fcec:	193fe016 	blt	r3,r4,8020fc70 <__reset+0xfa1efc70>
8020fcf0:	800b883a 	mov	r5,r16
8020fcf4:	9009883a 	mov	r4,r18
8020fcf8:	020aadc0 	call	8020aadc <_fflush_r>
8020fcfc:	1000071e 	bne	r2,zero,8020fd1c <__swbuf_r+0x114>
8020fd00:	80800017 	ldw	r2,0(r16)
8020fd04:	00c00044 	movi	r3,1
8020fd08:	003fda06 	br	8020fc74 <__reset+0xfa1efc74>
8020fd0c:	800b883a 	mov	r5,r16
8020fd10:	9009883a 	mov	r4,r18
8020fd14:	020aadc0 	call	8020aadc <_fflush_r>
8020fd18:	103fe326 	beq	r2,zero,8020fca8 <__reset+0xfa1efca8>
8020fd1c:	00bfffc4 	movi	r2,-1
8020fd20:	003fe206 	br	8020fcac <__reset+0xfa1efcac>
8020fd24:	800b883a 	mov	r5,r16
8020fd28:	9009883a 	mov	r4,r18
8020fd2c:	0208ee40 	call	80208ee4 <__swsetup_r>
8020fd30:	103ffa1e 	bne	r2,zero,8020fd1c <__reset+0xfa1efd1c>
8020fd34:	8100030b 	ldhu	r4,12(r16)
8020fd38:	80c00417 	ldw	r3,16(r16)
8020fd3c:	003fc506 	br	8020fc54 <__reset+0xfa1efc54>
8020fd40:	020aeb80 	call	8020aeb8 <__sinit>
8020fd44:	003fbc06 	br	8020fc38 <__reset+0xfa1efc38>

8020fd48 <__swbuf>:
8020fd48:	00a008b4 	movhi	r2,32802
8020fd4c:	10b24104 	addi	r2,r2,-14076
8020fd50:	280d883a 	mov	r6,r5
8020fd54:	200b883a 	mov	r5,r4
8020fd58:	11000017 	ldw	r4,0(r2)
8020fd5c:	020fc081 	jmpi	8020fc08 <__swbuf_r>

8020fd60 <_wcrtomb_r>:
8020fd60:	defff604 	addi	sp,sp,-40
8020fd64:	00a008b4 	movhi	r2,32802
8020fd68:	dc800815 	stw	r18,32(sp)
8020fd6c:	dc400715 	stw	r17,28(sp)
8020fd70:	dc000615 	stw	r16,24(sp)
8020fd74:	10b24504 	addi	r2,r2,-14060
8020fd78:	dfc00915 	stw	ra,36(sp)
8020fd7c:	2021883a 	mov	r16,r4
8020fd80:	3823883a 	mov	r17,r7
8020fd84:	14800017 	ldw	r18,0(r2)
8020fd88:	28001426 	beq	r5,zero,8020fddc <_wcrtomb_r+0x7c>
8020fd8c:	d9400415 	stw	r5,16(sp)
8020fd90:	d9800515 	stw	r6,20(sp)
8020fd94:	020b9fc0 	call	8020b9fc <__locale_charset>
8020fd98:	d9800517 	ldw	r6,20(sp)
8020fd9c:	d9400417 	ldw	r5,16(sp)
8020fda0:	100f883a 	mov	r7,r2
8020fda4:	dc400015 	stw	r17,0(sp)
8020fda8:	8009883a 	mov	r4,r16
8020fdac:	903ee83a 	callr	r18
8020fdb0:	00ffffc4 	movi	r3,-1
8020fdb4:	10c0031e 	bne	r2,r3,8020fdc4 <_wcrtomb_r+0x64>
8020fdb8:	88000015 	stw	zero,0(r17)
8020fdbc:	00c02284 	movi	r3,138
8020fdc0:	80c00015 	stw	r3,0(r16)
8020fdc4:	dfc00917 	ldw	ra,36(sp)
8020fdc8:	dc800817 	ldw	r18,32(sp)
8020fdcc:	dc400717 	ldw	r17,28(sp)
8020fdd0:	dc000617 	ldw	r16,24(sp)
8020fdd4:	dec00a04 	addi	sp,sp,40
8020fdd8:	f800283a 	ret
8020fddc:	020b9fc0 	call	8020b9fc <__locale_charset>
8020fde0:	100f883a 	mov	r7,r2
8020fde4:	dc400015 	stw	r17,0(sp)
8020fde8:	000d883a 	mov	r6,zero
8020fdec:	d9400104 	addi	r5,sp,4
8020fdf0:	8009883a 	mov	r4,r16
8020fdf4:	903ee83a 	callr	r18
8020fdf8:	003fed06 	br	8020fdb0 <__reset+0xfa1efdb0>

8020fdfc <wcrtomb>:
8020fdfc:	defff604 	addi	sp,sp,-40
8020fe00:	00a008b4 	movhi	r2,32802
8020fe04:	dc800615 	stw	r18,24(sp)
8020fe08:	dc400515 	stw	r17,20(sp)
8020fe0c:	10b24104 	addi	r2,r2,-14076
8020fe10:	dfc00915 	stw	ra,36(sp)
8020fe14:	dd000815 	stw	r20,32(sp)
8020fe18:	dcc00715 	stw	r19,28(sp)
8020fe1c:	dc000415 	stw	r16,16(sp)
8020fe20:	3025883a 	mov	r18,r6
8020fe24:	14400017 	ldw	r17,0(r2)
8020fe28:	20001926 	beq	r4,zero,8020fe90 <wcrtomb+0x94>
8020fe2c:	00a008b4 	movhi	r2,32802
8020fe30:	10b24504 	addi	r2,r2,-14060
8020fe34:	15000017 	ldw	r20,0(r2)
8020fe38:	2021883a 	mov	r16,r4
8020fe3c:	2827883a 	mov	r19,r5
8020fe40:	020b9fc0 	call	8020b9fc <__locale_charset>
8020fe44:	100f883a 	mov	r7,r2
8020fe48:	dc800015 	stw	r18,0(sp)
8020fe4c:	980d883a 	mov	r6,r19
8020fe50:	800b883a 	mov	r5,r16
8020fe54:	8809883a 	mov	r4,r17
8020fe58:	a03ee83a 	callr	r20
8020fe5c:	00ffffc4 	movi	r3,-1
8020fe60:	10c0031e 	bne	r2,r3,8020fe70 <wcrtomb+0x74>
8020fe64:	90000015 	stw	zero,0(r18)
8020fe68:	00c02284 	movi	r3,138
8020fe6c:	88c00015 	stw	r3,0(r17)
8020fe70:	dfc00917 	ldw	ra,36(sp)
8020fe74:	dd000817 	ldw	r20,32(sp)
8020fe78:	dcc00717 	ldw	r19,28(sp)
8020fe7c:	dc800617 	ldw	r18,24(sp)
8020fe80:	dc400517 	ldw	r17,20(sp)
8020fe84:	dc000417 	ldw	r16,16(sp)
8020fe88:	dec00a04 	addi	sp,sp,40
8020fe8c:	f800283a 	ret
8020fe90:	00a008b4 	movhi	r2,32802
8020fe94:	10b24504 	addi	r2,r2,-14060
8020fe98:	14000017 	ldw	r16,0(r2)
8020fe9c:	020b9fc0 	call	8020b9fc <__locale_charset>
8020fea0:	100f883a 	mov	r7,r2
8020fea4:	dc800015 	stw	r18,0(sp)
8020fea8:	000d883a 	mov	r6,zero
8020feac:	d9400104 	addi	r5,sp,4
8020feb0:	8809883a 	mov	r4,r17
8020feb4:	803ee83a 	callr	r16
8020feb8:	003fe806 	br	8020fe5c <__reset+0xfa1efe5c>

8020febc <__ascii_wctomb>:
8020febc:	28000526 	beq	r5,zero,8020fed4 <__ascii_wctomb+0x18>
8020fec0:	00803fc4 	movi	r2,255
8020fec4:	11800536 	bltu	r2,r6,8020fedc <__ascii_wctomb+0x20>
8020fec8:	29800005 	stb	r6,0(r5)
8020fecc:	00800044 	movi	r2,1
8020fed0:	f800283a 	ret
8020fed4:	0005883a 	mov	r2,zero
8020fed8:	f800283a 	ret
8020fedc:	00802284 	movi	r2,138
8020fee0:	20800015 	stw	r2,0(r4)
8020fee4:	00bfffc4 	movi	r2,-1
8020fee8:	f800283a 	ret

8020feec <_wctomb_r>:
8020feec:	00a008b4 	movhi	r2,32802
8020fef0:	defff904 	addi	sp,sp,-28
8020fef4:	10b24504 	addi	r2,r2,-14060
8020fef8:	dfc00615 	stw	ra,24(sp)
8020fefc:	dc400515 	stw	r17,20(sp)
8020ff00:	dc000415 	stw	r16,16(sp)
8020ff04:	3823883a 	mov	r17,r7
8020ff08:	14000017 	ldw	r16,0(r2)
8020ff0c:	d9000115 	stw	r4,4(sp)
8020ff10:	d9400215 	stw	r5,8(sp)
8020ff14:	d9800315 	stw	r6,12(sp)
8020ff18:	020b9fc0 	call	8020b9fc <__locale_charset>
8020ff1c:	d9800317 	ldw	r6,12(sp)
8020ff20:	d9400217 	ldw	r5,8(sp)
8020ff24:	d9000117 	ldw	r4,4(sp)
8020ff28:	100f883a 	mov	r7,r2
8020ff2c:	dc400015 	stw	r17,0(sp)
8020ff30:	803ee83a 	callr	r16
8020ff34:	dfc00617 	ldw	ra,24(sp)
8020ff38:	dc400517 	ldw	r17,20(sp)
8020ff3c:	dc000417 	ldw	r16,16(sp)
8020ff40:	dec00704 	addi	sp,sp,28
8020ff44:	f800283a 	ret

8020ff48 <__udivdi3>:
8020ff48:	defff504 	addi	sp,sp,-44
8020ff4c:	dcc00415 	stw	r19,16(sp)
8020ff50:	dc000115 	stw	r16,4(sp)
8020ff54:	dfc00a15 	stw	ra,40(sp)
8020ff58:	df000915 	stw	fp,36(sp)
8020ff5c:	ddc00815 	stw	r23,32(sp)
8020ff60:	dd800715 	stw	r22,28(sp)
8020ff64:	dd400615 	stw	r21,24(sp)
8020ff68:	dd000515 	stw	r20,20(sp)
8020ff6c:	dc800315 	stw	r18,12(sp)
8020ff70:	dc400215 	stw	r17,8(sp)
8020ff74:	2027883a 	mov	r19,r4
8020ff78:	2821883a 	mov	r16,r5
8020ff7c:	3800411e 	bne	r7,zero,80210084 <__udivdi3+0x13c>
8020ff80:	3023883a 	mov	r17,r6
8020ff84:	2025883a 	mov	r18,r4
8020ff88:	2980522e 	bgeu	r5,r6,802100d4 <__udivdi3+0x18c>
8020ff8c:	00bfffd4 	movui	r2,65535
8020ff90:	282d883a 	mov	r22,r5
8020ff94:	1180a836 	bltu	r2,r6,80210238 <__udivdi3+0x2f0>
8020ff98:	00803fc4 	movi	r2,255
8020ff9c:	1185803a 	cmpltu	r2,r2,r6
8020ffa0:	100490fa 	slli	r2,r2,3
8020ffa4:	3086d83a 	srl	r3,r6,r2
8020ffa8:	012008b4 	movhi	r4,32802
8020ffac:	21293f04 	addi	r4,r4,-23300
8020ffb0:	20c7883a 	add	r3,r4,r3
8020ffb4:	18c00003 	ldbu	r3,0(r3)
8020ffb8:	1885883a 	add	r2,r3,r2
8020ffbc:	00c00804 	movi	r3,32
8020ffc0:	1887c83a 	sub	r3,r3,r2
8020ffc4:	18000526 	beq	r3,zero,8020ffdc <__udivdi3+0x94>
8020ffc8:	80e0983a 	sll	r16,r16,r3
8020ffcc:	9884d83a 	srl	r2,r19,r2
8020ffd0:	30e2983a 	sll	r17,r6,r3
8020ffd4:	98e4983a 	sll	r18,r19,r3
8020ffd8:	142cb03a 	or	r22,r2,r16
8020ffdc:	882ad43a 	srli	r21,r17,16
8020ffe0:	b009883a 	mov	r4,r22
8020ffe4:	8d3fffcc 	andi	r20,r17,65535
8020ffe8:	a80b883a 	mov	r5,r21
8020ffec:	0210b540 	call	80210b54 <__umodsi3>
8020fff0:	b009883a 	mov	r4,r22
8020fff4:	a80b883a 	mov	r5,r21
8020fff8:	1027883a 	mov	r19,r2
8020fffc:	0210af00 	call	80210af0 <__udivsi3>
80210000:	102d883a 	mov	r22,r2
80210004:	9826943a 	slli	r19,r19,16
80210008:	9004d43a 	srli	r2,r18,16
8021000c:	a5a1383a 	mul	r16,r20,r22
80210010:	14c4b03a 	or	r2,r2,r19
80210014:	1400052e 	bgeu	r2,r16,8021002c <__udivdi3+0xe4>
80210018:	1445883a 	add	r2,r2,r17
8021001c:	b0ffffc4 	addi	r3,r22,-1
80210020:	14400136 	bltu	r2,r17,80210028 <__udivdi3+0xe0>
80210024:	14012336 	bltu	r2,r16,802104b4 <__udivdi3+0x56c>
80210028:	182d883a 	mov	r22,r3
8021002c:	1421c83a 	sub	r16,r2,r16
80210030:	a80b883a 	mov	r5,r21
80210034:	8009883a 	mov	r4,r16
80210038:	0210b540 	call	80210b54 <__umodsi3>
8021003c:	1027883a 	mov	r19,r2
80210040:	a80b883a 	mov	r5,r21
80210044:	8009883a 	mov	r4,r16
80210048:	0210af00 	call	80210af0 <__udivsi3>
8021004c:	9826943a 	slli	r19,r19,16
80210050:	a0a9383a 	mul	r20,r20,r2
80210054:	94bfffcc 	andi	r18,r18,65535
80210058:	94e4b03a 	or	r18,r18,r19
8021005c:	9500052e 	bgeu	r18,r20,80210074 <__udivdi3+0x12c>
80210060:	8ca5883a 	add	r18,r17,r18
80210064:	10ffffc4 	addi	r3,r2,-1
80210068:	9440f136 	bltu	r18,r17,80210430 <__udivdi3+0x4e8>
8021006c:	9500f02e 	bgeu	r18,r20,80210430 <__udivdi3+0x4e8>
80210070:	10bfff84 	addi	r2,r2,-2
80210074:	b00c943a 	slli	r6,r22,16
80210078:	0007883a 	mov	r3,zero
8021007c:	3084b03a 	or	r2,r6,r2
80210080:	00005906 	br	802101e8 <__udivdi3+0x2a0>
80210084:	29c05636 	bltu	r5,r7,802101e0 <__udivdi3+0x298>
80210088:	00bfffd4 	movui	r2,65535
8021008c:	11c0622e 	bgeu	r2,r7,80210218 <__udivdi3+0x2d0>
80210090:	00804034 	movhi	r2,256
80210094:	10bfffc4 	addi	r2,r2,-1
80210098:	11c0ee36 	bltu	r2,r7,80210454 <__udivdi3+0x50c>
8021009c:	00800404 	movi	r2,16
802100a0:	3886d83a 	srl	r3,r7,r2
802100a4:	012008b4 	movhi	r4,32802
802100a8:	21293f04 	addi	r4,r4,-23300
802100ac:	20c7883a 	add	r3,r4,r3
802100b0:	18c00003 	ldbu	r3,0(r3)
802100b4:	05400804 	movi	r21,32
802100b8:	1885883a 	add	r2,r3,r2
802100bc:	a8abc83a 	sub	r21,r21,r2
802100c0:	a800621e 	bne	r21,zero,8021024c <__udivdi3+0x304>
802100c4:	3c00e936 	bltu	r7,r16,8021046c <__udivdi3+0x524>
802100c8:	9985403a 	cmpgeu	r2,r19,r6
802100cc:	0007883a 	mov	r3,zero
802100d0:	00004506 	br	802101e8 <__udivdi3+0x2a0>
802100d4:	3000041e 	bne	r6,zero,802100e8 <__udivdi3+0x1a0>
802100d8:	000b883a 	mov	r5,zero
802100dc:	01000044 	movi	r4,1
802100e0:	0210af00 	call	80210af0 <__udivsi3>
802100e4:	1023883a 	mov	r17,r2
802100e8:	00bfffd4 	movui	r2,65535
802100ec:	14404e2e 	bgeu	r2,r17,80210228 <__udivdi3+0x2e0>
802100f0:	00804034 	movhi	r2,256
802100f4:	10bfffc4 	addi	r2,r2,-1
802100f8:	1440d836 	bltu	r2,r17,8021045c <__udivdi3+0x514>
802100fc:	00800404 	movi	r2,16
80210100:	8886d83a 	srl	r3,r17,r2
80210104:	012008b4 	movhi	r4,32802
80210108:	21293f04 	addi	r4,r4,-23300
8021010c:	20c7883a 	add	r3,r4,r3
80210110:	18c00003 	ldbu	r3,0(r3)
80210114:	1885883a 	add	r2,r3,r2
80210118:	00c00804 	movi	r3,32
8021011c:	1887c83a 	sub	r3,r3,r2
80210120:	18008f1e 	bne	r3,zero,80210360 <__udivdi3+0x418>
80210124:	882ad43a 	srli	r21,r17,16
80210128:	8461c83a 	sub	r16,r16,r17
8021012c:	8d3fffcc 	andi	r20,r17,65535
80210130:	00c00044 	movi	r3,1
80210134:	8009883a 	mov	r4,r16
80210138:	a80b883a 	mov	r5,r21
8021013c:	d8c00015 	stw	r3,0(sp)
80210140:	0210b540 	call	80210b54 <__umodsi3>
80210144:	8009883a 	mov	r4,r16
80210148:	a80b883a 	mov	r5,r21
8021014c:	1027883a 	mov	r19,r2
80210150:	0210af00 	call	80210af0 <__udivsi3>
80210154:	9826943a 	slli	r19,r19,16
80210158:	9008d43a 	srli	r4,r18,16
8021015c:	1521383a 	mul	r16,r2,r20
80210160:	102d883a 	mov	r22,r2
80210164:	24c8b03a 	or	r4,r4,r19
80210168:	d8c00017 	ldw	r3,0(sp)
8021016c:	2400052e 	bgeu	r4,r16,80210184 <__udivdi3+0x23c>
80210170:	2449883a 	add	r4,r4,r17
80210174:	b0bfffc4 	addi	r2,r22,-1
80210178:	24400136 	bltu	r4,r17,80210180 <__udivdi3+0x238>
8021017c:	2400ca36 	bltu	r4,r16,802104a8 <__udivdi3+0x560>
80210180:	102d883a 	mov	r22,r2
80210184:	2421c83a 	sub	r16,r4,r16
80210188:	a80b883a 	mov	r5,r21
8021018c:	8009883a 	mov	r4,r16
80210190:	d8c00015 	stw	r3,0(sp)
80210194:	0210b540 	call	80210b54 <__umodsi3>
80210198:	1027883a 	mov	r19,r2
8021019c:	a80b883a 	mov	r5,r21
802101a0:	8009883a 	mov	r4,r16
802101a4:	0210af00 	call	80210af0 <__udivsi3>
802101a8:	9826943a 	slli	r19,r19,16
802101ac:	1529383a 	mul	r20,r2,r20
802101b0:	94bfffcc 	andi	r18,r18,65535
802101b4:	94e4b03a 	or	r18,r18,r19
802101b8:	d8c00017 	ldw	r3,0(sp)
802101bc:	9500052e 	bgeu	r18,r20,802101d4 <__udivdi3+0x28c>
802101c0:	8ca5883a 	add	r18,r17,r18
802101c4:	113fffc4 	addi	r4,r2,-1
802101c8:	94409736 	bltu	r18,r17,80210428 <__udivdi3+0x4e0>
802101cc:	9500962e 	bgeu	r18,r20,80210428 <__udivdi3+0x4e0>
802101d0:	10bfff84 	addi	r2,r2,-2
802101d4:	b00c943a 	slli	r6,r22,16
802101d8:	3084b03a 	or	r2,r6,r2
802101dc:	00000206 	br	802101e8 <__udivdi3+0x2a0>
802101e0:	0007883a 	mov	r3,zero
802101e4:	0005883a 	mov	r2,zero
802101e8:	dfc00a17 	ldw	ra,40(sp)
802101ec:	df000917 	ldw	fp,36(sp)
802101f0:	ddc00817 	ldw	r23,32(sp)
802101f4:	dd800717 	ldw	r22,28(sp)
802101f8:	dd400617 	ldw	r21,24(sp)
802101fc:	dd000517 	ldw	r20,20(sp)
80210200:	dcc00417 	ldw	r19,16(sp)
80210204:	dc800317 	ldw	r18,12(sp)
80210208:	dc400217 	ldw	r17,8(sp)
8021020c:	dc000117 	ldw	r16,4(sp)
80210210:	dec00b04 	addi	sp,sp,44
80210214:	f800283a 	ret
80210218:	00803fc4 	movi	r2,255
8021021c:	11c5803a 	cmpltu	r2,r2,r7
80210220:	100490fa 	slli	r2,r2,3
80210224:	003f9e06 	br	802100a0 <__reset+0xfa1f00a0>
80210228:	00803fc4 	movi	r2,255
8021022c:	1445803a 	cmpltu	r2,r2,r17
80210230:	100490fa 	slli	r2,r2,3
80210234:	003fb206 	br	80210100 <__reset+0xfa1f0100>
80210238:	00804034 	movhi	r2,256
8021023c:	10bfffc4 	addi	r2,r2,-1
80210240:	11808836 	bltu	r2,r6,80210464 <__udivdi3+0x51c>
80210244:	00800404 	movi	r2,16
80210248:	003f5606 	br	8020ffa4 <__reset+0xfa1effa4>
8021024c:	30aed83a 	srl	r23,r6,r2
80210250:	3d4e983a 	sll	r7,r7,r21
80210254:	80acd83a 	srl	r22,r16,r2
80210258:	9884d83a 	srl	r2,r19,r2
8021025c:	3deeb03a 	or	r23,r7,r23
80210260:	b824d43a 	srli	r18,r23,16
80210264:	8560983a 	sll	r16,r16,r21
80210268:	b009883a 	mov	r4,r22
8021026c:	900b883a 	mov	r5,r18
80210270:	3568983a 	sll	r20,r6,r21
80210274:	1420b03a 	or	r16,r2,r16
80210278:	0210b540 	call	80210b54 <__umodsi3>
8021027c:	b009883a 	mov	r4,r22
80210280:	900b883a 	mov	r5,r18
80210284:	1023883a 	mov	r17,r2
80210288:	0210af00 	call	80210af0 <__udivsi3>
8021028c:	8808943a 	slli	r4,r17,16
80210290:	bf3fffcc 	andi	fp,r23,65535
80210294:	8006d43a 	srli	r3,r16,16
80210298:	e0a3383a 	mul	r17,fp,r2
8021029c:	100d883a 	mov	r6,r2
802102a0:	1906b03a 	or	r3,r3,r4
802102a4:	1c40042e 	bgeu	r3,r17,802102b8 <__udivdi3+0x370>
802102a8:	1dc7883a 	add	r3,r3,r23
802102ac:	10bfffc4 	addi	r2,r2,-1
802102b0:	1dc0752e 	bgeu	r3,r23,80210488 <__udivdi3+0x540>
802102b4:	100d883a 	mov	r6,r2
802102b8:	1c63c83a 	sub	r17,r3,r17
802102bc:	900b883a 	mov	r5,r18
802102c0:	8809883a 	mov	r4,r17
802102c4:	d9800015 	stw	r6,0(sp)
802102c8:	0210b540 	call	80210b54 <__umodsi3>
802102cc:	102d883a 	mov	r22,r2
802102d0:	8809883a 	mov	r4,r17
802102d4:	900b883a 	mov	r5,r18
802102d8:	0210af00 	call	80210af0 <__udivsi3>
802102dc:	b02c943a 	slli	r22,r22,16
802102e0:	e089383a 	mul	r4,fp,r2
802102e4:	843fffcc 	andi	r16,r16,65535
802102e8:	85a0b03a 	or	r16,r16,r22
802102ec:	d9800017 	ldw	r6,0(sp)
802102f0:	8100042e 	bgeu	r16,r4,80210304 <__udivdi3+0x3bc>
802102f4:	85e1883a 	add	r16,r16,r23
802102f8:	10ffffc4 	addi	r3,r2,-1
802102fc:	85c05e2e 	bgeu	r16,r23,80210478 <__udivdi3+0x530>
80210300:	1805883a 	mov	r2,r3
80210304:	300c943a 	slli	r6,r6,16
80210308:	a17fffcc 	andi	r5,r20,65535
8021030c:	a028d43a 	srli	r20,r20,16
80210310:	3084b03a 	or	r2,r6,r2
80210314:	10ffffcc 	andi	r3,r2,65535
80210318:	100cd43a 	srli	r6,r2,16
8021031c:	194f383a 	mul	r7,r3,r5
80210320:	1d07383a 	mul	r3,r3,r20
80210324:	314b383a 	mul	r5,r6,r5
80210328:	3810d43a 	srli	r8,r7,16
8021032c:	8121c83a 	sub	r16,r16,r4
80210330:	1947883a 	add	r3,r3,r5
80210334:	40c7883a 	add	r3,r8,r3
80210338:	350d383a 	mul	r6,r6,r20
8021033c:	1940022e 	bgeu	r3,r5,80210348 <__udivdi3+0x400>
80210340:	01000074 	movhi	r4,1
80210344:	310d883a 	add	r6,r6,r4
80210348:	1828d43a 	srli	r20,r3,16
8021034c:	a18d883a 	add	r6,r20,r6
80210350:	81803e36 	bltu	r16,r6,8021044c <__udivdi3+0x504>
80210354:	81803826 	beq	r16,r6,80210438 <__udivdi3+0x4f0>
80210358:	0007883a 	mov	r3,zero
8021035c:	003fa206 	br	802101e8 <__reset+0xfa1f01e8>
80210360:	88e2983a 	sll	r17,r17,r3
80210364:	80a8d83a 	srl	r20,r16,r2
80210368:	80e0983a 	sll	r16,r16,r3
8021036c:	882ad43a 	srli	r21,r17,16
80210370:	9884d83a 	srl	r2,r19,r2
80210374:	a009883a 	mov	r4,r20
80210378:	a80b883a 	mov	r5,r21
8021037c:	142eb03a 	or	r23,r2,r16
80210380:	98e4983a 	sll	r18,r19,r3
80210384:	0210b540 	call	80210b54 <__umodsi3>
80210388:	a009883a 	mov	r4,r20
8021038c:	a80b883a 	mov	r5,r21
80210390:	1021883a 	mov	r16,r2
80210394:	0210af00 	call	80210af0 <__udivsi3>
80210398:	1039883a 	mov	fp,r2
8021039c:	8d3fffcc 	andi	r20,r17,65535
802103a0:	8020943a 	slli	r16,r16,16
802103a4:	b804d43a 	srli	r2,r23,16
802103a8:	a72d383a 	mul	r22,r20,fp
802103ac:	1404b03a 	or	r2,r2,r16
802103b0:	1580062e 	bgeu	r2,r22,802103cc <__udivdi3+0x484>
802103b4:	1445883a 	add	r2,r2,r17
802103b8:	e0ffffc4 	addi	r3,fp,-1
802103bc:	14403836 	bltu	r2,r17,802104a0 <__udivdi3+0x558>
802103c0:	1580372e 	bgeu	r2,r22,802104a0 <__udivdi3+0x558>
802103c4:	e73fff84 	addi	fp,fp,-2
802103c8:	1445883a 	add	r2,r2,r17
802103cc:	15adc83a 	sub	r22,r2,r22
802103d0:	a80b883a 	mov	r5,r21
802103d4:	b009883a 	mov	r4,r22
802103d8:	0210b540 	call	80210b54 <__umodsi3>
802103dc:	1027883a 	mov	r19,r2
802103e0:	b009883a 	mov	r4,r22
802103e4:	a80b883a 	mov	r5,r21
802103e8:	0210af00 	call	80210af0 <__udivsi3>
802103ec:	9826943a 	slli	r19,r19,16
802103f0:	a0a1383a 	mul	r16,r20,r2
802103f4:	b93fffcc 	andi	r4,r23,65535
802103f8:	24c8b03a 	or	r4,r4,r19
802103fc:	2400062e 	bgeu	r4,r16,80210418 <__udivdi3+0x4d0>
80210400:	2449883a 	add	r4,r4,r17
80210404:	10ffffc4 	addi	r3,r2,-1
80210408:	24402336 	bltu	r4,r17,80210498 <__udivdi3+0x550>
8021040c:	2400222e 	bgeu	r4,r16,80210498 <__udivdi3+0x550>
80210410:	10bfff84 	addi	r2,r2,-2
80210414:	2449883a 	add	r4,r4,r17
80210418:	e038943a 	slli	fp,fp,16
8021041c:	2421c83a 	sub	r16,r4,r16
80210420:	e086b03a 	or	r3,fp,r2
80210424:	003f4306 	br	80210134 <__reset+0xfa1f0134>
80210428:	2005883a 	mov	r2,r4
8021042c:	003f6906 	br	802101d4 <__reset+0xfa1f01d4>
80210430:	1805883a 	mov	r2,r3
80210434:	003f0f06 	br	80210074 <__reset+0xfa1f0074>
80210438:	1806943a 	slli	r3,r3,16
8021043c:	9d66983a 	sll	r19,r19,r21
80210440:	39ffffcc 	andi	r7,r7,65535
80210444:	19c7883a 	add	r3,r3,r7
80210448:	98ffc32e 	bgeu	r19,r3,80210358 <__reset+0xfa1f0358>
8021044c:	10bfffc4 	addi	r2,r2,-1
80210450:	003fc106 	br	80210358 <__reset+0xfa1f0358>
80210454:	00800604 	movi	r2,24
80210458:	003f1106 	br	802100a0 <__reset+0xfa1f00a0>
8021045c:	00800604 	movi	r2,24
80210460:	003f2706 	br	80210100 <__reset+0xfa1f0100>
80210464:	00800604 	movi	r2,24
80210468:	003ece06 	br	8020ffa4 <__reset+0xfa1effa4>
8021046c:	0007883a 	mov	r3,zero
80210470:	00800044 	movi	r2,1
80210474:	003f5c06 	br	802101e8 <__reset+0xfa1f01e8>
80210478:	813fa12e 	bgeu	r16,r4,80210300 <__reset+0xfa1f0300>
8021047c:	10bfff84 	addi	r2,r2,-2
80210480:	85e1883a 	add	r16,r16,r23
80210484:	003f9f06 	br	80210304 <__reset+0xfa1f0304>
80210488:	1c7f8a2e 	bgeu	r3,r17,802102b4 <__reset+0xfa1f02b4>
8021048c:	31bfff84 	addi	r6,r6,-2
80210490:	1dc7883a 	add	r3,r3,r23
80210494:	003f8806 	br	802102b8 <__reset+0xfa1f02b8>
80210498:	1805883a 	mov	r2,r3
8021049c:	003fde06 	br	80210418 <__reset+0xfa1f0418>
802104a0:	1839883a 	mov	fp,r3
802104a4:	003fc906 	br	802103cc <__reset+0xfa1f03cc>
802104a8:	b5bfff84 	addi	r22,r22,-2
802104ac:	2449883a 	add	r4,r4,r17
802104b0:	003f3406 	br	80210184 <__reset+0xfa1f0184>
802104b4:	b5bfff84 	addi	r22,r22,-2
802104b8:	1445883a 	add	r2,r2,r17
802104bc:	003edb06 	br	8021002c <__reset+0xfa1f002c>

802104c0 <__umoddi3>:
802104c0:	defff404 	addi	sp,sp,-48
802104c4:	df000a15 	stw	fp,40(sp)
802104c8:	dc400315 	stw	r17,12(sp)
802104cc:	dc000215 	stw	r16,8(sp)
802104d0:	dfc00b15 	stw	ra,44(sp)
802104d4:	ddc00915 	stw	r23,36(sp)
802104d8:	dd800815 	stw	r22,32(sp)
802104dc:	dd400715 	stw	r21,28(sp)
802104e0:	dd000615 	stw	r20,24(sp)
802104e4:	dcc00515 	stw	r19,20(sp)
802104e8:	dc800415 	stw	r18,16(sp)
802104ec:	2021883a 	mov	r16,r4
802104f0:	2823883a 	mov	r17,r5
802104f4:	2839883a 	mov	fp,r5
802104f8:	38003c1e 	bne	r7,zero,802105ec <__umoddi3+0x12c>
802104fc:	3027883a 	mov	r19,r6
80210500:	2029883a 	mov	r20,r4
80210504:	2980512e 	bgeu	r5,r6,8021064c <__umoddi3+0x18c>
80210508:	00bfffd4 	movui	r2,65535
8021050c:	11809a36 	bltu	r2,r6,80210778 <__umoddi3+0x2b8>
80210510:	01003fc4 	movi	r4,255
80210514:	2189803a 	cmpltu	r4,r4,r6
80210518:	200890fa 	slli	r4,r4,3
8021051c:	3104d83a 	srl	r2,r6,r4
80210520:	00e008b4 	movhi	r3,32802
80210524:	18e93f04 	addi	r3,r3,-23300
80210528:	1885883a 	add	r2,r3,r2
8021052c:	10c00003 	ldbu	r3,0(r2)
80210530:	00800804 	movi	r2,32
80210534:	1909883a 	add	r4,r3,r4
80210538:	1125c83a 	sub	r18,r2,r4
8021053c:	90000526 	beq	r18,zero,80210554 <__umoddi3+0x94>
80210540:	8ca2983a 	sll	r17,r17,r18
80210544:	8108d83a 	srl	r4,r16,r4
80210548:	34a6983a 	sll	r19,r6,r18
8021054c:	84a8983a 	sll	r20,r16,r18
80210550:	2478b03a 	or	fp,r4,r17
80210554:	982ed43a 	srli	r23,r19,16
80210558:	e009883a 	mov	r4,fp
8021055c:	9dbfffcc 	andi	r22,r19,65535
80210560:	b80b883a 	mov	r5,r23
80210564:	0210b540 	call	80210b54 <__umodsi3>
80210568:	e009883a 	mov	r4,fp
8021056c:	b80b883a 	mov	r5,r23
80210570:	102b883a 	mov	r21,r2
80210574:	0210af00 	call	80210af0 <__udivsi3>
80210578:	a806943a 	slli	r3,r21,16
8021057c:	a008d43a 	srli	r4,r20,16
80210580:	b085383a 	mul	r2,r22,r2
80210584:	20c8b03a 	or	r4,r4,r3
80210588:	2080032e 	bgeu	r4,r2,80210598 <__umoddi3+0xd8>
8021058c:	24c9883a 	add	r4,r4,r19
80210590:	24c00136 	bltu	r4,r19,80210598 <__umoddi3+0xd8>
80210594:	20811036 	bltu	r4,r2,802109d8 <__umoddi3+0x518>
80210598:	20abc83a 	sub	r21,r4,r2
8021059c:	b80b883a 	mov	r5,r23
802105a0:	a809883a 	mov	r4,r21
802105a4:	0210b540 	call	80210b54 <__umodsi3>
802105a8:	1023883a 	mov	r17,r2
802105ac:	b80b883a 	mov	r5,r23
802105b0:	a809883a 	mov	r4,r21
802105b4:	0210af00 	call	80210af0 <__udivsi3>
802105b8:	8822943a 	slli	r17,r17,16
802105bc:	b085383a 	mul	r2,r22,r2
802105c0:	a0ffffcc 	andi	r3,r20,65535
802105c4:	1c46b03a 	or	r3,r3,r17
802105c8:	1880042e 	bgeu	r3,r2,802105dc <__umoddi3+0x11c>
802105cc:	1cc7883a 	add	r3,r3,r19
802105d0:	1cc00236 	bltu	r3,r19,802105dc <__umoddi3+0x11c>
802105d4:	1880012e 	bgeu	r3,r2,802105dc <__umoddi3+0x11c>
802105d8:	1cc7883a 	add	r3,r3,r19
802105dc:	1885c83a 	sub	r2,r3,r2
802105e0:	1484d83a 	srl	r2,r2,r18
802105e4:	0007883a 	mov	r3,zero
802105e8:	00004f06 	br	80210728 <__umoddi3+0x268>
802105ec:	29c04c36 	bltu	r5,r7,80210720 <__umoddi3+0x260>
802105f0:	00bfffd4 	movui	r2,65535
802105f4:	11c0582e 	bgeu	r2,r7,80210758 <__umoddi3+0x298>
802105f8:	00804034 	movhi	r2,256
802105fc:	10bfffc4 	addi	r2,r2,-1
80210600:	11c0e736 	bltu	r2,r7,802109a0 <__umoddi3+0x4e0>
80210604:	01000404 	movi	r4,16
80210608:	3904d83a 	srl	r2,r7,r4
8021060c:	00e008b4 	movhi	r3,32802
80210610:	18e93f04 	addi	r3,r3,-23300
80210614:	1885883a 	add	r2,r3,r2
80210618:	14c00003 	ldbu	r19,0(r2)
8021061c:	00c00804 	movi	r3,32
80210620:	9927883a 	add	r19,r19,r4
80210624:	1ce9c83a 	sub	r20,r3,r19
80210628:	a000581e 	bne	r20,zero,8021078c <__umoddi3+0x2cc>
8021062c:	3c400136 	bltu	r7,r17,80210634 <__umoddi3+0x174>
80210630:	8180eb36 	bltu	r16,r6,802109e0 <__umoddi3+0x520>
80210634:	8185c83a 	sub	r2,r16,r6
80210638:	89e3c83a 	sub	r17,r17,r7
8021063c:	8089803a 	cmpltu	r4,r16,r2
80210640:	8939c83a 	sub	fp,r17,r4
80210644:	e007883a 	mov	r3,fp
80210648:	00003706 	br	80210728 <__umoddi3+0x268>
8021064c:	3000041e 	bne	r6,zero,80210660 <__umoddi3+0x1a0>
80210650:	000b883a 	mov	r5,zero
80210654:	01000044 	movi	r4,1
80210658:	0210af00 	call	80210af0 <__udivsi3>
8021065c:	1027883a 	mov	r19,r2
80210660:	00bfffd4 	movui	r2,65535
80210664:	14c0402e 	bgeu	r2,r19,80210768 <__umoddi3+0x2a8>
80210668:	00804034 	movhi	r2,256
8021066c:	10bfffc4 	addi	r2,r2,-1
80210670:	14c0cd36 	bltu	r2,r19,802109a8 <__umoddi3+0x4e8>
80210674:	00800404 	movi	r2,16
80210678:	9886d83a 	srl	r3,r19,r2
8021067c:	012008b4 	movhi	r4,32802
80210680:	21293f04 	addi	r4,r4,-23300
80210684:	20c7883a 	add	r3,r4,r3
80210688:	18c00003 	ldbu	r3,0(r3)
8021068c:	1887883a 	add	r3,r3,r2
80210690:	00800804 	movi	r2,32
80210694:	10e5c83a 	sub	r18,r2,r3
80210698:	9000901e 	bne	r18,zero,802108dc <__umoddi3+0x41c>
8021069c:	982cd43a 	srli	r22,r19,16
802106a0:	8ce3c83a 	sub	r17,r17,r19
802106a4:	9d7fffcc 	andi	r21,r19,65535
802106a8:	b00b883a 	mov	r5,r22
802106ac:	8809883a 	mov	r4,r17
802106b0:	0210b540 	call	80210b54 <__umodsi3>
802106b4:	8809883a 	mov	r4,r17
802106b8:	b00b883a 	mov	r5,r22
802106bc:	1021883a 	mov	r16,r2
802106c0:	0210af00 	call	80210af0 <__udivsi3>
802106c4:	8006943a 	slli	r3,r16,16
802106c8:	a008d43a 	srli	r4,r20,16
802106cc:	1545383a 	mul	r2,r2,r21
802106d0:	20c8b03a 	or	r4,r4,r3
802106d4:	2080042e 	bgeu	r4,r2,802106e8 <__umoddi3+0x228>
802106d8:	24c9883a 	add	r4,r4,r19
802106dc:	24c00236 	bltu	r4,r19,802106e8 <__umoddi3+0x228>
802106e0:	2080012e 	bgeu	r4,r2,802106e8 <__umoddi3+0x228>
802106e4:	24c9883a 	add	r4,r4,r19
802106e8:	20a1c83a 	sub	r16,r4,r2
802106ec:	b00b883a 	mov	r5,r22
802106f0:	8009883a 	mov	r4,r16
802106f4:	0210b540 	call	80210b54 <__umodsi3>
802106f8:	1023883a 	mov	r17,r2
802106fc:	b00b883a 	mov	r5,r22
80210700:	8009883a 	mov	r4,r16
80210704:	0210af00 	call	80210af0 <__udivsi3>
80210708:	8822943a 	slli	r17,r17,16
8021070c:	1545383a 	mul	r2,r2,r21
80210710:	a53fffcc 	andi	r20,r20,65535
80210714:	a446b03a 	or	r3,r20,r17
80210718:	18bfb02e 	bgeu	r3,r2,802105dc <__reset+0xfa1f05dc>
8021071c:	003fab06 	br	802105cc <__reset+0xfa1f05cc>
80210720:	2005883a 	mov	r2,r4
80210724:	2807883a 	mov	r3,r5
80210728:	dfc00b17 	ldw	ra,44(sp)
8021072c:	df000a17 	ldw	fp,40(sp)
80210730:	ddc00917 	ldw	r23,36(sp)
80210734:	dd800817 	ldw	r22,32(sp)
80210738:	dd400717 	ldw	r21,28(sp)
8021073c:	dd000617 	ldw	r20,24(sp)
80210740:	dcc00517 	ldw	r19,20(sp)
80210744:	dc800417 	ldw	r18,16(sp)
80210748:	dc400317 	ldw	r17,12(sp)
8021074c:	dc000217 	ldw	r16,8(sp)
80210750:	dec00c04 	addi	sp,sp,48
80210754:	f800283a 	ret
80210758:	04c03fc4 	movi	r19,255
8021075c:	99c9803a 	cmpltu	r4,r19,r7
80210760:	200890fa 	slli	r4,r4,3
80210764:	003fa806 	br	80210608 <__reset+0xfa1f0608>
80210768:	00803fc4 	movi	r2,255
8021076c:	14c5803a 	cmpltu	r2,r2,r19
80210770:	100490fa 	slli	r2,r2,3
80210774:	003fc006 	br	80210678 <__reset+0xfa1f0678>
80210778:	00804034 	movhi	r2,256
8021077c:	10bfffc4 	addi	r2,r2,-1
80210780:	11808b36 	bltu	r2,r6,802109b0 <__umoddi3+0x4f0>
80210784:	01000404 	movi	r4,16
80210788:	003f6406 	br	8021051c <__reset+0xfa1f051c>
8021078c:	34c4d83a 	srl	r2,r6,r19
80210790:	3d0e983a 	sll	r7,r7,r20
80210794:	8cf8d83a 	srl	fp,r17,r19
80210798:	8d10983a 	sll	r8,r17,r20
8021079c:	38aab03a 	or	r21,r7,r2
802107a0:	a82cd43a 	srli	r22,r21,16
802107a4:	84e2d83a 	srl	r17,r16,r19
802107a8:	e009883a 	mov	r4,fp
802107ac:	b00b883a 	mov	r5,r22
802107b0:	8a22b03a 	or	r17,r17,r8
802107b4:	3524983a 	sll	r18,r6,r20
802107b8:	0210b540 	call	80210b54 <__umodsi3>
802107bc:	e009883a 	mov	r4,fp
802107c0:	b00b883a 	mov	r5,r22
802107c4:	102f883a 	mov	r23,r2
802107c8:	0210af00 	call	80210af0 <__udivsi3>
802107cc:	100d883a 	mov	r6,r2
802107d0:	b808943a 	slli	r4,r23,16
802107d4:	aa3fffcc 	andi	r8,r21,65535
802107d8:	8804d43a 	srli	r2,r17,16
802107dc:	41af383a 	mul	r23,r8,r6
802107e0:	8520983a 	sll	r16,r16,r20
802107e4:	1104b03a 	or	r2,r2,r4
802107e8:	15c0042e 	bgeu	r2,r23,802107fc <__umoddi3+0x33c>
802107ec:	1545883a 	add	r2,r2,r21
802107f0:	30ffffc4 	addi	r3,r6,-1
802107f4:	1540742e 	bgeu	r2,r21,802109c8 <__umoddi3+0x508>
802107f8:	180d883a 	mov	r6,r3
802107fc:	15efc83a 	sub	r23,r2,r23
80210800:	b00b883a 	mov	r5,r22
80210804:	b809883a 	mov	r4,r23
80210808:	d9800115 	stw	r6,4(sp)
8021080c:	da000015 	stw	r8,0(sp)
80210810:	0210b540 	call	80210b54 <__umodsi3>
80210814:	b00b883a 	mov	r5,r22
80210818:	b809883a 	mov	r4,r23
8021081c:	1039883a 	mov	fp,r2
80210820:	0210af00 	call	80210af0 <__udivsi3>
80210824:	da000017 	ldw	r8,0(sp)
80210828:	e038943a 	slli	fp,fp,16
8021082c:	100b883a 	mov	r5,r2
80210830:	4089383a 	mul	r4,r8,r2
80210834:	8a3fffcc 	andi	r8,r17,65535
80210838:	4710b03a 	or	r8,r8,fp
8021083c:	d9800117 	ldw	r6,4(sp)
80210840:	4100042e 	bgeu	r8,r4,80210854 <__umoddi3+0x394>
80210844:	4551883a 	add	r8,r8,r21
80210848:	10bfffc4 	addi	r2,r2,-1
8021084c:	45405a2e 	bgeu	r8,r21,802109b8 <__umoddi3+0x4f8>
80210850:	100b883a 	mov	r5,r2
80210854:	300c943a 	slli	r6,r6,16
80210858:	91ffffcc 	andi	r7,r18,65535
8021085c:	9004d43a 	srli	r2,r18,16
80210860:	314cb03a 	or	r6,r6,r5
80210864:	317fffcc 	andi	r5,r6,65535
80210868:	300cd43a 	srli	r6,r6,16
8021086c:	29d3383a 	mul	r9,r5,r7
80210870:	288b383a 	mul	r5,r5,r2
80210874:	31cf383a 	mul	r7,r6,r7
80210878:	4806d43a 	srli	r3,r9,16
8021087c:	4111c83a 	sub	r8,r8,r4
80210880:	29cb883a 	add	r5,r5,r7
80210884:	194b883a 	add	r5,r3,r5
80210888:	3085383a 	mul	r2,r6,r2
8021088c:	29c0022e 	bgeu	r5,r7,80210898 <__umoddi3+0x3d8>
80210890:	00c00074 	movhi	r3,1
80210894:	10c5883a 	add	r2,r2,r3
80210898:	2808d43a 	srli	r4,r5,16
8021089c:	280a943a 	slli	r5,r5,16
802108a0:	4a7fffcc 	andi	r9,r9,65535
802108a4:	2085883a 	add	r2,r4,r2
802108a8:	2a4b883a 	add	r5,r5,r9
802108ac:	40803636 	bltu	r8,r2,80210988 <__umoddi3+0x4c8>
802108b0:	40804d26 	beq	r8,r2,802109e8 <__umoddi3+0x528>
802108b4:	4089c83a 	sub	r4,r8,r2
802108b8:	280f883a 	mov	r7,r5
802108bc:	81cfc83a 	sub	r7,r16,r7
802108c0:	81c7803a 	cmpltu	r3,r16,r7
802108c4:	20c7c83a 	sub	r3,r4,r3
802108c8:	1cc4983a 	sll	r2,r3,r19
802108cc:	3d0ed83a 	srl	r7,r7,r20
802108d0:	1d06d83a 	srl	r3,r3,r20
802108d4:	11c4b03a 	or	r2,r2,r7
802108d8:	003f9306 	br	80210728 <__reset+0xfa1f0728>
802108dc:	9ca6983a 	sll	r19,r19,r18
802108e0:	88e8d83a 	srl	r20,r17,r3
802108e4:	80c4d83a 	srl	r2,r16,r3
802108e8:	982cd43a 	srli	r22,r19,16
802108ec:	8ca2983a 	sll	r17,r17,r18
802108f0:	a009883a 	mov	r4,r20
802108f4:	b00b883a 	mov	r5,r22
802108f8:	1478b03a 	or	fp,r2,r17
802108fc:	0210b540 	call	80210b54 <__umodsi3>
80210900:	a009883a 	mov	r4,r20
80210904:	b00b883a 	mov	r5,r22
80210908:	1023883a 	mov	r17,r2
8021090c:	0210af00 	call	80210af0 <__udivsi3>
80210910:	9d7fffcc 	andi	r21,r19,65535
80210914:	880a943a 	slli	r5,r17,16
80210918:	e008d43a 	srli	r4,fp,16
8021091c:	a885383a 	mul	r2,r21,r2
80210920:	84a8983a 	sll	r20,r16,r18
80210924:	2148b03a 	or	r4,r4,r5
80210928:	2080042e 	bgeu	r4,r2,8021093c <__umoddi3+0x47c>
8021092c:	24c9883a 	add	r4,r4,r19
80210930:	24c00236 	bltu	r4,r19,8021093c <__umoddi3+0x47c>
80210934:	2080012e 	bgeu	r4,r2,8021093c <__umoddi3+0x47c>
80210938:	24c9883a 	add	r4,r4,r19
8021093c:	20a3c83a 	sub	r17,r4,r2
80210940:	b00b883a 	mov	r5,r22
80210944:	8809883a 	mov	r4,r17
80210948:	0210b540 	call	80210b54 <__umodsi3>
8021094c:	102f883a 	mov	r23,r2
80210950:	8809883a 	mov	r4,r17
80210954:	b00b883a 	mov	r5,r22
80210958:	0210af00 	call	80210af0 <__udivsi3>
8021095c:	b82e943a 	slli	r23,r23,16
80210960:	a885383a 	mul	r2,r21,r2
80210964:	e13fffcc 	andi	r4,fp,65535
80210968:	25c8b03a 	or	r4,r4,r23
8021096c:	2080042e 	bgeu	r4,r2,80210980 <__umoddi3+0x4c0>
80210970:	24c9883a 	add	r4,r4,r19
80210974:	24c00236 	bltu	r4,r19,80210980 <__umoddi3+0x4c0>
80210978:	2080012e 	bgeu	r4,r2,80210980 <__umoddi3+0x4c0>
8021097c:	24c9883a 	add	r4,r4,r19
80210980:	20a3c83a 	sub	r17,r4,r2
80210984:	003f4806 	br	802106a8 <__reset+0xfa1f06a8>
80210988:	2c8fc83a 	sub	r7,r5,r18
8021098c:	1545c83a 	sub	r2,r2,r21
80210990:	29cb803a 	cmpltu	r5,r5,r7
80210994:	1145c83a 	sub	r2,r2,r5
80210998:	4089c83a 	sub	r4,r8,r2
8021099c:	003fc706 	br	802108bc <__reset+0xfa1f08bc>
802109a0:	01000604 	movi	r4,24
802109a4:	003f1806 	br	80210608 <__reset+0xfa1f0608>
802109a8:	00800604 	movi	r2,24
802109ac:	003f3206 	br	80210678 <__reset+0xfa1f0678>
802109b0:	01000604 	movi	r4,24
802109b4:	003ed906 	br	8021051c <__reset+0xfa1f051c>
802109b8:	413fa52e 	bgeu	r8,r4,80210850 <__reset+0xfa1f0850>
802109bc:	297fff84 	addi	r5,r5,-2
802109c0:	4551883a 	add	r8,r8,r21
802109c4:	003fa306 	br	80210854 <__reset+0xfa1f0854>
802109c8:	15ff8b2e 	bgeu	r2,r23,802107f8 <__reset+0xfa1f07f8>
802109cc:	31bfff84 	addi	r6,r6,-2
802109d0:	1545883a 	add	r2,r2,r21
802109d4:	003f8906 	br	802107fc <__reset+0xfa1f07fc>
802109d8:	24c9883a 	add	r4,r4,r19
802109dc:	003eee06 	br	80210598 <__reset+0xfa1f0598>
802109e0:	8005883a 	mov	r2,r16
802109e4:	003f1706 	br	80210644 <__reset+0xfa1f0644>
802109e8:	817fe736 	bltu	r16,r5,80210988 <__reset+0xfa1f0988>
802109ec:	280f883a 	mov	r7,r5
802109f0:	0009883a 	mov	r4,zero
802109f4:	003fb106 	br	802108bc <__reset+0xfa1f08bc>

802109f8 <__divsi3>:
802109f8:	20001b16 	blt	r4,zero,80210a68 <__divsi3+0x70>
802109fc:	000f883a 	mov	r7,zero
80210a00:	28001616 	blt	r5,zero,80210a5c <__divsi3+0x64>
80210a04:	200d883a 	mov	r6,r4
80210a08:	29001a2e 	bgeu	r5,r4,80210a74 <__divsi3+0x7c>
80210a0c:	00800804 	movi	r2,32
80210a10:	00c00044 	movi	r3,1
80210a14:	00000106 	br	80210a1c <__divsi3+0x24>
80210a18:	10000d26 	beq	r2,zero,80210a50 <__divsi3+0x58>
80210a1c:	294b883a 	add	r5,r5,r5
80210a20:	10bfffc4 	addi	r2,r2,-1
80210a24:	18c7883a 	add	r3,r3,r3
80210a28:	293ffb36 	bltu	r5,r4,80210a18 <__reset+0xfa1f0a18>
80210a2c:	0005883a 	mov	r2,zero
80210a30:	18000726 	beq	r3,zero,80210a50 <__divsi3+0x58>
80210a34:	0005883a 	mov	r2,zero
80210a38:	31400236 	bltu	r6,r5,80210a44 <__divsi3+0x4c>
80210a3c:	314dc83a 	sub	r6,r6,r5
80210a40:	10c4b03a 	or	r2,r2,r3
80210a44:	1806d07a 	srli	r3,r3,1
80210a48:	280ad07a 	srli	r5,r5,1
80210a4c:	183ffa1e 	bne	r3,zero,80210a38 <__reset+0xfa1f0a38>
80210a50:	38000126 	beq	r7,zero,80210a58 <__divsi3+0x60>
80210a54:	0085c83a 	sub	r2,zero,r2
80210a58:	f800283a 	ret
80210a5c:	014bc83a 	sub	r5,zero,r5
80210a60:	39c0005c 	xori	r7,r7,1
80210a64:	003fe706 	br	80210a04 <__reset+0xfa1f0a04>
80210a68:	0109c83a 	sub	r4,zero,r4
80210a6c:	01c00044 	movi	r7,1
80210a70:	003fe306 	br	80210a00 <__reset+0xfa1f0a00>
80210a74:	00c00044 	movi	r3,1
80210a78:	003fee06 	br	80210a34 <__reset+0xfa1f0a34>

80210a7c <__modsi3>:
80210a7c:	20001716 	blt	r4,zero,80210adc <__modsi3+0x60>
80210a80:	000f883a 	mov	r7,zero
80210a84:	2005883a 	mov	r2,r4
80210a88:	28001216 	blt	r5,zero,80210ad4 <__modsi3+0x58>
80210a8c:	2900162e 	bgeu	r5,r4,80210ae8 <__modsi3+0x6c>
80210a90:	01800804 	movi	r6,32
80210a94:	00c00044 	movi	r3,1
80210a98:	00000106 	br	80210aa0 <__modsi3+0x24>
80210a9c:	30000a26 	beq	r6,zero,80210ac8 <__modsi3+0x4c>
80210aa0:	294b883a 	add	r5,r5,r5
80210aa4:	31bfffc4 	addi	r6,r6,-1
80210aa8:	18c7883a 	add	r3,r3,r3
80210aac:	293ffb36 	bltu	r5,r4,80210a9c <__reset+0xfa1f0a9c>
80210ab0:	18000526 	beq	r3,zero,80210ac8 <__modsi3+0x4c>
80210ab4:	1806d07a 	srli	r3,r3,1
80210ab8:	11400136 	bltu	r2,r5,80210ac0 <__modsi3+0x44>
80210abc:	1145c83a 	sub	r2,r2,r5
80210ac0:	280ad07a 	srli	r5,r5,1
80210ac4:	183ffb1e 	bne	r3,zero,80210ab4 <__reset+0xfa1f0ab4>
80210ac8:	38000126 	beq	r7,zero,80210ad0 <__modsi3+0x54>
80210acc:	0085c83a 	sub	r2,zero,r2
80210ad0:	f800283a 	ret
80210ad4:	014bc83a 	sub	r5,zero,r5
80210ad8:	003fec06 	br	80210a8c <__reset+0xfa1f0a8c>
80210adc:	0109c83a 	sub	r4,zero,r4
80210ae0:	01c00044 	movi	r7,1
80210ae4:	003fe706 	br	80210a84 <__reset+0xfa1f0a84>
80210ae8:	00c00044 	movi	r3,1
80210aec:	003ff106 	br	80210ab4 <__reset+0xfa1f0ab4>

80210af0 <__udivsi3>:
80210af0:	200d883a 	mov	r6,r4
80210af4:	2900152e 	bgeu	r5,r4,80210b4c <__udivsi3+0x5c>
80210af8:	28001416 	blt	r5,zero,80210b4c <__udivsi3+0x5c>
80210afc:	00800804 	movi	r2,32
80210b00:	00c00044 	movi	r3,1
80210b04:	00000206 	br	80210b10 <__udivsi3+0x20>
80210b08:	10000e26 	beq	r2,zero,80210b44 <__udivsi3+0x54>
80210b0c:	28000516 	blt	r5,zero,80210b24 <__udivsi3+0x34>
80210b10:	294b883a 	add	r5,r5,r5
80210b14:	10bfffc4 	addi	r2,r2,-1
80210b18:	18c7883a 	add	r3,r3,r3
80210b1c:	293ffa36 	bltu	r5,r4,80210b08 <__reset+0xfa1f0b08>
80210b20:	18000826 	beq	r3,zero,80210b44 <__udivsi3+0x54>
80210b24:	0005883a 	mov	r2,zero
80210b28:	31400236 	bltu	r6,r5,80210b34 <__udivsi3+0x44>
80210b2c:	314dc83a 	sub	r6,r6,r5
80210b30:	10c4b03a 	or	r2,r2,r3
80210b34:	1806d07a 	srli	r3,r3,1
80210b38:	280ad07a 	srli	r5,r5,1
80210b3c:	183ffa1e 	bne	r3,zero,80210b28 <__reset+0xfa1f0b28>
80210b40:	f800283a 	ret
80210b44:	0005883a 	mov	r2,zero
80210b48:	f800283a 	ret
80210b4c:	00c00044 	movi	r3,1
80210b50:	003ff406 	br	80210b24 <__reset+0xfa1f0b24>

80210b54 <__umodsi3>:
80210b54:	2005883a 	mov	r2,r4
80210b58:	2900122e 	bgeu	r5,r4,80210ba4 <__umodsi3+0x50>
80210b5c:	28001116 	blt	r5,zero,80210ba4 <__umodsi3+0x50>
80210b60:	01800804 	movi	r6,32
80210b64:	00c00044 	movi	r3,1
80210b68:	00000206 	br	80210b74 <__umodsi3+0x20>
80210b6c:	30000c26 	beq	r6,zero,80210ba0 <__umodsi3+0x4c>
80210b70:	28000516 	blt	r5,zero,80210b88 <__umodsi3+0x34>
80210b74:	294b883a 	add	r5,r5,r5
80210b78:	31bfffc4 	addi	r6,r6,-1
80210b7c:	18c7883a 	add	r3,r3,r3
80210b80:	293ffa36 	bltu	r5,r4,80210b6c <__reset+0xfa1f0b6c>
80210b84:	18000626 	beq	r3,zero,80210ba0 <__umodsi3+0x4c>
80210b88:	1806d07a 	srli	r3,r3,1
80210b8c:	11400136 	bltu	r2,r5,80210b94 <__umodsi3+0x40>
80210b90:	1145c83a 	sub	r2,r2,r5
80210b94:	280ad07a 	srli	r5,r5,1
80210b98:	183ffb1e 	bne	r3,zero,80210b88 <__reset+0xfa1f0b88>
80210b9c:	f800283a 	ret
80210ba0:	f800283a 	ret
80210ba4:	00c00044 	movi	r3,1
80210ba8:	003ff706 	br	80210b88 <__reset+0xfa1f0b88>

80210bac <__adddf3>:
80210bac:	02c00434 	movhi	r11,16
80210bb0:	5affffc4 	addi	r11,r11,-1
80210bb4:	2806d7fa 	srli	r3,r5,31
80210bb8:	2ad4703a 	and	r10,r5,r11
80210bbc:	3ad2703a 	and	r9,r7,r11
80210bc0:	3804d53a 	srli	r2,r7,20
80210bc4:	3018d77a 	srli	r12,r6,29
80210bc8:	280ad53a 	srli	r5,r5,20
80210bcc:	501490fa 	slli	r10,r10,3
80210bd0:	2010d77a 	srli	r8,r4,29
80210bd4:	481290fa 	slli	r9,r9,3
80210bd8:	380ed7fa 	srli	r7,r7,31
80210bdc:	defffb04 	addi	sp,sp,-20
80210be0:	dc800215 	stw	r18,8(sp)
80210be4:	dc400115 	stw	r17,4(sp)
80210be8:	dc000015 	stw	r16,0(sp)
80210bec:	dfc00415 	stw	ra,16(sp)
80210bf0:	dcc00315 	stw	r19,12(sp)
80210bf4:	1c803fcc 	andi	r18,r3,255
80210bf8:	2c01ffcc 	andi	r16,r5,2047
80210bfc:	5210b03a 	or	r8,r10,r8
80210c00:	202290fa 	slli	r17,r4,3
80210c04:	1081ffcc 	andi	r2,r2,2047
80210c08:	4b12b03a 	or	r9,r9,r12
80210c0c:	300c90fa 	slli	r6,r6,3
80210c10:	91c07526 	beq	r18,r7,80210de8 <__adddf3+0x23c>
80210c14:	8087c83a 	sub	r3,r16,r2
80210c18:	00c0ab0e 	bge	zero,r3,80210ec8 <__adddf3+0x31c>
80210c1c:	10002a1e 	bne	r2,zero,80210cc8 <__adddf3+0x11c>
80210c20:	4984b03a 	or	r2,r9,r6
80210c24:	1000961e 	bne	r2,zero,80210e80 <__adddf3+0x2d4>
80210c28:	888001cc 	andi	r2,r17,7
80210c2c:	10000726 	beq	r2,zero,80210c4c <__adddf3+0xa0>
80210c30:	888003cc 	andi	r2,r17,15
80210c34:	00c00104 	movi	r3,4
80210c38:	10c00426 	beq	r2,r3,80210c4c <__adddf3+0xa0>
80210c3c:	88c7883a 	add	r3,r17,r3
80210c40:	1c63803a 	cmpltu	r17,r3,r17
80210c44:	4451883a 	add	r8,r8,r17
80210c48:	1823883a 	mov	r17,r3
80210c4c:	4080202c 	andhi	r2,r8,128
80210c50:	10005926 	beq	r2,zero,80210db8 <__adddf3+0x20c>
80210c54:	84000044 	addi	r16,r16,1
80210c58:	0081ffc4 	movi	r2,2047
80210c5c:	8080ba26 	beq	r16,r2,80210f48 <__adddf3+0x39c>
80210c60:	00bfe034 	movhi	r2,65408
80210c64:	10bfffc4 	addi	r2,r2,-1
80210c68:	4090703a 	and	r8,r8,r2
80210c6c:	4004977a 	slli	r2,r8,29
80210c70:	4010927a 	slli	r8,r8,9
80210c74:	8822d0fa 	srli	r17,r17,3
80210c78:	8401ffcc 	andi	r16,r16,2047
80210c7c:	4010d33a 	srli	r8,r8,12
80210c80:	9007883a 	mov	r3,r18
80210c84:	1444b03a 	or	r2,r2,r17
80210c88:	8401ffcc 	andi	r16,r16,2047
80210c8c:	8020953a 	slli	r16,r16,20
80210c90:	18c03fcc 	andi	r3,r3,255
80210c94:	01000434 	movhi	r4,16
80210c98:	213fffc4 	addi	r4,r4,-1
80210c9c:	180697fa 	slli	r3,r3,31
80210ca0:	4110703a 	and	r8,r8,r4
80210ca4:	4410b03a 	or	r8,r8,r16
80210ca8:	40c6b03a 	or	r3,r8,r3
80210cac:	dfc00417 	ldw	ra,16(sp)
80210cb0:	dcc00317 	ldw	r19,12(sp)
80210cb4:	dc800217 	ldw	r18,8(sp)
80210cb8:	dc400117 	ldw	r17,4(sp)
80210cbc:	dc000017 	ldw	r16,0(sp)
80210cc0:	dec00504 	addi	sp,sp,20
80210cc4:	f800283a 	ret
80210cc8:	0081ffc4 	movi	r2,2047
80210ccc:	80bfd626 	beq	r16,r2,80210c28 <__reset+0xfa1f0c28>
80210cd0:	4a402034 	orhi	r9,r9,128
80210cd4:	00800e04 	movi	r2,56
80210cd8:	10c09f16 	blt	r2,r3,80210f58 <__adddf3+0x3ac>
80210cdc:	008007c4 	movi	r2,31
80210ce0:	10c0c216 	blt	r2,r3,80210fec <__adddf3+0x440>
80210ce4:	00800804 	movi	r2,32
80210ce8:	10c5c83a 	sub	r2,r2,r3
80210cec:	488a983a 	sll	r5,r9,r2
80210cf0:	30c8d83a 	srl	r4,r6,r3
80210cf4:	3084983a 	sll	r2,r6,r2
80210cf8:	48c6d83a 	srl	r3,r9,r3
80210cfc:	290cb03a 	or	r6,r5,r4
80210d00:	1004c03a 	cmpne	r2,r2,zero
80210d04:	308cb03a 	or	r6,r6,r2
80210d08:	898dc83a 	sub	r6,r17,r6
80210d0c:	89a3803a 	cmpltu	r17,r17,r6
80210d10:	40d1c83a 	sub	r8,r8,r3
80210d14:	4451c83a 	sub	r8,r8,r17
80210d18:	3023883a 	mov	r17,r6
80210d1c:	4080202c 	andhi	r2,r8,128
80210d20:	10002326 	beq	r2,zero,80210db0 <__adddf3+0x204>
80210d24:	04c02034 	movhi	r19,128
80210d28:	9cffffc4 	addi	r19,r19,-1
80210d2c:	44e6703a 	and	r19,r8,r19
80210d30:	98007626 	beq	r19,zero,80210f0c <__adddf3+0x360>
80210d34:	9809883a 	mov	r4,r19
80210d38:	02131b00 	call	802131b0 <__clzsi2>
80210d3c:	10fffe04 	addi	r3,r2,-8
80210d40:	010007c4 	movi	r4,31
80210d44:	20c07716 	blt	r4,r3,80210f24 <__adddf3+0x378>
80210d48:	00800804 	movi	r2,32
80210d4c:	10c5c83a 	sub	r2,r2,r3
80210d50:	8884d83a 	srl	r2,r17,r2
80210d54:	98d0983a 	sll	r8,r19,r3
80210d58:	88e2983a 	sll	r17,r17,r3
80210d5c:	1204b03a 	or	r2,r2,r8
80210d60:	1c007416 	blt	r3,r16,80210f34 <__adddf3+0x388>
80210d64:	1c21c83a 	sub	r16,r3,r16
80210d68:	82000044 	addi	r8,r16,1
80210d6c:	00c007c4 	movi	r3,31
80210d70:	1a009116 	blt	r3,r8,80210fb8 <__adddf3+0x40c>
80210d74:	00c00804 	movi	r3,32
80210d78:	1a07c83a 	sub	r3,r3,r8
80210d7c:	8a08d83a 	srl	r4,r17,r8
80210d80:	88e2983a 	sll	r17,r17,r3
80210d84:	10c6983a 	sll	r3,r2,r3
80210d88:	1210d83a 	srl	r8,r2,r8
80210d8c:	8804c03a 	cmpne	r2,r17,zero
80210d90:	1906b03a 	or	r3,r3,r4
80210d94:	18a2b03a 	or	r17,r3,r2
80210d98:	0021883a 	mov	r16,zero
80210d9c:	003fa206 	br	80210c28 <__reset+0xfa1f0c28>
80210da0:	1890b03a 	or	r8,r3,r2
80210da4:	40017d26 	beq	r8,zero,8021139c <__adddf3+0x7f0>
80210da8:	1011883a 	mov	r8,r2
80210dac:	1823883a 	mov	r17,r3
80210db0:	888001cc 	andi	r2,r17,7
80210db4:	103f9e1e 	bne	r2,zero,80210c30 <__reset+0xfa1f0c30>
80210db8:	4004977a 	slli	r2,r8,29
80210dbc:	8822d0fa 	srli	r17,r17,3
80210dc0:	4010d0fa 	srli	r8,r8,3
80210dc4:	9007883a 	mov	r3,r18
80210dc8:	1444b03a 	or	r2,r2,r17
80210dcc:	0101ffc4 	movi	r4,2047
80210dd0:	81002426 	beq	r16,r4,80210e64 <__adddf3+0x2b8>
80210dd4:	8120703a 	and	r16,r16,r4
80210dd8:	01000434 	movhi	r4,16
80210ddc:	213fffc4 	addi	r4,r4,-1
80210de0:	4110703a 	and	r8,r8,r4
80210de4:	003fa806 	br	80210c88 <__reset+0xfa1f0c88>
80210de8:	8089c83a 	sub	r4,r16,r2
80210dec:	01005e0e 	bge	zero,r4,80210f68 <__adddf3+0x3bc>
80210df0:	10002b26 	beq	r2,zero,80210ea0 <__adddf3+0x2f4>
80210df4:	0081ffc4 	movi	r2,2047
80210df8:	80bf8b26 	beq	r16,r2,80210c28 <__reset+0xfa1f0c28>
80210dfc:	4a402034 	orhi	r9,r9,128
80210e00:	00800e04 	movi	r2,56
80210e04:	1100a40e 	bge	r2,r4,80211098 <__adddf3+0x4ec>
80210e08:	498cb03a 	or	r6,r9,r6
80210e0c:	300ac03a 	cmpne	r5,r6,zero
80210e10:	0013883a 	mov	r9,zero
80210e14:	2c4b883a 	add	r5,r5,r17
80210e18:	2c63803a 	cmpltu	r17,r5,r17
80210e1c:	4a11883a 	add	r8,r9,r8
80210e20:	8a11883a 	add	r8,r17,r8
80210e24:	2823883a 	mov	r17,r5
80210e28:	4080202c 	andhi	r2,r8,128
80210e2c:	103fe026 	beq	r2,zero,80210db0 <__reset+0xfa1f0db0>
80210e30:	84000044 	addi	r16,r16,1
80210e34:	0081ffc4 	movi	r2,2047
80210e38:	8080d226 	beq	r16,r2,80211184 <__adddf3+0x5d8>
80210e3c:	00bfe034 	movhi	r2,65408
80210e40:	10bfffc4 	addi	r2,r2,-1
80210e44:	4090703a 	and	r8,r8,r2
80210e48:	880ad07a 	srli	r5,r17,1
80210e4c:	400897fa 	slli	r4,r8,31
80210e50:	88c0004c 	andi	r3,r17,1
80210e54:	28e2b03a 	or	r17,r5,r3
80210e58:	4010d07a 	srli	r8,r8,1
80210e5c:	2462b03a 	or	r17,r4,r17
80210e60:	003f7106 	br	80210c28 <__reset+0xfa1f0c28>
80210e64:	4088b03a 	or	r4,r8,r2
80210e68:	20014526 	beq	r4,zero,80211380 <__adddf3+0x7d4>
80210e6c:	01000434 	movhi	r4,16
80210e70:	42000234 	orhi	r8,r8,8
80210e74:	213fffc4 	addi	r4,r4,-1
80210e78:	4110703a 	and	r8,r8,r4
80210e7c:	003f8206 	br	80210c88 <__reset+0xfa1f0c88>
80210e80:	18ffffc4 	addi	r3,r3,-1
80210e84:	1800491e 	bne	r3,zero,80210fac <__adddf3+0x400>
80210e88:	898bc83a 	sub	r5,r17,r6
80210e8c:	8963803a 	cmpltu	r17,r17,r5
80210e90:	4251c83a 	sub	r8,r8,r9
80210e94:	4451c83a 	sub	r8,r8,r17
80210e98:	2823883a 	mov	r17,r5
80210e9c:	003f9f06 	br	80210d1c <__reset+0xfa1f0d1c>
80210ea0:	4984b03a 	or	r2,r9,r6
80210ea4:	103f6026 	beq	r2,zero,80210c28 <__reset+0xfa1f0c28>
80210ea8:	213fffc4 	addi	r4,r4,-1
80210eac:	2000931e 	bne	r4,zero,802110fc <__adddf3+0x550>
80210eb0:	898d883a 	add	r6,r17,r6
80210eb4:	3463803a 	cmpltu	r17,r6,r17
80210eb8:	4251883a 	add	r8,r8,r9
80210ebc:	8a11883a 	add	r8,r17,r8
80210ec0:	3023883a 	mov	r17,r6
80210ec4:	003fd806 	br	80210e28 <__reset+0xfa1f0e28>
80210ec8:	1800541e 	bne	r3,zero,8021101c <__adddf3+0x470>
80210ecc:	80800044 	addi	r2,r16,1
80210ed0:	1081ffcc 	andi	r2,r2,2047
80210ed4:	00c00044 	movi	r3,1
80210ed8:	1880a00e 	bge	r3,r2,8021115c <__adddf3+0x5b0>
80210edc:	8989c83a 	sub	r4,r17,r6
80210ee0:	8905803a 	cmpltu	r2,r17,r4
80210ee4:	4267c83a 	sub	r19,r8,r9
80210ee8:	98a7c83a 	sub	r19,r19,r2
80210eec:	9880202c 	andhi	r2,r19,128
80210ef0:	10006326 	beq	r2,zero,80211080 <__adddf3+0x4d4>
80210ef4:	3463c83a 	sub	r17,r6,r17
80210ef8:	4a07c83a 	sub	r3,r9,r8
80210efc:	344d803a 	cmpltu	r6,r6,r17
80210f00:	19a7c83a 	sub	r19,r3,r6
80210f04:	3825883a 	mov	r18,r7
80210f08:	983f8a1e 	bne	r19,zero,80210d34 <__reset+0xfa1f0d34>
80210f0c:	8809883a 	mov	r4,r17
80210f10:	02131b00 	call	802131b0 <__clzsi2>
80210f14:	10800804 	addi	r2,r2,32
80210f18:	10fffe04 	addi	r3,r2,-8
80210f1c:	010007c4 	movi	r4,31
80210f20:	20ff890e 	bge	r4,r3,80210d48 <__reset+0xfa1f0d48>
80210f24:	10bff604 	addi	r2,r2,-40
80210f28:	8884983a 	sll	r2,r17,r2
80210f2c:	0023883a 	mov	r17,zero
80210f30:	1c3f8c0e 	bge	r3,r16,80210d64 <__reset+0xfa1f0d64>
80210f34:	023fe034 	movhi	r8,65408
80210f38:	423fffc4 	addi	r8,r8,-1
80210f3c:	80e1c83a 	sub	r16,r16,r3
80210f40:	1210703a 	and	r8,r2,r8
80210f44:	003f3806 	br	80210c28 <__reset+0xfa1f0c28>
80210f48:	9007883a 	mov	r3,r18
80210f4c:	0011883a 	mov	r8,zero
80210f50:	0005883a 	mov	r2,zero
80210f54:	003f4c06 	br	80210c88 <__reset+0xfa1f0c88>
80210f58:	498cb03a 	or	r6,r9,r6
80210f5c:	300cc03a 	cmpne	r6,r6,zero
80210f60:	0007883a 	mov	r3,zero
80210f64:	003f6806 	br	80210d08 <__reset+0xfa1f0d08>
80210f68:	20009c1e 	bne	r4,zero,802111dc <__adddf3+0x630>
80210f6c:	80800044 	addi	r2,r16,1
80210f70:	1141ffcc 	andi	r5,r2,2047
80210f74:	01000044 	movi	r4,1
80210f78:	2140670e 	bge	r4,r5,80211118 <__adddf3+0x56c>
80210f7c:	0101ffc4 	movi	r4,2047
80210f80:	11007f26 	beq	r2,r4,80211180 <__adddf3+0x5d4>
80210f84:	898d883a 	add	r6,r17,r6
80210f88:	4247883a 	add	r3,r8,r9
80210f8c:	3451803a 	cmpltu	r8,r6,r17
80210f90:	40d1883a 	add	r8,r8,r3
80210f94:	402297fa 	slli	r17,r8,31
80210f98:	300cd07a 	srli	r6,r6,1
80210f9c:	4010d07a 	srli	r8,r8,1
80210fa0:	1021883a 	mov	r16,r2
80210fa4:	89a2b03a 	or	r17,r17,r6
80210fa8:	003f1f06 	br	80210c28 <__reset+0xfa1f0c28>
80210fac:	0081ffc4 	movi	r2,2047
80210fb0:	80bf481e 	bne	r16,r2,80210cd4 <__reset+0xfa1f0cd4>
80210fb4:	003f1c06 	br	80210c28 <__reset+0xfa1f0c28>
80210fb8:	843ff844 	addi	r16,r16,-31
80210fbc:	01000804 	movi	r4,32
80210fc0:	1406d83a 	srl	r3,r2,r16
80210fc4:	41005026 	beq	r8,r4,80211108 <__adddf3+0x55c>
80210fc8:	01001004 	movi	r4,64
80210fcc:	2211c83a 	sub	r8,r4,r8
80210fd0:	1204983a 	sll	r2,r2,r8
80210fd4:	88a2b03a 	or	r17,r17,r2
80210fd8:	8822c03a 	cmpne	r17,r17,zero
80210fdc:	1c62b03a 	or	r17,r3,r17
80210fe0:	0011883a 	mov	r8,zero
80210fe4:	0021883a 	mov	r16,zero
80210fe8:	003f7106 	br	80210db0 <__reset+0xfa1f0db0>
80210fec:	193ff804 	addi	r4,r3,-32
80210ff0:	00800804 	movi	r2,32
80210ff4:	4908d83a 	srl	r4,r9,r4
80210ff8:	18804526 	beq	r3,r2,80211110 <__adddf3+0x564>
80210ffc:	00801004 	movi	r2,64
80211000:	10c5c83a 	sub	r2,r2,r3
80211004:	4886983a 	sll	r3,r9,r2
80211008:	198cb03a 	or	r6,r3,r6
8021100c:	300cc03a 	cmpne	r6,r6,zero
80211010:	218cb03a 	or	r6,r4,r6
80211014:	0007883a 	mov	r3,zero
80211018:	003f3b06 	br	80210d08 <__reset+0xfa1f0d08>
8021101c:	80002a26 	beq	r16,zero,802110c8 <__adddf3+0x51c>
80211020:	0101ffc4 	movi	r4,2047
80211024:	11006826 	beq	r2,r4,802111c8 <__adddf3+0x61c>
80211028:	00c7c83a 	sub	r3,zero,r3
8021102c:	42002034 	orhi	r8,r8,128
80211030:	01000e04 	movi	r4,56
80211034:	20c07c16 	blt	r4,r3,80211228 <__adddf3+0x67c>
80211038:	010007c4 	movi	r4,31
8021103c:	20c0da16 	blt	r4,r3,802113a8 <__adddf3+0x7fc>
80211040:	01000804 	movi	r4,32
80211044:	20c9c83a 	sub	r4,r4,r3
80211048:	4114983a 	sll	r10,r8,r4
8021104c:	88cad83a 	srl	r5,r17,r3
80211050:	8908983a 	sll	r4,r17,r4
80211054:	40c6d83a 	srl	r3,r8,r3
80211058:	5162b03a 	or	r17,r10,r5
8021105c:	2008c03a 	cmpne	r4,r4,zero
80211060:	8922b03a 	or	r17,r17,r4
80211064:	3463c83a 	sub	r17,r6,r17
80211068:	48c7c83a 	sub	r3,r9,r3
8021106c:	344d803a 	cmpltu	r6,r6,r17
80211070:	1991c83a 	sub	r8,r3,r6
80211074:	1021883a 	mov	r16,r2
80211078:	3825883a 	mov	r18,r7
8021107c:	003f2706 	br	80210d1c <__reset+0xfa1f0d1c>
80211080:	24d0b03a 	or	r8,r4,r19
80211084:	40001b1e 	bne	r8,zero,802110f4 <__adddf3+0x548>
80211088:	0005883a 	mov	r2,zero
8021108c:	0007883a 	mov	r3,zero
80211090:	0021883a 	mov	r16,zero
80211094:	003f4d06 	br	80210dcc <__reset+0xfa1f0dcc>
80211098:	008007c4 	movi	r2,31
8021109c:	11003c16 	blt	r2,r4,80211190 <__adddf3+0x5e4>
802110a0:	00800804 	movi	r2,32
802110a4:	1105c83a 	sub	r2,r2,r4
802110a8:	488e983a 	sll	r7,r9,r2
802110ac:	310ad83a 	srl	r5,r6,r4
802110b0:	3084983a 	sll	r2,r6,r2
802110b4:	4912d83a 	srl	r9,r9,r4
802110b8:	394ab03a 	or	r5,r7,r5
802110bc:	1004c03a 	cmpne	r2,r2,zero
802110c0:	288ab03a 	or	r5,r5,r2
802110c4:	003f5306 	br	80210e14 <__reset+0xfa1f0e14>
802110c8:	4448b03a 	or	r4,r8,r17
802110cc:	20003e26 	beq	r4,zero,802111c8 <__adddf3+0x61c>
802110d0:	00c6303a 	nor	r3,zero,r3
802110d4:	18003a1e 	bne	r3,zero,802111c0 <__adddf3+0x614>
802110d8:	3463c83a 	sub	r17,r6,r17
802110dc:	4a07c83a 	sub	r3,r9,r8
802110e0:	344d803a 	cmpltu	r6,r6,r17
802110e4:	1991c83a 	sub	r8,r3,r6
802110e8:	1021883a 	mov	r16,r2
802110ec:	3825883a 	mov	r18,r7
802110f0:	003f0a06 	br	80210d1c <__reset+0xfa1f0d1c>
802110f4:	2023883a 	mov	r17,r4
802110f8:	003f0d06 	br	80210d30 <__reset+0xfa1f0d30>
802110fc:	0081ffc4 	movi	r2,2047
80211100:	80bf3f1e 	bne	r16,r2,80210e00 <__reset+0xfa1f0e00>
80211104:	003ec806 	br	80210c28 <__reset+0xfa1f0c28>
80211108:	0005883a 	mov	r2,zero
8021110c:	003fb106 	br	80210fd4 <__reset+0xfa1f0fd4>
80211110:	0007883a 	mov	r3,zero
80211114:	003fbc06 	br	80211008 <__reset+0xfa1f1008>
80211118:	4444b03a 	or	r2,r8,r17
8021111c:	8000871e 	bne	r16,zero,8021133c <__adddf3+0x790>
80211120:	1000ba26 	beq	r2,zero,8021140c <__adddf3+0x860>
80211124:	4984b03a 	or	r2,r9,r6
80211128:	103ebf26 	beq	r2,zero,80210c28 <__reset+0xfa1f0c28>
8021112c:	8985883a 	add	r2,r17,r6
80211130:	4247883a 	add	r3,r8,r9
80211134:	1451803a 	cmpltu	r8,r2,r17
80211138:	40d1883a 	add	r8,r8,r3
8021113c:	40c0202c 	andhi	r3,r8,128
80211140:	1023883a 	mov	r17,r2
80211144:	183f1a26 	beq	r3,zero,80210db0 <__reset+0xfa1f0db0>
80211148:	00bfe034 	movhi	r2,65408
8021114c:	10bfffc4 	addi	r2,r2,-1
80211150:	2021883a 	mov	r16,r4
80211154:	4090703a 	and	r8,r8,r2
80211158:	003eb306 	br	80210c28 <__reset+0xfa1f0c28>
8021115c:	4444b03a 	or	r2,r8,r17
80211160:	8000291e 	bne	r16,zero,80211208 <__adddf3+0x65c>
80211164:	10004b1e 	bne	r2,zero,80211294 <__adddf3+0x6e8>
80211168:	4990b03a 	or	r8,r9,r6
8021116c:	40008b26 	beq	r8,zero,8021139c <__adddf3+0x7f0>
80211170:	4811883a 	mov	r8,r9
80211174:	3023883a 	mov	r17,r6
80211178:	3825883a 	mov	r18,r7
8021117c:	003eaa06 	br	80210c28 <__reset+0xfa1f0c28>
80211180:	1021883a 	mov	r16,r2
80211184:	0011883a 	mov	r8,zero
80211188:	0005883a 	mov	r2,zero
8021118c:	003f0f06 	br	80210dcc <__reset+0xfa1f0dcc>
80211190:	217ff804 	addi	r5,r4,-32
80211194:	00800804 	movi	r2,32
80211198:	494ad83a 	srl	r5,r9,r5
8021119c:	20807d26 	beq	r4,r2,80211394 <__adddf3+0x7e8>
802111a0:	00801004 	movi	r2,64
802111a4:	1109c83a 	sub	r4,r2,r4
802111a8:	4912983a 	sll	r9,r9,r4
802111ac:	498cb03a 	or	r6,r9,r6
802111b0:	300cc03a 	cmpne	r6,r6,zero
802111b4:	298ab03a 	or	r5,r5,r6
802111b8:	0013883a 	mov	r9,zero
802111bc:	003f1506 	br	80210e14 <__reset+0xfa1f0e14>
802111c0:	0101ffc4 	movi	r4,2047
802111c4:	113f9a1e 	bne	r2,r4,80211030 <__reset+0xfa1f1030>
802111c8:	4811883a 	mov	r8,r9
802111cc:	3023883a 	mov	r17,r6
802111d0:	1021883a 	mov	r16,r2
802111d4:	3825883a 	mov	r18,r7
802111d8:	003e9306 	br	80210c28 <__reset+0xfa1f0c28>
802111dc:	8000161e 	bne	r16,zero,80211238 <__adddf3+0x68c>
802111e0:	444ab03a 	or	r5,r8,r17
802111e4:	28005126 	beq	r5,zero,8021132c <__adddf3+0x780>
802111e8:	0108303a 	nor	r4,zero,r4
802111ec:	20004d1e 	bne	r4,zero,80211324 <__adddf3+0x778>
802111f0:	89a3883a 	add	r17,r17,r6
802111f4:	4253883a 	add	r9,r8,r9
802111f8:	898d803a 	cmpltu	r6,r17,r6
802111fc:	3251883a 	add	r8,r6,r9
80211200:	1021883a 	mov	r16,r2
80211204:	003f0806 	br	80210e28 <__reset+0xfa1f0e28>
80211208:	1000301e 	bne	r2,zero,802112cc <__adddf3+0x720>
8021120c:	4984b03a 	or	r2,r9,r6
80211210:	10007126 	beq	r2,zero,802113d8 <__adddf3+0x82c>
80211214:	4811883a 	mov	r8,r9
80211218:	3023883a 	mov	r17,r6
8021121c:	3825883a 	mov	r18,r7
80211220:	0401ffc4 	movi	r16,2047
80211224:	003e8006 	br	80210c28 <__reset+0xfa1f0c28>
80211228:	4462b03a 	or	r17,r8,r17
8021122c:	8822c03a 	cmpne	r17,r17,zero
80211230:	0007883a 	mov	r3,zero
80211234:	003f8b06 	br	80211064 <__reset+0xfa1f1064>
80211238:	0141ffc4 	movi	r5,2047
8021123c:	11403b26 	beq	r2,r5,8021132c <__adddf3+0x780>
80211240:	0109c83a 	sub	r4,zero,r4
80211244:	42002034 	orhi	r8,r8,128
80211248:	01400e04 	movi	r5,56
8021124c:	29006716 	blt	r5,r4,802113ec <__adddf3+0x840>
80211250:	014007c4 	movi	r5,31
80211254:	29007016 	blt	r5,r4,80211418 <__adddf3+0x86c>
80211258:	01400804 	movi	r5,32
8021125c:	290bc83a 	sub	r5,r5,r4
80211260:	4154983a 	sll	r10,r8,r5
80211264:	890ed83a 	srl	r7,r17,r4
80211268:	894a983a 	sll	r5,r17,r5
8021126c:	4108d83a 	srl	r4,r8,r4
80211270:	51e2b03a 	or	r17,r10,r7
80211274:	280ac03a 	cmpne	r5,r5,zero
80211278:	8962b03a 	or	r17,r17,r5
8021127c:	89a3883a 	add	r17,r17,r6
80211280:	2253883a 	add	r9,r4,r9
80211284:	898d803a 	cmpltu	r6,r17,r6
80211288:	3251883a 	add	r8,r6,r9
8021128c:	1021883a 	mov	r16,r2
80211290:	003ee506 	br	80210e28 <__reset+0xfa1f0e28>
80211294:	4984b03a 	or	r2,r9,r6
80211298:	103e6326 	beq	r2,zero,80210c28 <__reset+0xfa1f0c28>
8021129c:	8987c83a 	sub	r3,r17,r6
802112a0:	88c9803a 	cmpltu	r4,r17,r3
802112a4:	4245c83a 	sub	r2,r8,r9
802112a8:	1105c83a 	sub	r2,r2,r4
802112ac:	1100202c 	andhi	r4,r2,128
802112b0:	203ebb26 	beq	r4,zero,80210da0 <__reset+0xfa1f0da0>
802112b4:	3463c83a 	sub	r17,r6,r17
802112b8:	4a07c83a 	sub	r3,r9,r8
802112bc:	344d803a 	cmpltu	r6,r6,r17
802112c0:	1991c83a 	sub	r8,r3,r6
802112c4:	3825883a 	mov	r18,r7
802112c8:	003e5706 	br	80210c28 <__reset+0xfa1f0c28>
802112cc:	4984b03a 	or	r2,r9,r6
802112d0:	10002e26 	beq	r2,zero,8021138c <__adddf3+0x7e0>
802112d4:	4004d0fa 	srli	r2,r8,3
802112d8:	8822d0fa 	srli	r17,r17,3
802112dc:	4010977a 	slli	r8,r8,29
802112e0:	10c0022c 	andhi	r3,r2,8
802112e4:	4462b03a 	or	r17,r8,r17
802112e8:	18000826 	beq	r3,zero,8021130c <__adddf3+0x760>
802112ec:	4808d0fa 	srli	r4,r9,3
802112f0:	20c0022c 	andhi	r3,r4,8
802112f4:	1800051e 	bne	r3,zero,8021130c <__adddf3+0x760>
802112f8:	300cd0fa 	srli	r6,r6,3
802112fc:	4806977a 	slli	r3,r9,29
80211300:	2005883a 	mov	r2,r4
80211304:	3825883a 	mov	r18,r7
80211308:	19a2b03a 	or	r17,r3,r6
8021130c:	8810d77a 	srli	r8,r17,29
80211310:	100490fa 	slli	r2,r2,3
80211314:	882290fa 	slli	r17,r17,3
80211318:	0401ffc4 	movi	r16,2047
8021131c:	4090b03a 	or	r8,r8,r2
80211320:	003e4106 	br	80210c28 <__reset+0xfa1f0c28>
80211324:	0141ffc4 	movi	r5,2047
80211328:	117fc71e 	bne	r2,r5,80211248 <__reset+0xfa1f1248>
8021132c:	4811883a 	mov	r8,r9
80211330:	3023883a 	mov	r17,r6
80211334:	1021883a 	mov	r16,r2
80211338:	003e3b06 	br	80210c28 <__reset+0xfa1f0c28>
8021133c:	10002f26 	beq	r2,zero,802113fc <__adddf3+0x850>
80211340:	4984b03a 	or	r2,r9,r6
80211344:	10001126 	beq	r2,zero,8021138c <__adddf3+0x7e0>
80211348:	4004d0fa 	srli	r2,r8,3
8021134c:	8822d0fa 	srli	r17,r17,3
80211350:	4010977a 	slli	r8,r8,29
80211354:	10c0022c 	andhi	r3,r2,8
80211358:	4462b03a 	or	r17,r8,r17
8021135c:	183feb26 	beq	r3,zero,8021130c <__reset+0xfa1f130c>
80211360:	4808d0fa 	srli	r4,r9,3
80211364:	20c0022c 	andhi	r3,r4,8
80211368:	183fe81e 	bne	r3,zero,8021130c <__reset+0xfa1f130c>
8021136c:	300cd0fa 	srli	r6,r6,3
80211370:	4806977a 	slli	r3,r9,29
80211374:	2005883a 	mov	r2,r4
80211378:	19a2b03a 	or	r17,r3,r6
8021137c:	003fe306 	br	8021130c <__reset+0xfa1f130c>
80211380:	0011883a 	mov	r8,zero
80211384:	0005883a 	mov	r2,zero
80211388:	003e3f06 	br	80210c88 <__reset+0xfa1f0c88>
8021138c:	0401ffc4 	movi	r16,2047
80211390:	003e2506 	br	80210c28 <__reset+0xfa1f0c28>
80211394:	0013883a 	mov	r9,zero
80211398:	003f8406 	br	802111ac <__reset+0xfa1f11ac>
8021139c:	0005883a 	mov	r2,zero
802113a0:	0007883a 	mov	r3,zero
802113a4:	003e8906 	br	80210dcc <__reset+0xfa1f0dcc>
802113a8:	197ff804 	addi	r5,r3,-32
802113ac:	01000804 	movi	r4,32
802113b0:	414ad83a 	srl	r5,r8,r5
802113b4:	19002426 	beq	r3,r4,80211448 <__adddf3+0x89c>
802113b8:	01001004 	movi	r4,64
802113bc:	20c7c83a 	sub	r3,r4,r3
802113c0:	40c6983a 	sll	r3,r8,r3
802113c4:	1c46b03a 	or	r3,r3,r17
802113c8:	1806c03a 	cmpne	r3,r3,zero
802113cc:	28e2b03a 	or	r17,r5,r3
802113d0:	0007883a 	mov	r3,zero
802113d4:	003f2306 	br	80211064 <__reset+0xfa1f1064>
802113d8:	0007883a 	mov	r3,zero
802113dc:	5811883a 	mov	r8,r11
802113e0:	00bfffc4 	movi	r2,-1
802113e4:	0401ffc4 	movi	r16,2047
802113e8:	003e7806 	br	80210dcc <__reset+0xfa1f0dcc>
802113ec:	4462b03a 	or	r17,r8,r17
802113f0:	8822c03a 	cmpne	r17,r17,zero
802113f4:	0009883a 	mov	r4,zero
802113f8:	003fa006 	br	8021127c <__reset+0xfa1f127c>
802113fc:	4811883a 	mov	r8,r9
80211400:	3023883a 	mov	r17,r6
80211404:	0401ffc4 	movi	r16,2047
80211408:	003e0706 	br	80210c28 <__reset+0xfa1f0c28>
8021140c:	4811883a 	mov	r8,r9
80211410:	3023883a 	mov	r17,r6
80211414:	003e0406 	br	80210c28 <__reset+0xfa1f0c28>
80211418:	21fff804 	addi	r7,r4,-32
8021141c:	01400804 	movi	r5,32
80211420:	41ced83a 	srl	r7,r8,r7
80211424:	21400a26 	beq	r4,r5,80211450 <__adddf3+0x8a4>
80211428:	01401004 	movi	r5,64
8021142c:	2909c83a 	sub	r4,r5,r4
80211430:	4108983a 	sll	r4,r8,r4
80211434:	2448b03a 	or	r4,r4,r17
80211438:	2008c03a 	cmpne	r4,r4,zero
8021143c:	3922b03a 	or	r17,r7,r4
80211440:	0009883a 	mov	r4,zero
80211444:	003f8d06 	br	8021127c <__reset+0xfa1f127c>
80211448:	0007883a 	mov	r3,zero
8021144c:	003fdd06 	br	802113c4 <__reset+0xfa1f13c4>
80211450:	0009883a 	mov	r4,zero
80211454:	003ff706 	br	80211434 <__reset+0xfa1f1434>

80211458 <__divdf3>:
80211458:	defff204 	addi	sp,sp,-56
8021145c:	dd400915 	stw	r21,36(sp)
80211460:	282ad53a 	srli	r21,r5,20
80211464:	dd000815 	stw	r20,32(sp)
80211468:	2828d7fa 	srli	r20,r5,31
8021146c:	dc000415 	stw	r16,16(sp)
80211470:	04000434 	movhi	r16,16
80211474:	df000c15 	stw	fp,48(sp)
80211478:	843fffc4 	addi	r16,r16,-1
8021147c:	dfc00d15 	stw	ra,52(sp)
80211480:	ddc00b15 	stw	r23,44(sp)
80211484:	dd800a15 	stw	r22,40(sp)
80211488:	dcc00715 	stw	r19,28(sp)
8021148c:	dc800615 	stw	r18,24(sp)
80211490:	dc400515 	stw	r17,20(sp)
80211494:	ad41ffcc 	andi	r21,r21,2047
80211498:	2c20703a 	and	r16,r5,r16
8021149c:	a7003fcc 	andi	fp,r20,255
802114a0:	a8006126 	beq	r21,zero,80211628 <__divdf3+0x1d0>
802114a4:	0081ffc4 	movi	r2,2047
802114a8:	2025883a 	mov	r18,r4
802114ac:	a8803726 	beq	r21,r2,8021158c <__divdf3+0x134>
802114b0:	80800434 	orhi	r2,r16,16
802114b4:	100490fa 	slli	r2,r2,3
802114b8:	2020d77a 	srli	r16,r4,29
802114bc:	202490fa 	slli	r18,r4,3
802114c0:	ad7f0044 	addi	r21,r21,-1023
802114c4:	80a0b03a 	or	r16,r16,r2
802114c8:	0027883a 	mov	r19,zero
802114cc:	0013883a 	mov	r9,zero
802114d0:	3804d53a 	srli	r2,r7,20
802114d4:	382cd7fa 	srli	r22,r7,31
802114d8:	04400434 	movhi	r17,16
802114dc:	8c7fffc4 	addi	r17,r17,-1
802114e0:	1081ffcc 	andi	r2,r2,2047
802114e4:	3011883a 	mov	r8,r6
802114e8:	3c62703a 	and	r17,r7,r17
802114ec:	b5c03fcc 	andi	r23,r22,255
802114f0:	10006c26 	beq	r2,zero,802116a4 <__divdf3+0x24c>
802114f4:	00c1ffc4 	movi	r3,2047
802114f8:	10c06426 	beq	r2,r3,8021168c <__divdf3+0x234>
802114fc:	88c00434 	orhi	r3,r17,16
80211500:	180690fa 	slli	r3,r3,3
80211504:	3022d77a 	srli	r17,r6,29
80211508:	301090fa 	slli	r8,r6,3
8021150c:	10bf0044 	addi	r2,r2,-1023
80211510:	88e2b03a 	or	r17,r17,r3
80211514:	000f883a 	mov	r7,zero
80211518:	a58cf03a 	xor	r6,r20,r22
8021151c:	3cc8b03a 	or	r4,r7,r19
80211520:	a8abc83a 	sub	r21,r21,r2
80211524:	008003c4 	movi	r2,15
80211528:	3007883a 	mov	r3,r6
8021152c:	34c03fcc 	andi	r19,r6,255
80211530:	11009036 	bltu	r2,r4,80211774 <__divdf3+0x31c>
80211534:	200890ba 	slli	r4,r4,2
80211538:	00a00874 	movhi	r2,32801
8021153c:	10855304 	addi	r2,r2,5452
80211540:	2089883a 	add	r4,r4,r2
80211544:	20800017 	ldw	r2,0(r4)
80211548:	1000683a 	jmp	r2
8021154c:	80211774 	orhi	zero,r16,33885
80211550:	802115c4 	addi	zero,r16,-31657
80211554:	80211764 	muli	zero,r16,-31651
80211558:	802115b8 	rdprs	zero,r16,-31658
8021155c:	80211764 	muli	zero,r16,-31651
80211560:	80211738 	rdprs	zero,r16,-31652
80211564:	80211764 	muli	zero,r16,-31651
80211568:	802115b8 	rdprs	zero,r16,-31658
8021156c:	802115c4 	addi	zero,r16,-31657
80211570:	802115c4 	addi	zero,r16,-31657
80211574:	80211738 	rdprs	zero,r16,-31652
80211578:	802115b8 	rdprs	zero,r16,-31658
8021157c:	802115a8 	cmpgeui	zero,r16,33878
80211580:	802115a8 	cmpgeui	zero,r16,33878
80211584:	802115a8 	cmpgeui	zero,r16,33878
80211588:	80211a58 	cmpnei	zero,r16,-31639
8021158c:	2404b03a 	or	r2,r4,r16
80211590:	1000661e 	bne	r2,zero,8021172c <__divdf3+0x2d4>
80211594:	04c00204 	movi	r19,8
80211598:	0021883a 	mov	r16,zero
8021159c:	0025883a 	mov	r18,zero
802115a0:	02400084 	movi	r9,2
802115a4:	003fca06 	br	802114d0 <__reset+0xfa1f14d0>
802115a8:	8023883a 	mov	r17,r16
802115ac:	9011883a 	mov	r8,r18
802115b0:	e02f883a 	mov	r23,fp
802115b4:	480f883a 	mov	r7,r9
802115b8:	00800084 	movi	r2,2
802115bc:	3881311e 	bne	r7,r2,80211a84 <__divdf3+0x62c>
802115c0:	b827883a 	mov	r19,r23
802115c4:	98c0004c 	andi	r3,r19,1
802115c8:	0081ffc4 	movi	r2,2047
802115cc:	000b883a 	mov	r5,zero
802115d0:	0025883a 	mov	r18,zero
802115d4:	1004953a 	slli	r2,r2,20
802115d8:	18c03fcc 	andi	r3,r3,255
802115dc:	04400434 	movhi	r17,16
802115e0:	8c7fffc4 	addi	r17,r17,-1
802115e4:	180697fa 	slli	r3,r3,31
802115e8:	2c4a703a 	and	r5,r5,r17
802115ec:	288ab03a 	or	r5,r5,r2
802115f0:	28c6b03a 	or	r3,r5,r3
802115f4:	9005883a 	mov	r2,r18
802115f8:	dfc00d17 	ldw	ra,52(sp)
802115fc:	df000c17 	ldw	fp,48(sp)
80211600:	ddc00b17 	ldw	r23,44(sp)
80211604:	dd800a17 	ldw	r22,40(sp)
80211608:	dd400917 	ldw	r21,36(sp)
8021160c:	dd000817 	ldw	r20,32(sp)
80211610:	dcc00717 	ldw	r19,28(sp)
80211614:	dc800617 	ldw	r18,24(sp)
80211618:	dc400517 	ldw	r17,20(sp)
8021161c:	dc000417 	ldw	r16,16(sp)
80211620:	dec00e04 	addi	sp,sp,56
80211624:	f800283a 	ret
80211628:	2404b03a 	or	r2,r4,r16
8021162c:	2027883a 	mov	r19,r4
80211630:	10003926 	beq	r2,zero,80211718 <__divdf3+0x2c0>
80211634:	80012e26 	beq	r16,zero,80211af0 <__divdf3+0x698>
80211638:	8009883a 	mov	r4,r16
8021163c:	d9800315 	stw	r6,12(sp)
80211640:	d9c00215 	stw	r7,8(sp)
80211644:	02131b00 	call	802131b0 <__clzsi2>
80211648:	d9800317 	ldw	r6,12(sp)
8021164c:	d9c00217 	ldw	r7,8(sp)
80211650:	113ffd44 	addi	r4,r2,-11
80211654:	00c00704 	movi	r3,28
80211658:	19012116 	blt	r3,r4,80211ae0 <__divdf3+0x688>
8021165c:	00c00744 	movi	r3,29
80211660:	147ffe04 	addi	r17,r2,-8
80211664:	1907c83a 	sub	r3,r3,r4
80211668:	8460983a 	sll	r16,r16,r17
8021166c:	98c6d83a 	srl	r3,r19,r3
80211670:	9c64983a 	sll	r18,r19,r17
80211674:	1c20b03a 	or	r16,r3,r16
80211678:	1080fcc4 	addi	r2,r2,1011
8021167c:	00abc83a 	sub	r21,zero,r2
80211680:	0027883a 	mov	r19,zero
80211684:	0013883a 	mov	r9,zero
80211688:	003f9106 	br	802114d0 <__reset+0xfa1f14d0>
8021168c:	3446b03a 	or	r3,r6,r17
80211690:	18001f1e 	bne	r3,zero,80211710 <__divdf3+0x2b8>
80211694:	0023883a 	mov	r17,zero
80211698:	0011883a 	mov	r8,zero
8021169c:	01c00084 	movi	r7,2
802116a0:	003f9d06 	br	80211518 <__reset+0xfa1f1518>
802116a4:	3446b03a 	or	r3,r6,r17
802116a8:	18001526 	beq	r3,zero,80211700 <__divdf3+0x2a8>
802116ac:	88011b26 	beq	r17,zero,80211b1c <__divdf3+0x6c4>
802116b0:	8809883a 	mov	r4,r17
802116b4:	d9800315 	stw	r6,12(sp)
802116b8:	da400115 	stw	r9,4(sp)
802116bc:	02131b00 	call	802131b0 <__clzsi2>
802116c0:	d9800317 	ldw	r6,12(sp)
802116c4:	da400117 	ldw	r9,4(sp)
802116c8:	113ffd44 	addi	r4,r2,-11
802116cc:	00c00704 	movi	r3,28
802116d0:	19010e16 	blt	r3,r4,80211b0c <__divdf3+0x6b4>
802116d4:	00c00744 	movi	r3,29
802116d8:	123ffe04 	addi	r8,r2,-8
802116dc:	1907c83a 	sub	r3,r3,r4
802116e0:	8a22983a 	sll	r17,r17,r8
802116e4:	30c6d83a 	srl	r3,r6,r3
802116e8:	3210983a 	sll	r8,r6,r8
802116ec:	1c62b03a 	or	r17,r3,r17
802116f0:	1080fcc4 	addi	r2,r2,1011
802116f4:	0085c83a 	sub	r2,zero,r2
802116f8:	000f883a 	mov	r7,zero
802116fc:	003f8606 	br	80211518 <__reset+0xfa1f1518>
80211700:	0023883a 	mov	r17,zero
80211704:	0011883a 	mov	r8,zero
80211708:	01c00044 	movi	r7,1
8021170c:	003f8206 	br	80211518 <__reset+0xfa1f1518>
80211710:	01c000c4 	movi	r7,3
80211714:	003f8006 	br	80211518 <__reset+0xfa1f1518>
80211718:	04c00104 	movi	r19,4
8021171c:	0021883a 	mov	r16,zero
80211720:	0025883a 	mov	r18,zero
80211724:	02400044 	movi	r9,1
80211728:	003f6906 	br	802114d0 <__reset+0xfa1f14d0>
8021172c:	04c00304 	movi	r19,12
80211730:	024000c4 	movi	r9,3
80211734:	003f6606 	br	802114d0 <__reset+0xfa1f14d0>
80211738:	01400434 	movhi	r5,16
8021173c:	0007883a 	mov	r3,zero
80211740:	297fffc4 	addi	r5,r5,-1
80211744:	04bfffc4 	movi	r18,-1
80211748:	0081ffc4 	movi	r2,2047
8021174c:	003fa106 	br	802115d4 <__reset+0xfa1f15d4>
80211750:	00c00044 	movi	r3,1
80211754:	1887c83a 	sub	r3,r3,r2
80211758:	01000e04 	movi	r4,56
8021175c:	20c1210e 	bge	r4,r3,80211be4 <__divdf3+0x78c>
80211760:	98c0004c 	andi	r3,r19,1
80211764:	0005883a 	mov	r2,zero
80211768:	000b883a 	mov	r5,zero
8021176c:	0025883a 	mov	r18,zero
80211770:	003f9806 	br	802115d4 <__reset+0xfa1f15d4>
80211774:	8c00fd36 	bltu	r17,r16,80211b6c <__divdf3+0x714>
80211778:	8440fb26 	beq	r16,r17,80211b68 <__divdf3+0x710>
8021177c:	8007883a 	mov	r3,r16
80211780:	ad7fffc4 	addi	r21,r21,-1
80211784:	0021883a 	mov	r16,zero
80211788:	4004d63a 	srli	r2,r8,24
8021178c:	8822923a 	slli	r17,r17,8
80211790:	1809883a 	mov	r4,r3
80211794:	402c923a 	slli	r22,r8,8
80211798:	88b8b03a 	or	fp,r17,r2
8021179c:	e028d43a 	srli	r20,fp,16
802117a0:	d8c00015 	stw	r3,0(sp)
802117a4:	e5ffffcc 	andi	r23,fp,65535
802117a8:	a00b883a 	mov	r5,r20
802117ac:	0210af00 	call	80210af0 <__udivsi3>
802117b0:	d8c00017 	ldw	r3,0(sp)
802117b4:	a00b883a 	mov	r5,r20
802117b8:	d8800315 	stw	r2,12(sp)
802117bc:	1809883a 	mov	r4,r3
802117c0:	0210b540 	call	80210b54 <__umodsi3>
802117c4:	d9800317 	ldw	r6,12(sp)
802117c8:	1006943a 	slli	r3,r2,16
802117cc:	9004d43a 	srli	r2,r18,16
802117d0:	b9a3383a 	mul	r17,r23,r6
802117d4:	10c4b03a 	or	r2,r2,r3
802117d8:	1440062e 	bgeu	r2,r17,802117f4 <__divdf3+0x39c>
802117dc:	1705883a 	add	r2,r2,fp
802117e0:	30ffffc4 	addi	r3,r6,-1
802117e4:	1700ee36 	bltu	r2,fp,80211ba0 <__divdf3+0x748>
802117e8:	1440ed2e 	bgeu	r2,r17,80211ba0 <__divdf3+0x748>
802117ec:	31bfff84 	addi	r6,r6,-2
802117f0:	1705883a 	add	r2,r2,fp
802117f4:	1463c83a 	sub	r17,r2,r17
802117f8:	a00b883a 	mov	r5,r20
802117fc:	8809883a 	mov	r4,r17
80211800:	d9800315 	stw	r6,12(sp)
80211804:	0210af00 	call	80210af0 <__udivsi3>
80211808:	a00b883a 	mov	r5,r20
8021180c:	8809883a 	mov	r4,r17
80211810:	d8800215 	stw	r2,8(sp)
80211814:	0210b540 	call	80210b54 <__umodsi3>
80211818:	d9c00217 	ldw	r7,8(sp)
8021181c:	1004943a 	slli	r2,r2,16
80211820:	94bfffcc 	andi	r18,r18,65535
80211824:	b9d1383a 	mul	r8,r23,r7
80211828:	90a4b03a 	or	r18,r18,r2
8021182c:	d9800317 	ldw	r6,12(sp)
80211830:	9200062e 	bgeu	r18,r8,8021184c <__divdf3+0x3f4>
80211834:	9725883a 	add	r18,r18,fp
80211838:	38bfffc4 	addi	r2,r7,-1
8021183c:	9700d636 	bltu	r18,fp,80211b98 <__divdf3+0x740>
80211840:	9200d52e 	bgeu	r18,r8,80211b98 <__divdf3+0x740>
80211844:	39ffff84 	addi	r7,r7,-2
80211848:	9725883a 	add	r18,r18,fp
8021184c:	3004943a 	slli	r2,r6,16
80211850:	b012d43a 	srli	r9,r22,16
80211854:	b1bfffcc 	andi	r6,r22,65535
80211858:	11e2b03a 	or	r17,r2,r7
8021185c:	8806d43a 	srli	r3,r17,16
80211860:	893fffcc 	andi	r4,r17,65535
80211864:	218b383a 	mul	r5,r4,r6
80211868:	30c5383a 	mul	r2,r6,r3
8021186c:	2249383a 	mul	r4,r4,r9
80211870:	280ed43a 	srli	r7,r5,16
80211874:	9225c83a 	sub	r18,r18,r8
80211878:	2089883a 	add	r4,r4,r2
8021187c:	3909883a 	add	r4,r7,r4
80211880:	1a47383a 	mul	r3,r3,r9
80211884:	2080022e 	bgeu	r4,r2,80211890 <__divdf3+0x438>
80211888:	00800074 	movhi	r2,1
8021188c:	1887883a 	add	r3,r3,r2
80211890:	2004d43a 	srli	r2,r4,16
80211894:	2008943a 	slli	r4,r4,16
80211898:	297fffcc 	andi	r5,r5,65535
8021189c:	10c7883a 	add	r3,r2,r3
802118a0:	2149883a 	add	r4,r4,r5
802118a4:	90c0a536 	bltu	r18,r3,80211b3c <__divdf3+0x6e4>
802118a8:	90c0bf26 	beq	r18,r3,80211ba8 <__divdf3+0x750>
802118ac:	90c7c83a 	sub	r3,r18,r3
802118b0:	810fc83a 	sub	r7,r16,r4
802118b4:	81e5803a 	cmpltu	r18,r16,r7
802118b8:	1ca5c83a 	sub	r18,r3,r18
802118bc:	e480c126 	beq	fp,r18,80211bc4 <__divdf3+0x76c>
802118c0:	a00b883a 	mov	r5,r20
802118c4:	9009883a 	mov	r4,r18
802118c8:	d9800315 	stw	r6,12(sp)
802118cc:	d9c00215 	stw	r7,8(sp)
802118d0:	da400115 	stw	r9,4(sp)
802118d4:	0210af00 	call	80210af0 <__udivsi3>
802118d8:	a00b883a 	mov	r5,r20
802118dc:	9009883a 	mov	r4,r18
802118e0:	d8800015 	stw	r2,0(sp)
802118e4:	0210b540 	call	80210b54 <__umodsi3>
802118e8:	d9c00217 	ldw	r7,8(sp)
802118ec:	da000017 	ldw	r8,0(sp)
802118f0:	1006943a 	slli	r3,r2,16
802118f4:	3804d43a 	srli	r2,r7,16
802118f8:	ba21383a 	mul	r16,r23,r8
802118fc:	d9800317 	ldw	r6,12(sp)
80211900:	10c4b03a 	or	r2,r2,r3
80211904:	da400117 	ldw	r9,4(sp)
80211908:	1400062e 	bgeu	r2,r16,80211924 <__divdf3+0x4cc>
8021190c:	1705883a 	add	r2,r2,fp
80211910:	40ffffc4 	addi	r3,r8,-1
80211914:	1700ad36 	bltu	r2,fp,80211bcc <__divdf3+0x774>
80211918:	1400ac2e 	bgeu	r2,r16,80211bcc <__divdf3+0x774>
8021191c:	423fff84 	addi	r8,r8,-2
80211920:	1705883a 	add	r2,r2,fp
80211924:	1421c83a 	sub	r16,r2,r16
80211928:	a00b883a 	mov	r5,r20
8021192c:	8009883a 	mov	r4,r16
80211930:	d9800315 	stw	r6,12(sp)
80211934:	d9c00215 	stw	r7,8(sp)
80211938:	da000015 	stw	r8,0(sp)
8021193c:	da400115 	stw	r9,4(sp)
80211940:	0210af00 	call	80210af0 <__udivsi3>
80211944:	8009883a 	mov	r4,r16
80211948:	a00b883a 	mov	r5,r20
8021194c:	1025883a 	mov	r18,r2
80211950:	0210b540 	call	80210b54 <__umodsi3>
80211954:	d9c00217 	ldw	r7,8(sp)
80211958:	1004943a 	slli	r2,r2,16
8021195c:	bcaf383a 	mul	r23,r23,r18
80211960:	393fffcc 	andi	r4,r7,65535
80211964:	2088b03a 	or	r4,r4,r2
80211968:	d9800317 	ldw	r6,12(sp)
8021196c:	da000017 	ldw	r8,0(sp)
80211970:	da400117 	ldw	r9,4(sp)
80211974:	25c0062e 	bgeu	r4,r23,80211990 <__divdf3+0x538>
80211978:	2709883a 	add	r4,r4,fp
8021197c:	90bfffc4 	addi	r2,r18,-1
80211980:	27009436 	bltu	r4,fp,80211bd4 <__divdf3+0x77c>
80211984:	25c0932e 	bgeu	r4,r23,80211bd4 <__divdf3+0x77c>
80211988:	94bfff84 	addi	r18,r18,-2
8021198c:	2709883a 	add	r4,r4,fp
80211990:	4004943a 	slli	r2,r8,16
80211994:	25efc83a 	sub	r23,r4,r23
80211998:	1490b03a 	or	r8,r2,r18
8021199c:	4008d43a 	srli	r4,r8,16
802119a0:	40ffffcc 	andi	r3,r8,65535
802119a4:	30c5383a 	mul	r2,r6,r3
802119a8:	1a47383a 	mul	r3,r3,r9
802119ac:	310d383a 	mul	r6,r6,r4
802119b0:	100ad43a 	srli	r5,r2,16
802119b4:	4913383a 	mul	r9,r9,r4
802119b8:	1987883a 	add	r3,r3,r6
802119bc:	28c7883a 	add	r3,r5,r3
802119c0:	1980022e 	bgeu	r3,r6,802119cc <__divdf3+0x574>
802119c4:	01000074 	movhi	r4,1
802119c8:	4913883a 	add	r9,r9,r4
802119cc:	1808d43a 	srli	r4,r3,16
802119d0:	1806943a 	slli	r3,r3,16
802119d4:	10bfffcc 	andi	r2,r2,65535
802119d8:	2253883a 	add	r9,r4,r9
802119dc:	1887883a 	add	r3,r3,r2
802119e0:	ba403836 	bltu	r23,r9,80211ac4 <__divdf3+0x66c>
802119e4:	ba403626 	beq	r23,r9,80211ac0 <__divdf3+0x668>
802119e8:	42000054 	ori	r8,r8,1
802119ec:	a880ffc4 	addi	r2,r21,1023
802119f0:	00bf570e 	bge	zero,r2,80211750 <__reset+0xfa1f1750>
802119f4:	40c001cc 	andi	r3,r8,7
802119f8:	18000726 	beq	r3,zero,80211a18 <__divdf3+0x5c0>
802119fc:	40c003cc 	andi	r3,r8,15
80211a00:	01000104 	movi	r4,4
80211a04:	19000426 	beq	r3,r4,80211a18 <__divdf3+0x5c0>
80211a08:	4107883a 	add	r3,r8,r4
80211a0c:	1a11803a 	cmpltu	r8,r3,r8
80211a10:	8a23883a 	add	r17,r17,r8
80211a14:	1811883a 	mov	r8,r3
80211a18:	88c0402c 	andhi	r3,r17,256
80211a1c:	18000426 	beq	r3,zero,80211a30 <__divdf3+0x5d8>
80211a20:	00ffc034 	movhi	r3,65280
80211a24:	18ffffc4 	addi	r3,r3,-1
80211a28:	a8810004 	addi	r2,r21,1024
80211a2c:	88e2703a 	and	r17,r17,r3
80211a30:	00c1ff84 	movi	r3,2046
80211a34:	18bee316 	blt	r3,r2,802115c4 <__reset+0xfa1f15c4>
80211a38:	8824977a 	slli	r18,r17,29
80211a3c:	4010d0fa 	srli	r8,r8,3
80211a40:	8822927a 	slli	r17,r17,9
80211a44:	1081ffcc 	andi	r2,r2,2047
80211a48:	9224b03a 	or	r18,r18,r8
80211a4c:	880ad33a 	srli	r5,r17,12
80211a50:	98c0004c 	andi	r3,r19,1
80211a54:	003edf06 	br	802115d4 <__reset+0xfa1f15d4>
80211a58:	8080022c 	andhi	r2,r16,8
80211a5c:	10001226 	beq	r2,zero,80211aa8 <__divdf3+0x650>
80211a60:	8880022c 	andhi	r2,r17,8
80211a64:	1000101e 	bne	r2,zero,80211aa8 <__divdf3+0x650>
80211a68:	00800434 	movhi	r2,16
80211a6c:	89400234 	orhi	r5,r17,8
80211a70:	10bfffc4 	addi	r2,r2,-1
80211a74:	b007883a 	mov	r3,r22
80211a78:	288a703a 	and	r5,r5,r2
80211a7c:	4025883a 	mov	r18,r8
80211a80:	003f3106 	br	80211748 <__reset+0xfa1f1748>
80211a84:	008000c4 	movi	r2,3
80211a88:	3880a626 	beq	r7,r2,80211d24 <__divdf3+0x8cc>
80211a8c:	00800044 	movi	r2,1
80211a90:	3880521e 	bne	r7,r2,80211bdc <__divdf3+0x784>
80211a94:	b807883a 	mov	r3,r23
80211a98:	0005883a 	mov	r2,zero
80211a9c:	000b883a 	mov	r5,zero
80211aa0:	0025883a 	mov	r18,zero
80211aa4:	003ecb06 	br	802115d4 <__reset+0xfa1f15d4>
80211aa8:	00800434 	movhi	r2,16
80211aac:	81400234 	orhi	r5,r16,8
80211ab0:	10bfffc4 	addi	r2,r2,-1
80211ab4:	a007883a 	mov	r3,r20
80211ab8:	288a703a 	and	r5,r5,r2
80211abc:	003f2206 	br	80211748 <__reset+0xfa1f1748>
80211ac0:	183fca26 	beq	r3,zero,802119ec <__reset+0xfa1f19ec>
80211ac4:	e5ef883a 	add	r23,fp,r23
80211ac8:	40bfffc4 	addi	r2,r8,-1
80211acc:	bf00392e 	bgeu	r23,fp,80211bb4 <__divdf3+0x75c>
80211ad0:	1011883a 	mov	r8,r2
80211ad4:	ba7fc41e 	bne	r23,r9,802119e8 <__reset+0xfa1f19e8>
80211ad8:	b0ffc31e 	bne	r22,r3,802119e8 <__reset+0xfa1f19e8>
80211adc:	003fc306 	br	802119ec <__reset+0xfa1f19ec>
80211ae0:	143ff604 	addi	r16,r2,-40
80211ae4:	9c20983a 	sll	r16,r19,r16
80211ae8:	0025883a 	mov	r18,zero
80211aec:	003ee206 	br	80211678 <__reset+0xfa1f1678>
80211af0:	d9800315 	stw	r6,12(sp)
80211af4:	d9c00215 	stw	r7,8(sp)
80211af8:	02131b00 	call	802131b0 <__clzsi2>
80211afc:	10800804 	addi	r2,r2,32
80211b00:	d9c00217 	ldw	r7,8(sp)
80211b04:	d9800317 	ldw	r6,12(sp)
80211b08:	003ed106 	br	80211650 <__reset+0xfa1f1650>
80211b0c:	147ff604 	addi	r17,r2,-40
80211b10:	3462983a 	sll	r17,r6,r17
80211b14:	0011883a 	mov	r8,zero
80211b18:	003ef506 	br	802116f0 <__reset+0xfa1f16f0>
80211b1c:	3009883a 	mov	r4,r6
80211b20:	d9800315 	stw	r6,12(sp)
80211b24:	da400115 	stw	r9,4(sp)
80211b28:	02131b00 	call	802131b0 <__clzsi2>
80211b2c:	10800804 	addi	r2,r2,32
80211b30:	da400117 	ldw	r9,4(sp)
80211b34:	d9800317 	ldw	r6,12(sp)
80211b38:	003ee306 	br	802116c8 <__reset+0xfa1f16c8>
80211b3c:	85a1883a 	add	r16,r16,r22
80211b40:	8585803a 	cmpltu	r2,r16,r22
80211b44:	1705883a 	add	r2,r2,fp
80211b48:	14a5883a 	add	r18,r2,r18
80211b4c:	88bfffc4 	addi	r2,r17,-1
80211b50:	e4800c2e 	bgeu	fp,r18,80211b84 <__divdf3+0x72c>
80211b54:	90c03e36 	bltu	r18,r3,80211c50 <__divdf3+0x7f8>
80211b58:	1c806926 	beq	r3,r18,80211d00 <__divdf3+0x8a8>
80211b5c:	90c7c83a 	sub	r3,r18,r3
80211b60:	1023883a 	mov	r17,r2
80211b64:	003f5206 	br	802118b0 <__reset+0xfa1f18b0>
80211b68:	923f0436 	bltu	r18,r8,8021177c <__reset+0xfa1f177c>
80211b6c:	800897fa 	slli	r4,r16,31
80211b70:	9004d07a 	srli	r2,r18,1
80211b74:	8006d07a 	srli	r3,r16,1
80211b78:	902097fa 	slli	r16,r18,31
80211b7c:	20a4b03a 	or	r18,r4,r2
80211b80:	003f0106 	br	80211788 <__reset+0xfa1f1788>
80211b84:	e4bff51e 	bne	fp,r18,80211b5c <__reset+0xfa1f1b5c>
80211b88:	85bff22e 	bgeu	r16,r22,80211b54 <__reset+0xfa1f1b54>
80211b8c:	e0c7c83a 	sub	r3,fp,r3
80211b90:	1023883a 	mov	r17,r2
80211b94:	003f4606 	br	802118b0 <__reset+0xfa1f18b0>
80211b98:	100f883a 	mov	r7,r2
80211b9c:	003f2b06 	br	8021184c <__reset+0xfa1f184c>
80211ba0:	180d883a 	mov	r6,r3
80211ba4:	003f1306 	br	802117f4 <__reset+0xfa1f17f4>
80211ba8:	813fe436 	bltu	r16,r4,80211b3c <__reset+0xfa1f1b3c>
80211bac:	0007883a 	mov	r3,zero
80211bb0:	003f3f06 	br	802118b0 <__reset+0xfa1f18b0>
80211bb4:	ba402c36 	bltu	r23,r9,80211c68 <__divdf3+0x810>
80211bb8:	4dc05426 	beq	r9,r23,80211d0c <__divdf3+0x8b4>
80211bbc:	1011883a 	mov	r8,r2
80211bc0:	003f8906 	br	802119e8 <__reset+0xfa1f19e8>
80211bc4:	023fffc4 	movi	r8,-1
80211bc8:	003f8806 	br	802119ec <__reset+0xfa1f19ec>
80211bcc:	1811883a 	mov	r8,r3
80211bd0:	003f5406 	br	80211924 <__reset+0xfa1f1924>
80211bd4:	1025883a 	mov	r18,r2
80211bd8:	003f6d06 	br	80211990 <__reset+0xfa1f1990>
80211bdc:	b827883a 	mov	r19,r23
80211be0:	003f8206 	br	802119ec <__reset+0xfa1f19ec>
80211be4:	010007c4 	movi	r4,31
80211be8:	20c02616 	blt	r4,r3,80211c84 <__divdf3+0x82c>
80211bec:	00800804 	movi	r2,32
80211bf0:	10c5c83a 	sub	r2,r2,r3
80211bf4:	888a983a 	sll	r5,r17,r2
80211bf8:	40c8d83a 	srl	r4,r8,r3
80211bfc:	4084983a 	sll	r2,r8,r2
80211c00:	88e2d83a 	srl	r17,r17,r3
80211c04:	2906b03a 	or	r3,r5,r4
80211c08:	1004c03a 	cmpne	r2,r2,zero
80211c0c:	1886b03a 	or	r3,r3,r2
80211c10:	188001cc 	andi	r2,r3,7
80211c14:	10000726 	beq	r2,zero,80211c34 <__divdf3+0x7dc>
80211c18:	188003cc 	andi	r2,r3,15
80211c1c:	01000104 	movi	r4,4
80211c20:	11000426 	beq	r2,r4,80211c34 <__divdf3+0x7dc>
80211c24:	1805883a 	mov	r2,r3
80211c28:	10c00104 	addi	r3,r2,4
80211c2c:	1885803a 	cmpltu	r2,r3,r2
80211c30:	88a3883a 	add	r17,r17,r2
80211c34:	8880202c 	andhi	r2,r17,128
80211c38:	10002726 	beq	r2,zero,80211cd8 <__divdf3+0x880>
80211c3c:	98c0004c 	andi	r3,r19,1
80211c40:	00800044 	movi	r2,1
80211c44:	000b883a 	mov	r5,zero
80211c48:	0025883a 	mov	r18,zero
80211c4c:	003e6106 	br	802115d4 <__reset+0xfa1f15d4>
80211c50:	85a1883a 	add	r16,r16,r22
80211c54:	8585803a 	cmpltu	r2,r16,r22
80211c58:	1705883a 	add	r2,r2,fp
80211c5c:	14a5883a 	add	r18,r2,r18
80211c60:	8c7fff84 	addi	r17,r17,-2
80211c64:	003f1106 	br	802118ac <__reset+0xfa1f18ac>
80211c68:	b589883a 	add	r4,r22,r22
80211c6c:	25ad803a 	cmpltu	r22,r4,r22
80211c70:	b739883a 	add	fp,r22,fp
80211c74:	40bfff84 	addi	r2,r8,-2
80211c78:	bf2f883a 	add	r23,r23,fp
80211c7c:	202d883a 	mov	r22,r4
80211c80:	003f9306 	br	80211ad0 <__reset+0xfa1f1ad0>
80211c84:	013ff844 	movi	r4,-31
80211c88:	2085c83a 	sub	r2,r4,r2
80211c8c:	8888d83a 	srl	r4,r17,r2
80211c90:	00800804 	movi	r2,32
80211c94:	18802126 	beq	r3,r2,80211d1c <__divdf3+0x8c4>
80211c98:	00801004 	movi	r2,64
80211c9c:	10c5c83a 	sub	r2,r2,r3
80211ca0:	8884983a 	sll	r2,r17,r2
80211ca4:	1204b03a 	or	r2,r2,r8
80211ca8:	1004c03a 	cmpne	r2,r2,zero
80211cac:	2084b03a 	or	r2,r4,r2
80211cb0:	144001cc 	andi	r17,r2,7
80211cb4:	88000d1e 	bne	r17,zero,80211cec <__divdf3+0x894>
80211cb8:	000b883a 	mov	r5,zero
80211cbc:	1024d0fa 	srli	r18,r2,3
80211cc0:	98c0004c 	andi	r3,r19,1
80211cc4:	0005883a 	mov	r2,zero
80211cc8:	9464b03a 	or	r18,r18,r17
80211ccc:	003e4106 	br	802115d4 <__reset+0xfa1f15d4>
80211cd0:	1007883a 	mov	r3,r2
80211cd4:	0023883a 	mov	r17,zero
80211cd8:	880a927a 	slli	r5,r17,9
80211cdc:	1805883a 	mov	r2,r3
80211ce0:	8822977a 	slli	r17,r17,29
80211ce4:	280ad33a 	srli	r5,r5,12
80211ce8:	003ff406 	br	80211cbc <__reset+0xfa1f1cbc>
80211cec:	10c003cc 	andi	r3,r2,15
80211cf0:	01000104 	movi	r4,4
80211cf4:	193ff626 	beq	r3,r4,80211cd0 <__reset+0xfa1f1cd0>
80211cf8:	0023883a 	mov	r17,zero
80211cfc:	003fca06 	br	80211c28 <__reset+0xfa1f1c28>
80211d00:	813fd336 	bltu	r16,r4,80211c50 <__reset+0xfa1f1c50>
80211d04:	1023883a 	mov	r17,r2
80211d08:	003fa806 	br	80211bac <__reset+0xfa1f1bac>
80211d0c:	b0ffd636 	bltu	r22,r3,80211c68 <__reset+0xfa1f1c68>
80211d10:	1011883a 	mov	r8,r2
80211d14:	b0ff341e 	bne	r22,r3,802119e8 <__reset+0xfa1f19e8>
80211d18:	003f3406 	br	802119ec <__reset+0xfa1f19ec>
80211d1c:	0005883a 	mov	r2,zero
80211d20:	003fe006 	br	80211ca4 <__reset+0xfa1f1ca4>
80211d24:	00800434 	movhi	r2,16
80211d28:	89400234 	orhi	r5,r17,8
80211d2c:	10bfffc4 	addi	r2,r2,-1
80211d30:	b807883a 	mov	r3,r23
80211d34:	288a703a 	and	r5,r5,r2
80211d38:	4025883a 	mov	r18,r8
80211d3c:	003e8206 	br	80211748 <__reset+0xfa1f1748>

80211d40 <__eqdf2>:
80211d40:	2804d53a 	srli	r2,r5,20
80211d44:	3806d53a 	srli	r3,r7,20
80211d48:	02000434 	movhi	r8,16
80211d4c:	423fffc4 	addi	r8,r8,-1
80211d50:	1081ffcc 	andi	r2,r2,2047
80211d54:	0281ffc4 	movi	r10,2047
80211d58:	2a12703a 	and	r9,r5,r8
80211d5c:	18c1ffcc 	andi	r3,r3,2047
80211d60:	3a10703a 	and	r8,r7,r8
80211d64:	280ad7fa 	srli	r5,r5,31
80211d68:	380ed7fa 	srli	r7,r7,31
80211d6c:	12801026 	beq	r2,r10,80211db0 <__eqdf2+0x70>
80211d70:	0281ffc4 	movi	r10,2047
80211d74:	1a800a26 	beq	r3,r10,80211da0 <__eqdf2+0x60>
80211d78:	10c00226 	beq	r2,r3,80211d84 <__eqdf2+0x44>
80211d7c:	00800044 	movi	r2,1
80211d80:	f800283a 	ret
80211d84:	4a3ffd1e 	bne	r9,r8,80211d7c <__reset+0xfa1f1d7c>
80211d88:	21bffc1e 	bne	r4,r6,80211d7c <__reset+0xfa1f1d7c>
80211d8c:	29c00c26 	beq	r5,r7,80211dc0 <__eqdf2+0x80>
80211d90:	103ffa1e 	bne	r2,zero,80211d7c <__reset+0xfa1f1d7c>
80211d94:	2244b03a 	or	r2,r4,r9
80211d98:	1004c03a 	cmpne	r2,r2,zero
80211d9c:	f800283a 	ret
80211da0:	3214b03a 	or	r10,r6,r8
80211da4:	503ff426 	beq	r10,zero,80211d78 <__reset+0xfa1f1d78>
80211da8:	00800044 	movi	r2,1
80211dac:	f800283a 	ret
80211db0:	2254b03a 	or	r10,r4,r9
80211db4:	503fee26 	beq	r10,zero,80211d70 <__reset+0xfa1f1d70>
80211db8:	00800044 	movi	r2,1
80211dbc:	f800283a 	ret
80211dc0:	0005883a 	mov	r2,zero
80211dc4:	f800283a 	ret

80211dc8 <__gedf2>:
80211dc8:	2804d53a 	srli	r2,r5,20
80211dcc:	3806d53a 	srli	r3,r7,20
80211dd0:	02000434 	movhi	r8,16
80211dd4:	423fffc4 	addi	r8,r8,-1
80211dd8:	1081ffcc 	andi	r2,r2,2047
80211ddc:	0241ffc4 	movi	r9,2047
80211de0:	2a14703a 	and	r10,r5,r8
80211de4:	18c1ffcc 	andi	r3,r3,2047
80211de8:	3a10703a 	and	r8,r7,r8
80211dec:	280ad7fa 	srli	r5,r5,31
80211df0:	380ed7fa 	srli	r7,r7,31
80211df4:	12401d26 	beq	r2,r9,80211e6c <__gedf2+0xa4>
80211df8:	0241ffc4 	movi	r9,2047
80211dfc:	1a401226 	beq	r3,r9,80211e48 <__gedf2+0x80>
80211e00:	1000081e 	bne	r2,zero,80211e24 <__gedf2+0x5c>
80211e04:	2296b03a 	or	r11,r4,r10
80211e08:	5813003a 	cmpeq	r9,r11,zero
80211e0c:	1800091e 	bne	r3,zero,80211e34 <__gedf2+0x6c>
80211e10:	3218b03a 	or	r12,r6,r8
80211e14:	6000071e 	bne	r12,zero,80211e34 <__gedf2+0x6c>
80211e18:	0005883a 	mov	r2,zero
80211e1c:	5800101e 	bne	r11,zero,80211e60 <__gedf2+0x98>
80211e20:	f800283a 	ret
80211e24:	18000c1e 	bne	r3,zero,80211e58 <__gedf2+0x90>
80211e28:	3212b03a 	or	r9,r6,r8
80211e2c:	48000c26 	beq	r9,zero,80211e60 <__gedf2+0x98>
80211e30:	0013883a 	mov	r9,zero
80211e34:	39c03fcc 	andi	r7,r7,255
80211e38:	48000826 	beq	r9,zero,80211e5c <__gedf2+0x94>
80211e3c:	38000926 	beq	r7,zero,80211e64 <__gedf2+0x9c>
80211e40:	00800044 	movi	r2,1
80211e44:	f800283a 	ret
80211e48:	3212b03a 	or	r9,r6,r8
80211e4c:	483fec26 	beq	r9,zero,80211e00 <__reset+0xfa1f1e00>
80211e50:	00bfff84 	movi	r2,-2
80211e54:	f800283a 	ret
80211e58:	39c03fcc 	andi	r7,r7,255
80211e5c:	29c00626 	beq	r5,r7,80211e78 <__gedf2+0xb0>
80211e60:	283ff726 	beq	r5,zero,80211e40 <__reset+0xfa1f1e40>
80211e64:	00bfffc4 	movi	r2,-1
80211e68:	f800283a 	ret
80211e6c:	2292b03a 	or	r9,r4,r10
80211e70:	483fe126 	beq	r9,zero,80211df8 <__reset+0xfa1f1df8>
80211e74:	003ff606 	br	80211e50 <__reset+0xfa1f1e50>
80211e78:	18bff916 	blt	r3,r2,80211e60 <__reset+0xfa1f1e60>
80211e7c:	10c00316 	blt	r2,r3,80211e8c <__gedf2+0xc4>
80211e80:	42bff736 	bltu	r8,r10,80211e60 <__reset+0xfa1f1e60>
80211e84:	52000326 	beq	r10,r8,80211e94 <__gedf2+0xcc>
80211e88:	5200042e 	bgeu	r10,r8,80211e9c <__gedf2+0xd4>
80211e8c:	283fec1e 	bne	r5,zero,80211e40 <__reset+0xfa1f1e40>
80211e90:	003ff406 	br	80211e64 <__reset+0xfa1f1e64>
80211e94:	313ff236 	bltu	r6,r4,80211e60 <__reset+0xfa1f1e60>
80211e98:	21bffc36 	bltu	r4,r6,80211e8c <__reset+0xfa1f1e8c>
80211e9c:	0005883a 	mov	r2,zero
80211ea0:	f800283a 	ret

80211ea4 <__ledf2>:
80211ea4:	2804d53a 	srli	r2,r5,20
80211ea8:	3810d53a 	srli	r8,r7,20
80211eac:	00c00434 	movhi	r3,16
80211eb0:	18ffffc4 	addi	r3,r3,-1
80211eb4:	1081ffcc 	andi	r2,r2,2047
80211eb8:	0241ffc4 	movi	r9,2047
80211ebc:	28d4703a 	and	r10,r5,r3
80211ec0:	4201ffcc 	andi	r8,r8,2047
80211ec4:	38c6703a 	and	r3,r7,r3
80211ec8:	280ad7fa 	srli	r5,r5,31
80211ecc:	380ed7fa 	srli	r7,r7,31
80211ed0:	12401f26 	beq	r2,r9,80211f50 <__ledf2+0xac>
80211ed4:	0241ffc4 	movi	r9,2047
80211ed8:	42401426 	beq	r8,r9,80211f2c <__ledf2+0x88>
80211edc:	1000091e 	bne	r2,zero,80211f04 <__ledf2+0x60>
80211ee0:	2296b03a 	or	r11,r4,r10
80211ee4:	5813003a 	cmpeq	r9,r11,zero
80211ee8:	29403fcc 	andi	r5,r5,255
80211eec:	40000a1e 	bne	r8,zero,80211f18 <__ledf2+0x74>
80211ef0:	30d8b03a 	or	r12,r6,r3
80211ef4:	6000081e 	bne	r12,zero,80211f18 <__ledf2+0x74>
80211ef8:	0005883a 	mov	r2,zero
80211efc:	5800111e 	bne	r11,zero,80211f44 <__ledf2+0xa0>
80211f00:	f800283a 	ret
80211f04:	29403fcc 	andi	r5,r5,255
80211f08:	40000c1e 	bne	r8,zero,80211f3c <__ledf2+0x98>
80211f0c:	30d2b03a 	or	r9,r6,r3
80211f10:	48000c26 	beq	r9,zero,80211f44 <__ledf2+0xa0>
80211f14:	0013883a 	mov	r9,zero
80211f18:	39c03fcc 	andi	r7,r7,255
80211f1c:	48000826 	beq	r9,zero,80211f40 <__ledf2+0x9c>
80211f20:	38001126 	beq	r7,zero,80211f68 <__ledf2+0xc4>
80211f24:	00800044 	movi	r2,1
80211f28:	f800283a 	ret
80211f2c:	30d2b03a 	or	r9,r6,r3
80211f30:	483fea26 	beq	r9,zero,80211edc <__reset+0xfa1f1edc>
80211f34:	00800084 	movi	r2,2
80211f38:	f800283a 	ret
80211f3c:	39c03fcc 	andi	r7,r7,255
80211f40:	39400726 	beq	r7,r5,80211f60 <__ledf2+0xbc>
80211f44:	2800081e 	bne	r5,zero,80211f68 <__ledf2+0xc4>
80211f48:	00800044 	movi	r2,1
80211f4c:	f800283a 	ret
80211f50:	2292b03a 	or	r9,r4,r10
80211f54:	483fdf26 	beq	r9,zero,80211ed4 <__reset+0xfa1f1ed4>
80211f58:	00800084 	movi	r2,2
80211f5c:	f800283a 	ret
80211f60:	4080030e 	bge	r8,r2,80211f70 <__ledf2+0xcc>
80211f64:	383fef26 	beq	r7,zero,80211f24 <__reset+0xfa1f1f24>
80211f68:	00bfffc4 	movi	r2,-1
80211f6c:	f800283a 	ret
80211f70:	123feb16 	blt	r2,r8,80211f20 <__reset+0xfa1f1f20>
80211f74:	1abff336 	bltu	r3,r10,80211f44 <__reset+0xfa1f1f44>
80211f78:	50c00326 	beq	r10,r3,80211f88 <__ledf2+0xe4>
80211f7c:	50c0042e 	bgeu	r10,r3,80211f90 <__ledf2+0xec>
80211f80:	283fe81e 	bne	r5,zero,80211f24 <__reset+0xfa1f1f24>
80211f84:	003ff806 	br	80211f68 <__reset+0xfa1f1f68>
80211f88:	313fee36 	bltu	r6,r4,80211f44 <__reset+0xfa1f1f44>
80211f8c:	21bffc36 	bltu	r4,r6,80211f80 <__reset+0xfa1f1f80>
80211f90:	0005883a 	mov	r2,zero
80211f94:	f800283a 	ret

80211f98 <__muldf3>:
80211f98:	defff304 	addi	sp,sp,-52
80211f9c:	2804d53a 	srli	r2,r5,20
80211fa0:	dd800915 	stw	r22,36(sp)
80211fa4:	282cd7fa 	srli	r22,r5,31
80211fa8:	dc000315 	stw	r16,12(sp)
80211fac:	04000434 	movhi	r16,16
80211fb0:	dd400815 	stw	r21,32(sp)
80211fb4:	dc800515 	stw	r18,20(sp)
80211fb8:	843fffc4 	addi	r16,r16,-1
80211fbc:	dfc00c15 	stw	ra,48(sp)
80211fc0:	df000b15 	stw	fp,44(sp)
80211fc4:	ddc00a15 	stw	r23,40(sp)
80211fc8:	dd000715 	stw	r20,28(sp)
80211fcc:	dcc00615 	stw	r19,24(sp)
80211fd0:	dc400415 	stw	r17,16(sp)
80211fd4:	1481ffcc 	andi	r18,r2,2047
80211fd8:	2c20703a 	and	r16,r5,r16
80211fdc:	b02b883a 	mov	r21,r22
80211fe0:	b2403fcc 	andi	r9,r22,255
80211fe4:	90006026 	beq	r18,zero,80212168 <__muldf3+0x1d0>
80211fe8:	0081ffc4 	movi	r2,2047
80211fec:	2029883a 	mov	r20,r4
80211ff0:	90803626 	beq	r18,r2,802120cc <__muldf3+0x134>
80211ff4:	80800434 	orhi	r2,r16,16
80211ff8:	100490fa 	slli	r2,r2,3
80211ffc:	2020d77a 	srli	r16,r4,29
80212000:	202890fa 	slli	r20,r4,3
80212004:	94bf0044 	addi	r18,r18,-1023
80212008:	80a0b03a 	or	r16,r16,r2
8021200c:	0027883a 	mov	r19,zero
80212010:	0039883a 	mov	fp,zero
80212014:	3804d53a 	srli	r2,r7,20
80212018:	382ed7fa 	srli	r23,r7,31
8021201c:	04400434 	movhi	r17,16
80212020:	8c7fffc4 	addi	r17,r17,-1
80212024:	1081ffcc 	andi	r2,r2,2047
80212028:	3011883a 	mov	r8,r6
8021202c:	3c62703a 	and	r17,r7,r17
80212030:	ba803fcc 	andi	r10,r23,255
80212034:	10006d26 	beq	r2,zero,802121ec <__muldf3+0x254>
80212038:	00c1ffc4 	movi	r3,2047
8021203c:	10c06526 	beq	r2,r3,802121d4 <__muldf3+0x23c>
80212040:	88c00434 	orhi	r3,r17,16
80212044:	180690fa 	slli	r3,r3,3
80212048:	3022d77a 	srli	r17,r6,29
8021204c:	301090fa 	slli	r8,r6,3
80212050:	10bf0044 	addi	r2,r2,-1023
80212054:	88e2b03a 	or	r17,r17,r3
80212058:	000b883a 	mov	r5,zero
8021205c:	9085883a 	add	r2,r18,r2
80212060:	2cc8b03a 	or	r4,r5,r19
80212064:	00c003c4 	movi	r3,15
80212068:	bdacf03a 	xor	r22,r23,r22
8021206c:	12c00044 	addi	r11,r2,1
80212070:	19009936 	bltu	r3,r4,802122d8 <__muldf3+0x340>
80212074:	200890ba 	slli	r4,r4,2
80212078:	00e00874 	movhi	r3,32801
8021207c:	18c82304 	addi	r3,r3,8332
80212080:	20c9883a 	add	r4,r4,r3
80212084:	20c00017 	ldw	r3,0(r4)
80212088:	1800683a 	jmp	r3
8021208c:	802122d8 	cmpnei	zero,r16,-31605
80212090:	802120ec 	andhi	zero,r16,33923
80212094:	802120ec 	andhi	zero,r16,33923
80212098:	802120e8 	cmpgeui	zero,r16,33923
8021209c:	802122b4 	orhi	zero,r16,33930
802120a0:	802122b4 	orhi	zero,r16,33930
802120a4:	8021229c 	xori	zero,r16,33930
802120a8:	802120e8 	cmpgeui	zero,r16,33923
802120ac:	802122b4 	orhi	zero,r16,33930
802120b0:	8021229c 	xori	zero,r16,33930
802120b4:	802122b4 	orhi	zero,r16,33930
802120b8:	802120e8 	cmpgeui	zero,r16,33923
802120bc:	802122c4 	addi	zero,r16,-31605
802120c0:	802122c4 	addi	zero,r16,-31605
802120c4:	802122c4 	addi	zero,r16,-31605
802120c8:	802124e0 	cmpeqi	zero,r16,-31597
802120cc:	2404b03a 	or	r2,r4,r16
802120d0:	10006f1e 	bne	r2,zero,80212290 <__muldf3+0x2f8>
802120d4:	04c00204 	movi	r19,8
802120d8:	0021883a 	mov	r16,zero
802120dc:	0029883a 	mov	r20,zero
802120e0:	07000084 	movi	fp,2
802120e4:	003fcb06 	br	80212014 <__reset+0xfa1f2014>
802120e8:	502d883a 	mov	r22,r10
802120ec:	00800084 	movi	r2,2
802120f0:	28805726 	beq	r5,r2,80212250 <__muldf3+0x2b8>
802120f4:	008000c4 	movi	r2,3
802120f8:	28816626 	beq	r5,r2,80212694 <__muldf3+0x6fc>
802120fc:	00800044 	movi	r2,1
80212100:	2881411e 	bne	r5,r2,80212608 <__muldf3+0x670>
80212104:	b02b883a 	mov	r21,r22
80212108:	0005883a 	mov	r2,zero
8021210c:	000b883a 	mov	r5,zero
80212110:	0029883a 	mov	r20,zero
80212114:	1004953a 	slli	r2,r2,20
80212118:	a8c03fcc 	andi	r3,r21,255
8021211c:	04400434 	movhi	r17,16
80212120:	8c7fffc4 	addi	r17,r17,-1
80212124:	180697fa 	slli	r3,r3,31
80212128:	2c4a703a 	and	r5,r5,r17
8021212c:	288ab03a 	or	r5,r5,r2
80212130:	28c6b03a 	or	r3,r5,r3
80212134:	a005883a 	mov	r2,r20
80212138:	dfc00c17 	ldw	ra,48(sp)
8021213c:	df000b17 	ldw	fp,44(sp)
80212140:	ddc00a17 	ldw	r23,40(sp)
80212144:	dd800917 	ldw	r22,36(sp)
80212148:	dd400817 	ldw	r21,32(sp)
8021214c:	dd000717 	ldw	r20,28(sp)
80212150:	dcc00617 	ldw	r19,24(sp)
80212154:	dc800517 	ldw	r18,20(sp)
80212158:	dc400417 	ldw	r17,16(sp)
8021215c:	dc000317 	ldw	r16,12(sp)
80212160:	dec00d04 	addi	sp,sp,52
80212164:	f800283a 	ret
80212168:	2404b03a 	or	r2,r4,r16
8021216c:	2027883a 	mov	r19,r4
80212170:	10004226 	beq	r2,zero,8021227c <__muldf3+0x2e4>
80212174:	8000fc26 	beq	r16,zero,80212568 <__muldf3+0x5d0>
80212178:	8009883a 	mov	r4,r16
8021217c:	d9800215 	stw	r6,8(sp)
80212180:	d9c00015 	stw	r7,0(sp)
80212184:	da400115 	stw	r9,4(sp)
80212188:	02131b00 	call	802131b0 <__clzsi2>
8021218c:	d9800217 	ldw	r6,8(sp)
80212190:	d9c00017 	ldw	r7,0(sp)
80212194:	da400117 	ldw	r9,4(sp)
80212198:	113ffd44 	addi	r4,r2,-11
8021219c:	00c00704 	movi	r3,28
802121a0:	1900ed16 	blt	r3,r4,80212558 <__muldf3+0x5c0>
802121a4:	00c00744 	movi	r3,29
802121a8:	147ffe04 	addi	r17,r2,-8
802121ac:	1907c83a 	sub	r3,r3,r4
802121b0:	8460983a 	sll	r16,r16,r17
802121b4:	98c6d83a 	srl	r3,r19,r3
802121b8:	9c68983a 	sll	r20,r19,r17
802121bc:	1c20b03a 	or	r16,r3,r16
802121c0:	1080fcc4 	addi	r2,r2,1011
802121c4:	00a5c83a 	sub	r18,zero,r2
802121c8:	0027883a 	mov	r19,zero
802121cc:	0039883a 	mov	fp,zero
802121d0:	003f9006 	br	80212014 <__reset+0xfa1f2014>
802121d4:	3446b03a 	or	r3,r6,r17
802121d8:	1800261e 	bne	r3,zero,80212274 <__muldf3+0x2dc>
802121dc:	0023883a 	mov	r17,zero
802121e0:	0011883a 	mov	r8,zero
802121e4:	01400084 	movi	r5,2
802121e8:	003f9c06 	br	8021205c <__reset+0xfa1f205c>
802121ec:	3446b03a 	or	r3,r6,r17
802121f0:	18001c26 	beq	r3,zero,80212264 <__muldf3+0x2cc>
802121f4:	8800ce26 	beq	r17,zero,80212530 <__muldf3+0x598>
802121f8:	8809883a 	mov	r4,r17
802121fc:	d9800215 	stw	r6,8(sp)
80212200:	da400115 	stw	r9,4(sp)
80212204:	da800015 	stw	r10,0(sp)
80212208:	02131b00 	call	802131b0 <__clzsi2>
8021220c:	d9800217 	ldw	r6,8(sp)
80212210:	da400117 	ldw	r9,4(sp)
80212214:	da800017 	ldw	r10,0(sp)
80212218:	113ffd44 	addi	r4,r2,-11
8021221c:	00c00704 	movi	r3,28
80212220:	1900bf16 	blt	r3,r4,80212520 <__muldf3+0x588>
80212224:	00c00744 	movi	r3,29
80212228:	123ffe04 	addi	r8,r2,-8
8021222c:	1907c83a 	sub	r3,r3,r4
80212230:	8a22983a 	sll	r17,r17,r8
80212234:	30c6d83a 	srl	r3,r6,r3
80212238:	3210983a 	sll	r8,r6,r8
8021223c:	1c62b03a 	or	r17,r3,r17
80212240:	1080fcc4 	addi	r2,r2,1011
80212244:	0085c83a 	sub	r2,zero,r2
80212248:	000b883a 	mov	r5,zero
8021224c:	003f8306 	br	8021205c <__reset+0xfa1f205c>
80212250:	b02b883a 	mov	r21,r22
80212254:	0081ffc4 	movi	r2,2047
80212258:	000b883a 	mov	r5,zero
8021225c:	0029883a 	mov	r20,zero
80212260:	003fac06 	br	80212114 <__reset+0xfa1f2114>
80212264:	0023883a 	mov	r17,zero
80212268:	0011883a 	mov	r8,zero
8021226c:	01400044 	movi	r5,1
80212270:	003f7a06 	br	8021205c <__reset+0xfa1f205c>
80212274:	014000c4 	movi	r5,3
80212278:	003f7806 	br	8021205c <__reset+0xfa1f205c>
8021227c:	04c00104 	movi	r19,4
80212280:	0021883a 	mov	r16,zero
80212284:	0029883a 	mov	r20,zero
80212288:	07000044 	movi	fp,1
8021228c:	003f6106 	br	80212014 <__reset+0xfa1f2014>
80212290:	04c00304 	movi	r19,12
80212294:	070000c4 	movi	fp,3
80212298:	003f5e06 	br	80212014 <__reset+0xfa1f2014>
8021229c:	01400434 	movhi	r5,16
802122a0:	002b883a 	mov	r21,zero
802122a4:	297fffc4 	addi	r5,r5,-1
802122a8:	053fffc4 	movi	r20,-1
802122ac:	0081ffc4 	movi	r2,2047
802122b0:	003f9806 	br	80212114 <__reset+0xfa1f2114>
802122b4:	8023883a 	mov	r17,r16
802122b8:	a011883a 	mov	r8,r20
802122bc:	e00b883a 	mov	r5,fp
802122c0:	003f8a06 	br	802120ec <__reset+0xfa1f20ec>
802122c4:	8023883a 	mov	r17,r16
802122c8:	a011883a 	mov	r8,r20
802122cc:	482d883a 	mov	r22,r9
802122d0:	e00b883a 	mov	r5,fp
802122d4:	003f8506 	br	802120ec <__reset+0xfa1f20ec>
802122d8:	a00ad43a 	srli	r5,r20,16
802122dc:	401ad43a 	srli	r13,r8,16
802122e0:	a53fffcc 	andi	r20,r20,65535
802122e4:	423fffcc 	andi	r8,r8,65535
802122e8:	4519383a 	mul	r12,r8,r20
802122ec:	4147383a 	mul	r3,r8,r5
802122f0:	6d09383a 	mul	r4,r13,r20
802122f4:	600cd43a 	srli	r6,r12,16
802122f8:	2b5d383a 	mul	r14,r5,r13
802122fc:	20c9883a 	add	r4,r4,r3
80212300:	310d883a 	add	r6,r6,r4
80212304:	30c0022e 	bgeu	r6,r3,80212310 <__muldf3+0x378>
80212308:	00c00074 	movhi	r3,1
8021230c:	70dd883a 	add	r14,r14,r3
80212310:	8826d43a 	srli	r19,r17,16
80212314:	8bffffcc 	andi	r15,r17,65535
80212318:	7d23383a 	mul	r17,r15,r20
8021231c:	7949383a 	mul	r4,r15,r5
80212320:	9d29383a 	mul	r20,r19,r20
80212324:	8814d43a 	srli	r10,r17,16
80212328:	3012943a 	slli	r9,r6,16
8021232c:	a129883a 	add	r20,r20,r4
80212330:	633fffcc 	andi	r12,r12,65535
80212334:	5515883a 	add	r10,r10,r20
80212338:	3006d43a 	srli	r3,r6,16
8021233c:	4b13883a 	add	r9,r9,r12
80212340:	2ccb383a 	mul	r5,r5,r19
80212344:	5100022e 	bgeu	r10,r4,80212350 <__muldf3+0x3b8>
80212348:	01000074 	movhi	r4,1
8021234c:	290b883a 	add	r5,r5,r4
80212350:	802ad43a 	srli	r21,r16,16
80212354:	843fffcc 	andi	r16,r16,65535
80212358:	440d383a 	mul	r6,r8,r16
8021235c:	4565383a 	mul	r18,r8,r21
80212360:	8349383a 	mul	r4,r16,r13
80212364:	500e943a 	slli	r7,r10,16
80212368:	3010d43a 	srli	r8,r6,16
8021236c:	5028d43a 	srli	r20,r10,16
80212370:	2489883a 	add	r4,r4,r18
80212374:	8abfffcc 	andi	r10,r17,65535
80212378:	3a95883a 	add	r10,r7,r10
8021237c:	4119883a 	add	r12,r8,r4
80212380:	a169883a 	add	r20,r20,r5
80212384:	1a87883a 	add	r3,r3,r10
80212388:	6d5b383a 	mul	r13,r13,r21
8021238c:	6480022e 	bgeu	r12,r18,80212398 <__muldf3+0x400>
80212390:	01000074 	movhi	r4,1
80212394:	691b883a 	add	r13,r13,r4
80212398:	7c25383a 	mul	r18,r15,r16
8021239c:	7d4b383a 	mul	r5,r15,r21
802123a0:	84cf383a 	mul	r7,r16,r19
802123a4:	901ed43a 	srli	r15,r18,16
802123a8:	6008d43a 	srli	r4,r12,16
802123ac:	6010943a 	slli	r8,r12,16
802123b0:	394f883a 	add	r7,r7,r5
802123b4:	333fffcc 	andi	r12,r6,65535
802123b8:	79df883a 	add	r15,r15,r7
802123bc:	235b883a 	add	r13,r4,r13
802123c0:	9d63383a 	mul	r17,r19,r21
802123c4:	4309883a 	add	r4,r8,r12
802123c8:	7940022e 	bgeu	r15,r5,802123d4 <__muldf3+0x43c>
802123cc:	01400074 	movhi	r5,1
802123d0:	8963883a 	add	r17,r17,r5
802123d4:	780a943a 	slli	r5,r15,16
802123d8:	91bfffcc 	andi	r6,r18,65535
802123dc:	70c7883a 	add	r3,r14,r3
802123e0:	298d883a 	add	r6,r5,r6
802123e4:	1a8f803a 	cmpltu	r7,r3,r10
802123e8:	350b883a 	add	r5,r6,r20
802123ec:	20c7883a 	add	r3,r4,r3
802123f0:	3955883a 	add	r10,r7,r5
802123f4:	1909803a 	cmpltu	r4,r3,r4
802123f8:	6a91883a 	add	r8,r13,r10
802123fc:	780cd43a 	srli	r6,r15,16
80212400:	2219883a 	add	r12,r4,r8
80212404:	2d0b803a 	cmpltu	r5,r5,r20
80212408:	51cf803a 	cmpltu	r7,r10,r7
8021240c:	29ceb03a 	or	r7,r5,r7
80212410:	4351803a 	cmpltu	r8,r8,r13
80212414:	610b803a 	cmpltu	r5,r12,r4
80212418:	4148b03a 	or	r4,r8,r5
8021241c:	398f883a 	add	r7,r7,r6
80212420:	3909883a 	add	r4,r7,r4
80212424:	1810927a 	slli	r8,r3,9
80212428:	2449883a 	add	r4,r4,r17
8021242c:	2008927a 	slli	r4,r4,9
80212430:	6022d5fa 	srli	r17,r12,23
80212434:	1806d5fa 	srli	r3,r3,23
80212438:	4252b03a 	or	r9,r8,r9
8021243c:	600a927a 	slli	r5,r12,9
80212440:	4810c03a 	cmpne	r8,r9,zero
80212444:	2462b03a 	or	r17,r4,r17
80212448:	40c6b03a 	or	r3,r8,r3
8021244c:	8900402c 	andhi	r4,r17,256
80212450:	1950b03a 	or	r8,r3,r5
80212454:	20000726 	beq	r4,zero,80212474 <__muldf3+0x4dc>
80212458:	4006d07a 	srli	r3,r8,1
8021245c:	880497fa 	slli	r2,r17,31
80212460:	4200004c 	andi	r8,r8,1
80212464:	8822d07a 	srli	r17,r17,1
80212468:	1a10b03a 	or	r8,r3,r8
8021246c:	1210b03a 	or	r8,r2,r8
80212470:	5805883a 	mov	r2,r11
80212474:	1140ffc4 	addi	r5,r2,1023
80212478:	0140440e 	bge	zero,r5,8021258c <__muldf3+0x5f4>
8021247c:	40c001cc 	andi	r3,r8,7
80212480:	18000726 	beq	r3,zero,802124a0 <__muldf3+0x508>
80212484:	40c003cc 	andi	r3,r8,15
80212488:	01000104 	movi	r4,4
8021248c:	19000426 	beq	r3,r4,802124a0 <__muldf3+0x508>
80212490:	4107883a 	add	r3,r8,r4
80212494:	1a11803a 	cmpltu	r8,r3,r8
80212498:	8a23883a 	add	r17,r17,r8
8021249c:	1811883a 	mov	r8,r3
802124a0:	88c0402c 	andhi	r3,r17,256
802124a4:	18000426 	beq	r3,zero,802124b8 <__muldf3+0x520>
802124a8:	11410004 	addi	r5,r2,1024
802124ac:	00bfc034 	movhi	r2,65280
802124b0:	10bfffc4 	addi	r2,r2,-1
802124b4:	88a2703a 	and	r17,r17,r2
802124b8:	0081ff84 	movi	r2,2046
802124bc:	117f6416 	blt	r2,r5,80212250 <__reset+0xfa1f2250>
802124c0:	8828977a 	slli	r20,r17,29
802124c4:	4010d0fa 	srli	r8,r8,3
802124c8:	8822927a 	slli	r17,r17,9
802124cc:	2881ffcc 	andi	r2,r5,2047
802124d0:	a228b03a 	or	r20,r20,r8
802124d4:	880ad33a 	srli	r5,r17,12
802124d8:	b02b883a 	mov	r21,r22
802124dc:	003f0d06 	br	80212114 <__reset+0xfa1f2114>
802124e0:	8080022c 	andhi	r2,r16,8
802124e4:	10000926 	beq	r2,zero,8021250c <__muldf3+0x574>
802124e8:	8880022c 	andhi	r2,r17,8
802124ec:	1000071e 	bne	r2,zero,8021250c <__muldf3+0x574>
802124f0:	00800434 	movhi	r2,16
802124f4:	89400234 	orhi	r5,r17,8
802124f8:	10bfffc4 	addi	r2,r2,-1
802124fc:	b82b883a 	mov	r21,r23
80212500:	288a703a 	and	r5,r5,r2
80212504:	4029883a 	mov	r20,r8
80212508:	003f6806 	br	802122ac <__reset+0xfa1f22ac>
8021250c:	00800434 	movhi	r2,16
80212510:	81400234 	orhi	r5,r16,8
80212514:	10bfffc4 	addi	r2,r2,-1
80212518:	288a703a 	and	r5,r5,r2
8021251c:	003f6306 	br	802122ac <__reset+0xfa1f22ac>
80212520:	147ff604 	addi	r17,r2,-40
80212524:	3462983a 	sll	r17,r6,r17
80212528:	0011883a 	mov	r8,zero
8021252c:	003f4406 	br	80212240 <__reset+0xfa1f2240>
80212530:	3009883a 	mov	r4,r6
80212534:	d9800215 	stw	r6,8(sp)
80212538:	da400115 	stw	r9,4(sp)
8021253c:	da800015 	stw	r10,0(sp)
80212540:	02131b00 	call	802131b0 <__clzsi2>
80212544:	10800804 	addi	r2,r2,32
80212548:	da800017 	ldw	r10,0(sp)
8021254c:	da400117 	ldw	r9,4(sp)
80212550:	d9800217 	ldw	r6,8(sp)
80212554:	003f3006 	br	80212218 <__reset+0xfa1f2218>
80212558:	143ff604 	addi	r16,r2,-40
8021255c:	9c20983a 	sll	r16,r19,r16
80212560:	0029883a 	mov	r20,zero
80212564:	003f1606 	br	802121c0 <__reset+0xfa1f21c0>
80212568:	d9800215 	stw	r6,8(sp)
8021256c:	d9c00015 	stw	r7,0(sp)
80212570:	da400115 	stw	r9,4(sp)
80212574:	02131b00 	call	802131b0 <__clzsi2>
80212578:	10800804 	addi	r2,r2,32
8021257c:	da400117 	ldw	r9,4(sp)
80212580:	d9c00017 	ldw	r7,0(sp)
80212584:	d9800217 	ldw	r6,8(sp)
80212588:	003f0306 	br	80212198 <__reset+0xfa1f2198>
8021258c:	00c00044 	movi	r3,1
80212590:	1947c83a 	sub	r3,r3,r5
80212594:	00800e04 	movi	r2,56
80212598:	10feda16 	blt	r2,r3,80212104 <__reset+0xfa1f2104>
8021259c:	008007c4 	movi	r2,31
802125a0:	10c01b16 	blt	r2,r3,80212610 <__muldf3+0x678>
802125a4:	00800804 	movi	r2,32
802125a8:	10c5c83a 	sub	r2,r2,r3
802125ac:	888a983a 	sll	r5,r17,r2
802125b0:	40c8d83a 	srl	r4,r8,r3
802125b4:	4084983a 	sll	r2,r8,r2
802125b8:	88e2d83a 	srl	r17,r17,r3
802125bc:	2906b03a 	or	r3,r5,r4
802125c0:	1004c03a 	cmpne	r2,r2,zero
802125c4:	1886b03a 	or	r3,r3,r2
802125c8:	188001cc 	andi	r2,r3,7
802125cc:	10000726 	beq	r2,zero,802125ec <__muldf3+0x654>
802125d0:	188003cc 	andi	r2,r3,15
802125d4:	01000104 	movi	r4,4
802125d8:	11000426 	beq	r2,r4,802125ec <__muldf3+0x654>
802125dc:	1805883a 	mov	r2,r3
802125e0:	10c00104 	addi	r3,r2,4
802125e4:	1885803a 	cmpltu	r2,r3,r2
802125e8:	88a3883a 	add	r17,r17,r2
802125ec:	8880202c 	andhi	r2,r17,128
802125f0:	10001c26 	beq	r2,zero,80212664 <__muldf3+0x6cc>
802125f4:	b02b883a 	mov	r21,r22
802125f8:	00800044 	movi	r2,1
802125fc:	000b883a 	mov	r5,zero
80212600:	0029883a 	mov	r20,zero
80212604:	003ec306 	br	80212114 <__reset+0xfa1f2114>
80212608:	5805883a 	mov	r2,r11
8021260c:	003f9906 	br	80212474 <__reset+0xfa1f2474>
80212610:	00bff844 	movi	r2,-31
80212614:	1145c83a 	sub	r2,r2,r5
80212618:	8888d83a 	srl	r4,r17,r2
8021261c:	00800804 	movi	r2,32
80212620:	18801a26 	beq	r3,r2,8021268c <__muldf3+0x6f4>
80212624:	00801004 	movi	r2,64
80212628:	10c5c83a 	sub	r2,r2,r3
8021262c:	8884983a 	sll	r2,r17,r2
80212630:	1204b03a 	or	r2,r2,r8
80212634:	1004c03a 	cmpne	r2,r2,zero
80212638:	2084b03a 	or	r2,r4,r2
8021263c:	144001cc 	andi	r17,r2,7
80212640:	88000d1e 	bne	r17,zero,80212678 <__muldf3+0x6e0>
80212644:	000b883a 	mov	r5,zero
80212648:	1028d0fa 	srli	r20,r2,3
8021264c:	b02b883a 	mov	r21,r22
80212650:	0005883a 	mov	r2,zero
80212654:	a468b03a 	or	r20,r20,r17
80212658:	003eae06 	br	80212114 <__reset+0xfa1f2114>
8021265c:	1007883a 	mov	r3,r2
80212660:	0023883a 	mov	r17,zero
80212664:	880a927a 	slli	r5,r17,9
80212668:	1805883a 	mov	r2,r3
8021266c:	8822977a 	slli	r17,r17,29
80212670:	280ad33a 	srli	r5,r5,12
80212674:	003ff406 	br	80212648 <__reset+0xfa1f2648>
80212678:	10c003cc 	andi	r3,r2,15
8021267c:	01000104 	movi	r4,4
80212680:	193ff626 	beq	r3,r4,8021265c <__reset+0xfa1f265c>
80212684:	0023883a 	mov	r17,zero
80212688:	003fd506 	br	802125e0 <__reset+0xfa1f25e0>
8021268c:	0005883a 	mov	r2,zero
80212690:	003fe706 	br	80212630 <__reset+0xfa1f2630>
80212694:	00800434 	movhi	r2,16
80212698:	89400234 	orhi	r5,r17,8
8021269c:	10bfffc4 	addi	r2,r2,-1
802126a0:	b02b883a 	mov	r21,r22
802126a4:	288a703a 	and	r5,r5,r2
802126a8:	4029883a 	mov	r20,r8
802126ac:	003eff06 	br	802122ac <__reset+0xfa1f22ac>

802126b0 <__subdf3>:
802126b0:	02000434 	movhi	r8,16
802126b4:	423fffc4 	addi	r8,r8,-1
802126b8:	defffb04 	addi	sp,sp,-20
802126bc:	2a14703a 	and	r10,r5,r8
802126c0:	3812d53a 	srli	r9,r7,20
802126c4:	3a10703a 	and	r8,r7,r8
802126c8:	2006d77a 	srli	r3,r4,29
802126cc:	3004d77a 	srli	r2,r6,29
802126d0:	dc000015 	stw	r16,0(sp)
802126d4:	501490fa 	slli	r10,r10,3
802126d8:	2820d53a 	srli	r16,r5,20
802126dc:	401090fa 	slli	r8,r8,3
802126e0:	dc800215 	stw	r18,8(sp)
802126e4:	dc400115 	stw	r17,4(sp)
802126e8:	dfc00415 	stw	ra,16(sp)
802126ec:	202290fa 	slli	r17,r4,3
802126f0:	dcc00315 	stw	r19,12(sp)
802126f4:	4a41ffcc 	andi	r9,r9,2047
802126f8:	0101ffc4 	movi	r4,2047
802126fc:	2824d7fa 	srli	r18,r5,31
80212700:	8401ffcc 	andi	r16,r16,2047
80212704:	50c6b03a 	or	r3,r10,r3
80212708:	380ed7fa 	srli	r7,r7,31
8021270c:	408ab03a 	or	r5,r8,r2
80212710:	300c90fa 	slli	r6,r6,3
80212714:	49009626 	beq	r9,r4,80212970 <__subdf3+0x2c0>
80212718:	39c0005c 	xori	r7,r7,1
8021271c:	8245c83a 	sub	r2,r16,r9
80212720:	3c807426 	beq	r7,r18,802128f4 <__subdf3+0x244>
80212724:	0080af0e 	bge	zero,r2,802129e4 <__subdf3+0x334>
80212728:	48002a1e 	bne	r9,zero,802127d4 <__subdf3+0x124>
8021272c:	2988b03a 	or	r4,r5,r6
80212730:	20009a1e 	bne	r4,zero,8021299c <__subdf3+0x2ec>
80212734:	888001cc 	andi	r2,r17,7
80212738:	10000726 	beq	r2,zero,80212758 <__subdf3+0xa8>
8021273c:	888003cc 	andi	r2,r17,15
80212740:	01000104 	movi	r4,4
80212744:	11000426 	beq	r2,r4,80212758 <__subdf3+0xa8>
80212748:	890b883a 	add	r5,r17,r4
8021274c:	2c63803a 	cmpltu	r17,r5,r17
80212750:	1c47883a 	add	r3,r3,r17
80212754:	2823883a 	mov	r17,r5
80212758:	1880202c 	andhi	r2,r3,128
8021275c:	10005926 	beq	r2,zero,802128c4 <__subdf3+0x214>
80212760:	84000044 	addi	r16,r16,1
80212764:	0081ffc4 	movi	r2,2047
80212768:	8080be26 	beq	r16,r2,80212a64 <__subdf3+0x3b4>
8021276c:	017fe034 	movhi	r5,65408
80212770:	297fffc4 	addi	r5,r5,-1
80212774:	1946703a 	and	r3,r3,r5
80212778:	1804977a 	slli	r2,r3,29
8021277c:	1806927a 	slli	r3,r3,9
80212780:	8822d0fa 	srli	r17,r17,3
80212784:	8401ffcc 	andi	r16,r16,2047
80212788:	180ad33a 	srli	r5,r3,12
8021278c:	9100004c 	andi	r4,r18,1
80212790:	1444b03a 	or	r2,r2,r17
80212794:	80c1ffcc 	andi	r3,r16,2047
80212798:	1820953a 	slli	r16,r3,20
8021279c:	20c03fcc 	andi	r3,r4,255
802127a0:	180897fa 	slli	r4,r3,31
802127a4:	00c00434 	movhi	r3,16
802127a8:	18ffffc4 	addi	r3,r3,-1
802127ac:	28c6703a 	and	r3,r5,r3
802127b0:	1c06b03a 	or	r3,r3,r16
802127b4:	1906b03a 	or	r3,r3,r4
802127b8:	dfc00417 	ldw	ra,16(sp)
802127bc:	dcc00317 	ldw	r19,12(sp)
802127c0:	dc800217 	ldw	r18,8(sp)
802127c4:	dc400117 	ldw	r17,4(sp)
802127c8:	dc000017 	ldw	r16,0(sp)
802127cc:	dec00504 	addi	sp,sp,20
802127d0:	f800283a 	ret
802127d4:	0101ffc4 	movi	r4,2047
802127d8:	813fd626 	beq	r16,r4,80212734 <__reset+0xfa1f2734>
802127dc:	29402034 	orhi	r5,r5,128
802127e0:	01000e04 	movi	r4,56
802127e4:	2080a316 	blt	r4,r2,80212a74 <__subdf3+0x3c4>
802127e8:	010007c4 	movi	r4,31
802127ec:	2080c616 	blt	r4,r2,80212b08 <__subdf3+0x458>
802127f0:	01000804 	movi	r4,32
802127f4:	2089c83a 	sub	r4,r4,r2
802127f8:	2910983a 	sll	r8,r5,r4
802127fc:	308ed83a 	srl	r7,r6,r2
80212800:	3108983a 	sll	r4,r6,r4
80212804:	2884d83a 	srl	r2,r5,r2
80212808:	41ccb03a 	or	r6,r8,r7
8021280c:	2008c03a 	cmpne	r4,r4,zero
80212810:	310cb03a 	or	r6,r6,r4
80212814:	898dc83a 	sub	r6,r17,r6
80212818:	89a3803a 	cmpltu	r17,r17,r6
8021281c:	1887c83a 	sub	r3,r3,r2
80212820:	1c47c83a 	sub	r3,r3,r17
80212824:	3023883a 	mov	r17,r6
80212828:	1880202c 	andhi	r2,r3,128
8021282c:	10002326 	beq	r2,zero,802128bc <__subdf3+0x20c>
80212830:	04c02034 	movhi	r19,128
80212834:	9cffffc4 	addi	r19,r19,-1
80212838:	1ce6703a 	and	r19,r3,r19
8021283c:	98007a26 	beq	r19,zero,80212a28 <__subdf3+0x378>
80212840:	9809883a 	mov	r4,r19
80212844:	02131b00 	call	802131b0 <__clzsi2>
80212848:	113ffe04 	addi	r4,r2,-8
8021284c:	00c007c4 	movi	r3,31
80212850:	19007b16 	blt	r3,r4,80212a40 <__subdf3+0x390>
80212854:	00800804 	movi	r2,32
80212858:	1105c83a 	sub	r2,r2,r4
8021285c:	8884d83a 	srl	r2,r17,r2
80212860:	9906983a 	sll	r3,r19,r4
80212864:	8922983a 	sll	r17,r17,r4
80212868:	10c4b03a 	or	r2,r2,r3
8021286c:	24007816 	blt	r4,r16,80212a50 <__subdf3+0x3a0>
80212870:	2421c83a 	sub	r16,r4,r16
80212874:	80c00044 	addi	r3,r16,1
80212878:	010007c4 	movi	r4,31
8021287c:	20c09516 	blt	r4,r3,80212ad4 <__subdf3+0x424>
80212880:	01400804 	movi	r5,32
80212884:	28cbc83a 	sub	r5,r5,r3
80212888:	88c8d83a 	srl	r4,r17,r3
8021288c:	8962983a 	sll	r17,r17,r5
80212890:	114a983a 	sll	r5,r2,r5
80212894:	10c6d83a 	srl	r3,r2,r3
80212898:	8804c03a 	cmpne	r2,r17,zero
8021289c:	290ab03a 	or	r5,r5,r4
802128a0:	28a2b03a 	or	r17,r5,r2
802128a4:	0021883a 	mov	r16,zero
802128a8:	003fa206 	br	80212734 <__reset+0xfa1f2734>
802128ac:	2090b03a 	or	r8,r4,r2
802128b0:	40018e26 	beq	r8,zero,80212eec <__subdf3+0x83c>
802128b4:	1007883a 	mov	r3,r2
802128b8:	2023883a 	mov	r17,r4
802128bc:	888001cc 	andi	r2,r17,7
802128c0:	103f9e1e 	bne	r2,zero,8021273c <__reset+0xfa1f273c>
802128c4:	1804977a 	slli	r2,r3,29
802128c8:	8822d0fa 	srli	r17,r17,3
802128cc:	1810d0fa 	srli	r8,r3,3
802128d0:	9100004c 	andi	r4,r18,1
802128d4:	1444b03a 	or	r2,r2,r17
802128d8:	00c1ffc4 	movi	r3,2047
802128dc:	80c02826 	beq	r16,r3,80212980 <__subdf3+0x2d0>
802128e0:	01400434 	movhi	r5,16
802128e4:	297fffc4 	addi	r5,r5,-1
802128e8:	80e0703a 	and	r16,r16,r3
802128ec:	414a703a 	and	r5,r8,r5
802128f0:	003fa806 	br	80212794 <__reset+0xfa1f2794>
802128f4:	0080630e 	bge	zero,r2,80212a84 <__subdf3+0x3d4>
802128f8:	48003026 	beq	r9,zero,802129bc <__subdf3+0x30c>
802128fc:	0101ffc4 	movi	r4,2047
80212900:	813f8c26 	beq	r16,r4,80212734 <__reset+0xfa1f2734>
80212904:	29402034 	orhi	r5,r5,128
80212908:	01000e04 	movi	r4,56
8021290c:	2080a90e 	bge	r4,r2,80212bb4 <__subdf3+0x504>
80212910:	298cb03a 	or	r6,r5,r6
80212914:	3012c03a 	cmpne	r9,r6,zero
80212918:	0005883a 	mov	r2,zero
8021291c:	4c53883a 	add	r9,r9,r17
80212920:	4c63803a 	cmpltu	r17,r9,r17
80212924:	10c7883a 	add	r3,r2,r3
80212928:	88c7883a 	add	r3,r17,r3
8021292c:	4823883a 	mov	r17,r9
80212930:	1880202c 	andhi	r2,r3,128
80212934:	1000d026 	beq	r2,zero,80212c78 <__subdf3+0x5c8>
80212938:	84000044 	addi	r16,r16,1
8021293c:	0081ffc4 	movi	r2,2047
80212940:	8080fe26 	beq	r16,r2,80212d3c <__subdf3+0x68c>
80212944:	00bfe034 	movhi	r2,65408
80212948:	10bfffc4 	addi	r2,r2,-1
8021294c:	1886703a 	and	r3,r3,r2
80212950:	880ad07a 	srli	r5,r17,1
80212954:	180497fa 	slli	r2,r3,31
80212958:	8900004c 	andi	r4,r17,1
8021295c:	2922b03a 	or	r17,r5,r4
80212960:	1806d07a 	srli	r3,r3,1
80212964:	1462b03a 	or	r17,r2,r17
80212968:	3825883a 	mov	r18,r7
8021296c:	003f7106 	br	80212734 <__reset+0xfa1f2734>
80212970:	2984b03a 	or	r2,r5,r6
80212974:	103f6826 	beq	r2,zero,80212718 <__reset+0xfa1f2718>
80212978:	39c03fcc 	andi	r7,r7,255
8021297c:	003f6706 	br	8021271c <__reset+0xfa1f271c>
80212980:	4086b03a 	or	r3,r8,r2
80212984:	18015226 	beq	r3,zero,80212ed0 <__subdf3+0x820>
80212988:	00c00434 	movhi	r3,16
8021298c:	41400234 	orhi	r5,r8,8
80212990:	18ffffc4 	addi	r3,r3,-1
80212994:	28ca703a 	and	r5,r5,r3
80212998:	003f7e06 	br	80212794 <__reset+0xfa1f2794>
8021299c:	10bfffc4 	addi	r2,r2,-1
802129a0:	1000491e 	bne	r2,zero,80212ac8 <__subdf3+0x418>
802129a4:	898fc83a 	sub	r7,r17,r6
802129a8:	89e3803a 	cmpltu	r17,r17,r7
802129ac:	1947c83a 	sub	r3,r3,r5
802129b0:	1c47c83a 	sub	r3,r3,r17
802129b4:	3823883a 	mov	r17,r7
802129b8:	003f9b06 	br	80212828 <__reset+0xfa1f2828>
802129bc:	2988b03a 	or	r4,r5,r6
802129c0:	203f5c26 	beq	r4,zero,80212734 <__reset+0xfa1f2734>
802129c4:	10bfffc4 	addi	r2,r2,-1
802129c8:	1000931e 	bne	r2,zero,80212c18 <__subdf3+0x568>
802129cc:	898d883a 	add	r6,r17,r6
802129d0:	3463803a 	cmpltu	r17,r6,r17
802129d4:	1947883a 	add	r3,r3,r5
802129d8:	88c7883a 	add	r3,r17,r3
802129dc:	3023883a 	mov	r17,r6
802129e0:	003fd306 	br	80212930 <__reset+0xfa1f2930>
802129e4:	1000541e 	bne	r2,zero,80212b38 <__subdf3+0x488>
802129e8:	80800044 	addi	r2,r16,1
802129ec:	1081ffcc 	andi	r2,r2,2047
802129f0:	01000044 	movi	r4,1
802129f4:	2080a20e 	bge	r4,r2,80212c80 <__subdf3+0x5d0>
802129f8:	8989c83a 	sub	r4,r17,r6
802129fc:	8905803a 	cmpltu	r2,r17,r4
80212a00:	1967c83a 	sub	r19,r3,r5
80212a04:	98a7c83a 	sub	r19,r19,r2
80212a08:	9880202c 	andhi	r2,r19,128
80212a0c:	10006326 	beq	r2,zero,80212b9c <__subdf3+0x4ec>
80212a10:	3463c83a 	sub	r17,r6,r17
80212a14:	28c7c83a 	sub	r3,r5,r3
80212a18:	344d803a 	cmpltu	r6,r6,r17
80212a1c:	19a7c83a 	sub	r19,r3,r6
80212a20:	3825883a 	mov	r18,r7
80212a24:	983f861e 	bne	r19,zero,80212840 <__reset+0xfa1f2840>
80212a28:	8809883a 	mov	r4,r17
80212a2c:	02131b00 	call	802131b0 <__clzsi2>
80212a30:	10800804 	addi	r2,r2,32
80212a34:	113ffe04 	addi	r4,r2,-8
80212a38:	00c007c4 	movi	r3,31
80212a3c:	193f850e 	bge	r3,r4,80212854 <__reset+0xfa1f2854>
80212a40:	10bff604 	addi	r2,r2,-40
80212a44:	8884983a 	sll	r2,r17,r2
80212a48:	0023883a 	mov	r17,zero
80212a4c:	243f880e 	bge	r4,r16,80212870 <__reset+0xfa1f2870>
80212a50:	00ffe034 	movhi	r3,65408
80212a54:	18ffffc4 	addi	r3,r3,-1
80212a58:	8121c83a 	sub	r16,r16,r4
80212a5c:	10c6703a 	and	r3,r2,r3
80212a60:	003f3406 	br	80212734 <__reset+0xfa1f2734>
80212a64:	9100004c 	andi	r4,r18,1
80212a68:	000b883a 	mov	r5,zero
80212a6c:	0005883a 	mov	r2,zero
80212a70:	003f4806 	br	80212794 <__reset+0xfa1f2794>
80212a74:	298cb03a 	or	r6,r5,r6
80212a78:	300cc03a 	cmpne	r6,r6,zero
80212a7c:	0005883a 	mov	r2,zero
80212a80:	003f6406 	br	80212814 <__reset+0xfa1f2814>
80212a84:	10009a1e 	bne	r2,zero,80212cf0 <__subdf3+0x640>
80212a88:	82400044 	addi	r9,r16,1
80212a8c:	4881ffcc 	andi	r2,r9,2047
80212a90:	02800044 	movi	r10,1
80212a94:	5080670e 	bge	r10,r2,80212c34 <__subdf3+0x584>
80212a98:	0081ffc4 	movi	r2,2047
80212a9c:	4880af26 	beq	r9,r2,80212d5c <__subdf3+0x6ac>
80212aa0:	898d883a 	add	r6,r17,r6
80212aa4:	1945883a 	add	r2,r3,r5
80212aa8:	3447803a 	cmpltu	r3,r6,r17
80212aac:	1887883a 	add	r3,r3,r2
80212ab0:	182297fa 	slli	r17,r3,31
80212ab4:	300cd07a 	srli	r6,r6,1
80212ab8:	1806d07a 	srli	r3,r3,1
80212abc:	4821883a 	mov	r16,r9
80212ac0:	89a2b03a 	or	r17,r17,r6
80212ac4:	003f1b06 	br	80212734 <__reset+0xfa1f2734>
80212ac8:	0101ffc4 	movi	r4,2047
80212acc:	813f441e 	bne	r16,r4,802127e0 <__reset+0xfa1f27e0>
80212ad0:	003f1806 	br	80212734 <__reset+0xfa1f2734>
80212ad4:	843ff844 	addi	r16,r16,-31
80212ad8:	01400804 	movi	r5,32
80212adc:	1408d83a 	srl	r4,r2,r16
80212ae0:	19405026 	beq	r3,r5,80212c24 <__subdf3+0x574>
80212ae4:	01401004 	movi	r5,64
80212ae8:	28c7c83a 	sub	r3,r5,r3
80212aec:	10c4983a 	sll	r2,r2,r3
80212af0:	88a2b03a 	or	r17,r17,r2
80212af4:	8822c03a 	cmpne	r17,r17,zero
80212af8:	2462b03a 	or	r17,r4,r17
80212afc:	0007883a 	mov	r3,zero
80212b00:	0021883a 	mov	r16,zero
80212b04:	003f6d06 	br	802128bc <__reset+0xfa1f28bc>
80212b08:	11fff804 	addi	r7,r2,-32
80212b0c:	01000804 	movi	r4,32
80212b10:	29ced83a 	srl	r7,r5,r7
80212b14:	11004526 	beq	r2,r4,80212c2c <__subdf3+0x57c>
80212b18:	01001004 	movi	r4,64
80212b1c:	2089c83a 	sub	r4,r4,r2
80212b20:	2904983a 	sll	r2,r5,r4
80212b24:	118cb03a 	or	r6,r2,r6
80212b28:	300cc03a 	cmpne	r6,r6,zero
80212b2c:	398cb03a 	or	r6,r7,r6
80212b30:	0005883a 	mov	r2,zero
80212b34:	003f3706 	br	80212814 <__reset+0xfa1f2814>
80212b38:	80002a26 	beq	r16,zero,80212be4 <__subdf3+0x534>
80212b3c:	0101ffc4 	movi	r4,2047
80212b40:	49006626 	beq	r9,r4,80212cdc <__subdf3+0x62c>
80212b44:	0085c83a 	sub	r2,zero,r2
80212b48:	18c02034 	orhi	r3,r3,128
80212b4c:	01000e04 	movi	r4,56
80212b50:	20807e16 	blt	r4,r2,80212d4c <__subdf3+0x69c>
80212b54:	010007c4 	movi	r4,31
80212b58:	2080e716 	blt	r4,r2,80212ef8 <__subdf3+0x848>
80212b5c:	01000804 	movi	r4,32
80212b60:	2089c83a 	sub	r4,r4,r2
80212b64:	1914983a 	sll	r10,r3,r4
80212b68:	8890d83a 	srl	r8,r17,r2
80212b6c:	8908983a 	sll	r4,r17,r4
80212b70:	1884d83a 	srl	r2,r3,r2
80212b74:	5222b03a 	or	r17,r10,r8
80212b78:	2006c03a 	cmpne	r3,r4,zero
80212b7c:	88e2b03a 	or	r17,r17,r3
80212b80:	3463c83a 	sub	r17,r6,r17
80212b84:	2885c83a 	sub	r2,r5,r2
80212b88:	344d803a 	cmpltu	r6,r6,r17
80212b8c:	1187c83a 	sub	r3,r2,r6
80212b90:	4821883a 	mov	r16,r9
80212b94:	3825883a 	mov	r18,r7
80212b98:	003f2306 	br	80212828 <__reset+0xfa1f2828>
80212b9c:	24d0b03a 	or	r8,r4,r19
80212ba0:	40001b1e 	bne	r8,zero,80212c10 <__subdf3+0x560>
80212ba4:	0005883a 	mov	r2,zero
80212ba8:	0009883a 	mov	r4,zero
80212bac:	0021883a 	mov	r16,zero
80212bb0:	003f4906 	br	802128d8 <__reset+0xfa1f28d8>
80212bb4:	010007c4 	movi	r4,31
80212bb8:	20803a16 	blt	r4,r2,80212ca4 <__subdf3+0x5f4>
80212bbc:	01000804 	movi	r4,32
80212bc0:	2089c83a 	sub	r4,r4,r2
80212bc4:	2912983a 	sll	r9,r5,r4
80212bc8:	3090d83a 	srl	r8,r6,r2
80212bcc:	3108983a 	sll	r4,r6,r4
80212bd0:	2884d83a 	srl	r2,r5,r2
80212bd4:	4a12b03a 	or	r9,r9,r8
80212bd8:	2008c03a 	cmpne	r4,r4,zero
80212bdc:	4912b03a 	or	r9,r9,r4
80212be0:	003f4e06 	br	8021291c <__reset+0xfa1f291c>
80212be4:	1c48b03a 	or	r4,r3,r17
80212be8:	20003c26 	beq	r4,zero,80212cdc <__subdf3+0x62c>
80212bec:	0084303a 	nor	r2,zero,r2
80212bf0:	1000381e 	bne	r2,zero,80212cd4 <__subdf3+0x624>
80212bf4:	3463c83a 	sub	r17,r6,r17
80212bf8:	28c5c83a 	sub	r2,r5,r3
80212bfc:	344d803a 	cmpltu	r6,r6,r17
80212c00:	1187c83a 	sub	r3,r2,r6
80212c04:	4821883a 	mov	r16,r9
80212c08:	3825883a 	mov	r18,r7
80212c0c:	003f0606 	br	80212828 <__reset+0xfa1f2828>
80212c10:	2023883a 	mov	r17,r4
80212c14:	003f0906 	br	8021283c <__reset+0xfa1f283c>
80212c18:	0101ffc4 	movi	r4,2047
80212c1c:	813f3a1e 	bne	r16,r4,80212908 <__reset+0xfa1f2908>
80212c20:	003ec406 	br	80212734 <__reset+0xfa1f2734>
80212c24:	0005883a 	mov	r2,zero
80212c28:	003fb106 	br	80212af0 <__reset+0xfa1f2af0>
80212c2c:	0005883a 	mov	r2,zero
80212c30:	003fbc06 	br	80212b24 <__reset+0xfa1f2b24>
80212c34:	1c44b03a 	or	r2,r3,r17
80212c38:	80008e1e 	bne	r16,zero,80212e74 <__subdf3+0x7c4>
80212c3c:	1000c826 	beq	r2,zero,80212f60 <__subdf3+0x8b0>
80212c40:	2984b03a 	or	r2,r5,r6
80212c44:	103ebb26 	beq	r2,zero,80212734 <__reset+0xfa1f2734>
80212c48:	8989883a 	add	r4,r17,r6
80212c4c:	1945883a 	add	r2,r3,r5
80212c50:	2447803a 	cmpltu	r3,r4,r17
80212c54:	1887883a 	add	r3,r3,r2
80212c58:	1880202c 	andhi	r2,r3,128
80212c5c:	2023883a 	mov	r17,r4
80212c60:	103f1626 	beq	r2,zero,802128bc <__reset+0xfa1f28bc>
80212c64:	00bfe034 	movhi	r2,65408
80212c68:	10bfffc4 	addi	r2,r2,-1
80212c6c:	5021883a 	mov	r16,r10
80212c70:	1886703a 	and	r3,r3,r2
80212c74:	003eaf06 	br	80212734 <__reset+0xfa1f2734>
80212c78:	3825883a 	mov	r18,r7
80212c7c:	003f0f06 	br	802128bc <__reset+0xfa1f28bc>
80212c80:	1c44b03a 	or	r2,r3,r17
80212c84:	8000251e 	bne	r16,zero,80212d1c <__subdf3+0x66c>
80212c88:	1000661e 	bne	r2,zero,80212e24 <__subdf3+0x774>
80212c8c:	2990b03a 	or	r8,r5,r6
80212c90:	40009626 	beq	r8,zero,80212eec <__subdf3+0x83c>
80212c94:	2807883a 	mov	r3,r5
80212c98:	3023883a 	mov	r17,r6
80212c9c:	3825883a 	mov	r18,r7
80212ca0:	003ea406 	br	80212734 <__reset+0xfa1f2734>
80212ca4:	127ff804 	addi	r9,r2,-32
80212ca8:	01000804 	movi	r4,32
80212cac:	2a52d83a 	srl	r9,r5,r9
80212cb0:	11008c26 	beq	r2,r4,80212ee4 <__subdf3+0x834>
80212cb4:	01001004 	movi	r4,64
80212cb8:	2085c83a 	sub	r2,r4,r2
80212cbc:	2884983a 	sll	r2,r5,r2
80212cc0:	118cb03a 	or	r6,r2,r6
80212cc4:	300cc03a 	cmpne	r6,r6,zero
80212cc8:	4992b03a 	or	r9,r9,r6
80212ccc:	0005883a 	mov	r2,zero
80212cd0:	003f1206 	br	8021291c <__reset+0xfa1f291c>
80212cd4:	0101ffc4 	movi	r4,2047
80212cd8:	493f9c1e 	bne	r9,r4,80212b4c <__reset+0xfa1f2b4c>
80212cdc:	2807883a 	mov	r3,r5
80212ce0:	3023883a 	mov	r17,r6
80212ce4:	4821883a 	mov	r16,r9
80212ce8:	3825883a 	mov	r18,r7
80212cec:	003e9106 	br	80212734 <__reset+0xfa1f2734>
80212cf0:	80001f1e 	bne	r16,zero,80212d70 <__subdf3+0x6c0>
80212cf4:	1c48b03a 	or	r4,r3,r17
80212cf8:	20005a26 	beq	r4,zero,80212e64 <__subdf3+0x7b4>
80212cfc:	0084303a 	nor	r2,zero,r2
80212d00:	1000561e 	bne	r2,zero,80212e5c <__subdf3+0x7ac>
80212d04:	89a3883a 	add	r17,r17,r6
80212d08:	1945883a 	add	r2,r3,r5
80212d0c:	898d803a 	cmpltu	r6,r17,r6
80212d10:	3087883a 	add	r3,r6,r2
80212d14:	4821883a 	mov	r16,r9
80212d18:	003f0506 	br	80212930 <__reset+0xfa1f2930>
80212d1c:	10002b1e 	bne	r2,zero,80212dcc <__subdf3+0x71c>
80212d20:	2984b03a 	or	r2,r5,r6
80212d24:	10008026 	beq	r2,zero,80212f28 <__subdf3+0x878>
80212d28:	2807883a 	mov	r3,r5
80212d2c:	3023883a 	mov	r17,r6
80212d30:	3825883a 	mov	r18,r7
80212d34:	0401ffc4 	movi	r16,2047
80212d38:	003e7e06 	br	80212734 <__reset+0xfa1f2734>
80212d3c:	3809883a 	mov	r4,r7
80212d40:	0011883a 	mov	r8,zero
80212d44:	0005883a 	mov	r2,zero
80212d48:	003ee306 	br	802128d8 <__reset+0xfa1f28d8>
80212d4c:	1c62b03a 	or	r17,r3,r17
80212d50:	8822c03a 	cmpne	r17,r17,zero
80212d54:	0005883a 	mov	r2,zero
80212d58:	003f8906 	br	80212b80 <__reset+0xfa1f2b80>
80212d5c:	3809883a 	mov	r4,r7
80212d60:	4821883a 	mov	r16,r9
80212d64:	0011883a 	mov	r8,zero
80212d68:	0005883a 	mov	r2,zero
80212d6c:	003eda06 	br	802128d8 <__reset+0xfa1f28d8>
80212d70:	0101ffc4 	movi	r4,2047
80212d74:	49003b26 	beq	r9,r4,80212e64 <__subdf3+0x7b4>
80212d78:	0085c83a 	sub	r2,zero,r2
80212d7c:	18c02034 	orhi	r3,r3,128
80212d80:	01000e04 	movi	r4,56
80212d84:	20806e16 	blt	r4,r2,80212f40 <__subdf3+0x890>
80212d88:	010007c4 	movi	r4,31
80212d8c:	20807716 	blt	r4,r2,80212f6c <__subdf3+0x8bc>
80212d90:	01000804 	movi	r4,32
80212d94:	2089c83a 	sub	r4,r4,r2
80212d98:	1914983a 	sll	r10,r3,r4
80212d9c:	8890d83a 	srl	r8,r17,r2
80212da0:	8908983a 	sll	r4,r17,r4
80212da4:	1884d83a 	srl	r2,r3,r2
80212da8:	5222b03a 	or	r17,r10,r8
80212dac:	2006c03a 	cmpne	r3,r4,zero
80212db0:	88e2b03a 	or	r17,r17,r3
80212db4:	89a3883a 	add	r17,r17,r6
80212db8:	1145883a 	add	r2,r2,r5
80212dbc:	898d803a 	cmpltu	r6,r17,r6
80212dc0:	3087883a 	add	r3,r6,r2
80212dc4:	4821883a 	mov	r16,r9
80212dc8:	003ed906 	br	80212930 <__reset+0xfa1f2930>
80212dcc:	2984b03a 	or	r2,r5,r6
80212dd0:	10004226 	beq	r2,zero,80212edc <__subdf3+0x82c>
80212dd4:	1808d0fa 	srli	r4,r3,3
80212dd8:	8822d0fa 	srli	r17,r17,3
80212ddc:	1806977a 	slli	r3,r3,29
80212de0:	2080022c 	andhi	r2,r4,8
80212de4:	1c62b03a 	or	r17,r3,r17
80212de8:	10000826 	beq	r2,zero,80212e0c <__subdf3+0x75c>
80212dec:	2812d0fa 	srli	r9,r5,3
80212df0:	4880022c 	andhi	r2,r9,8
80212df4:	1000051e 	bne	r2,zero,80212e0c <__subdf3+0x75c>
80212df8:	300cd0fa 	srli	r6,r6,3
80212dfc:	2804977a 	slli	r2,r5,29
80212e00:	4809883a 	mov	r4,r9
80212e04:	3825883a 	mov	r18,r7
80212e08:	11a2b03a 	or	r17,r2,r6
80212e0c:	8806d77a 	srli	r3,r17,29
80212e10:	200890fa 	slli	r4,r4,3
80212e14:	882290fa 	slli	r17,r17,3
80212e18:	0401ffc4 	movi	r16,2047
80212e1c:	1906b03a 	or	r3,r3,r4
80212e20:	003e4406 	br	80212734 <__reset+0xfa1f2734>
80212e24:	2984b03a 	or	r2,r5,r6
80212e28:	103e4226 	beq	r2,zero,80212734 <__reset+0xfa1f2734>
80212e2c:	8989c83a 	sub	r4,r17,r6
80212e30:	8911803a 	cmpltu	r8,r17,r4
80212e34:	1945c83a 	sub	r2,r3,r5
80212e38:	1205c83a 	sub	r2,r2,r8
80212e3c:	1200202c 	andhi	r8,r2,128
80212e40:	403e9a26 	beq	r8,zero,802128ac <__reset+0xfa1f28ac>
80212e44:	3463c83a 	sub	r17,r6,r17
80212e48:	28c5c83a 	sub	r2,r5,r3
80212e4c:	344d803a 	cmpltu	r6,r6,r17
80212e50:	1187c83a 	sub	r3,r2,r6
80212e54:	3825883a 	mov	r18,r7
80212e58:	003e3606 	br	80212734 <__reset+0xfa1f2734>
80212e5c:	0101ffc4 	movi	r4,2047
80212e60:	493fc71e 	bne	r9,r4,80212d80 <__reset+0xfa1f2d80>
80212e64:	2807883a 	mov	r3,r5
80212e68:	3023883a 	mov	r17,r6
80212e6c:	4821883a 	mov	r16,r9
80212e70:	003e3006 	br	80212734 <__reset+0xfa1f2734>
80212e74:	10003626 	beq	r2,zero,80212f50 <__subdf3+0x8a0>
80212e78:	2984b03a 	or	r2,r5,r6
80212e7c:	10001726 	beq	r2,zero,80212edc <__subdf3+0x82c>
80212e80:	1808d0fa 	srli	r4,r3,3
80212e84:	8822d0fa 	srli	r17,r17,3
80212e88:	1806977a 	slli	r3,r3,29
80212e8c:	2080022c 	andhi	r2,r4,8
80212e90:	1c62b03a 	or	r17,r3,r17
80212e94:	10000726 	beq	r2,zero,80212eb4 <__subdf3+0x804>
80212e98:	2812d0fa 	srli	r9,r5,3
80212e9c:	4880022c 	andhi	r2,r9,8
80212ea0:	1000041e 	bne	r2,zero,80212eb4 <__subdf3+0x804>
80212ea4:	300cd0fa 	srli	r6,r6,3
80212ea8:	2804977a 	slli	r2,r5,29
80212eac:	4809883a 	mov	r4,r9
80212eb0:	11a2b03a 	or	r17,r2,r6
80212eb4:	8806d77a 	srli	r3,r17,29
80212eb8:	200890fa 	slli	r4,r4,3
80212ebc:	882290fa 	slli	r17,r17,3
80212ec0:	3825883a 	mov	r18,r7
80212ec4:	1906b03a 	or	r3,r3,r4
80212ec8:	0401ffc4 	movi	r16,2047
80212ecc:	003e1906 	br	80212734 <__reset+0xfa1f2734>
80212ed0:	000b883a 	mov	r5,zero
80212ed4:	0005883a 	mov	r2,zero
80212ed8:	003e2e06 	br	80212794 <__reset+0xfa1f2794>
80212edc:	0401ffc4 	movi	r16,2047
80212ee0:	003e1406 	br	80212734 <__reset+0xfa1f2734>
80212ee4:	0005883a 	mov	r2,zero
80212ee8:	003f7506 	br	80212cc0 <__reset+0xfa1f2cc0>
80212eec:	0005883a 	mov	r2,zero
80212ef0:	0009883a 	mov	r4,zero
80212ef4:	003e7806 	br	802128d8 <__reset+0xfa1f28d8>
80212ef8:	123ff804 	addi	r8,r2,-32
80212efc:	01000804 	movi	r4,32
80212f00:	1a10d83a 	srl	r8,r3,r8
80212f04:	11002526 	beq	r2,r4,80212f9c <__subdf3+0x8ec>
80212f08:	01001004 	movi	r4,64
80212f0c:	2085c83a 	sub	r2,r4,r2
80212f10:	1884983a 	sll	r2,r3,r2
80212f14:	1444b03a 	or	r2,r2,r17
80212f18:	1004c03a 	cmpne	r2,r2,zero
80212f1c:	40a2b03a 	or	r17,r8,r2
80212f20:	0005883a 	mov	r2,zero
80212f24:	003f1606 	br	80212b80 <__reset+0xfa1f2b80>
80212f28:	02000434 	movhi	r8,16
80212f2c:	0009883a 	mov	r4,zero
80212f30:	423fffc4 	addi	r8,r8,-1
80212f34:	00bfffc4 	movi	r2,-1
80212f38:	0401ffc4 	movi	r16,2047
80212f3c:	003e6606 	br	802128d8 <__reset+0xfa1f28d8>
80212f40:	1c62b03a 	or	r17,r3,r17
80212f44:	8822c03a 	cmpne	r17,r17,zero
80212f48:	0005883a 	mov	r2,zero
80212f4c:	003f9906 	br	80212db4 <__reset+0xfa1f2db4>
80212f50:	2807883a 	mov	r3,r5
80212f54:	3023883a 	mov	r17,r6
80212f58:	0401ffc4 	movi	r16,2047
80212f5c:	003df506 	br	80212734 <__reset+0xfa1f2734>
80212f60:	2807883a 	mov	r3,r5
80212f64:	3023883a 	mov	r17,r6
80212f68:	003df206 	br	80212734 <__reset+0xfa1f2734>
80212f6c:	123ff804 	addi	r8,r2,-32
80212f70:	01000804 	movi	r4,32
80212f74:	1a10d83a 	srl	r8,r3,r8
80212f78:	11000a26 	beq	r2,r4,80212fa4 <__subdf3+0x8f4>
80212f7c:	01001004 	movi	r4,64
80212f80:	2085c83a 	sub	r2,r4,r2
80212f84:	1884983a 	sll	r2,r3,r2
80212f88:	1444b03a 	or	r2,r2,r17
80212f8c:	1004c03a 	cmpne	r2,r2,zero
80212f90:	40a2b03a 	or	r17,r8,r2
80212f94:	0005883a 	mov	r2,zero
80212f98:	003f8606 	br	80212db4 <__reset+0xfa1f2db4>
80212f9c:	0005883a 	mov	r2,zero
80212fa0:	003fdc06 	br	80212f14 <__reset+0xfa1f2f14>
80212fa4:	0005883a 	mov	r2,zero
80212fa8:	003ff706 	br	80212f88 <__reset+0xfa1f2f88>

80212fac <__fixdfsi>:
80212fac:	280cd53a 	srli	r6,r5,20
80212fb0:	00c00434 	movhi	r3,16
80212fb4:	18ffffc4 	addi	r3,r3,-1
80212fb8:	3181ffcc 	andi	r6,r6,2047
80212fbc:	01c0ff84 	movi	r7,1022
80212fc0:	28c6703a 	and	r3,r5,r3
80212fc4:	280ad7fa 	srli	r5,r5,31
80212fc8:	3980120e 	bge	r7,r6,80213014 <__fixdfsi+0x68>
80212fcc:	00810744 	movi	r2,1053
80212fd0:	11800c16 	blt	r2,r6,80213004 <__fixdfsi+0x58>
80212fd4:	00810cc4 	movi	r2,1075
80212fd8:	1185c83a 	sub	r2,r2,r6
80212fdc:	01c007c4 	movi	r7,31
80212fe0:	18c00434 	orhi	r3,r3,16
80212fe4:	38800d16 	blt	r7,r2,8021301c <__fixdfsi+0x70>
80212fe8:	31befb44 	addi	r6,r6,-1043
80212fec:	2084d83a 	srl	r2,r4,r2
80212ff0:	1986983a 	sll	r3,r3,r6
80212ff4:	1884b03a 	or	r2,r3,r2
80212ff8:	28000726 	beq	r5,zero,80213018 <__fixdfsi+0x6c>
80212ffc:	0085c83a 	sub	r2,zero,r2
80213000:	f800283a 	ret
80213004:	00a00034 	movhi	r2,32768
80213008:	10bfffc4 	addi	r2,r2,-1
8021300c:	2885883a 	add	r2,r5,r2
80213010:	f800283a 	ret
80213014:	0005883a 	mov	r2,zero
80213018:	f800283a 	ret
8021301c:	008104c4 	movi	r2,1043
80213020:	1185c83a 	sub	r2,r2,r6
80213024:	1884d83a 	srl	r2,r3,r2
80213028:	003ff306 	br	80212ff8 <__reset+0xfa1f2ff8>

8021302c <__floatsidf>:
8021302c:	defffd04 	addi	sp,sp,-12
80213030:	dfc00215 	stw	ra,8(sp)
80213034:	dc400115 	stw	r17,4(sp)
80213038:	dc000015 	stw	r16,0(sp)
8021303c:	20002b26 	beq	r4,zero,802130ec <__floatsidf+0xc0>
80213040:	2023883a 	mov	r17,r4
80213044:	2020d7fa 	srli	r16,r4,31
80213048:	20002d16 	blt	r4,zero,80213100 <__floatsidf+0xd4>
8021304c:	8809883a 	mov	r4,r17
80213050:	02131b00 	call	802131b0 <__clzsi2>
80213054:	01410784 	movi	r5,1054
80213058:	288bc83a 	sub	r5,r5,r2
8021305c:	01010cc4 	movi	r4,1075
80213060:	2149c83a 	sub	r4,r4,r5
80213064:	00c007c4 	movi	r3,31
80213068:	1900160e 	bge	r3,r4,802130c4 <__floatsidf+0x98>
8021306c:	00c104c4 	movi	r3,1043
80213070:	1947c83a 	sub	r3,r3,r5
80213074:	88c6983a 	sll	r3,r17,r3
80213078:	00800434 	movhi	r2,16
8021307c:	10bfffc4 	addi	r2,r2,-1
80213080:	1886703a 	and	r3,r3,r2
80213084:	2941ffcc 	andi	r5,r5,2047
80213088:	800d883a 	mov	r6,r16
8021308c:	0005883a 	mov	r2,zero
80213090:	280a953a 	slli	r5,r5,20
80213094:	31803fcc 	andi	r6,r6,255
80213098:	01000434 	movhi	r4,16
8021309c:	300c97fa 	slli	r6,r6,31
802130a0:	213fffc4 	addi	r4,r4,-1
802130a4:	1906703a 	and	r3,r3,r4
802130a8:	1946b03a 	or	r3,r3,r5
802130ac:	1986b03a 	or	r3,r3,r6
802130b0:	dfc00217 	ldw	ra,8(sp)
802130b4:	dc400117 	ldw	r17,4(sp)
802130b8:	dc000017 	ldw	r16,0(sp)
802130bc:	dec00304 	addi	sp,sp,12
802130c0:	f800283a 	ret
802130c4:	00c002c4 	movi	r3,11
802130c8:	1887c83a 	sub	r3,r3,r2
802130cc:	88c6d83a 	srl	r3,r17,r3
802130d0:	8904983a 	sll	r2,r17,r4
802130d4:	01000434 	movhi	r4,16
802130d8:	213fffc4 	addi	r4,r4,-1
802130dc:	2941ffcc 	andi	r5,r5,2047
802130e0:	1906703a 	and	r3,r3,r4
802130e4:	800d883a 	mov	r6,r16
802130e8:	003fe906 	br	80213090 <__reset+0xfa1f3090>
802130ec:	000d883a 	mov	r6,zero
802130f0:	000b883a 	mov	r5,zero
802130f4:	0007883a 	mov	r3,zero
802130f8:	0005883a 	mov	r2,zero
802130fc:	003fe406 	br	80213090 <__reset+0xfa1f3090>
80213100:	0123c83a 	sub	r17,zero,r4
80213104:	003fd106 	br	8021304c <__reset+0xfa1f304c>

80213108 <__floatunsidf>:
80213108:	defffe04 	addi	sp,sp,-8
8021310c:	dc000015 	stw	r16,0(sp)
80213110:	dfc00115 	stw	ra,4(sp)
80213114:	2021883a 	mov	r16,r4
80213118:	20002226 	beq	r4,zero,802131a4 <__floatunsidf+0x9c>
8021311c:	02131b00 	call	802131b0 <__clzsi2>
80213120:	01010784 	movi	r4,1054
80213124:	2089c83a 	sub	r4,r4,r2
80213128:	01810cc4 	movi	r6,1075
8021312c:	310dc83a 	sub	r6,r6,r4
80213130:	00c007c4 	movi	r3,31
80213134:	1980120e 	bge	r3,r6,80213180 <__floatunsidf+0x78>
80213138:	00c104c4 	movi	r3,1043
8021313c:	1907c83a 	sub	r3,r3,r4
80213140:	80ca983a 	sll	r5,r16,r3
80213144:	00800434 	movhi	r2,16
80213148:	10bfffc4 	addi	r2,r2,-1
8021314c:	2101ffcc 	andi	r4,r4,2047
80213150:	0021883a 	mov	r16,zero
80213154:	288a703a 	and	r5,r5,r2
80213158:	2008953a 	slli	r4,r4,20
8021315c:	00c00434 	movhi	r3,16
80213160:	18ffffc4 	addi	r3,r3,-1
80213164:	28c6703a 	and	r3,r5,r3
80213168:	8005883a 	mov	r2,r16
8021316c:	1906b03a 	or	r3,r3,r4
80213170:	dfc00117 	ldw	ra,4(sp)
80213174:	dc000017 	ldw	r16,0(sp)
80213178:	dec00204 	addi	sp,sp,8
8021317c:	f800283a 	ret
80213180:	00c002c4 	movi	r3,11
80213184:	188bc83a 	sub	r5,r3,r2
80213188:	814ad83a 	srl	r5,r16,r5
8021318c:	00c00434 	movhi	r3,16
80213190:	18ffffc4 	addi	r3,r3,-1
80213194:	81a0983a 	sll	r16,r16,r6
80213198:	2101ffcc 	andi	r4,r4,2047
8021319c:	28ca703a 	and	r5,r5,r3
802131a0:	003fed06 	br	80213158 <__reset+0xfa1f3158>
802131a4:	0009883a 	mov	r4,zero
802131a8:	000b883a 	mov	r5,zero
802131ac:	003fea06 	br	80213158 <__reset+0xfa1f3158>

802131b0 <__clzsi2>:
802131b0:	00bfffd4 	movui	r2,65535
802131b4:	11000536 	bltu	r2,r4,802131cc <__clzsi2+0x1c>
802131b8:	00803fc4 	movi	r2,255
802131bc:	11000f36 	bltu	r2,r4,802131fc <__clzsi2+0x4c>
802131c0:	00800804 	movi	r2,32
802131c4:	0007883a 	mov	r3,zero
802131c8:	00000506 	br	802131e0 <__clzsi2+0x30>
802131cc:	00804034 	movhi	r2,256
802131d0:	10bfffc4 	addi	r2,r2,-1
802131d4:	11000c2e 	bgeu	r2,r4,80213208 <__clzsi2+0x58>
802131d8:	00800204 	movi	r2,8
802131dc:	00c00604 	movi	r3,24
802131e0:	20c8d83a 	srl	r4,r4,r3
802131e4:	00e008b4 	movhi	r3,32802
802131e8:	18e93f04 	addi	r3,r3,-23300
802131ec:	1909883a 	add	r4,r3,r4
802131f0:	20c00003 	ldbu	r3,0(r4)
802131f4:	10c5c83a 	sub	r2,r2,r3
802131f8:	f800283a 	ret
802131fc:	00800604 	movi	r2,24
80213200:	00c00204 	movi	r3,8
80213204:	003ff606 	br	802131e0 <__reset+0xfa1f31e0>
80213208:	00800404 	movi	r2,16
8021320c:	1007883a 	mov	r3,r2
80213210:	003ff306 	br	802131e0 <__reset+0xfa1f31e0>

80213214 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
80213214:	defffb04 	addi	sp,sp,-20
80213218:	df000415 	stw	fp,16(sp)
8021321c:	df000404 	addi	fp,sp,16
80213220:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
80213224:	008000c4 	movi	r2,3
80213228:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
8021322c:	e0fffd17 	ldw	r3,-12(fp)
80213230:	008003f4 	movhi	r2,15
80213234:	10909004 	addi	r2,r2,16960
80213238:	1887383a 	mul	r3,r3,r2
8021323c:	00817db4 	movhi	r2,1526
80213240:	10b84004 	addi	r2,r2,-7936
80213244:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
80213248:	00a00034 	movhi	r2,32768
8021324c:	10bfffc4 	addi	r2,r2,-1
80213250:	10c5203a 	divu	r2,r2,r3
80213254:	e0ffff17 	ldw	r3,-4(fp)
80213258:	1885203a 	divu	r2,r3,r2
8021325c:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
80213260:	e0bffe17 	ldw	r2,-8(fp)
80213264:	10002526 	beq	r2,zero,802132fc <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
80213268:	e03ffc15 	stw	zero,-16(fp)
8021326c:	00001406 	br	802132c0 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
80213270:	00a00034 	movhi	r2,32768
80213274:	10bfffc4 	addi	r2,r2,-1
80213278:	10bfffc4 	addi	r2,r2,-1
8021327c:	103ffe1e 	bne	r2,zero,80213278 <__reset+0xfa1f3278>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
80213280:	e0fffd17 	ldw	r3,-12(fp)
80213284:	008003f4 	movhi	r2,15
80213288:	10909004 	addi	r2,r2,16960
8021328c:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
80213290:	00817db4 	movhi	r2,1526
80213294:	10b84004 	addi	r2,r2,-7936
80213298:	10c7203a 	divu	r3,r2,r3
8021329c:	00a00034 	movhi	r2,32768
802132a0:	10bfffc4 	addi	r2,r2,-1
802132a4:	10c5203a 	divu	r2,r2,r3
802132a8:	e0ffff17 	ldw	r3,-4(fp)
802132ac:	1885c83a 	sub	r2,r3,r2
802132b0:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
802132b4:	e0bffc17 	ldw	r2,-16(fp)
802132b8:	10800044 	addi	r2,r2,1
802132bc:	e0bffc15 	stw	r2,-16(fp)
802132c0:	e0fffc17 	ldw	r3,-16(fp)
802132c4:	e0bffe17 	ldw	r2,-8(fp)
802132c8:	18bfe916 	blt	r3,r2,80213270 <__reset+0xfa1f3270>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
802132cc:	e0fffd17 	ldw	r3,-12(fp)
802132d0:	008003f4 	movhi	r2,15
802132d4:	10909004 	addi	r2,r2,16960
802132d8:	1887383a 	mul	r3,r3,r2
802132dc:	00817db4 	movhi	r2,1526
802132e0:	10b84004 	addi	r2,r2,-7936
802132e4:	10c7203a 	divu	r3,r2,r3
802132e8:	e0bfff17 	ldw	r2,-4(fp)
802132ec:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
802132f0:	10bfffc4 	addi	r2,r2,-1
802132f4:	103ffe1e 	bne	r2,zero,802132f0 <__reset+0xfa1f32f0>
802132f8:	00000b06 	br	80213328 <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
802132fc:	e0fffd17 	ldw	r3,-12(fp)
80213300:	008003f4 	movhi	r2,15
80213304:	10909004 	addi	r2,r2,16960
80213308:	1887383a 	mul	r3,r3,r2
8021330c:	00817db4 	movhi	r2,1526
80213310:	10b84004 	addi	r2,r2,-7936
80213314:	10c7203a 	divu	r3,r2,r3
80213318:	e0bfff17 	ldw	r2,-4(fp)
8021331c:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
80213320:	10bfffc4 	addi	r2,r2,-1
80213324:	00bffe16 	blt	zero,r2,80213320 <__reset+0xfa1f3320>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
80213328:	0005883a 	mov	r2,zero
}
8021332c:	e037883a 	mov	sp,fp
80213330:	df000017 	ldw	fp,0(sp)
80213334:	dec00104 	addi	sp,sp,4
80213338:	f800283a 	ret

8021333c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8021333c:	defffe04 	addi	sp,sp,-8
80213340:	dfc00115 	stw	ra,4(sp)
80213344:	df000015 	stw	fp,0(sp)
80213348:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8021334c:	d0a00d17 	ldw	r2,-32716(gp)
80213350:	10000326 	beq	r2,zero,80213360 <alt_get_errno+0x24>
80213354:	d0a00d17 	ldw	r2,-32716(gp)
80213358:	103ee83a 	callr	r2
8021335c:	00000106 	br	80213364 <alt_get_errno+0x28>
80213360:	d0a02b04 	addi	r2,gp,-32596
}
80213364:	e037883a 	mov	sp,fp
80213368:	dfc00117 	ldw	ra,4(sp)
8021336c:	df000017 	ldw	fp,0(sp)
80213370:	dec00204 	addi	sp,sp,8
80213374:	f800283a 	ret

80213378 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
80213378:	defffb04 	addi	sp,sp,-20
8021337c:	dfc00415 	stw	ra,16(sp)
80213380:	df000315 	stw	fp,12(sp)
80213384:	df000304 	addi	fp,sp,12
80213388:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
8021338c:	e0bfff17 	ldw	r2,-4(fp)
80213390:	10000616 	blt	r2,zero,802133ac <close+0x34>
80213394:	e0bfff17 	ldw	r2,-4(fp)
80213398:	10c00324 	muli	r3,r2,12
8021339c:	00a008b4 	movhi	r2,32802
802133a0:	10ad1b04 	addi	r2,r2,-19348
802133a4:	1885883a 	add	r2,r3,r2
802133a8:	00000106 	br	802133b0 <close+0x38>
802133ac:	0005883a 	mov	r2,zero
802133b0:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
802133b4:	e0bffd17 	ldw	r2,-12(fp)
802133b8:	10001926 	beq	r2,zero,80213420 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
802133bc:	e0bffd17 	ldw	r2,-12(fp)
802133c0:	10800017 	ldw	r2,0(r2)
802133c4:	10800417 	ldw	r2,16(r2)
802133c8:	10000626 	beq	r2,zero,802133e4 <close+0x6c>
802133cc:	e0bffd17 	ldw	r2,-12(fp)
802133d0:	10800017 	ldw	r2,0(r2)
802133d4:	10800417 	ldw	r2,16(r2)
802133d8:	e13ffd17 	ldw	r4,-12(fp)
802133dc:	103ee83a 	callr	r2
802133e0:	00000106 	br	802133e8 <close+0x70>
802133e4:	0005883a 	mov	r2,zero
802133e8:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
802133ec:	e13fff17 	ldw	r4,-4(fp)
802133f0:	02146800 	call	80214680 <alt_release_fd>
    if (rval < 0)
802133f4:	e0bffe17 	ldw	r2,-8(fp)
802133f8:	1000070e 	bge	r2,zero,80213418 <close+0xa0>
    {
      ALT_ERRNO = -rval;
802133fc:	021333c0 	call	8021333c <alt_get_errno>
80213400:	1007883a 	mov	r3,r2
80213404:	e0bffe17 	ldw	r2,-8(fp)
80213408:	0085c83a 	sub	r2,zero,r2
8021340c:	18800015 	stw	r2,0(r3)
      return -1;
80213410:	00bfffc4 	movi	r2,-1
80213414:	00000706 	br	80213434 <close+0xbc>
    }
    return 0;
80213418:	0005883a 	mov	r2,zero
8021341c:	00000506 	br	80213434 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
80213420:	021333c0 	call	8021333c <alt_get_errno>
80213424:	1007883a 	mov	r3,r2
80213428:	00801444 	movi	r2,81
8021342c:	18800015 	stw	r2,0(r3)
    return -1;
80213430:	00bfffc4 	movi	r2,-1
  }
}
80213434:	e037883a 	mov	sp,fp
80213438:	dfc00117 	ldw	ra,4(sp)
8021343c:	df000017 	ldw	fp,0(sp)
80213440:	dec00204 	addi	sp,sp,8
80213444:	f800283a 	ret

80213448 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
80213448:	deffff04 	addi	sp,sp,-4
8021344c:	df000015 	stw	fp,0(sp)
80213450:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
80213454:	0001883a 	nop
80213458:	e037883a 	mov	sp,fp
8021345c:	df000017 	ldw	fp,0(sp)
80213460:	dec00104 	addi	sp,sp,4
80213464:	f800283a 	ret

80213468 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
80213468:	defffc04 	addi	sp,sp,-16
8021346c:	df000315 	stw	fp,12(sp)
80213470:	df000304 	addi	fp,sp,12
80213474:	e13ffd15 	stw	r4,-12(fp)
80213478:	e17ffe15 	stw	r5,-8(fp)
8021347c:	e1bfff15 	stw	r6,-4(fp)
  return len;
80213480:	e0bfff17 	ldw	r2,-4(fp)
}
80213484:	e037883a 	mov	sp,fp
80213488:	df000017 	ldw	fp,0(sp)
8021348c:	dec00104 	addi	sp,sp,4
80213490:	f800283a 	ret

80213494 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80213494:	defffe04 	addi	sp,sp,-8
80213498:	dfc00115 	stw	ra,4(sp)
8021349c:	df000015 	stw	fp,0(sp)
802134a0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
802134a4:	d0a00d17 	ldw	r2,-32716(gp)
802134a8:	10000326 	beq	r2,zero,802134b8 <alt_get_errno+0x24>
802134ac:	d0a00d17 	ldw	r2,-32716(gp)
802134b0:	103ee83a 	callr	r2
802134b4:	00000106 	br	802134bc <alt_get_errno+0x28>
802134b8:	d0a02b04 	addi	r2,gp,-32596
}
802134bc:	e037883a 	mov	sp,fp
802134c0:	dfc00117 	ldw	ra,4(sp)
802134c4:	df000017 	ldw	fp,0(sp)
802134c8:	dec00204 	addi	sp,sp,8
802134cc:	f800283a 	ret

802134d0 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
802134d0:	defffb04 	addi	sp,sp,-20
802134d4:	dfc00415 	stw	ra,16(sp)
802134d8:	df000315 	stw	fp,12(sp)
802134dc:	df000304 	addi	fp,sp,12
802134e0:	e13ffe15 	stw	r4,-8(fp)
802134e4:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
802134e8:	e0bffe17 	ldw	r2,-8(fp)
802134ec:	10000616 	blt	r2,zero,80213508 <fstat+0x38>
802134f0:	e0bffe17 	ldw	r2,-8(fp)
802134f4:	10c00324 	muli	r3,r2,12
802134f8:	00a008b4 	movhi	r2,32802
802134fc:	10ad1b04 	addi	r2,r2,-19348
80213500:	1885883a 	add	r2,r3,r2
80213504:	00000106 	br	8021350c <fstat+0x3c>
80213508:	0005883a 	mov	r2,zero
8021350c:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
80213510:	e0bffd17 	ldw	r2,-12(fp)
80213514:	10001026 	beq	r2,zero,80213558 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
80213518:	e0bffd17 	ldw	r2,-12(fp)
8021351c:	10800017 	ldw	r2,0(r2)
80213520:	10800817 	ldw	r2,32(r2)
80213524:	10000726 	beq	r2,zero,80213544 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
80213528:	e0bffd17 	ldw	r2,-12(fp)
8021352c:	10800017 	ldw	r2,0(r2)
80213530:	10800817 	ldw	r2,32(r2)
80213534:	e17fff17 	ldw	r5,-4(fp)
80213538:	e13ffd17 	ldw	r4,-12(fp)
8021353c:	103ee83a 	callr	r2
80213540:	00000a06 	br	8021356c <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
80213544:	e0bfff17 	ldw	r2,-4(fp)
80213548:	00c80004 	movi	r3,8192
8021354c:	10c00115 	stw	r3,4(r2)
      return 0;
80213550:	0005883a 	mov	r2,zero
80213554:	00000506 	br	8021356c <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
80213558:	02134940 	call	80213494 <alt_get_errno>
8021355c:	1007883a 	mov	r3,r2
80213560:	00801444 	movi	r2,81
80213564:	18800015 	stw	r2,0(r3)
    return -1;
80213568:	00bfffc4 	movi	r2,-1
  }
}
8021356c:	e037883a 	mov	sp,fp
80213570:	dfc00117 	ldw	ra,4(sp)
80213574:	df000017 	ldw	fp,0(sp)
80213578:	dec00204 	addi	sp,sp,8
8021357c:	f800283a 	ret

80213580 <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
80213580:	defff004 	addi	sp,sp,-64
80213584:	df000f15 	stw	fp,60(sp)
80213588:	df000f04 	addi	fp,sp,60
8021358c:	e13ffd15 	stw	r4,-12(fp)
80213590:	e17ffe15 	stw	r5,-8(fp)
80213594:	e1bfff15 	stw	r6,-4(fp)
  int rc = -EINVAL;  
80213598:	00bffa84 	movi	r2,-22
8021359c:	e0bff115 	stw	r2,-60(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
802135a0:	e0bffd17 	ldw	r2,-12(fp)
802135a4:	10800828 	cmpgeui	r2,r2,32
802135a8:	1000501e 	bne	r2,zero,802136ec <alt_irq_register+0x16c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802135ac:	0005303a 	rdctl	r2,status
802135b0:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802135b4:	e0fff617 	ldw	r3,-40(fp)
802135b8:	00bfff84 	movi	r2,-2
802135bc:	1884703a 	and	r2,r3,r2
802135c0:	1001703a 	wrctl	status,r2
  
  return context;
802135c4:	e0bff617 	ldw	r2,-40(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
802135c8:	e0bff315 	stw	r2,-52(fp)

    alt_irq[id].handler = handler;
802135cc:	00a008b4 	movhi	r2,32802
802135d0:	10b38a04 	addi	r2,r2,-12760
802135d4:	e0fffd17 	ldw	r3,-12(fp)
802135d8:	180690fa 	slli	r3,r3,3
802135dc:	10c5883a 	add	r2,r2,r3
802135e0:	e0ffff17 	ldw	r3,-4(fp)
802135e4:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = context;
802135e8:	00a008b4 	movhi	r2,32802
802135ec:	10b38a04 	addi	r2,r2,-12760
802135f0:	e0fffd17 	ldw	r3,-12(fp)
802135f4:	180690fa 	slli	r3,r3,3
802135f8:	10c5883a 	add	r2,r2,r3
802135fc:	10800104 	addi	r2,r2,4
80213600:	e0fffe17 	ldw	r3,-8(fp)
80213604:	10c00015 	stw	r3,0(r2)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
80213608:	e0bfff17 	ldw	r2,-4(fp)
8021360c:	10001926 	beq	r2,zero,80213674 <alt_irq_register+0xf4>
80213610:	e0bffd17 	ldw	r2,-12(fp)
80213614:	e0bff215 	stw	r2,-56(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80213618:	0005303a 	rdctl	r2,status
8021361c:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80213620:	e0fff717 	ldw	r3,-36(fp)
80213624:	00bfff84 	movi	r2,-2
80213628:	1884703a 	and	r2,r3,r2
8021362c:	1001703a 	wrctl	status,r2
  
  return context;
80213630:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
80213634:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
80213638:	00c00044 	movi	r3,1
8021363c:	e0bff217 	ldw	r2,-56(fp)
80213640:	1884983a 	sll	r2,r3,r2
80213644:	1007883a 	mov	r3,r2
80213648:	d0a02c17 	ldw	r2,-32592(gp)
8021364c:	1884b03a 	or	r2,r3,r2
80213650:	d0a02c15 	stw	r2,-32592(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
80213654:	d0a02c17 	ldw	r2,-32592(gp)
80213658:	100170fa 	wrctl	ienable,r2
8021365c:	e0bff817 	ldw	r2,-32(fp)
80213660:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80213664:	e0bff917 	ldw	r2,-28(fp)
80213668:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
8021366c:	0005883a 	mov	r2,zero
80213670:	00001906 	br	802136d8 <alt_irq_register+0x158>
80213674:	e0bffd17 	ldw	r2,-12(fp)
80213678:	e0bff415 	stw	r2,-48(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021367c:	0005303a 	rdctl	r2,status
80213680:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80213684:	e0fffa17 	ldw	r3,-24(fp)
80213688:	00bfff84 	movi	r2,-2
8021368c:	1884703a 	and	r2,r3,r2
80213690:	1001703a 	wrctl	status,r2
  
  return context;
80213694:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
80213698:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
8021369c:	00c00044 	movi	r3,1
802136a0:	e0bff417 	ldw	r2,-48(fp)
802136a4:	1884983a 	sll	r2,r3,r2
802136a8:	0084303a 	nor	r2,zero,r2
802136ac:	1007883a 	mov	r3,r2
802136b0:	d0a02c17 	ldw	r2,-32592(gp)
802136b4:	1884703a 	and	r2,r3,r2
802136b8:	d0a02c15 	stw	r2,-32592(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
802136bc:	d0a02c17 	ldw	r2,-32592(gp)
802136c0:	100170fa 	wrctl	ienable,r2
802136c4:	e0bffb17 	ldw	r2,-20(fp)
802136c8:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802136cc:	e0bffc17 	ldw	r2,-16(fp)
802136d0:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
802136d4:	0005883a 	mov	r2,zero
802136d8:	e0bff115 	stw	r2,-60(fp)
802136dc:	e0bff317 	ldw	r2,-52(fp)
802136e0:	e0bff515 	stw	r2,-44(fp)
802136e4:	e0bff517 	ldw	r2,-44(fp)
802136e8:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
802136ec:	e0bff117 	ldw	r2,-60(fp)
}
802136f0:	e037883a 	mov	sp,fp
802136f4:	df000017 	ldw	fp,0(sp)
802136f8:	dec00104 	addi	sp,sp,4
802136fc:	f800283a 	ret

80213700 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80213700:	defffe04 	addi	sp,sp,-8
80213704:	dfc00115 	stw	ra,4(sp)
80213708:	df000015 	stw	fp,0(sp)
8021370c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80213710:	d0a00d17 	ldw	r2,-32716(gp)
80213714:	10000326 	beq	r2,zero,80213724 <alt_get_errno+0x24>
80213718:	d0a00d17 	ldw	r2,-32716(gp)
8021371c:	103ee83a 	callr	r2
80213720:	00000106 	br	80213728 <alt_get_errno+0x28>
80213724:	d0a02b04 	addi	r2,gp,-32596
}
80213728:	e037883a 	mov	sp,fp
8021372c:	dfc00117 	ldw	ra,4(sp)
80213730:	df000017 	ldw	fp,0(sp)
80213734:	dec00204 	addi	sp,sp,8
80213738:	f800283a 	ret

8021373c <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
8021373c:	deffed04 	addi	sp,sp,-76
80213740:	dfc01215 	stw	ra,72(sp)
80213744:	df001115 	stw	fp,68(sp)
80213748:	df001104 	addi	fp,sp,68
8021374c:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
80213750:	e0bfff17 	ldw	r2,-4(fp)
80213754:	10000616 	blt	r2,zero,80213770 <isatty+0x34>
80213758:	e0bfff17 	ldw	r2,-4(fp)
8021375c:	10c00324 	muli	r3,r2,12
80213760:	00a008b4 	movhi	r2,32802
80213764:	10ad1b04 	addi	r2,r2,-19348
80213768:	1885883a 	add	r2,r3,r2
8021376c:	00000106 	br	80213774 <isatty+0x38>
80213770:	0005883a 	mov	r2,zero
80213774:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
80213778:	e0bfef17 	ldw	r2,-68(fp)
8021377c:	10000e26 	beq	r2,zero,802137b8 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
80213780:	e0bfef17 	ldw	r2,-68(fp)
80213784:	10800017 	ldw	r2,0(r2)
80213788:	10800817 	ldw	r2,32(r2)
8021378c:	1000021e 	bne	r2,zero,80213798 <isatty+0x5c>
    {
      return 1;
80213790:	00800044 	movi	r2,1
80213794:	00000d06 	br	802137cc <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
80213798:	e0bff004 	addi	r2,fp,-64
8021379c:	100b883a 	mov	r5,r2
802137a0:	e13fff17 	ldw	r4,-4(fp)
802137a4:	02134d00 	call	802134d0 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
802137a8:	e0bff117 	ldw	r2,-60(fp)
802137ac:	10880020 	cmpeqi	r2,r2,8192
802137b0:	10803fcc 	andi	r2,r2,255
802137b4:	00000506 	br	802137cc <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
802137b8:	02137000 	call	80213700 <alt_get_errno>
802137bc:	1007883a 	mov	r3,r2
802137c0:	00801444 	movi	r2,81
802137c4:	18800015 	stw	r2,0(r3)
    return 0;
802137c8:	0005883a 	mov	r2,zero
  }
}
802137cc:	e037883a 	mov	sp,fp
802137d0:	dfc00117 	ldw	ra,4(sp)
802137d4:	df000017 	ldw	fp,0(sp)
802137d8:	dec00204 	addi	sp,sp,8
802137dc:	f800283a 	ret

802137e0 <tx_log_str>:
	#include "sys/alt_log_printf.h"

        .global tx_log_str
tx_log_str:
	/* load base uart / jtag uart address into r6 */
	movhi r6, %hiadj(ALT_LOG_PORT_BASE)
802137e0:	01a00034 	movhi	r6,32768
	addi r6, r6, %lo(ALT_LOG_PORT_BASE)
802137e4:	318b2404 	addi	r6,r6,11408

802137e8 <tx_next_char>:
tx_next_char:
        /* if pointer points to null, return 
         * r4 is the pointer to the str to be printed, set by ALT_LOG_PUTS */
	ldb r7, (r4)
802137e8:	21c00007 	ldb	r7,0(r4)
	beq r0, r7, end_tx
802137ec:	01c00826 	beq	zero,r7,80213810 <end_tx>

802137f0 <wait_tx_ready_loop>:

	/* check device transmit ready  */
wait_tx_ready_loop:
        ldwio   r8, ALT_LOG_PRINT_REG_OFFSET(r6)
802137f0:	32000137 	ldwio	r8,4(r6)
        /*UART, ALT_LOG_PRINT_MSK == 0x40
          JTAG UART, ALT_LOG_PRINT_MSK == 0xFFFF0000 */
        andhi   r5, r8, %hi(ALT_LOG_PRINT_MSK)
802137f4:	417fffec 	andhi	r5,r8,65535
        andi    r8, r8, %lo(ALT_LOG_PRINT_MSK)
802137f8:	4200000c 	andi	r8,r8,0
        or      r5, r5, r8
802137fc:	2a0ab03a 	or	r5,r5,r8
        beq     r5, r0, wait_tx_ready_loop	
80213800:	283ffb26 	beq	r5,zero,802137f0 <__reset+0xfa1f37f0>
	/* write char */
	stwio   r7, ALT_LOG_PRINT_TXDATA_REG_OFFSET (r6)		
80213804:	31c00035 	stwio	r7,0(r6)
	/* advance string pointer */
	addi r4, r4, 1
80213808:	21000044 	addi	r4,r4,1
	br tx_next_char
8021380c:	003ff606 	br	802137e8 <__reset+0xfa1f37e8>

80213810 <end_tx>:
end_tx:	
        ret
80213810:	f800283a 	ret

80213814 <alt_log_txchar>:



/* Function to put one char onto the UART/JTAG UART txdata register. */
void alt_log_txchar(int c,char *base)
{
80213814:	defffd04 	addi	sp,sp,-12
80213818:	df000215 	stw	fp,8(sp)
8021381c:	df000204 	addi	fp,sp,8
80213820:	e13ffe15 	stw	r4,-8(fp)
80213824:	e17fff15 	stw	r5,-4(fp)
  /* Wait until the device is ready for a character */
  while((ALT_LOG_PRINT_REG_RD(base) & ALT_LOG_PRINT_MSK) == 0)
80213828:	0001883a 	nop
8021382c:	e0bfff17 	ldw	r2,-4(fp)
80213830:	10800104 	addi	r2,r2,4
80213834:	10800037 	ldwio	r2,0(r2)
80213838:	10bfffec 	andhi	r2,r2,65535
8021383c:	103ffb26 	beq	r2,zero,8021382c <__reset+0xfa1f382c>
    ;
  /* And pop the character into the register */
  ALT_LOG_PRINT_TXDATA_WR(base,c);
80213840:	e0bfff17 	ldw	r2,-4(fp)
80213844:	e0fffe17 	ldw	r3,-8(fp)
80213848:	10c00035 	stwio	r3,0(r2)
}
8021384c:	0001883a 	nop
80213850:	e037883a 	mov	sp,fp
80213854:	df000017 	ldw	fp,0(sp)
80213858:	dec00104 	addi	sp,sp,4
8021385c:	f800283a 	ret

80213860 <alt_log_repchar>:


/* Called by alt_log_private_printf to print out characters repeatedly */
void alt_log_repchar(char c,int r,int base)
{
80213860:	defffb04 	addi	sp,sp,-20
80213864:	dfc00415 	stw	ra,16(sp)
80213868:	df000315 	stw	fp,12(sp)
8021386c:	df000304 	addi	fp,sp,12
80213870:	2005883a 	mov	r2,r4
80213874:	e17ffe15 	stw	r5,-8(fp)
80213878:	e1bfff15 	stw	r6,-4(fp)
8021387c:	e0bffd05 	stb	r2,-12(fp)
  while(r-- > 0)
80213880:	00000506 	br	80213898 <alt_log_repchar+0x38>
    alt_log_txchar(c,(char*) base);
80213884:	e0bffd07 	ldb	r2,-12(fp)
80213888:	e0ffff17 	ldw	r3,-4(fp)
8021388c:	180b883a 	mov	r5,r3
80213890:	1009883a 	mov	r4,r2
80213894:	02138140 	call	80213814 <alt_log_txchar>


/* Called by alt_log_private_printf to print out characters repeatedly */
void alt_log_repchar(char c,int r,int base)
{
  while(r-- > 0)
80213898:	e0bffe17 	ldw	r2,-8(fp)
8021389c:	10ffffc4 	addi	r3,r2,-1
802138a0:	e0fffe15 	stw	r3,-8(fp)
802138a4:	00bff716 	blt	zero,r2,80213884 <__reset+0xfa1f3884>
    alt_log_txchar(c,(char*) base);
}
802138a8:	0001883a 	nop
802138ac:	e037883a 	mov	sp,fp
802138b0:	dfc00117 	ldw	ra,4(sp)
802138b4:	df000017 	ldw	fp,0(sp)
802138b8:	dec00204 	addi	sp,sp,8
802138bc:	f800283a 	ret

802138c0 <alt_log_private_printf>:


/* Stripped down printf function */
void alt_log_private_printf(const char *fmt,int base,va_list args)
  {
802138c0:	deffe904 	addi	sp,sp,-92
802138c4:	dfc01615 	stw	ra,88(sp)
802138c8:	df001515 	stw	fp,84(sp)
802138cc:	dc001415 	stw	r16,80(sp)
802138d0:	df001504 	addi	fp,sp,84
802138d4:	e13ffc15 	stw	r4,-16(fp)
802138d8:	e17ffd15 	stw	r5,-12(fp)
802138dc:	e1bffe15 	stw	r6,-8(fp)
  const char *w;
  char c;
  int state;
  int fmtLeadingZero = 0; /* init these all to 0 for -W warnings. */
802138e0:	e03fed15 	stw	zero,-76(fp)
  int fmtLong = 0;
802138e4:	e03fee15 	stw	zero,-72(fp)
  int fmtBeforeDecimal = 0;
802138e8:	e03fef15 	stw	zero,-68(fp)
  int fmtAfterDecimal = 0;
802138ec:	e03ff015 	stw	zero,-64(fp)
  int fmtBase = 0;
802138f0:	e03ff115 	stw	zero,-60(fp)
  int fmtSigned = 0;
802138f4:	e03ff215 	stw	zero,-56(fp)
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */
802138f8:	e03ff315 	stw	zero,-52(fp)

  w = fmt;
802138fc:	e0bffc17 	ldw	r2,-16(fp)
80213900:	e0bfeb15 	stw	r2,-84(fp)
  state = pfState_chars;
80213904:	e03fec15 	stw	zero,-80(fp)

  while(0 != (c = *w++))
80213908:	00014b06 	br	80213e38 <alt_log_private_printf+0x578>
    {
    switch(state)
8021390c:	e0bfec17 	ldw	r2,-80(fp)
80213910:	10c00060 	cmpeqi	r3,r2,1
80213914:	18001b1e 	bne	r3,zero,80213984 <alt_log_private_printf+0xc4>
80213918:	10c000a0 	cmpeqi	r3,r2,2
8021391c:	18002d1e 	bne	r3,zero,802139d4 <alt_log_private_printf+0x114>
80213920:	10000126 	beq	r2,zero,80213928 <alt_log_private_printf+0x68>
80213924:	00014406 	br	80213e38 <alt_log_private_printf+0x578>
      {
      case pfState_chars:
        if(c == '%')
80213928:	e0bffb07 	ldb	r2,-20(fp)
8021392c:	10800958 	cmpnei	r2,r2,37
80213930:	10000e1e 	bne	r2,zero,8021396c <alt_log_private_printf+0xac>
        {
          fmtLeadingZero = 0;
80213934:	e03fed15 	stw	zero,-76(fp)
          fmtLong = 0;
80213938:	e03fee15 	stw	zero,-72(fp)
          fmtBase = 10;
8021393c:	00800284 	movi	r2,10
80213940:	e0bff115 	stw	r2,-60(fp)
          fmtSigned = 1;
80213944:	00800044 	movi	r2,1
80213948:	e0bff215 	stw	r2,-56(fp)
          fmtCase = 0; /* Only %X sets this. */
8021394c:	e03ff315 	stw	zero,-52(fp)
          fmtBeforeDecimal = -1;
80213950:	00bfffc4 	movi	r2,-1
80213954:	e0bfef15 	stw	r2,-68(fp)
          fmtAfterDecimal = -1;
80213958:	00bfffc4 	movi	r2,-1
8021395c:	e0bff015 	stw	r2,-64(fp)
          state = pfState_firstFmtChar;
80213960:	00800044 	movi	r2,1
80213964:	e0bfec15 	stw	r2,-80(fp)
80213968:	00013306 	br	80213e38 <alt_log_private_printf+0x578>
        }
        else
        {
          alt_log_txchar(c,(char*)base);
8021396c:	e0bffb07 	ldb	r2,-20(fp)
80213970:	e0fffd17 	ldw	r3,-12(fp)
80213974:	180b883a 	mov	r5,r3
80213978:	1009883a 	mov	r4,r2
8021397c:	02138140 	call	80213814 <alt_log_txchar>
        }
        break;
80213980:	00012d06 	br	80213e38 <alt_log_private_printf+0x578>

      case pfState_firstFmtChar:
        if(c == '0')
80213984:	e0bffb07 	ldb	r2,-20(fp)
80213988:	10800c18 	cmpnei	r2,r2,48
8021398c:	1000051e 	bne	r2,zero,802139a4 <alt_log_private_printf+0xe4>
        {
          fmtLeadingZero = 1;
80213990:	00800044 	movi	r2,1
80213994:	e0bfed15 	stw	r2,-76(fp)
          state = pfState_otherFmtChar;
80213998:	00800084 	movi	r2,2
8021399c:	e0bfec15 	stw	r2,-80(fp)
802139a0:	00012506 	br	80213e38 <alt_log_private_printf+0x578>
        }
        else if(c == '%')
802139a4:	e0bffb07 	ldb	r2,-20(fp)
802139a8:	10800958 	cmpnei	r2,r2,37
802139ac:	1000071e 	bne	r2,zero,802139cc <alt_log_private_printf+0x10c>
        {
          alt_log_txchar(c,(char*)base);
802139b0:	e0bffb07 	ldb	r2,-20(fp)
802139b4:	e0fffd17 	ldw	r3,-12(fp)
802139b8:	180b883a 	mov	r5,r3
802139bc:	1009883a 	mov	r4,r2
802139c0:	02138140 	call	80213814 <alt_log_txchar>
          state = pfState_chars;
802139c4:	e03fec15 	stw	zero,-80(fp)
802139c8:	00011b06 	br	80213e38 <alt_log_private_printf+0x578>
        }
        else
        {
          state = pfState_otherFmtChar;
802139cc:	00800084 	movi	r2,2
802139d0:	e0bfec15 	stw	r2,-80(fp)
        }
        break;

      case pfState_otherFmtChar:
otherFmtChar:
        if(c == '.')
802139d4:	e0bffb07 	ldb	r2,-20(fp)
802139d8:	10800b98 	cmpnei	r2,r2,46
802139dc:	1000021e 	bne	r2,zero,802139e8 <alt_log_private_printf+0x128>
        {
          fmtAfterDecimal = 0;
802139e0:	e03ff015 	stw	zero,-64(fp)
802139e4:	00011306 	br	80213e34 <alt_log_private_printf+0x574>
        }
        else if('0' <= c && c <= '9')
802139e8:	e0bffb07 	ldb	r2,-20(fp)
802139ec:	10800c10 	cmplti	r2,r2,48
802139f0:	10001a1e 	bne	r2,zero,80213a5c <alt_log_private_printf+0x19c>
802139f4:	e0bffb07 	ldb	r2,-20(fp)
802139f8:	10800e88 	cmpgei	r2,r2,58
802139fc:	1000171e 	bne	r2,zero,80213a5c <alt_log_private_printf+0x19c>
        {
          c -= '0';
80213a00:	e0bffb03 	ldbu	r2,-20(fp)
80213a04:	10bff404 	addi	r2,r2,-48
80213a08:	e0bffb05 	stb	r2,-20(fp)
          if(fmtAfterDecimal < 0)     /* still before decimal */
80213a0c:	e0bff017 	ldw	r2,-64(fp)
80213a10:	10000c0e 	bge	r2,zero,80213a44 <alt_log_private_printf+0x184>
          {
            if(fmtBeforeDecimal < 0)
80213a14:	e0bfef17 	ldw	r2,-68(fp)
80213a18:	1000020e 	bge	r2,zero,80213a24 <alt_log_private_printf+0x164>
            {
              fmtBeforeDecimal = 0;
80213a1c:	e03fef15 	stw	zero,-68(fp)
80213a20:	00000306 	br	80213a30 <alt_log_private_printf+0x170>
            }
            else
            {
              fmtBeforeDecimal *= 10;
80213a24:	e0bfef17 	ldw	r2,-68(fp)
80213a28:	108002a4 	muli	r2,r2,10
80213a2c:	e0bfef15 	stw	r2,-68(fp)
            }
            fmtBeforeDecimal += c;
80213a30:	e0bffb07 	ldb	r2,-20(fp)
80213a34:	e0ffef17 	ldw	r3,-68(fp)
80213a38:	1885883a 	add	r2,r3,r2
80213a3c:	e0bfef15 	stw	r2,-68(fp)
          fmtAfterDecimal = 0;
        }
        else if('0' <= c && c <= '9')
        {
          c -= '0';
          if(fmtAfterDecimal < 0)     /* still before decimal */
80213a40:	0000fc06 	br	80213e34 <alt_log_private_printf+0x574>
            }
            fmtBeforeDecimal += c;
          }
          else
          {
            fmtAfterDecimal = (fmtAfterDecimal * 10) + c;
80213a44:	e0bff017 	ldw	r2,-64(fp)
80213a48:	10c002a4 	muli	r3,r2,10
80213a4c:	e0bffb07 	ldb	r2,-20(fp)
80213a50:	1885883a 	add	r2,r3,r2
80213a54:	e0bff015 	stw	r2,-64(fp)
          fmtAfterDecimal = 0;
        }
        else if('0' <= c && c <= '9')
        {
          c -= '0';
          if(fmtAfterDecimal < 0)     /* still before decimal */
80213a58:	0000f606 	br	80213e34 <alt_log_private_printf+0x574>
          else
          {
            fmtAfterDecimal = (fmtAfterDecimal * 10) + c;
          }
        }
        else if(c == 'l')
80213a5c:	e0bffb07 	ldb	r2,-20(fp)
80213a60:	10801b18 	cmpnei	r2,r2,108
80213a64:	1000031e 	bne	r2,zero,80213a74 <alt_log_private_printf+0x1b4>
        {
          fmtLong = 1;
80213a68:	00800044 	movi	r2,1
80213a6c:	e0bfee15 	stw	r2,-72(fp)
80213a70:	0000f006 	br	80213e34 <alt_log_private_printf+0x574>
        }
        else                  /* we're up to the letter which determines type */
        {
          switch(c)
80213a74:	e0bffb07 	ldb	r2,-20(fp)
80213a78:	10bfea04 	addi	r2,r2,-88
80213a7c:	10c00868 	cmpgeui	r3,r2,33
80213a80:	1800eb1e 	bne	r3,zero,80213e30 <alt_log_private_printf+0x570>
80213a84:	100690ba 	slli	r3,r2,2
80213a88:	00a00874 	movhi	r2,32801
80213a8c:	108ea704 	addi	r2,r2,15004
80213a90:	1885883a 	add	r2,r3,r2
80213a94:	10800017 	ldw	r2,0(r2)
80213a98:	1000683a 	jmp	r2
80213a9c:	80213d5c 	xori	zero,r16,34037
80213aa0:	80213e30 	cmpltui	zero,r16,34040
80213aa4:	80213e30 	cmpltui	zero,r16,34040
80213aa8:	80213e30 	cmpltui	zero,r16,34040
80213aac:	80213e30 	cmpltui	zero,r16,34040
80213ab0:	80213e30 	cmpltui	zero,r16,34040
80213ab4:	80213e30 	cmpltui	zero,r16,34040
80213ab8:	80213e30 	cmpltui	zero,r16,34040
80213abc:	80213e30 	cmpltui	zero,r16,34040
80213ac0:	80213e30 	cmpltui	zero,r16,34040
80213ac4:	80213e30 	cmpltui	zero,r16,34040
80213ac8:	80213d74 	orhi	zero,r16,34037
80213acc:	80213b20 	cmpeqi	zero,r16,-31508
80213ad0:	80213e30 	cmpltui	zero,r16,34040
80213ad4:	80213e30 	cmpltui	zero,r16,34040
80213ad8:	80213e30 	cmpltui	zero,r16,34040
80213adc:	80213e30 	cmpltui	zero,r16,34040
80213ae0:	80213b20 	cmpeqi	zero,r16,-31508
80213ae4:	80213e30 	cmpltui	zero,r16,34040
80213ae8:	80213e30 	cmpltui	zero,r16,34040
80213aec:	80213e30 	cmpltui	zero,r16,34040
80213af0:	80213e30 	cmpltui	zero,r16,34040
80213af4:	80213e30 	cmpltui	zero,r16,34040
80213af8:	80213d3c 	xorhi	zero,r16,34036
80213afc:	80213e30 	cmpltui	zero,r16,34040
80213b00:	80213e30 	cmpltui	zero,r16,34040
80213b04:	80213e30 	cmpltui	zero,r16,34040
80213b08:	80213db0 	cmpltui	zero,r16,34038
80213b0c:	80213e30 	cmpltui	zero,r16,34040
80213b10:	80213d34 	orhi	zero,r16,34036
80213b14:	80213e30 	cmpltui	zero,r16,34040
80213b18:	80213e30 	cmpltui	zero,r16,34040
80213b1c:	80213d4c 	andi	zero,r16,34037
                unsigned long vShrink;  /* used to count digits */
                int sign;
                int digitCount;

                /* Get the value */
                if(fmtLong)
80213b20:	e0bfee17 	ldw	r2,-72(fp)
80213b24:	10000e26 	beq	r2,zero,80213b60 <alt_log_private_printf+0x2a0>
                {
                  if (fmtSigned)
80213b28:	e0bff217 	ldw	r2,-56(fp)
80213b2c:	10000626 	beq	r2,zero,80213b48 <alt_log_private_printf+0x288>
                  {
                    v = va_arg(args,long);
80213b30:	e0bffe17 	ldw	r2,-8(fp)
80213b34:	10c00104 	addi	r3,r2,4
80213b38:	e0fffe15 	stw	r3,-8(fp)
80213b3c:	10800017 	ldw	r2,0(r2)
80213b40:	e0bff415 	stw	r2,-48(fp)
80213b44:	00001306 	br	80213b94 <alt_log_private_printf+0x2d4>
                  }
                  else
                  {
                    v = va_arg(args,unsigned long);
80213b48:	e0bffe17 	ldw	r2,-8(fp)
80213b4c:	10c00104 	addi	r3,r2,4
80213b50:	e0fffe15 	stw	r3,-8(fp)
80213b54:	10800017 	ldw	r2,0(r2)
80213b58:	e0bff415 	stw	r2,-48(fp)
80213b5c:	00000d06 	br	80213b94 <alt_log_private_printf+0x2d4>
                  }
                }
                else
                {
                  if (fmtSigned)
80213b60:	e0bff217 	ldw	r2,-56(fp)
80213b64:	10000626 	beq	r2,zero,80213b80 <alt_log_private_printf+0x2c0>
                  {
                    v = va_arg(args,int);
80213b68:	e0bffe17 	ldw	r2,-8(fp)
80213b6c:	10c00104 	addi	r3,r2,4
80213b70:	e0fffe15 	stw	r3,-8(fp)
80213b74:	10800017 	ldw	r2,0(r2)
80213b78:	e0bff415 	stw	r2,-48(fp)
80213b7c:	00000506 	br	80213b94 <alt_log_private_printf+0x2d4>
                  }
                  else
                  {
                    v = va_arg(args,unsigned int);
80213b80:	e0bffe17 	ldw	r2,-8(fp)
80213b84:	10c00104 	addi	r3,r2,4
80213b88:	e0fffe15 	stw	r3,-8(fp)
80213b8c:	10800017 	ldw	r2,0(r2)
80213b90:	e0bff415 	stw	r2,-48(fp)
                  }
                }

                /* Strip sign */
                sign = 0;
80213b94:	e03ff715 	stw	zero,-36(fp)
                  /* (assumes sign bit is #31) */
                if( fmtSigned && (v & (0x80000000)) )
80213b98:	e0bff217 	ldw	r2,-56(fp)
80213b9c:	10000726 	beq	r2,zero,80213bbc <alt_log_private_printf+0x2fc>
80213ba0:	e0bff417 	ldw	r2,-48(fp)
80213ba4:	1000050e 	bge	r2,zero,80213bbc <alt_log_private_printf+0x2fc>
                  {
                  v = ~v + 1;
80213ba8:	e0bff417 	ldw	r2,-48(fp)
80213bac:	0085c83a 	sub	r2,zero,r2
80213bb0:	e0bff415 	stw	r2,-48(fp)
                  sign = 1;
80213bb4:	00800044 	movi	r2,1
80213bb8:	e0bff715 	stw	r2,-36(fp)
                  }

                /* Count digits, and get largest place value */
                vShrink = v;
80213bbc:	e0bff417 	ldw	r2,-48(fp)
80213bc0:	e0bff615 	stw	r2,-40(fp)
                p = 1;
80213bc4:	00800044 	movi	r2,1
80213bc8:	e0bff515 	stw	r2,-44(fp)
                digitCount = 1;
80213bcc:	00800044 	movi	r2,1
80213bd0:	e0bff815 	stw	r2,-32(fp)
                while( (vShrink = vShrink / fmtBase) > 0 )
80213bd4:	00000706 	br	80213bf4 <alt_log_private_printf+0x334>
                  {
                  digitCount++;
80213bd8:	e0bff817 	ldw	r2,-32(fp)
80213bdc:	10800044 	addi	r2,r2,1
80213be0:	e0bff815 	stw	r2,-32(fp)
                  p *= fmtBase;
80213be4:	e0bff117 	ldw	r2,-60(fp)
80213be8:	e0fff517 	ldw	r3,-44(fp)
80213bec:	1885383a 	mul	r2,r3,r2
80213bf0:	e0bff515 	stw	r2,-44(fp)

                /* Count digits, and get largest place value */
                vShrink = v;
                p = 1;
                digitCount = 1;
                while( (vShrink = vShrink / fmtBase) > 0 )
80213bf4:	e0bff117 	ldw	r2,-60(fp)
80213bf8:	e0fff617 	ldw	r3,-40(fp)
80213bfc:	1885203a 	divu	r2,r3,r2
80213c00:	e0bff615 	stw	r2,-40(fp)
80213c04:	e0bff617 	ldw	r2,-40(fp)
80213c08:	103ff31e 	bne	r2,zero,80213bd8 <__reset+0xfa1f3bd8>
                  digitCount++;
                  p *= fmtBase;
                  }

                /* Print leading characters & sign */
                fmtBeforeDecimal -= digitCount;
80213c0c:	e0ffef17 	ldw	r3,-68(fp)
80213c10:	e0bff817 	ldw	r2,-32(fp)
80213c14:	1885c83a 	sub	r2,r3,r2
80213c18:	e0bfef15 	stw	r2,-68(fp)
                if(fmtLeadingZero)
80213c1c:	e0bfed17 	ldw	r2,-76(fp)
80213c20:	10000e26 	beq	r2,zero,80213c5c <alt_log_private_printf+0x39c>
                  {
                  if(sign)
80213c24:	e0bff717 	ldw	r2,-36(fp)
80213c28:	10000726 	beq	r2,zero,80213c48 <alt_log_private_printf+0x388>
                    {
                    alt_log_txchar('-',(char*)base);
80213c2c:	e0bffd17 	ldw	r2,-12(fp)
80213c30:	100b883a 	mov	r5,r2
80213c34:	01000b44 	movi	r4,45
80213c38:	02138140 	call	80213814 <alt_log_txchar>
                    fmtBeforeDecimal--;
80213c3c:	e0bfef17 	ldw	r2,-68(fp)
80213c40:	10bfffc4 	addi	r2,r2,-1
80213c44:	e0bfef15 	stw	r2,-68(fp)
                    }
                  alt_log_repchar('0',fmtBeforeDecimal,base);
80213c48:	e1bffd17 	ldw	r6,-12(fp)
80213c4c:	e17fef17 	ldw	r5,-68(fp)
80213c50:	01000c04 	movi	r4,48
80213c54:	02138600 	call	80213860 <alt_log_repchar>
80213c58:	00003206 	br	80213d24 <alt_log_private_printf+0x464>
                  }
                else
                  {
                    if(sign)
80213c5c:	e0bff717 	ldw	r2,-36(fp)
80213c60:	10000326 	beq	r2,zero,80213c70 <alt_log_private_printf+0x3b0>
                    {
                      fmtBeforeDecimal--;
80213c64:	e0bfef17 	ldw	r2,-68(fp)
80213c68:	10bfffc4 	addi	r2,r2,-1
80213c6c:	e0bfef15 	stw	r2,-68(fp)
                    }
                    alt_log_repchar(' ',fmtBeforeDecimal,base);
80213c70:	e1bffd17 	ldw	r6,-12(fp)
80213c74:	e17fef17 	ldw	r5,-68(fp)
80213c78:	01000804 	movi	r4,32
80213c7c:	02138600 	call	80213860 <alt_log_repchar>
                    if(sign)
80213c80:	e0bff717 	ldw	r2,-36(fp)
80213c84:	10002726 	beq	r2,zero,80213d24 <alt_log_private_printf+0x464>
                    {
                      alt_log_txchar('-',(char*)base);
80213c88:	e0bffd17 	ldw	r2,-12(fp)
80213c8c:	100b883a 	mov	r5,r2
80213c90:	01000b44 	movi	r4,45
80213c94:	02138140 	call	80213814 <alt_log_txchar>
                    }
                  }

                /* Print numbery parts */
                while(p)
80213c98:	00002206 	br	80213d24 <alt_log_private_printf+0x464>
                  {
                  unsigned char d;

                  d = v / p;
80213c9c:	e0fff417 	ldw	r3,-48(fp)
80213ca0:	e0bff517 	ldw	r2,-44(fp)
80213ca4:	1885203a 	divu	r2,r3,r2
80213ca8:	e0bff905 	stb	r2,-28(fp)
                  d += '0';
80213cac:	e0bff903 	ldbu	r2,-28(fp)
80213cb0:	10800c04 	addi	r2,r2,48
80213cb4:	e0bff905 	stb	r2,-28(fp)
                  if(d > '9')
80213cb8:	e0bff903 	ldbu	r2,-28(fp)
80213cbc:	10800eb0 	cmpltui	r2,r2,58
80213cc0:	1000081e 	bne	r2,zero,80213ce4 <alt_log_private_printf+0x424>
                  {
                    d += (fmtCase ? 'A' : 'a') - '0' - 10;
80213cc4:	e0bff317 	ldw	r2,-52(fp)
80213cc8:	10000226 	beq	r2,zero,80213cd4 <alt_log_private_printf+0x414>
80213ccc:	008001c4 	movi	r2,7
80213cd0:	00000106 	br	80213cd8 <alt_log_private_printf+0x418>
80213cd4:	008009c4 	movi	r2,39
80213cd8:	e0fff903 	ldbu	r3,-28(fp)
80213cdc:	10c5883a 	add	r2,r2,r3
80213ce0:	e0bff905 	stb	r2,-28(fp)
                  }
                  alt_log_txchar(d,(char*)base);
80213ce4:	e0bff903 	ldbu	r2,-28(fp)
80213ce8:	e0fffd17 	ldw	r3,-12(fp)
80213cec:	180b883a 	mov	r5,r3
80213cf0:	1009883a 	mov	r4,r2
80213cf4:	02138140 	call	80213814 <alt_log_txchar>

                  v = v % p;
80213cf8:	e0bff417 	ldw	r2,-48(fp)
80213cfc:	e0fff517 	ldw	r3,-44(fp)
80213d00:	10c9203a 	divu	r4,r2,r3
80213d04:	e0fff517 	ldw	r3,-44(fp)
80213d08:	20c7383a 	mul	r3,r4,r3
80213d0c:	10c5c83a 	sub	r2,r2,r3
80213d10:	e0bff415 	stw	r2,-48(fp)
                  p = p / fmtBase;
80213d14:	e0bff117 	ldw	r2,-60(fp)
80213d18:	e0fff517 	ldw	r3,-44(fp)
80213d1c:	1885203a 	divu	r2,r3,r2
80213d20:	e0bff515 	stw	r2,-44(fp)
                      alt_log_txchar('-',(char*)base);
                    }
                  }

                /* Print numbery parts */
                while(p)
80213d24:	e0bff517 	ldw	r2,-44(fp)
80213d28:	103fdc1e 	bne	r2,zero,80213c9c <__reset+0xfa1f3c9c>
                  v = v % p;
                  p = p / fmtBase;
                  }
                }

              state = pfState_chars;
80213d2c:	e03fec15 	stw	zero,-80(fp)
              break;
80213d30:	00003f06 	br	80213e30 <alt_log_private_printf+0x570>

            case 'u':
              fmtSigned = 0;
80213d34:	e03ff215 	stw	zero,-56(fp)
              goto doIntegerPrint;
80213d38:	003f7906 	br	80213b20 <__reset+0xfa1f3b20>
            case 'o':
              fmtSigned = 0;
80213d3c:	e03ff215 	stw	zero,-56(fp)
              fmtBase = 8;
80213d40:	00800204 	movi	r2,8
80213d44:	e0bff115 	stw	r2,-60(fp)
              goto doIntegerPrint;
80213d48:	003f7506 	br	80213b20 <__reset+0xfa1f3b20>
            case 'x':
              fmtSigned = 0;
80213d4c:	e03ff215 	stw	zero,-56(fp)
              fmtBase = 16;
80213d50:	00800404 	movi	r2,16
80213d54:	e0bff115 	stw	r2,-60(fp)
              goto doIntegerPrint;
80213d58:	003f7106 	br	80213b20 <__reset+0xfa1f3b20>
            case 'X':
              fmtSigned = 0;
80213d5c:	e03ff215 	stw	zero,-56(fp)
              fmtBase = 16;
80213d60:	00800404 	movi	r2,16
80213d64:	e0bff115 	stw	r2,-60(fp)
              fmtCase = 1;
80213d68:	00800044 	movi	r2,1
80213d6c:	e0bff315 	stw	r2,-52(fp)
              goto doIntegerPrint;
80213d70:	003f6b06 	br	80213b20 <__reset+0xfa1f3b20>

            case 'c':
              alt_log_repchar(' ',fmtBeforeDecimal-1,base);
80213d74:	e0bfef17 	ldw	r2,-68(fp)
80213d78:	10bfffc4 	addi	r2,r2,-1
80213d7c:	e1bffd17 	ldw	r6,-12(fp)
80213d80:	100b883a 	mov	r5,r2
80213d84:	01000804 	movi	r4,32
80213d88:	02138600 	call	80213860 <alt_log_repchar>
              alt_log_txchar(va_arg(args,int),(char*)base);
80213d8c:	e0bffe17 	ldw	r2,-8(fp)
80213d90:	10c00104 	addi	r3,r2,4
80213d94:	e0fffe15 	stw	r3,-8(fp)
80213d98:	10800017 	ldw	r2,0(r2)
80213d9c:	e0fffd17 	ldw	r3,-12(fp)
80213da0:	180b883a 	mov	r5,r3
80213da4:	1009883a 	mov	r4,r2
80213da8:	02138140 	call	80213814 <alt_log_txchar>
              break;
80213dac:	00002006 	br	80213e30 <alt_log_private_printf+0x570>

            case 's':
                {
                char *s;

                s = va_arg(args,char *);
80213db0:	e0bffe17 	ldw	r2,-8(fp)
80213db4:	10c00104 	addi	r3,r2,4
80213db8:	e0fffe15 	stw	r3,-8(fp)
80213dbc:	10800017 	ldw	r2,0(r2)
80213dc0:	e0bffa15 	stw	r2,-24(fp)
                alt_log_repchar(' ',fmtBeforeDecimal-strlen(s),base);
80213dc4:	e43fef17 	ldw	r16,-68(fp)
80213dc8:	e13ffa17 	ldw	r4,-24(fp)
80213dcc:	0206b7c0 	call	80206b7c <strlen>
80213dd0:	8085c83a 	sub	r2,r16,r2
80213dd4:	e1bffd17 	ldw	r6,-12(fp)
80213dd8:	100b883a 	mov	r5,r2
80213ddc:	01000804 	movi	r4,32
80213de0:	02138600 	call	80213860 <alt_log_repchar>

                while(*s)
80213de4:	00000b06 	br	80213e14 <alt_log_private_printf+0x554>
                  alt_log_txchar(*s++,(char*)base);
80213de8:	e0bffa17 	ldw	r2,-24(fp)
80213dec:	10c00044 	addi	r3,r2,1
80213df0:	e0fffa15 	stw	r3,-24(fp)
80213df4:	10800003 	ldbu	r2,0(r2)
80213df8:	10803fcc 	andi	r2,r2,255
80213dfc:	1080201c 	xori	r2,r2,128
80213e00:	10bfe004 	addi	r2,r2,-128
80213e04:	e0fffd17 	ldw	r3,-12(fp)
80213e08:	180b883a 	mov	r5,r3
80213e0c:	1009883a 	mov	r4,r2
80213e10:	02138140 	call	80213814 <alt_log_txchar>
                char *s;

                s = va_arg(args,char *);
                alt_log_repchar(' ',fmtBeforeDecimal-strlen(s),base);

                while(*s)
80213e14:	e0bffa17 	ldw	r2,-24(fp)
80213e18:	10800003 	ldbu	r2,0(r2)
80213e1c:	10803fcc 	andi	r2,r2,255
80213e20:	1080201c 	xori	r2,r2,128
80213e24:	10bfe004 	addi	r2,r2,-128
80213e28:	103fef1e 	bne	r2,zero,80213de8 <__reset+0xfa1f3de8>
                  alt_log_txchar(*s++,(char*)base);
                }
              break;
80213e2c:	0001883a 	nop
            } /* switch last letter of fmt */
          state=pfState_chars;
80213e30:	e03fec15 	stw	zero,-80(fp)
          }
        break;
80213e34:	0001883a 	nop
  int fmtCase = 0; /* For hex format, if 1, A-F, else a-f. */

  w = fmt;
  state = pfState_chars;

  while(0 != (c = *w++))
80213e38:	e0bfeb17 	ldw	r2,-84(fp)
80213e3c:	10c00044 	addi	r3,r2,1
80213e40:	e0ffeb15 	stw	r3,-84(fp)
80213e44:	10800003 	ldbu	r2,0(r2)
80213e48:	e0bffb05 	stb	r2,-20(fp)
80213e4c:	e0bffb07 	ldb	r2,-20(fp)
80213e50:	103eae1e 	bne	r2,zero,8021390c <__reset+0xfa1f390c>
          state=pfState_chars;
          }
        break;
      } /* switch */
    } /* while chars left */
  } /* printf */
80213e54:	0001883a 	nop
80213e58:	e6ffff04 	addi	sp,fp,-4
80213e5c:	dfc00217 	ldw	ra,8(sp)
80213e60:	df000117 	ldw	fp,4(sp)
80213e64:	dc000017 	ldw	r16,0(sp)
80213e68:	dec00304 	addi	sp,sp,12
80213e6c:	f800283a 	ret

80213e70 <alt_log_printf_proc>:

/* Main logging printf function */
int alt_log_printf_proc(const char *fmt, ... )
{
80213e70:	defff904 	addi	sp,sp,-28
80213e74:	dfc00315 	stw	ra,12(sp)
80213e78:	df000215 	stw	fp,8(sp)
80213e7c:	df000204 	addi	fp,sp,8
80213e80:	e13fff15 	stw	r4,-4(fp)
80213e84:	e1400215 	stw	r5,8(fp)
80213e88:	e1800315 	stw	r6,12(fp)
80213e8c:	e1c00415 	stw	r7,16(fp)
    va_list args;

    va_start (args, fmt);
80213e90:	e0800204 	addi	r2,fp,8
80213e94:	e0bffe15 	stw	r2,-8(fp)
    alt_log_private_printf(fmt,ALT_LOG_PORT_BASE,args);
80213e98:	e0bffe17 	ldw	r2,-8(fp)
80213e9c:	100d883a 	mov	r6,r2
80213ea0:	01600034 	movhi	r5,32768
80213ea4:	294b2404 	addi	r5,r5,11408
80213ea8:	e13fff17 	ldw	r4,-4(fp)
80213eac:	02138c00 	call	802138c0 <alt_log_private_printf>
    return (0);
80213eb0:	0005883a 	mov	r2,zero
}
80213eb4:	e037883a 	mov	sp,fp
80213eb8:	dfc00117 	ldw	ra,4(sp)
80213ebc:	df000017 	ldw	fp,0(sp)
80213ec0:	dec00504 	addi	sp,sp,20
80213ec4:	f800283a 	ret

80213ec8 <altera_avalon_jtag_uart_report_log>:
 * This function, when turned on, prints out the status
 * of the JTAG UART Control register, every ALT_LOG_JTAG_UART_TICKS.
 * If the flag is off, the alarm should never be registered, and this
 * function should never run */
alt_u32 altera_avalon_jtag_uart_report_log(void * context)
{
80213ec8:	defff904 	addi	sp,sp,-28
80213ecc:	dfc00615 	stw	ra,24(sp)
80213ed0:	df000515 	stw	fp,20(sp)
80213ed4:	dc400415 	stw	r17,16(sp)
80213ed8:	dc000315 	stw	r16,12(sp)
80213edc:	df000504 	addi	fp,sp,20
80213ee0:	e13ffd15 	stw	r4,-12(fp)
    if (alt_log_jtag_uart_alarm_on_flag) {
80213ee4:	d0a02d83 	ldbu	r2,-32586(gp)
80213ee8:	10803fcc 	andi	r2,r2,255
80213eec:	10001426 	beq	r2,zero,80213f40 <altera_avalon_jtag_uart_report_log+0x78>
    altera_avalon_jtag_uart_state* dev = (altera_avalon_jtag_uart_state*) context;
80213ef0:	e0bffd17 	ldw	r2,-12(fp)
80213ef4:	e0bffb15 	stw	r2,-20(fp)
        const char* header="JTAG Alarm:";
80213ef8:	00a008b4 	movhi	r2,32802
80213efc:	10a98204 	addi	r2,r2,-23032
80213f00:	e0bffc15 	stw	r2,-16(fp)
        alt_log_jtag_uart_print_control_reg(dev, dev->base, header);
80213f04:	e0bffb17 	ldw	r2,-20(fp)
80213f08:	10800017 	ldw	r2,0(r2)
80213f0c:	e1bffc17 	ldw	r6,-16(fp)
80213f10:	100b883a 	mov	r5,r2
80213f14:	e13ffb17 	ldw	r4,-20(fp)
80213f18:	0213f600 	call	80213f60 <alt_log_jtag_uart_print_control_reg>
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
80213f1c:	d0e03417 	ldw	r3,-32560(gp)
        return ALT_LOG_JTAG_UART_TICKS;
80213f20:	00b33374 	movhi	r2,52429
80213f24:	10b33344 	addi	r2,r2,-13107
80213f28:	1888383a 	mulxuu	r4,r3,r2
80213f2c:	1885383a 	mul	r2,r3,r2
80213f30:	1021883a 	mov	r16,r2
80213f34:	2023883a 	mov	r17,r4
80213f38:	8804d0fa 	srli	r2,r17,3
80213f3c:	00000106 	br	80213f44 <altera_avalon_jtag_uart_report_log+0x7c>
    }
    else 
    {  
        /* If flag is not on, return 0 to disable future alarms.
        * Should never be here, alarm should not be enabled at all. */
        return 0;
80213f40:	0005883a 	mov	r2,zero
    }
}
80213f44:	e6fffe04 	addi	sp,fp,-8
80213f48:	dfc00317 	ldw	ra,12(sp)
80213f4c:	df000217 	ldw	fp,8(sp)
80213f50:	dc400117 	ldw	r17,4(sp)
80213f54:	dc000017 	ldw	r16,0(sp)
80213f58:	dec00404 	addi	sp,sp,16
80213f5c:	f800283a 	ret

80213f60 <alt_log_jtag_uart_print_control_reg>:

void alt_log_jtag_uart_print_control_reg(altera_avalon_jtag_uart_state* dev, int base, const char* header)
{
80213f60:	deffef04 	addi	sp,sp,-68
80213f64:	dfc01015 	stw	ra,64(sp)
80213f68:	df000f15 	stw	fp,60(sp)
80213f6c:	df000f04 	addi	fp,sp,60
80213f70:	e13ffd15 	stw	r4,-12(fp)
80213f74:	e17ffe15 	stw	r5,-8(fp)
80213f78:	e1bfff15 	stw	r6,-4(fp)
     unsigned int control, space, ac, wi, ri, we, re;
     control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
80213f7c:	e0bffe17 	ldw	r2,-8(fp)
80213f80:	10800104 	addi	r2,r2,4
80213f84:	10800037 	ldwio	r2,0(r2)
80213f88:	e0bff615 	stw	r2,-40(fp)
     space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >>
80213f8c:	e0bff617 	ldw	r2,-40(fp)
80213f90:	1004d43a 	srli	r2,r2,16
80213f94:	e0bff715 	stw	r2,-36(fp)
             ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
     we= (control & ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK) >>
80213f98:	e0bff617 	ldw	r2,-40(fp)
80213f9c:	1080008c 	andi	r2,r2,2
80213fa0:	1004d07a 	srli	r2,r2,1
80213fa4:	e0bff815 	stw	r2,-32(fp)
         ALTERA_AVALON_JTAG_UART_CONTROL_WE_OFST;
     re= (control & ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK) >>
80213fa8:	e0bff617 	ldw	r2,-40(fp)
80213fac:	1080004c 	andi	r2,r2,1
80213fb0:	e0bff915 	stw	r2,-28(fp)
         ALTERA_AVALON_JTAG_UART_CONTROL_RE_OFST;
     ri= (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK) >>
80213fb4:	e0bff617 	ldw	r2,-40(fp)
80213fb8:	1080400c 	andi	r2,r2,256
80213fbc:	1004d23a 	srli	r2,r2,8
80213fc0:	e0bffa15 	stw	r2,-24(fp)
         ALTERA_AVALON_JTAG_UART_CONTROL_RI_OFST;
     wi= (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK) >>
80213fc4:	e0bff617 	ldw	r2,-40(fp)
80213fc8:	1080800c 	andi	r2,r2,512
80213fcc:	1004d27a 	srli	r2,r2,9
80213fd0:	e0bffb15 	stw	r2,-20(fp)
         ALTERA_AVALON_JTAG_UART_CONTROL_WI_OFST;
     ac= (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK) >>
80213fd4:	e0bff617 	ldw	r2,-40(fp)
80213fd8:	1081000c 	andi	r2,r2,1024
80213fdc:	1004d2ba 	srli	r2,r2,10
80213fe0:	e0bffc15 	stw	r2,-16(fp)
#ifdef ALTERA_AVALON_JTAG_UART_SMALL
    ALT_LOG_PRINTF(
     "%s HW FIFO wspace=%d AC=%d WI=%d RI=%d WE=%d RE=%d\r\n",
         header,space,ac,wi,ri,we,re);
#else
    ALT_LOG_PRINTF(
80213fe4:	e0bffd17 	ldw	r2,-12(fp)
80213fe8:	10c00d17 	ldw	r3,52(r2)
80213fec:	e0bffd17 	ldw	r2,-12(fp)
80213ff0:	10800c17 	ldw	r2,48(r2)
80213ff4:	1887c83a 	sub	r3,r3,r2
80213ff8:	e0bff917 	ldw	r2,-28(fp)
80213ffc:	d8800415 	stw	r2,16(sp)
80214000:	e0bff817 	ldw	r2,-32(fp)
80214004:	d8800315 	stw	r2,12(sp)
80214008:	e0bffa17 	ldw	r2,-24(fp)
8021400c:	d8800215 	stw	r2,8(sp)
80214010:	e0bffb17 	ldw	r2,-20(fp)
80214014:	d8800115 	stw	r2,4(sp)
80214018:	e0bffc17 	ldw	r2,-16(fp)
8021401c:	d8800015 	stw	r2,0(sp)
80214020:	e1fff717 	ldw	r7,-36(fp)
80214024:	180d883a 	mov	r6,r3
80214028:	e17fff17 	ldw	r5,-4(fp)
8021402c:	012008b4 	movhi	r4,32802
80214030:	21298504 	addi	r4,r4,-23020
80214034:	0213e700 	call	80213e70 <alt_log_printf_proc>
     "%s SW CirBuf = %d, HW FIFO wspace=%d AC=%d WI=%d RI=%d WE=%d RE=%d\r\n",
         header,(dev->tx_out-dev->tx_in),space,ac,wi,ri,we,re);
#endif   
         
     return;
80214038:	0001883a 	nop

}
8021403c:	e037883a 	mov	sp,fp
80214040:	dfc00117 	ldw	ra,4(sp)
80214044:	df000017 	ldw	fp,0(sp)
80214048:	dec00204 	addi	sp,sp,8
8021404c:	f800283a 	ret

80214050 <alt_log_jtag_uart_startup_info>:
/* In altera_avalon_jtag_uart.c
 * Same output as the alarm function above, but this is called in the driver
 * init function.  Hence, it gives the status of the JTAG UART control register
 * right at the initialization of the driver */ 
void alt_log_jtag_uart_startup_info(altera_avalon_jtag_uart_state* dev, int base)
{
80214050:	defffb04 	addi	sp,sp,-20
80214054:	dfc00415 	stw	ra,16(sp)
80214058:	df000315 	stw	fp,12(sp)
8021405c:	df000304 	addi	fp,sp,12
80214060:	e13ffe15 	stw	r4,-8(fp)
80214064:	e17fff15 	stw	r5,-4(fp)
     const char* header="JTAG Startup Info:";
80214068:	00a008b4 	movhi	r2,32802
8021406c:	10a99704 	addi	r2,r2,-22948
80214070:	e0bffd15 	stw	r2,-12(fp)
     alt_log_jtag_uart_print_control_reg(dev, base, header);
80214074:	e1bffd17 	ldw	r6,-12(fp)
80214078:	e17fff17 	ldw	r5,-4(fp)
8021407c:	e13ffe17 	ldw	r4,-8(fp)
80214080:	0213f600 	call	80213f60 <alt_log_jtag_uart_print_control_reg>
     return;
80214084:	0001883a 	nop
}
80214088:	e037883a 	mov	sp,fp
8021408c:	dfc00117 	ldw	ra,4(sp)
80214090:	df000017 	ldw	fp,0(sp)
80214094:	dec00204 	addi	sp,sp,8
80214098:	f800283a 	ret

8021409c <alt_log_jtag_uart_isr_proc>:

/* In altera_avalon_jtag_uart.c
 * When turned on, this function will print out the status of the jtag uart
 * control register every time there is a jtag uart "almost-empty" interrupt. */
void alt_log_jtag_uart_isr_proc(int base, altera_avalon_jtag_uart_state* dev) 
{
8021409c:	defffb04 	addi	sp,sp,-20
802140a0:	dfc00415 	stw	ra,16(sp)
802140a4:	df000315 	stw	fp,12(sp)
802140a8:	df000304 	addi	fp,sp,12
802140ac:	e13ffe15 	stw	r4,-8(fp)
802140b0:	e17fff15 	stw	r5,-4(fp)
    if (alt_log_jtag_uart_isr_on_flag) {
802140b4:	d0a02dc3 	ldbu	r2,-32585(gp)
802140b8:	10803fcc 	andi	r2,r2,255
802140bc:	10000826 	beq	r2,zero,802140e0 <alt_log_jtag_uart_isr_proc+0x44>
        const char* header="JTAG IRQ:";
802140c0:	00a008b4 	movhi	r2,32802
802140c4:	10a99c04 	addi	r2,r2,-22928
802140c8:	e0bffd15 	stw	r2,-12(fp)
        alt_log_jtag_uart_print_control_reg(dev, base, header);
802140cc:	e1bffd17 	ldw	r6,-12(fp)
802140d0:	e17ffe17 	ldw	r5,-8(fp)
802140d4:	e13fff17 	ldw	r4,-4(fp)
802140d8:	0213f600 	call	80213f60 <alt_log_jtag_uart_print_control_reg>
    }
    return;
802140dc:	0001883a 	nop
802140e0:	0001883a 	nop
}
802140e4:	e037883a 	mov	sp,fp
802140e8:	dfc00117 	ldw	ra,4(sp)
802140ec:	df000017 	ldw	fp,0(sp)
802140f0:	dec00204 	addi	sp,sp,8
802140f4:	f800283a 	ret

802140f8 <alt_log_write>:
 * When the alt_log_write_on_flag is turned on, this function gets called
 * every time alt_write gets called.  The first 
 * ALT_LOG_WRITE_ECHO_LEN characters of every printf command (or any command
 * that eventually calls write()) gets echoed to the alt_log output. */
void alt_log_write(const void *ptr, size_t len)
{
802140f8:	defffa04 	addi	sp,sp,-24
802140fc:	dfc00515 	stw	ra,20(sp)
80214100:	df000415 	stw	fp,16(sp)
80214104:	df000404 	addi	fp,sp,16
80214108:	e13ffe15 	stw	r4,-8(fp)
8021410c:	e17fff15 	stw	r5,-4(fp)
    if (alt_log_write_on_flag) {
80214110:	d0a02d03 	ldbu	r2,-32588(gp)
80214114:	10803fcc 	andi	r2,r2,255
80214118:	10004026 	beq	r2,zero,8021421c <alt_log_write+0x124>
    int temp_cnt;
        int length=(ALT_LOG_WRITE_ECHO_LEN>len) ? len : ALT_LOG_WRITE_ECHO_LEN;
8021411c:	e0bfff17 	ldw	r2,-4(fp)
80214120:	10c00430 	cmpltui	r3,r2,16
80214124:	1800011e 	bne	r3,zero,8021412c <alt_log_write+0x34>
80214128:	008003c4 	movi	r2,15
8021412c:	e0bffd15 	stw	r2,-12(fp)

        if (length < 2) return;
80214130:	e0bffd17 	ldw	r2,-12(fp)
80214134:	10800088 	cmpgei	r2,r2,2
80214138:	10003726 	beq	r2,zero,80214218 <alt_log_write+0x120>

        strncpy (alt_log_write_buf,ptr,length);
8021413c:	e0bffd17 	ldw	r2,-12(fp)
80214140:	100d883a 	mov	r6,r2
80214144:	e17ffe17 	ldw	r5,-8(fp)
80214148:	012008b4 	movhi	r4,32802
8021414c:	21337f04 	addi	r4,r4,-12804
80214150:	0219dc40 	call	80219dc4 <strncpy>
    alt_log_write_buf[length-1]='\n';
80214154:	e0bffd17 	ldw	r2,-12(fp)
80214158:	10ffffc4 	addi	r3,r2,-1
8021415c:	00a008b4 	movhi	r2,32802
80214160:	10b37f04 	addi	r2,r2,-12804
80214164:	10c5883a 	add	r2,r2,r3
80214168:	00c00284 	movi	r3,10
8021416c:	10c00005 	stb	r3,0(r2)
    alt_log_write_buf[length]='\r';
80214170:	00a008b4 	movhi	r2,32802
80214174:	10b37f04 	addi	r2,r2,-12804
80214178:	e0fffd17 	ldw	r3,-12(fp)
8021417c:	10c5883a 	add	r2,r2,r3
80214180:	00c00344 	movi	r3,13
80214184:	10c00005 	stb	r3,0(r2)
    alt_log_write_buf[length+1]='\0';
80214188:	e0bffd17 	ldw	r2,-12(fp)
8021418c:	10c00044 	addi	r3,r2,1
80214190:	00a008b4 	movhi	r2,32802
80214194:	10b37f04 	addi	r2,r2,-12804
80214198:	10c5883a 	add	r2,r2,r3
8021419c:	10000005 	stb	zero,0(r2)

    /* Escape Ctrl-D's. If the Ctrl-D gets sent it might kill the terminal
         * connection of alt_log. It will get replaced by 'D'. */
        for (temp_cnt=0;temp_cnt < length; temp_cnt++) {
802141a0:	e03ffc15 	stw	zero,-16(fp)
802141a4:	00001306 	br	802141f4 <alt_log_write+0xfc>
        if (alt_log_write_buf[temp_cnt]== 0x4) {
802141a8:	00a008b4 	movhi	r2,32802
802141ac:	10b37f04 	addi	r2,r2,-12804
802141b0:	e0fffc17 	ldw	r3,-16(fp)
802141b4:	10c5883a 	add	r2,r2,r3
802141b8:	10800003 	ldbu	r2,0(r2)
802141bc:	10803fcc 	andi	r2,r2,255
802141c0:	1080201c 	xori	r2,r2,128
802141c4:	10bfe004 	addi	r2,r2,-128
802141c8:	10800118 	cmpnei	r2,r2,4
802141cc:	1000061e 	bne	r2,zero,802141e8 <alt_log_write+0xf0>
            alt_log_write_buf[temp_cnt]='D';
802141d0:	00a008b4 	movhi	r2,32802
802141d4:	10b37f04 	addi	r2,r2,-12804
802141d8:	e0fffc17 	ldw	r3,-16(fp)
802141dc:	10c5883a 	add	r2,r2,r3
802141e0:	00c01104 	movi	r3,68
802141e4:	10c00005 	stb	r3,0(r2)
    alt_log_write_buf[length]='\r';
    alt_log_write_buf[length+1]='\0';

    /* Escape Ctrl-D's. If the Ctrl-D gets sent it might kill the terminal
         * connection of alt_log. It will get replaced by 'D'. */
        for (temp_cnt=0;temp_cnt < length; temp_cnt++) {
802141e8:	e0bffc17 	ldw	r2,-16(fp)
802141ec:	10800044 	addi	r2,r2,1
802141f0:	e0bffc15 	stw	r2,-16(fp)
802141f4:	e0fffc17 	ldw	r3,-16(fp)
802141f8:	e0bffd17 	ldw	r2,-12(fp)
802141fc:	18bfea16 	blt	r3,r2,802141a8 <__reset+0xfa1f41a8>
        if (alt_log_write_buf[temp_cnt]== 0x4) {
            alt_log_write_buf[temp_cnt]='D';
        }
    }
        ALT_LOG_PRINTF("Write Echo: %s",alt_log_write_buf);
80214200:	016008b4 	movhi	r5,32802
80214204:	29737f04 	addi	r5,r5,-12804
80214208:	012008b4 	movhi	r4,32802
8021420c:	21299f04 	addi	r4,r4,-22916
80214210:	0213e700 	call	80213e70 <alt_log_printf_proc>
80214214:	00000106 	br	8021421c <alt_log_write+0x124>
{
    if (alt_log_write_on_flag) {
    int temp_cnt;
        int length=(ALT_LOG_WRITE_ECHO_LEN>len) ? len : ALT_LOG_WRITE_ECHO_LEN;

        if (length < 2) return;
80214218:	0001883a 	nop
            alt_log_write_buf[temp_cnt]='D';
        }
    }
        ALT_LOG_PRINTF("Write Echo: %s",alt_log_write_buf);
    }
}
8021421c:	e037883a 	mov	sp,fp
80214220:	dfc00117 	ldw	ra,4(sp)
80214224:	df000017 	ldw	fp,0(sp)
80214228:	dec00204 	addi	sp,sp,8
8021422c:	f800283a 	ret

80214230 <alt_log_system_clock>:

/* In altera_avalon_timer_sc
 * This function prints out a system clock is alive message
 * every ALT_LOG_SYS_CLK_INTERVAL (in ticks).  */
void alt_log_system_clock()
{
80214230:	defffe04 	addi	sp,sp,-8
80214234:	dfc00115 	stw	ra,4(sp)
80214238:	df000015 	stw	fp,0(sp)
8021423c:	d839883a 	mov	fp,sp
    if (alt_log_sys_clk_on_flag) {
80214240:	d0a02d43 	ldbu	r2,-32587(gp)
80214244:	10803fcc 	andi	r2,r2,255
80214248:	10000e26 	beq	r2,zero,80214284 <alt_log_system_clock+0x54>
    alt_log_sys_clk_count++;
8021424c:	d0a03017 	ldw	r2,-32576(gp)
80214250:	10800044 	addi	r2,r2,1
80214254:	d0a03015 	stw	r2,-32576(gp)
80214258:	d0a03417 	ldw	r2,-32560(gp)
        if (alt_log_sys_clk_count > ALT_LOG_SYS_CLK_INTERVAL) {
8021425c:	d0e03017 	ldw	r3,-32576(gp)
80214260:	10c0082e 	bgeu	r2,r3,80214284 <alt_log_system_clock+0x54>
            alt_log_sys_clk_count = 0;
80214264:	d0203015 	stw	zero,-32576(gp)
            ALT_LOG_PRINTF("System Clock On %u\r\n",alt_system_clock_in_sec++);
80214268:	d0a02f17 	ldw	r2,-32580(gp)
8021426c:	10c00044 	addi	r3,r2,1
80214270:	d0e02f15 	stw	r3,-32580(gp)
80214274:	100b883a 	mov	r5,r2
80214278:	012008b4 	movhi	r4,32802
8021427c:	2129a304 	addi	r4,r4,-22900
80214280:	0213e700 	call	80213e70 <alt_log_printf_proc>
        }
    }
}
80214284:	0001883a 	nop
80214288:	e037883a 	mov	sp,fp
8021428c:	dfc00117 	ldw	ra,4(sp)
80214290:	df000017 	ldw	fp,0(sp)
80214294:	dec00204 	addi	sp,sp,8
80214298:	f800283a 	ret

8021429c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8021429c:	defffe04 	addi	sp,sp,-8
802142a0:	dfc00115 	stw	ra,4(sp)
802142a4:	df000015 	stw	fp,0(sp)
802142a8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
802142ac:	d0a00d17 	ldw	r2,-32716(gp)
802142b0:	10000326 	beq	r2,zero,802142c0 <alt_get_errno+0x24>
802142b4:	d0a00d17 	ldw	r2,-32716(gp)
802142b8:	103ee83a 	callr	r2
802142bc:	00000106 	br	802142c4 <alt_get_errno+0x28>
802142c0:	d0a02b04 	addi	r2,gp,-32596
}
802142c4:	e037883a 	mov	sp,fp
802142c8:	dfc00117 	ldw	ra,4(sp)
802142cc:	df000017 	ldw	fp,0(sp)
802142d0:	dec00204 	addi	sp,sp,8
802142d4:	f800283a 	ret

802142d8 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
802142d8:	defff904 	addi	sp,sp,-28
802142dc:	dfc00615 	stw	ra,24(sp)
802142e0:	df000515 	stw	fp,20(sp)
802142e4:	df000504 	addi	fp,sp,20
802142e8:	e13ffd15 	stw	r4,-12(fp)
802142ec:	e17ffe15 	stw	r5,-8(fp)
802142f0:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
802142f4:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
802142f8:	e0bffd17 	ldw	r2,-12(fp)
802142fc:	10000616 	blt	r2,zero,80214318 <lseek+0x40>
80214300:	e0bffd17 	ldw	r2,-12(fp)
80214304:	10c00324 	muli	r3,r2,12
80214308:	00a008b4 	movhi	r2,32802
8021430c:	10ad1b04 	addi	r2,r2,-19348
80214310:	1885883a 	add	r2,r3,r2
80214314:	00000106 	br	8021431c <lseek+0x44>
80214318:	0005883a 	mov	r2,zero
8021431c:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
80214320:	e0bffc17 	ldw	r2,-16(fp)
80214324:	10001026 	beq	r2,zero,80214368 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
80214328:	e0bffc17 	ldw	r2,-16(fp)
8021432c:	10800017 	ldw	r2,0(r2)
80214330:	10800717 	ldw	r2,28(r2)
80214334:	10000926 	beq	r2,zero,8021435c <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
80214338:	e0bffc17 	ldw	r2,-16(fp)
8021433c:	10800017 	ldw	r2,0(r2)
80214340:	10800717 	ldw	r2,28(r2)
80214344:	e1bfff17 	ldw	r6,-4(fp)
80214348:	e17ffe17 	ldw	r5,-8(fp)
8021434c:	e13ffc17 	ldw	r4,-16(fp)
80214350:	103ee83a 	callr	r2
80214354:	e0bffb15 	stw	r2,-20(fp)
80214358:	00000506 	br	80214370 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
8021435c:	00bfde84 	movi	r2,-134
80214360:	e0bffb15 	stw	r2,-20(fp)
80214364:	00000206 	br	80214370 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
80214368:	00bfebc4 	movi	r2,-81
8021436c:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
80214370:	e0bffb17 	ldw	r2,-20(fp)
80214374:	1000070e 	bge	r2,zero,80214394 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
80214378:	021429c0 	call	8021429c <alt_get_errno>
8021437c:	1007883a 	mov	r3,r2
80214380:	e0bffb17 	ldw	r2,-20(fp)
80214384:	0085c83a 	sub	r2,zero,r2
80214388:	18800015 	stw	r2,0(r3)
    rc = -1;
8021438c:	00bfffc4 	movi	r2,-1
80214390:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
80214394:	e0bffb17 	ldw	r2,-20(fp)
}
80214398:	e037883a 	mov	sp,fp
8021439c:	dfc00117 	ldw	ra,4(sp)
802143a0:	df000017 	ldw	fp,0(sp)
802143a4:	dec00204 	addi	sp,sp,8
802143a8:	f800283a 	ret

802143ac <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
802143ac:	defffd04 	addi	sp,sp,-12
802143b0:	dfc00215 	stw	ra,8(sp)
802143b4:	df000115 	stw	fp,4(sp)
802143b8:	df000104 	addi	fp,sp,4
#ifndef ALT_NO_EXIT    
  int result;
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
802143bc:	d0a00f17 	ldw	r2,-32708(gp)
802143c0:	10800058 	cmpnei	r2,r2,1
802143c4:	1000031e 	bne	r2,zero,802143d4 <alt_main+0x28>
802143c8:	012008b4 	movhi	r4,32802
802143cc:	2129a904 	addi	r4,r4,-22876
802143d0:	0213e700 	call	80213e70 <alt_log_printf_proc>
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
802143d4:	0009883a 	mov	r4,zero
802143d8:	0214adc0 	call	80214adc <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
802143dc:	d0a00f17 	ldw	r2,-32708(gp)
802143e0:	10800058 	cmpnei	r2,r2,1
802143e4:	1000031e 	bne	r2,zero,802143f4 <alt_main+0x48>
802143e8:	012008b4 	movhi	r4,32802
802143ec:	2129b704 	addi	r4,r4,-22820
802143f0:	0213e700 	call	80213e70 <alt_log_printf_proc>
  ALT_OS_INIT();
802143f4:	0001883a 	nop
  /*
   * Initialize the semaphore used to control access to the file descriptor
   * list.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
802143f8:	d0a00f17 	ldw	r2,-32708(gp)
802143fc:	10800058 	cmpnei	r2,r2,1
80214400:	1000031e 	bne	r2,zero,80214410 <alt_main+0x64>
80214404:	012008b4 	movhi	r4,32802
80214408:	2129c504 	addi	r4,r4,-22764
8021440c:	0213e700 	call	80213e70 <alt_log_printf_proc>
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
80214410:	d0a00f17 	ldw	r2,-32708(gp)
80214414:	10800058 	cmpnei	r2,r2,1
80214418:	1000031e 	bne	r2,zero,80214428 <alt_main+0x7c>
8021441c:	012008b4 	movhi	r4,32802
80214420:	2129d304 	addi	r4,r4,-22708
80214424:	0213e700 	call	80213e70 <alt_log_printf_proc>
  alt_sys_init();
80214428:	0214b140 	call	80214b14 <alt_sys_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_sys_init.\r\n");
8021442c:	d0a00f17 	ldw	r2,-32708(gp)
80214430:	10800058 	cmpnei	r2,r2,1
80214434:	1000031e 	bne	r2,zero,80214444 <alt_main+0x98>
80214438:	012008b4 	movhi	r4,32802
8021443c:	2129dd04 	addi	r4,r4,-22668
80214440:	0213e700 	call	80213e70 <alt_log_printf_proc>
   * been initialized. This is only done if the user has requested these
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
80214444:	d0a00f17 	ldw	r2,-32708(gp)
80214448:	10800058 	cmpnei	r2,r2,1
8021444c:	1000031e 	bne	r2,zero,8021445c <alt_main+0xb0>
80214450:	012008b4 	movhi	r4,32802
80214454:	2129e604 	addi	r4,r4,-22632
80214458:	0213e700 	call	80213e70 <alt_log_printf_proc>
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
8021445c:	01a008b4 	movhi	r6,32802
80214460:	31a9ee04 	addi	r6,r6,-22600
80214464:	016008b4 	movhi	r5,32802
80214468:	2969ee04 	addi	r5,r5,-22600
8021446c:	012008b4 	movhi	r4,32802
80214470:	2129ee04 	addi	r4,r4,-22600
80214474:	02193f00 	call	802193f0 <alt_io_redirect>
#ifndef ALT_NO_C_PLUS_PLUS
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
80214478:	d0a00f17 	ldw	r2,-32708(gp)
8021447c:	10800058 	cmpnei	r2,r2,1
80214480:	1000031e 	bne	r2,zero,80214490 <alt_main+0xe4>
80214484:	012008b4 	movhi	r4,32802
80214488:	2129f304 	addi	r4,r4,-22580
8021448c:	0213e700 	call	80213e70 <alt_log_printf_proc>
  _do_ctors ();
80214490:	0218f3c0 	call	80218f3c <_do_ctors>
   * if a clean exit has been requested (i.e. the exit() function has not been
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
80214494:	d0a00f17 	ldw	r2,-32708(gp)
80214498:	10800058 	cmpnei	r2,r2,1
8021449c:	1000031e 	bne	r2,zero,802144ac <alt_main+0x100>
802144a0:	012008b4 	movhi	r4,32802
802144a4:	2129fe04 	addi	r4,r4,-22536
802144a8:	0213e700 	call	80213e70 <alt_log_printf_proc>
  atexit (_do_dtors);
802144ac:	012008b4 	movhi	r4,32802
802144b0:	2123e704 	addi	r4,r4,-28772
802144b4:	0219b940 	call	80219b94 <atexit>
  /*
   * Finally, call main(). The return code is then passed to a subsequent
   * call to exit() unless the application is never supposed to exit.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");
802144b8:	d0a00f17 	ldw	r2,-32708(gp)
802144bc:	10800058 	cmpnei	r2,r2,1
802144c0:	1000031e 	bne	r2,zero,802144d0 <alt_main+0x124>
802144c4:	012008b4 	movhi	r4,32802
802144c8:	212a0604 	addi	r4,r4,-22504
802144cc:	0213e700 	call	80213e70 <alt_log_printf_proc>

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
802144d0:	d0a03117 	ldw	r2,-32572(gp)
802144d4:	d0e03217 	ldw	r3,-32568(gp)
802144d8:	d1203317 	ldw	r4,-32564(gp)
802144dc:	200d883a 	mov	r6,r4
802144e0:	180b883a 	mov	r5,r3
802144e4:	1009883a 	mov	r4,r2
802144e8:	02066d00 	call	802066d0 <main>
802144ec:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
802144f0:	01000044 	movi	r4,1
802144f4:	02133780 	call	80213378 <close>
  exit (result);
802144f8:	e13fff17 	ldw	r4,-4(fp)
802144fc:	0219ba80 	call	80219ba8 <exit>

80214500 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
80214500:	defffe04 	addi	sp,sp,-8
80214504:	df000115 	stw	fp,4(sp)
80214508:	df000104 	addi	fp,sp,4
8021450c:	e13fff15 	stw	r4,-4(fp)
}
80214510:	0001883a 	nop
80214514:	e037883a 	mov	sp,fp
80214518:	df000017 	ldw	fp,0(sp)
8021451c:	dec00104 	addi	sp,sp,4
80214520:	f800283a 	ret

80214524 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
80214524:	defffe04 	addi	sp,sp,-8
80214528:	df000115 	stw	fp,4(sp)
8021452c:	df000104 	addi	fp,sp,4
80214530:	e13fff15 	stw	r4,-4(fp)
}
80214534:	0001883a 	nop
80214538:	e037883a 	mov	sp,fp
8021453c:	df000017 	ldw	fp,0(sp)
80214540:	dec00104 	addi	sp,sp,4
80214544:	f800283a 	ret

80214548 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80214548:	defffe04 	addi	sp,sp,-8
8021454c:	dfc00115 	stw	ra,4(sp)
80214550:	df000015 	stw	fp,0(sp)
80214554:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80214558:	d0a00d17 	ldw	r2,-32716(gp)
8021455c:	10000326 	beq	r2,zero,8021456c <alt_get_errno+0x24>
80214560:	d0a00d17 	ldw	r2,-32716(gp)
80214564:	103ee83a 	callr	r2
80214568:	00000106 	br	80214570 <alt_get_errno+0x28>
8021456c:	d0a02b04 	addi	r2,gp,-32596
}
80214570:	e037883a 	mov	sp,fp
80214574:	dfc00117 	ldw	ra,4(sp)
80214578:	df000017 	ldw	fp,0(sp)
8021457c:	dec00204 	addi	sp,sp,8
80214580:	f800283a 	ret

80214584 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
80214584:	defff904 	addi	sp,sp,-28
80214588:	dfc00615 	stw	ra,24(sp)
8021458c:	df000515 	stw	fp,20(sp)
80214590:	df000504 	addi	fp,sp,20
80214594:	e13ffd15 	stw	r4,-12(fp)
80214598:	e17ffe15 	stw	r5,-8(fp)
8021459c:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
802145a0:	e0bffd17 	ldw	r2,-12(fp)
802145a4:	10000616 	blt	r2,zero,802145c0 <read+0x3c>
802145a8:	e0bffd17 	ldw	r2,-12(fp)
802145ac:	10c00324 	muli	r3,r2,12
802145b0:	00a008b4 	movhi	r2,32802
802145b4:	10ad1b04 	addi	r2,r2,-19348
802145b8:	1885883a 	add	r2,r3,r2
802145bc:	00000106 	br	802145c4 <read+0x40>
802145c0:	0005883a 	mov	r2,zero
802145c4:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
802145c8:	e0bffb17 	ldw	r2,-20(fp)
802145cc:	10002226 	beq	r2,zero,80214658 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
802145d0:	e0bffb17 	ldw	r2,-20(fp)
802145d4:	10800217 	ldw	r2,8(r2)
802145d8:	108000cc 	andi	r2,r2,3
802145dc:	10800060 	cmpeqi	r2,r2,1
802145e0:	1000181e 	bne	r2,zero,80214644 <read+0xc0>
        (fd->dev->read))
802145e4:	e0bffb17 	ldw	r2,-20(fp)
802145e8:	10800017 	ldw	r2,0(r2)
802145ec:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
802145f0:	10001426 	beq	r2,zero,80214644 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
802145f4:	e0bffb17 	ldw	r2,-20(fp)
802145f8:	10800017 	ldw	r2,0(r2)
802145fc:	10800517 	ldw	r2,20(r2)
80214600:	e0ffff17 	ldw	r3,-4(fp)
80214604:	180d883a 	mov	r6,r3
80214608:	e17ffe17 	ldw	r5,-8(fp)
8021460c:	e13ffb17 	ldw	r4,-20(fp)
80214610:	103ee83a 	callr	r2
80214614:	e0bffc15 	stw	r2,-16(fp)
80214618:	e0bffc17 	ldw	r2,-16(fp)
8021461c:	1000070e 	bge	r2,zero,8021463c <read+0xb8>
        {
          ALT_ERRNO = -rval;
80214620:	02145480 	call	80214548 <alt_get_errno>
80214624:	1007883a 	mov	r3,r2
80214628:	e0bffc17 	ldw	r2,-16(fp)
8021462c:	0085c83a 	sub	r2,zero,r2
80214630:	18800015 	stw	r2,0(r3)
          return -1;
80214634:	00bfffc4 	movi	r2,-1
80214638:	00000c06 	br	8021466c <read+0xe8>
        }
        return rval;
8021463c:	e0bffc17 	ldw	r2,-16(fp)
80214640:	00000a06 	br	8021466c <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
80214644:	02145480 	call	80214548 <alt_get_errno>
80214648:	1007883a 	mov	r3,r2
8021464c:	00800344 	movi	r2,13
80214650:	18800015 	stw	r2,0(r3)
80214654:	00000406 	br	80214668 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
80214658:	02145480 	call	80214548 <alt_get_errno>
8021465c:	1007883a 	mov	r3,r2
80214660:	00801444 	movi	r2,81
80214664:	18800015 	stw	r2,0(r3)
  }
  return -1;
80214668:	00bfffc4 	movi	r2,-1
}
8021466c:	e037883a 	mov	sp,fp
80214670:	dfc00117 	ldw	ra,4(sp)
80214674:	df000017 	ldw	fp,0(sp)
80214678:	dec00204 	addi	sp,sp,8
8021467c:	f800283a 	ret

80214680 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
80214680:	defffe04 	addi	sp,sp,-8
80214684:	df000115 	stw	fp,4(sp)
80214688:	df000104 	addi	fp,sp,4
8021468c:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
80214690:	e0bfff17 	ldw	r2,-4(fp)
80214694:	108000d0 	cmplti	r2,r2,3
80214698:	10000d1e 	bne	r2,zero,802146d0 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
8021469c:	00a008b4 	movhi	r2,32802
802146a0:	10ad1b04 	addi	r2,r2,-19348
802146a4:	e0ffff17 	ldw	r3,-4(fp)
802146a8:	18c00324 	muli	r3,r3,12
802146ac:	10c5883a 	add	r2,r2,r3
802146b0:	10800204 	addi	r2,r2,8
802146b4:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
802146b8:	00a008b4 	movhi	r2,32802
802146bc:	10ad1b04 	addi	r2,r2,-19348
802146c0:	e0ffff17 	ldw	r3,-4(fp)
802146c4:	18c00324 	muli	r3,r3,12
802146c8:	10c5883a 	add	r2,r2,r3
802146cc:	10000015 	stw	zero,0(r2)
  }
}
802146d0:	0001883a 	nop
802146d4:	e037883a 	mov	sp,fp
802146d8:	df000017 	ldw	fp,0(sp)
802146dc:	dec00104 	addi	sp,sp,4
802146e0:	f800283a 	ret

802146e4 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
802146e4:	defff904 	addi	sp,sp,-28
802146e8:	df000615 	stw	fp,24(sp)
802146ec:	df000604 	addi	fp,sp,24
802146f0:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802146f4:	0005303a 	rdctl	r2,status
802146f8:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802146fc:	e0fffe17 	ldw	r3,-8(fp)
80214700:	00bfff84 	movi	r2,-2
80214704:	1884703a 	and	r2,r3,r2
80214708:	1001703a 	wrctl	status,r2
  
  return context;
8021470c:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
80214710:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
80214714:	d0a01017 	ldw	r2,-32704(gp)
80214718:	10c000c4 	addi	r3,r2,3
8021471c:	00bfff04 	movi	r2,-4
80214720:	1884703a 	and	r2,r3,r2
80214724:	d0a01015 	stw	r2,-32704(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
80214728:	d0e01017 	ldw	r3,-32704(gp)
8021472c:	e0bfff17 	ldw	r2,-4(fp)
80214730:	1887883a 	add	r3,r3,r2
80214734:	00a00bb4 	movhi	r2,32814
80214738:	10800004 	addi	r2,r2,0
8021473c:	10c0062e 	bgeu	r2,r3,80214758 <sbrk+0x74>
80214740:	e0bffb17 	ldw	r2,-20(fp)
80214744:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80214748:	e0bffa17 	ldw	r2,-24(fp)
8021474c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
80214750:	00bfffc4 	movi	r2,-1
80214754:	00000b06 	br	80214784 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
80214758:	d0a01017 	ldw	r2,-32704(gp)
8021475c:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
80214760:	d0e01017 	ldw	r3,-32704(gp)
80214764:	e0bfff17 	ldw	r2,-4(fp)
80214768:	1885883a 	add	r2,r3,r2
8021476c:	d0a01015 	stw	r2,-32704(gp)
80214770:	e0bffb17 	ldw	r2,-20(fp)
80214774:	e0bffc15 	stw	r2,-16(fp)
80214778:	e0bffc17 	ldw	r2,-16(fp)
8021477c:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
80214780:	e0bffd17 	ldw	r2,-12(fp)
} 
80214784:	e037883a 	mov	sp,fp
80214788:	df000017 	ldw	fp,0(sp)
8021478c:	dec00104 	addi	sp,sp,4
80214790:	f800283a 	ret

80214794 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
80214794:	defffa04 	addi	sp,sp,-24
80214798:	df000515 	stw	fp,20(sp)
8021479c:	df000504 	addi	fp,sp,20
802147a0:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802147a4:	0005303a 	rdctl	r2,status
802147a8:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802147ac:	e0fffc17 	ldw	r3,-16(fp)
802147b0:	00bfff84 	movi	r2,-2
802147b4:	1884703a 	and	r2,r3,r2
802147b8:	1001703a 	wrctl	status,r2
  
  return context;
802147bc:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
802147c0:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
802147c4:	e0bfff17 	ldw	r2,-4(fp)
802147c8:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
802147cc:	e0bffd17 	ldw	r2,-12(fp)
802147d0:	10800017 	ldw	r2,0(r2)
802147d4:	e0fffd17 	ldw	r3,-12(fp)
802147d8:	18c00117 	ldw	r3,4(r3)
802147dc:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
802147e0:	e0bffd17 	ldw	r2,-12(fp)
802147e4:	10800117 	ldw	r2,4(r2)
802147e8:	e0fffd17 	ldw	r3,-12(fp)
802147ec:	18c00017 	ldw	r3,0(r3)
802147f0:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
802147f4:	e0bffd17 	ldw	r2,-12(fp)
802147f8:	e0fffd17 	ldw	r3,-12(fp)
802147fc:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
80214800:	e0bffd17 	ldw	r2,-12(fp)
80214804:	e0fffd17 	ldw	r3,-12(fp)
80214808:	10c00015 	stw	r3,0(r2)
8021480c:	e0bffb17 	ldw	r2,-20(fp)
80214810:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80214814:	e0bffe17 	ldw	r2,-8(fp)
80214818:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
8021481c:	0001883a 	nop
80214820:	e037883a 	mov	sp,fp
80214824:	df000017 	ldw	fp,0(sp)
80214828:	dec00104 	addi	sp,sp,4
8021482c:	f800283a 	ret

80214830 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
80214830:	defffb04 	addi	sp,sp,-20
80214834:	dfc00415 	stw	ra,16(sp)
80214838:	df000315 	stw	fp,12(sp)
8021483c:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
80214840:	d0a01117 	ldw	r2,-32700(gp)
80214844:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
80214848:	d0a03517 	ldw	r2,-32556(gp)
8021484c:	10800044 	addi	r2,r2,1
80214850:	d0a03515 	stw	r2,-32556(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
80214854:	00002e06 	br	80214910 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
80214858:	e0bffd17 	ldw	r2,-12(fp)
8021485c:	10800017 	ldw	r2,0(r2)
80214860:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
80214864:	e0bffd17 	ldw	r2,-12(fp)
80214868:	10800403 	ldbu	r2,16(r2)
8021486c:	10803fcc 	andi	r2,r2,255
80214870:	10000426 	beq	r2,zero,80214884 <alt_tick+0x54>
80214874:	d0a03517 	ldw	r2,-32556(gp)
80214878:	1000021e 	bne	r2,zero,80214884 <alt_tick+0x54>
    {
      alarm->rollover = 0;
8021487c:	e0bffd17 	ldw	r2,-12(fp)
80214880:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
80214884:	e0bffd17 	ldw	r2,-12(fp)
80214888:	10800217 	ldw	r2,8(r2)
8021488c:	d0e03517 	ldw	r3,-32556(gp)
80214890:	18801d36 	bltu	r3,r2,80214908 <alt_tick+0xd8>
80214894:	e0bffd17 	ldw	r2,-12(fp)
80214898:	10800403 	ldbu	r2,16(r2)
8021489c:	10803fcc 	andi	r2,r2,255
802148a0:	1000191e 	bne	r2,zero,80214908 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
802148a4:	e0bffd17 	ldw	r2,-12(fp)
802148a8:	10800317 	ldw	r2,12(r2)
802148ac:	e0fffd17 	ldw	r3,-12(fp)
802148b0:	18c00517 	ldw	r3,20(r3)
802148b4:	1809883a 	mov	r4,r3
802148b8:	103ee83a 	callr	r2
802148bc:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
802148c0:	e0bfff17 	ldw	r2,-4(fp)
802148c4:	1000031e 	bne	r2,zero,802148d4 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
802148c8:	e13ffd17 	ldw	r4,-12(fp)
802148cc:	02147940 	call	80214794 <alt_alarm_stop>
802148d0:	00000d06 	br	80214908 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
802148d4:	e0bffd17 	ldw	r2,-12(fp)
802148d8:	10c00217 	ldw	r3,8(r2)
802148dc:	e0bfff17 	ldw	r2,-4(fp)
802148e0:	1887883a 	add	r3,r3,r2
802148e4:	e0bffd17 	ldw	r2,-12(fp)
802148e8:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
802148ec:	e0bffd17 	ldw	r2,-12(fp)
802148f0:	10c00217 	ldw	r3,8(r2)
802148f4:	d0a03517 	ldw	r2,-32556(gp)
802148f8:	1880032e 	bgeu	r3,r2,80214908 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
802148fc:	e0bffd17 	ldw	r2,-12(fp)
80214900:	00c00044 	movi	r3,1
80214904:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
80214908:	e0bffe17 	ldw	r2,-8(fp)
8021490c:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
80214910:	e0fffd17 	ldw	r3,-12(fp)
80214914:	d0a01104 	addi	r2,gp,-32700
80214918:	18bfcf1e 	bne	r3,r2,80214858 <__reset+0xfa1f4858>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
8021491c:	0001883a 	nop
}
80214920:	0001883a 	nop
80214924:	e037883a 	mov	sp,fp
80214928:	dfc00117 	ldw	ra,4(sp)
8021492c:	df000017 	ldw	fp,0(sp)
80214930:	dec00204 	addi	sp,sp,8
80214934:	f800283a 	ret

80214938 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
80214938:	defffd04 	addi	sp,sp,-12
8021493c:	dfc00215 	stw	ra,8(sp)
80214940:	df000115 	stw	fp,4(sp)
80214944:	df000104 	addi	fp,sp,4
80214948:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
8021494c:	e13fff17 	ldw	r4,-4(fp)
80214950:	02132140 	call	80213214 <alt_busy_sleep>
}
80214954:	e037883a 	mov	sp,fp
80214958:	dfc00117 	ldw	ra,4(sp)
8021495c:	df000017 	ldw	fp,0(sp)
80214960:	dec00204 	addi	sp,sp,8
80214964:	f800283a 	ret

80214968 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80214968:	defffe04 	addi	sp,sp,-8
8021496c:	dfc00115 	stw	ra,4(sp)
80214970:	df000015 	stw	fp,0(sp)
80214974:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80214978:	d0a00d17 	ldw	r2,-32716(gp)
8021497c:	10000326 	beq	r2,zero,8021498c <alt_get_errno+0x24>
80214980:	d0a00d17 	ldw	r2,-32716(gp)
80214984:	103ee83a 	callr	r2
80214988:	00000106 	br	80214990 <alt_get_errno+0x28>
8021498c:	d0a02b04 	addi	r2,gp,-32596
}
80214990:	e037883a 	mov	sp,fp
80214994:	dfc00117 	ldw	ra,4(sp)
80214998:	df000017 	ldw	fp,0(sp)
8021499c:	dec00204 	addi	sp,sp,8
802149a0:	f800283a 	ret

802149a4 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
802149a4:	defff904 	addi	sp,sp,-28
802149a8:	dfc00615 	stw	ra,24(sp)
802149ac:	df000515 	stw	fp,20(sp)
802149b0:	df000504 	addi	fp,sp,20
802149b4:	e13ffd15 	stw	r4,-12(fp)
802149b8:	e17ffe15 	stw	r5,-8(fp)
802149bc:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
802149c0:	e0bffd17 	ldw	r2,-12(fp)
802149c4:	10000616 	blt	r2,zero,802149e0 <write+0x3c>
802149c8:	e0bffd17 	ldw	r2,-12(fp)
802149cc:	10c00324 	muli	r3,r2,12
802149d0:	00a008b4 	movhi	r2,32802
802149d4:	10ad1b04 	addi	r2,r2,-19348
802149d8:	1885883a 	add	r2,r3,r2
802149dc:	00000106 	br	802149e4 <write+0x40>
802149e0:	0005883a 	mov	r2,zero
802149e4:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
802149e8:	e0bffb17 	ldw	r2,-20(fp)
802149ec:	10002426 	beq	r2,zero,80214a80 <write+0xdc>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
802149f0:	e0bffb17 	ldw	r2,-20(fp)
802149f4:	10800217 	ldw	r2,8(r2)
802149f8:	108000cc 	andi	r2,r2,3
802149fc:	10001b26 	beq	r2,zero,80214a6c <write+0xc8>
80214a00:	e0bffb17 	ldw	r2,-20(fp)
80214a04:	10800017 	ldw	r2,0(r2)
80214a08:	10800617 	ldw	r2,24(r2)
80214a0c:	10001726 	beq	r2,zero,80214a6c <write+0xc8>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);
80214a10:	e17fff17 	ldw	r5,-4(fp)
80214a14:	e13ffe17 	ldw	r4,-8(fp)
80214a18:	02140f80 	call	802140f8 <alt_log_write>

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
80214a1c:	e0bffb17 	ldw	r2,-20(fp)
80214a20:	10800017 	ldw	r2,0(r2)
80214a24:	10800617 	ldw	r2,24(r2)
80214a28:	e0ffff17 	ldw	r3,-4(fp)
80214a2c:	180d883a 	mov	r6,r3
80214a30:	e17ffe17 	ldw	r5,-8(fp)
80214a34:	e13ffb17 	ldw	r4,-20(fp)
80214a38:	103ee83a 	callr	r2
80214a3c:	e0bffc15 	stw	r2,-16(fp)
80214a40:	e0bffc17 	ldw	r2,-16(fp)
80214a44:	1000070e 	bge	r2,zero,80214a64 <write+0xc0>
      {
        ALT_ERRNO = -rval;
80214a48:	02149680 	call	80214968 <alt_get_errno>
80214a4c:	1007883a 	mov	r3,r2
80214a50:	e0bffc17 	ldw	r2,-16(fp)
80214a54:	0085c83a 	sub	r2,zero,r2
80214a58:	18800015 	stw	r2,0(r3)
        return -1;
80214a5c:	00bfffc4 	movi	r2,-1
80214a60:	00000c06 	br	80214a94 <write+0xf0>
      }
      return rval;
80214a64:	e0bffc17 	ldw	r2,-16(fp)
80214a68:	00000a06 	br	80214a94 <write+0xf0>
    }
    else
    {
      ALT_ERRNO = EACCES;
80214a6c:	02149680 	call	80214968 <alt_get_errno>
80214a70:	1007883a 	mov	r3,r2
80214a74:	00800344 	movi	r2,13
80214a78:	18800015 	stw	r2,0(r3)
80214a7c:	00000406 	br	80214a90 <write+0xec>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
80214a80:	02149680 	call	80214968 <alt_get_errno>
80214a84:	1007883a 	mov	r3,r2
80214a88:	00801444 	movi	r2,81
80214a8c:	18800015 	stw	r2,0(r3)
  }
  return -1;
80214a90:	00bfffc4 	movi	r2,-1
}
80214a94:	e037883a 	mov	sp,fp
80214a98:	dfc00117 	ldw	ra,4(sp)
80214a9c:	df000017 	ldw	fp,0(sp)
80214aa0:	dec00204 	addi	sp,sp,8
80214aa4:	f800283a 	ret

80214aa8 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
80214aa8:	defffd04 	addi	sp,sp,-12
80214aac:	dfc00215 	stw	ra,8(sp)
80214ab0:	df000115 	stw	fp,4(sp)
80214ab4:	df000104 	addi	fp,sp,4
80214ab8:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
80214abc:	d1600a04 	addi	r5,gp,-32728
80214ac0:	e13fff17 	ldw	r4,-4(fp)
80214ac4:	0218e980 	call	80218e98 <alt_dev_llist_insert>
}
80214ac8:	e037883a 	mov	sp,fp
80214acc:	dfc00117 	ldw	ra,4(sp)
80214ad0:	df000017 	ldw	fp,0(sp)
80214ad4:	dec00204 	addi	sp,sp,8
80214ad8:	f800283a 	ret

80214adc <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
80214adc:	defffd04 	addi	sp,sp,-12
80214ae0:	dfc00215 	stw	ra,8(sp)
80214ae4:	df000115 	stw	fp,4(sp)
80214ae8:	df000104 	addi	fp,sp,4
80214aec:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
80214af0:	02199280 	call	80219928 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
80214af4:	00800044 	movi	r2,1
80214af8:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
80214afc:	0001883a 	nop
80214b00:	e037883a 	mov	sp,fp
80214b04:	dfc00117 	ldw	ra,4(sp)
80214b08:	df000017 	ldw	fp,0(sp)
80214b0c:	dec00204 	addi	sp,sp,8
80214b10:	f800283a 	ret

80214b14 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
80214b14:	defffe04 	addi	sp,sp,-8
80214b18:	dfc00115 	stw	ra,4(sp)
80214b1c:	df000015 	stw	fp,0(sp)
80214b20:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_1MS, timer_1ms);
80214b24:	01c0fa04 	movi	r7,1000
80214b28:	01800104 	movi	r6,4
80214b2c:	000b883a 	mov	r5,zero
80214b30:	01208034 	movhi	r4,33280
80214b34:	21022004 	addi	r4,r4,2176
80214b38:	02165380 	call	80216538 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_1US, timer_1us);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
80214b3c:	018000c4 	movi	r6,3
80214b40:	000b883a 	mov	r5,zero
80214b44:	012008b4 	movhi	r4,32802
80214b48:	212dac04 	addi	r4,r4,-18768
80214b4c:	0214d8c0 	call	80214d8c <altera_avalon_jtag_uart_init>
80214b50:	012008b4 	movhi	r4,32802
80214b54:	212da204 	addi	r4,r4,-18808
80214b58:	0214aa80 	call	80214aa8 <alt_dev_reg>
    ALTERA_AVALON_SGDMA_INIT ( SGDMA_RX, sgdma_rx);
80214b5c:	01800444 	movi	r6,17
80214b60:	000b883a 	mov	r5,zero
80214b64:	012008b4 	movhi	r4,32802
80214b68:	2131ba04 	addi	r4,r4,-14616
80214b6c:	02164140 	call	80216414 <alt_avalon_sgdma_init>
    ALTERA_AVALON_SGDMA_INIT ( SGDMA_TX, sgdma_tx);
80214b70:	01800404 	movi	r6,16
80214b74:	000b883a 	mov	r5,zero
80214b78:	012008b4 	movhi	r4,32802
80214b7c:	2131c604 	addi	r4,r4,-14568
80214b80:	02164140 	call	80216414 <alt_avalon_sgdma_init>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS, sysid_qsys);
80214b84:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( RS232_UART, rs232_uart);
80214b88:	018001c4 	movi	r6,7
80214b8c:	000b883a 	mov	r5,zero
80214b90:	012008b4 	movhi	r4,32802
80214b94:	2131dc04 	addi	r4,r4,-14480
80214b98:	02166c40 	call	802166c4 <altera_avalon_uart_init>
80214b9c:	012008b4 	movhi	r4,32802
80214ba0:	2131d204 	addi	r4,r4,-14520
80214ba4:	0214aa80 	call	80214aa8 <alt_dev_reg>
    ALTERA_ETH_TSE_INIT ( TSE_MAC, tse_mac);
80214ba8:	0001883a 	nop
    ALTERA_MSGDMA_INIT ( DMA_DDR_M1, dma_DDR_M1);
80214bac:	00a008b4 	movhi	r2,32802
80214bb0:	10b20304 	addi	r2,r2,-14324
80214bb4:	10c00717 	ldw	r3,28(r2)
80214bb8:	00a008b4 	movhi	r2,32802
80214bbc:	10b20304 	addi	r2,r2,-14324
80214bc0:	10800817 	ldw	r2,32(r2)
80214bc4:	100d883a 	mov	r6,r2
80214bc8:	180b883a 	mov	r5,r3
80214bcc:	012008b4 	movhi	r4,32802
80214bd0:	21320304 	addi	r4,r4,-14324
80214bd4:	0218a580 	call	80218a58 <alt_msgdma_init>
    ALTERA_MSGDMA_INIT ( DMA_DDR_M2, dma_DDR_M2);
80214bd8:	00a008b4 	movhi	r2,32802
80214bdc:	10b21b04 	addi	r2,r2,-14228
80214be0:	10c00717 	ldw	r3,28(r2)
80214be4:	00a008b4 	movhi	r2,32802
80214be8:	10b21b04 	addi	r2,r2,-14228
80214bec:	10800817 	ldw	r2,32(r2)
80214bf0:	100d883a 	mov	r6,r2
80214bf4:	180b883a 	mov	r5,r3
80214bf8:	012008b4 	movhi	r4,32802
80214bfc:	21321b04 	addi	r4,r4,-14228
80214c00:	0218a580 	call	80218a58 <alt_msgdma_init>
    ALTERA_UP_SD_CARD_AVALON_INTERFACE_INIT ( ALTERA_UP_SD_CARD_AVALON_INTERFACE_0, Altera_UP_SD_Card_Avalon_Interface_0);
80214c04:	012008b4 	movhi	r4,32802
80214c08:	21323304 	addi	r4,r4,-14132
80214c0c:	0214aa80 	call	80214aa8 <alt_dev_reg>
}
80214c10:	0001883a 	nop
80214c14:	e037883a 	mov	sp,fp
80214c18:	dfc00117 	ldw	ra,4(sp)
80214c1c:	df000017 	ldw	fp,0(sp)
80214c20:	dec00204 	addi	sp,sp,8
80214c24:	f800283a 	ret

80214c28 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
80214c28:	defffa04 	addi	sp,sp,-24
80214c2c:	dfc00515 	stw	ra,20(sp)
80214c30:	df000415 	stw	fp,16(sp)
80214c34:	df000404 	addi	fp,sp,16
80214c38:	e13ffd15 	stw	r4,-12(fp)
80214c3c:	e17ffe15 	stw	r5,-8(fp)
80214c40:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
80214c44:	e0bffd17 	ldw	r2,-12(fp)
80214c48:	10800017 	ldw	r2,0(r2)
80214c4c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
80214c50:	e0bffc17 	ldw	r2,-16(fp)
80214c54:	10c00a04 	addi	r3,r2,40
80214c58:	e0bffd17 	ldw	r2,-12(fp)
80214c5c:	10800217 	ldw	r2,8(r2)
80214c60:	100f883a 	mov	r7,r2
80214c64:	e1bfff17 	ldw	r6,-4(fp)
80214c68:	e17ffe17 	ldw	r5,-8(fp)
80214c6c:	1809883a 	mov	r4,r3
80214c70:	02152e80 	call	802152e8 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
80214c74:	e037883a 	mov	sp,fp
80214c78:	dfc00117 	ldw	ra,4(sp)
80214c7c:	df000017 	ldw	fp,0(sp)
80214c80:	dec00204 	addi	sp,sp,8
80214c84:	f800283a 	ret

80214c88 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
80214c88:	defffa04 	addi	sp,sp,-24
80214c8c:	dfc00515 	stw	ra,20(sp)
80214c90:	df000415 	stw	fp,16(sp)
80214c94:	df000404 	addi	fp,sp,16
80214c98:	e13ffd15 	stw	r4,-12(fp)
80214c9c:	e17ffe15 	stw	r5,-8(fp)
80214ca0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
80214ca4:	e0bffd17 	ldw	r2,-12(fp)
80214ca8:	10800017 	ldw	r2,0(r2)
80214cac:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
80214cb0:	e0bffc17 	ldw	r2,-16(fp)
80214cb4:	10c00a04 	addi	r3,r2,40
80214cb8:	e0bffd17 	ldw	r2,-12(fp)
80214cbc:	10800217 	ldw	r2,8(r2)
80214cc0:	100f883a 	mov	r7,r2
80214cc4:	e1bfff17 	ldw	r6,-4(fp)
80214cc8:	e17ffe17 	ldw	r5,-8(fp)
80214ccc:	1809883a 	mov	r4,r3
80214cd0:	02155040 	call	80215504 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
80214cd4:	e037883a 	mov	sp,fp
80214cd8:	dfc00117 	ldw	ra,4(sp)
80214cdc:	df000017 	ldw	fp,0(sp)
80214ce0:	dec00204 	addi	sp,sp,8
80214ce4:	f800283a 	ret

80214ce8 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
80214ce8:	defffc04 	addi	sp,sp,-16
80214cec:	dfc00315 	stw	ra,12(sp)
80214cf0:	df000215 	stw	fp,8(sp)
80214cf4:	df000204 	addi	fp,sp,8
80214cf8:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
80214cfc:	e0bfff17 	ldw	r2,-4(fp)
80214d00:	10800017 	ldw	r2,0(r2)
80214d04:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
80214d08:	e0bffe17 	ldw	r2,-8(fp)
80214d0c:	10c00a04 	addi	r3,r2,40
80214d10:	e0bfff17 	ldw	r2,-4(fp)
80214d14:	10800217 	ldw	r2,8(r2)
80214d18:	100b883a 	mov	r5,r2
80214d1c:	1809883a 	mov	r4,r3
80214d20:	02151900 	call	80215190 <altera_avalon_jtag_uart_close>
}
80214d24:	e037883a 	mov	sp,fp
80214d28:	dfc00117 	ldw	ra,4(sp)
80214d2c:	df000017 	ldw	fp,0(sp)
80214d30:	dec00204 	addi	sp,sp,8
80214d34:	f800283a 	ret

80214d38 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
80214d38:	defffa04 	addi	sp,sp,-24
80214d3c:	dfc00515 	stw	ra,20(sp)
80214d40:	df000415 	stw	fp,16(sp)
80214d44:	df000404 	addi	fp,sp,16
80214d48:	e13ffd15 	stw	r4,-12(fp)
80214d4c:	e17ffe15 	stw	r5,-8(fp)
80214d50:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
80214d54:	e0bffd17 	ldw	r2,-12(fp)
80214d58:	10800017 	ldw	r2,0(r2)
80214d5c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
80214d60:	e0bffc17 	ldw	r2,-16(fp)
80214d64:	10800a04 	addi	r2,r2,40
80214d68:	e1bfff17 	ldw	r6,-4(fp)
80214d6c:	e17ffe17 	ldw	r5,-8(fp)
80214d70:	1009883a 	mov	r4,r2
80214d74:	02151f80 	call	802151f8 <altera_avalon_jtag_uart_ioctl>
}
80214d78:	e037883a 	mov	sp,fp
80214d7c:	dfc00117 	ldw	ra,4(sp)
80214d80:	df000017 	ldw	fp,0(sp)
80214d84:	dec00204 	addi	sp,sp,8
80214d88:	f800283a 	ret

80214d8c <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
80214d8c:	defff804 	addi	sp,sp,-32
80214d90:	dfc00715 	stw	ra,28(sp)
80214d94:	df000615 	stw	fp,24(sp)
80214d98:	dc400515 	stw	r17,20(sp)
80214d9c:	dc000415 	stw	r16,16(sp)
80214da0:	df000604 	addi	fp,sp,24
80214da4:	e13ffb15 	stw	r4,-20(fp)
80214da8:	e17ffc15 	stw	r5,-16(fp)
80214dac:	e1bffd15 	stw	r6,-12(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
80214db0:	e0bffb17 	ldw	r2,-20(fp)
80214db4:	00c00044 	movi	r3,1
80214db8:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
80214dbc:	e0bffb17 	ldw	r2,-20(fp)
80214dc0:	10800017 	ldw	r2,0(r2)
80214dc4:	10800104 	addi	r2,r2,4
80214dc8:	1007883a 	mov	r3,r2
80214dcc:	e0bffb17 	ldw	r2,-20(fp)
80214dd0:	10800817 	ldw	r2,32(r2)
80214dd4:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
80214dd8:	e0bffc17 	ldw	r2,-16(fp)
80214ddc:	e0fffd17 	ldw	r3,-12(fp)
80214de0:	d8000015 	stw	zero,0(sp)
80214de4:	e1fffb17 	ldw	r7,-20(fp)
80214de8:	01a00874 	movhi	r6,32801
80214dec:	3193b304 	addi	r6,r6,20172
80214df0:	180b883a 	mov	r5,r3
80214df4:	1009883a 	mov	r4,r2
80214df8:	021908c0 	call	8021908c <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
80214dfc:	e0bffb17 	ldw	r2,-20(fp)
80214e00:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
80214e04:	e0bffb17 	ldw	r2,-20(fp)
80214e08:	10800204 	addi	r2,r2,8
80214e0c:	d0e03417 	ldw	r3,-32560(gp)
80214e10:	e1fffb17 	ldw	r7,-20(fp)
80214e14:	01a00874 	movhi	r6,32801
80214e18:	31943c04 	addi	r6,r6,20720
80214e1c:	180b883a 	mov	r5,r3
80214e20:	1009883a 	mov	r4,r2
80214e24:	0218d080 	call	80218d08 <alt_alarm_start>
80214e28:	1000040e 	bge	r2,zero,80214e3c <altera_avalon_jtag_uart_init+0xb0>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
80214e2c:	e0fffb17 	ldw	r3,-20(fp)
80214e30:	00a00034 	movhi	r2,32768
80214e34:	10bfffc4 	addi	r2,r2,-1
80214e38:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
80214e3c:	d0a02d83 	ldbu	r2,-32586(gp)
80214e40:	10803fcc 	andi	r2,r2,255
80214e44:	10800058 	cmpnei	r2,r2,1
80214e48:	10000f1e 	bne	r2,zero,80214e88 <altera_avalon_jtag_uart_init+0xfc>
80214e4c:	d0e03417 	ldw	r3,-32560(gp)
80214e50:	00b33374 	movhi	r2,52429
80214e54:	10b33344 	addi	r2,r2,-13107
80214e58:	1888383a 	mulxuu	r4,r3,r2
80214e5c:	1885383a 	mul	r2,r3,r2
80214e60:	1021883a 	mov	r16,r2
80214e64:	2023883a 	mov	r17,r4
80214e68:	8804d0fa 	srli	r2,r17,3
80214e6c:	e1fffb17 	ldw	r7,-20(fp)
80214e70:	01a00874 	movhi	r6,32801
80214e74:	318fb204 	addi	r6,r6,16072
80214e78:	100b883a 	mov	r5,r2
80214e7c:	012008b4 	movhi	r4,32802
80214e80:	21338404 	addi	r4,r4,-12784
80214e84:	0218d080 	call	80218d08 <alt_alarm_start>
80214e88:	d0a02e03 	ldbu	r2,-32584(gp)
80214e8c:	10803fcc 	andi	r2,r2,255
80214e90:	10800058 	cmpnei	r2,r2,1
80214e94:	1000051e 	bne	r2,zero,80214eac <altera_avalon_jtag_uart_init+0x120>
80214e98:	e0bffb17 	ldw	r2,-20(fp)
80214e9c:	10800017 	ldw	r2,0(r2)
80214ea0:	100b883a 	mov	r5,r2
80214ea4:	e13ffb17 	ldw	r4,-20(fp)
80214ea8:	02140500 	call	80214050 <alt_log_jtag_uart_startup_info>
}
80214eac:	0001883a 	nop
80214eb0:	e6fffe04 	addi	sp,fp,-8
80214eb4:	dfc00317 	ldw	ra,12(sp)
80214eb8:	df000217 	ldw	fp,8(sp)
80214ebc:	dc400117 	ldw	r17,4(sp)
80214ec0:	dc000017 	ldw	r16,0(sp)
80214ec4:	dec00404 	addi	sp,sp,16
80214ec8:	f800283a 	ret

80214ecc <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
80214ecc:	defff704 	addi	sp,sp,-36
80214ed0:	dfc00815 	stw	ra,32(sp)
80214ed4:	df000715 	stw	fp,28(sp)
80214ed8:	df000704 	addi	fp,sp,28
80214edc:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
80214ee0:	e0bfff17 	ldw	r2,-4(fp)
80214ee4:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
80214ee8:	e0bffb17 	ldw	r2,-20(fp)
80214eec:	10800017 	ldw	r2,0(r2)
80214ef0:	e0bffc15 	stw	r2,-16(fp)

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);
80214ef4:	e0bffc17 	ldw	r2,-16(fp)
80214ef8:	e17ffb17 	ldw	r5,-20(fp)
80214efc:	1009883a 	mov	r4,r2
80214f00:	021409c0 	call	8021409c <alt_log_jtag_uart_isr_proc>

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
80214f04:	e0bffc17 	ldw	r2,-16(fp)
80214f08:	10800104 	addi	r2,r2,4
80214f0c:	10800037 	ldwio	r2,0(r2)
80214f10:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
80214f14:	e0bffd17 	ldw	r2,-12(fp)
80214f18:	1080c00c 	andi	r2,r2,768
80214f1c:	10006d26 	beq	r2,zero,802150d4 <altera_avalon_jtag_uart_irq+0x208>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
80214f20:	e0bffd17 	ldw	r2,-12(fp)
80214f24:	1080400c 	andi	r2,r2,256
80214f28:	10003526 	beq	r2,zero,80215000 <altera_avalon_jtag_uart_irq+0x134>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
80214f2c:	00800074 	movhi	r2,1
80214f30:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
80214f34:	e0bffb17 	ldw	r2,-20(fp)
80214f38:	10800a17 	ldw	r2,40(r2)
80214f3c:	10800044 	addi	r2,r2,1
80214f40:	1081ffcc 	andi	r2,r2,2047
80214f44:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
80214f48:	e0bffb17 	ldw	r2,-20(fp)
80214f4c:	10c00b17 	ldw	r3,44(r2)
80214f50:	e0bffe17 	ldw	r2,-8(fp)
80214f54:	18801526 	beq	r3,r2,80214fac <altera_avalon_jtag_uart_irq+0xe0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
80214f58:	e0bffc17 	ldw	r2,-16(fp)
80214f5c:	10800037 	ldwio	r2,0(r2)
80214f60:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
80214f64:	e0bff917 	ldw	r2,-28(fp)
80214f68:	10a0000c 	andi	r2,r2,32768
80214f6c:	10001126 	beq	r2,zero,80214fb4 <altera_avalon_jtag_uart_irq+0xe8>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
80214f70:	e0bffb17 	ldw	r2,-20(fp)
80214f74:	10800a17 	ldw	r2,40(r2)
80214f78:	e0fff917 	ldw	r3,-28(fp)
80214f7c:	1809883a 	mov	r4,r3
80214f80:	e0fffb17 	ldw	r3,-20(fp)
80214f84:	1885883a 	add	r2,r3,r2
80214f88:	10800e04 	addi	r2,r2,56
80214f8c:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
80214f90:	e0bffb17 	ldw	r2,-20(fp)
80214f94:	10800a17 	ldw	r2,40(r2)
80214f98:	10800044 	addi	r2,r2,1
80214f9c:	10c1ffcc 	andi	r3,r2,2047
80214fa0:	e0bffb17 	ldw	r2,-20(fp)
80214fa4:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
80214fa8:	003fe206 	br	80214f34 <__reset+0xfa1f4f34>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
80214fac:	0001883a 	nop
80214fb0:	00000106 	br	80214fb8 <altera_avalon_jtag_uart_irq+0xec>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
80214fb4:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
80214fb8:	e0bff917 	ldw	r2,-28(fp)
80214fbc:	10bfffec 	andhi	r2,r2,65535
80214fc0:	10000f26 	beq	r2,zero,80215000 <altera_avalon_jtag_uart_irq+0x134>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
80214fc4:	e0bffb17 	ldw	r2,-20(fp)
80214fc8:	10c00817 	ldw	r3,32(r2)
80214fcc:	00bfff84 	movi	r2,-2
80214fd0:	1886703a 	and	r3,r3,r2
80214fd4:	e0bffb17 	ldw	r2,-20(fp)
80214fd8:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
80214fdc:	e0bffc17 	ldw	r2,-16(fp)
80214fe0:	10800104 	addi	r2,r2,4
80214fe4:	1007883a 	mov	r3,r2
80214fe8:	e0bffb17 	ldw	r2,-20(fp)
80214fec:	10800817 	ldw	r2,32(r2)
80214ff0:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
80214ff4:	e0bffc17 	ldw	r2,-16(fp)
80214ff8:	10800104 	addi	r2,r2,4
80214ffc:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
80215000:	e0bffd17 	ldw	r2,-12(fp)
80215004:	1080800c 	andi	r2,r2,512
80215008:	103fbe26 	beq	r2,zero,80214f04 <__reset+0xfa1f4f04>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
8021500c:	e0bffd17 	ldw	r2,-12(fp)
80215010:	1004d43a 	srli	r2,r2,16
80215014:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
80215018:	00001406 	br	8021506c <altera_avalon_jtag_uart_irq+0x1a0>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
8021501c:	e0bffc17 	ldw	r2,-16(fp)
80215020:	e0fffb17 	ldw	r3,-20(fp)
80215024:	18c00d17 	ldw	r3,52(r3)
80215028:	e13ffb17 	ldw	r4,-20(fp)
8021502c:	20c7883a 	add	r3,r4,r3
80215030:	18c20e04 	addi	r3,r3,2104
80215034:	18c00003 	ldbu	r3,0(r3)
80215038:	18c03fcc 	andi	r3,r3,255
8021503c:	18c0201c 	xori	r3,r3,128
80215040:	18ffe004 	addi	r3,r3,-128
80215044:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
80215048:	e0bffb17 	ldw	r2,-20(fp)
8021504c:	10800d17 	ldw	r2,52(r2)
80215050:	10800044 	addi	r2,r2,1
80215054:	10c1ffcc 	andi	r3,r2,2047
80215058:	e0bffb17 	ldw	r2,-20(fp)
8021505c:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
80215060:	e0bffa17 	ldw	r2,-24(fp)
80215064:	10bfffc4 	addi	r2,r2,-1
80215068:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
8021506c:	e0bffa17 	ldw	r2,-24(fp)
80215070:	10000526 	beq	r2,zero,80215088 <altera_avalon_jtag_uart_irq+0x1bc>
80215074:	e0bffb17 	ldw	r2,-20(fp)
80215078:	10c00d17 	ldw	r3,52(r2)
8021507c:	e0bffb17 	ldw	r2,-20(fp)
80215080:	10800c17 	ldw	r2,48(r2)
80215084:	18bfe51e 	bne	r3,r2,8021501c <__reset+0xfa1f501c>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
80215088:	e0bffa17 	ldw	r2,-24(fp)
8021508c:	103f9d26 	beq	r2,zero,80214f04 <__reset+0xfa1f4f04>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
80215090:	e0bffb17 	ldw	r2,-20(fp)
80215094:	10c00817 	ldw	r3,32(r2)
80215098:	00bfff44 	movi	r2,-3
8021509c:	1886703a 	and	r3,r3,r2
802150a0:	e0bffb17 	ldw	r2,-20(fp)
802150a4:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
802150a8:	e0bffb17 	ldw	r2,-20(fp)
802150ac:	10800017 	ldw	r2,0(r2)
802150b0:	10800104 	addi	r2,r2,4
802150b4:	1007883a 	mov	r3,r2
802150b8:	e0bffb17 	ldw	r2,-20(fp)
802150bc:	10800817 	ldw	r2,32(r2)
802150c0:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
802150c4:	e0bffc17 	ldw	r2,-16(fp)
802150c8:	10800104 	addi	r2,r2,4
802150cc:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
802150d0:	003f8c06 	br	80214f04 <__reset+0xfa1f4f04>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
802150d4:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
802150d8:	0001883a 	nop
802150dc:	e037883a 	mov	sp,fp
802150e0:	dfc00117 	ldw	ra,4(sp)
802150e4:	df000017 	ldw	fp,0(sp)
802150e8:	dec00204 	addi	sp,sp,8
802150ec:	f800283a 	ret

802150f0 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
802150f0:	defff804 	addi	sp,sp,-32
802150f4:	df000715 	stw	fp,28(sp)
802150f8:	df000704 	addi	fp,sp,28
802150fc:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
80215100:	e0bffb17 	ldw	r2,-20(fp)
80215104:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
80215108:	e0bff917 	ldw	r2,-28(fp)
8021510c:	10800017 	ldw	r2,0(r2)
80215110:	10800104 	addi	r2,r2,4
80215114:	10800037 	ldwio	r2,0(r2)
80215118:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
8021511c:	e0bffa17 	ldw	r2,-24(fp)
80215120:	1081000c 	andi	r2,r2,1024
80215124:	10000b26 	beq	r2,zero,80215154 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
80215128:	e0bff917 	ldw	r2,-28(fp)
8021512c:	10800017 	ldw	r2,0(r2)
80215130:	10800104 	addi	r2,r2,4
80215134:	1007883a 	mov	r3,r2
80215138:	e0bff917 	ldw	r2,-28(fp)
8021513c:	10800817 	ldw	r2,32(r2)
80215140:	10810014 	ori	r2,r2,1024
80215144:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
80215148:	e0bff917 	ldw	r2,-28(fp)
8021514c:	10000915 	stw	zero,36(r2)
80215150:	00000a06 	br	8021517c <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
80215154:	e0bff917 	ldw	r2,-28(fp)
80215158:	10c00917 	ldw	r3,36(r2)
8021515c:	00a00034 	movhi	r2,32768
80215160:	10bfff04 	addi	r2,r2,-4
80215164:	10c00536 	bltu	r2,r3,8021517c <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
80215168:	e0bff917 	ldw	r2,-28(fp)
8021516c:	10800917 	ldw	r2,36(r2)
80215170:	10c00044 	addi	r3,r2,1
80215174:	e0bff917 	ldw	r2,-28(fp)
80215178:	10c00915 	stw	r3,36(r2)
8021517c:	d0a03417 	ldw	r2,-32560(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
80215180:	e037883a 	mov	sp,fp
80215184:	df000017 	ldw	fp,0(sp)
80215188:	dec00104 	addi	sp,sp,4
8021518c:	f800283a 	ret

80215190 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
80215190:	defffd04 	addi	sp,sp,-12
80215194:	df000215 	stw	fp,8(sp)
80215198:	df000204 	addi	fp,sp,8
8021519c:	e13ffe15 	stw	r4,-8(fp)
802151a0:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
802151a4:	00000506 	br	802151bc <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
802151a8:	e0bfff17 	ldw	r2,-4(fp)
802151ac:	1090000c 	andi	r2,r2,16384
802151b0:	10000226 	beq	r2,zero,802151bc <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
802151b4:	00bffd44 	movi	r2,-11
802151b8:	00000b06 	br	802151e8 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
802151bc:	e0bffe17 	ldw	r2,-8(fp)
802151c0:	10c00d17 	ldw	r3,52(r2)
802151c4:	e0bffe17 	ldw	r2,-8(fp)
802151c8:	10800c17 	ldw	r2,48(r2)
802151cc:	18800526 	beq	r3,r2,802151e4 <altera_avalon_jtag_uart_close+0x54>
802151d0:	e0bffe17 	ldw	r2,-8(fp)
802151d4:	10c00917 	ldw	r3,36(r2)
802151d8:	e0bffe17 	ldw	r2,-8(fp)
802151dc:	10800117 	ldw	r2,4(r2)
802151e0:	18bff136 	bltu	r3,r2,802151a8 <__reset+0xfa1f51a8>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
802151e4:	0005883a 	mov	r2,zero
}
802151e8:	e037883a 	mov	sp,fp
802151ec:	df000017 	ldw	fp,0(sp)
802151f0:	dec00104 	addi	sp,sp,4
802151f4:	f800283a 	ret

802151f8 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
802151f8:	defffa04 	addi	sp,sp,-24
802151fc:	df000515 	stw	fp,20(sp)
80215200:	df000504 	addi	fp,sp,20
80215204:	e13ffd15 	stw	r4,-12(fp)
80215208:	e17ffe15 	stw	r5,-8(fp)
8021520c:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
80215210:	00bff9c4 	movi	r2,-25
80215214:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
80215218:	e0bffe17 	ldw	r2,-8(fp)
8021521c:	10da8060 	cmpeqi	r3,r2,27137
80215220:	1800031e 	bne	r3,zero,80215230 <altera_avalon_jtag_uart_ioctl+0x38>
80215224:	109a80a0 	cmpeqi	r2,r2,27138
80215228:	1000181e 	bne	r2,zero,8021528c <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
8021522c:	00002906 	br	802152d4 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
80215230:	e0bffd17 	ldw	r2,-12(fp)
80215234:	10c00117 	ldw	r3,4(r2)
80215238:	00a00034 	movhi	r2,32768
8021523c:	10bfffc4 	addi	r2,r2,-1
80215240:	18802126 	beq	r3,r2,802152c8 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
80215244:	e0bfff17 	ldw	r2,-4(fp)
80215248:	10800017 	ldw	r2,0(r2)
8021524c:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
80215250:	e0bffc17 	ldw	r2,-16(fp)
80215254:	10800090 	cmplti	r2,r2,2
80215258:	1000061e 	bne	r2,zero,80215274 <altera_avalon_jtag_uart_ioctl+0x7c>
8021525c:	e0fffc17 	ldw	r3,-16(fp)
80215260:	00a00034 	movhi	r2,32768
80215264:	10bfffc4 	addi	r2,r2,-1
80215268:	18800226 	beq	r3,r2,80215274 <altera_avalon_jtag_uart_ioctl+0x7c>
8021526c:	e0bffc17 	ldw	r2,-16(fp)
80215270:	00000206 	br	8021527c <altera_avalon_jtag_uart_ioctl+0x84>
80215274:	00a00034 	movhi	r2,32768
80215278:	10bfff84 	addi	r2,r2,-2
8021527c:	e0fffd17 	ldw	r3,-12(fp)
80215280:	18800115 	stw	r2,4(r3)
      rc = 0;
80215284:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
80215288:	00000f06 	br	802152c8 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
8021528c:	e0bffd17 	ldw	r2,-12(fp)
80215290:	10c00117 	ldw	r3,4(r2)
80215294:	00a00034 	movhi	r2,32768
80215298:	10bfffc4 	addi	r2,r2,-1
8021529c:	18800c26 	beq	r3,r2,802152d0 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
802152a0:	e0bffd17 	ldw	r2,-12(fp)
802152a4:	10c00917 	ldw	r3,36(r2)
802152a8:	e0bffd17 	ldw	r2,-12(fp)
802152ac:	10800117 	ldw	r2,4(r2)
802152b0:	1885803a 	cmpltu	r2,r3,r2
802152b4:	10c03fcc 	andi	r3,r2,255
802152b8:	e0bfff17 	ldw	r2,-4(fp)
802152bc:	10c00015 	stw	r3,0(r2)
      rc = 0;
802152c0:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
802152c4:	00000206 	br	802152d0 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
802152c8:	0001883a 	nop
802152cc:	00000106 	br	802152d4 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
802152d0:	0001883a 	nop

  default:
    break;
  }

  return rc;
802152d4:	e0bffb17 	ldw	r2,-20(fp)
}
802152d8:	e037883a 	mov	sp,fp
802152dc:	df000017 	ldw	fp,0(sp)
802152e0:	dec00104 	addi	sp,sp,4
802152e4:	f800283a 	ret

802152e8 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
802152e8:	defff304 	addi	sp,sp,-52
802152ec:	dfc00c15 	stw	ra,48(sp)
802152f0:	df000b15 	stw	fp,44(sp)
802152f4:	df000b04 	addi	fp,sp,44
802152f8:	e13ffc15 	stw	r4,-16(fp)
802152fc:	e17ffd15 	stw	r5,-12(fp)
80215300:	e1bffe15 	stw	r6,-8(fp)
80215304:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
80215308:	e0bffd17 	ldw	r2,-12(fp)
8021530c:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
80215310:	00004706 	br	80215430 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
80215314:	e0bffc17 	ldw	r2,-16(fp)
80215318:	10800a17 	ldw	r2,40(r2)
8021531c:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
80215320:	e0bffc17 	ldw	r2,-16(fp)
80215324:	10800b17 	ldw	r2,44(r2)
80215328:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
8021532c:	e0fff717 	ldw	r3,-36(fp)
80215330:	e0bff817 	ldw	r2,-32(fp)
80215334:	18800536 	bltu	r3,r2,8021534c <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
80215338:	e0fff717 	ldw	r3,-36(fp)
8021533c:	e0bff817 	ldw	r2,-32(fp)
80215340:	1885c83a 	sub	r2,r3,r2
80215344:	e0bff615 	stw	r2,-40(fp)
80215348:	00000406 	br	8021535c <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
8021534c:	00c20004 	movi	r3,2048
80215350:	e0bff817 	ldw	r2,-32(fp)
80215354:	1885c83a 	sub	r2,r3,r2
80215358:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
8021535c:	e0bff617 	ldw	r2,-40(fp)
80215360:	10001e26 	beq	r2,zero,802153dc <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
80215364:	e0fffe17 	ldw	r3,-8(fp)
80215368:	e0bff617 	ldw	r2,-40(fp)
8021536c:	1880022e 	bgeu	r3,r2,80215378 <altera_avalon_jtag_uart_read+0x90>
        n = space;
80215370:	e0bffe17 	ldw	r2,-8(fp)
80215374:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
80215378:	e0bffc17 	ldw	r2,-16(fp)
8021537c:	10c00e04 	addi	r3,r2,56
80215380:	e0bff817 	ldw	r2,-32(fp)
80215384:	1885883a 	add	r2,r3,r2
80215388:	e1bff617 	ldw	r6,-40(fp)
8021538c:	100b883a 	mov	r5,r2
80215390:	e13ff517 	ldw	r4,-44(fp)
80215394:	02068f40 	call	802068f4 <memcpy>
      ptr   += n;
80215398:	e0fff517 	ldw	r3,-44(fp)
8021539c:	e0bff617 	ldw	r2,-40(fp)
802153a0:	1885883a 	add	r2,r3,r2
802153a4:	e0bff515 	stw	r2,-44(fp)
      space -= n;
802153a8:	e0fffe17 	ldw	r3,-8(fp)
802153ac:	e0bff617 	ldw	r2,-40(fp)
802153b0:	1885c83a 	sub	r2,r3,r2
802153b4:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
802153b8:	e0fff817 	ldw	r3,-32(fp)
802153bc:	e0bff617 	ldw	r2,-40(fp)
802153c0:	1885883a 	add	r2,r3,r2
802153c4:	10c1ffcc 	andi	r3,r2,2047
802153c8:	e0bffc17 	ldw	r2,-16(fp)
802153cc:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
802153d0:	e0bffe17 	ldw	r2,-8(fp)
802153d4:	00bfcf16 	blt	zero,r2,80215314 <__reset+0xfa1f5314>
802153d8:	00000106 	br	802153e0 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
802153dc:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
802153e0:	e0fff517 	ldw	r3,-44(fp)
802153e4:	e0bffd17 	ldw	r2,-12(fp)
802153e8:	1880141e 	bne	r3,r2,8021543c <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
802153ec:	e0bfff17 	ldw	r2,-4(fp)
802153f0:	1090000c 	andi	r2,r2,16384
802153f4:	1000131e 	bne	r2,zero,80215444 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
802153f8:	0001883a 	nop
802153fc:	e0bffc17 	ldw	r2,-16(fp)
80215400:	10c00a17 	ldw	r3,40(r2)
80215404:	e0bff717 	ldw	r2,-36(fp)
80215408:	1880051e 	bne	r3,r2,80215420 <altera_avalon_jtag_uart_read+0x138>
8021540c:	e0bffc17 	ldw	r2,-16(fp)
80215410:	10c00917 	ldw	r3,36(r2)
80215414:	e0bffc17 	ldw	r2,-16(fp)
80215418:	10800117 	ldw	r2,4(r2)
8021541c:	18bff736 	bltu	r3,r2,802153fc <__reset+0xfa1f53fc>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
80215420:	e0bffc17 	ldw	r2,-16(fp)
80215424:	10c00a17 	ldw	r3,40(r2)
80215428:	e0bff717 	ldw	r2,-36(fp)
8021542c:	18800726 	beq	r3,r2,8021544c <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
80215430:	e0bffe17 	ldw	r2,-8(fp)
80215434:	00bfb716 	blt	zero,r2,80215314 <__reset+0xfa1f5314>
80215438:	00000506 	br	80215450 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
8021543c:	0001883a 	nop
80215440:	00000306 	br	80215450 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
80215444:	0001883a 	nop
80215448:	00000106 	br	80215450 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
8021544c:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
80215450:	e0fff517 	ldw	r3,-44(fp)
80215454:	e0bffd17 	ldw	r2,-12(fp)
80215458:	18801826 	beq	r3,r2,802154bc <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021545c:	0005303a 	rdctl	r2,status
80215460:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80215464:	e0fffb17 	ldw	r3,-20(fp)
80215468:	00bfff84 	movi	r2,-2
8021546c:	1884703a 	and	r2,r3,r2
80215470:	1001703a 	wrctl	status,r2
  
  return context;
80215474:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
80215478:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
8021547c:	e0bffc17 	ldw	r2,-16(fp)
80215480:	10800817 	ldw	r2,32(r2)
80215484:	10c00054 	ori	r3,r2,1
80215488:	e0bffc17 	ldw	r2,-16(fp)
8021548c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
80215490:	e0bffc17 	ldw	r2,-16(fp)
80215494:	10800017 	ldw	r2,0(r2)
80215498:	10800104 	addi	r2,r2,4
8021549c:	1007883a 	mov	r3,r2
802154a0:	e0bffc17 	ldw	r2,-16(fp)
802154a4:	10800817 	ldw	r2,32(r2)
802154a8:	18800035 	stwio	r2,0(r3)
802154ac:	e0bffa17 	ldw	r2,-24(fp)
802154b0:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802154b4:	e0bff917 	ldw	r2,-28(fp)
802154b8:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
802154bc:	e0fff517 	ldw	r3,-44(fp)
802154c0:	e0bffd17 	ldw	r2,-12(fp)
802154c4:	18800426 	beq	r3,r2,802154d8 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
802154c8:	e0fff517 	ldw	r3,-44(fp)
802154cc:	e0bffd17 	ldw	r2,-12(fp)
802154d0:	1885c83a 	sub	r2,r3,r2
802154d4:	00000606 	br	802154f0 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
802154d8:	e0bfff17 	ldw	r2,-4(fp)
802154dc:	1090000c 	andi	r2,r2,16384
802154e0:	10000226 	beq	r2,zero,802154ec <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
802154e4:	00bffd44 	movi	r2,-11
802154e8:	00000106 	br	802154f0 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
802154ec:	00bffec4 	movi	r2,-5
}
802154f0:	e037883a 	mov	sp,fp
802154f4:	dfc00117 	ldw	ra,4(sp)
802154f8:	df000017 	ldw	fp,0(sp)
802154fc:	dec00204 	addi	sp,sp,8
80215500:	f800283a 	ret

80215504 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
80215504:	defff304 	addi	sp,sp,-52
80215508:	dfc00c15 	stw	ra,48(sp)
8021550c:	df000b15 	stw	fp,44(sp)
80215510:	df000b04 	addi	fp,sp,44
80215514:	e13ffc15 	stw	r4,-16(fp)
80215518:	e17ffd15 	stw	r5,-12(fp)
8021551c:	e1bffe15 	stw	r6,-8(fp)
80215520:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
80215524:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
80215528:	e0bffd17 	ldw	r2,-12(fp)
8021552c:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
80215530:	00003706 	br	80215610 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
80215534:	e0bffc17 	ldw	r2,-16(fp)
80215538:	10800c17 	ldw	r2,48(r2)
8021553c:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
80215540:	e0bffc17 	ldw	r2,-16(fp)
80215544:	10800d17 	ldw	r2,52(r2)
80215548:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
8021554c:	e0fff917 	ldw	r3,-28(fp)
80215550:	e0bff517 	ldw	r2,-44(fp)
80215554:	1880062e 	bgeu	r3,r2,80215570 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
80215558:	e0fff517 	ldw	r3,-44(fp)
8021555c:	e0bff917 	ldw	r2,-28(fp)
80215560:	1885c83a 	sub	r2,r3,r2
80215564:	10bfffc4 	addi	r2,r2,-1
80215568:	e0bff615 	stw	r2,-40(fp)
8021556c:	00000b06 	br	8021559c <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
80215570:	e0bff517 	ldw	r2,-44(fp)
80215574:	10000526 	beq	r2,zero,8021558c <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
80215578:	00c20004 	movi	r3,2048
8021557c:	e0bff917 	ldw	r2,-28(fp)
80215580:	1885c83a 	sub	r2,r3,r2
80215584:	e0bff615 	stw	r2,-40(fp)
80215588:	00000406 	br	8021559c <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
8021558c:	00c1ffc4 	movi	r3,2047
80215590:	e0bff917 	ldw	r2,-28(fp)
80215594:	1885c83a 	sub	r2,r3,r2
80215598:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
8021559c:	e0bff617 	ldw	r2,-40(fp)
802155a0:	10001e26 	beq	r2,zero,8021561c <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
802155a4:	e0fffe17 	ldw	r3,-8(fp)
802155a8:	e0bff617 	ldw	r2,-40(fp)
802155ac:	1880022e 	bgeu	r3,r2,802155b8 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
802155b0:	e0bffe17 	ldw	r2,-8(fp)
802155b4:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
802155b8:	e0bffc17 	ldw	r2,-16(fp)
802155bc:	10c20e04 	addi	r3,r2,2104
802155c0:	e0bff917 	ldw	r2,-28(fp)
802155c4:	1885883a 	add	r2,r3,r2
802155c8:	e1bff617 	ldw	r6,-40(fp)
802155cc:	e17ffd17 	ldw	r5,-12(fp)
802155d0:	1009883a 	mov	r4,r2
802155d4:	02068f40 	call	802068f4 <memcpy>
      ptr   += n;
802155d8:	e0fffd17 	ldw	r3,-12(fp)
802155dc:	e0bff617 	ldw	r2,-40(fp)
802155e0:	1885883a 	add	r2,r3,r2
802155e4:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
802155e8:	e0fffe17 	ldw	r3,-8(fp)
802155ec:	e0bff617 	ldw	r2,-40(fp)
802155f0:	1885c83a 	sub	r2,r3,r2
802155f4:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
802155f8:	e0fff917 	ldw	r3,-28(fp)
802155fc:	e0bff617 	ldw	r2,-40(fp)
80215600:	1885883a 	add	r2,r3,r2
80215604:	10c1ffcc 	andi	r3,r2,2047
80215608:	e0bffc17 	ldw	r2,-16(fp)
8021560c:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
80215610:	e0bffe17 	ldw	r2,-8(fp)
80215614:	00bfc716 	blt	zero,r2,80215534 <__reset+0xfa1f5534>
80215618:	00000106 	br	80215620 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
8021561c:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80215620:	0005303a 	rdctl	r2,status
80215624:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80215628:	e0fffb17 	ldw	r3,-20(fp)
8021562c:	00bfff84 	movi	r2,-2
80215630:	1884703a 	and	r2,r3,r2
80215634:	1001703a 	wrctl	status,r2
  
  return context;
80215638:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
8021563c:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
80215640:	e0bffc17 	ldw	r2,-16(fp)
80215644:	10800817 	ldw	r2,32(r2)
80215648:	10c00094 	ori	r3,r2,2
8021564c:	e0bffc17 	ldw	r2,-16(fp)
80215650:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
80215654:	e0bffc17 	ldw	r2,-16(fp)
80215658:	10800017 	ldw	r2,0(r2)
8021565c:	10800104 	addi	r2,r2,4
80215660:	1007883a 	mov	r3,r2
80215664:	e0bffc17 	ldw	r2,-16(fp)
80215668:	10800817 	ldw	r2,32(r2)
8021566c:	18800035 	stwio	r2,0(r3)
80215670:	e0bffa17 	ldw	r2,-24(fp)
80215674:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80215678:	e0bff817 	ldw	r2,-32(fp)
8021567c:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
80215680:	e0bffe17 	ldw	r2,-8(fp)
80215684:	0080100e 	bge	zero,r2,802156c8 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
80215688:	e0bfff17 	ldw	r2,-4(fp)
8021568c:	1090000c 	andi	r2,r2,16384
80215690:	1000101e 	bne	r2,zero,802156d4 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
80215694:	0001883a 	nop
80215698:	e0bffc17 	ldw	r2,-16(fp)
8021569c:	10c00d17 	ldw	r3,52(r2)
802156a0:	e0bff517 	ldw	r2,-44(fp)
802156a4:	1880051e 	bne	r3,r2,802156bc <altera_avalon_jtag_uart_write+0x1b8>
802156a8:	e0bffc17 	ldw	r2,-16(fp)
802156ac:	10c00917 	ldw	r3,36(r2)
802156b0:	e0bffc17 	ldw	r2,-16(fp)
802156b4:	10800117 	ldw	r2,4(r2)
802156b8:	18bff736 	bltu	r3,r2,80215698 <__reset+0xfa1f5698>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
802156bc:	e0bffc17 	ldw	r2,-16(fp)
802156c0:	10800917 	ldw	r2,36(r2)
802156c4:	1000051e 	bne	r2,zero,802156dc <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
802156c8:	e0bffe17 	ldw	r2,-8(fp)
802156cc:	00bfd016 	blt	zero,r2,80215610 <__reset+0xfa1f5610>
802156d0:	00000306 	br	802156e0 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
802156d4:	0001883a 	nop
802156d8:	00000106 	br	802156e0 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
802156dc:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
802156e0:	e0fffd17 	ldw	r3,-12(fp)
802156e4:	e0bff717 	ldw	r2,-36(fp)
802156e8:	18800426 	beq	r3,r2,802156fc <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
802156ec:	e0fffd17 	ldw	r3,-12(fp)
802156f0:	e0bff717 	ldw	r2,-36(fp)
802156f4:	1885c83a 	sub	r2,r3,r2
802156f8:	00000606 	br	80215714 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
802156fc:	e0bfff17 	ldw	r2,-4(fp)
80215700:	1090000c 	andi	r2,r2,16384
80215704:	10000226 	beq	r2,zero,80215710 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
80215708:	00bffd44 	movi	r2,-11
8021570c:	00000106 	br	80215714 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
80215710:	00bffec4 	movi	r2,-5
}
80215714:	e037883a 	mov	sp,fp
80215718:	dfc00117 	ldw	ra,4(sp)
8021571c:	df000017 	ldw	fp,0(sp)
80215720:	dec00204 	addi	sp,sp,8
80215724:	f800283a 	ret

80215728 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80215728:	defffe04 	addi	sp,sp,-8
8021572c:	dfc00115 	stw	ra,4(sp)
80215730:	df000015 	stw	fp,0(sp)
80215734:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80215738:	d0a00d17 	ldw	r2,-32716(gp)
8021573c:	10000326 	beq	r2,zero,8021574c <alt_get_errno+0x24>
80215740:	d0a00d17 	ldw	r2,-32716(gp)
80215744:	103ee83a 	callr	r2
80215748:	00000106 	br	80215750 <alt_get_errno+0x28>
8021574c:	d0a02b04 	addi	r2,gp,-32596
}
80215750:	e037883a 	mov	sp,fp
80215754:	dfc00117 	ldw	ra,4(sp)
80215758:	df000017 	ldw	fp,0(sp)
8021575c:	dec00204 	addi	sp,sp,8
80215760:	f800283a 	ret

80215764 <alt_avalon_sgdma_do_async_transfer>:
 * - 0 for success, or various errors defined in <errno.h>
 */
int alt_avalon_sgdma_do_async_transfer(
  alt_sgdma_dev *dev,
  alt_sgdma_descriptor *desc)
{
80215764:	defffc04 	addi	sp,sp,-16
80215768:	df000315 	stw	fp,12(sp)
8021576c:	df000304 	addi	fp,sp,12
80215770:	e13ffe15 	stw	r4,-8(fp)
80215774:	e17fff15 	stw	r5,-4(fp)
  alt_u32 control;

  /* Return with error immediately if controller is busy */
  if( (IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base) &
80215778:	e0bffe17 	ldw	r2,-8(fp)
8021577c:	10800317 	ldw	r2,12(r2)
80215780:	10800037 	ldwio	r2,0(r2)
80215784:	1080040c 	andi	r2,r2,16
80215788:	10000226 	beq	r2,zero,80215794 <alt_avalon_sgdma_do_async_transfer+0x30>
           ALTERA_AVALON_SGDMA_STATUS_BUSY_MSK) ) {
    return -EBUSY;
8021578c:	00bffc04 	movi	r2,-16
80215790:	00003906 	br	80215878 <alt_avalon_sgdma_do_async_transfer+0x114>
  }

  /* Clear Run */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
80215794:	e0bffe17 	ldw	r2,-8(fp)
80215798:	10800317 	ldw	r2,12(r2)
8021579c:	10800404 	addi	r2,r2,16
802157a0:	e0fffe17 	ldw	r3,-8(fp)
802157a4:	18c00317 	ldw	r3,12(r3)
802157a8:	18c00404 	addi	r3,r3,16
802157ac:	19000037 	ldwio	r4,0(r3)
802157b0:	00fff7c4 	movi	r3,-33
802157b4:	20c6703a 	and	r3,r4,r3
802157b8:	10c00035 	stwio	r3,0(r2)

  /*
   * Clear any (previous) status register information
   * that might occlude our error checking later.
   */
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
802157bc:	e0bffe17 	ldw	r2,-8(fp)
802157c0:	10800317 	ldw	r2,12(r2)
802157c4:	00c03fc4 	movi	r3,255
802157c8:	10c00035 	stwio	r3,0(r2)

  /* Point the controller at the descriptor */
  IOWR_ALTERA_AVALON_SGDMA_NEXT_DESC_POINTER(dev->base, (alt_u32) desc);
802157cc:	e0bffe17 	ldw	r2,-8(fp)
802157d0:	10800317 	ldw	r2,12(r2)
802157d4:	10800804 	addi	r2,r2,32
802157d8:	e0ffff17 	ldw	r3,-4(fp)
802157dc:	10c00035 	stwio	r3,0(r2)
   *  - Stop on an error with any particular descriptor
   *  - Include any control register bits registered with along with
   *    the callback routine (effectively, interrupts are controlled
   *    via the control bits set during callback-register time).
   */
  if(dev->callback) {
802157e0:	e0bffe17 	ldw	r2,-8(fp)
802157e4:	10800917 	ldw	r2,36(r2)
802157e8:	10001126 	beq	r2,zero,80215830 <alt_avalon_sgdma_do_async_transfer+0xcc>
    control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
802157ec:	e0bffe17 	ldw	r2,-8(fp)
802157f0:	10800317 	ldw	r2,12(r2)
802157f4:	10800404 	addi	r2,r2,16
802157f8:	10800037 	ldwio	r2,0(r2)
802157fc:	e0bffd15 	stw	r2,-12(fp)

    control |= (dev->chain_control                          |
80215800:	e0bffe17 	ldw	r2,-8(fp)
80215804:	10c00b17 	ldw	r3,44(r2)
80215808:	e0bffd17 	ldw	r2,-12(fp)
8021580c:	1884b03a 	or	r2,r3,r2
80215810:	10801814 	ori	r2,r2,96
80215814:	e0bffd15 	stw	r2,-12(fp)
                ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK         |
                ALTERA_AVALON_SGDMA_CONTROL_STOP_DMA_ER_MSK  );

    IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
80215818:	e0bffe17 	ldw	r2,-8(fp)
8021581c:	10800317 	ldw	r2,12(r2)
80215820:	10800404 	addi	r2,r2,16
80215824:	e0fffd17 	ldw	r3,-12(fp)
80215828:	10c00035 	stwio	r3,0(r2)
8021582c:	00001106 	br	80215874 <alt_avalon_sgdma_do_async_transfer+0x110>
   *   - Run
   *   - Stop on an error with any particular descriptor
   *   - Disable interrupt generation
   */
  else {
    control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
80215830:	e0bffe17 	ldw	r2,-8(fp)
80215834:	10800317 	ldw	r2,12(r2)
80215838:	10800404 	addi	r2,r2,16
8021583c:	10800037 	ldwio	r2,0(r2)
80215840:	e0bffd15 	stw	r2,-12(fp)

    control |= (ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK         |
80215844:	e0bffd17 	ldw	r2,-12(fp)
80215848:	10801814 	ori	r2,r2,96
8021584c:	e0bffd15 	stw	r2,-12(fp)
                ALTERA_AVALON_SGDMA_CONTROL_STOP_DMA_ER_MSK );
    control &= ~ALTERA_AVALON_SGDMA_CONTROL_IE_GLOBAL_MSK;
80215850:	e0fffd17 	ldw	r3,-12(fp)
80215854:	00bffbc4 	movi	r2,-17
80215858:	1884703a 	and	r2,r3,r2
8021585c:	e0bffd15 	stw	r2,-12(fp)

    IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
80215860:	e0bffe17 	ldw	r2,-8(fp)
80215864:	10800317 	ldw	r2,12(r2)
80215868:	10800404 	addi	r2,r2,16
8021586c:	e0fffd17 	ldw	r3,-12(fp)
80215870:	10c00035 	stwio	r3,0(r2)

  /*
   * Error detection/handling should be performed at the application
   * or callback level as appropriate.
   */
  return 0;
80215874:	0005883a 	mov	r2,zero
}
80215878:	e037883a 	mov	sp,fp
8021587c:	df000017 	ldw	fp,0(sp)
80215880:	dec00104 	addi	sp,sp,4
80215884:	f800283a 	ret

80215888 <alt_avalon_sgdma_do_sync_transfer>:
 * - status: Content of SGDMA status register.
 */
alt_u8 alt_avalon_sgdma_do_sync_transfer(
  alt_sgdma_dev *dev,
  alt_sgdma_descriptor *desc)
{
80215888:	defffc04 	addi	sp,sp,-16
8021588c:	df000315 	stw	fp,12(sp)
80215890:	df000304 	addi	fp,sp,12
80215894:	e13ffe15 	stw	r4,-8(fp)
80215898:	e17fff15 	stw	r5,-4(fp)
  alt_u8 status;

  /* Wait for any pending transfers to complete */
  while ( (IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base) &
8021589c:	0001883a 	nop
802158a0:	e0bffe17 	ldw	r2,-8(fp)
802158a4:	10800317 	ldw	r2,12(r2)
802158a8:	10800037 	ldwio	r2,0(r2)
802158ac:	1080040c 	andi	r2,r2,16
802158b0:	103ffb1e 	bne	r2,zero,802158a0 <__reset+0xfa1f58a0>
           ALTERA_AVALON_SGDMA_STATUS_BUSY_MSK) );


  /* Clear Run */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
802158b4:	e0bffe17 	ldw	r2,-8(fp)
802158b8:	10800317 	ldw	r2,12(r2)
802158bc:	10800404 	addi	r2,r2,16
802158c0:	e0fffe17 	ldw	r3,-8(fp)
802158c4:	18c00317 	ldw	r3,12(r3)
802158c8:	18c00404 	addi	r3,r3,16
802158cc:	19000037 	ldwio	r4,0(r3)
802158d0:	00fff7c4 	movi	r3,-33
802158d4:	20c6703a 	and	r3,r4,r3
802158d8:	10c00035 	stwio	r3,0(r2)

  /*
   * Clear any (previous) status register information
   * that might occlude our error checking later.
   */
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
802158dc:	e0bffe17 	ldw	r2,-8(fp)
802158e0:	10800317 	ldw	r2,12(r2)
802158e4:	00c03fc4 	movi	r3,255
802158e8:	10c00035 	stwio	r3,0(r2)

  /* Point the controller at the descriptor */
  IOWR_ALTERA_AVALON_SGDMA_NEXT_DESC_POINTER(dev->base, (alt_u32) desc);
802158ec:	e0bffe17 	ldw	r2,-8(fp)
802158f0:	10800317 	ldw	r2,12(r2)
802158f4:	10800804 	addi	r2,r2,32
802158f8:	e0ffff17 	ldw	r3,-4(fp)
802158fc:	10c00035 	stwio	r3,0(r2)
   * Set up SGDMA controller to:
   * - Disable interrupt generation
   * - Run once a valid descriptor is written to controller
   * - Stop on an error with any particular descriptor
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
80215900:	e0bffe17 	ldw	r2,-8(fp)
80215904:	10800317 	ldw	r2,12(r2)
80215908:	10800404 	addi	r2,r2,16
8021590c:	e0fffe17 	ldw	r3,-8(fp)
80215910:	18c00317 	ldw	r3,12(r3)
80215914:	18c00404 	addi	r3,r3,16
80215918:	18c00037 	ldwio	r3,0(r3)
8021591c:	18c01814 	ori	r3,r3,96
80215920:	10c00035 	stwio	r3,0(r2)
    (ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK |
     ALTERA_AVALON_SGDMA_CONTROL_STOP_DMA_ER_MSK | 
     IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base)) );

  /* Wait for the descriptor (chain) to complete */
  while ( (IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base) &
80215924:	0001883a 	nop
80215928:	e0bffe17 	ldw	r2,-8(fp)
8021592c:	10800317 	ldw	r2,12(r2)
80215930:	10800037 	ldwio	r2,0(r2)
80215934:	1080040c 	andi	r2,r2,16
80215938:	103ffb1e 	bne	r2,zero,80215928 <__reset+0xfa1f5928>
           ALTERA_AVALON_SGDMA_STATUS_BUSY_MSK) );

  /* Clear Run */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, 
8021593c:	e0bffe17 	ldw	r2,-8(fp)
80215940:	10800317 	ldw	r2,12(r2)
80215944:	10800404 	addi	r2,r2,16
80215948:	e0fffe17 	ldw	r3,-8(fp)
8021594c:	18c00317 	ldw	r3,12(r3)
80215950:	18c00404 	addi	r3,r3,16
80215954:	19000037 	ldwio	r4,0(r3)
80215958:	00fff7c4 	movi	r3,-33
8021595c:	20c6703a 	and	r3,r4,r3
80215960:	10c00035 	stwio	r3,0(r2)
    (IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base) &
     ~ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK) );

  /* Get & clear status register contents */
  status = IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base);
80215964:	e0bffe17 	ldw	r2,-8(fp)
80215968:	10800317 	ldw	r2,12(r2)
8021596c:	10800037 	ldwio	r2,0(r2)
80215970:	e0bffd05 	stb	r2,-12(fp)
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
80215974:	e0bffe17 	ldw	r2,-8(fp)
80215978:	10800317 	ldw	r2,12(r2)
8021597c:	00c03fc4 	movi	r3,255
80215980:	10c00035 	stwio	r3,0(r2)

  return status;
80215984:	e0bffd03 	ldbu	r2,-12(fp)
}
80215988:	e037883a 	mov	sp,fp
8021598c:	df000017 	ldw	fp,0(sp)
80215990:	dec00104 	addi	sp,sp,4
80215994:	f800283a 	ret

80215998 <alt_avalon_sgdma_construct_mem_to_mem_desc>:
  alt_u32              *read_addr,
  alt_u32              *write_addr,
  alt_u16               length,
  int                   read_fixed,
  int                   write_fixed)
{
80215998:	defff404 	addi	sp,sp,-48
8021599c:	dfc00b15 	stw	ra,44(sp)
802159a0:	df000a15 	stw	fp,40(sp)
802159a4:	df000a04 	addi	fp,sp,40
802159a8:	e13ffb15 	stw	r4,-20(fp)
802159ac:	e17ffc15 	stw	r5,-16(fp)
802159b0:	e1bffd15 	stw	r6,-12(fp)
802159b4:	e1fffe15 	stw	r7,-8(fp)
802159b8:	e0800217 	ldw	r2,8(fp)
802159bc:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_mem_to_mem_desc_burst(desc, next, read_addr, 
802159c0:	e0bfff0b 	ldhu	r2,-4(fp)
802159c4:	d8000415 	stw	zero,16(sp)
802159c8:	d8000315 	stw	zero,12(sp)
802159cc:	e0c00417 	ldw	r3,16(fp)
802159d0:	d8c00215 	stw	r3,8(sp)
802159d4:	e0c00317 	ldw	r3,12(fp)
802159d8:	d8c00115 	stw	r3,4(sp)
802159dc:	d8800015 	stw	r2,0(sp)
802159e0:	e1fffe17 	ldw	r7,-8(fp)
802159e4:	e1bffd17 	ldw	r6,-12(fp)
802159e8:	e17ffc17 	ldw	r5,-16(fp)
802159ec:	e13ffb17 	ldw	r4,-20(fp)
802159f0:	0215a0c0 	call	80215a0c <alt_avalon_sgdma_construct_mem_to_mem_desc_burst>
    write_addr, length, read_fixed, write_fixed, 0, 0);
}
802159f4:	0001883a 	nop
802159f8:	e037883a 	mov	sp,fp
802159fc:	dfc00117 	ldw	ra,4(sp)
80215a00:	df000017 	ldw	fp,0(sp)
80215a04:	dec00204 	addi	sp,sp,8
80215a08:	f800283a 	ret

80215a0c <alt_avalon_sgdma_construct_mem_to_mem_desc_burst>:
  alt_u16               length,
  int                   read_fixed,
  int                   write_fixed,
  int                   read_burst,
  int                   write_burst)
{
80215a0c:	defff204 	addi	sp,sp,-56
80215a10:	dfc00d15 	stw	ra,52(sp)
80215a14:	df000c15 	stw	fp,48(sp)
80215a18:	df000c04 	addi	fp,sp,48
80215a1c:	e13ffb15 	stw	r4,-20(fp)
80215a20:	e17ffc15 	stw	r5,-16(fp)
80215a24:	e1bffd15 	stw	r6,-12(fp)
80215a28:	e1fffe15 	stw	r7,-8(fp)
80215a2c:	e0800217 	ldw	r2,8(fp)
80215a30:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(
80215a34:	e0bfff0b 	ldhu	r2,-4(fp)
80215a38:	d8000615 	stw	zero,24(sp)
80215a3c:	e0c00617 	ldw	r3,24(fp)
80215a40:	d8c00515 	stw	r3,20(sp)
80215a44:	e0c00517 	ldw	r3,20(fp)
80215a48:	d8c00415 	stw	r3,16(sp)
80215a4c:	e0c00417 	ldw	r3,16(fp)
80215a50:	d8c00315 	stw	r3,12(sp)
80215a54:	e0c00317 	ldw	r3,12(fp)
80215a58:	d8c00215 	stw	r3,8(sp)
80215a5c:	d8000115 	stw	zero,4(sp)
80215a60:	d8800015 	stw	r2,0(sp)
80215a64:	e1fffe17 	ldw	r7,-8(fp)
80215a68:	e1bffd17 	ldw	r6,-12(fp)
80215a6c:	e17ffc17 	ldw	r5,-16(fp)
80215a70:	e13ffb17 	ldw	r4,-20(fp)
80215a74:	0215fa00 	call	80215fa0 <alt_avalon_sgdma_construct_descriptor_burst>
    read_fixed,
    write_fixed,
    read_burst,
    write_burst,
    (alt_u8) 0x0);  // Atlantic channel: N/A in mem-to-mem mode
}
80215a78:	0001883a 	nop
80215a7c:	e037883a 	mov	sp,fp
80215a80:	dfc00117 	ldw	ra,4(sp)
80215a84:	df000017 	ldw	fp,0(sp)
80215a88:	dec00204 	addi	sp,sp,8
80215a8c:	f800283a 	ret

80215a90 <alt_avalon_sgdma_construct_stream_to_mem_desc>:
  alt_sgdma_descriptor *desc,
  alt_sgdma_descriptor *next,
  alt_u32              *write_addr,
  alt_u16               length_or_eop,
  int                   write_fixed)
{
80215a90:	defff804 	addi	sp,sp,-32
80215a94:	dfc00715 	stw	ra,28(sp)
80215a98:	df000615 	stw	fp,24(sp)
80215a9c:	df000604 	addi	fp,sp,24
80215aa0:	e13ffc15 	stw	r4,-16(fp)
80215aa4:	e17ffd15 	stw	r5,-12(fp)
80215aa8:	e1bffe15 	stw	r6,-8(fp)
80215aac:	3805883a 	mov	r2,r7
80215ab0:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_stream_to_mem_desc_burst(desc, next, write_addr, 
80215ab4:	e0ffff0b 	ldhu	r3,-4(fp)
80215ab8:	d8000115 	stw	zero,4(sp)
80215abc:	e0800217 	ldw	r2,8(fp)
80215ac0:	d8800015 	stw	r2,0(sp)
80215ac4:	180f883a 	mov	r7,r3
80215ac8:	e1bffe17 	ldw	r6,-8(fp)
80215acc:	e17ffd17 	ldw	r5,-12(fp)
80215ad0:	e13ffc17 	ldw	r4,-16(fp)
80215ad4:	0215af00 	call	80215af0 <alt_avalon_sgdma_construct_stream_to_mem_desc_burst>
    length_or_eop, write_fixed, 0);
}
80215ad8:	0001883a 	nop
80215adc:	e037883a 	mov	sp,fp
80215ae0:	dfc00117 	ldw	ra,4(sp)
80215ae4:	df000017 	ldw	fp,0(sp)
80215ae8:	dec00204 	addi	sp,sp,8
80215aec:	f800283a 	ret

80215af0 <alt_avalon_sgdma_construct_stream_to_mem_desc_burst>:
  alt_sgdma_descriptor *next,
  alt_u32              *write_addr,
  alt_u16               length_or_eop,
  int                   write_fixed,
  int                   write_burst)
{
80215af0:	defff304 	addi	sp,sp,-52
80215af4:	dfc00c15 	stw	ra,48(sp)
80215af8:	df000b15 	stw	fp,44(sp)
80215afc:	df000b04 	addi	fp,sp,44
80215b00:	e13ffc15 	stw	r4,-16(fp)
80215b04:	e17ffd15 	stw	r5,-12(fp)
80215b08:	e1bffe15 	stw	r6,-8(fp)
80215b0c:	3805883a 	mov	r2,r7
80215b10:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(
80215b14:	e0bfff0b 	ldhu	r2,-4(fp)
80215b18:	d8000615 	stw	zero,24(sp)
80215b1c:	e0c00317 	ldw	r3,12(fp)
80215b20:	d8c00515 	stw	r3,20(sp)
80215b24:	d8000415 	stw	zero,16(sp)
80215b28:	e0c00217 	ldw	r3,8(fp)
80215b2c:	d8c00315 	stw	r3,12(sp)
80215b30:	d8000215 	stw	zero,8(sp)
80215b34:	d8000115 	stw	zero,4(sp)
80215b38:	d8800015 	stw	r2,0(sp)
80215b3c:	e1fffe17 	ldw	r7,-8(fp)
80215b40:	000d883a 	mov	r6,zero
80215b44:	e17ffd17 	ldw	r5,-12(fp)
80215b48:	e13ffc17 	ldw	r4,-16(fp)
80215b4c:	0215fa00 	call	80215fa0 <alt_avalon_sgdma_construct_descriptor_burst>
    0x0,            // Read fixed: N/A in stream-to-mem mode
    write_fixed,
    0,              // Read_burst : N/A in stream-to-mem mode
    write_burst,
    (alt_u8) 0x0);  // Atlantic channel: N/A in stream-to-mem mode
}
80215b50:	0001883a 	nop
80215b54:	e037883a 	mov	sp,fp
80215b58:	dfc00117 	ldw	ra,4(sp)
80215b5c:	df000017 	ldw	fp,0(sp)
80215b60:	dec00204 	addi	sp,sp,8
80215b64:	f800283a 	ret

80215b68 <alt_avalon_sgdma_construct_mem_to_stream_desc>:
  alt_u16               length,
  int                   read_fixed,
  int                   generate_sop,
  int                   generate_eop,
  alt_u8                atlantic_channel)
{
80215b68:	defff404 	addi	sp,sp,-48
80215b6c:	dfc00b15 	stw	ra,44(sp)
80215b70:	df000a15 	stw	fp,40(sp)
80215b74:	df000a04 	addi	fp,sp,40
80215b78:	e13ffb15 	stw	r4,-20(fp)
80215b7c:	e17ffc15 	stw	r5,-16(fp)
80215b80:	e1bffd15 	stw	r6,-12(fp)
80215b84:	3807883a 	mov	r3,r7
80215b88:	e0800517 	ldw	r2,20(fp)
80215b8c:	e0fffe0d 	sth	r3,-8(fp)
80215b90:	e0bfff05 	stb	r2,-4(fp)
  alt_avalon_sgdma_construct_mem_to_stream_desc_burst(desc, next, read_addr, 
80215b94:	e0fffe0b 	ldhu	r3,-8(fp)
80215b98:	e0bfff03 	ldbu	r2,-4(fp)
80215b9c:	d8800415 	stw	r2,16(sp)
80215ba0:	d8000315 	stw	zero,12(sp)
80215ba4:	e0800417 	ldw	r2,16(fp)
80215ba8:	d8800215 	stw	r2,8(sp)
80215bac:	e0800317 	ldw	r2,12(fp)
80215bb0:	d8800115 	stw	r2,4(sp)
80215bb4:	e0800217 	ldw	r2,8(fp)
80215bb8:	d8800015 	stw	r2,0(sp)
80215bbc:	180f883a 	mov	r7,r3
80215bc0:	e1bffd17 	ldw	r6,-12(fp)
80215bc4:	e17ffc17 	ldw	r5,-16(fp)
80215bc8:	e13ffb17 	ldw	r4,-20(fp)
80215bcc:	0215be80 	call	80215be8 <alt_avalon_sgdma_construct_mem_to_stream_desc_burst>
    length, read_fixed, generate_sop, generate_eop, 0, atlantic_channel);

}
80215bd0:	0001883a 	nop
80215bd4:	e037883a 	mov	sp,fp
80215bd8:	dfc00117 	ldw	ra,4(sp)
80215bdc:	df000017 	ldw	fp,0(sp)
80215be0:	dec00204 	addi	sp,sp,8
80215be4:	f800283a 	ret

80215be8 <alt_avalon_sgdma_construct_mem_to_stream_desc_burst>:
  int                   read_fixed,
  int                   generate_sop,
  int                   generate_eop,
  int                   read_burst,
  alt_u8                atlantic_channel)
{
80215be8:	defff204 	addi	sp,sp,-56
80215bec:	dfc00d15 	stw	ra,52(sp)
80215bf0:	df000c15 	stw	fp,48(sp)
80215bf4:	df000c04 	addi	fp,sp,48
80215bf8:	e13ffb15 	stw	r4,-20(fp)
80215bfc:	e17ffc15 	stw	r5,-16(fp)
80215c00:	e1bffd15 	stw	r6,-12(fp)
80215c04:	3807883a 	mov	r3,r7
80215c08:	e0800617 	ldw	r2,24(fp)
80215c0c:	e0fffe0d 	sth	r3,-8(fp)
80215c10:	e0bfff05 	stb	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(
80215c14:	e0bffe0b 	ldhu	r2,-8(fp)
80215c18:	e0ffff03 	ldbu	r3,-4(fp)
80215c1c:	d8c00615 	stw	r3,24(sp)
80215c20:	d8000515 	stw	zero,20(sp)
80215c24:	e0c00517 	ldw	r3,20(fp)
80215c28:	d8c00415 	stw	r3,16(sp)
80215c2c:	e0c00317 	ldw	r3,12(fp)
80215c30:	d8c00315 	stw	r3,12(sp)
80215c34:	e0c00217 	ldw	r3,8(fp)
80215c38:	d8c00215 	stw	r3,8(sp)
80215c3c:	e0c00417 	ldw	r3,16(fp)
80215c40:	d8c00115 	stw	r3,4(sp)
80215c44:	d8800015 	stw	r2,0(sp)
80215c48:	000f883a 	mov	r7,zero
80215c4c:	e1bffd17 	ldw	r6,-12(fp)
80215c50:	e17ffc17 	ldw	r5,-16(fp)
80215c54:	e13ffb17 	ldw	r4,-20(fp)
80215c58:	0215fa00 	call	80215fa0 <alt_avalon_sgdma_construct_descriptor_burst>
    read_fixed,
    generate_sop,
    read_burst,
    0,                 // Write_burst : N/A in mem-to-stream mode
    atlantic_channel);
}
80215c5c:	0001883a 	nop
80215c60:	e037883a 	mov	sp,fp
80215c64:	dfc00117 	ldw	ra,4(sp)
80215c68:	df000017 	ldw	fp,0(sp)
80215c6c:	dec00204 	addi	sp,sp,8
80215c70:	f800283a 	ret

80215c74 <alt_avalon_sgdma_register_callback>:
void alt_avalon_sgdma_register_callback(
  alt_sgdma_dev *dev,
  alt_avalon_sgdma_callback callback,
  alt_u32 chain_control,
  void *context)
{
80215c74:	defffb04 	addi	sp,sp,-20
80215c78:	df000415 	stw	fp,16(sp)
80215c7c:	df000404 	addi	fp,sp,16
80215c80:	e13ffc15 	stw	r4,-16(fp)
80215c84:	e17ffd15 	stw	r5,-12(fp)
80215c88:	e1bffe15 	stw	r6,-8(fp)
80215c8c:	e1ffff15 	stw	r7,-4(fp)
  dev->callback         = callback;
80215c90:	e0bffc17 	ldw	r2,-16(fp)
80215c94:	e0fffd17 	ldw	r3,-12(fp)
80215c98:	10c00915 	stw	r3,36(r2)
  dev->callback_context = context;
80215c9c:	e0bffc17 	ldw	r2,-16(fp)
80215ca0:	e0ffff17 	ldw	r3,-4(fp)
80215ca4:	10c00a15 	stw	r3,40(r2)
  dev->chain_control    = chain_control;
80215ca8:	e0bffc17 	ldw	r2,-16(fp)
80215cac:	e0fffe17 	ldw	r3,-8(fp)
80215cb0:	10c00b15 	stw	r3,44(r2)
}
80215cb4:	0001883a 	nop
80215cb8:	e037883a 	mov	sp,fp
80215cbc:	df000017 	ldw	fp,0(sp)
80215cc0:	dec00104 	addi	sp,sp,4
80215cc4:	f800283a 	ret

80215cc8 <alt_avalon_sgdma_start>:
 *
 * Arguments:
 * - *dev: Pointer to SGDMA device (instance) struct.
 */
void alt_avalon_sgdma_start(alt_sgdma_dev *dev)
{
80215cc8:	defffd04 	addi	sp,sp,-12
80215ccc:	df000215 	stw	fp,8(sp)
80215cd0:	df000204 	addi	fp,sp,8
80215cd4:	e13fff15 	stw	r4,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
80215cd8:	e0bfff17 	ldw	r2,-4(fp)
80215cdc:	10800317 	ldw	r2,12(r2)
80215ce0:	10800404 	addi	r2,r2,16
80215ce4:	10800037 	ldwio	r2,0(r2)
80215ce8:	e0bffe15 	stw	r2,-8(fp)
  control |= ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK;
80215cec:	e0bffe17 	ldw	r2,-8(fp)
80215cf0:	10800814 	ori	r2,r2,32
80215cf4:	e0bffe15 	stw	r2,-8(fp)
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
80215cf8:	e0bfff17 	ldw	r2,-4(fp)
80215cfc:	10800317 	ldw	r2,12(r2)
80215d00:	10800404 	addi	r2,r2,16
80215d04:	e0fffe17 	ldw	r3,-8(fp)
80215d08:	10c00035 	stwio	r3,0(r2)
}
80215d0c:	0001883a 	nop
80215d10:	e037883a 	mov	sp,fp
80215d14:	df000017 	ldw	fp,0(sp)
80215d18:	dec00104 	addi	sp,sp,4
80215d1c:	f800283a 	ret

80215d20 <alt_avalon_sgdma_stop>:
 *
 * Arguments:
 * - *dev: Pointer to SGDMA device (instance) struct
 */
void alt_avalon_sgdma_stop(alt_sgdma_dev *dev)
{
80215d20:	defffd04 	addi	sp,sp,-12
80215d24:	df000215 	stw	fp,8(sp)
80215d28:	df000204 	addi	fp,sp,8
80215d2c:	e13fff15 	stw	r4,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
80215d30:	e0bfff17 	ldw	r2,-4(fp)
80215d34:	10800317 	ldw	r2,12(r2)
80215d38:	10800404 	addi	r2,r2,16
80215d3c:	10800037 	ldwio	r2,0(r2)
80215d40:	e0bffe15 	stw	r2,-8(fp)
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK;
80215d44:	e0fffe17 	ldw	r3,-8(fp)
80215d48:	00bff7c4 	movi	r2,-33
80215d4c:	1884703a 	and	r2,r3,r2
80215d50:	e0bffe15 	stw	r2,-8(fp)
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
80215d54:	e0bfff17 	ldw	r2,-4(fp)
80215d58:	10800317 	ldw	r2,12(r2)
80215d5c:	10800404 	addi	r2,r2,16
80215d60:	e0fffe17 	ldw	r3,-8(fp)
80215d64:	10c00035 	stwio	r3,0(r2)
}
80215d68:	0001883a 	nop
80215d6c:	e037883a 	mov	sp,fp
80215d70:	df000017 	ldw	fp,0(sp)
80215d74:	dec00104 	addi	sp,sp,4
80215d78:	f800283a 	ret

80215d7c <alt_avalon_sgdma_check_descriptor_status>:
 * - 0 if the descriptor is error-free, not "owned by hardware", or
 *   a previously requested transfer has appeared to have completed
 *   normally. Or, various error conditions defined in <errno.h>
 */
int alt_avalon_sgdma_check_descriptor_status(alt_sgdma_descriptor *desc)
{
80215d7c:	defffe04 	addi	sp,sp,-8
80215d80:	df000115 	stw	fp,4(sp)
80215d84:	df000104 	addi	fp,sp,4
80215d88:	e13fff15 	stw	r4,-4(fp)
  /* Errors take precedence */
  if( IORD_8DIRECT(&desc->status, 0) &
80215d8c:	e0bfff17 	ldw	r2,-4(fp)
80215d90:	10800784 	addi	r2,r2,30
80215d94:	10800023 	ldbuio	r2,0(r2)
80215d98:	10803fcc 	andi	r2,r2,255
80215d9c:	10801fcc 	andi	r2,r2,127
80215da0:	10000226 	beq	r2,zero,80215dac <alt_avalon_sgdma_check_descriptor_status+0x30>
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_OVERFLOW_MSK |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_SYNC_MSK     |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_UEOP_MSK     |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_MEOP_MSK     |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_MSOP_MSK ) ) {
    return -EIO;
80215da4:	00bffec4 	movi	r2,-5
80215da8:	00000906 	br	80215dd0 <alt_avalon_sgdma_check_descriptor_status+0x54>
  }

  if( IORD_8DIRECT(&desc->control, 0) &
80215dac:	e0bfff17 	ldw	r2,-4(fp)
80215db0:	108007c4 	addi	r2,r2,31
80215db4:	10800023 	ldbuio	r2,0(r2)
80215db8:	10803fcc 	andi	r2,r2,255
80215dbc:	1080200c 	andi	r2,r2,128
80215dc0:	10000226 	beq	r2,zero,80215dcc <alt_avalon_sgdma_check_descriptor_status+0x50>
      ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_OWNED_BY_HW_MSK) {
    return -EINPROGRESS;
80215dc4:	00bfe244 	movi	r2,-119
80215dc8:	00000106 	br	80215dd0 <alt_avalon_sgdma_check_descriptor_status+0x54>
  }

    return 0;
80215dcc:	0005883a 	mov	r2,zero
}
80215dd0:	e037883a 	mov	sp,fp
80215dd4:	df000017 	ldw	fp,0(sp)
80215dd8:	dec00104 	addi	sp,sp,4
80215ddc:	f800283a 	ret

80215de0 <alt_avalon_sgdma_open>:
 * Returns:
 * - Pointer to SGDMA device instance struct, or null if the device
 *   could not be opened.
 */
alt_sgdma_dev* alt_avalon_sgdma_open (const char* name)
{
80215de0:	defffc04 	addi	sp,sp,-16
80215de4:	dfc00315 	stw	ra,12(sp)
80215de8:	df000215 	stw	fp,8(sp)
80215dec:	df000204 	addi	fp,sp,8
80215df0:	e13fff15 	stw	r4,-4(fp)
  alt_sgdma_dev* dev;

  dev = (alt_sgdma_dev*) alt_find_dev (name, &alt_sgdma_list);
80215df4:	d1601304 	addi	r5,gp,-32692
80215df8:	e13fff17 	ldw	r4,-4(fp)
80215dfc:	0218ffc0 	call	80218ffc <alt_find_dev>
80215e00:	e0bffe15 	stw	r2,-8(fp)

  if (NULL == dev) {
80215e04:	e0bffe17 	ldw	r2,-8(fp)
80215e08:	1000041e 	bne	r2,zero,80215e1c <alt_avalon_sgdma_open+0x3c>
    ALT_ERRNO = ENODEV;
80215e0c:	02157280 	call	80215728 <alt_get_errno>
80215e10:	1007883a 	mov	r3,r2
80215e14:	008004c4 	movi	r2,19
80215e18:	18800015 	stw	r2,0(r3)
  }

  return dev;
80215e1c:	e0bffe17 	ldw	r2,-8(fp)
}
80215e20:	e037883a 	mov	sp,fp
80215e24:	dfc00117 	ldw	ra,4(sp)
80215e28:	df000017 	ldw	fp,0(sp)
80215e2c:	dec00204 	addi	sp,sp,8
80215e30:	f800283a 	ret

80215e34 <alt_avalon_sgdma_construct_descriptor>:
  alt_u16               length_or_eop,
  int                   generate_eop,
  int                   read_fixed,
  int                   write_fixed_or_sop,
  alt_u8                atlantic_channel)
{
80215e34:	defff104 	addi	sp,sp,-60
80215e38:	dfc00e15 	stw	ra,56(sp)
80215e3c:	df000d15 	stw	fp,52(sp)
80215e40:	df000d04 	addi	fp,sp,52
80215e44:	e13ffa15 	stw	r4,-24(fp)
80215e48:	e17ffb15 	stw	r5,-20(fp)
80215e4c:	e1bffc15 	stw	r6,-16(fp)
80215e50:	e1fffd15 	stw	r7,-12(fp)
80215e54:	e0c00217 	ldw	r3,8(fp)
80215e58:	e0800617 	ldw	r2,24(fp)
80215e5c:	e0fffe0d 	sth	r3,-8(fp)
80215e60:	e0bfff05 	stb	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(desc, next, read_addr, 
80215e64:	e0bffe0b 	ldhu	r2,-8(fp)
80215e68:	e0ffff03 	ldbu	r3,-4(fp)
80215e6c:	d8c00615 	stw	r3,24(sp)
80215e70:	d8000515 	stw	zero,20(sp)
80215e74:	d8000415 	stw	zero,16(sp)
80215e78:	e0c00517 	ldw	r3,20(fp)
80215e7c:	d8c00315 	stw	r3,12(sp)
80215e80:	e0c00417 	ldw	r3,16(fp)
80215e84:	d8c00215 	stw	r3,8(sp)
80215e88:	e0c00317 	ldw	r3,12(fp)
80215e8c:	d8c00115 	stw	r3,4(sp)
80215e90:	d8800015 	stw	r2,0(sp)
80215e94:	e1fffd17 	ldw	r7,-12(fp)
80215e98:	e1bffc17 	ldw	r6,-16(fp)
80215e9c:	e17ffb17 	ldw	r5,-20(fp)
80215ea0:	e13ffa17 	ldw	r4,-24(fp)
80215ea4:	0215fa00 	call	80215fa0 <alt_avalon_sgdma_construct_descriptor_burst>
    write_addr, length_or_eop, generate_eop, read_fixed, write_fixed_or_sop, 
    0, 0, atlantic_channel);
}
80215ea8:	0001883a 	nop
80215eac:	e037883a 	mov	sp,fp
80215eb0:	dfc00117 	ldw	ra,4(sp)
80215eb4:	df000017 	ldw	fp,0(sp)
80215eb8:	dec00204 	addi	sp,sp,8
80215ebc:	f800283a 	ret

80215ec0 <alt_avalon_sgdma_enable_desc_poll>:
 *
 * Returns:
 * - None
 */
void alt_avalon_sgdma_enable_desc_poll(alt_sgdma_dev *dev, alt_u32 frequency)
{
80215ec0:	defffc04 	addi	sp,sp,-16
80215ec4:	df000315 	stw	fp,12(sp)
80215ec8:	df000304 	addi	fp,sp,12
80215ecc:	e13ffe15 	stw	r4,-8(fp)
80215ed0:	e17fff15 	stw	r5,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
80215ed4:	e0bffe17 	ldw	r2,-8(fp)
80215ed8:	10800317 	ldw	r2,12(r2)
80215edc:	10800404 	addi	r2,r2,16
80215ee0:	10800037 	ldwio	r2,0(r2)
80215ee4:	e0bffd15 	stw	r2,-12(fp)
  /* Clear descriptor polling frequency */
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_MSK;
80215ee8:	e0fffd17 	ldw	r3,-12(fp)
80215eec:	00a00434 	movhi	r2,32784
80215ef0:	10bfffc4 	addi	r2,r2,-1
80215ef4:	1884703a 	and	r2,r3,r2
80215ef8:	e0bffd15 	stw	r2,-12(fp)
  
  control |= ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_EN_MSK | 
            ((frequency << ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_OFST) & 
80215efc:	e0bfff17 	ldw	r2,-4(fp)
80215f00:	1004953a 	slli	r2,r2,20
80215f04:	10dffc2c 	andhi	r3,r2,32752

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
  /* Clear descriptor polling frequency */
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_MSK;
  
  control |= ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_EN_MSK | 
80215f08:	e0bffd17 	ldw	r2,-12(fp)
80215f0c:	1884b03a 	or	r2,r3,r2
80215f10:	10800134 	orhi	r2,r2,4
80215f14:	e0bffd15 	stw	r2,-12(fp)
            ((frequency << ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_OFST) & 
            ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_MSK);
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
80215f18:	e0bffe17 	ldw	r2,-8(fp)
80215f1c:	10800317 	ldw	r2,12(r2)
80215f20:	10800404 	addi	r2,r2,16
80215f24:	e0fffd17 	ldw	r3,-12(fp)
80215f28:	10c00035 	stwio	r3,0(r2)
  
  return;
80215f2c:	0001883a 	nop
}
80215f30:	e037883a 	mov	sp,fp
80215f34:	df000017 	ldw	fp,0(sp)
80215f38:	dec00104 	addi	sp,sp,4
80215f3c:	f800283a 	ret

80215f40 <alt_avalon_sgdma_disable_desc_poll>:
 *
 * Returns:
 * - None
 */
void alt_avalon_sgdma_disable_desc_poll(alt_sgdma_dev *dev)
{
80215f40:	defffd04 	addi	sp,sp,-12
80215f44:	df000215 	stw	fp,8(sp)
80215f48:	df000204 	addi	fp,sp,8
80215f4c:	e13fff15 	stw	r4,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
80215f50:	e0bfff17 	ldw	r2,-4(fp)
80215f54:	10800317 	ldw	r2,12(r2)
80215f58:	10800404 	addi	r2,r2,16
80215f5c:	10800037 	ldwio	r2,0(r2)
80215f60:	e0bffe15 	stw	r2,-8(fp)
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_EN_MSK;
80215f64:	e0fffe17 	ldw	r3,-8(fp)
80215f68:	00bfff34 	movhi	r2,65532
80215f6c:	10bfffc4 	addi	r2,r2,-1
80215f70:	1884703a 	and	r2,r3,r2
80215f74:	e0bffe15 	stw	r2,-8(fp)

  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
80215f78:	e0bfff17 	ldw	r2,-4(fp)
80215f7c:	10800317 	ldw	r2,12(r2)
80215f80:	10800404 	addi	r2,r2,16
80215f84:	e0fffe17 	ldw	r3,-8(fp)
80215f88:	10c00035 	stwio	r3,0(r2)
  
  return;
80215f8c:	0001883a 	nop
}
80215f90:	e037883a 	mov	sp,fp
80215f94:	df000017 	ldw	fp,0(sp)
80215f98:	dec00104 	addi	sp,sp,4
80215f9c:	f800283a 	ret

80215fa0 <alt_avalon_sgdma_construct_descriptor_burst>:
  int                   read_fixed,
  int                   write_fixed_or_sop,
  int                   read_burst,
  int                   write_burst,
  alt_u8                atlantic_channel)
{
80215fa0:	defff804 	addi	sp,sp,-32
80215fa4:	dfc00715 	stw	ra,28(sp)
80215fa8:	df000615 	stw	fp,24(sp)
80215fac:	df000604 	addi	fp,sp,24
80215fb0:	e13ffa15 	stw	r4,-24(fp)
80215fb4:	e17ffb15 	stw	r5,-20(fp)
80215fb8:	e1bffc15 	stw	r6,-16(fp)
80215fbc:	e1fffd15 	stw	r7,-12(fp)
80215fc0:	e0c00217 	ldw	r3,8(fp)
80215fc4:	e0800817 	ldw	r2,32(fp)
80215fc8:	e0fffe0d 	sth	r3,-8(fp)
80215fcc:	e0bfff05 	stb	r2,-4(fp)
   * The SGDMA controller from continuing to process the chain. This is
   * done as a single IO write to bypass cache, without flushing
   * the entire descriptor, since only the 8-bit descriptor status must
   * be flushed.
   */
  IOWR_8DIRECT(&next->control, 0,
80215fd0:	e0bffb17 	ldw	r2,-20(fp)
80215fd4:	108007c4 	addi	r2,r2,31
80215fd8:	e0fffb17 	ldw	r3,-20(fp)
80215fdc:	18c007c3 	ldbu	r3,31(r3)
80215fe0:	19003fcc 	andi	r4,r3,255
80215fe4:	00ffdfc4 	movi	r3,-129
80215fe8:	20c6703a 	and	r3,r4,r3
80215fec:	10c00025 	stbio	r3,0(r2)
    (next->control & ~ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_OWNED_BY_HW_MSK));

  desc->read_addr                = read_addr;
80215ff0:	e0bffa17 	ldw	r2,-24(fp)
80215ff4:	e0fffc17 	ldw	r3,-16(fp)
80215ff8:	19403fcc 	andi	r5,r3,255
80215ffc:	10c00003 	ldbu	r3,0(r2)
80216000:	1806703a 	and	r3,r3,zero
80216004:	1809883a 	mov	r4,r3
80216008:	2807883a 	mov	r3,r5
8021600c:	20c6b03a 	or	r3,r4,r3
80216010:	10c00005 	stb	r3,0(r2)
80216014:	e0fffc17 	ldw	r3,-16(fp)
80216018:	1806d23a 	srli	r3,r3,8
8021601c:	19403fcc 	andi	r5,r3,255
80216020:	10c00043 	ldbu	r3,1(r2)
80216024:	1806703a 	and	r3,r3,zero
80216028:	1809883a 	mov	r4,r3
8021602c:	2807883a 	mov	r3,r5
80216030:	20c6b03a 	or	r3,r4,r3
80216034:	10c00045 	stb	r3,1(r2)
80216038:	e0fffc17 	ldw	r3,-16(fp)
8021603c:	1806d43a 	srli	r3,r3,16
80216040:	19403fcc 	andi	r5,r3,255
80216044:	10c00083 	ldbu	r3,2(r2)
80216048:	1806703a 	and	r3,r3,zero
8021604c:	1809883a 	mov	r4,r3
80216050:	2807883a 	mov	r3,r5
80216054:	20c6b03a 	or	r3,r4,r3
80216058:	10c00085 	stb	r3,2(r2)
8021605c:	e0fffc17 	ldw	r3,-16(fp)
80216060:	180ad63a 	srli	r5,r3,24
80216064:	10c000c3 	ldbu	r3,3(r2)
80216068:	1806703a 	and	r3,r3,zero
8021606c:	1809883a 	mov	r4,r3
80216070:	2807883a 	mov	r3,r5
80216074:	20c6b03a 	or	r3,r4,r3
80216078:	10c000c5 	stb	r3,3(r2)
  desc->write_addr               = write_addr;
8021607c:	e0bffa17 	ldw	r2,-24(fp)
80216080:	e0fffd17 	ldw	r3,-12(fp)
80216084:	19403fcc 	andi	r5,r3,255
80216088:	10c00203 	ldbu	r3,8(r2)
8021608c:	1806703a 	and	r3,r3,zero
80216090:	1809883a 	mov	r4,r3
80216094:	2807883a 	mov	r3,r5
80216098:	20c6b03a 	or	r3,r4,r3
8021609c:	10c00205 	stb	r3,8(r2)
802160a0:	e0fffd17 	ldw	r3,-12(fp)
802160a4:	1806d23a 	srli	r3,r3,8
802160a8:	19403fcc 	andi	r5,r3,255
802160ac:	10c00243 	ldbu	r3,9(r2)
802160b0:	1806703a 	and	r3,r3,zero
802160b4:	1809883a 	mov	r4,r3
802160b8:	2807883a 	mov	r3,r5
802160bc:	20c6b03a 	or	r3,r4,r3
802160c0:	10c00245 	stb	r3,9(r2)
802160c4:	e0fffd17 	ldw	r3,-12(fp)
802160c8:	1806d43a 	srli	r3,r3,16
802160cc:	19403fcc 	andi	r5,r3,255
802160d0:	10c00283 	ldbu	r3,10(r2)
802160d4:	1806703a 	and	r3,r3,zero
802160d8:	1809883a 	mov	r4,r3
802160dc:	2807883a 	mov	r3,r5
802160e0:	20c6b03a 	or	r3,r4,r3
802160e4:	10c00285 	stb	r3,10(r2)
802160e8:	e0fffd17 	ldw	r3,-12(fp)
802160ec:	180ad63a 	srli	r5,r3,24
802160f0:	10c002c3 	ldbu	r3,11(r2)
802160f4:	1806703a 	and	r3,r3,zero
802160f8:	1809883a 	mov	r4,r3
802160fc:	2807883a 	mov	r3,r5
80216100:	20c6b03a 	or	r3,r4,r3
80216104:	10c002c5 	stb	r3,11(r2)
  desc->next                     = (alt_u32 *) next;
80216108:	e0bffa17 	ldw	r2,-24(fp)
8021610c:	e0fffb17 	ldw	r3,-20(fp)
80216110:	19403fcc 	andi	r5,r3,255
80216114:	10c00403 	ldbu	r3,16(r2)
80216118:	1806703a 	and	r3,r3,zero
8021611c:	1809883a 	mov	r4,r3
80216120:	2807883a 	mov	r3,r5
80216124:	20c6b03a 	or	r3,r4,r3
80216128:	10c00405 	stb	r3,16(r2)
8021612c:	e0fffb17 	ldw	r3,-20(fp)
80216130:	1806d23a 	srli	r3,r3,8
80216134:	19403fcc 	andi	r5,r3,255
80216138:	10c00443 	ldbu	r3,17(r2)
8021613c:	1806703a 	and	r3,r3,zero
80216140:	1809883a 	mov	r4,r3
80216144:	2807883a 	mov	r3,r5
80216148:	20c6b03a 	or	r3,r4,r3
8021614c:	10c00445 	stb	r3,17(r2)
80216150:	e0fffb17 	ldw	r3,-20(fp)
80216154:	1806d43a 	srli	r3,r3,16
80216158:	19403fcc 	andi	r5,r3,255
8021615c:	10c00483 	ldbu	r3,18(r2)
80216160:	1806703a 	and	r3,r3,zero
80216164:	1809883a 	mov	r4,r3
80216168:	2807883a 	mov	r3,r5
8021616c:	20c6b03a 	or	r3,r4,r3
80216170:	10c00485 	stb	r3,18(r2)
80216174:	e0fffb17 	ldw	r3,-20(fp)
80216178:	180ad63a 	srli	r5,r3,24
8021617c:	10c004c3 	ldbu	r3,19(r2)
80216180:	1806703a 	and	r3,r3,zero
80216184:	1809883a 	mov	r4,r3
80216188:	2807883a 	mov	r3,r5
8021618c:	20c6b03a 	or	r3,r4,r3
80216190:	10c004c5 	stb	r3,19(r2)
  desc->read_addr_pad            = 0x0;
80216194:	e0bffa17 	ldw	r2,-24(fp)
80216198:	10c00103 	ldbu	r3,4(r2)
8021619c:	1806703a 	and	r3,r3,zero
802161a0:	10c00105 	stb	r3,4(r2)
802161a4:	10c00143 	ldbu	r3,5(r2)
802161a8:	1806703a 	and	r3,r3,zero
802161ac:	10c00145 	stb	r3,5(r2)
802161b0:	10c00183 	ldbu	r3,6(r2)
802161b4:	1806703a 	and	r3,r3,zero
802161b8:	10c00185 	stb	r3,6(r2)
802161bc:	10c001c3 	ldbu	r3,7(r2)
802161c0:	1806703a 	and	r3,r3,zero
802161c4:	10c001c5 	stb	r3,7(r2)
  desc->write_addr_pad           = 0x0;
802161c8:	e0bffa17 	ldw	r2,-24(fp)
802161cc:	10c00303 	ldbu	r3,12(r2)
802161d0:	1806703a 	and	r3,r3,zero
802161d4:	10c00305 	stb	r3,12(r2)
802161d8:	10c00343 	ldbu	r3,13(r2)
802161dc:	1806703a 	and	r3,r3,zero
802161e0:	10c00345 	stb	r3,13(r2)
802161e4:	10c00383 	ldbu	r3,14(r2)
802161e8:	1806703a 	and	r3,r3,zero
802161ec:	10c00385 	stb	r3,14(r2)
802161f0:	10c003c3 	ldbu	r3,15(r2)
802161f4:	1806703a 	and	r3,r3,zero
802161f8:	10c003c5 	stb	r3,15(r2)
  desc->next_pad                 = 0x0;
802161fc:	e0bffa17 	ldw	r2,-24(fp)
80216200:	10c00503 	ldbu	r3,20(r2)
80216204:	1806703a 	and	r3,r3,zero
80216208:	10c00505 	stb	r3,20(r2)
8021620c:	10c00543 	ldbu	r3,21(r2)
80216210:	1806703a 	and	r3,r3,zero
80216214:	10c00545 	stb	r3,21(r2)
80216218:	10c00583 	ldbu	r3,22(r2)
8021621c:	1806703a 	and	r3,r3,zero
80216220:	10c00585 	stb	r3,22(r2)
80216224:	10c005c3 	ldbu	r3,23(r2)
80216228:	1806703a 	and	r3,r3,zero
8021622c:	10c005c5 	stb	r3,23(r2)
  desc->bytes_to_transfer        = length_or_eop;
80216230:	e0bffa17 	ldw	r2,-24(fp)
80216234:	e0fffe17 	ldw	r3,-8(fp)
80216238:	19403fcc 	andi	r5,r3,255
8021623c:	10c00603 	ldbu	r3,24(r2)
80216240:	1806703a 	and	r3,r3,zero
80216244:	1809883a 	mov	r4,r3
80216248:	2807883a 	mov	r3,r5
8021624c:	20c6b03a 	or	r3,r4,r3
80216250:	10c00605 	stb	r3,24(r2)
80216254:	e0fffe17 	ldw	r3,-8(fp)
80216258:	1806d23a 	srli	r3,r3,8
8021625c:	19403fcc 	andi	r5,r3,255
80216260:	10c00643 	ldbu	r3,25(r2)
80216264:	1806703a 	and	r3,r3,zero
80216268:	1809883a 	mov	r4,r3
8021626c:	2807883a 	mov	r3,r5
80216270:	20c6b03a 	or	r3,r4,r3
80216274:	10c00645 	stb	r3,25(r2)
  desc->actual_bytes_transferred = 0;
80216278:	e0bffa17 	ldw	r2,-24(fp)
8021627c:	10c00703 	ldbu	r3,28(r2)
80216280:	1806703a 	and	r3,r3,zero
80216284:	10c00705 	stb	r3,28(r2)
80216288:	10c00743 	ldbu	r3,29(r2)
8021628c:	1806703a 	and	r3,r3,zero
80216290:	10c00745 	stb	r3,29(r2)
  desc->status                   = 0x0;
80216294:	e0bffa17 	ldw	r2,-24(fp)
80216298:	10000785 	stb	zero,30(r2)

  /* SGDMA burst not currently supported */
  desc->read_burst               = read_burst;
8021629c:	e0800617 	ldw	r2,24(fp)
802162a0:	1007883a 	mov	r3,r2
802162a4:	e0bffa17 	ldw	r2,-24(fp)
802162a8:	10c00685 	stb	r3,26(r2)
  desc->write_burst              = write_burst;
802162ac:	e0800717 	ldw	r2,28(fp)
802162b0:	1007883a 	mov	r3,r2
802162b4:	e0bffa17 	ldw	r2,-24(fp)
802162b8:	10c006c5 	stb	r3,27(r2)
   * Note that this step is performed after all other descriptor information
   * has been filled out so that, if the controller already happens to be
   * pointing at this descriptor, it will not run (via the "owned by hardware"
   * bit) until all other descriptor information has been set up.
   */
  desc->control = (
802162bc:	e0800317 	ldw	r2,12(fp)
802162c0:	10000226 	beq	r2,zero,802162cc <alt_avalon_sgdma_construct_descriptor_burst+0x32c>
802162c4:	00bfe044 	movi	r2,-127
802162c8:	00000106 	br	802162d0 <alt_avalon_sgdma_construct_descriptor_burst+0x330>
802162cc:	00bfe004 	movi	r2,-128
802162d0:	e0c00417 	ldw	r3,16(fp)
802162d4:	18000226 	beq	r3,zero,802162e0 <alt_avalon_sgdma_construct_descriptor_burst+0x340>
802162d8:	00c00084 	movi	r3,2
802162dc:	00000106 	br	802162e4 <alt_avalon_sgdma_construct_descriptor_burst+0x344>
802162e0:	0007883a 	mov	r3,zero
802162e4:	10c4b03a 	or	r2,r2,r3
802162e8:	1007883a 	mov	r3,r2
802162ec:	e0800517 	ldw	r2,20(fp)
802162f0:	10000226 	beq	r2,zero,802162fc <alt_avalon_sgdma_construct_descriptor_burst+0x35c>
802162f4:	00800104 	movi	r2,4
802162f8:	00000106 	br	80216300 <alt_avalon_sgdma_construct_descriptor_burst+0x360>
802162fc:	0005883a 	mov	r2,zero
80216300:	1884b03a 	or	r2,r3,r2
80216304:	1007883a 	mov	r3,r2
80216308:	e0bfff03 	ldbu	r2,-4(fp)
8021630c:	10000426 	beq	r2,zero,80216320 <alt_avalon_sgdma_construct_descriptor_burst+0x380>
       ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_GENERATE_EOP_MSK : 0x0)        |
    (read_fixed ?
       ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_READ_FIXED_ADDRESS_MSK : 0x0)  |
    (write_fixed_or_sop ?
       ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_WRITE_FIXED_ADDRESS_MSK : 0x0) |
    (atlantic_channel ? ( (atlantic_channel & 0x0F) << 3) : 0)
80216310:	e0bfff03 	ldbu	r2,-4(fp)
80216314:	108003cc 	andi	r2,r2,15
80216318:	100490fa 	slli	r2,r2,3
8021631c:	00000106 	br	80216324 <alt_avalon_sgdma_construct_descriptor_burst+0x384>
   * Note that this step is performed after all other descriptor information
   * has been filled out so that, if the controller already happens to be
   * pointing at this descriptor, it will not run (via the "owned by hardware"
   * bit) until all other descriptor information has been set up.
   */
  desc->control = (
80216320:	0005883a 	mov	r2,zero
80216324:	1884b03a 	or	r2,r3,r2
80216328:	1007883a 	mov	r3,r2
8021632c:	e0bffa17 	ldw	r2,-24(fp)
80216330:	10c007c5 	stb	r3,31(r2)
  /*
   * Flush completed buffer out of cache. This is done rather than
   * individual cache-bypassed writes to take advantage of any
   * burst-capabilities in the memory we're writing to.
   */
  alt_dcache_flush(desc, sizeof(alt_sgdma_descriptor));
80216334:	01400804 	movi	r5,32
80216338:	e13ffa17 	ldw	r4,-24(fp)
8021633c:	0218e340 	call	80218e34 <alt_dcache_flush>
}
80216340:	0001883a 	nop
80216344:	e037883a 	mov	sp,fp
80216348:	dfc00117 	ldw	ra,4(sp)
8021634c:	df000017 	ldw	fp,0(sp)
80216350:	dec00204 	addi	sp,sp,8
80216354:	f800283a 	ret

80216358 <alt_avalon_sgdma_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_sgdma_irq(void *context)
#else
static void alt_avalon_sgdma_irq(void *context, alt_u32 id)
#endif
{
80216358:	defff904 	addi	sp,sp,-28
8021635c:	dfc00615 	stw	ra,24(sp)
80216360:	df000515 	stw	fp,20(sp)
80216364:	df000504 	addi	fp,sp,20
80216368:	e13fff15 	stw	r4,-4(fp)
  alt_sgdma_dev *dev = (alt_sgdma_dev *) context;
8021636c:	e0bfff17 	ldw	r2,-4(fp)
80216370:	e0bffb15 	stw	r2,-20(fp)
   * Note: This is explicitly done before calling user interrupt-handling
   * code rather than after; if user ISR code initiates another SGDMA
   * transfer which completes quickly, reading the control register after
   * the callback routine may result in a lost interrupt.
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, 
80216374:	e0bffb17 	ldw	r2,-20(fp)
80216378:	10800317 	ldw	r2,12(r2)
8021637c:	10800404 	addi	r2,r2,16
80216380:	e0fffb17 	ldw	r3,-20(fp)
80216384:	18c00317 	ldw	r3,12(r3)
80216388:	18c00404 	addi	r3,r3,16
8021638c:	18c00037 	ldwio	r3,0(r3)
80216390:	18e00034 	orhi	r3,r3,32768
80216394:	10c00035 	stwio	r3,0(r2)
    IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base) | 0x80000000);
  
  /* Dummy read to ensure IRQ is negated before the ISR returns */
  IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
80216398:	e0bffb17 	ldw	r2,-20(fp)
8021639c:	10800317 	ldw	r2,12(r2)
802163a0:	10800404 	addi	r2,r2,16
802163a4:	10800037 	ldwio	r2,0(r2)
   * Other interrupts are explicitly disabled if callbacks
   * are registered because there is no guarantee that they are 
   * preemption-safe. This allows the driver to support 
   * interrupt preemption.
   */
  if(dev->callback) {
802163a8:	e0bffb17 	ldw	r2,-20(fp)
802163ac:	10800917 	ldw	r2,36(r2)
802163b0:	10001226 	beq	r2,zero,802163fc <alt_avalon_sgdma_irq+0xa4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802163b4:	0005303a 	rdctl	r2,status
802163b8:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802163bc:	e0fffd17 	ldw	r3,-12(fp)
802163c0:	00bfff84 	movi	r2,-2
802163c4:	1884703a 	and	r2,r3,r2
802163c8:	1001703a 	wrctl	status,r2
  
  return context;
802163cc:	e0bffd17 	ldw	r2,-12(fp)
    cpu_sr = alt_irq_disable_all();
802163d0:	e0bffc15 	stw	r2,-16(fp)
    (dev->callback)(dev->callback_context);
802163d4:	e0bffb17 	ldw	r2,-20(fp)
802163d8:	10800917 	ldw	r2,36(r2)
802163dc:	e0fffb17 	ldw	r3,-20(fp)
802163e0:	18c00a17 	ldw	r3,40(r3)
802163e4:	1809883a 	mov	r4,r3
802163e8:	103ee83a 	callr	r2
802163ec:	e0bffc17 	ldw	r2,-16(fp)
802163f0:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802163f4:	e0bffe17 	ldw	r2,-8(fp)
802163f8:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(cpu_sr);
  }
}
802163fc:	0001883a 	nop
80216400:	e037883a 	mov	sp,fp
80216404:	dfc00117 	ldw	ra,4(sp)
80216408:	df000017 	ldw	fp,0(sp)
8021640c:	dec00204 	addi	sp,sp,8
80216410:	f800283a 	ret

80216414 <alt_avalon_sgdma_init>:
 * This routine disables interrupts, future descriptor processing,
 * registers a specific instance of the device with the HAL,
 * and installs an interrupt handler for the device.
 */
void alt_avalon_sgdma_init (alt_sgdma_dev *dev, alt_u32 ic_id, alt_u32 irq)
{
80216414:	defffa04 	addi	sp,sp,-24
80216418:	dfc00515 	stw	ra,20(sp)
8021641c:	df000415 	stw	fp,16(sp)
80216420:	df000404 	addi	fp,sp,16
80216424:	e13ffd15 	stw	r4,-12(fp)
80216428:	e17ffe15 	stw	r5,-8(fp)
8021642c:	e1bfff15 	stw	r6,-4(fp)

  /* 
   * Halt any current transactions (reset the device)
   * SW reset is written twice per SGDMA documentation 
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
80216430:	e0bffd17 	ldw	r2,-12(fp)
80216434:	10800317 	ldw	r2,12(r2)
80216438:	10800404 	addi	r2,r2,16
8021643c:	00c00074 	movhi	r3,1
80216440:	10c00035 	stwio	r3,0(r2)
    ALTERA_AVALON_SGDMA_CONTROL_SOFTWARERESET_MSK);
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
80216444:	e0bffd17 	ldw	r2,-12(fp)
80216448:	10800317 	ldw	r2,12(r2)
8021644c:	10800404 	addi	r2,r2,16
80216450:	00c00074 	movhi	r3,1
80216454:	10c00035 	stwio	r3,0(r2)

  /*
   * Disable interrupts, halt future descriptor processing,
   * and clear status register content
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, 0x0);
80216458:	e0bffd17 	ldw	r2,-12(fp)
8021645c:	10800317 	ldw	r2,12(r2)
80216460:	10800404 	addi	r2,r2,16
80216464:	0007883a 	mov	r3,zero
80216468:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
8021646c:	e0bffd17 	ldw	r2,-12(fp)
80216470:	10800317 	ldw	r2,12(r2)
80216474:	00c03fc4 	movi	r3,255
80216478:	10c00035 	stwio	r3,0(r2)

  /* Register this instance of the SGDMA controller with HAL */
  alt_dev_llist_insert((alt_dev_llist*) dev, &alt_sgdma_list);
8021647c:	d1601304 	addi	r5,gp,-32692
80216480:	e13ffd17 	ldw	r4,-12(fp)
80216484:	0218e980 	call	80218e98 <alt_dev_llist_insert>

  /* Install IRQ handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(ic_id, irq, alt_avalon_sgdma_irq, dev, 0x0);
80216488:	d8000015 	stw	zero,0(sp)
8021648c:	e1fffd17 	ldw	r7,-12(fp)
80216490:	01a00874 	movhi	r6,32801
80216494:	3198d604 	addi	r6,r6,25432
80216498:	e17fff17 	ldw	r5,-4(fp)
8021649c:	e13ffe17 	ldw	r4,-8(fp)
802164a0:	021908c0 	call	8021908c <alt_ic_isr_register>
#else
  alt_irq_register(irq, dev, alt_avalon_sgdma_irq);
#endif  
}
802164a4:	0001883a 	nop
802164a8:	e037883a 	mov	sp,fp
802164ac:	dfc00117 	ldw	ra,4(sp)
802164b0:	df000017 	ldw	fp,0(sp)
802164b4:	dec00204 	addi	sp,sp,8
802164b8:	f800283a 	ret

802164bc <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
802164bc:	defffa04 	addi	sp,sp,-24
802164c0:	dfc00515 	stw	ra,20(sp)
802164c4:	df000415 	stw	fp,16(sp)
802164c8:	df000404 	addi	fp,sp,16
802164cc:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
802164d0:	0007883a 	mov	r3,zero
802164d4:	e0bfff17 	ldw	r2,-4(fp)
802164d8:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
802164dc:	e0bfff17 	ldw	r2,-4(fp)
802164e0:	10800104 	addi	r2,r2,4
802164e4:	10800037 	ldwio	r2,0(r2)

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
  ALT_LOG_SYS_CLK_HEARTBEAT();
802164e8:	02142300 	call	80214230 <alt_log_system_clock>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802164ec:	0005303a 	rdctl	r2,status
802164f0:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802164f4:	e0fffd17 	ldw	r3,-12(fp)
802164f8:	00bfff84 	movi	r2,-2
802164fc:	1884703a 	and	r2,r3,r2
80216500:	1001703a 	wrctl	status,r2
  
  return context;
80216504:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
80216508:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
8021650c:	02148300 	call	80214830 <alt_tick>
80216510:	e0bffc17 	ldw	r2,-16(fp)
80216514:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80216518:	e0bffe17 	ldw	r2,-8(fp)
8021651c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
80216520:	0001883a 	nop
80216524:	e037883a 	mov	sp,fp
80216528:	dfc00117 	ldw	ra,4(sp)
8021652c:	df000017 	ldw	fp,0(sp)
80216530:	dec00204 	addi	sp,sp,8
80216534:	f800283a 	ret

80216538 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
80216538:	defff804 	addi	sp,sp,-32
8021653c:	dfc00715 	stw	ra,28(sp)
80216540:	df000615 	stw	fp,24(sp)
80216544:	df000604 	addi	fp,sp,24
80216548:	e13ffc15 	stw	r4,-16(fp)
8021654c:	e17ffd15 	stw	r5,-12(fp)
80216550:	e1bffe15 	stw	r6,-8(fp)
80216554:	e1ffff15 	stw	r7,-4(fp)
80216558:	e0bfff17 	ldw	r2,-4(fp)
8021655c:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
80216560:	d0a03417 	ldw	r2,-32560(gp)
80216564:	1000021e 	bne	r2,zero,80216570 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
80216568:	e0bffb17 	ldw	r2,-20(fp)
8021656c:	d0a03415 	stw	r2,-32560(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
80216570:	e0bffc17 	ldw	r2,-16(fp)
80216574:	10800104 	addi	r2,r2,4
80216578:	00c001c4 	movi	r3,7
8021657c:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
80216580:	d8000015 	stw	zero,0(sp)
80216584:	e1fffc17 	ldw	r7,-16(fp)
80216588:	01a00874 	movhi	r6,32801
8021658c:	31992f04 	addi	r6,r6,25788
80216590:	e17ffe17 	ldw	r5,-8(fp)
80216594:	e13ffd17 	ldw	r4,-12(fp)
80216598:	021908c0 	call	8021908c <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
8021659c:	0001883a 	nop
802165a0:	e037883a 	mov	sp,fp
802165a4:	dfc00117 	ldw	ra,4(sp)
802165a8:	df000017 	ldw	fp,0(sp)
802165ac:	dec00204 	addi	sp,sp,8
802165b0:	f800283a 	ret

802165b4 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
802165b4:	defffa04 	addi	sp,sp,-24
802165b8:	dfc00515 	stw	ra,20(sp)
802165bc:	df000415 	stw	fp,16(sp)
802165c0:	df000404 	addi	fp,sp,16
802165c4:	e13ffd15 	stw	r4,-12(fp)
802165c8:	e17ffe15 	stw	r5,-8(fp)
802165cc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
802165d0:	e0bffd17 	ldw	r2,-12(fp)
802165d4:	10800017 	ldw	r2,0(r2)
802165d8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
802165dc:	e0bffc17 	ldw	r2,-16(fp)
802165e0:	10c00a04 	addi	r3,r2,40
802165e4:	e0bffd17 	ldw	r2,-12(fp)
802165e8:	10800217 	ldw	r2,8(r2)
802165ec:	100f883a 	mov	r7,r2
802165f0:	e1bfff17 	ldw	r6,-4(fp)
802165f4:	e17ffe17 	ldw	r5,-8(fp)
802165f8:	1809883a 	mov	r4,r3
802165fc:	0216ac80 	call	80216ac8 <altera_avalon_uart_read>
      fd->fd_flags);
}
80216600:	e037883a 	mov	sp,fp
80216604:	dfc00117 	ldw	ra,4(sp)
80216608:	df000017 	ldw	fp,0(sp)
8021660c:	dec00204 	addi	sp,sp,8
80216610:	f800283a 	ret

80216614 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
80216614:	defffa04 	addi	sp,sp,-24
80216618:	dfc00515 	stw	ra,20(sp)
8021661c:	df000415 	stw	fp,16(sp)
80216620:	df000404 	addi	fp,sp,16
80216624:	e13ffd15 	stw	r4,-12(fp)
80216628:	e17ffe15 	stw	r5,-8(fp)
8021662c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
80216630:	e0bffd17 	ldw	r2,-12(fp)
80216634:	10800017 	ldw	r2,0(r2)
80216638:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
8021663c:	e0bffc17 	ldw	r2,-16(fp)
80216640:	10c00a04 	addi	r3,r2,40
80216644:	e0bffd17 	ldw	r2,-12(fp)
80216648:	10800217 	ldw	r2,8(r2)
8021664c:	100f883a 	mov	r7,r2
80216650:	e1bfff17 	ldw	r6,-4(fp)
80216654:	e17ffe17 	ldw	r5,-8(fp)
80216658:	1809883a 	mov	r4,r3
8021665c:	0216ce00 	call	80216ce0 <altera_avalon_uart_write>
      fd->fd_flags);
}
80216660:	e037883a 	mov	sp,fp
80216664:	dfc00117 	ldw	ra,4(sp)
80216668:	df000017 	ldw	fp,0(sp)
8021666c:	dec00204 	addi	sp,sp,8
80216670:	f800283a 	ret

80216674 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
80216674:	defffc04 	addi	sp,sp,-16
80216678:	dfc00315 	stw	ra,12(sp)
8021667c:	df000215 	stw	fp,8(sp)
80216680:	df000204 	addi	fp,sp,8
80216684:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
80216688:	e0bfff17 	ldw	r2,-4(fp)
8021668c:	10800017 	ldw	r2,0(r2)
80216690:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
80216694:	e0bffe17 	ldw	r2,-8(fp)
80216698:	10c00a04 	addi	r3,r2,40
8021669c:	e0bfff17 	ldw	r2,-4(fp)
802166a0:	10800217 	ldw	r2,8(r2)
802166a4:	100b883a 	mov	r5,r2
802166a8:	1809883a 	mov	r4,r3
802166ac:	0216a380 	call	80216a38 <altera_avalon_uart_close>
}
802166b0:	e037883a 	mov	sp,fp
802166b4:	dfc00117 	ldw	ra,4(sp)
802166b8:	df000017 	ldw	fp,0(sp)
802166bc:	dec00204 	addi	sp,sp,8
802166c0:	f800283a 	ret

802166c4 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
802166c4:	defff804 	addi	sp,sp,-32
802166c8:	dfc00715 	stw	ra,28(sp)
802166cc:	df000615 	stw	fp,24(sp)
802166d0:	df000604 	addi	fp,sp,24
802166d4:	e13ffd15 	stw	r4,-12(fp)
802166d8:	e17ffe15 	stw	r5,-8(fp)
802166dc:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
802166e0:	e0bffd17 	ldw	r2,-12(fp)
802166e4:	10800017 	ldw	r2,0(r2)
802166e8:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
802166ec:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
802166f0:	1000041e 	bne	r2,zero,80216704 <altera_avalon_uart_init+0x40>
802166f4:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
802166f8:	1000021e 	bne	r2,zero,80216704 <altera_avalon_uart_init+0x40>
802166fc:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
80216700:	10000226 	beq	r2,zero,8021670c <altera_avalon_uart_init+0x48>
80216704:	00800044 	movi	r2,1
80216708:	00000106 	br	80216710 <altera_avalon_uart_init+0x4c>
8021670c:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
80216710:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
80216714:	e0bffc17 	ldw	r2,-16(fp)
80216718:	10000f1e 	bne	r2,zero,80216758 <altera_avalon_uart_init+0x94>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
8021671c:	e0bffd17 	ldw	r2,-12(fp)
80216720:	00c32004 	movi	r3,3200
80216724:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
80216728:	e0bffb17 	ldw	r2,-20(fp)
8021672c:	10800304 	addi	r2,r2,12
80216730:	e0fffd17 	ldw	r3,-12(fp)
80216734:	18c00117 	ldw	r3,4(r3)
80216738:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
8021673c:	d8000015 	stw	zero,0(sp)
80216740:	e1fffd17 	ldw	r7,-12(fp)
80216744:	01a00874 	movhi	r6,32801
80216748:	3199dc04 	addi	r6,r6,26480
8021674c:	e17fff17 	ldw	r5,-4(fp)
80216750:	e13ffe17 	ldw	r4,-8(fp)
80216754:	021908c0 	call	8021908c <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
80216758:	0001883a 	nop
8021675c:	e037883a 	mov	sp,fp
80216760:	dfc00117 	ldw	ra,4(sp)
80216764:	df000017 	ldw	fp,0(sp)
80216768:	dec00204 	addi	sp,sp,8
8021676c:	f800283a 	ret

80216770 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
80216770:	defffa04 	addi	sp,sp,-24
80216774:	dfc00515 	stw	ra,20(sp)
80216778:	df000415 	stw	fp,16(sp)
8021677c:	df000404 	addi	fp,sp,16
80216780:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
80216784:	e0bfff17 	ldw	r2,-4(fp)
80216788:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
8021678c:	e0bffc17 	ldw	r2,-16(fp)
80216790:	10800017 	ldw	r2,0(r2)
80216794:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
80216798:	e0bffd17 	ldw	r2,-12(fp)
8021679c:	10800204 	addi	r2,r2,8
802167a0:	10800037 	ldwio	r2,0(r2)
802167a4:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
802167a8:	e0bffd17 	ldw	r2,-12(fp)
802167ac:	10800204 	addi	r2,r2,8
802167b0:	0007883a 	mov	r3,zero
802167b4:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
802167b8:	e0bffd17 	ldw	r2,-12(fp)
802167bc:	10800204 	addi	r2,r2,8
802167c0:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
802167c4:	e0bffe17 	ldw	r2,-8(fp)
802167c8:	1080200c 	andi	r2,r2,128
802167cc:	10000326 	beq	r2,zero,802167dc <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
802167d0:	e17ffe17 	ldw	r5,-8(fp)
802167d4:	e13ffc17 	ldw	r4,-16(fp)
802167d8:	021680c0 	call	8021680c <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
802167dc:	e0bffe17 	ldw	r2,-8(fp)
802167e0:	1081100c 	andi	r2,r2,1088
802167e4:	10000326 	beq	r2,zero,802167f4 <altera_avalon_uart_irq+0x84>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
802167e8:	e17ffe17 	ldw	r5,-8(fp)
802167ec:	e13ffc17 	ldw	r4,-16(fp)
802167f0:	02168f00 	call	802168f0 <altera_avalon_uart_txirq>
  }
  

}
802167f4:	0001883a 	nop
802167f8:	e037883a 	mov	sp,fp
802167fc:	dfc00117 	ldw	ra,4(sp)
80216800:	df000017 	ldw	fp,0(sp)
80216804:	dec00204 	addi	sp,sp,8
80216808:	f800283a 	ret

8021680c <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
8021680c:	defffc04 	addi	sp,sp,-16
80216810:	df000315 	stw	fp,12(sp)
80216814:	df000304 	addi	fp,sp,12
80216818:	e13ffe15 	stw	r4,-8(fp)
8021681c:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
80216820:	e0bfff17 	ldw	r2,-4(fp)
80216824:	108000cc 	andi	r2,r2,3
80216828:	10002c1e 	bne	r2,zero,802168dc <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
8021682c:	e0bffe17 	ldw	r2,-8(fp)
80216830:	10800317 	ldw	r2,12(r2)
80216834:	e0bffe17 	ldw	r2,-8(fp)
80216838:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
8021683c:	e0bffe17 	ldw	r2,-8(fp)
80216840:	10800317 	ldw	r2,12(r2)
80216844:	10800044 	addi	r2,r2,1
80216848:	10800fcc 	andi	r2,r2,63
8021684c:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
80216850:	e0bffe17 	ldw	r2,-8(fp)
80216854:	10800317 	ldw	r2,12(r2)
80216858:	e0fffe17 	ldw	r3,-8(fp)
8021685c:	18c00017 	ldw	r3,0(r3)
80216860:	18c00037 	ldwio	r3,0(r3)
80216864:	1809883a 	mov	r4,r3
80216868:	e0fffe17 	ldw	r3,-8(fp)
8021686c:	1885883a 	add	r2,r3,r2
80216870:	10800704 	addi	r2,r2,28
80216874:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
80216878:	e0bffe17 	ldw	r2,-8(fp)
8021687c:	e0fffd17 	ldw	r3,-12(fp)
80216880:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
80216884:	e0bffe17 	ldw	r2,-8(fp)
80216888:	10800317 	ldw	r2,12(r2)
8021688c:	10800044 	addi	r2,r2,1
80216890:	10800fcc 	andi	r2,r2,63
80216894:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
80216898:	e0bffe17 	ldw	r2,-8(fp)
8021689c:	10c00217 	ldw	r3,8(r2)
802168a0:	e0bffd17 	ldw	r2,-12(fp)
802168a4:	18800e1e 	bne	r3,r2,802168e0 <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
802168a8:	e0bffe17 	ldw	r2,-8(fp)
802168ac:	10c00117 	ldw	r3,4(r2)
802168b0:	00bfdfc4 	movi	r2,-129
802168b4:	1886703a 	and	r3,r3,r2
802168b8:	e0bffe17 	ldw	r2,-8(fp)
802168bc:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
802168c0:	e0bffe17 	ldw	r2,-8(fp)
802168c4:	10800017 	ldw	r2,0(r2)
802168c8:	10800304 	addi	r2,r2,12
802168cc:	e0fffe17 	ldw	r3,-8(fp)
802168d0:	18c00117 	ldw	r3,4(r3)
802168d4:	10c00035 	stwio	r3,0(r2)
802168d8:	00000106 	br	802168e0 <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
802168dc:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
802168e0:	e037883a 	mov	sp,fp
802168e4:	df000017 	ldw	fp,0(sp)
802168e8:	dec00104 	addi	sp,sp,4
802168ec:	f800283a 	ret

802168f0 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
802168f0:	defffb04 	addi	sp,sp,-20
802168f4:	df000415 	stw	fp,16(sp)
802168f8:	df000404 	addi	fp,sp,16
802168fc:	e13ffc15 	stw	r4,-16(fp)
80216900:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
80216904:	e0bffc17 	ldw	r2,-16(fp)
80216908:	10c00417 	ldw	r3,16(r2)
8021690c:	e0bffc17 	ldw	r2,-16(fp)
80216910:	10800517 	ldw	r2,20(r2)
80216914:	18803226 	beq	r3,r2,802169e0 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
80216918:	e0bffc17 	ldw	r2,-16(fp)
8021691c:	10800617 	ldw	r2,24(r2)
80216920:	1080008c 	andi	r2,r2,2
80216924:	10000326 	beq	r2,zero,80216934 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
80216928:	e0bffd17 	ldw	r2,-12(fp)
8021692c:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
80216930:	10001d26 	beq	r2,zero,802169a8 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
80216934:	e0bffc17 	ldw	r2,-16(fp)
80216938:	10800417 	ldw	r2,16(r2)
8021693c:	e0bffc17 	ldw	r2,-16(fp)
80216940:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
80216944:	e0bffc17 	ldw	r2,-16(fp)
80216948:	10800017 	ldw	r2,0(r2)
8021694c:	10800104 	addi	r2,r2,4
80216950:	e0fffc17 	ldw	r3,-16(fp)
80216954:	18c00417 	ldw	r3,16(r3)
80216958:	e13ffc17 	ldw	r4,-16(fp)
8021695c:	20c7883a 	add	r3,r4,r3
80216960:	18c01704 	addi	r3,r3,92
80216964:	18c00003 	ldbu	r3,0(r3)
80216968:	18c03fcc 	andi	r3,r3,255
8021696c:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
80216970:	e0bffc17 	ldw	r2,-16(fp)
80216974:	10800417 	ldw	r2,16(r2)
80216978:	10800044 	addi	r2,r2,1
8021697c:	e0fffc17 	ldw	r3,-16(fp)
80216980:	18800415 	stw	r2,16(r3)
80216984:	10c00fcc 	andi	r3,r2,63
80216988:	e0bffc17 	ldw	r2,-16(fp)
8021698c:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
80216990:	e0bffc17 	ldw	r2,-16(fp)
80216994:	10800117 	ldw	r2,4(r2)
80216998:	10c01014 	ori	r3,r2,64
8021699c:	e0bffc17 	ldw	r2,-16(fp)
802169a0:	10c00115 	stw	r3,4(r2)
802169a4:	00000e06 	br	802169e0 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
802169a8:	e0bffc17 	ldw	r2,-16(fp)
802169ac:	10800017 	ldw	r2,0(r2)
802169b0:	10800204 	addi	r2,r2,8
802169b4:	10800037 	ldwio	r2,0(r2)
802169b8:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
802169bc:	e0bffd17 	ldw	r2,-12(fp)
802169c0:	1082000c 	andi	r2,r2,2048
802169c4:	1000061e 	bne	r2,zero,802169e0 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
802169c8:	e0bffc17 	ldw	r2,-16(fp)
802169cc:	10c00117 	ldw	r3,4(r2)
802169d0:	00bfefc4 	movi	r2,-65
802169d4:	1886703a 	and	r3,r3,r2
802169d8:	e0bffc17 	ldw	r2,-16(fp)
802169dc:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
802169e0:	e0bffc17 	ldw	r2,-16(fp)
802169e4:	10c00417 	ldw	r3,16(r2)
802169e8:	e0bffc17 	ldw	r2,-16(fp)
802169ec:	10800517 	ldw	r2,20(r2)
802169f0:	1880061e 	bne	r3,r2,80216a0c <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
802169f4:	e0bffc17 	ldw	r2,-16(fp)
802169f8:	10c00117 	ldw	r3,4(r2)
802169fc:	00beefc4 	movi	r2,-1089
80216a00:	1886703a 	and	r3,r3,r2
80216a04:	e0bffc17 	ldw	r2,-16(fp)
80216a08:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
80216a0c:	e0bffc17 	ldw	r2,-16(fp)
80216a10:	10800017 	ldw	r2,0(r2)
80216a14:	10800304 	addi	r2,r2,12
80216a18:	e0fffc17 	ldw	r3,-16(fp)
80216a1c:	18c00117 	ldw	r3,4(r3)
80216a20:	10c00035 	stwio	r3,0(r2)
}
80216a24:	0001883a 	nop
80216a28:	e037883a 	mov	sp,fp
80216a2c:	df000017 	ldw	fp,0(sp)
80216a30:	dec00104 	addi	sp,sp,4
80216a34:	f800283a 	ret

80216a38 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
80216a38:	defffd04 	addi	sp,sp,-12
80216a3c:	df000215 	stw	fp,8(sp)
80216a40:	df000204 	addi	fp,sp,8
80216a44:	e13ffe15 	stw	r4,-8(fp)
80216a48:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
80216a4c:	00000506 	br	80216a64 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
80216a50:	e0bfff17 	ldw	r2,-4(fp)
80216a54:	1090000c 	andi	r2,r2,16384
80216a58:	10000226 	beq	r2,zero,80216a64 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
80216a5c:	00bffd44 	movi	r2,-11
80216a60:	00000606 	br	80216a7c <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
80216a64:	e0bffe17 	ldw	r2,-8(fp)
80216a68:	10c00417 	ldw	r3,16(r2)
80216a6c:	e0bffe17 	ldw	r2,-8(fp)
80216a70:	10800517 	ldw	r2,20(r2)
80216a74:	18bff61e 	bne	r3,r2,80216a50 <__reset+0xfa1f6a50>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
80216a78:	0005883a 	mov	r2,zero
}
80216a7c:	e037883a 	mov	sp,fp
80216a80:	df000017 	ldw	fp,0(sp)
80216a84:	dec00104 	addi	sp,sp,4
80216a88:	f800283a 	ret

80216a8c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80216a8c:	defffe04 	addi	sp,sp,-8
80216a90:	dfc00115 	stw	ra,4(sp)
80216a94:	df000015 	stw	fp,0(sp)
80216a98:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80216a9c:	d0a00d17 	ldw	r2,-32716(gp)
80216aa0:	10000326 	beq	r2,zero,80216ab0 <alt_get_errno+0x24>
80216aa4:	d0a00d17 	ldw	r2,-32716(gp)
80216aa8:	103ee83a 	callr	r2
80216aac:	00000106 	br	80216ab4 <alt_get_errno+0x28>
80216ab0:	d0a02b04 	addi	r2,gp,-32596
}
80216ab4:	e037883a 	mov	sp,fp
80216ab8:	dfc00117 	ldw	ra,4(sp)
80216abc:	df000017 	ldw	fp,0(sp)
80216ac0:	dec00204 	addi	sp,sp,8
80216ac4:	f800283a 	ret

80216ac8 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
80216ac8:	defff204 	addi	sp,sp,-56
80216acc:	dfc00d15 	stw	ra,52(sp)
80216ad0:	df000c15 	stw	fp,48(sp)
80216ad4:	df000c04 	addi	fp,sp,48
80216ad8:	e13ffc15 	stw	r4,-16(fp)
80216adc:	e17ffd15 	stw	r5,-12(fp)
80216ae0:	e1bffe15 	stw	r6,-8(fp)
80216ae4:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
80216ae8:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
80216aec:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
80216af0:	e0bfff17 	ldw	r2,-4(fp)
80216af4:	1090000c 	andi	r2,r2,16384
80216af8:	1005003a 	cmpeq	r2,r2,zero
80216afc:	10803fcc 	andi	r2,r2,255
80216b00:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
80216b04:	00001306 	br	80216b54 <altera_avalon_uart_read+0x8c>
    {
      count++;
80216b08:	e0bff517 	ldw	r2,-44(fp)
80216b0c:	10800044 	addi	r2,r2,1
80216b10:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
80216b14:	e0bffd17 	ldw	r2,-12(fp)
80216b18:	10c00044 	addi	r3,r2,1
80216b1c:	e0fffd15 	stw	r3,-12(fp)
80216b20:	e0fffc17 	ldw	r3,-16(fp)
80216b24:	18c00217 	ldw	r3,8(r3)
80216b28:	e13ffc17 	ldw	r4,-16(fp)
80216b2c:	20c7883a 	add	r3,r4,r3
80216b30:	18c00704 	addi	r3,r3,28
80216b34:	18c00003 	ldbu	r3,0(r3)
80216b38:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
80216b3c:	e0bffc17 	ldw	r2,-16(fp)
80216b40:	10800217 	ldw	r2,8(r2)
80216b44:	10800044 	addi	r2,r2,1
80216b48:	10c00fcc 	andi	r3,r2,63
80216b4c:	e0bffc17 	ldw	r2,-16(fp)
80216b50:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
80216b54:	e0fff517 	ldw	r3,-44(fp)
80216b58:	e0bffe17 	ldw	r2,-8(fp)
80216b5c:	1880050e 	bge	r3,r2,80216b74 <altera_avalon_uart_read+0xac>
80216b60:	e0bffc17 	ldw	r2,-16(fp)
80216b64:	10c00217 	ldw	r3,8(r2)
80216b68:	e0bffc17 	ldw	r2,-16(fp)
80216b6c:	10800317 	ldw	r2,12(r2)
80216b70:	18bfe51e 	bne	r3,r2,80216b08 <__reset+0xfa1f6b08>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
80216b74:	e0bff517 	ldw	r2,-44(fp)
80216b78:	1000251e 	bne	r2,zero,80216c10 <altera_avalon_uart_read+0x148>
80216b7c:	e0bffc17 	ldw	r2,-16(fp)
80216b80:	10c00217 	ldw	r3,8(r2)
80216b84:	e0bffc17 	ldw	r2,-16(fp)
80216b88:	10800317 	ldw	r2,12(r2)
80216b8c:	1880201e 	bne	r3,r2,80216c10 <altera_avalon_uart_read+0x148>
    {
      if (!block)
80216b90:	e0bff617 	ldw	r2,-40(fp)
80216b94:	1000071e 	bne	r2,zero,80216bb4 <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
80216b98:	0216a8c0 	call	80216a8c <alt_get_errno>
80216b9c:	1007883a 	mov	r3,r2
80216ba0:	008002c4 	movi	r2,11
80216ba4:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
80216ba8:	00800044 	movi	r2,1
80216bac:	e0bff405 	stb	r2,-48(fp)
        break;
80216bb0:	00001b06 	br	80216c20 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80216bb4:	0005303a 	rdctl	r2,status
80216bb8:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80216bbc:	e0fff917 	ldw	r3,-28(fp)
80216bc0:	00bfff84 	movi	r2,-2
80216bc4:	1884703a 	and	r2,r3,r2
80216bc8:	1001703a 	wrctl	status,r2
  
  return context;
80216bcc:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
80216bd0:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
80216bd4:	e0bffc17 	ldw	r2,-16(fp)
80216bd8:	10800117 	ldw	r2,4(r2)
80216bdc:	10c02014 	ori	r3,r2,128
80216be0:	e0bffc17 	ldw	r2,-16(fp)
80216be4:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
80216be8:	e0bffc17 	ldw	r2,-16(fp)
80216bec:	10800017 	ldw	r2,0(r2)
80216bf0:	10800304 	addi	r2,r2,12
80216bf4:	e0fffc17 	ldw	r3,-16(fp)
80216bf8:	18c00117 	ldw	r3,4(r3)
80216bfc:	10c00035 	stwio	r3,0(r2)
80216c00:	e0bff817 	ldw	r2,-32(fp)
80216c04:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80216c08:	e0bffa17 	ldw	r2,-24(fp)
80216c0c:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
80216c10:	e0bff517 	ldw	r2,-44(fp)
80216c14:	1000021e 	bne	r2,zero,80216c20 <altera_avalon_uart_read+0x158>
80216c18:	e0bffe17 	ldw	r2,-8(fp)
80216c1c:	103fcd1e 	bne	r2,zero,80216b54 <__reset+0xfa1f6b54>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80216c20:	0005303a 	rdctl	r2,status
80216c24:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80216c28:	e0fffb17 	ldw	r3,-20(fp)
80216c2c:	00bfff84 	movi	r2,-2
80216c30:	1884703a 	and	r2,r3,r2
80216c34:	1001703a 	wrctl	status,r2
  
  return context;
80216c38:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
80216c3c:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
80216c40:	e0bffc17 	ldw	r2,-16(fp)
80216c44:	10800117 	ldw	r2,4(r2)
80216c48:	10c02014 	ori	r3,r2,128
80216c4c:	e0bffc17 	ldw	r2,-16(fp)
80216c50:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
80216c54:	e0bffc17 	ldw	r2,-16(fp)
80216c58:	10800017 	ldw	r2,0(r2)
80216c5c:	10800304 	addi	r2,r2,12
80216c60:	e0fffc17 	ldw	r3,-16(fp)
80216c64:	18c00117 	ldw	r3,4(r3)
80216c68:	10c00035 	stwio	r3,0(r2)
80216c6c:	e0bff817 	ldw	r2,-32(fp)
80216c70:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80216c74:	e0bff717 	ldw	r2,-36(fp)
80216c78:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
80216c7c:	e0bff403 	ldbu	r2,-48(fp)
80216c80:	10000226 	beq	r2,zero,80216c8c <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
80216c84:	00bffd44 	movi	r2,-11
80216c88:	00000106 	br	80216c90 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
80216c8c:	e0bff517 	ldw	r2,-44(fp)
  }
}
80216c90:	e037883a 	mov	sp,fp
80216c94:	dfc00117 	ldw	ra,4(sp)
80216c98:	df000017 	ldw	fp,0(sp)
80216c9c:	dec00204 	addi	sp,sp,8
80216ca0:	f800283a 	ret

80216ca4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80216ca4:	defffe04 	addi	sp,sp,-8
80216ca8:	dfc00115 	stw	ra,4(sp)
80216cac:	df000015 	stw	fp,0(sp)
80216cb0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80216cb4:	d0a00d17 	ldw	r2,-32716(gp)
80216cb8:	10000326 	beq	r2,zero,80216cc8 <alt_get_errno+0x24>
80216cbc:	d0a00d17 	ldw	r2,-32716(gp)
80216cc0:	103ee83a 	callr	r2
80216cc4:	00000106 	br	80216ccc <alt_get_errno+0x28>
80216cc8:	d0a02b04 	addi	r2,gp,-32596
}
80216ccc:	e037883a 	mov	sp,fp
80216cd0:	dfc00117 	ldw	ra,4(sp)
80216cd4:	df000017 	ldw	fp,0(sp)
80216cd8:	dec00204 	addi	sp,sp,8
80216cdc:	f800283a 	ret

80216ce0 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
80216ce0:	defff204 	addi	sp,sp,-56
80216ce4:	dfc00d15 	stw	ra,52(sp)
80216ce8:	df000c15 	stw	fp,48(sp)
80216cec:	df000c04 	addi	fp,sp,48
80216cf0:	e13ffc15 	stw	r4,-16(fp)
80216cf4:	e17ffd15 	stw	r5,-12(fp)
80216cf8:	e1bffe15 	stw	r6,-8(fp)
80216cfc:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
80216d00:	e0bffe17 	ldw	r2,-8(fp)
80216d04:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
80216d08:	e0bfff17 	ldw	r2,-4(fp)
80216d0c:	1090000c 	andi	r2,r2,16384
80216d10:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
80216d14:	00003c06 	br	80216e08 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
80216d18:	e0bffc17 	ldw	r2,-16(fp)
80216d1c:	10800517 	ldw	r2,20(r2)
80216d20:	10800044 	addi	r2,r2,1
80216d24:	10800fcc 	andi	r2,r2,63
80216d28:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
80216d2c:	e0bffc17 	ldw	r2,-16(fp)
80216d30:	10c00417 	ldw	r3,16(r2)
80216d34:	e0bff717 	ldw	r2,-36(fp)
80216d38:	1880221e 	bne	r3,r2,80216dc4 <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
80216d3c:	e0bff517 	ldw	r2,-44(fp)
80216d40:	10000526 	beq	r2,zero,80216d58 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
80216d44:	0216ca40 	call	80216ca4 <alt_get_errno>
80216d48:	1007883a 	mov	r3,r2
80216d4c:	008002c4 	movi	r2,11
80216d50:	18800015 	stw	r2,0(r3)
        break;
80216d54:	00002e06 	br	80216e10 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80216d58:	0005303a 	rdctl	r2,status
80216d5c:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80216d60:	e0fff917 	ldw	r3,-28(fp)
80216d64:	00bfff84 	movi	r2,-2
80216d68:	1884703a 	and	r2,r3,r2
80216d6c:	1001703a 	wrctl	status,r2
  
  return context;
80216d70:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
80216d74:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
80216d78:	e0bffc17 	ldw	r2,-16(fp)
80216d7c:	10800117 	ldw	r2,4(r2)
80216d80:	10c11014 	ori	r3,r2,1088
80216d84:	e0bffc17 	ldw	r2,-16(fp)
80216d88:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
80216d8c:	e0bffc17 	ldw	r2,-16(fp)
80216d90:	10800017 	ldw	r2,0(r2)
80216d94:	10800304 	addi	r2,r2,12
80216d98:	e0fffc17 	ldw	r3,-16(fp)
80216d9c:	18c00117 	ldw	r3,4(r3)
80216da0:	10c00035 	stwio	r3,0(r2)
80216da4:	e0bff817 	ldw	r2,-32(fp)
80216da8:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80216dac:	e0bff617 	ldw	r2,-40(fp)
80216db0:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
80216db4:	e0bffc17 	ldw	r2,-16(fp)
80216db8:	10c00417 	ldw	r3,16(r2)
80216dbc:	e0bff717 	ldw	r2,-36(fp)
80216dc0:	18bffc26 	beq	r3,r2,80216db4 <__reset+0xfa1f6db4>
      }
    }

    count--;
80216dc4:	e0bff417 	ldw	r2,-48(fp)
80216dc8:	10bfffc4 	addi	r2,r2,-1
80216dcc:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
80216dd0:	e0bffc17 	ldw	r2,-16(fp)
80216dd4:	10c00517 	ldw	r3,20(r2)
80216dd8:	e0bffd17 	ldw	r2,-12(fp)
80216ddc:	11000044 	addi	r4,r2,1
80216de0:	e13ffd15 	stw	r4,-12(fp)
80216de4:	10800003 	ldbu	r2,0(r2)
80216de8:	1009883a 	mov	r4,r2
80216dec:	e0bffc17 	ldw	r2,-16(fp)
80216df0:	10c5883a 	add	r2,r2,r3
80216df4:	10801704 	addi	r2,r2,92
80216df8:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
80216dfc:	e0bffc17 	ldw	r2,-16(fp)
80216e00:	e0fff717 	ldw	r3,-36(fp)
80216e04:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
80216e08:	e0bff417 	ldw	r2,-48(fp)
80216e0c:	103fc21e 	bne	r2,zero,80216d18 <__reset+0xfa1f6d18>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80216e10:	0005303a 	rdctl	r2,status
80216e14:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80216e18:	e0fffb17 	ldw	r3,-20(fp)
80216e1c:	00bfff84 	movi	r2,-2
80216e20:	1884703a 	and	r2,r3,r2
80216e24:	1001703a 	wrctl	status,r2
  
  return context;
80216e28:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
80216e2c:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
80216e30:	e0bffc17 	ldw	r2,-16(fp)
80216e34:	10800117 	ldw	r2,4(r2)
80216e38:	10c11014 	ori	r3,r2,1088
80216e3c:	e0bffc17 	ldw	r2,-16(fp)
80216e40:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
80216e44:	e0bffc17 	ldw	r2,-16(fp)
80216e48:	10800017 	ldw	r2,0(r2)
80216e4c:	10800304 	addi	r2,r2,12
80216e50:	e0fffc17 	ldw	r3,-16(fp)
80216e54:	18c00117 	ldw	r3,4(r3)
80216e58:	10c00035 	stwio	r3,0(r2)
80216e5c:	e0bff817 	ldw	r2,-32(fp)
80216e60:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80216e64:	e0bffa17 	ldw	r2,-24(fp)
80216e68:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
80216e6c:	e0fffe17 	ldw	r3,-8(fp)
80216e70:	e0bff417 	ldw	r2,-48(fp)
80216e74:	1885c83a 	sub	r2,r3,r2
}
80216e78:	e037883a 	mov	sp,fp
80216e7c:	dfc00117 	ldw	ra,4(sp)
80216e80:	df000017 	ldw	fp,0(sp)
80216e84:	dec00204 	addi	sp,sp,8
80216e88:	f800283a 	ret

80216e8c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80216e8c:	defffe04 	addi	sp,sp,-8
80216e90:	dfc00115 	stw	ra,4(sp)
80216e94:	df000015 	stw	fp,0(sp)
80216e98:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80216e9c:	d0a00d17 	ldw	r2,-32716(gp)
80216ea0:	10000326 	beq	r2,zero,80216eb0 <alt_get_errno+0x24>
80216ea4:	d0a00d17 	ldw	r2,-32716(gp)
80216ea8:	103ee83a 	callr	r2
80216eac:	00000106 	br	80216eb4 <alt_get_errno+0x28>
80216eb0:	d0a02b04 	addi	r2,gp,-32596
}
80216eb4:	e037883a 	mov	sp,fp
80216eb8:	dfc00117 	ldw	ra,4(sp)
80216ebc:	df000017 	ldw	fp,0(sp)
80216ec0:	dec00204 	addi	sp,sp,8
80216ec4:	f800283a 	ret

80216ec8 <alt_msgdma_write_standard_descriptor>:
 */
static int alt_msgdma_write_standard_descriptor (
	alt_u32 *csr_base, 
	alt_u32 *descriptor_base,
	alt_msgdma_standard_descriptor *descriptor)
{
80216ec8:	defffc04 	addi	sp,sp,-16
80216ecc:	df000315 	stw	fp,12(sp)
80216ed0:	df000304 	addi	fp,sp,12
80216ed4:	e13ffd15 	stw	r4,-12(fp)
80216ed8:	e17ffe15 	stw	r5,-8(fp)
80216edc:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
80216ee0:	e0bffd17 	ldw	r2,-12(fp)
80216ee4:	10800037 	ldwio	r2,0(r2)
80216ee8:	1080010c 	andi	r2,r2,4
80216eec:	10000226 	beq	r2,zero,80216ef8 <alt_msgdma_write_standard_descriptor+0x30>
    	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
		is non-blocking*/
        return -ENOSPC;
80216ef0:	00bff904 	movi	r2,-28
80216ef4:	00001506 	br	80216f4c <alt_msgdma_write_standard_descriptor+0x84>
    }

	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(descriptor_base, 
80216ef8:	e0bfff17 	ldw	r2,-4(fp)
80216efc:	10800017 	ldw	r2,0(r2)
80216f00:	1007883a 	mov	r3,r2
80216f04:	e0bffe17 	ldw	r2,-8(fp)
80216f08:	10c00035 	stwio	r3,0(r2)
		(alt_u32)descriptor->read_address);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(descriptor_base, 
80216f0c:	e0bffe17 	ldw	r2,-8(fp)
80216f10:	10800104 	addi	r2,r2,4
80216f14:	e0ffff17 	ldw	r3,-4(fp)
80216f18:	18c00117 	ldw	r3,4(r3)
80216f1c:	10c00035 	stwio	r3,0(r2)
	(	alt_u32)descriptor->write_address);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(descriptor_base, 
80216f20:	e0bffe17 	ldw	r2,-8(fp)
80216f24:	10800204 	addi	r2,r2,8
80216f28:	e0ffff17 	ldw	r3,-4(fp)
80216f2c:	18c00217 	ldw	r3,8(r3)
80216f30:	10c00035 	stwio	r3,0(r2)
		descriptor->transfer_length);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_STANDARD(descriptor_base, 
80216f34:	e0bffe17 	ldw	r2,-8(fp)
80216f38:	10800304 	addi	r2,r2,12
80216f3c:	e0ffff17 	ldw	r3,-4(fp)
80216f40:	18c00317 	ldw	r3,12(r3)
80216f44:	10c00035 	stwio	r3,0(r2)
		descriptor->control);
        return 0;
80216f48:	0005883a 	mov	r2,zero
}
80216f4c:	e037883a 	mov	sp,fp
80216f50:	df000017 	ldw	fp,0(sp)
80216f54:	dec00104 	addi	sp,sp,4
80216f58:	f800283a 	ret

80216f5c <alt_msgdma_write_extended_descriptor>:
 */
static int alt_msgdma_write_extended_descriptor (
	alt_u32 *csr_base, 
	alt_u32 *descriptor_base,
	alt_msgdma_extended_descriptor *descriptor)
{
80216f5c:	defffc04 	addi	sp,sp,-16
80216f60:	df000315 	stw	fp,12(sp)
80216f64:	df000304 	addi	fp,sp,12
80216f68:	e13ffd15 	stw	r4,-12(fp)
80216f6c:	e17ffe15 	stw	r5,-8(fp)
80216f70:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
80216f74:	e0bffd17 	ldw	r2,-12(fp)
80216f78:	10800037 	ldwio	r2,0(r2)
80216f7c:	1080010c 	andi	r2,r2,4
80216f80:	10000226 	beq	r2,zero,80216f8c <alt_msgdma_write_extended_descriptor+0x30>
    	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
	is non-blocking*/
        return -ENOSPC;
80216f84:	00bff904 	movi	r2,-28
80216f88:	00003b06 	br	80217078 <alt_msgdma_write_extended_descriptor+0x11c>
    }

    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(
80216f8c:	e0bfff17 	ldw	r2,-4(fp)
80216f90:	10800017 	ldw	r2,0(r2)
80216f94:	1007883a 	mov	r3,r2
80216f98:	e0bffe17 	ldw	r2,-8(fp)
80216f9c:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	(alt_u32)descriptor->read_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(
80216fa0:	e0bffe17 	ldw	r2,-8(fp)
80216fa4:	10800104 	addi	r2,r2,4
80216fa8:	e0ffff17 	ldw	r3,-4(fp)
80216fac:	18c00117 	ldw	r3,4(r3)
80216fb0:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
		(alt_u32)descriptor->write_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(
80216fb4:	e0bffe17 	ldw	r2,-8(fp)
80216fb8:	10800204 	addi	r2,r2,8
80216fbc:	e0ffff17 	ldw	r3,-4(fp)
80216fc0:	18c00217 	ldw	r3,8(r3)
80216fc4:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	descriptor->transfer_length);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(
80216fc8:	e0bffe17 	ldw	r2,-8(fp)
80216fcc:	10800304 	addi	r2,r2,12
80216fd0:	e0ffff17 	ldw	r3,-4(fp)
80216fd4:	18c0030b 	ldhu	r3,12(r3)
80216fd8:	18ffffcc 	andi	r3,r3,65535
80216fdc:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->sequence_number);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST(
80216fe0:	e0bffe17 	ldw	r2,-8(fp)
80216fe4:	10800384 	addi	r2,r2,14
80216fe8:	e0ffff17 	ldw	r3,-4(fp)
80216fec:	18c00383 	ldbu	r3,14(r3)
80216ff0:	18c03fcc 	andi	r3,r3,255
80216ff4:	10c00025 	stbio	r3,0(r2)
		descriptor_base, 
    	descriptor->read_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST(
80216ff8:	e0bffe17 	ldw	r2,-8(fp)
80216ffc:	108003c4 	addi	r2,r2,15
80217000:	e0ffff17 	ldw	r3,-4(fp)
80217004:	18c003c3 	ldbu	r3,15(r3)
80217008:	18c03fcc 	andi	r3,r3,255
8021700c:	10c00025 	stbio	r3,0(r2)
		descriptor_base, 
    	descriptor->write_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE(
80217010:	e0bffe17 	ldw	r2,-8(fp)
80217014:	10800404 	addi	r2,r2,16
80217018:	e0ffff17 	ldw	r3,-4(fp)
8021701c:	18c0040b 	ldhu	r3,16(r3)
80217020:	18ffffcc 	andi	r3,r3,65535
80217024:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->read_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE(
80217028:	e0bffe17 	ldw	r2,-8(fp)
8021702c:	10800484 	addi	r2,r2,18
80217030:	e0ffff17 	ldw	r3,-4(fp)
80217034:	18c0048b 	ldhu	r3,18(r3)
80217038:	18ffffcc 	andi	r3,r3,65535
8021703c:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->write_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH(descriptor_base, 0);
80217040:	e0bffe17 	ldw	r2,-8(fp)
80217044:	10800504 	addi	r2,r2,20
80217048:	0007883a 	mov	r3,zero
8021704c:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH(descriptor_base, 0);
80217050:	e0bffe17 	ldw	r2,-8(fp)
80217054:	10800604 	addi	r2,r2,24
80217058:	0007883a 	mov	r3,zero
8021705c:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED(
80217060:	e0bffe17 	ldw	r2,-8(fp)
80217064:	10800704 	addi	r2,r2,28
80217068:	e0ffff17 	ldw	r3,-4(fp)
8021706c:	18c00717 	ldw	r3,28(r3)
80217070:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	descriptor->control);
    return 0;
80217074:	0005883a 	mov	r2,zero
}
80217078:	e037883a 	mov	sp,fp
8021707c:	df000017 	ldw	fp,0(sp)
80217080:	dec00104 	addi	sp,sp,4
80217084:	f800283a 	ret

80217088 <alt_msgdma_irq>:
 * alt_msgdma_irq()
 *
 * Interrupt handler for the Modular Scatter-Gather DMA controller.
 */
static void alt_msgdma_irq(void *context)
{
80217088:	defff804 	addi	sp,sp,-32
8021708c:	dfc00715 	stw	ra,28(sp)
80217090:	df000615 	stw	fp,24(sp)
80217094:	df000604 	addi	fp,sp,24
80217098:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev *dev = (alt_msgdma_dev *) context;
8021709c:	e0bfff17 	ldw	r2,-4(fp)
802170a0:	e0bffa15 	stw	r2,-24(fp)
    alt_irq_context cpu_sr;
    alt_u32 temporary_control;

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
802170a4:	e0bffa17 	ldw	r2,-24(fp)
802170a8:	10801783 	ldbu	r2,94(r2)
802170ac:	10803fcc 	andi	r2,r2,255
802170b0:	10001126 	beq	r2,zero,802170f8 <alt_msgdma_irq+0x70>
    {
        temporary_control = 
        		IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
802170b4:	e0bffa17 	ldw	r2,-24(fp)
802170b8:	10800617 	ldw	r2,24(r2)
802170bc:	10800037 	ldwio	r2,0(r2)

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
    {
        temporary_control = 
802170c0:	1007883a 	mov	r3,r2
802170c4:	00bffdc4 	movi	r2,-9
802170c8:	1884703a 	and	r2,r3,r2
802170cc:	e0bffb15 	stw	r2,-20(fp)
        		IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
				& ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
        
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
802170d0:	e0bffa17 	ldw	r2,-24(fp)
802170d4:	10800617 	ldw	r2,24(r2)
802170d8:	e0fffb17 	ldw	r3,-20(fp)
802170dc:	10c00035 	stwio	r3,0(r2)
        		temporary_control);
        
        /* clear the IRQ status- W1C */
        IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base,
802170e0:	e0bffa17 	ldw	r2,-24(fp)
802170e4:	10800617 	ldw	r2,24(r2)
802170e8:	10800404 	addi	r2,r2,16
802170ec:	00c00044 	movi	r3,1
802170f0:	10c00035 	stwio	r3,0(r2)
802170f4:	00001106 	br	8021713c <alt_msgdma_irq+0xb4>
        		ALT_MSGDMA_PREFETCHER_STATUS_IRQ_SET_MASK);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
802170f8:	e0bffa17 	ldw	r2,-24(fp)
802170fc:	10800317 	ldw	r2,12(r2)
80217100:	10800104 	addi	r2,r2,4
80217104:	10800037 	ldwio	r2,0(r2)
80217108:	1007883a 	mov	r3,r2
8021710c:	00bffbc4 	movi	r2,-17
80217110:	1884703a 	and	r2,r3,r2
80217114:	e0bffb15 	stw	r2,-20(fp)
    			& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
80217118:	e0bffa17 	ldw	r2,-24(fp)
8021711c:	10800317 	ldw	r2,12(r2)
80217120:	10800104 	addi	r2,r2,4
80217124:	e0fffb17 	ldw	r3,-20(fp)
80217128:	10c00035 	stwio	r3,0(r2)
    	/* clear the IRQ status */
    	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
8021712c:	e0bffa17 	ldw	r2,-24(fp)
80217130:	10800317 	ldw	r2,12(r2)
80217134:	00c08004 	movi	r3,512
80217138:	10c00035 	stwio	r3,0(r2)
    * Other interrupts are explicitly disabled if callbacks
    * are registered because there is no guarantee that they are 
    * pre-emption-safe. This allows the driver to support 
    * interrupt pre-emption.
    */
    if(dev->callback) 
8021713c:	e0bffa17 	ldw	r2,-24(fp)
80217140:	10800b17 	ldw	r2,44(r2)
80217144:	10001226 	beq	r2,zero,80217190 <alt_msgdma_irq+0x108>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80217148:	0005303a 	rdctl	r2,status
8021714c:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80217150:	e0fffd17 	ldw	r3,-12(fp)
80217154:	00bfff84 	movi	r2,-2
80217158:	1884703a 	and	r2,r3,r2
8021715c:	1001703a 	wrctl	status,r2
  
  return context;
80217160:	e0bffd17 	ldw	r2,-12(fp)
    {
        cpu_sr = alt_irq_disable_all();
80217164:	e0bffc15 	stw	r2,-16(fp)
        dev->callback (dev->callback_context);
80217168:	e0bffa17 	ldw	r2,-24(fp)
8021716c:	10800b17 	ldw	r2,44(r2)
80217170:	e0fffa17 	ldw	r3,-24(fp)
80217174:	18c00c17 	ldw	r3,48(r3)
80217178:	1809883a 	mov	r4,r3
8021717c:	103ee83a 	callr	r2
80217180:	e0bffc17 	ldw	r2,-16(fp)
80217184:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80217188:	e0bffe17 	ldw	r2,-8(fp)
8021718c:	1001703a 	wrctl	status,r2
        alt_irq_enable_all(cpu_sr);
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
80217190:	e0bffa17 	ldw	r2,-24(fp)
80217194:	10801783 	ldbu	r2,94(r2)
80217198:	10803fcc 	andi	r2,r2,255
8021719c:	10000a26 	beq	r2,zero,802171c8 <alt_msgdma_irq+0x140>
    {
    	temporary_control = 
    			IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
802171a0:	e0bffa17 	ldw	r2,-24(fp)
802171a4:	10800617 	ldw	r2,24(r2)
802171a8:	10800037 	ldwio	r2,0(r2)
				| ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
802171ac:	10800214 	ori	r2,r2,8
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
    {
    	temporary_control = 
802171b0:	e0bffb15 	stw	r2,-20(fp)
    			IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
				| ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
    	
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
802171b4:	e0bffa17 	ldw	r2,-24(fp)
802171b8:	10800617 	ldw	r2,24(r2)
802171bc:	e0fffb17 	ldw	r3,-20(fp)
802171c0:	10c00035 	stwio	r3,0(r2)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
    }

    return;
802171c4:	00000c06 	br	802171f8 <alt_msgdma_irq+0x170>
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
    			temporary_control);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
802171c8:	e0bffa17 	ldw	r2,-24(fp)
802171cc:	10800317 	ldw	r2,12(r2)
802171d0:	10800104 	addi	r2,r2,4
802171d4:	10800037 	ldwio	r2,0(r2)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
802171d8:	10800414 	ori	r2,r2,16
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
    			temporary_control);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
802171dc:	e0bffb15 	stw	r2,-20(fp)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
802171e0:	e0bffa17 	ldw	r2,-24(fp)
802171e4:	10800317 	ldw	r2,12(r2)
802171e8:	10800104 	addi	r2,r2,4
802171ec:	e0fffb17 	ldw	r3,-20(fp)
802171f0:	10c00035 	stwio	r3,0(r2)
    }

    return;
802171f4:	0001883a 	nop
}
802171f8:	e037883a 	mov	sp,fp
802171fc:	dfc00117 	ldw	ra,4(sp)
80217200:	df000017 	ldw	fp,0(sp)
80217204:	dec00204 	addi	sp,sp,8
80217208:	f800283a 	ret

8021720c <alt_msgdma_construct_standard_descriptor>:
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
8021720c:	defffb04 	addi	sp,sp,-20
80217210:	df000415 	stw	fp,16(sp)
80217214:	df000404 	addi	fp,sp,16
80217218:	e13ffc15 	stw	r4,-16(fp)
8021721c:	e17ffd15 	stw	r5,-12(fp)
80217220:	e1bffe15 	stw	r6,-8(fp)
80217224:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
80217228:	e0bffc17 	ldw	r2,-16(fp)
8021722c:	10c01217 	ldw	r3,72(r2)
80217230:	e0800117 	ldw	r2,4(fp)
80217234:	18800436 	bltu	r3,r2,80217248 <alt_msgdma_construct_standard_descriptor+0x3c>
       dev->enhanced_features != 0
80217238:	e0bffc17 	ldw	r2,-16(fp)
8021723c:	10801703 	ldbu	r2,92(r2)
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
    if(dev->max_byte < length ||
80217240:	10803fcc 	andi	r2,r2,255
80217244:	10000226 	beq	r2,zero,80217250 <alt_msgdma_construct_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
80217248:	00bffa84 	movi	r2,-22
8021724c:	00000e06 	br	80217288 <alt_msgdma_construct_standard_descriptor+0x7c>
    }
    descriptor->read_address = read_address;
80217250:	e0bffd17 	ldw	r2,-12(fp)
80217254:	e0fffe17 	ldw	r3,-8(fp)
80217258:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
8021725c:	e0bffd17 	ldw	r2,-12(fp)
80217260:	e0ffff17 	ldw	r3,-4(fp)
80217264:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
80217268:	e0bffd17 	ldw	r2,-12(fp)
8021726c:	e0c00117 	ldw	r3,4(fp)
80217270:	10c00215 	stw	r3,8(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
80217274:	e0800217 	ldw	r2,8(fp)
80217278:	10e00034 	orhi	r3,r2,32768
8021727c:	e0bffd17 	ldw	r2,-12(fp)
80217280:	10c00315 	stw	r3,12(r2)
    
    return 0;
80217284:	0005883a 	mov	r2,zero
}
80217288:	e037883a 	mov	sp,fp
8021728c:	df000017 	ldw	fp,0(sp)
80217290:	dec00104 	addi	sp,sp,4
80217294:	f800283a 	ret

80217298 <alt_msgdma_construct_extended_descriptor>:
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
80217298:	defff604 	addi	sp,sp,-40
8021729c:	df000915 	stw	fp,36(sp)
802172a0:	df000904 	addi	fp,sp,36
802172a4:	e13ff715 	stw	r4,-36(fp)
802172a8:	e17ff815 	stw	r5,-32(fp)
802172ac:	e1bff915 	stw	r6,-28(fp)
802172b0:	e1fffa15 	stw	r7,-24(fp)
802172b4:	e1800317 	ldw	r6,12(fp)
802172b8:	e1400417 	ldw	r5,16(fp)
802172bc:	e1000517 	ldw	r4,20(fp)
802172c0:	e0c00617 	ldw	r3,24(fp)
802172c4:	e0800717 	ldw	r2,28(fp)
802172c8:	e1bffb0d 	sth	r6,-20(fp)
802172cc:	e17ffc05 	stb	r5,-16(fp)
802172d0:	e13ffd05 	stb	r4,-12(fp)
802172d4:	e0fffe0d 	sth	r3,-8(fp)
802172d8:	e0bfff0d 	sth	r2,-4(fp)
    if(dev->max_byte < length ||
802172dc:	e0bff717 	ldw	r2,-36(fp)
802172e0:	10c01217 	ldw	r3,72(r2)
802172e4:	e0800117 	ldw	r2,4(fp)
802172e8:	18801936 	bltu	r3,r2,80217350 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
802172ec:	e13ff717 	ldw	r4,-36(fp)
802172f0:	20801317 	ldw	r2,76(r4)
802172f4:	20c01417 	ldw	r3,80(r4)
802172f8:	e13ffe0b 	ldhu	r4,-8(fp)
802172fc:	213fffcc 	andi	r4,r4,65535
80217300:	2015883a 	mov	r10,r4
80217304:	0017883a 	mov	r11,zero
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
80217308:	1ac01136 	bltu	r3,r11,80217350 <alt_msgdma_construct_extended_descriptor+0xb8>
8021730c:	58c0011e 	bne	r11,r3,80217314 <alt_msgdma_construct_extended_descriptor+0x7c>
80217310:	12800f36 	bltu	r2,r10,80217350 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
80217314:	e13ff717 	ldw	r4,-36(fp)
80217318:	20801317 	ldw	r2,76(r4)
8021731c:	20c01417 	ldw	r3,80(r4)
80217320:	e13fff0b 	ldhu	r4,-4(fp)
80217324:	213fffcc 	andi	r4,r4,65535
80217328:	2011883a 	mov	r8,r4
8021732c:	0013883a 	mov	r9,zero
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
80217330:	1a400736 	bltu	r3,r9,80217350 <alt_msgdma_construct_extended_descriptor+0xb8>
80217334:	48c0011e 	bne	r9,r3,8021733c <alt_msgdma_construct_extended_descriptor+0xa4>
80217338:	12000536 	bltu	r2,r8,80217350 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
8021733c:	e0bff717 	ldw	r2,-36(fp)
80217340:	10801703 	ldbu	r2,92(r2)
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
80217344:	10803fcc 	andi	r2,r2,255
80217348:	10800060 	cmpeqi	r2,r2,1
8021734c:	1000021e 	bne	r2,zero,80217358 <alt_msgdma_construct_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
80217350:	00bffa84 	movi	r2,-22
80217354:	00002106 	br	802173dc <alt_msgdma_construct_extended_descriptor+0x144>
    }
    
    descriptor->read_address_low = read_address;
80217358:	e0bff817 	ldw	r2,-32(fp)
8021735c:	e0fff917 	ldw	r3,-28(fp)
80217360:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_low = write_address;
80217364:	e0bff817 	ldw	r2,-32(fp)
80217368:	e0fffa17 	ldw	r3,-24(fp)
8021736c:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
80217370:	e0bff817 	ldw	r2,-32(fp)
80217374:	e0c00117 	ldw	r3,4(fp)
80217378:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
8021737c:	e0bff817 	ldw	r2,-32(fp)
80217380:	e0fffb0b 	ldhu	r3,-20(fp)
80217384:	10c0030d 	sth	r3,12(r2)
    descriptor->read_burst_count = read_burst_count;
80217388:	e0bff817 	ldw	r2,-32(fp)
8021738c:	e0fffc03 	ldbu	r3,-16(fp)
80217390:	10c00385 	stb	r3,14(r2)
    descriptor->write_burst_count = write_burst_count;
80217394:	e0bff817 	ldw	r2,-32(fp)
80217398:	e0fffd03 	ldbu	r3,-12(fp)
8021739c:	10c003c5 	stb	r3,15(r2)
    descriptor->read_stride = read_stride;
802173a0:	e0bff817 	ldw	r2,-32(fp)
802173a4:	e0fffe0b 	ldhu	r3,-8(fp)
802173a8:	10c0040d 	sth	r3,16(r2)
    descriptor->write_stride = write_stride;
802173ac:	e0bff817 	ldw	r2,-32(fp)
802173b0:	e0ffff0b 	ldhu	r3,-4(fp)
802173b4:	10c0048d 	sth	r3,18(r2)
    descriptor->read_address_high = NULL;
802173b8:	e0bff817 	ldw	r2,-32(fp)
802173bc:	10000515 	stw	zero,20(r2)
    descriptor->write_address_high = NULL;
802173c0:	e0bff817 	ldw	r2,-32(fp)
802173c4:	10000615 	stw	zero,24(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
802173c8:	e0800217 	ldw	r2,8(fp)
802173cc:	10e00034 	orhi	r3,r2,32768
802173d0:	e0bff817 	ldw	r2,-32(fp)
802173d4:	10c00715 	stw	r3,28(r2)

  return 0 ;
802173d8:	0005883a 	mov	r2,zero

}
802173dc:	e037883a 	mov	sp,fp
802173e0:	df000017 	ldw	fp,0(sp)
802173e4:	dec00104 	addi	sp,sp,4
802173e8:	f800283a 	ret

802173ec <alt_msgdma_descriptor_async_transfer>:
 */
static int alt_msgdma_descriptor_async_transfer (
	alt_msgdma_dev *dev, 
	alt_msgdma_standard_descriptor *standard_desc, 
	alt_msgdma_extended_descriptor *extended_desc)
{
802173ec:	defff004 	addi	sp,sp,-64
802173f0:	dfc00f15 	stw	ra,60(sp)
802173f4:	df000e15 	stw	fp,56(sp)
802173f8:	df000e04 	addi	fp,sp,56
802173fc:	e13ffd15 	stw	r4,-12(fp)
80217400:	e17ffe15 	stw	r5,-8(fp)
80217404:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control = 0;
80217408:	e03ff315 	stw	zero,-52(fp)
    alt_irq_context context = 0;
8021740c:	e03ff415 	stw	zero,-48(fp)
    alt_u16 counter = 0;
80217410:	e03ff20d 	sth	zero,-56(fp)
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
80217414:	e0bffd17 	ldw	r2,-12(fp)
80217418:	10800317 	ldw	r2,12(r2)
8021741c:	10800204 	addi	r2,r2,8
80217420:	10800037 	ldwio	r2,0(r2)
	alt_msgdma_extended_descriptor *extended_desc)
{
    alt_u32 control = 0;
    alt_irq_context context = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
80217424:	10bfffcc 	andi	r2,r2,65535
80217428:	e0bff515 	stw	r2,-44(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
8021742c:	e0bffd17 	ldw	r2,-12(fp)
80217430:	10800317 	ldw	r2,12(r2)
80217434:	10800204 	addi	r2,r2,8
80217438:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
8021743c:	1004d43a 	srli	r2,r2,16
80217440:	e0bff615 	stw	r2,-40(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
80217444:	e0bffd17 	ldw	r2,-12(fp)
80217448:	10800917 	ldw	r2,36(r2)
8021744c:	e0fff617 	ldw	r3,-40(fp)
80217450:	1880042e 	bgeu	r3,r2,80217464 <alt_msgdma_descriptor_async_transfer+0x78>
		(dev->descriptor_fifo_depth <= fifo_read_fill_level))
80217454:	e0bffd17 	ldw	r2,-12(fp)
80217458:	10800917 	ldw	r2,36(r2)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
8021745c:	e0fff517 	ldw	r3,-44(fp)
80217460:	18800236 	bltu	r3,r2,8021746c <alt_msgdma_descriptor_async_transfer+0x80>
		(dev->descriptor_fifo_depth <= fifo_read_fill_level))
	{
		/*at least one write or read FIFO descriptor buffer is full,
		returning so that this function is non-blocking*/
		return -ENOSPC;
80217464:	00bff904 	movi	r2,-28
80217468:	00008f06 	br	802176a8 <alt_msgdma_descriptor_async_transfer+0x2bc>
	ALT_SEM_PEND (dev->regs_lock, 0);
	
	/* Stop the msgdma dispatcher from issuing more descriptors to the
	read or write masters  */
	/* stop issuing more descriptors */
	control = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
8021746c:	00800804 	movi	r2,32
80217470:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80217474:	0005303a 	rdctl	r2,status
80217478:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021747c:	e0fff717 	ldw	r3,-36(fp)
80217480:	00bfff84 	movi	r2,-2
80217484:	1884703a 	and	r2,r3,r2
80217488:	1001703a 	wrctl	status,r2
  
  return context;
8021748c:	e0bff717 	ldw	r2,-36(fp)
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
80217490:	e0bff415 	stw	r2,-48(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80217494:	e0bffd17 	ldw	r2,-12(fp)
80217498:	10800317 	ldw	r2,12(r2)
8021749c:	10800104 	addi	r2,r2,4
802174a0:	e0fff317 	ldw	r3,-52(fp)
802174a4:	10c00035 	stwio	r3,0(r2)
	/*
	* Clear any (previous) status register information
	* that might occlude our error checking later.
	*/
	IOWR_ALTERA_MSGDMA_CSR_STATUS(
802174a8:	e0bffd17 	ldw	r2,-12(fp)
802174ac:	10800317 	ldw	r2,12(r2)
802174b0:	e0fffd17 	ldw	r3,-12(fp)
802174b4:	18c00317 	ldw	r3,12(r3)
802174b8:	18c00037 	ldwio	r3,0(r3)
802174bc:	10c00035 	stwio	r3,0(r2)
802174c0:	e0bff417 	ldw	r2,-48(fp)
802174c4:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802174c8:	e0bffc17 	ldw	r2,-16(fp)
802174cc:	1001703a 	wrctl	status,r2
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
802174d0:	e0bffe17 	ldw	r2,-8(fp)
802174d4:	10001a26 	beq	r2,zero,80217540 <alt_msgdma_descriptor_async_transfer+0x154>
802174d8:	e0bfff17 	ldw	r2,-4(fp)
802174dc:	1000181e 	bne	r2,zero,80217540 <alt_msgdma_descriptor_async_transfer+0x154>
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
802174e0:	00000d06 	br	80217518 <alt_msgdma_descriptor_async_transfer+0x12c>
		dev->csr_base, dev->descriptor_base, standard_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
802174e4:	01000044 	movi	r4,1
802174e8:	02132140 	call	80213214 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
802174ec:	e0bff20b 	ldhu	r2,-56(fp)
802174f0:	1084e230 	cmpltui	r2,r2,5000
802174f4:	1000051e 	bne	r2,zero,8021750c <alt_msgdma_descriptor_async_transfer+0x120>
            {
                alt_printf("time out after 5 msec while waiting" 
802174f8:	012008b4 	movhi	r4,32802
802174fc:	212a3904 	addi	r4,r4,-22300
80217500:	02196c00 	call	802196c0 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
80217504:	00bff084 	movi	r2,-62
80217508:	00006706 	br	802176a8 <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
8021750c:	e0bff20b 	ldhu	r2,-56(fp)
80217510:	10800044 	addi	r2,r2,1
80217514:	e0bff20d 	sth	r2,-56(fp)

    if (NULL != standard_desc && NULL == extended_desc)
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
80217518:	e0bffd17 	ldw	r2,-12(fp)
8021751c:	10c00317 	ldw	r3,12(r2)
80217520:	e0bffd17 	ldw	r2,-12(fp)
80217524:	10800417 	ldw	r2,16(r2)
80217528:	e1bffe17 	ldw	r6,-8(fp)
8021752c:	100b883a 	mov	r5,r2
80217530:	1809883a 	mov	r4,r3
80217534:	0216ec80 	call	80216ec8 <alt_msgdma_write_standard_descriptor>
80217538:	103fea1e 	bne	r2,zero,802174e4 <__reset+0xfa1f74e4>
	IOWR_ALTERA_MSGDMA_CSR_STATUS(
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
8021753c:	00001f06 	br	802175bc <alt_msgdma_descriptor_async_transfer+0x1d0>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
80217540:	e0bffe17 	ldw	r2,-8(fp)
80217544:	10001b1e 	bne	r2,zero,802175b4 <alt_msgdma_descriptor_async_transfer+0x1c8>
80217548:	e0bfff17 	ldw	r2,-4(fp)
8021754c:	10001926 	beq	r2,zero,802175b4 <alt_msgdma_descriptor_async_transfer+0x1c8>
    {
        counter = 0; /* reset counter */
80217550:	e03ff20d 	sth	zero,-56(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
80217554:	00000d06 	br	8021758c <alt_msgdma_descriptor_async_transfer+0x1a0>
		dev->csr_base, 
		dev->descriptor_base, 
		extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
80217558:	01000044 	movi	r4,1
8021755c:	02132140 	call	80213214 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
80217560:	e0bff20b 	ldhu	r2,-56(fp)
80217564:	1084e230 	cmpltui	r2,r2,5000
80217568:	1000051e 	bne	r2,zero,80217580 <alt_msgdma_descriptor_async_transfer+0x194>
            {
                alt_printf("time out after 5 msec while waiting free FIFO buffer" 
8021756c:	012008b4 	movhi	r4,32802
80217570:	212a4f04 	addi	r4,r4,-22212
80217574:	02196c00 	call	802196c0 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
80217578:	00bff084 	movi	r2,-62
8021757c:	00004a06 	br	802176a8 <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
80217580:	e0bff20b 	ldhu	r2,-56(fp)
80217584:	10800044 	addi	r2,r2,1
80217588:	e0bff20d 	sth	r2,-56(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
8021758c:	e0bffd17 	ldw	r2,-12(fp)
80217590:	10c00317 	ldw	r3,12(r2)
80217594:	e0bffd17 	ldw	r2,-12(fp)
80217598:	10800417 	ldw	r2,16(r2)
8021759c:	e1bfff17 	ldw	r6,-4(fp)
802175a0:	100b883a 	mov	r5,r2
802175a4:	1809883a 	mov	r4,r3
802175a8:	0216f5c0 	call	80216f5c <alt_msgdma_write_extended_descriptor>
802175ac:	103fea1e 	bne	r2,zero,80217558 <__reset+0xfa1f7558>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
802175b0:	00000206 	br	802175bc <alt_msgdma_descriptor_async_transfer+0x1d0>
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
802175b4:	00bfffc4 	movi	r2,-1
802175b8:	00003b06 	br	802176a8 <alt_msgdma_descriptor_async_transfer+0x2bc>
    * If a callback routine has been previously registered which will be
    * called from the msgdma ISR. Set up controller to:
    *  - Run
    *  - Stop on an error with any particular descriptor
    */
    if(dev->callback)
802175bc:	e0bffd17 	ldw	r2,-12(fp)
802175c0:	10800b17 	ldw	r2,44(r2)
802175c4:	10001c26 	beq	r2,zero,80217638 <alt_msgdma_descriptor_async_transfer+0x24c>
    {

        control |= (dev->control |
802175c8:	e0bffd17 	ldw	r2,-12(fp)
802175cc:	10c00d17 	ldw	r3,52(r2)
802175d0:	e0bff317 	ldw	r2,-52(fp)
802175d4:	1884b03a 	or	r2,r3,r2
802175d8:	10800514 	ori	r2,r2,20
802175dc:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
                    ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
        control &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
802175e0:	e0fff317 	ldw	r3,-52(fp)
802175e4:	00bff7c4 	movi	r2,-33
802175e8:	1884703a 	and	r2,r3,r2
802175ec:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802175f0:	0005303a 	rdctl	r2,status
802175f4:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802175f8:	e0fffa17 	ldw	r3,-24(fp)
802175fc:	00bfff84 	movi	r2,-2
80217600:	1884703a 	and	r2,r3,r2
80217604:	1001703a 	wrctl	status,r2
  
  return context;
80217608:	e0bffa17 	ldw	r2,-24(fp)
    /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all(); 
8021760c:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80217610:	e0bffd17 	ldw	r2,-12(fp)
80217614:	10800317 	ldw	r2,12(r2)
80217618:	10800104 	addi	r2,r2,4
8021761c:	e0fff317 	ldw	r3,-52(fp)
80217620:	10c00035 	stwio	r3,0(r2)
80217624:	e0bff417 	ldw	r2,-48(fp)
80217628:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021762c:	e0bff817 	ldw	r2,-32(fp)
80217630:	1001703a 	wrctl	status,r2
80217634:	00001b06 	br	802176a4 <alt_msgdma_descriptor_async_transfer+0x2b8>
    *   - Stop on an error with any particular descriptor
    *   - Disable interrupt generation
    */
    else
    {
        control |= (dev->control |
80217638:	e0bffd17 	ldw	r2,-12(fp)
8021763c:	10c00d17 	ldw	r3,52(r2)
80217640:	e0bff317 	ldw	r2,-52(fp)
80217644:	1884b03a 	or	r2,r3,r2
80217648:	10800114 	ori	r2,r2,4
8021764c:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK );
        control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
80217650:	e0fff317 	ldw	r3,-52(fp)
80217654:	00bff3c4 	movi	r2,-49
80217658:	1884703a 	and	r2,r3,r2
8021765c:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80217660:	0005303a 	rdctl	r2,status
80217664:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80217668:	e0fffb17 	ldw	r3,-20(fp)
8021766c:	00bfff84 	movi	r2,-2
80217670:	1884703a 	and	r2,r3,r2
80217674:	1001703a 	wrctl	status,r2
  
  return context;
80217678:	e0bffb17 	ldw	r2,-20(fp)
                   (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all();
8021767c:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80217680:	e0bffd17 	ldw	r2,-12(fp)
80217684:	10800317 	ldw	r2,12(r2)
80217688:	10800104 	addi	r2,r2,4
8021768c:	e0fff317 	ldw	r3,-52(fp)
80217690:	10c00035 	stwio	r3,0(r2)
80217694:	e0bff417 	ldw	r2,-48(fp)
80217698:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021769c:	e0bff917 	ldw	r2,-28(fp)
802176a0:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
     * semaphore so that other threads can access the registers.
     */
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
802176a4:	0005883a 	mov	r2,zero
}
802176a8:	e037883a 	mov	sp,fp
802176ac:	dfc00117 	ldw	ra,4(sp)
802176b0:	df000017 	ldw	fp,0(sp)
802176b4:	dec00204 	addi	sp,sp,8
802176b8:	f800283a 	ret

802176bc <alt_msgdma_descriptor_sync_transfer>:
 */
static int alt_msgdma_descriptor_sync_transfer (
	alt_msgdma_dev *dev, 
	alt_msgdma_standard_descriptor *standard_desc, 
	alt_msgdma_extended_descriptor *extended_desc)
{
802176bc:	defff004 	addi	sp,sp,-64
802176c0:	dfc00f15 	stw	ra,60(sp)
802176c4:	df000e15 	stw	fp,56(sp)
802176c8:	df000e04 	addi	fp,sp,56
802176cc:	e13ffd15 	stw	r4,-12(fp)
802176d0:	e17ffe15 	stw	r5,-8(fp)
802176d4:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control=0;
802176d8:	e03ff615 	stw	zero,-40(fp)
    alt_irq_context context=0;
802176dc:	e03ff715 	stw	zero,-36(fp)
    alt_u32 csr_status = 0;
802176e0:	e03ff215 	stw	zero,-56(fp)
    alt_u16 counter = 0;
802176e4:	e03ff30d 	sth	zero,-52(fp)
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
802176e8:	e0bffd17 	ldw	r2,-12(fp)
802176ec:	10800317 	ldw	r2,12(r2)
802176f0:	10800204 	addi	r2,r2,8
802176f4:	10800037 	ldwio	r2,0(r2)
{
    alt_u32 control=0;
    alt_irq_context context=0;
    alt_u32 csr_status = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
802176f8:	10bfffcc 	andi	r2,r2,65535
802176fc:	e0bff415 	stw	r2,-48(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
80217700:	e0bffd17 	ldw	r2,-12(fp)
80217704:	10800317 	ldw	r2,12(r2)
80217708:	10800204 	addi	r2,r2,8
8021770c:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
80217710:	1004d43a 	srli	r2,r2,16
80217714:	e0bff515 	stw	r2,-44(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;
    alt_u32 error = ALTERA_MSGDMA_CSR_STOPPED_ON_ERROR_MASK | 
80217718:	00807804 	movi	r2,480
8021771c:	e0bff815 	stw	r2,-32(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
80217720:	00001906 	br	80217788 <alt_msgdma_descriptor_sync_transfer+0xcc>
    	(dev->descriptor_fifo_depth <= fifo_read_fill_level))
    { 
        alt_busy_sleep(1); /* delay 1us */
80217724:	01000044 	movi	r4,1
80217728:	02132140 	call	80213214 <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
8021772c:	e0bff30b 	ldhu	r2,-52(fp)
80217730:	1084e230 	cmpltui	r2,r2,5000
80217734:	1000051e 	bne	r2,zero,8021774c <alt_msgdma_descriptor_sync_transfer+0x90>
        {
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
80217738:	012008b4 	movhi	r4,32802
8021773c:	212a6504 	addi	r4,r4,-22124
80217740:	02196c00 	call	802196c0 <alt_printf>
				" for storing descriptor\n");
            return -ETIME;
80217744:	00bff084 	movi	r2,-62
80217748:	0000b506 	br	80217a20 <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;  
8021774c:	e0bff30b 	ldhu	r2,-52(fp)
80217750:	10800044 	addi	r2,r2,1
80217754:	e0bff30d 	sth	r2,-52(fp)
        fifo_read_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
80217758:	e0bffd17 	ldw	r2,-12(fp)
8021775c:	10800317 	ldw	r2,12(r2)
80217760:	10800204 	addi	r2,r2,8
80217764:	10800037 	ldwio	r2,0(r2)
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
				" for storing descriptor\n");
            return -ETIME;
        }
        counter++;  
        fifo_read_fill_level = (
80217768:	10bfffcc 	andi	r2,r2,65535
8021776c:	e0bff415 	stw	r2,-48(fp)
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
80217770:	e0bffd17 	ldw	r2,-12(fp)
80217774:	10800317 	ldw	r2,12(r2)
80217778:	10800204 	addi	r2,r2,8
8021777c:	10800037 	ldwio	r2,0(r2)
        counter++;  
        fifo_read_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
80217780:	1004d43a 	srli	r2,r2,16
80217784:	e0bff515 	stw	r2,-44(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
80217788:	e0bffd17 	ldw	r2,-12(fp)
8021778c:	10800917 	ldw	r2,36(r2)
80217790:	e0fff517 	ldw	r3,-44(fp)
80217794:	18bfe32e 	bgeu	r3,r2,80217724 <__reset+0xfa1f7724>
    	(dev->descriptor_fifo_depth <= fifo_read_fill_level))
80217798:	e0bffd17 	ldw	r2,-12(fp)
8021779c:	10800917 	ldw	r2,36(r2)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
802177a0:	e0fff417 	ldw	r3,-48(fp)
802177a4:	18bfdf2e 	bgeu	r3,r2,80217724 <__reset+0xfa1f7724>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802177a8:	0005303a 	rdctl	r2,status
802177ac:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802177b0:	e0fffc17 	ldw	r3,-16(fp)
802177b4:	00bfff84 	movi	r2,-2
802177b8:	1884703a 	and	r2,r3,r2
802177bc:	1001703a 	wrctl	status,r2
  
  return context;
802177c0:	e0bffc17 	ldw	r2,-16(fp)
	ALT_SEM_PEND (dev->regs_lock, 0);
    
    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
802177c4:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
802177c8:	e0bffd17 	ldw	r2,-12(fp)
802177cc:	10800317 	ldw	r2,12(r2)
802177d0:	10800104 	addi	r2,r2,4
802177d4:	00c00804 	movi	r3,32
802177d8:	10c00035 	stwio	r3,0(r2)
        ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
802177dc:	e0bffd17 	ldw	r2,-12(fp)
802177e0:	10800317 	ldw	r2,12(r2)
802177e4:	e0fffd17 	ldw	r3,-12(fp)
802177e8:	18c00317 	ldw	r3,12(r3)
802177ec:	18c00037 	ldwio	r3,0(r3)
802177f0:	10c00035 	stwio	r3,0(r2)
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
802177f4:	e0bffe17 	ldw	r2,-8(fp)
802177f8:	10001b26 	beq	r2,zero,80217868 <alt_msgdma_descriptor_sync_transfer+0x1ac>
802177fc:	e0bfff17 	ldw	r2,-4(fp)
80217800:	1000191e 	bne	r2,zero,80217868 <alt_msgdma_descriptor_sync_transfer+0x1ac>
    {
        counter = 0; /* reset counter */
80217804:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
80217808:	00000d06 	br	80217840 <alt_msgdma_descriptor_sync_transfer+0x184>
			dev->csr_base, dev->descriptor_base, standard_desc))
        {     
            alt_busy_sleep(1); /* delay 1us */
8021780c:	01000044 	movi	r4,1
80217810:	02132140 	call	80213214 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
80217814:	e0bff30b 	ldhu	r2,-52(fp)
80217818:	1084e230 	cmpltui	r2,r2,5000
8021781c:	1000051e 	bne	r2,zero,80217834 <alt_msgdma_descriptor_sync_transfer+0x178>
            {
                alt_printf("time out after 5 msec while writing standard" 
80217820:	012008b4 	movhi	r4,32802
80217824:	212a7904 	addi	r4,r4,-22044
80217828:	02196c00 	call	802196c0 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
8021782c:	00bff084 	movi	r2,-62
80217830:	00007b06 	br	80217a20 <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;    
80217834:	e0bff30b 	ldhu	r2,-52(fp)
80217838:	10800044 	addi	r2,r2,1
8021783c:	e0bff30d 	sth	r2,-52(fp)
    if (NULL != standard_desc && NULL == extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
80217840:	e0bffd17 	ldw	r2,-12(fp)
80217844:	10c00317 	ldw	r3,12(r2)
80217848:	e0bffd17 	ldw	r2,-12(fp)
8021784c:	10800417 	ldw	r2,16(r2)
80217850:	e1bffe17 	ldw	r6,-8(fp)
80217854:	100b883a 	mov	r5,r2
80217858:	1809883a 	mov	r4,r3
8021785c:	0216ec80 	call	80216ec8 <alt_msgdma_write_standard_descriptor>
80217860:	103fea1e 	bne	r2,zero,8021780c <__reset+0xfa1f780c>
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
80217864:	00001f06 	br	802178e4 <alt_msgdma_descriptor_sync_transfer+0x228>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
80217868:	e0bffe17 	ldw	r2,-8(fp)
8021786c:	10001b1e 	bne	r2,zero,802178dc <alt_msgdma_descriptor_sync_transfer+0x220>
80217870:	e0bfff17 	ldw	r2,-4(fp)
80217874:	10001926 	beq	r2,zero,802178dc <alt_msgdma_descriptor_sync_transfer+0x220>
    {
        counter = 0; /* reset counter */
80217878:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
8021787c:	00000d06 	br	802178b4 <alt_msgdma_descriptor_sync_transfer+0x1f8>
			dev->csr_base, dev->descriptor_base, extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
80217880:	01000044 	movi	r4,1
80217884:	02132140 	call	80213214 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
80217888:	e0bff30b 	ldhu	r2,-52(fp)
8021788c:	1084e230 	cmpltui	r2,r2,5000
80217890:	1000051e 	bne	r2,zero,802178a8 <alt_msgdma_descriptor_sync_transfer+0x1ec>
            {
                alt_printf("time out after 5 msec while writing extended" 
80217894:	012008b4 	movhi	r4,32802
80217898:	212a8a04 	addi	r4,r4,-21976
8021789c:	02196c00 	call	802196c0 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
802178a0:	00bff084 	movi	r2,-62
802178a4:	00005e06 	br	80217a20 <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;
802178a8:	e0bff30b 	ldhu	r2,-52(fp)
802178ac:	10800044 	addi	r2,r2,1
802178b0:	e0bff30d 	sth	r2,-52(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
802178b4:	e0bffd17 	ldw	r2,-12(fp)
802178b8:	10c00317 	ldw	r3,12(r2)
802178bc:	e0bffd17 	ldw	r2,-12(fp)
802178c0:	10800417 	ldw	r2,16(r2)
802178c4:	e1bfff17 	ldw	r6,-4(fp)
802178c8:	100b883a 	mov	r5,r2
802178cc:	1809883a 	mov	r4,r3
802178d0:	0216f5c0 	call	80216f5c <alt_msgdma_write_extended_descriptor>
802178d4:	103fea1e 	bne	r2,zero,80217880 <__reset+0xfa1f7880>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
802178d8:	00000206 	br	802178e4 <alt_msgdma_descriptor_sync_transfer+0x228>
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
802178dc:	00bfffc4 	movi	r2,-1
802178e0:	00004f06 	br	80217a20 <alt_msgdma_descriptor_sync_transfer+0x364>
    * Set up msgdma controller to:
    * - Disable interrupt generation
    * - Run once a valid descriptor is written to controller
    * - Stop on an error with any particular descriptor
    */
     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
802178e4:	e0bffd17 	ldw	r2,-12(fp)
802178e8:	10800317 	ldw	r2,12(r2)
802178ec:	10800104 	addi	r2,r2,4
802178f0:	e0fffd17 	ldw	r3,-12(fp)
802178f4:	19000d17 	ldw	r4,52(r3)
802178f8:	00fff2c4 	movi	r3,-53
802178fc:	20c6703a 	and	r3,r4,r3
80217900:	18c00114 	ori	r3,r3,4
80217904:	10c00035 	stwio	r3,0(r2)
80217908:	e0bff717 	ldw	r2,-36(fp)
8021790c:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80217910:	e0bff917 	ldw	r2,-28(fp)
80217914:	1001703a 	wrctl	status,r2
		(~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
		(~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK)) ;
	 
	alt_irq_enable_all(context);
     
    counter = 0; /* reset counter */ 
80217918:	e03ff30d 	sth	zero,-52(fp)
	
	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
8021791c:	e0bffd17 	ldw	r2,-12(fp)
80217920:	10800317 	ldw	r2,12(r2)
80217924:	10800037 	ldwio	r2,0(r2)
80217928:	e0bff215 	stw	r2,-56(fp)
	
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
8021792c:	00001106 	br	80217974 <alt_msgdma_descriptor_sync_transfer+0x2b8>
    {
        alt_busy_sleep(1); /* delay 1us */
80217930:	01000044 	movi	r4,1
80217934:	02132140 	call	80213214 <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
80217938:	e0bff30b 	ldhu	r2,-52(fp)
8021793c:	1084e230 	cmpltui	r2,r2,5000
80217940:	1000051e 	bne	r2,zero,80217958 <alt_msgdma_descriptor_sync_transfer+0x29c>
        {
            alt_printf("time out after 5 msec while waiting for any pending" 
80217944:	012008b4 	movhi	r4,32802
80217948:	212a9b04 	addi	r4,r4,-21908
8021794c:	02196c00 	call	802196c0 <alt_printf>
			* Now that access to the registers is complete, release the registers
			* semaphore so that other threads can access the registers.
			*/
			ALT_SEM_POST (dev->regs_lock);
			
            return -ETIME;
80217950:	00bff084 	movi	r2,-62
80217954:	00003206 	br	80217a20 <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;
80217958:	e0bff30b 	ldhu	r2,-52(fp)
8021795c:	10800044 	addi	r2,r2,1
80217960:	e0bff30d 	sth	r2,-52(fp)
        csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
80217964:	e0bffd17 	ldw	r2,-12(fp)
80217968:	10800317 	ldw	r2,12(r2)
8021796c:	10800037 	ldwio	r2,0(r2)
80217970:	e0bff215 	stw	r2,-56(fp)
	
	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
	
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
80217974:	e0fff217 	ldw	r3,-56(fp)
80217978:	e0bff817 	ldw	r2,-32(fp)
8021797c:	1884703a 	and	r2,r3,r2
80217980:	1000031e 	bne	r2,zero,80217990 <alt_msgdma_descriptor_sync_transfer+0x2d4>
80217984:	e0bff217 	ldw	r2,-56(fp)
80217988:	1080004c 	andi	r2,r2,1
8021798c:	103fe81e 	bne	r2,zero,80217930 <__reset+0xfa1f7930>
    }
    

    /*Errors or conditions causing the dispatcher stopping issuing read/write 
      commands to masters*/
    if(0 != (csr_status & error))
80217990:	e0fff217 	ldw	r3,-56(fp)
80217994:	e0bff817 	ldw	r2,-32(fp)
80217998:	1884703a 	and	r2,r3,r2
8021799c:	10000226 	beq	r2,zero,802179a8 <alt_msgdma_descriptor_sync_transfer+0x2ec>
		* Now that access to the registers is complete, release the registers
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        return error;
802179a0:	e0bff817 	ldw	r2,-32(fp)
802179a4:	00001e06 	br	80217a20 <alt_msgdma_descriptor_sync_transfer+0x364>
    }

    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* stop issuing more descriptors */
    control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) | 
802179a8:	e0bffd17 	ldw	r2,-12(fp)
802179ac:	10800317 	ldw	r2,12(r2)
802179b0:	10800104 	addi	r2,r2,4
802179b4:	10800037 	ldwio	r2,0(r2)
802179b8:	10800814 	ori	r2,r2,32
802179bc:	e0bff615 	stw	r2,-40(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802179c0:	0005303a 	rdctl	r2,status
802179c4:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802179c8:	e0fffa17 	ldw	r3,-24(fp)
802179cc:	00bfff84 	movi	r2,-2
802179d0:	1884703a 	and	r2,r3,r2
802179d4:	1001703a 	wrctl	status,r2
  
  return context;
802179d8:	e0bffa17 	ldw	r2,-24(fp)
	ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();  
802179dc:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
802179e0:	e0bffd17 	ldw	r2,-12(fp)
802179e4:	10800317 	ldw	r2,12(r2)
802179e8:	10800104 	addi	r2,r2,4
802179ec:	e0fff617 	ldw	r3,-40(fp)
802179f0:	10c00035 	stwio	r3,0(r2)
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
802179f4:	e0bffd17 	ldw	r2,-12(fp)
802179f8:	10800317 	ldw	r2,12(r2)
802179fc:	e0fffd17 	ldw	r3,-12(fp)
80217a00:	18c00317 	ldw	r3,12(r3)
80217a04:	18c00037 	ldwio	r3,0(r3)
80217a08:	10c00035 	stwio	r3,0(r2)
80217a0c:	e0bff717 	ldw	r2,-36(fp)
80217a10:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80217a14:	e0bffb17 	ldw	r2,-20(fp)
80217a18:	1001703a 	wrctl	status,r2
	* Now that access to the registers is complete, release the registers
	* semaphore so that other threads can access the registers.
	*/
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
80217a1c:	0005883a 	mov	r2,zero

}
80217a20:	e037883a 	mov	sp,fp
80217a24:	dfc00117 	ldw	ra,4(sp)
80217a28:	df000017 	ldw	fp,0(sp)
80217a2c:	dec00204 	addi	sp,sp,8
80217a30:	f800283a 	ret

80217a34 <alt_msgdma_construct_standard_st_to_mm_descriptor>:
 */
int alt_msgdma_construct_standard_st_to_mm_descriptor (
    alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *write_address, alt_u32 length, alt_u32 control)
{
80217a34:	defff804 	addi	sp,sp,-32
80217a38:	dfc00715 	stw	ra,28(sp)
80217a3c:	df000615 	stw	fp,24(sp)
80217a40:	df000604 	addi	fp,sp,24
80217a44:	e13ffc15 	stw	r4,-16(fp)
80217a48:	e17ffd15 	stw	r5,-12(fp)
80217a4c:	e1bffe15 	stw	r6,-8(fp)
80217a50:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, NULL, 
80217a54:	e0800217 	ldw	r2,8(fp)
80217a58:	d8800115 	stw	r2,4(sp)
80217a5c:	e0bfff17 	ldw	r2,-4(fp)
80217a60:	d8800015 	stw	r2,0(sp)
80217a64:	e1fffe17 	ldw	r7,-8(fp)
80217a68:	000d883a 	mov	r6,zero
80217a6c:	e17ffd17 	ldw	r5,-12(fp)
80217a70:	e13ffc17 	ldw	r4,-16(fp)
80217a74:	021720c0 	call	8021720c <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
80217a78:	e037883a 	mov	sp,fp
80217a7c:	dfc00117 	ldw	ra,4(sp)
80217a80:	df000017 	ldw	fp,0(sp)
80217a84:	dec00204 	addi	sp,sp,8
80217a88:	f800283a 	ret

80217a8c <alt_msgdma_construct_standard_mm_to_st_descriptor>:
    alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address,
	alt_u32 length,
	alt_u32 control)
{
80217a8c:	defff804 	addi	sp,sp,-32
80217a90:	dfc00715 	stw	ra,28(sp)
80217a94:	df000615 	stw	fp,24(sp)
80217a98:	df000604 	addi	fp,sp,24
80217a9c:	e13ffc15 	stw	r4,-16(fp)
80217aa0:	e17ffd15 	stw	r5,-12(fp)
80217aa4:	e1bffe15 	stw	r6,-8(fp)
80217aa8:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
80217aac:	e0800217 	ldw	r2,8(fp)
80217ab0:	d8800115 	stw	r2,4(sp)
80217ab4:	e0bfff17 	ldw	r2,-4(fp)
80217ab8:	d8800015 	stw	r2,0(sp)
80217abc:	000f883a 	mov	r7,zero
80217ac0:	e1bffe17 	ldw	r6,-8(fp)
80217ac4:	e17ffd17 	ldw	r5,-12(fp)
80217ac8:	e13ffc17 	ldw	r4,-16(fp)
80217acc:	021720c0 	call	8021720c <alt_msgdma_construct_standard_descriptor>
            NULL, length, control);

}
80217ad0:	e037883a 	mov	sp,fp
80217ad4:	dfc00117 	ldw	ra,4(sp)
80217ad8:	df000017 	ldw	fp,0(sp)
80217adc:	dec00204 	addi	sp,sp,8
80217ae0:	f800283a 	ret

80217ae4 <alt_msgdma_construct_standard_mm_to_mm_descriptor>:
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
80217ae4:	defff804 	addi	sp,sp,-32
80217ae8:	dfc00715 	stw	ra,28(sp)
80217aec:	df000615 	stw	fp,24(sp)
80217af0:	df000604 	addi	fp,sp,24
80217af4:	e13ffc15 	stw	r4,-16(fp)
80217af8:	e17ffd15 	stw	r5,-12(fp)
80217afc:	e1bffe15 	stw	r6,-8(fp)
80217b00:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
80217b04:	e0800317 	ldw	r2,12(fp)
80217b08:	d8800115 	stw	r2,4(sp)
80217b0c:	e0800217 	ldw	r2,8(fp)
80217b10:	d8800015 	stw	r2,0(sp)
80217b14:	e1ffff17 	ldw	r7,-4(fp)
80217b18:	e1bffe17 	ldw	r6,-8(fp)
80217b1c:	e17ffd17 	ldw	r5,-12(fp)
80217b20:	e13ffc17 	ldw	r4,-16(fp)
80217b24:	021720c0 	call	8021720c <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
80217b28:	e037883a 	mov	sp,fp
80217b2c:	dfc00117 	ldw	ra,4(sp)
80217b30:	df000017 	ldw	fp,0(sp)
80217b34:	dec00204 	addi	sp,sp,8
80217b38:	f800283a 	ret

80217b3c <alt_msgdma_construct_extended_st_to_mm_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number, 
	alt_u8 write_burst_count, 
	alt_u16 write_stride)
{
80217b3c:	defff004 	addi	sp,sp,-64
80217b40:	dfc00f15 	stw	ra,60(sp)
80217b44:	df000e15 	stw	fp,56(sp)
80217b48:	df000e04 	addi	fp,sp,56
80217b4c:	e13ff915 	stw	r4,-28(fp)
80217b50:	e17ffa15 	stw	r5,-24(fp)
80217b54:	e1bffb15 	stw	r6,-20(fp)
80217b58:	e1fffc15 	stw	r7,-16(fp)
80217b5c:	e1000317 	ldw	r4,12(fp)
80217b60:	e0c00417 	ldw	r3,16(fp)
80217b64:	e0800517 	ldw	r2,20(fp)
80217b68:	e13ffd0d 	sth	r4,-12(fp)
80217b6c:	e0fffe05 	stb	r3,-8(fp)
80217b70:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
80217b74:	e0bffd0b 	ldhu	r2,-12(fp)
80217b78:	e0fffe03 	ldbu	r3,-8(fp)
80217b7c:	e13fff0b 	ldhu	r4,-4(fp)
80217b80:	d9000615 	stw	r4,24(sp)
80217b84:	d8000515 	stw	zero,20(sp)
80217b88:	d8c00415 	stw	r3,16(sp)
80217b8c:	d8000315 	stw	zero,12(sp)
80217b90:	d8800215 	stw	r2,8(sp)
80217b94:	e0800217 	ldw	r2,8(fp)
80217b98:	d8800115 	stw	r2,4(sp)
80217b9c:	e0bffc17 	ldw	r2,-16(fp)
80217ba0:	d8800015 	stw	r2,0(sp)
80217ba4:	e1fffb17 	ldw	r7,-20(fp)
80217ba8:	000d883a 	mov	r6,zero
80217bac:	e17ffa17 	ldw	r5,-24(fp)
80217bb0:	e13ff917 	ldw	r4,-28(fp)
80217bb4:	02172980 	call	80217298 <alt_msgdma_construct_extended_descriptor>
            NULL, write_address, length, control, sequence_number, 0, 
            write_burst_count, 0, write_stride);
}
80217bb8:	e037883a 	mov	sp,fp
80217bbc:	dfc00117 	ldw	ra,4(sp)
80217bc0:	df000017 	ldw	fp,0(sp)
80217bc4:	dec00204 	addi	sp,sp,8
80217bc8:	f800283a 	ret

80217bcc <alt_msgdma_construct_extended_mm_to_st_descriptor>:
	alt_u32 length,
	alt_u32 control,
	alt_u16 sequence_number,
	alt_u8 read_burst_count, 
	alt_u16 read_stride)
{
80217bcc:	defff004 	addi	sp,sp,-64
80217bd0:	dfc00f15 	stw	ra,60(sp)
80217bd4:	df000e15 	stw	fp,56(sp)
80217bd8:	df000e04 	addi	fp,sp,56
80217bdc:	e13ff915 	stw	r4,-28(fp)
80217be0:	e17ffa15 	stw	r5,-24(fp)
80217be4:	e1bffb15 	stw	r6,-20(fp)
80217be8:	e1fffc15 	stw	r7,-16(fp)
80217bec:	e1000317 	ldw	r4,12(fp)
80217bf0:	e0c00417 	ldw	r3,16(fp)
80217bf4:	e0800517 	ldw	r2,20(fp)
80217bf8:	e13ffd0d 	sth	r4,-12(fp)
80217bfc:	e0fffe05 	stb	r3,-8(fp)
80217c00:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, read_address, 
80217c04:	e0bffd0b 	ldhu	r2,-12(fp)
80217c08:	e0fffe03 	ldbu	r3,-8(fp)
80217c0c:	e13fff0b 	ldhu	r4,-4(fp)
80217c10:	d8000615 	stw	zero,24(sp)
80217c14:	d9000515 	stw	r4,20(sp)
80217c18:	d8000415 	stw	zero,16(sp)
80217c1c:	d8c00315 	stw	r3,12(sp)
80217c20:	d8800215 	stw	r2,8(sp)
80217c24:	e0800217 	ldw	r2,8(fp)
80217c28:	d8800115 	stw	r2,4(sp)
80217c2c:	e0bffc17 	ldw	r2,-16(fp)
80217c30:	d8800015 	stw	r2,0(sp)
80217c34:	000f883a 	mov	r7,zero
80217c38:	e1bffb17 	ldw	r6,-20(fp)
80217c3c:	e17ffa17 	ldw	r5,-24(fp)
80217c40:	e13ff917 	ldw	r4,-28(fp)
80217c44:	02172980 	call	80217298 <alt_msgdma_construct_extended_descriptor>
            NULL, length, control, sequence_number, read_burst_count, 0, 
            read_stride, 0);

}
80217c48:	e037883a 	mov	sp,fp
80217c4c:	dfc00117 	ldw	ra,4(sp)
80217c50:	df000017 	ldw	fp,0(sp)
80217c54:	dec00204 	addi	sp,sp,8
80217c58:	f800283a 	ret

80217c5c <alt_msgdma_construct_extended_mm_to_mm_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
80217c5c:	deffee04 	addi	sp,sp,-72
80217c60:	dfc01115 	stw	ra,68(sp)
80217c64:	df001015 	stw	fp,64(sp)
80217c68:	df001004 	addi	fp,sp,64
80217c6c:	e13ff715 	stw	r4,-36(fp)
80217c70:	e17ff815 	stw	r5,-32(fp)
80217c74:	e1bff915 	stw	r6,-28(fp)
80217c78:	e1fffa15 	stw	r7,-24(fp)
80217c7c:	e1800417 	ldw	r6,16(fp)
80217c80:	e1400517 	ldw	r5,20(fp)
80217c84:	e1000617 	ldw	r4,24(fp)
80217c88:	e0c00717 	ldw	r3,28(fp)
80217c8c:	e0800817 	ldw	r2,32(fp)
80217c90:	e1bffb0d 	sth	r6,-20(fp)
80217c94:	e17ffc05 	stb	r5,-16(fp)
80217c98:	e13ffd05 	stb	r4,-12(fp)
80217c9c:	e0fffe0d 	sth	r3,-8(fp)
80217ca0:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
80217ca4:	e0bffb0b 	ldhu	r2,-20(fp)
80217ca8:	e0fffc03 	ldbu	r3,-16(fp)
80217cac:	e13ffd03 	ldbu	r4,-12(fp)
80217cb0:	e17ffe0b 	ldhu	r5,-8(fp)
80217cb4:	e1bfff0b 	ldhu	r6,-4(fp)
80217cb8:	d9800615 	stw	r6,24(sp)
80217cbc:	d9400515 	stw	r5,20(sp)
80217cc0:	d9000415 	stw	r4,16(sp)
80217cc4:	d8c00315 	stw	r3,12(sp)
80217cc8:	d8800215 	stw	r2,8(sp)
80217ccc:	e0800317 	ldw	r2,12(fp)
80217cd0:	d8800115 	stw	r2,4(sp)
80217cd4:	e0800217 	ldw	r2,8(fp)
80217cd8:	d8800015 	stw	r2,0(sp)
80217cdc:	e1fffa17 	ldw	r7,-24(fp)
80217ce0:	e1bff917 	ldw	r6,-28(fp)
80217ce4:	e17ff817 	ldw	r5,-32(fp)
80217ce8:	e13ff717 	ldw	r4,-36(fp)
80217cec:	02172980 	call	80217298 <alt_msgdma_construct_extended_descriptor>
            read_address, write_address, length, control, sequence_number, 
            read_burst_count, write_burst_count, read_stride, write_stride);

}
80217cf0:	e037883a 	mov	sp,fp
80217cf4:	dfc00117 	ldw	ra,4(sp)
80217cf8:	df000017 	ldw	fp,0(sp)
80217cfc:	dec00204 	addi	sp,sp,8
80217d00:	f800283a 	ret

80217d04 <alt_msgdma_construct_prefetcher_standard_descriptor>:
	alt_msgdma_prefetcher_standard_descriptor *descriptor,
	alt_u32 read_address, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
80217d04:	defffb04 	addi	sp,sp,-20
80217d08:	df000415 	stw	fp,16(sp)
80217d0c:	df000404 	addi	fp,sp,16
80217d10:	e13ffc15 	stw	r4,-16(fp)
80217d14:	e17ffd15 	stw	r5,-12(fp)
80217d18:	e1bffe15 	stw	r6,-8(fp)
80217d1c:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
80217d20:	e0bffc17 	ldw	r2,-16(fp)
80217d24:	10c01217 	ldw	r3,72(r2)
80217d28:	e0800117 	ldw	r2,4(fp)
80217d2c:	18800436 	bltu	r3,r2,80217d40 <alt_msgdma_construct_prefetcher_standard_descriptor+0x3c>
       dev->enhanced_features != 0
80217d30:	e0bffc17 	ldw	r2,-16(fp)
80217d34:	10801703 	ldbu	r2,92(r2)
	alt_u32 read_address, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
    if(dev->max_byte < length ||
80217d38:	10803fcc 	andi	r2,r2,255
80217d3c:	10000226 	beq	r2,zero,80217d48 <alt_msgdma_construct_prefetcher_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
80217d40:	00bffa84 	movi	r2,-22
80217d44:	00001406 	br	80217d98 <alt_msgdma_construct_prefetcher_standard_descriptor+0x94>
    }
    descriptor->read_address = read_address;
80217d48:	e0bffd17 	ldw	r2,-12(fp)
80217d4c:	e0fffe17 	ldw	r3,-8(fp)
80217d50:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
80217d54:	e0bffd17 	ldw	r2,-12(fp)
80217d58:	e0ffff17 	ldw	r3,-4(fp)
80217d5c:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
80217d60:	e0bffd17 	ldw	r2,-12(fp)
80217d64:	e0c00117 	ldw	r3,4(fp)
80217d68:	10c00215 	stw	r3,8(r2)
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
80217d6c:	e0fffd17 	ldw	r3,-12(fp)
80217d70:	e0bffd17 	ldw	r2,-12(fp)
80217d74:	10c00315 	stw	r3,12(r2)
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
80217d78:	e0c00217 	ldw	r3,8(fp)
80217d7c:	00900034 	movhi	r2,16384
80217d80:	10bfffc4 	addi	r2,r2,-1
80217d84:	1884703a 	and	r2,r3,r2
80217d88:	10e00034 	orhi	r3,r2,32768
    descriptor->transfer_length = length;
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
80217d8c:	e0bffd17 	ldw	r2,-12(fp)
80217d90:	10c00715 	stw	r3,28(r2)
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
    
    return 0;
80217d94:	0005883a 	mov	r2,zero
}
80217d98:	e037883a 	mov	sp,fp
80217d9c:	df000017 	ldw	fp,0(sp)
80217da0:	dec00104 	addi	sp,sp,4
80217da4:	f800283a 	ret

80217da8 <alt_msgdma_construct_prefetcher_extended_descriptor>:
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
80217da8:	defff404 	addi	sp,sp,-48
80217dac:	df000b15 	stw	fp,44(sp)
80217db0:	df000b04 	addi	fp,sp,44
80217db4:	e13ff715 	stw	r4,-36(fp)
80217db8:	e17ff815 	stw	r5,-32(fp)
80217dbc:	e1bff915 	stw	r6,-28(fp)
80217dc0:	e1fffa15 	stw	r7,-24(fp)
80217dc4:	e1800517 	ldw	r6,20(fp)
80217dc8:	e1400617 	ldw	r5,24(fp)
80217dcc:	e1000717 	ldw	r4,28(fp)
80217dd0:	e0c00817 	ldw	r3,32(fp)
80217dd4:	e0800917 	ldw	r2,36(fp)
80217dd8:	e1bffb0d 	sth	r6,-20(fp)
80217ddc:	e17ffc05 	stb	r5,-16(fp)
80217de0:	e13ffd05 	stb	r4,-12(fp)
80217de4:	e0fffe0d 	sth	r3,-8(fp)
80217de8:	e0bfff0d 	sth	r2,-4(fp)
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
80217dec:	e0bff717 	ldw	r2,-36(fp)
80217df0:	10c01217 	ldw	r3,72(r2)
80217df4:	e0800317 	ldw	r2,12(fp)
80217df8:	18801936 	bltu	r3,r2,80217e60 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
80217dfc:	e13ff717 	ldw	r4,-36(fp)
80217e00:	20801317 	ldw	r2,76(r4)
80217e04:	20c01417 	ldw	r3,80(r4)
80217e08:	e13ffe0b 	ldhu	r4,-8(fp)
80217e0c:	213fffcc 	andi	r4,r4,65535
80217e10:	2015883a 	mov	r10,r4
80217e14:	0017883a 	mov	r11,zero
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
80217e18:	1ac01136 	bltu	r3,r11,80217e60 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
80217e1c:	58c0011e 	bne	r11,r3,80217e24 <alt_msgdma_construct_prefetcher_extended_descriptor+0x7c>
80217e20:	12800f36 	bltu	r2,r10,80217e60 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
80217e24:	e13ff717 	ldw	r4,-36(fp)
80217e28:	20801317 	ldw	r2,76(r4)
80217e2c:	20c01417 	ldw	r3,80(r4)
80217e30:	e13fff0b 	ldhu	r4,-4(fp)
80217e34:	213fffcc 	andi	r4,r4,65535
80217e38:	2011883a 	mov	r8,r4
80217e3c:	0013883a 	mov	r9,zero
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
80217e40:	1a400736 	bltu	r3,r9,80217e60 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
80217e44:	48c0011e 	bne	r9,r3,80217e4c <alt_msgdma_construct_prefetcher_extended_descriptor+0xa4>
80217e48:	12000536 	bltu	r2,r8,80217e60 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
80217e4c:	e0bff717 	ldw	r2,-36(fp)
80217e50:	10801703 	ldbu	r2,92(r2)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
80217e54:	10803fcc 	andi	r2,r2,255
80217e58:	10800060 	cmpeqi	r2,r2,1
80217e5c:	1000021e 	bne	r2,zero,80217e68 <alt_msgdma_construct_prefetcher_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
80217e60:	00bffa84 	movi	r2,-22
80217e64:	00003106 	br	80217f2c <alt_msgdma_construct_prefetcher_extended_descriptor+0x184>
    }
    
    descriptor->read_address_high = read_address_high;
80217e68:	e0bff817 	ldw	r2,-32(fp)
80217e6c:	e0fff917 	ldw	r3,-28(fp)
80217e70:	10c00915 	stw	r3,36(r2)
    descriptor->read_address_low = read_address_low;
80217e74:	e0bff817 	ldw	r2,-32(fp)
80217e78:	e0fffa17 	ldw	r3,-24(fp)
80217e7c:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_high = write_address_high;
80217e80:	e0bff817 	ldw	r2,-32(fp)
80217e84:	e0c00117 	ldw	r3,4(fp)
80217e88:	10c00a15 	stw	r3,40(r2)
    descriptor->write_address_low = write_address_low;
80217e8c:	e0bff817 	ldw	r2,-32(fp)
80217e90:	e0c00217 	ldw	r3,8(fp)
80217e94:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
80217e98:	e0bff817 	ldw	r2,-32(fp)
80217e9c:	e0c00317 	ldw	r3,12(fp)
80217ea0:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
80217ea4:	e0bff817 	ldw	r2,-32(fp)
80217ea8:	e0fffb0b 	ldhu	r3,-20(fp)
80217eac:	10c0070d 	sth	r3,28(r2)
    descriptor->read_burst_count = read_burst_count;
80217eb0:	e0bff817 	ldw	r2,-32(fp)
80217eb4:	e0fffc03 	ldbu	r3,-16(fp)
80217eb8:	10c00785 	stb	r3,30(r2)
    descriptor->write_burst_count = write_burst_count;
80217ebc:	e0bff817 	ldw	r2,-32(fp)
80217ec0:	e0fffd03 	ldbu	r3,-12(fp)
80217ec4:	10c007c5 	stb	r3,31(r2)
    descriptor->read_stride = read_stride;
80217ec8:	e0bff817 	ldw	r2,-32(fp)
80217ecc:	e0fffe0b 	ldhu	r3,-8(fp)
80217ed0:	10c0080d 	sth	r3,32(r2)
    descriptor->write_stride = write_stride;
80217ed4:	e0bff817 	ldw	r2,-32(fp)
80217ed8:	e0ffff0b 	ldhu	r3,-4(fp)
80217edc:	10c0088d 	sth	r3,34(r2)
    /* have descriptor point to itself */
	node_addr.u64 = (uintptr_t)descriptor;
80217ee0:	e0bff817 	ldw	r2,-32(fp)
80217ee4:	1019883a 	mov	r12,r2
80217ee8:	001b883a 	mov	r13,zero
80217eec:	e33ff515 	stw	r12,-44(fp)
80217ef0:	e37ff615 	stw	r13,-40(fp)
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
80217ef4:	e0fff517 	ldw	r3,-44(fp)
80217ef8:	e0bff817 	ldw	r2,-32(fp)
80217efc:	10c00315 	stw	r3,12(r2)
    descriptor->next_desc_ptr_high = node_addr.u32[1];
80217f00:	e0fff617 	ldw	r3,-40(fp)
80217f04:	e0bff817 	ldw	r2,-32(fp)
80217f08:	10c00b15 	stw	r3,44(r2)
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
80217f0c:	e0c00417 	ldw	r3,16(fp)
80217f10:	00900034 	movhi	r2,16384
80217f14:	10bfffc4 	addi	r2,r2,-1
80217f18:	1884703a 	and	r2,r3,r2
80217f1c:	10e00034 	orhi	r3,r2,32768
	node_addr.u64 = (uintptr_t)descriptor;
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
    descriptor->next_desc_ptr_high = node_addr.u32[1];
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
80217f20:	e0bff817 	ldw	r2,-32(fp)
80217f24:	10c00f15 	stw	r3,60(r2)
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;

  return 0 ;
80217f28:	0005883a 	mov	r2,zero
}
80217f2c:	e037883a 	mov	sp,fp
80217f30:	df000017 	ldw	fp,0(sp)
80217f34:	dec00104 	addi	sp,sp,4
80217f38:	f800283a 	ret

80217f3c <alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor>:
	alt_msgdma_prefetcher_standard_descriptor *descriptor,
	alt_u32 read_address,
	alt_u32 write_address,
	alt_u32 length,
	alt_u32 control)
{
80217f3c:	defff804 	addi	sp,sp,-32
80217f40:	dfc00715 	stw	ra,28(sp)
80217f44:	df000615 	stw	fp,24(sp)
80217f48:	df000604 	addi	fp,sp,24
80217f4c:	e13ffc15 	stw	r4,-16(fp)
80217f50:	e17ffd15 	stw	r5,-12(fp)
80217f54:	e1bffe15 	stw	r6,-8(fp)
80217f58:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
80217f5c:	e0800317 	ldw	r2,12(fp)
80217f60:	d8800115 	stw	r2,4(sp)
80217f64:	e0800217 	ldw	r2,8(fp)
80217f68:	d8800015 	stw	r2,0(sp)
80217f6c:	e1ffff17 	ldw	r7,-4(fp)
80217f70:	e1bffe17 	ldw	r6,-8(fp)
80217f74:	e17ffd17 	ldw	r5,-12(fp)
80217f78:	e13ffc17 	ldw	r4,-16(fp)
80217f7c:	0217d040 	call	80217d04 <alt_msgdma_construct_prefetcher_standard_descriptor>
    		read_address, write_address, length, control);
}
80217f80:	e037883a 	mov	sp,fp
80217f84:	dfc00117 	ldw	ra,4(sp)
80217f88:	df000017 	ldw	fp,0(sp)
80217f8c:	dec00204 	addi	sp,sp,8
80217f90:	f800283a 	ret

80217f94 <alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor>:
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *descriptor, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
80217f94:	defff804 	addi	sp,sp,-32
80217f98:	dfc00715 	stw	ra,28(sp)
80217f9c:	df000615 	stw	fp,24(sp)
80217fa0:	df000604 	addi	fp,sp,24
80217fa4:	e13ffc15 	stw	r4,-16(fp)
80217fa8:	e17ffd15 	stw	r5,-12(fp)
80217fac:	e1bffe15 	stw	r6,-8(fp)
80217fb0:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
80217fb4:	e0800217 	ldw	r2,8(fp)
80217fb8:	d8800115 	stw	r2,4(sp)
80217fbc:	e0bfff17 	ldw	r2,-4(fp)
80217fc0:	d8800015 	stw	r2,0(sp)
80217fc4:	e1fffe17 	ldw	r7,-8(fp)
80217fc8:	000d883a 	mov	r6,zero
80217fcc:	e17ffd17 	ldw	r5,-12(fp)
80217fd0:	e13ffc17 	ldw	r4,-16(fp)
80217fd4:	0217d040 	call	80217d04 <alt_msgdma_construct_prefetcher_standard_descriptor>
    		0, write_address, length, control);
}
80217fd8:	e037883a 	mov	sp,fp
80217fdc:	dfc00117 	ldw	ra,4(sp)
80217fe0:	df000017 	ldw	fp,0(sp)
80217fe4:	dec00204 	addi	sp,sp,8
80217fe8:	f800283a 	ret

80217fec <alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor>:
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *descriptor, 
	alt_u32 read_address, 
	alt_u32 length, 
	alt_u32 control)
{
80217fec:	defff804 	addi	sp,sp,-32
80217ff0:	dfc00715 	stw	ra,28(sp)
80217ff4:	df000615 	stw	fp,24(sp)
80217ff8:	df000604 	addi	fp,sp,24
80217ffc:	e13ffc15 	stw	r4,-16(fp)
80218000:	e17ffd15 	stw	r5,-12(fp)
80218004:	e1bffe15 	stw	r6,-8(fp)
80218008:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
8021800c:	e0800217 	ldw	r2,8(fp)
80218010:	d8800115 	stw	r2,4(sp)
80218014:	e0bfff17 	ldw	r2,-4(fp)
80218018:	d8800015 	stw	r2,0(sp)
8021801c:	000f883a 	mov	r7,zero
80218020:	e1bffe17 	ldw	r6,-8(fp)
80218024:	e17ffd17 	ldw	r5,-12(fp)
80218028:	e13ffc17 	ldw	r4,-16(fp)
8021802c:	0217d040 	call	80217d04 <alt_msgdma_construct_prefetcher_standard_descriptor>
    		read_address, 0, length, control);
}
80218030:	e037883a 	mov	sp,fp
80218034:	dfc00117 	ldw	ra,4(sp)
80218038:	df000017 	ldw	fp,0(sp)
8021803c:	dec00204 	addi	sp,sp,8
80218040:	f800283a 	ret

80218044 <alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number,
	alt_u8 write_burst_count,
	alt_u16 write_stride)
{
80218044:	deffee04 	addi	sp,sp,-72
80218048:	dfc01115 	stw	ra,68(sp)
8021804c:	df001015 	stw	fp,64(sp)
80218050:	df001004 	addi	fp,sp,64
80218054:	e13ff915 	stw	r4,-28(fp)
80218058:	e17ffa15 	stw	r5,-24(fp)
8021805c:	e1bffb15 	stw	r6,-20(fp)
80218060:	e1fffc15 	stw	r7,-16(fp)
80218064:	e1000417 	ldw	r4,16(fp)
80218068:	e0c00517 	ldw	r3,20(fp)
8021806c:	e0800617 	ldw	r2,24(fp)
80218070:	e13ffd0d 	sth	r4,-12(fp)
80218074:	e0fffe05 	stb	r3,-8(fp)
80218078:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor, 
8021807c:	e0bffd0b 	ldhu	r2,-12(fp)
80218080:	e0fffe03 	ldbu	r3,-8(fp)
80218084:	e13fff0b 	ldhu	r4,-4(fp)
80218088:	d9000815 	stw	r4,32(sp)
8021808c:	d8000715 	stw	zero,28(sp)
80218090:	d8c00615 	stw	r3,24(sp)
80218094:	d8000515 	stw	zero,20(sp)
80218098:	d8800415 	stw	r2,16(sp)
8021809c:	e0800317 	ldw	r2,12(fp)
802180a0:	d8800315 	stw	r2,12(sp)
802180a4:	e0800217 	ldw	r2,8(fp)
802180a8:	d8800215 	stw	r2,8(sp)
802180ac:	e0bffc17 	ldw	r2,-16(fp)
802180b0:	d8800115 	stw	r2,4(sp)
802180b4:	e0bffb17 	ldw	r2,-20(fp)
802180b8:	d8800015 	stw	r2,0(sp)
802180bc:	000f883a 	mov	r7,zero
802180c0:	000d883a 	mov	r6,zero
802180c4:	e17ffa17 	ldw	r5,-24(fp)
802180c8:	e13ff917 	ldw	r4,-28(fp)
802180cc:	0217da80 	call	80217da8 <alt_msgdma_construct_prefetcher_extended_descriptor>
            0, 0, write_address_high, write_address_low, length, control, 
			sequence_number, 0, write_burst_count, 0, write_stride);
}
802180d0:	e037883a 	mov	sp,fp
802180d4:	dfc00117 	ldw	ra,4(sp)
802180d8:	df000017 	ldw	fp,0(sp)
802180dc:	dec00204 	addi	sp,sp,8
802180e0:	f800283a 	ret

802180e4 <alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u16 read_stride)
{
802180e4:	deffee04 	addi	sp,sp,-72
802180e8:	dfc01115 	stw	ra,68(sp)
802180ec:	df001015 	stw	fp,64(sp)
802180f0:	df001004 	addi	fp,sp,64
802180f4:	e13ff915 	stw	r4,-28(fp)
802180f8:	e17ffa15 	stw	r5,-24(fp)
802180fc:	e1bffb15 	stw	r6,-20(fp)
80218100:	e1fffc15 	stw	r7,-16(fp)
80218104:	e1000417 	ldw	r4,16(fp)
80218108:	e0c00517 	ldw	r3,20(fp)
8021810c:	e0800617 	ldw	r2,24(fp)
80218110:	e13ffd0d 	sth	r4,-12(fp)
80218114:	e0fffe05 	stb	r3,-8(fp)
80218118:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
8021811c:	e0bffd0b 	ldhu	r2,-12(fp)
80218120:	e0fffe03 	ldbu	r3,-8(fp)
80218124:	e13fff0b 	ldhu	r4,-4(fp)
80218128:	d8000815 	stw	zero,32(sp)
8021812c:	d9000715 	stw	r4,28(sp)
80218130:	d8000615 	stw	zero,24(sp)
80218134:	d8c00515 	stw	r3,20(sp)
80218138:	d8800415 	stw	r2,16(sp)
8021813c:	e0800317 	ldw	r2,12(fp)
80218140:	d8800315 	stw	r2,12(sp)
80218144:	e0800217 	ldw	r2,8(fp)
80218148:	d8800215 	stw	r2,8(sp)
8021814c:	d8000115 	stw	zero,4(sp)
80218150:	d8000015 	stw	zero,0(sp)
80218154:	e1fffc17 	ldw	r7,-16(fp)
80218158:	e1bffb17 	ldw	r6,-20(fp)
8021815c:	e17ffa17 	ldw	r5,-24(fp)
80218160:	e13ff917 	ldw	r4,-28(fp)
80218164:	0217da80 	call	80217da8 <alt_msgdma_construct_prefetcher_extended_descriptor>
    		read_address_high, read_address_low, 0, 0, length, control, 
			sequence_number, read_burst_count, 0, read_stride, 0);
}
80218168:	e037883a 	mov	sp,fp
8021816c:	dfc00117 	ldw	ra,4(sp)
80218170:	df000017 	ldw	fp,0(sp)
80218174:	dec00204 	addi	sp,sp,8
80218178:	f800283a 	ret

8021817c <alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor>:
	alt_u16 sequence_number,
	alt_u8 read_burst_count,
	alt_u8 write_burst_count, 
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
8021817c:	deffec04 	addi	sp,sp,-80
80218180:	dfc01315 	stw	ra,76(sp)
80218184:	df001215 	stw	fp,72(sp)
80218188:	df001204 	addi	fp,sp,72
8021818c:	e13ff715 	stw	r4,-36(fp)
80218190:	e17ff815 	stw	r5,-32(fp)
80218194:	e1bff915 	stw	r6,-28(fp)
80218198:	e1fffa15 	stw	r7,-24(fp)
8021819c:	e1800617 	ldw	r6,24(fp)
802181a0:	e1400717 	ldw	r5,28(fp)
802181a4:	e1000817 	ldw	r4,32(fp)
802181a8:	e0c00917 	ldw	r3,36(fp)
802181ac:	e0800a17 	ldw	r2,40(fp)
802181b0:	e1bffb0d 	sth	r6,-20(fp)
802181b4:	e17ffc05 	stb	r5,-16(fp)
802181b8:	e13ffd05 	stb	r4,-12(fp)
802181bc:	e0fffe0d 	sth	r3,-8(fp)
802181c0:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
802181c4:	e0bffb0b 	ldhu	r2,-20(fp)
802181c8:	e0fffc03 	ldbu	r3,-16(fp)
802181cc:	e13ffd03 	ldbu	r4,-12(fp)
802181d0:	e17ffe0b 	ldhu	r5,-8(fp)
802181d4:	e1bfff0b 	ldhu	r6,-4(fp)
802181d8:	d9800815 	stw	r6,32(sp)
802181dc:	d9400715 	stw	r5,28(sp)
802181e0:	d9000615 	stw	r4,24(sp)
802181e4:	d8c00515 	stw	r3,20(sp)
802181e8:	d8800415 	stw	r2,16(sp)
802181ec:	e0800517 	ldw	r2,20(fp)
802181f0:	d8800315 	stw	r2,12(sp)
802181f4:	e0800417 	ldw	r2,16(fp)
802181f8:	d8800215 	stw	r2,8(sp)
802181fc:	e0800317 	ldw	r2,12(fp)
80218200:	d8800115 	stw	r2,4(sp)
80218204:	e0800217 	ldw	r2,8(fp)
80218208:	d8800015 	stw	r2,0(sp)
8021820c:	e1fffa17 	ldw	r7,-24(fp)
80218210:	e1bff917 	ldw	r6,-28(fp)
80218214:	e17ff817 	ldw	r5,-32(fp)
80218218:	e13ff717 	ldw	r4,-36(fp)
8021821c:	0217da80 	call	80217da8 <alt_msgdma_construct_prefetcher_extended_descriptor>
            read_address_high, read_address_low, write_address_high, 
			write_address_low, length, control, sequence_number, 
			read_burst_count, write_burst_count, read_stride, write_stride);

}
80218220:	e037883a 	mov	sp,fp
80218224:	dfc00117 	ldw	ra,4(sp)
80218228:	df000017 	ldw	fp,0(sp)
8021822c:	dec00204 	addi	sp,sp,8
80218230:	f800283a 	ret

80218234 <alt_msgdma_prefetcher_add_standard_desc_to_list>:
 *           descriptor.next_ptr not pointing back to itslef)
 */
int alt_msgdma_prefetcher_add_standard_desc_to_list (
	alt_msgdma_prefetcher_standard_descriptor** list,
	alt_msgdma_prefetcher_standard_descriptor* descriptor)
{
80218234:	defffc04 	addi	sp,sp,-16
80218238:	df000315 	stw	fp,12(sp)
8021823c:	df000304 	addi	fp,sp,12
80218240:	e13ffe15 	stw	r4,-8(fp)
80218244:	e17fff15 	stw	r5,-4(fp)
	alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
	
	if (descriptor == NULL)
80218248:	e0bfff17 	ldw	r2,-4(fp)
8021824c:	1000021e 	bne	r2,zero,80218258 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x24>
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
80218250:	00bffa84 	movi	r2,-22
80218254:	00002f06 	br	80218314 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (descriptor->next_desc_ptr != (alt_u32)descriptor)
80218258:	e0bfff17 	ldw	r2,-4(fp)
8021825c:	10c00317 	ldw	r3,12(r2)
80218260:	e0bfff17 	ldw	r2,-4(fp)
80218264:	18800226 	beq	r3,r2,80218270 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x3c>
	{
		return -EINVAL;  /* descriptor.next_ptr must point to itself */
80218268:	00bffa84 	movi	r2,-22
8021826c:	00002906 	br	80218314 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (*list == NULL)
80218270:	e0bffe17 	ldw	r2,-8(fp)
80218274:	10800017 	ldw	r2,0(r2)
80218278:	1000051e 	bne	r2,zero,80218290 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x5c>
	{
		*list = descriptor;  /* make this root-node if list is empty */
8021827c:	e0bffe17 	ldw	r2,-8(fp)
80218280:	e0ffff17 	ldw	r3,-4(fp)
80218284:	10c00015 	stw	r3,0(r2)
		return 0;  /* successfully added */
80218288:	0005883a 	mov	r2,zero
8021828c:	00002106 	br	80218314 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (*list == descriptor)
80218290:	e0bffe17 	ldw	r2,-8(fp)
80218294:	10c00017 	ldw	r3,0(r2)
80218298:	e0bfff17 	ldw	r2,-4(fp)
8021829c:	1880021e 	bne	r3,r2,802182a8 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x74>
	{
		return -EINVAL;  /* this descriptor cannot already be root-node */
802182a0:	00bffa84 	movi	r2,-22
802182a4:	00001b06 	br	80218314 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
802182a8:	e0bffe17 	ldw	r2,-8(fp)
802182ac:	10800017 	ldw	r2,0(r2)
802182b0:	e0bffd15 	stw	r2,-12(fp)
	/* traverse list until you get the last node */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
802182b4:	00000906 	br	802182dc <alt_msgdma_prefetcher_add_standard_desc_to_list+0xa8>
	{
		if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
802182b8:	e0bffd17 	ldw	r2,-12(fp)
802182bc:	10c00317 	ldw	r3,12(r2)
802182c0:	e0bfff17 	ldw	r2,-4(fp)
802182c4:	1880021e 	bne	r3,r2,802182d0 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x9c>
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
802182c8:	00bffa84 	movi	r2,-22
802182cc:	00001106 	br	80218314 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
		}
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
802182d0:	e0bffd17 	ldw	r2,-12(fp)
802182d4:	10800317 	ldw	r2,12(r2)
	{
		if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
		}
		last_descr_ptr = 
802182d8:	e0bffd15 	stw	r2,-12(fp)
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
	/* traverse list until you get the last node */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
802182dc:	e0bffd17 	ldw	r2,-12(fp)
802182e0:	10800317 	ldw	r2,12(r2)
802182e4:	e0fffe17 	ldw	r3,-8(fp)
802182e8:	18c00017 	ldw	r3,0(r3)
802182ec:	10fff21e 	bne	r2,r3,802182b8 <__reset+0xfa1f82b8>
		}
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* add this descriptor to end of list */
	last_descr_ptr->next_desc_ptr = (alt_u32)((uintptr_t)descriptor);
802182f0:	e0ffff17 	ldw	r3,-4(fp)
802182f4:	e0bffd17 	ldw	r2,-12(fp)
802182f8:	10c00315 	stw	r3,12(r2)
	/* ensure new last pointer points the start of the list */
	descriptor->next_desc_ptr = (alt_u32)((uintptr_t)*list);  
802182fc:	e0bffe17 	ldw	r2,-8(fp)
80218300:	10800017 	ldw	r2,0(r2)
80218304:	1007883a 	mov	r3,r2
80218308:	e0bfff17 	ldw	r2,-4(fp)
8021830c:	10c00315 	stw	r3,12(r2)
	return 0; /* successfully added */
80218310:	0005883a 	mov	r2,zero
}
80218314:	e037883a 	mov	sp,fp
80218318:	df000017 	ldw	fp,0(sp)
8021831c:	dec00104 	addi	sp,sp,4
80218320:	f800283a 	ret

80218324 <alt_msgdma_prefetcher_add_extended_desc_to_list>:

int alt_msgdma_prefetcher_add_extended_desc_to_list (
	alt_msgdma_prefetcher_extended_descriptor** list,
	alt_msgdma_prefetcher_extended_descriptor* descriptor)
{
80218324:	defff804 	addi	sp,sp,-32
80218328:	df000715 	stw	fp,28(sp)
8021832c:	df000704 	addi	fp,sp,28
80218330:	e13ffe15 	stw	r4,-8(fp)
80218334:	e17fff15 	stw	r5,-4(fp)
	alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
	msgdma_addr64 root_node_addr, next_node_addr;
	
	if (descriptor == NULL)
80218338:	e13fff17 	ldw	r4,-4(fp)
8021833c:	2000021e 	bne	r4,zero,80218348 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x24>
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
80218340:	00bffa84 	movi	r2,-22
80218344:	00005906 	br	802184ac <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	next_node_addr.u64 = (uintptr_t)descriptor;
80218348:	e13fff17 	ldw	r4,-4(fp)
8021834c:	2015883a 	mov	r10,r4
80218350:	0017883a 	mov	r11,zero
80218354:	e2bffc15 	stw	r10,-16(fp)
80218358:	e2fffd15 	stw	r11,-12(fp)
	if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) &&
8021835c:	e13fff17 	ldw	r4,-4(fp)
80218360:	21400317 	ldw	r5,12(r4)
80218364:	e13ffc17 	ldw	r4,-16(fp)
80218368:	29000626 	beq	r5,r4,80218384 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
		(descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
8021836c:	e13fff17 	ldw	r4,-4(fp)
80218370:	21400b17 	ldw	r5,44(r4)
80218374:	e13ffd17 	ldw	r4,-12(fp)
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
	}
	
	next_node_addr.u64 = (uintptr_t)descriptor;
	if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) &&
80218378:	29000226 	beq	r5,r4,80218384 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
		(descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
	{
		return -EINVAL;  /* descriptor.next_ptr must point to itself */
8021837c:	00bffa84 	movi	r2,-22
80218380:	00004a06 	br	802184ac <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	if (*list == NULL)
80218384:	e13ffe17 	ldw	r4,-8(fp)
80218388:	21000017 	ldw	r4,0(r4)
8021838c:	2000051e 	bne	r4,zero,802183a4 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x80>
	{
		*list = descriptor;  /* make this the root-node if list is empty */
80218390:	e0bffe17 	ldw	r2,-8(fp)
80218394:	e0ffff17 	ldw	r3,-4(fp)
80218398:	10c00015 	stw	r3,0(r2)
		return 0;
8021839c:	0005883a 	mov	r2,zero
802183a0:	00004206 	br	802184ac <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	if (*list == descriptor)
802183a4:	e13ffe17 	ldw	r4,-8(fp)
802183a8:	21400017 	ldw	r5,0(r4)
802183ac:	e13fff17 	ldw	r4,-4(fp)
802183b0:	2900021e 	bne	r5,r4,802183bc <alt_msgdma_prefetcher_add_extended_desc_to_list+0x98>
	{
		return -EINVAL;  /* this descriptor cannot already be root-node */
802183b4:	00bffa84 	movi	r2,-22
802183b8:	00003c06 	br	802184ac <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
802183bc:	e13ffe17 	ldw	r4,-8(fp)
802183c0:	21000017 	ldw	r4,0(r4)
802183c4:	e13ff915 	stw	r4,-28(fp)
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)*list;
802183c8:	e13ffe17 	ldw	r4,-8(fp)
802183cc:	21000017 	ldw	r4,0(r4)
802183d0:	2011883a 	mov	r8,r4
802183d4:	0013883a 	mov	r9,zero
802183d8:	e23ffa15 	stw	r8,-24(fp)
802183dc:	e27ffb15 	stw	r9,-20(fp)
	
	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
802183e0:	00001806 	br	80218444 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x120>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* first check if descriptor already in the list */
		next_node_addr.u64 = (uintptr_t)descriptor;
802183e4:	e13fff17 	ldw	r4,-4(fp)
802183e8:	200d883a 	mov	r6,r4
802183ec:	000f883a 	mov	r7,zero
802183f0:	e1bffc15 	stw	r6,-16(fp)
802183f4:	e1fffd15 	stw	r7,-12(fp)
		if ((last_descr_ptr->next_desc_ptr_low == next_node_addr.u32[0])
802183f8:	e13ff917 	ldw	r4,-28(fp)
802183fc:	21400317 	ldw	r5,12(r4)
80218400:	e13ffc17 	ldw	r4,-16(fp)
80218404:	2900061e 	bne	r5,r4,80218420 <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
			&& (last_descr_ptr->next_desc_ptr_high == next_node_addr.u32[1]))
80218408:	e13ff917 	ldw	r4,-28(fp)
8021840c:	21400b17 	ldw	r5,44(r4)
80218410:	e13ffd17 	ldw	r4,-12(fp)
80218414:	2900021e 	bne	r5,r4,80218420 <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
80218418:	00bffa84 	movi	r2,-22
8021841c:	00002306 	br	802184ac <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
		}
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
80218420:	e13ff917 	ldw	r4,-28(fp)
80218424:	21000317 	ldw	r4,12(r4)
80218428:	e13ffc15 	stw	r4,-16(fp)
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
8021842c:	e13ff917 	ldw	r4,-28(fp)
80218430:	21000b17 	ldw	r4,44(r4)
80218434:	e13ffd15 	stw	r4,-12(fp)
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
80218438:	e13ffc17 	ldw	r4,-16(fp)
8021843c:	e17ffd17 	ldw	r5,-12(fp)
			return -EINVAL;  /* descriptor cannot already be in the list */
		}
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
80218440:	e13ff915 	stw	r4,-28(fp)
	last_descr_ptr = *list; /* start at list root-node */
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)*list;
	
	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
80218444:	e13ff917 	ldw	r4,-28(fp)
80218448:	21400317 	ldw	r5,12(r4)
8021844c:	e13ffa17 	ldw	r4,-24(fp)
80218450:	29000426 	beq	r5,r4,80218464 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x140>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
80218454:	e13ff917 	ldw	r4,-28(fp)
80218458:	21400b17 	ldw	r5,44(r4)
8021845c:	e13ffb17 	ldw	r4,-20(fp)
80218460:	293fe01e 	bne	r5,r4,802183e4 <__reset+0xfa1f83e4>
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* add this descriptor to end of list */
	next_node_addr.u64 = (uintptr_t)descriptor;
80218464:	e13fff17 	ldw	r4,-4(fp)
80218468:	2005883a 	mov	r2,r4
8021846c:	0007883a 	mov	r3,zero
80218470:	e0bffc15 	stw	r2,-16(fp)
80218474:	e0fffd15 	stw	r3,-12(fp)
	last_descr_ptr->next_desc_ptr_low = next_node_addr.u32[0];
80218478:	e0fffc17 	ldw	r3,-16(fp)
8021847c:	e0bff917 	ldw	r2,-28(fp)
80218480:	10c00315 	stw	r3,12(r2)
	last_descr_ptr->next_desc_ptr_high = next_node_addr.u32[1];
80218484:	e0fffd17 	ldw	r3,-12(fp)
80218488:	e0bff917 	ldw	r2,-28(fp)
8021848c:	10c00b15 	stw	r3,44(r2)
	/* ensure new last pointer points the beginning of the list */
	descriptor->next_desc_ptr_low = root_node_addr.u32[0];
80218490:	e0fffa17 	ldw	r3,-24(fp)
80218494:	e0bfff17 	ldw	r2,-4(fp)
80218498:	10c00315 	stw	r3,12(r2)
	descriptor->next_desc_ptr_high = root_node_addr.u32[1];
8021849c:	e0fffb17 	ldw	r3,-20(fp)
802184a0:	e0bfff17 	ldw	r2,-4(fp)
802184a4:	10c00b15 	stw	r3,44(r2)
	return 0;
802184a8:	0005883a 	mov	r2,zero
}
802184ac:	e037883a 	mov	sp,fp
802184b0:	df000017 	ldw	fp,0(sp)
802184b4:	dec00104 	addi	sp,sp,4
802184b8:	f800283a 	ret

802184bc <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>:
 * prefetcher since if used the create descriptor APIs the set_by_hw bits are
 * still set to SW owned. 
 */
int alt_msgdma_prefetcher_set_std_list_own_by_hw_bits (
	alt_msgdma_prefetcher_standard_descriptor *list)
{
802184bc:	defffc04 	addi	sp,sp,-16
802184c0:	df000315 	stw	fp,12(sp)
802184c4:	df000304 	addi	fp,sp,12
802184c8:	e13fff15 	stw	r4,-4(fp)
	alt_u32 descriptor_control_field = 0;
802184cc:	e03ffe15 	stw	zero,-8(fp)
	alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
	if (list == NULL)
802184d0:	e0bfff17 	ldw	r2,-4(fp)
802184d4:	1000021e 	bne	r2,zero,802184e0 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x24>
	{
		return -EINVAL;  /* this list cannot be empty */
802184d8:	00bffa84 	movi	r2,-22
802184dc:	00001906 	br	80218544 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x88>
	}

	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
802184e0:	e0bfff17 	ldw	r2,-4(fp)
802184e4:	e0bffd15 	stw	r2,-12(fp)
	/* traverse list to update all of the nodes */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
802184e8:	00000a06 	br	80218514 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x58>
	{
		/* get current value */
		descriptor_control_field = last_descr_ptr->control;
802184ec:	e0bffd17 	ldw	r2,-12(fp)
802184f0:	10800717 	ldw	r2,28(r2)
802184f4:	e0bffe15 	stw	r2,-8(fp)
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
802184f8:	e0bffe17 	ldw	r2,-8(fp)
802184fc:	10d00034 	orhi	r3,r2,16384
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
	{
		/* get current value */
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
80218500:	e0bffd17 	ldw	r2,-12(fp)
80218504:	10c00715 	stw	r3,28(r2)
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list */
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
80218508:	e0bffd17 	ldw	r2,-12(fp)
8021850c:	10800317 	ldw	r2,12(r2)
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list */
		last_descr_ptr = 
80218510:	e0bffd15 	stw	r2,-12(fp)
	}

	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
	/* traverse list to update all of the nodes */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
80218514:	e0bffd17 	ldw	r2,-12(fp)
80218518:	10c00317 	ldw	r3,12(r2)
8021851c:	e0bfff17 	ldw	r2,-4(fp)
80218520:	18bff21e 	bne	r3,r2,802184ec <__reset+0xfa1f84ec>
		/* go to next node in list */
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* get current value */
80218524:	e0bffd17 	ldw	r2,-12(fp)
80218528:	10800717 	ldw	r2,28(r2)
8021852c:	e0bffe15 	stw	r2,-8(fp)
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
80218530:	e0bffe17 	ldw	r2,-8(fp)
80218534:	10d00034 	orhi	r3,r2,16384
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* get current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
80218538:	e0bffd17 	ldw	r2,-12(fp)
8021853c:	10c00715 	stw	r3,28(r2)
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
	
	return 0;
80218540:	0005883a 	mov	r2,zero
}
80218544:	e037883a 	mov	sp,fp
80218548:	df000017 	ldw	fp,0(sp)
8021854c:	dec00104 	addi	sp,sp,4
80218550:	f800283a 	ret

80218554 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>:
 * prefetcher since if used the create descriptor APIs the set_by_hw bits are
 * still set to SW owned. 
 */
int alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits (
	alt_msgdma_prefetcher_extended_descriptor *list)
{
80218554:	defff804 	addi	sp,sp,-32
80218558:	df000715 	stw	fp,28(sp)
8021855c:	df000704 	addi	fp,sp,28
80218560:	e13fff15 	stw	r4,-4(fp)
	alt_u32 descriptor_control_field = 0;
80218564:	e03ffa15 	stw	zero,-24(fp)
	msgdma_addr64 root_node_addr, next_node_addr;
	alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
	
	if (list == NULL)
80218568:	e13fff17 	ldw	r4,-4(fp)
8021856c:	2000021e 	bne	r4,zero,80218578 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x24>
	{
		return -EINVAL;  /* this list cannot be empty */
80218570:	00bffa84 	movi	r2,-22
80218574:	00002806 	br	80218618 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xc4>
	}
	
	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
80218578:	e13fff17 	ldw	r4,-4(fp)
8021857c:	e13ff915 	stw	r4,-28(fp)
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)list;
80218580:	e13fff17 	ldw	r4,-4(fp)
80218584:	2005883a 	mov	r2,r4
80218588:	0007883a 	mov	r3,zero
8021858c:	e0bffb15 	stw	r2,-20(fp)
80218590:	e0fffc15 	stw	r3,-16(fp)

	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
80218594:	00001006 	br	802185d8 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x84>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* start with current value */
		descriptor_control_field = last_descr_ptr->control;
80218598:	e0bff917 	ldw	r2,-28(fp)
8021859c:	10800f17 	ldw	r2,60(r2)
802185a0:	e0bffa15 	stw	r2,-24(fp)
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
802185a4:	e0bffa17 	ldw	r2,-24(fp)
802185a8:	10d00034 	orhi	r3,r2,16384
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* start with current value */
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
802185ac:	e0bff917 	ldw	r2,-28(fp)
802185b0:	10c00f15 	stw	r3,60(r2)
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
802185b4:	e0bff917 	ldw	r2,-28(fp)
802185b8:	10800317 	ldw	r2,12(r2)
802185bc:	e0bffd15 	stw	r2,-12(fp)
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
802185c0:	e0bff917 	ldw	r2,-28(fp)
802185c4:	10800b17 	ldw	r2,44(r2)
802185c8:	e0bffe15 	stw	r2,-8(fp)
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
802185cc:	e0bffd17 	ldw	r2,-12(fp)
802185d0:	e0fffe17 	ldw	r3,-8(fp)
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
802185d4:	e0bff915 	stw	r2,-28(fp)
	last_descr_ptr = list; /* start at list root-node */
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)list;

	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
802185d8:	e0bff917 	ldw	r2,-28(fp)
802185dc:	10c00317 	ldw	r3,12(r2)
802185e0:	e0bffb17 	ldw	r2,-20(fp)
802185e4:	18800426 	beq	r3,r2,802185f8 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xa4>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
802185e8:	e0bff917 	ldw	r2,-28(fp)
802185ec:	10c00b17 	ldw	r3,44(r2)
802185f0:	e0bffc17 	ldw	r2,-16(fp)
802185f4:	18bfe81e 	bne	r3,r2,80218598 <__reset+0xfa1f8598>
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* start with current value */
802185f8:	e0bff917 	ldw	r2,-28(fp)
802185fc:	10800f17 	ldw	r2,60(r2)
80218600:	e0bffa15 	stw	r2,-24(fp)
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
80218604:	e0bffa17 	ldw	r2,-24(fp)
80218608:	10d00034 	orhi	r3,r2,16384
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* start with current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
8021860c:	e0bff917 	ldw	r2,-28(fp)
80218610:	10c00f15 	stw	r3,60(r2)
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
	return 0;
80218614:	0005883a 	mov	r2,zero
}
80218618:	e037883a 	mov	sp,fp
8021861c:	df000017 	ldw	fp,0(sp)
80218620:	dec00104 	addi	sp,sp,4
80218624:	f800283a 	ret

80218628 <alt_msgdma_start_prefetcher_with_list_addr>:
int alt_msgdma_start_prefetcher_with_list_addr (
	alt_msgdma_dev *dev,
	alt_u64  list_addr,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{
80218628:	deffef04 	addi	sp,sp,-68
8021862c:	df001015 	stw	fp,64(sp)
80218630:	df001004 	addi	fp,sp,64
80218634:	e13ffb15 	stw	r4,-20(fp)
80218638:	e17ffc15 	stw	r5,-16(fp)
8021863c:	e1bffd15 	stw	r6,-12(fp)
80218640:	3807883a 	mov	r3,r7
80218644:	e0800117 	ldw	r2,4(fp)
80218648:	e0fffe05 	stb	r3,-8(fp)
8021864c:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 prefetcher_ctl = 0;
80218650:	e03ff015 	stw	zero,-64(fp)
	alt_u32 dispatcher_ctl = 0;
80218654:	e03ff115 	stw	zero,-60(fp)
	alt_irq_context context = 0;
80218658:	e03ff215 	stw	zero,-56(fp)
	
	/* use helper struct to get easy access to hi/low address */
	msgdma_addr64 root_node_addr;
	root_node_addr.u64 = list_addr;  
8021865c:	e0bffc17 	ldw	r2,-16(fp)
80218660:	e0bff915 	stw	r2,-28(fp)
80218664:	e0bffd17 	ldw	r2,-12(fp)
80218668:	e0bffa15 	stw	r2,-24(fp)
	 * semaphore. This ensures that accessing registers is thread-safe.
	 */
	ALT_SEM_PEND (dev->regs_lock, 0);
	
	/* case where prefetcher already started, return busy error */ 
	prefetcher_ctl = IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base);
8021866c:	e0bffb17 	ldw	r2,-20(fp)
80218670:	10800617 	ldw	r2,24(r2)
80218674:	10800037 	ldwio	r2,0(r2)
80218678:	e0bff015 	stw	r2,-64(fp)
	if(ALT_MSGDMA_PREFETCHER_CTRL_RUN_GET(prefetcher_ctl)){
8021867c:	e0bff017 	ldw	r2,-64(fp)
80218680:	1080004c 	andi	r2,r2,1
80218684:	10000226 	beq	r2,zero,80218690 <alt_msgdma_start_prefetcher_with_list_addr+0x68>
		/* release the registers semaphore */
		ALT_SEM_POST (dev->regs_lock);
		return -EBUSY;
80218688:	00bffc04 	movi	r2,-16
8021868c:	00009206 	br	802188d8 <alt_msgdma_start_prefetcher_with_list_addr+0x2b0>
	}
		
	/* Stop the msgdma dispatcher from issuing more descriptors to the
	   read or write masters  */
	/* stop issuing more descriptors */
	dispatcher_ctl = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
80218690:	00800804 	movi	r2,32
80218694:	e0bff115 	stw	r2,-60(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80218698:	0005303a 	rdctl	r2,status
8021869c:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802186a0:	e0fff517 	ldw	r3,-44(fp)
802186a4:	00bfff84 	movi	r2,-2
802186a8:	1884703a 	and	r2,r3,r2
802186ac:	1001703a 	wrctl	status,r2
  
  return context;
802186b0:	e0bff517 	ldw	r2,-44(fp)
	
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
802186b4:	e0bff215 	stw	r2,-56(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
802186b8:	e0bffb17 	ldw	r2,-20(fp)
802186bc:	10800317 	ldw	r2,12(r2)
802186c0:	10800104 	addi	r2,r2,4
802186c4:	e0fff117 	ldw	r3,-60(fp)
802186c8:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS( dev->csr_base, 
802186cc:	e0bffb17 	ldw	r2,-20(fp)
802186d0:	10800317 	ldw	r2,12(r2)
802186d4:	e0fffb17 	ldw	r3,-20(fp)
802186d8:	18c00317 	ldw	r3,12(r3)
802186dc:	18c00037 	ldwio	r3,0(r3)
802186e0:	10c00035 	stwio	r3,0(r2)
802186e4:	e0bff217 	ldw	r2,-56(fp)
802186e8:	e0bff315 	stw	r2,-52(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802186ec:	e0bff317 	ldw	r2,-52(fp)
802186f0:	1001703a 	wrctl	status,r2
	 * If a callback routine has been previously registered which will be
	 * called from the msgdma ISR. Set up dispatcher to:
	 *  - Run
	 *  - Stop on an error with any particular descriptor
	 */
	if(dev->callback)
802186f4:	e0bffb17 	ldw	r2,-20(fp)
802186f8:	10800b17 	ldw	r2,44(r2)
802186fc:	10002326 	beq	r2,zero,8021878c <alt_msgdma_start_prefetcher_with_list_addr+0x164>
	{
		dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK 
80218700:	e0bffb17 	ldw	r2,-20(fp)
80218704:	10c00d17 	ldw	r3,52(r2)
80218708:	e0bff117 	ldw	r2,-60(fp)
8021870c:	1884b03a 	or	r2,r3,r2
80218710:	10800514 	ori	r2,r2,20
80218714:	e0bff115 	stw	r2,-60(fp)
				| ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
		dispatcher_ctl &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
80218718:	e0fff117 	ldw	r3,-60(fp)
8021871c:	00bff7c4 	movi	r2,-33
80218720:	1884703a 	and	r2,r3,r2
80218724:	e0bff115 	stw	r2,-60(fp)
		
		prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
80218728:	e0bff017 	ldw	r2,-64(fp)
8021872c:	10800214 	ori	r2,r2,8
80218730:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80218734:	0005303a 	rdctl	r2,status
80218738:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021873c:	e0fff717 	ldw	r3,-36(fp)
80218740:	00bfff84 	movi	r2,-2
80218744:	1884703a 	and	r2,r3,r2
80218748:	1001703a 	wrctl	status,r2
  
  return context;
8021874c:	e0bff717 	ldw	r2,-36(fp)
	    /* making sure the read-modify-write below can't be pre-empted */
	    context = alt_irq_disable_all(); 
80218750:	e0bff215 	stw	r2,-56(fp)
	    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
80218754:	e0bffb17 	ldw	r2,-20(fp)
80218758:	10800317 	ldw	r2,12(r2)
8021875c:	10800104 	addi	r2,r2,4
80218760:	e0fff117 	ldw	r3,-60(fp)
80218764:	10c00035 	stwio	r3,0(r2)
		IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
80218768:	e0bffb17 	ldw	r2,-20(fp)
8021876c:	10800617 	ldw	r2,24(r2)
80218770:	e0fff017 	ldw	r3,-64(fp)
80218774:	10c00035 	stwio	r3,0(r2)
80218778:	e0bff217 	ldw	r2,-56(fp)
8021877c:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80218780:	e0bff417 	ldw	r2,-48(fp)
80218784:	1001703a 	wrctl	status,r2
80218788:	00002306 	br	80218818 <alt_msgdma_start_prefetcher_with_list_addr+0x1f0>
	  *   - Stop on an error with any particular descriptor
	  *   - Disable interrupt generation
	  */
	 else
	 {
		 dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
8021878c:	e0bffb17 	ldw	r2,-20(fp)
80218790:	10c00d17 	ldw	r3,52(r2)
80218794:	e0bff117 	ldw	r2,-60(fp)
80218798:	1884b03a 	or	r2,r3,r2
8021879c:	10800114 	ori	r2,r2,4
802187a0:	e0bff115 	stw	r2,-60(fp)
		 dispatcher_ctl &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) 
802187a4:	e0fff117 	ldw	r3,-60(fp)
802187a8:	00bff3c4 	movi	r2,-49
802187ac:	1884703a 	and	r2,r3,r2
802187b0:	e0bff115 	stw	r2,-60(fp)
				 & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
802187b4:	e0fff017 	ldw	r3,-64(fp)
802187b8:	00bffdc4 	movi	r2,-9
802187bc:	1884703a 	and	r2,r3,r2
802187c0:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802187c4:	0005303a 	rdctl	r2,status
802187c8:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802187cc:	e0fff817 	ldw	r3,-32(fp)
802187d0:	00bfff84 	movi	r2,-2
802187d4:	1884703a 	and	r2,r3,r2
802187d8:	1001703a 	wrctl	status,r2
  
  return context;
802187dc:	e0bff817 	ldw	r2,-32(fp)
	     /* making sure the read-modify-write below can't be pre-empted */
	     context = alt_irq_disable_all();
802187e0:	e0bff215 	stw	r2,-56(fp)
	     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
802187e4:	e0bffb17 	ldw	r2,-20(fp)
802187e8:	10800317 	ldw	r2,12(r2)
802187ec:	10800104 	addi	r2,r2,4
802187f0:	e0fff117 	ldw	r3,-60(fp)
802187f4:	10c00035 	stwio	r3,0(r2)
	     IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
802187f8:	e0bffb17 	ldw	r2,-20(fp)
802187fc:	10800617 	ldw	r2,24(r2)
80218800:	e0fff017 	ldw	r3,-64(fp)
80218804:	10c00035 	stwio	r3,0(r2)
80218808:	e0bff217 	ldw	r2,-56(fp)
8021880c:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80218810:	e0bff617 	ldw	r2,-40(fp)
80218814:	1001703a 	wrctl	status,r2
	     alt_irq_enable_all(context);
	 }   
	
	 /* set next descriptor registers to point to the list root-node */
	 IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_LOW(dev->prefetcher_base,
80218818:	e0bffb17 	ldw	r2,-20(fp)
8021881c:	10800617 	ldw	r2,24(r2)
80218820:	10800104 	addi	r2,r2,4
80218824:	e0fff917 	ldw	r3,-28(fp)
80218828:	10c00035 	stwio	r3,0(r2)
			 root_node_addr.u32[0]);
	 IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_HIGH(dev->prefetcher_base,
8021882c:	e0bffb17 	ldw	r2,-20(fp)
80218830:	10800617 	ldw	r2,24(r2)
80218834:	10800204 	addi	r2,r2,8
80218838:	e0fffa17 	ldw	r3,-24(fp)
8021883c:	10c00035 	stwio	r3,0(r2)
			 root_node_addr.u32[1]);
		
	 /* set park-mode */
	 if (park_mode_en){
80218840:	e0bffe03 	ldbu	r2,-8(fp)
80218844:	10000426 	beq	r2,zero,80218858 <alt_msgdma_start_prefetcher_with_list_addr+0x230>
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_SET_MASK;
80218848:	e0bff017 	ldw	r2,-64(fp)
8021884c:	10800414 	ori	r2,r2,16
80218850:	e0bff015 	stw	r2,-64(fp)
80218854:	00000406 	br	80218868 <alt_msgdma_start_prefetcher_with_list_addr+0x240>
	 }
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_CLR_MASK;
80218858:	e0fff017 	ldw	r3,-64(fp)
8021885c:	00bffbc4 	movi	r2,-17
80218860:	1884703a 	and	r2,r3,r2
80218864:	e0bff015 	stw	r2,-64(fp)
	 }
	 
	 /* set poll-en */
	 if (poll_en){
80218868:	e0bfff03 	ldbu	r2,-4(fp)
8021886c:	10000e26 	beq	r2,zero,802188a8 <alt_msgdma_start_prefetcher_with_list_addr+0x280>
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_MASK; 
80218870:	e0bff017 	ldw	r2,-64(fp)
80218874:	10800094 	ori	r2,r2,2
80218878:	e0bff015 	stw	r2,-64(fp)
		 if(IORD_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
8021887c:	e0bffb17 	ldw	r2,-20(fp)
80218880:	10800617 	ldw	r2,24(r2)
80218884:	10800304 	addi	r2,r2,12
80218888:	10800037 	ldwio	r2,0(r2)
8021888c:	10000a1e 	bne	r2,zero,802188b8 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
				 dev->prefetcher_base) == 0){
			 /* set poll frequency to some non-zero default value */
			 IOWR_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
80218890:	e0bffb17 	ldw	r2,-20(fp)
80218894:	10800617 	ldw	r2,24(r2)
80218898:	10800304 	addi	r2,r2,12
8021889c:	00c03fc4 	movi	r3,255
802188a0:	10c00035 	stwio	r3,0(r2)
802188a4:	00000406 	br	802188b8 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
					 dev->prefetcher_base, 0xFF);
		 }
	 }
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_CLR_MASK; 
802188a8:	e0fff017 	ldw	r3,-64(fp)
802188ac:	00bfff44 	movi	r2,-3
802188b0:	1884703a 	and	r2,r3,r2
802188b4:	e0bff015 	stw	r2,-64(fp)
	 }
	 
	 /* set the prefetcher run bit */
	 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_RUN_SET_MASK;
802188b8:	e0bff017 	ldw	r2,-64(fp)
802188bc:	10800054 	ori	r2,r2,1
802188c0:	e0bff015 	stw	r2,-64(fp)
	 /* start the dma since run bit is set */
	 IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
802188c4:	e0bffb17 	ldw	r2,-20(fp)
802188c8:	10800617 	ldw	r2,24(r2)
802188cc:	e0fff017 	ldw	r3,-64(fp)
802188d0:	10c00035 	stwio	r3,0(r2)
	  * Now that access to the registers is complete, release the registers
	  * semaphore so that other threads can access the registers.
	  */
	 ALT_SEM_POST (dev->regs_lock);
	 
	 return 0;
802188d4:	0005883a 	mov	r2,zero
}
802188d8:	e037883a 	mov	sp,fp
802188dc:	df000017 	ldw	fp,0(sp)
802188e0:	dec00104 	addi	sp,sp,4
802188e4:	f800283a 	ret

802188e8 <alt_msgdma_start_prefetcher_with_std_desc_list>:
int alt_msgdma_start_prefetcher_with_std_desc_list (
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *list,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{	
802188e8:	defff704 	addi	sp,sp,-36
802188ec:	dfc00815 	stw	ra,32(sp)
802188f0:	df000715 	stw	fp,28(sp)
802188f4:	dc400615 	stw	r17,24(sp)
802188f8:	dc000515 	stw	r16,20(sp)
802188fc:	df000704 	addi	fp,sp,28
80218900:	e13ffa15 	stw	r4,-24(fp)
80218904:	e17ffb15 	stw	r5,-20(fp)
80218908:	3007883a 	mov	r3,r6
8021890c:	3805883a 	mov	r2,r7
80218910:	e0fffc05 	stb	r3,-16(fp)
80218914:	e0bffd05 	stb	r2,-12(fp)
	if (alt_msgdma_prefetcher_set_std_list_own_by_hw_bits(list) != 0){
80218918:	e13ffb17 	ldw	r4,-20(fp)
8021891c:	02184bc0 	call	802184bc <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>
80218920:	10000226 	beq	r2,zero,8021892c <alt_msgdma_start_prefetcher_with_std_desc_list+0x44>
		return -EINVAL;
80218924:	00bffa84 	movi	r2,-22
80218928:	00000b06 	br	80218958 <alt_msgdma_start_prefetcher_with_std_desc_list+0x70>
	}
	
	return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list,
8021892c:	e0bffb17 	ldw	r2,-20(fp)
80218930:	1021883a 	mov	r16,r2
80218934:	0023883a 	mov	r17,zero
80218938:	e0fffc03 	ldbu	r3,-16(fp)
8021893c:	e0bffd03 	ldbu	r2,-12(fp)
80218940:	d8800015 	stw	r2,0(sp)
80218944:	180f883a 	mov	r7,r3
80218948:	800b883a 	mov	r5,r16
8021894c:	880d883a 	mov	r6,r17
80218950:	e13ffa17 	ldw	r4,-24(fp)
80218954:	02186280 	call	80218628 <alt_msgdma_start_prefetcher_with_list_addr>
			park_mode_en, poll_en);
}
80218958:	e6fffe04 	addi	sp,fp,-8
8021895c:	dfc00317 	ldw	ra,12(sp)
80218960:	df000217 	ldw	fp,8(sp)
80218964:	dc400117 	ldw	r17,4(sp)
80218968:	dc000017 	ldw	r16,0(sp)
8021896c:	dec00404 	addi	sp,sp,16
80218970:	f800283a 	ret

80218974 <alt_msgdma_start_prefetcher_with_extd_desc_list>:
int alt_msgdma_start_prefetcher_with_extd_desc_list (
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_extended_descriptor *list,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{
80218974:	defff704 	addi	sp,sp,-36
80218978:	dfc00815 	stw	ra,32(sp)
8021897c:	df000715 	stw	fp,28(sp)
80218980:	dc400615 	stw	r17,24(sp)
80218984:	dc000515 	stw	r16,20(sp)
80218988:	df000704 	addi	fp,sp,28
8021898c:	e13ffa15 	stw	r4,-24(fp)
80218990:	e17ffb15 	stw	r5,-20(fp)
80218994:	3007883a 	mov	r3,r6
80218998:	3805883a 	mov	r2,r7
8021899c:	e0fffc05 	stb	r3,-16(fp)
802189a0:	e0bffd05 	stb	r2,-12(fp)
	if (alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits(list) != 0){
802189a4:	e13ffb17 	ldw	r4,-20(fp)
802189a8:	02185540 	call	80218554 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>
802189ac:	10000226 	beq	r2,zero,802189b8 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x44>
		return -EINVAL;
802189b0:	00bffa84 	movi	r2,-22
802189b4:	00000b06 	br	802189e4 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x70>
	}
	return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list, 
802189b8:	e0bffb17 	ldw	r2,-20(fp)
802189bc:	1021883a 	mov	r16,r2
802189c0:	0023883a 	mov	r17,zero
802189c4:	e0fffc03 	ldbu	r3,-16(fp)
802189c8:	e0bffd03 	ldbu	r2,-12(fp)
802189cc:	d8800015 	stw	r2,0(sp)
802189d0:	180f883a 	mov	r7,r3
802189d4:	800b883a 	mov	r5,r16
802189d8:	880d883a 	mov	r6,r17
802189dc:	e13ffa17 	ldw	r4,-24(fp)
802189e0:	02186280 	call	80218628 <alt_msgdma_start_prefetcher_with_list_addr>
			park_mode_en, poll_en);
}
802189e4:	e6fffe04 	addi	sp,fp,-8
802189e8:	dfc00317 	ldw	ra,12(sp)
802189ec:	df000217 	ldw	fp,8(sp)
802189f0:	dc400117 	ldw	r17,4(sp)
802189f4:	dc000017 	ldw	r16,0(sp)
802189f8:	dec00404 	addi	sp,sp,16
802189fc:	f800283a 	ret

80218a00 <alt_msgdma_open>:
 * Returns:
 * - Pointer to msgdma device instance structure, or null if the device
 *   could not be opened.
 */
alt_msgdma_dev* alt_msgdma_open (const char* name)
{
80218a00:	defffc04 	addi	sp,sp,-16
80218a04:	dfc00315 	stw	ra,12(sp)
80218a08:	df000215 	stw	fp,8(sp)
80218a0c:	df000204 	addi	fp,sp,8
80218a10:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev* dev = NULL;
80218a14:	e03ffe15 	stw	zero,-8(fp)

    dev = (alt_msgdma_dev*) alt_find_dev (name, &alt_msgdma_list);
80218a18:	d1601504 	addi	r5,gp,-32684
80218a1c:	e13fff17 	ldw	r4,-4(fp)
80218a20:	0218ffc0 	call	80218ffc <alt_find_dev>
80218a24:	e0bffe15 	stw	r2,-8(fp)

    if (NULL == dev)
80218a28:	e0bffe17 	ldw	r2,-8(fp)
80218a2c:	1000041e 	bne	r2,zero,80218a40 <alt_msgdma_open+0x40>
    {
        ALT_ERRNO = ENODEV;
80218a30:	0216e8c0 	call	80216e8c <alt_get_errno>
80218a34:	1007883a 	mov	r3,r2
80218a38:	008004c4 	movi	r2,19
80218a3c:	18800015 	stw	r2,0(r3)
    }

    return dev;
80218a40:	e0bffe17 	ldw	r2,-8(fp)
}
80218a44:	e037883a 	mov	sp,fp
80218a48:	dfc00117 	ldw	ra,4(sp)
80218a4c:	df000017 	ldw	fp,0(sp)
80218a50:	dec00204 	addi	sp,sp,8
80218a54:	f800283a 	ret

80218a58 <alt_msgdma_init>:
 * This routine disables interrupts, descriptor processing,
 * registers a specific instance of the device with the HAL,
 * and installs an interrupt handler for the device.
 */
void alt_msgdma_init (alt_msgdma_dev *dev, alt_u32 ic_id, alt_u32 irq)
{
80218a58:	defff804 	addi	sp,sp,-32
80218a5c:	dfc00715 	stw	ra,28(sp)
80218a60:	df000615 	stw	fp,24(sp)
80218a64:	df000604 	addi	fp,sp,24
80218a68:	e13ffd15 	stw	r4,-12(fp)
80218a6c:	e17ffe15 	stw	r5,-8(fp)
80218a70:	e1bfff15 	stw	r6,-4(fp)
    extern alt_llist alt_msgdma_list;
    alt_u32 temporary_control;
    int error;

    if (dev->prefetcher_enable)
80218a74:	e0bffd17 	ldw	r2,-12(fp)
80218a78:	10801783 	ldbu	r2,94(r2)
80218a7c:	10803fcc 	andi	r2,r2,255
80218a80:	10000b26 	beq	r2,zero,80218ab0 <alt_msgdma_init+0x58>
    {
    	/* start prefetcher reset sequence */
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, 
80218a84:	e0bffd17 	ldw	r2,-12(fp)
80218a88:	10800617 	ldw	r2,24(r2)
80218a8c:	00c00104 	movi	r3,4
80218a90:	10c00035 	stwio	r3,0(r2)
    			ALT_MSGDMA_PREFETCHER_CTRL_RESET_SET_MASK);
    	/* wait until hw clears the bit */
    	while(ALT_MSGDMA_PREFETCHER_CTRL_RESET_GET(
80218a94:	0001883a 	nop
80218a98:	e0bffd17 	ldw	r2,-12(fp)
80218a9c:	10800617 	ldw	r2,24(r2)
80218aa0:	10800037 	ldwio	r2,0(r2)
80218aa4:	1080010c 	andi	r2,r2,4
80218aa8:	1005d0ba 	srai	r2,r2,2
80218aac:	103ffa1e 	bne	r2,zero,80218a98 <__reset+0xfa1f8a98>
    }    
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
80218ab0:	e0bffd17 	ldw	r2,-12(fp)
80218ab4:	10800317 	ldw	r2,12(r2)
80218ab8:	10800104 	addi	r2,r2,4
80218abc:	00c00084 	movi	r3,2
80218ac0:	10c00035 	stwio	r3,0(r2)
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
80218ac4:	0001883a 	nop
80218ac8:	e0bffd17 	ldw	r2,-12(fp)
80218acc:	10800317 	ldw	r2,12(r2)
80218ad0:	10800037 	ldwio	r2,0(r2)
    		& ALTERA_MSGDMA_CSR_RESET_STATE_MASK));
80218ad4:	1080100c 	andi	r2,r2,64
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
80218ad8:	103ffb1e 	bne	r2,zero,80218ac8 <__reset+0xfa1f8ac8>
    * Disable interrupts, halt descriptor processing,
    * and clear status register content
    */

    /* disable global interrupt */
    temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
80218adc:	e0bffd17 	ldw	r2,-12(fp)
80218ae0:	10800317 	ldw	r2,12(r2)
80218ae4:	10800104 	addi	r2,r2,4
80218ae8:	10800037 	ldwio	r2,0(r2)
80218aec:	1007883a 	mov	r3,r2
80218af0:	00bffbc4 	movi	r2,-17
80218af4:	1884703a 	and	r2,r3,r2
80218af8:	e0bffb15 	stw	r2,-20(fp)
    		& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    /* stopping descriptor */
    temporary_control |= ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
80218afc:	e0bffb17 	ldw	r2,-20(fp)
80218b00:	10800814 	ori	r2,r2,32
80218b04:	e0bffb15 	stw	r2,-20(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
80218b08:	e0bffd17 	ldw	r2,-12(fp)
80218b0c:	10800317 	ldw	r2,12(r2)
80218b10:	10800104 	addi	r2,r2,4
80218b14:	e0fffb17 	ldw	r3,-20(fp)
80218b18:	10c00035 	stwio	r3,0(r2)

    /* clear the CSR status register */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base, 
80218b1c:	e0bffd17 	ldw	r2,-12(fp)
80218b20:	10800317 	ldw	r2,12(r2)
80218b24:	e0fffd17 	ldw	r3,-12(fp)
80218b28:	18c00317 	ldw	r3,12(r3)
80218b2c:	18c00037 	ldwio	r3,0(r3)
80218b30:	10c00035 	stwio	r3,0(r2)
    		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    
    if (dev->prefetcher_enable)
80218b34:	e0bffd17 	ldw	r2,-12(fp)
80218b38:	10801783 	ldbu	r2,94(r2)
80218b3c:	10803fcc 	andi	r2,r2,255
80218b40:	10000826 	beq	r2,zero,80218b64 <alt_msgdma_init+0x10c>
    {
    	/* clear all status bits that are set, since theyre W1C */
    	IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base, 
80218b44:	e0bffd17 	ldw	r2,-12(fp)
80218b48:	10800617 	ldw	r2,24(r2)
80218b4c:	10800404 	addi	r2,r2,16
80218b50:	e0fffd17 	ldw	r3,-12(fp)
80218b54:	18c00617 	ldw	r3,24(r3)
80218b58:	18c00404 	addi	r3,r3,16
80218b5c:	18c00037 	ldwio	r3,0(r3)
80218b60:	10c00035 	stwio	r3,0(r2)
    			IORD_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base));
    }

    /* Register this instance of the msgdma controller with HAL */
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_msgdma_list);
80218b64:	d1601504 	addi	r5,gp,-32684
80218b68:	e13ffd17 	ldw	r4,-12(fp)
80218b6c:	0218e980 	call	80218e98 <alt_dev_llist_insert>
80218b70:	0005883a 	mov	r2,zero

    /*
     * Creating semaphores used to protect access to the registers 
     * when running in a multi-threaded environment.
     */
    error = ALT_SEM_CREATE (&dev->regs_lock, 1);
80218b74:	e0bffc15 	stw	r2,-16(fp)
            
    if (!error)
80218b78:	e0bffc17 	ldw	r2,-16(fp)
80218b7c:	1000081e 	bne	r2,zero,80218ba0 <alt_msgdma_init+0x148>
    {        
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
80218b80:	d8000015 	stw	zero,0(sp)
80218b84:	e1fffd17 	ldw	r7,-12(fp)
80218b88:	01a00874 	movhi	r6,32801
80218b8c:	319c2204 	addi	r6,r6,28808
80218b90:	e17fff17 	ldw	r5,-4(fp)
80218b94:	e13ffe17 	ldw	r4,-8(fp)
80218b98:	021908c0 	call	8021908c <alt_ic_isr_register>
    else
    {
        alt_printf("failed to create semaphores\n");
    }
    
    return;
80218b9c:	00000406 	br	80218bb0 <alt_msgdma_init+0x158>
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
    }
    else
    {
        alt_printf("failed to create semaphores\n");
80218ba0:	012008b4 	movhi	r4,32802
80218ba4:	212aad04 	addi	r4,r4,-21836
80218ba8:	02196c00 	call	802196c0 <alt_printf>
    }
    
    return;
80218bac:	0001883a 	nop

}
80218bb0:	e037883a 	mov	sp,fp
80218bb4:	dfc00117 	ldw	ra,4(sp)
80218bb8:	df000017 	ldw	fp,0(sp)
80218bbc:	dec00204 	addi	sp,sp,8
80218bc0:	f800283a 	ret

80218bc4 <alt_msgdma_register_callback>:
void alt_msgdma_register_callback(
	alt_msgdma_dev *dev,
	alt_msgdma_callback callback,
	alt_u32 control,
	void *context)
{
80218bc4:	defffb04 	addi	sp,sp,-20
80218bc8:	df000415 	stw	fp,16(sp)
80218bcc:	df000404 	addi	fp,sp,16
80218bd0:	e13ffc15 	stw	r4,-16(fp)
80218bd4:	e17ffd15 	stw	r5,-12(fp)
80218bd8:	e1bffe15 	stw	r6,-8(fp)
80218bdc:	e1ffff15 	stw	r7,-4(fp)
    dev->callback         = callback;
80218be0:	e0bffc17 	ldw	r2,-16(fp)
80218be4:	e0fffd17 	ldw	r3,-12(fp)
80218be8:	10c00b15 	stw	r3,44(r2)
    dev->callback_context = context;
80218bec:	e0bffc17 	ldw	r2,-16(fp)
80218bf0:	e0ffff17 	ldw	r3,-4(fp)
80218bf4:	10c00c15 	stw	r3,48(r2)
    dev->control          = control;
80218bf8:	e0bffc17 	ldw	r2,-16(fp)
80218bfc:	e0fffe17 	ldw	r3,-8(fp)
80218c00:	10c00d15 	stw	r3,52(r2)

    return ;
80218c04:	0001883a 	nop
}
80218c08:	e037883a 	mov	sp,fp
80218c0c:	df000017 	ldw	fp,0(sp)
80218c10:	dec00104 	addi	sp,sp,4
80218c14:	f800283a 	ret

80218c18 <alt_msgdma_standard_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_standard_descriptor_async_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *desc)
{
80218c18:	defffc04 	addi	sp,sp,-16
80218c1c:	dfc00315 	stw	ra,12(sp)
80218c20:	df000215 	stw	fp,8(sp)
80218c24:	df000204 	addi	fp,sp,8
80218c28:	e13ffe15 	stw	r4,-8(fp)
80218c2c:	e17fff15 	stw	r5,-4(fp)
   /*
   * Error detection/handling should be performed at the application
   * or callback level as appropriate.
   */
    return alt_msgdma_descriptor_async_transfer(dev, desc, NULL);
80218c30:	000d883a 	mov	r6,zero
80218c34:	e17fff17 	ldw	r5,-4(fp)
80218c38:	e13ffe17 	ldw	r4,-8(fp)
80218c3c:	02173ec0 	call	802173ec <alt_msgdma_descriptor_async_transfer>

}
80218c40:	e037883a 	mov	sp,fp
80218c44:	dfc00117 	ldw	ra,4(sp)
80218c48:	df000017 	ldw	fp,0(sp)
80218c4c:	dec00204 	addi	sp,sp,8
80218c50:	f800283a 	ret

80218c54 <alt_msgdma_extended_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_extended_descriptor_async_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_extended_descriptor *desc)
{
80218c54:	defffc04 	addi	sp,sp,-16
80218c58:	dfc00315 	stw	ra,12(sp)
80218c5c:	df000215 	stw	fp,8(sp)
80218c60:	df000204 	addi	fp,sp,8
80218c64:	e13ffe15 	stw	r4,-8(fp)
80218c68:	e17fff15 	stw	r5,-4(fp)
    /*
    * Error detection/handling should be performed at the application
    * or callback level as appropriate.
    */
    return alt_msgdma_descriptor_async_transfer(dev, NULL, desc);
80218c6c:	e1bfff17 	ldw	r6,-4(fp)
80218c70:	000b883a 	mov	r5,zero
80218c74:	e13ffe17 	ldw	r4,-8(fp)
80218c78:	02173ec0 	call	802173ec <alt_msgdma_descriptor_async_transfer>
}
80218c7c:	e037883a 	mov	sp,fp
80218c80:	dfc00117 	ldw	ra,4(sp)
80218c84:	df000017 	ldw	fp,0(sp)
80218c88:	dec00204 	addi	sp,sp,8
80218c8c:	f800283a 	ret

80218c90 <alt_msgdma_standard_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_standard_descriptor_sync_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *desc)
{
80218c90:	defffc04 	addi	sp,sp,-16
80218c94:	dfc00315 	stw	ra,12(sp)
80218c98:	df000215 	stw	fp,8(sp)
80218c9c:	df000204 	addi	fp,sp,8
80218ca0:	e13ffe15 	stw	r4,-8(fp)
80218ca4:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, desc, NULL);
80218ca8:	000d883a 	mov	r6,zero
80218cac:	e17fff17 	ldw	r5,-4(fp)
80218cb0:	e13ffe17 	ldw	r4,-8(fp)
80218cb4:	02176bc0 	call	802176bc <alt_msgdma_descriptor_sync_transfer>
}
80218cb8:	e037883a 	mov	sp,fp
80218cbc:	dfc00117 	ldw	ra,4(sp)
80218cc0:	df000017 	ldw	fp,0(sp)
80218cc4:	dec00204 	addi	sp,sp,8
80218cc8:	f800283a 	ret

80218ccc <alt_msgdma_extended_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_extended_descriptor_sync_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_extended_descriptor *desc)
{
80218ccc:	defffc04 	addi	sp,sp,-16
80218cd0:	dfc00315 	stw	ra,12(sp)
80218cd4:	df000215 	stw	fp,8(sp)
80218cd8:	df000204 	addi	fp,sp,8
80218cdc:	e13ffe15 	stw	r4,-8(fp)
80218ce0:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, NULL, desc);
80218ce4:	e1bfff17 	ldw	r6,-4(fp)
80218ce8:	000b883a 	mov	r5,zero
80218cec:	e13ffe17 	ldw	r4,-8(fp)
80218cf0:	02176bc0 	call	802176bc <alt_msgdma_descriptor_sync_transfer>
}
80218cf4:	e037883a 	mov	sp,fp
80218cf8:	dfc00117 	ldw	ra,4(sp)
80218cfc:	df000017 	ldw	fp,0(sp)
80218d00:	dec00204 	addi	sp,sp,8
80218d04:	f800283a 	ret

80218d08 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
80218d08:	defff504 	addi	sp,sp,-44
80218d0c:	df000a15 	stw	fp,40(sp)
80218d10:	df000a04 	addi	fp,sp,40
80218d14:	e13ffc15 	stw	r4,-16(fp)
80218d18:	e17ffd15 	stw	r5,-12(fp)
80218d1c:	e1bffe15 	stw	r6,-8(fp)
80218d20:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
80218d24:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
80218d28:	d0a03417 	ldw	r2,-32560(gp)
  
  if (alt_ticks_per_second ())
80218d2c:	10003c26 	beq	r2,zero,80218e20 <alt_alarm_start+0x118>
  {
    if (alarm)
80218d30:	e0bffc17 	ldw	r2,-16(fp)
80218d34:	10003826 	beq	r2,zero,80218e18 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
80218d38:	e0bffc17 	ldw	r2,-16(fp)
80218d3c:	e0fffe17 	ldw	r3,-8(fp)
80218d40:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
80218d44:	e0bffc17 	ldw	r2,-16(fp)
80218d48:	e0ffff17 	ldw	r3,-4(fp)
80218d4c:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80218d50:	0005303a 	rdctl	r2,status
80218d54:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80218d58:	e0fff917 	ldw	r3,-28(fp)
80218d5c:	00bfff84 	movi	r2,-2
80218d60:	1884703a 	and	r2,r3,r2
80218d64:	1001703a 	wrctl	status,r2
  
  return context;
80218d68:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
80218d6c:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
80218d70:	d0a03517 	ldw	r2,-32556(gp)
      
      current_nticks = alt_nticks();
80218d74:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
80218d78:	e0fffd17 	ldw	r3,-12(fp)
80218d7c:	e0bff617 	ldw	r2,-40(fp)
80218d80:	1885883a 	add	r2,r3,r2
80218d84:	10c00044 	addi	r3,r2,1
80218d88:	e0bffc17 	ldw	r2,-16(fp)
80218d8c:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
80218d90:	e0bffc17 	ldw	r2,-16(fp)
80218d94:	10c00217 	ldw	r3,8(r2)
80218d98:	e0bff617 	ldw	r2,-40(fp)
80218d9c:	1880042e 	bgeu	r3,r2,80218db0 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
80218da0:	e0bffc17 	ldw	r2,-16(fp)
80218da4:	00c00044 	movi	r3,1
80218da8:	10c00405 	stb	r3,16(r2)
80218dac:	00000206 	br	80218db8 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
80218db0:	e0bffc17 	ldw	r2,-16(fp)
80218db4:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
80218db8:	e0bffc17 	ldw	r2,-16(fp)
80218dbc:	d0e01104 	addi	r3,gp,-32700
80218dc0:	e0fffa15 	stw	r3,-24(fp)
80218dc4:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
80218dc8:	e0bffb17 	ldw	r2,-20(fp)
80218dcc:	e0fffa17 	ldw	r3,-24(fp)
80218dd0:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
80218dd4:	e0bffa17 	ldw	r2,-24(fp)
80218dd8:	10c00017 	ldw	r3,0(r2)
80218ddc:	e0bffb17 	ldw	r2,-20(fp)
80218de0:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
80218de4:	e0bffa17 	ldw	r2,-24(fp)
80218de8:	10800017 	ldw	r2,0(r2)
80218dec:	e0fffb17 	ldw	r3,-20(fp)
80218df0:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
80218df4:	e0bffa17 	ldw	r2,-24(fp)
80218df8:	e0fffb17 	ldw	r3,-20(fp)
80218dfc:	10c00015 	stw	r3,0(r2)
80218e00:	e0bff817 	ldw	r2,-32(fp)
80218e04:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80218e08:	e0bff717 	ldw	r2,-36(fp)
80218e0c:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
80218e10:	0005883a 	mov	r2,zero
80218e14:	00000306 	br	80218e24 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
80218e18:	00bffa84 	movi	r2,-22
80218e1c:	00000106 	br	80218e24 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
80218e20:	00bfde84 	movi	r2,-134
  }
}
80218e24:	e037883a 	mov	sp,fp
80218e28:	df000017 	ldw	fp,0(sp)
80218e2c:	dec00104 	addi	sp,sp,4
80218e30:	f800283a 	ret

80218e34 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
80218e34:	defffd04 	addi	sp,sp,-12
80218e38:	df000215 	stw	fp,8(sp)
80218e3c:	df000204 	addi	fp,sp,8
80218e40:	e13ffe15 	stw	r4,-8(fp)
80218e44:	e17fff15 	stw	r5,-4(fp)
  {
    ALT_FLUSH_DATA(i);
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
80218e48:	0001883a 	nop
80218e4c:	e037883a 	mov	sp,fp
80218e50:	df000017 	ldw	fp,0(sp)
80218e54:	dec00104 	addi	sp,sp,4
80218e58:	f800283a 	ret

80218e5c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80218e5c:	defffe04 	addi	sp,sp,-8
80218e60:	dfc00115 	stw	ra,4(sp)
80218e64:	df000015 	stw	fp,0(sp)
80218e68:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80218e6c:	d0a00d17 	ldw	r2,-32716(gp)
80218e70:	10000326 	beq	r2,zero,80218e80 <alt_get_errno+0x24>
80218e74:	d0a00d17 	ldw	r2,-32716(gp)
80218e78:	103ee83a 	callr	r2
80218e7c:	00000106 	br	80218e84 <alt_get_errno+0x28>
80218e80:	d0a02b04 	addi	r2,gp,-32596
}
80218e84:	e037883a 	mov	sp,fp
80218e88:	dfc00117 	ldw	ra,4(sp)
80218e8c:	df000017 	ldw	fp,0(sp)
80218e90:	dec00204 	addi	sp,sp,8
80218e94:	f800283a 	ret

80218e98 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
80218e98:	defffa04 	addi	sp,sp,-24
80218e9c:	dfc00515 	stw	ra,20(sp)
80218ea0:	df000415 	stw	fp,16(sp)
80218ea4:	df000404 	addi	fp,sp,16
80218ea8:	e13ffe15 	stw	r4,-8(fp)
80218eac:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
80218eb0:	e0bffe17 	ldw	r2,-8(fp)
80218eb4:	10000326 	beq	r2,zero,80218ec4 <alt_dev_llist_insert+0x2c>
80218eb8:	e0bffe17 	ldw	r2,-8(fp)
80218ebc:	10800217 	ldw	r2,8(r2)
80218ec0:	1000061e 	bne	r2,zero,80218edc <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
80218ec4:	0218e5c0 	call	80218e5c <alt_get_errno>
80218ec8:	1007883a 	mov	r3,r2
80218ecc:	00800584 	movi	r2,22
80218ed0:	18800015 	stw	r2,0(r3)
    return -EINVAL;
80218ed4:	00bffa84 	movi	r2,-22
80218ed8:	00001306 	br	80218f28 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
80218edc:	e0bffe17 	ldw	r2,-8(fp)
80218ee0:	e0ffff17 	ldw	r3,-4(fp)
80218ee4:	e0fffc15 	stw	r3,-16(fp)
80218ee8:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
80218eec:	e0bffd17 	ldw	r2,-12(fp)
80218ef0:	e0fffc17 	ldw	r3,-16(fp)
80218ef4:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
80218ef8:	e0bffc17 	ldw	r2,-16(fp)
80218efc:	10c00017 	ldw	r3,0(r2)
80218f00:	e0bffd17 	ldw	r2,-12(fp)
80218f04:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
80218f08:	e0bffc17 	ldw	r2,-16(fp)
80218f0c:	10800017 	ldw	r2,0(r2)
80218f10:	e0fffd17 	ldw	r3,-12(fp)
80218f14:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
80218f18:	e0bffc17 	ldw	r2,-16(fp)
80218f1c:	e0fffd17 	ldw	r3,-12(fp)
80218f20:	10c00015 	stw	r3,0(r2)

  return 0;  
80218f24:	0005883a 	mov	r2,zero
}
80218f28:	e037883a 	mov	sp,fp
80218f2c:	dfc00117 	ldw	ra,4(sp)
80218f30:	df000017 	ldw	fp,0(sp)
80218f34:	dec00204 	addi	sp,sp,8
80218f38:	f800283a 	ret

80218f3c <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
80218f3c:	defffd04 	addi	sp,sp,-12
80218f40:	dfc00215 	stw	ra,8(sp)
80218f44:	df000115 	stw	fp,4(sp)
80218f48:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
80218f4c:	00a008b4 	movhi	r2,32802
80218f50:	10a87e04 	addi	r2,r2,-24072
80218f54:	e0bfff15 	stw	r2,-4(fp)
80218f58:	00000606 	br	80218f74 <_do_ctors+0x38>
        (*ctor) (); 
80218f5c:	e0bfff17 	ldw	r2,-4(fp)
80218f60:	10800017 	ldw	r2,0(r2)
80218f64:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
80218f68:	e0bfff17 	ldw	r2,-4(fp)
80218f6c:	10bfff04 	addi	r2,r2,-4
80218f70:	e0bfff15 	stw	r2,-4(fp)
80218f74:	e0ffff17 	ldw	r3,-4(fp)
80218f78:	00a008b4 	movhi	r2,32802
80218f7c:	10a87f04 	addi	r2,r2,-24068
80218f80:	18bff62e 	bgeu	r3,r2,80218f5c <__reset+0xfa1f8f5c>
        (*ctor) (); 
}
80218f84:	0001883a 	nop
80218f88:	e037883a 	mov	sp,fp
80218f8c:	dfc00117 	ldw	ra,4(sp)
80218f90:	df000017 	ldw	fp,0(sp)
80218f94:	dec00204 	addi	sp,sp,8
80218f98:	f800283a 	ret

80218f9c <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
80218f9c:	defffd04 	addi	sp,sp,-12
80218fa0:	dfc00215 	stw	ra,8(sp)
80218fa4:	df000115 	stw	fp,4(sp)
80218fa8:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
80218fac:	00a008b4 	movhi	r2,32802
80218fb0:	10a87e04 	addi	r2,r2,-24072
80218fb4:	e0bfff15 	stw	r2,-4(fp)
80218fb8:	00000606 	br	80218fd4 <_do_dtors+0x38>
        (*dtor) (); 
80218fbc:	e0bfff17 	ldw	r2,-4(fp)
80218fc0:	10800017 	ldw	r2,0(r2)
80218fc4:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
80218fc8:	e0bfff17 	ldw	r2,-4(fp)
80218fcc:	10bfff04 	addi	r2,r2,-4
80218fd0:	e0bfff15 	stw	r2,-4(fp)
80218fd4:	e0ffff17 	ldw	r3,-4(fp)
80218fd8:	00a008b4 	movhi	r2,32802
80218fdc:	10a87f04 	addi	r2,r2,-24068
80218fe0:	18bff62e 	bgeu	r3,r2,80218fbc <__reset+0xfa1f8fbc>
        (*dtor) (); 
}
80218fe4:	0001883a 	nop
80218fe8:	e037883a 	mov	sp,fp
80218fec:	dfc00117 	ldw	ra,4(sp)
80218ff0:	df000017 	ldw	fp,0(sp)
80218ff4:	dec00204 	addi	sp,sp,8
80218ff8:	f800283a 	ret

80218ffc <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
80218ffc:	defffa04 	addi	sp,sp,-24
80219000:	dfc00515 	stw	ra,20(sp)
80219004:	df000415 	stw	fp,16(sp)
80219008:	df000404 	addi	fp,sp,16
8021900c:	e13ffe15 	stw	r4,-8(fp)
80219010:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
80219014:	e0bfff17 	ldw	r2,-4(fp)
80219018:	10800017 	ldw	r2,0(r2)
8021901c:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
80219020:	e13ffe17 	ldw	r4,-8(fp)
80219024:	0206b7c0 	call	80206b7c <strlen>
80219028:	10800044 	addi	r2,r2,1
8021902c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
80219030:	00000d06 	br	80219068 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
80219034:	e0bffc17 	ldw	r2,-16(fp)
80219038:	10800217 	ldw	r2,8(r2)
8021903c:	e0fffd17 	ldw	r3,-12(fp)
80219040:	180d883a 	mov	r6,r3
80219044:	e17ffe17 	ldw	r5,-8(fp)
80219048:	1009883a 	mov	r4,r2
8021904c:	0219be00 	call	80219be0 <memcmp>
80219050:	1000021e 	bne	r2,zero,8021905c <alt_find_dev+0x60>
    {
      /* match found */

      return next;
80219054:	e0bffc17 	ldw	r2,-16(fp)
80219058:	00000706 	br	80219078 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
8021905c:	e0bffc17 	ldw	r2,-16(fp)
80219060:	10800017 	ldw	r2,0(r2)
80219064:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
80219068:	e0fffc17 	ldw	r3,-16(fp)
8021906c:	e0bfff17 	ldw	r2,-4(fp)
80219070:	18bff01e 	bne	r3,r2,80219034 <__reset+0xfa1f9034>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
80219074:	0005883a 	mov	r2,zero
}
80219078:	e037883a 	mov	sp,fp
8021907c:	dfc00117 	ldw	ra,4(sp)
80219080:	df000017 	ldw	fp,0(sp)
80219084:	dec00204 	addi	sp,sp,8
80219088:	f800283a 	ret

8021908c <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
8021908c:	defff904 	addi	sp,sp,-28
80219090:	dfc00615 	stw	ra,24(sp)
80219094:	df000515 	stw	fp,20(sp)
80219098:	df000504 	addi	fp,sp,20
8021909c:	e13ffc15 	stw	r4,-16(fp)
802190a0:	e17ffd15 	stw	r5,-12(fp)
802190a4:	e1bffe15 	stw	r6,-8(fp)
802190a8:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
802190ac:	e0800217 	ldw	r2,8(fp)
802190b0:	d8800015 	stw	r2,0(sp)
802190b4:	e1ffff17 	ldw	r7,-4(fp)
802190b8:	e1bffe17 	ldw	r6,-8(fp)
802190bc:	e17ffd17 	ldw	r5,-12(fp)
802190c0:	e13ffc17 	ldw	r4,-16(fp)
802190c4:	021923c0 	call	8021923c <alt_iic_isr_register>
}  
802190c8:	e037883a 	mov	sp,fp
802190cc:	dfc00117 	ldw	ra,4(sp)
802190d0:	df000017 	ldw	fp,0(sp)
802190d4:	dec00204 	addi	sp,sp,8
802190d8:	f800283a 	ret

802190dc <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
802190dc:	defff904 	addi	sp,sp,-28
802190e0:	df000615 	stw	fp,24(sp)
802190e4:	df000604 	addi	fp,sp,24
802190e8:	e13ffe15 	stw	r4,-8(fp)
802190ec:	e17fff15 	stw	r5,-4(fp)
802190f0:	e0bfff17 	ldw	r2,-4(fp)
802190f4:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802190f8:	0005303a 	rdctl	r2,status
802190fc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80219100:	e0fffb17 	ldw	r3,-20(fp)
80219104:	00bfff84 	movi	r2,-2
80219108:	1884703a 	and	r2,r3,r2
8021910c:	1001703a 	wrctl	status,r2
  
  return context;
80219110:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
80219114:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
80219118:	00c00044 	movi	r3,1
8021911c:	e0bffa17 	ldw	r2,-24(fp)
80219120:	1884983a 	sll	r2,r3,r2
80219124:	1007883a 	mov	r3,r2
80219128:	d0a02c17 	ldw	r2,-32592(gp)
8021912c:	1884b03a 	or	r2,r3,r2
80219130:	d0a02c15 	stw	r2,-32592(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
80219134:	d0a02c17 	ldw	r2,-32592(gp)
80219138:	100170fa 	wrctl	ienable,r2
8021913c:	e0bffc17 	ldw	r2,-16(fp)
80219140:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80219144:	e0bffd17 	ldw	r2,-12(fp)
80219148:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
8021914c:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
80219150:	0001883a 	nop
}
80219154:	e037883a 	mov	sp,fp
80219158:	df000017 	ldw	fp,0(sp)
8021915c:	dec00104 	addi	sp,sp,4
80219160:	f800283a 	ret

80219164 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
80219164:	defff904 	addi	sp,sp,-28
80219168:	df000615 	stw	fp,24(sp)
8021916c:	df000604 	addi	fp,sp,24
80219170:	e13ffe15 	stw	r4,-8(fp)
80219174:	e17fff15 	stw	r5,-4(fp)
80219178:	e0bfff17 	ldw	r2,-4(fp)
8021917c:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80219180:	0005303a 	rdctl	r2,status
80219184:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80219188:	e0fffb17 	ldw	r3,-20(fp)
8021918c:	00bfff84 	movi	r2,-2
80219190:	1884703a 	and	r2,r3,r2
80219194:	1001703a 	wrctl	status,r2
  
  return context;
80219198:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
8021919c:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
802191a0:	00c00044 	movi	r3,1
802191a4:	e0bffa17 	ldw	r2,-24(fp)
802191a8:	1884983a 	sll	r2,r3,r2
802191ac:	0084303a 	nor	r2,zero,r2
802191b0:	1007883a 	mov	r3,r2
802191b4:	d0a02c17 	ldw	r2,-32592(gp)
802191b8:	1884703a 	and	r2,r3,r2
802191bc:	d0a02c15 	stw	r2,-32592(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
802191c0:	d0a02c17 	ldw	r2,-32592(gp)
802191c4:	100170fa 	wrctl	ienable,r2
802191c8:	e0bffc17 	ldw	r2,-16(fp)
802191cc:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802191d0:	e0bffd17 	ldw	r2,-12(fp)
802191d4:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
802191d8:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
802191dc:	0001883a 	nop
}
802191e0:	e037883a 	mov	sp,fp
802191e4:	df000017 	ldw	fp,0(sp)
802191e8:	dec00104 	addi	sp,sp,4
802191ec:	f800283a 	ret

802191f0 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
802191f0:	defffc04 	addi	sp,sp,-16
802191f4:	df000315 	stw	fp,12(sp)
802191f8:	df000304 	addi	fp,sp,12
802191fc:	e13ffe15 	stw	r4,-8(fp)
80219200:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
80219204:	000530fa 	rdctl	r2,ienable
80219208:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
8021920c:	00c00044 	movi	r3,1
80219210:	e0bfff17 	ldw	r2,-4(fp)
80219214:	1884983a 	sll	r2,r3,r2
80219218:	1007883a 	mov	r3,r2
8021921c:	e0bffd17 	ldw	r2,-12(fp)
80219220:	1884703a 	and	r2,r3,r2
80219224:	1004c03a 	cmpne	r2,r2,zero
80219228:	10803fcc 	andi	r2,r2,255
}
8021922c:	e037883a 	mov	sp,fp
80219230:	df000017 	ldw	fp,0(sp)
80219234:	dec00104 	addi	sp,sp,4
80219238:	f800283a 	ret

8021923c <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
8021923c:	defff504 	addi	sp,sp,-44
80219240:	dfc00a15 	stw	ra,40(sp)
80219244:	df000915 	stw	fp,36(sp)
80219248:	df000904 	addi	fp,sp,36
8021924c:	e13ffc15 	stw	r4,-16(fp)
80219250:	e17ffd15 	stw	r5,-12(fp)
80219254:	e1bffe15 	stw	r6,-8(fp)
80219258:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
8021925c:	00bffa84 	movi	r2,-22
80219260:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
80219264:	e0bffd17 	ldw	r2,-12(fp)
80219268:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
8021926c:	e0bff817 	ldw	r2,-32(fp)
80219270:	10800808 	cmpgei	r2,r2,32
80219274:	1000271e 	bne	r2,zero,80219314 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80219278:	0005303a 	rdctl	r2,status
8021927c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80219280:	e0fffb17 	ldw	r3,-20(fp)
80219284:	00bfff84 	movi	r2,-2
80219288:	1884703a 	and	r2,r3,r2
8021928c:	1001703a 	wrctl	status,r2
  
  return context;
80219290:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
80219294:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
80219298:	00a008b4 	movhi	r2,32802
8021929c:	10b38a04 	addi	r2,r2,-12760
802192a0:	e0fff817 	ldw	r3,-32(fp)
802192a4:	180690fa 	slli	r3,r3,3
802192a8:	10c5883a 	add	r2,r2,r3
802192ac:	e0fffe17 	ldw	r3,-8(fp)
802192b0:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
802192b4:	00a008b4 	movhi	r2,32802
802192b8:	10b38a04 	addi	r2,r2,-12760
802192bc:	e0fff817 	ldw	r3,-32(fp)
802192c0:	180690fa 	slli	r3,r3,3
802192c4:	10c5883a 	add	r2,r2,r3
802192c8:	10800104 	addi	r2,r2,4
802192cc:	e0ffff17 	ldw	r3,-4(fp)
802192d0:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
802192d4:	e0bffe17 	ldw	r2,-8(fp)
802192d8:	10000526 	beq	r2,zero,802192f0 <alt_iic_isr_register+0xb4>
802192dc:	e0bff817 	ldw	r2,-32(fp)
802192e0:	100b883a 	mov	r5,r2
802192e4:	e13ffc17 	ldw	r4,-16(fp)
802192e8:	02190dc0 	call	802190dc <alt_ic_irq_enable>
802192ec:	00000406 	br	80219300 <alt_iic_isr_register+0xc4>
802192f0:	e0bff817 	ldw	r2,-32(fp)
802192f4:	100b883a 	mov	r5,r2
802192f8:	e13ffc17 	ldw	r4,-16(fp)
802192fc:	02191640 	call	80219164 <alt_ic_irq_disable>
80219300:	e0bff715 	stw	r2,-36(fp)
80219304:	e0bffa17 	ldw	r2,-24(fp)
80219308:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021930c:	e0bff917 	ldw	r2,-28(fp)
80219310:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
80219314:	e0bff717 	ldw	r2,-36(fp)
}
80219318:	e037883a 	mov	sp,fp
8021931c:	dfc00117 	ldw	ra,4(sp)
80219320:	df000017 	ldw	fp,0(sp)
80219324:	dec00204 	addi	sp,sp,8
80219328:	f800283a 	ret

8021932c <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
8021932c:	defff904 	addi	sp,sp,-28
80219330:	dfc00615 	stw	ra,24(sp)
80219334:	df000515 	stw	fp,20(sp)
80219338:	df000504 	addi	fp,sp,20
8021933c:	e13ffc15 	stw	r4,-16(fp)
80219340:	e17ffd15 	stw	r5,-12(fp)
80219344:	e1bffe15 	stw	r6,-8(fp)
80219348:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
8021934c:	e1bfff17 	ldw	r6,-4(fp)
80219350:	e17ffe17 	ldw	r5,-8(fp)
80219354:	e13ffd17 	ldw	r4,-12(fp)
80219358:	021956c0 	call	8021956c <open>
8021935c:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
80219360:	e0bffb17 	ldw	r2,-20(fp)
80219364:	10001c16 	blt	r2,zero,802193d8 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
80219368:	00a008b4 	movhi	r2,32802
8021936c:	10ad1b04 	addi	r2,r2,-19348
80219370:	e0fffb17 	ldw	r3,-20(fp)
80219374:	18c00324 	muli	r3,r3,12
80219378:	10c5883a 	add	r2,r2,r3
8021937c:	10c00017 	ldw	r3,0(r2)
80219380:	e0bffc17 	ldw	r2,-16(fp)
80219384:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
80219388:	00a008b4 	movhi	r2,32802
8021938c:	10ad1b04 	addi	r2,r2,-19348
80219390:	e0fffb17 	ldw	r3,-20(fp)
80219394:	18c00324 	muli	r3,r3,12
80219398:	10c5883a 	add	r2,r2,r3
8021939c:	10800104 	addi	r2,r2,4
802193a0:	10c00017 	ldw	r3,0(r2)
802193a4:	e0bffc17 	ldw	r2,-16(fp)
802193a8:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
802193ac:	00a008b4 	movhi	r2,32802
802193b0:	10ad1b04 	addi	r2,r2,-19348
802193b4:	e0fffb17 	ldw	r3,-20(fp)
802193b8:	18c00324 	muli	r3,r3,12
802193bc:	10c5883a 	add	r2,r2,r3
802193c0:	10800204 	addi	r2,r2,8
802193c4:	10c00017 	ldw	r3,0(r2)
802193c8:	e0bffc17 	ldw	r2,-16(fp)
802193cc:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
802193d0:	e13ffb17 	ldw	r4,-20(fp)
802193d4:	02146800 	call	80214680 <alt_release_fd>
  }
} 
802193d8:	0001883a 	nop
802193dc:	e037883a 	mov	sp,fp
802193e0:	dfc00117 	ldw	ra,4(sp)
802193e4:	df000017 	ldw	fp,0(sp)
802193e8:	dec00204 	addi	sp,sp,8
802193ec:	f800283a 	ret

802193f0 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
802193f0:	defffb04 	addi	sp,sp,-20
802193f4:	dfc00415 	stw	ra,16(sp)
802193f8:	df000315 	stw	fp,12(sp)
802193fc:	df000304 	addi	fp,sp,12
80219400:	e13ffd15 	stw	r4,-12(fp)
80219404:	e17ffe15 	stw	r5,-8(fp)
80219408:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
8021940c:	01c07fc4 	movi	r7,511
80219410:	01800044 	movi	r6,1
80219414:	e17ffd17 	ldw	r5,-12(fp)
80219418:	012008b4 	movhi	r4,32802
8021941c:	212d1e04 	addi	r4,r4,-19336
80219420:	021932c0 	call	8021932c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
80219424:	01c07fc4 	movi	r7,511
80219428:	000d883a 	mov	r6,zero
8021942c:	e17ffe17 	ldw	r5,-8(fp)
80219430:	012008b4 	movhi	r4,32802
80219434:	212d1b04 	addi	r4,r4,-19348
80219438:	021932c0 	call	8021932c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
8021943c:	01c07fc4 	movi	r7,511
80219440:	01800044 	movi	r6,1
80219444:	e17fff17 	ldw	r5,-4(fp)
80219448:	012008b4 	movhi	r4,32802
8021944c:	212d2104 	addi	r4,r4,-19324
80219450:	021932c0 	call	8021932c <alt_open_fd>
}  
80219454:	0001883a 	nop
80219458:	e037883a 	mov	sp,fp
8021945c:	dfc00117 	ldw	ra,4(sp)
80219460:	df000017 	ldw	fp,0(sp)
80219464:	dec00204 	addi	sp,sp,8
80219468:	f800283a 	ret

8021946c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8021946c:	defffe04 	addi	sp,sp,-8
80219470:	dfc00115 	stw	ra,4(sp)
80219474:	df000015 	stw	fp,0(sp)
80219478:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8021947c:	d0a00d17 	ldw	r2,-32716(gp)
80219480:	10000326 	beq	r2,zero,80219490 <alt_get_errno+0x24>
80219484:	d0a00d17 	ldw	r2,-32716(gp)
80219488:	103ee83a 	callr	r2
8021948c:	00000106 	br	80219494 <alt_get_errno+0x28>
80219490:	d0a02b04 	addi	r2,gp,-32596
}
80219494:	e037883a 	mov	sp,fp
80219498:	dfc00117 	ldw	ra,4(sp)
8021949c:	df000017 	ldw	fp,0(sp)
802194a0:	dec00204 	addi	sp,sp,8
802194a4:	f800283a 	ret

802194a8 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
802194a8:	defffd04 	addi	sp,sp,-12
802194ac:	df000215 	stw	fp,8(sp)
802194b0:	df000204 	addi	fp,sp,8
802194b4:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
802194b8:	e0bfff17 	ldw	r2,-4(fp)
802194bc:	10800217 	ldw	r2,8(r2)
802194c0:	10d00034 	orhi	r3,r2,16384
802194c4:	e0bfff17 	ldw	r2,-4(fp)
802194c8:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
802194cc:	e03ffe15 	stw	zero,-8(fp)
802194d0:	00001d06 	br	80219548 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
802194d4:	00a008b4 	movhi	r2,32802
802194d8:	10ad1b04 	addi	r2,r2,-19348
802194dc:	e0fffe17 	ldw	r3,-8(fp)
802194e0:	18c00324 	muli	r3,r3,12
802194e4:	10c5883a 	add	r2,r2,r3
802194e8:	10c00017 	ldw	r3,0(r2)
802194ec:	e0bfff17 	ldw	r2,-4(fp)
802194f0:	10800017 	ldw	r2,0(r2)
802194f4:	1880111e 	bne	r3,r2,8021953c <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
802194f8:	00a008b4 	movhi	r2,32802
802194fc:	10ad1b04 	addi	r2,r2,-19348
80219500:	e0fffe17 	ldw	r3,-8(fp)
80219504:	18c00324 	muli	r3,r3,12
80219508:	10c5883a 	add	r2,r2,r3
8021950c:	10800204 	addi	r2,r2,8
80219510:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
80219514:	1000090e 	bge	r2,zero,8021953c <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
80219518:	e0bffe17 	ldw	r2,-8(fp)
8021951c:	10c00324 	muli	r3,r2,12
80219520:	00a008b4 	movhi	r2,32802
80219524:	10ad1b04 	addi	r2,r2,-19348
80219528:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
8021952c:	e0bfff17 	ldw	r2,-4(fp)
80219530:	18800226 	beq	r3,r2,8021953c <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
80219534:	00bffcc4 	movi	r2,-13
80219538:	00000806 	br	8021955c <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
8021953c:	e0bffe17 	ldw	r2,-8(fp)
80219540:	10800044 	addi	r2,r2,1
80219544:	e0bffe15 	stw	r2,-8(fp)
80219548:	d0a00c17 	ldw	r2,-32720(gp)
8021954c:	1007883a 	mov	r3,r2
80219550:	e0bffe17 	ldw	r2,-8(fp)
80219554:	18bfdf2e 	bgeu	r3,r2,802194d4 <__reset+0xfa1f94d4>
    }
  }
  
  /* The device is not locked */
 
  return 0;
80219558:	0005883a 	mov	r2,zero
}
8021955c:	e037883a 	mov	sp,fp
80219560:	df000017 	ldw	fp,0(sp)
80219564:	dec00104 	addi	sp,sp,4
80219568:	f800283a 	ret

8021956c <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
8021956c:	defff604 	addi	sp,sp,-40
80219570:	dfc00915 	stw	ra,36(sp)
80219574:	df000815 	stw	fp,32(sp)
80219578:	df000804 	addi	fp,sp,32
8021957c:	e13ffd15 	stw	r4,-12(fp)
80219580:	e17ffe15 	stw	r5,-8(fp)
80219584:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
80219588:	00bfffc4 	movi	r2,-1
8021958c:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
80219590:	00bffb44 	movi	r2,-19
80219594:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
80219598:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
8021959c:	d1600a04 	addi	r5,gp,-32728
802195a0:	e13ffd17 	ldw	r4,-12(fp)
802195a4:	0218ffc0 	call	80218ffc <alt_find_dev>
802195a8:	e0bff815 	stw	r2,-32(fp)
802195ac:	e0bff817 	ldw	r2,-32(fp)
802195b0:	1000051e 	bne	r2,zero,802195c8 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
802195b4:	e13ffd17 	ldw	r4,-12(fp)
802195b8:	021994c0 	call	8021994c <alt_find_file>
802195bc:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
802195c0:	00800044 	movi	r2,1
802195c4:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
802195c8:	e0bff817 	ldw	r2,-32(fp)
802195cc:	10002926 	beq	r2,zero,80219674 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
802195d0:	e13ff817 	ldw	r4,-32(fp)
802195d4:	0219a540 	call	80219a54 <alt_get_fd>
802195d8:	e0bff915 	stw	r2,-28(fp)
802195dc:	e0bff917 	ldw	r2,-28(fp)
802195e0:	1000030e 	bge	r2,zero,802195f0 <open+0x84>
    {
      status = index;
802195e4:	e0bff917 	ldw	r2,-28(fp)
802195e8:	e0bffa15 	stw	r2,-24(fp)
802195ec:	00002306 	br	8021967c <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
802195f0:	e0bff917 	ldw	r2,-28(fp)
802195f4:	10c00324 	muli	r3,r2,12
802195f8:	00a008b4 	movhi	r2,32802
802195fc:	10ad1b04 	addi	r2,r2,-19348
80219600:	1885883a 	add	r2,r3,r2
80219604:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
80219608:	e0fffe17 	ldw	r3,-8(fp)
8021960c:	00900034 	movhi	r2,16384
80219610:	10bfffc4 	addi	r2,r2,-1
80219614:	1886703a 	and	r3,r3,r2
80219618:	e0bffc17 	ldw	r2,-16(fp)
8021961c:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
80219620:	e0bffb17 	ldw	r2,-20(fp)
80219624:	1000051e 	bne	r2,zero,8021963c <open+0xd0>
80219628:	e13ffc17 	ldw	r4,-16(fp)
8021962c:	02194a80 	call	802194a8 <alt_file_locked>
80219630:	e0bffa15 	stw	r2,-24(fp)
80219634:	e0bffa17 	ldw	r2,-24(fp)
80219638:	10001016 	blt	r2,zero,8021967c <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
8021963c:	e0bff817 	ldw	r2,-32(fp)
80219640:	10800317 	ldw	r2,12(r2)
80219644:	10000826 	beq	r2,zero,80219668 <open+0xfc>
80219648:	e0bff817 	ldw	r2,-32(fp)
8021964c:	10800317 	ldw	r2,12(r2)
80219650:	e1ffff17 	ldw	r7,-4(fp)
80219654:	e1bffe17 	ldw	r6,-8(fp)
80219658:	e17ffd17 	ldw	r5,-12(fp)
8021965c:	e13ffc17 	ldw	r4,-16(fp)
80219660:	103ee83a 	callr	r2
80219664:	00000106 	br	8021966c <open+0x100>
80219668:	0005883a 	mov	r2,zero
8021966c:	e0bffa15 	stw	r2,-24(fp)
80219670:	00000206 	br	8021967c <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
80219674:	00bffb44 	movi	r2,-19
80219678:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
8021967c:	e0bffa17 	ldw	r2,-24(fp)
80219680:	1000090e 	bge	r2,zero,802196a8 <open+0x13c>
  {
    alt_release_fd (index);  
80219684:	e13ff917 	ldw	r4,-28(fp)
80219688:	02146800 	call	80214680 <alt_release_fd>
    ALT_ERRNO = -status;
8021968c:	021946c0 	call	8021946c <alt_get_errno>
80219690:	1007883a 	mov	r3,r2
80219694:	e0bffa17 	ldw	r2,-24(fp)
80219698:	0085c83a 	sub	r2,zero,r2
8021969c:	18800015 	stw	r2,0(r3)
    return -1;
802196a0:	00bfffc4 	movi	r2,-1
802196a4:	00000106 	br	802196ac <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
802196a8:	e0bff917 	ldw	r2,-28(fp)
}
802196ac:	e037883a 	mov	sp,fp
802196b0:	dfc00117 	ldw	ra,4(sp)
802196b4:	df000017 	ldw	fp,0(sp)
802196b8:	dec00204 	addi	sp,sp,8
802196bc:	f800283a 	ret

802196c0 <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
802196c0:	defff204 	addi	sp,sp,-56
802196c4:	dfc00a15 	stw	ra,40(sp)
802196c8:	df000915 	stw	fp,36(sp)
802196cc:	df000904 	addi	fp,sp,36
802196d0:	e13fff15 	stw	r4,-4(fp)
802196d4:	e1400215 	stw	r5,8(fp)
802196d8:	e1800315 	stw	r6,12(fp)
802196dc:	e1c00415 	stw	r7,16(fp)
	va_list args;
	va_start(args, fmt);
802196e0:	e0800204 	addi	r2,fp,8
802196e4:	e0bffe15 	stw	r2,-8(fp)
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
802196e8:	e0bfff17 	ldw	r2,-4(fp)
802196ec:	e0bff715 	stw	r2,-36(fp)
    while ((c = *w++) != 0)
802196f0:	00006f06 	br	802198b0 <alt_printf+0x1f0>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
802196f4:	e0bff807 	ldb	r2,-32(fp)
802196f8:	10800960 	cmpeqi	r2,r2,37
802196fc:	1000041e 	bne	r2,zero,80219710 <alt_printf+0x50>
        {
            alt_putchar(c);
80219700:	e0bff807 	ldb	r2,-32(fp)
80219704:	1009883a 	mov	r4,r2
80219708:	02198ec0 	call	802198ec <alt_putchar>
8021970c:	00006806 	br	802198b0 <alt_printf+0x1f0>
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
80219710:	e0bff717 	ldw	r2,-36(fp)
80219714:	10c00044 	addi	r3,r2,1
80219718:	e0fff715 	stw	r3,-36(fp)
8021971c:	10800003 	ldbu	r2,0(r2)
80219720:	e0bff805 	stb	r2,-32(fp)
80219724:	e0bff807 	ldb	r2,-32(fp)
80219728:	10006926 	beq	r2,zero,802198d0 <alt_printf+0x210>
            {
                if (c == '%')
8021972c:	e0bff807 	ldb	r2,-32(fp)
80219730:	10800958 	cmpnei	r2,r2,37
80219734:	1000041e 	bne	r2,zero,80219748 <alt_printf+0x88>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
80219738:	e0bff807 	ldb	r2,-32(fp)
8021973c:	1009883a 	mov	r4,r2
80219740:	02198ec0 	call	802198ec <alt_putchar>
80219744:	00005a06 	br	802198b0 <alt_printf+0x1f0>
                } 
                else if (c == 'c')
80219748:	e0bff807 	ldb	r2,-32(fp)
8021974c:	108018d8 	cmpnei	r2,r2,99
80219750:	1000081e 	bne	r2,zero,80219774 <alt_printf+0xb4>
                {
                    int v = va_arg(args, int);
80219754:	e0bffe17 	ldw	r2,-8(fp)
80219758:	10c00104 	addi	r3,r2,4
8021975c:	e0fffe15 	stw	r3,-8(fp)
80219760:	10800017 	ldw	r2,0(r2)
80219764:	e0bffd15 	stw	r2,-12(fp)
                    alt_putchar(v);
80219768:	e13ffd17 	ldw	r4,-12(fp)
8021976c:	02198ec0 	call	802198ec <alt_putchar>
80219770:	00004f06 	br	802198b0 <alt_printf+0x1f0>
                }
                else if (c == 'x')
80219774:	e0bff807 	ldb	r2,-32(fp)
80219778:	10801e18 	cmpnei	r2,r2,120
8021977c:	1000341e 	bne	r2,zero,80219850 <alt_printf+0x190>
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
80219780:	e0bffe17 	ldw	r2,-8(fp)
80219784:	10c00104 	addi	r3,r2,4
80219788:	e0fffe15 	stw	r3,-8(fp)
8021978c:	10800017 	ldw	r2,0(r2)
80219790:	e0bffb15 	stw	r2,-20(fp)
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
80219794:	e0bffb17 	ldw	r2,-20(fp)
80219798:	1000031e 	bne	r2,zero,802197a8 <alt_printf+0xe8>
                    {
                        alt_putchar('0');
8021979c:	01000c04 	movi	r4,48
802197a0:	02198ec0 	call	802198ec <alt_putchar>
                        continue;
802197a4:	00004206 	br	802198b0 <alt_printf+0x1f0>
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
802197a8:	00800704 	movi	r2,28
802197ac:	e0bff915 	stw	r2,-28(fp)
                    while (!(v & (0xF << digit_shift)))
802197b0:	00000306 	br	802197c0 <alt_printf+0x100>
                        digit_shift -= 4;
802197b4:	e0bff917 	ldw	r2,-28(fp)
802197b8:	10bfff04 	addi	r2,r2,-4
802197bc:	e0bff915 	stw	r2,-28(fp)
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
802197c0:	00c003c4 	movi	r3,15
802197c4:	e0bff917 	ldw	r2,-28(fp)
802197c8:	1884983a 	sll	r2,r3,r2
802197cc:	1007883a 	mov	r3,r2
802197d0:	e0bffb17 	ldw	r2,-20(fp)
802197d4:	1884703a 	and	r2,r3,r2
802197d8:	103ff626 	beq	r2,zero,802197b4 <__reset+0xfa1f97b4>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
802197dc:	00001906 	br	80219844 <alt_printf+0x184>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
802197e0:	00c003c4 	movi	r3,15
802197e4:	e0bff917 	ldw	r2,-28(fp)
802197e8:	1884983a 	sll	r2,r3,r2
802197ec:	1007883a 	mov	r3,r2
802197f0:	e0bffb17 	ldw	r2,-20(fp)
802197f4:	1886703a 	and	r3,r3,r2
802197f8:	e0bff917 	ldw	r2,-28(fp)
802197fc:	1884d83a 	srl	r2,r3,r2
80219800:	e0bffc15 	stw	r2,-16(fp)
                        if (digit <= 9)
80219804:	e0bffc17 	ldw	r2,-16(fp)
80219808:	108002a8 	cmpgeui	r2,r2,10
8021980c:	1000041e 	bne	r2,zero,80219820 <alt_printf+0x160>
                            c = '0' + digit;
80219810:	e0bffc17 	ldw	r2,-16(fp)
80219814:	10800c04 	addi	r2,r2,48
80219818:	e0bff805 	stb	r2,-32(fp)
8021981c:	00000306 	br	8021982c <alt_printf+0x16c>
                        else
                            c = 'a' + digit - 10;
80219820:	e0bffc17 	ldw	r2,-16(fp)
80219824:	108015c4 	addi	r2,r2,87
80219828:	e0bff805 	stb	r2,-32(fp)
                        alt_putchar(c);
8021982c:	e0bff807 	ldb	r2,-32(fp)
80219830:	1009883a 	mov	r4,r2
80219834:	02198ec0 	call	802198ec <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
80219838:	e0bff917 	ldw	r2,-28(fp)
8021983c:	10bfff04 	addi	r2,r2,-4
80219840:	e0bff915 	stw	r2,-28(fp)
80219844:	e0bff917 	ldw	r2,-28(fp)
80219848:	103fe50e 	bge	r2,zero,802197e0 <__reset+0xfa1f97e0>
8021984c:	00001806 	br	802198b0 <alt_printf+0x1f0>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
80219850:	e0bff807 	ldb	r2,-32(fp)
80219854:	10801cd8 	cmpnei	r2,r2,115
80219858:	1000151e 	bne	r2,zero,802198b0 <alt_printf+0x1f0>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
8021985c:	e0bffe17 	ldw	r2,-8(fp)
80219860:	10c00104 	addi	r3,r2,4
80219864:	e0fffe15 	stw	r3,-8(fp)
80219868:	10800017 	ldw	r2,0(r2)
8021986c:	e0bffa15 	stw	r2,-24(fp)

                    while(*s)
80219870:	00000906 	br	80219898 <alt_printf+0x1d8>
                      alt_putchar(*s++);
80219874:	e0bffa17 	ldw	r2,-24(fp)
80219878:	10c00044 	addi	r3,r2,1
8021987c:	e0fffa15 	stw	r3,-24(fp)
80219880:	10800003 	ldbu	r2,0(r2)
80219884:	10803fcc 	andi	r2,r2,255
80219888:	1080201c 	xori	r2,r2,128
8021988c:	10bfe004 	addi	r2,r2,-128
80219890:	1009883a 	mov	r4,r2
80219894:	02198ec0 	call	802198ec <alt_putchar>
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
80219898:	e0bffa17 	ldw	r2,-24(fp)
8021989c:	10800003 	ldbu	r2,0(r2)
802198a0:	10803fcc 	andi	r2,r2,255
802198a4:	1080201c 	xori	r2,r2,128
802198a8:	10bfe004 	addi	r2,r2,-128
802198ac:	103ff11e 	bne	r2,zero,80219874 <__reset+0xfa1f9874>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
802198b0:	e0bff717 	ldw	r2,-36(fp)
802198b4:	10c00044 	addi	r3,r2,1
802198b8:	e0fff715 	stw	r3,-36(fp)
802198bc:	10800003 	ldbu	r2,0(r2)
802198c0:	e0bff805 	stb	r2,-32(fp)
802198c4:	e0bff807 	ldb	r2,-32(fp)
802198c8:	103f8a1e 	bne	r2,zero,802196f4 <__reset+0xfa1f96f4>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
802198cc:	00000106 	br	802198d4 <alt_printf+0x214>
                      alt_putchar(*s++);
                }
            }
            else
            {
                break;
802198d0:	0001883a 	nop
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
802198d4:	0001883a 	nop
802198d8:	e037883a 	mov	sp,fp
802198dc:	dfc00117 	ldw	ra,4(sp)
802198e0:	df000017 	ldw	fp,0(sp)
802198e4:	dec00504 	addi	sp,sp,20
802198e8:	f800283a 	ret

802198ec <alt_putchar>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
802198ec:	defffd04 	addi	sp,sp,-12
802198f0:	dfc00215 	stw	ra,8(sp)
802198f4:	df000115 	stw	fp,4(sp)
802198f8:	df000104 	addi	fp,sp,4
802198fc:	e13fff15 	stw	r4,-4(fp)
    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
        return -1;
    }
    return c;
#else
    return putchar(c);
80219900:	d0a00317 	ldw	r2,-32756(gp)
80219904:	10800217 	ldw	r2,8(r2)
80219908:	100b883a 	mov	r5,r2
8021990c:	e13fff17 	ldw	r4,-4(fp)
80219910:	0219cfc0 	call	80219cfc <putc>
#endif
#endif
}
80219914:	e037883a 	mov	sp,fp
80219918:	dfc00117 	ldw	ra,4(sp)
8021991c:	df000017 	ldw	fp,0(sp)
80219920:	dec00204 	addi	sp,sp,8
80219924:	f800283a 	ret

80219928 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
80219928:	deffff04 	addi	sp,sp,-4
8021992c:	df000015 	stw	fp,0(sp)
80219930:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
80219934:	000170fa 	wrctl	ienable,zero
}
80219938:	0001883a 	nop
8021993c:	e037883a 	mov	sp,fp
80219940:	df000017 	ldw	fp,0(sp)
80219944:	dec00104 	addi	sp,sp,4
80219948:	f800283a 	ret

8021994c <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
8021994c:	defffb04 	addi	sp,sp,-20
80219950:	dfc00415 	stw	ra,16(sp)
80219954:	df000315 	stw	fp,12(sp)
80219958:	df000304 	addi	fp,sp,12
8021995c:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
80219960:	d0a00817 	ldw	r2,-32736(gp)
80219964:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
80219968:	00003106 	br	80219a30 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
8021996c:	e0bffd17 	ldw	r2,-12(fp)
80219970:	10800217 	ldw	r2,8(r2)
80219974:	1009883a 	mov	r4,r2
80219978:	0206b7c0 	call	80206b7c <strlen>
8021997c:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
80219980:	e0bffd17 	ldw	r2,-12(fp)
80219984:	10c00217 	ldw	r3,8(r2)
80219988:	e0bffe17 	ldw	r2,-8(fp)
8021998c:	10bfffc4 	addi	r2,r2,-1
80219990:	1885883a 	add	r2,r3,r2
80219994:	10800003 	ldbu	r2,0(r2)
80219998:	10803fcc 	andi	r2,r2,255
8021999c:	1080201c 	xori	r2,r2,128
802199a0:	10bfe004 	addi	r2,r2,-128
802199a4:	10800bd8 	cmpnei	r2,r2,47
802199a8:	1000031e 	bne	r2,zero,802199b8 <alt_find_file+0x6c>
    {
      len -= 1;
802199ac:	e0bffe17 	ldw	r2,-8(fp)
802199b0:	10bfffc4 	addi	r2,r2,-1
802199b4:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
802199b8:	e0bffe17 	ldw	r2,-8(fp)
802199bc:	e0ffff17 	ldw	r3,-4(fp)
802199c0:	1885883a 	add	r2,r3,r2
802199c4:	10800003 	ldbu	r2,0(r2)
802199c8:	10803fcc 	andi	r2,r2,255
802199cc:	1080201c 	xori	r2,r2,128
802199d0:	10bfe004 	addi	r2,r2,-128
802199d4:	10800be0 	cmpeqi	r2,r2,47
802199d8:	1000081e 	bne	r2,zero,802199fc <alt_find_file+0xb0>
802199dc:	e0bffe17 	ldw	r2,-8(fp)
802199e0:	e0ffff17 	ldw	r3,-4(fp)
802199e4:	1885883a 	add	r2,r3,r2
802199e8:	10800003 	ldbu	r2,0(r2)
802199ec:	10803fcc 	andi	r2,r2,255
802199f0:	1080201c 	xori	r2,r2,128
802199f4:	10bfe004 	addi	r2,r2,-128
802199f8:	10000a1e 	bne	r2,zero,80219a24 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
802199fc:	e0bffd17 	ldw	r2,-12(fp)
80219a00:	10800217 	ldw	r2,8(r2)
80219a04:	e0fffe17 	ldw	r3,-8(fp)
80219a08:	180d883a 	mov	r6,r3
80219a0c:	e17fff17 	ldw	r5,-4(fp)
80219a10:	1009883a 	mov	r4,r2
80219a14:	0219be00 	call	80219be0 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
80219a18:	1000021e 	bne	r2,zero,80219a24 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
80219a1c:	e0bffd17 	ldw	r2,-12(fp)
80219a20:	00000706 	br	80219a40 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
80219a24:	e0bffd17 	ldw	r2,-12(fp)
80219a28:	10800017 	ldw	r2,0(r2)
80219a2c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
80219a30:	e0fffd17 	ldw	r3,-12(fp)
80219a34:	d0a00804 	addi	r2,gp,-32736
80219a38:	18bfcc1e 	bne	r3,r2,8021996c <__reset+0xfa1f996c>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
80219a3c:	0005883a 	mov	r2,zero
}
80219a40:	e037883a 	mov	sp,fp
80219a44:	dfc00117 	ldw	ra,4(sp)
80219a48:	df000017 	ldw	fp,0(sp)
80219a4c:	dec00204 	addi	sp,sp,8
80219a50:	f800283a 	ret

80219a54 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
80219a54:	defffc04 	addi	sp,sp,-16
80219a58:	df000315 	stw	fp,12(sp)
80219a5c:	df000304 	addi	fp,sp,12
80219a60:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
80219a64:	00bffa04 	movi	r2,-24
80219a68:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
80219a6c:	e03ffd15 	stw	zero,-12(fp)
80219a70:	00001906 	br	80219ad8 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
80219a74:	00a008b4 	movhi	r2,32802
80219a78:	10ad1b04 	addi	r2,r2,-19348
80219a7c:	e0fffd17 	ldw	r3,-12(fp)
80219a80:	18c00324 	muli	r3,r3,12
80219a84:	10c5883a 	add	r2,r2,r3
80219a88:	10800017 	ldw	r2,0(r2)
80219a8c:	10000f1e 	bne	r2,zero,80219acc <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
80219a90:	00a008b4 	movhi	r2,32802
80219a94:	10ad1b04 	addi	r2,r2,-19348
80219a98:	e0fffd17 	ldw	r3,-12(fp)
80219a9c:	18c00324 	muli	r3,r3,12
80219aa0:	10c5883a 	add	r2,r2,r3
80219aa4:	e0ffff17 	ldw	r3,-4(fp)
80219aa8:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
80219aac:	d0e00c17 	ldw	r3,-32720(gp)
80219ab0:	e0bffd17 	ldw	r2,-12(fp)
80219ab4:	1880020e 	bge	r3,r2,80219ac0 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
80219ab8:	e0bffd17 	ldw	r2,-12(fp)
80219abc:	d0a00c15 	stw	r2,-32720(gp)
      }
      rc = i;
80219ac0:	e0bffd17 	ldw	r2,-12(fp)
80219ac4:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
80219ac8:	00000606 	br	80219ae4 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
80219acc:	e0bffd17 	ldw	r2,-12(fp)
80219ad0:	10800044 	addi	r2,r2,1
80219ad4:	e0bffd15 	stw	r2,-12(fp)
80219ad8:	e0bffd17 	ldw	r2,-12(fp)
80219adc:	10800810 	cmplti	r2,r2,32
80219ae0:	103fe41e 	bne	r2,zero,80219a74 <__reset+0xfa1f9a74>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
80219ae4:	e0bffe17 	ldw	r2,-8(fp)
}
80219ae8:	e037883a 	mov	sp,fp
80219aec:	df000017 	ldw	fp,0(sp)
80219af0:	dec00104 	addi	sp,sp,4
80219af4:	f800283a 	ret

80219af8 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
80219af8:	defffe04 	addi	sp,sp,-8
80219afc:	df000115 	stw	fp,4(sp)
80219b00:	df000104 	addi	fp,sp,4
80219b04:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
80219b08:	e0bfff17 	ldw	r2,-4(fp)
80219b0c:	10bffe84 	addi	r2,r2,-6
80219b10:	10c00428 	cmpgeui	r3,r2,16
80219b14:	18001a1e 	bne	r3,zero,80219b80 <alt_exception_cause_generated_bad_addr+0x88>
80219b18:	100690ba 	slli	r3,r2,2
80219b1c:	00a008b4 	movhi	r2,32802
80219b20:	10a6cc04 	addi	r2,r2,-25808
80219b24:	1885883a 	add	r2,r3,r2
80219b28:	10800017 	ldw	r2,0(r2)
80219b2c:	1000683a 	jmp	r2
80219b30:	80219b70 	cmpltui	zero,r16,34413
80219b34:	80219b70 	cmpltui	zero,r16,34413
80219b38:	80219b80 	call	880219b8 <__reset+0x20019b8>
80219b3c:	80219b80 	call	880219b8 <__reset+0x20019b8>
80219b40:	80219b80 	call	880219b8 <__reset+0x20019b8>
80219b44:	80219b70 	cmpltui	zero,r16,34413
80219b48:	80219b78 	rdprs	zero,r16,-31123
80219b4c:	80219b80 	call	880219b8 <__reset+0x20019b8>
80219b50:	80219b70 	cmpltui	zero,r16,34413
80219b54:	80219b70 	cmpltui	zero,r16,34413
80219b58:	80219b80 	call	880219b8 <__reset+0x20019b8>
80219b5c:	80219b70 	cmpltui	zero,r16,34413
80219b60:	80219b78 	rdprs	zero,r16,-31123
80219b64:	80219b80 	call	880219b8 <__reset+0x20019b8>
80219b68:	80219b80 	call	880219b8 <__reset+0x20019b8>
80219b6c:	80219b70 	cmpltui	zero,r16,34413
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
80219b70:	00800044 	movi	r2,1
80219b74:	00000306 	br	80219b84 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
80219b78:	0005883a 	mov	r2,zero
80219b7c:	00000106 	br	80219b84 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
80219b80:	0005883a 	mov	r2,zero
  }
}
80219b84:	e037883a 	mov	sp,fp
80219b88:	df000017 	ldw	fp,0(sp)
80219b8c:	dec00104 	addi	sp,sp,4
80219b90:	f800283a 	ret

80219b94 <atexit>:
80219b94:	200b883a 	mov	r5,r4
80219b98:	000f883a 	mov	r7,zero
80219b9c:	000d883a 	mov	r6,zero
80219ba0:	0009883a 	mov	r4,zero
80219ba4:	0219eb01 	jmpi	80219eb0 <__register_exitproc>

80219ba8 <exit>:
80219ba8:	defffe04 	addi	sp,sp,-8
80219bac:	000b883a 	mov	r5,zero
80219bb0:	dc000015 	stw	r16,0(sp)
80219bb4:	dfc00115 	stw	ra,4(sp)
80219bb8:	2021883a 	mov	r16,r4
80219bbc:	0219fc80 	call	80219fc8 <__call_exitprocs>
80219bc0:	00a008b4 	movhi	r2,32802
80219bc4:	10b24004 	addi	r2,r2,-14080
80219bc8:	11000017 	ldw	r4,0(r2)
80219bcc:	20800f17 	ldw	r2,60(r4)
80219bd0:	10000126 	beq	r2,zero,80219bd8 <exit+0x30>
80219bd4:	103ee83a 	callr	r2
80219bd8:	8009883a 	mov	r4,r16
80219bdc:	021a1480 	call	8021a148 <_exit>

80219be0 <memcmp>:
80219be0:	01c000c4 	movi	r7,3
80219be4:	3980192e 	bgeu	r7,r6,80219c4c <memcmp+0x6c>
80219be8:	2144b03a 	or	r2,r4,r5
80219bec:	11c4703a 	and	r2,r2,r7
80219bf0:	10000f26 	beq	r2,zero,80219c30 <memcmp+0x50>
80219bf4:	20800003 	ldbu	r2,0(r4)
80219bf8:	28c00003 	ldbu	r3,0(r5)
80219bfc:	10c0151e 	bne	r2,r3,80219c54 <memcmp+0x74>
80219c00:	31bfff84 	addi	r6,r6,-2
80219c04:	01ffffc4 	movi	r7,-1
80219c08:	00000406 	br	80219c1c <memcmp+0x3c>
80219c0c:	20800003 	ldbu	r2,0(r4)
80219c10:	28c00003 	ldbu	r3,0(r5)
80219c14:	31bfffc4 	addi	r6,r6,-1
80219c18:	10c00e1e 	bne	r2,r3,80219c54 <memcmp+0x74>
80219c1c:	21000044 	addi	r4,r4,1
80219c20:	29400044 	addi	r5,r5,1
80219c24:	31fff91e 	bne	r6,r7,80219c0c <__reset+0xfa1f9c0c>
80219c28:	0005883a 	mov	r2,zero
80219c2c:	f800283a 	ret
80219c30:	20c00017 	ldw	r3,0(r4)
80219c34:	28800017 	ldw	r2,0(r5)
80219c38:	18bfee1e 	bne	r3,r2,80219bf4 <__reset+0xfa1f9bf4>
80219c3c:	31bfff04 	addi	r6,r6,-4
80219c40:	21000104 	addi	r4,r4,4
80219c44:	29400104 	addi	r5,r5,4
80219c48:	39bff936 	bltu	r7,r6,80219c30 <__reset+0xfa1f9c30>
80219c4c:	303fe91e 	bne	r6,zero,80219bf4 <__reset+0xfa1f9bf4>
80219c50:	003ff506 	br	80219c28 <__reset+0xfa1f9c28>
80219c54:	10c5c83a 	sub	r2,r2,r3
80219c58:	f800283a 	ret

80219c5c <_putc_r>:
80219c5c:	defffc04 	addi	sp,sp,-16
80219c60:	dc000215 	stw	r16,8(sp)
80219c64:	dfc00315 	stw	ra,12(sp)
80219c68:	2021883a 	mov	r16,r4
80219c6c:	20000226 	beq	r4,zero,80219c78 <_putc_r+0x1c>
80219c70:	20800e17 	ldw	r2,56(r4)
80219c74:	10001b26 	beq	r2,zero,80219ce4 <_putc_r+0x88>
80219c78:	30800217 	ldw	r2,8(r6)
80219c7c:	10bfffc4 	addi	r2,r2,-1
80219c80:	30800215 	stw	r2,8(r6)
80219c84:	10000a16 	blt	r2,zero,80219cb0 <_putc_r+0x54>
80219c88:	30800017 	ldw	r2,0(r6)
80219c8c:	11400005 	stb	r5,0(r2)
80219c90:	30800017 	ldw	r2,0(r6)
80219c94:	10c00044 	addi	r3,r2,1
80219c98:	30c00015 	stw	r3,0(r6)
80219c9c:	10800003 	ldbu	r2,0(r2)
80219ca0:	dfc00317 	ldw	ra,12(sp)
80219ca4:	dc000217 	ldw	r16,8(sp)
80219ca8:	dec00404 	addi	sp,sp,16
80219cac:	f800283a 	ret
80219cb0:	30c00617 	ldw	r3,24(r6)
80219cb4:	10c00616 	blt	r2,r3,80219cd0 <_putc_r+0x74>
80219cb8:	30800017 	ldw	r2,0(r6)
80219cbc:	00c00284 	movi	r3,10
80219cc0:	11400005 	stb	r5,0(r2)
80219cc4:	30800017 	ldw	r2,0(r6)
80219cc8:	11400003 	ldbu	r5,0(r2)
80219ccc:	28fff11e 	bne	r5,r3,80219c94 <__reset+0xfa1f9c94>
80219cd0:	8009883a 	mov	r4,r16
80219cd4:	dfc00317 	ldw	ra,12(sp)
80219cd8:	dc000217 	ldw	r16,8(sp)
80219cdc:	dec00404 	addi	sp,sp,16
80219ce0:	020fc081 	jmpi	8020fc08 <__swbuf_r>
80219ce4:	d9400015 	stw	r5,0(sp)
80219ce8:	d9800115 	stw	r6,4(sp)
80219cec:	020aeb80 	call	8020aeb8 <__sinit>
80219cf0:	d9800117 	ldw	r6,4(sp)
80219cf4:	d9400017 	ldw	r5,0(sp)
80219cf8:	003fdf06 	br	80219c78 <__reset+0xfa1f9c78>

80219cfc <putc>:
80219cfc:	00a008b4 	movhi	r2,32802
80219d00:	defffc04 	addi	sp,sp,-16
80219d04:	10b24104 	addi	r2,r2,-14076
80219d08:	dc000115 	stw	r16,4(sp)
80219d0c:	14000017 	ldw	r16,0(r2)
80219d10:	dc400215 	stw	r17,8(sp)
80219d14:	dfc00315 	stw	ra,12(sp)
80219d18:	2023883a 	mov	r17,r4
80219d1c:	80000226 	beq	r16,zero,80219d28 <putc+0x2c>
80219d20:	80800e17 	ldw	r2,56(r16)
80219d24:	10001a26 	beq	r2,zero,80219d90 <putc+0x94>
80219d28:	28800217 	ldw	r2,8(r5)
80219d2c:	10bfffc4 	addi	r2,r2,-1
80219d30:	28800215 	stw	r2,8(r5)
80219d34:	10000b16 	blt	r2,zero,80219d64 <putc+0x68>
80219d38:	28800017 	ldw	r2,0(r5)
80219d3c:	14400005 	stb	r17,0(r2)
80219d40:	28800017 	ldw	r2,0(r5)
80219d44:	10c00044 	addi	r3,r2,1
80219d48:	28c00015 	stw	r3,0(r5)
80219d4c:	10800003 	ldbu	r2,0(r2)
80219d50:	dfc00317 	ldw	ra,12(sp)
80219d54:	dc400217 	ldw	r17,8(sp)
80219d58:	dc000117 	ldw	r16,4(sp)
80219d5c:	dec00404 	addi	sp,sp,16
80219d60:	f800283a 	ret
80219d64:	28c00617 	ldw	r3,24(r5)
80219d68:	10c00e16 	blt	r2,r3,80219da4 <putc+0xa8>
80219d6c:	28800017 	ldw	r2,0(r5)
80219d70:	01000284 	movi	r4,10
80219d74:	14400005 	stb	r17,0(r2)
80219d78:	28800017 	ldw	r2,0(r5)
80219d7c:	10c00003 	ldbu	r3,0(r2)
80219d80:	193ff01e 	bne	r3,r4,80219d44 <__reset+0xfa1f9d44>
80219d84:	280d883a 	mov	r6,r5
80219d88:	180b883a 	mov	r5,r3
80219d8c:	00000706 	br	80219dac <putc+0xb0>
80219d90:	8009883a 	mov	r4,r16
80219d94:	d9400015 	stw	r5,0(sp)
80219d98:	020aeb80 	call	8020aeb8 <__sinit>
80219d9c:	d9400017 	ldw	r5,0(sp)
80219da0:	003fe106 	br	80219d28 <__reset+0xfa1f9d28>
80219da4:	280d883a 	mov	r6,r5
80219da8:	880b883a 	mov	r5,r17
80219dac:	8009883a 	mov	r4,r16
80219db0:	dfc00317 	ldw	ra,12(sp)
80219db4:	dc400217 	ldw	r17,8(sp)
80219db8:	dc000117 	ldw	r16,4(sp)
80219dbc:	dec00404 	addi	sp,sp,16
80219dc0:	020fc081 	jmpi	8020fc08 <__swbuf_r>

80219dc4 <strncpy>:
80219dc4:	2906b03a 	or	r3,r5,r4
80219dc8:	18c000cc 	andi	r3,r3,3
80219dcc:	2005883a 	mov	r2,r4
80219dd0:	18002c1e 	bne	r3,zero,80219e84 <strncpy+0xc0>
80219dd4:	010000c4 	movi	r4,3
80219dd8:	21802a2e 	bgeu	r4,r6,80219e84 <strncpy+0xc0>
80219ddc:	033fbff4 	movhi	r12,65279
80219de0:	02e02074 	movhi	r11,32897
80219de4:	633fbfc4 	addi	r12,r12,-257
80219de8:	5ae02004 	addi	r11,r11,-32640
80219dec:	100f883a 	mov	r7,r2
80219df0:	2a000017 	ldw	r8,0(r5)
80219df4:	3815883a 	mov	r10,r7
80219df8:	4313883a 	add	r9,r8,r12
80219dfc:	0206303a 	nor	r3,zero,r8
80219e00:	48c6703a 	and	r3,r9,r3
80219e04:	1ac6703a 	and	r3,r3,r11
80219e08:	1800261e 	bne	r3,zero,80219ea4 <strncpy+0xe0>
80219e0c:	39c00104 	addi	r7,r7,4
80219e10:	52000015 	stw	r8,0(r10)
80219e14:	31bfff04 	addi	r6,r6,-4
80219e18:	3811883a 	mov	r8,r7
80219e1c:	29400104 	addi	r5,r5,4
80219e20:	21bff336 	bltu	r4,r6,80219df0 <__reset+0xfa1f9df0>
80219e24:	30001e26 	beq	r6,zero,80219ea0 <strncpy+0xdc>
80219e28:	29c00003 	ldbu	r7,0(r5)
80219e2c:	31bfffc4 	addi	r6,r6,-1
80219e30:	40c00044 	addi	r3,r8,1
80219e34:	41c00005 	stb	r7,0(r8)
80219e38:	39c03fcc 	andi	r7,r7,255
80219e3c:	39c0201c 	xori	r7,r7,128
80219e40:	39ffe004 	addi	r7,r7,-128
80219e44:	29400044 	addi	r5,r5,1
80219e48:	38001026 	beq	r7,zero,80219e8c <strncpy+0xc8>
80219e4c:	1811883a 	mov	r8,r3
80219e50:	00000906 	br	80219e78 <strncpy+0xb4>
80219e54:	29c00003 	ldbu	r7,0(r5)
80219e58:	31bfffc4 	addi	r6,r6,-1
80219e5c:	29400044 	addi	r5,r5,1
80219e60:	41c00005 	stb	r7,0(r8)
80219e64:	39c03fcc 	andi	r7,r7,255
80219e68:	39c0201c 	xori	r7,r7,128
80219e6c:	39ffe004 	addi	r7,r7,-128
80219e70:	1811883a 	mov	r8,r3
80219e74:	38000526 	beq	r7,zero,80219e8c <strncpy+0xc8>
80219e78:	18c00044 	addi	r3,r3,1
80219e7c:	303ff51e 	bne	r6,zero,80219e54 <__reset+0xfa1f9e54>
80219e80:	f800283a 	ret
80219e84:	1011883a 	mov	r8,r2
80219e88:	003fe606 	br	80219e24 <__reset+0xfa1f9e24>
80219e8c:	30000726 	beq	r6,zero,80219eac <strncpy+0xe8>
80219e90:	198d883a 	add	r6,r3,r6
80219e94:	18000005 	stb	zero,0(r3)
80219e98:	18c00044 	addi	r3,r3,1
80219e9c:	19bffd1e 	bne	r3,r6,80219e94 <__reset+0xfa1f9e94>
80219ea0:	f800283a 	ret
80219ea4:	3811883a 	mov	r8,r7
80219ea8:	003fdf06 	br	80219e28 <__reset+0xfa1f9e28>
80219eac:	f800283a 	ret

80219eb0 <__register_exitproc>:
80219eb0:	defffa04 	addi	sp,sp,-24
80219eb4:	dc000315 	stw	r16,12(sp)
80219eb8:	042008b4 	movhi	r16,32802
80219ebc:	84324004 	addi	r16,r16,-14080
80219ec0:	80c00017 	ldw	r3,0(r16)
80219ec4:	dc400415 	stw	r17,16(sp)
80219ec8:	dfc00515 	stw	ra,20(sp)
80219ecc:	18805217 	ldw	r2,328(r3)
80219ed0:	2023883a 	mov	r17,r4
80219ed4:	10003726 	beq	r2,zero,80219fb4 <__register_exitproc+0x104>
80219ed8:	10c00117 	ldw	r3,4(r2)
80219edc:	010007c4 	movi	r4,31
80219ee0:	20c00e16 	blt	r4,r3,80219f1c <__register_exitproc+0x6c>
80219ee4:	1a000044 	addi	r8,r3,1
80219ee8:	8800221e 	bne	r17,zero,80219f74 <__register_exitproc+0xc4>
80219eec:	18c00084 	addi	r3,r3,2
80219ef0:	18c7883a 	add	r3,r3,r3
80219ef4:	18c7883a 	add	r3,r3,r3
80219ef8:	12000115 	stw	r8,4(r2)
80219efc:	10c7883a 	add	r3,r2,r3
80219f00:	19400015 	stw	r5,0(r3)
80219f04:	0005883a 	mov	r2,zero
80219f08:	dfc00517 	ldw	ra,20(sp)
80219f0c:	dc400417 	ldw	r17,16(sp)
80219f10:	dc000317 	ldw	r16,12(sp)
80219f14:	dec00604 	addi	sp,sp,24
80219f18:	f800283a 	ret
80219f1c:	00800034 	movhi	r2,0
80219f20:	10800004 	addi	r2,r2,0
80219f24:	10002626 	beq	r2,zero,80219fc0 <__register_exitproc+0x110>
80219f28:	01006404 	movi	r4,400
80219f2c:	d9400015 	stw	r5,0(sp)
80219f30:	d9800115 	stw	r6,4(sp)
80219f34:	d9c00215 	stw	r7,8(sp)
80219f38:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x200000>
80219f3c:	d9400017 	ldw	r5,0(sp)
80219f40:	d9800117 	ldw	r6,4(sp)
80219f44:	d9c00217 	ldw	r7,8(sp)
80219f48:	10001d26 	beq	r2,zero,80219fc0 <__register_exitproc+0x110>
80219f4c:	81000017 	ldw	r4,0(r16)
80219f50:	10000115 	stw	zero,4(r2)
80219f54:	02000044 	movi	r8,1
80219f58:	22405217 	ldw	r9,328(r4)
80219f5c:	0007883a 	mov	r3,zero
80219f60:	12400015 	stw	r9,0(r2)
80219f64:	20805215 	stw	r2,328(r4)
80219f68:	10006215 	stw	zero,392(r2)
80219f6c:	10006315 	stw	zero,396(r2)
80219f70:	883fde26 	beq	r17,zero,80219eec <__reset+0xfa1f9eec>
80219f74:	18c9883a 	add	r4,r3,r3
80219f78:	2109883a 	add	r4,r4,r4
80219f7c:	1109883a 	add	r4,r2,r4
80219f80:	21802215 	stw	r6,136(r4)
80219f84:	01800044 	movi	r6,1
80219f88:	12406217 	ldw	r9,392(r2)
80219f8c:	30cc983a 	sll	r6,r6,r3
80219f90:	4992b03a 	or	r9,r9,r6
80219f94:	12406215 	stw	r9,392(r2)
80219f98:	21c04215 	stw	r7,264(r4)
80219f9c:	01000084 	movi	r4,2
80219fa0:	893fd21e 	bne	r17,r4,80219eec <__reset+0xfa1f9eec>
80219fa4:	11006317 	ldw	r4,396(r2)
80219fa8:	218cb03a 	or	r6,r4,r6
80219fac:	11806315 	stw	r6,396(r2)
80219fb0:	003fce06 	br	80219eec <__reset+0xfa1f9eec>
80219fb4:	18805304 	addi	r2,r3,332
80219fb8:	18805215 	stw	r2,328(r3)
80219fbc:	003fc606 	br	80219ed8 <__reset+0xfa1f9ed8>
80219fc0:	00bfffc4 	movi	r2,-1
80219fc4:	003fd006 	br	80219f08 <__reset+0xfa1f9f08>

80219fc8 <__call_exitprocs>:
80219fc8:	defff504 	addi	sp,sp,-44
80219fcc:	df000915 	stw	fp,36(sp)
80219fd0:	dd400615 	stw	r21,24(sp)
80219fd4:	dc800315 	stw	r18,12(sp)
80219fd8:	dfc00a15 	stw	ra,40(sp)
80219fdc:	ddc00815 	stw	r23,32(sp)
80219fe0:	dd800715 	stw	r22,28(sp)
80219fe4:	dd000515 	stw	r20,20(sp)
80219fe8:	dcc00415 	stw	r19,16(sp)
80219fec:	dc400215 	stw	r17,8(sp)
80219ff0:	dc000115 	stw	r16,4(sp)
80219ff4:	d9000015 	stw	r4,0(sp)
80219ff8:	2839883a 	mov	fp,r5
80219ffc:	04800044 	movi	r18,1
8021a000:	057fffc4 	movi	r21,-1
8021a004:	00a008b4 	movhi	r2,32802
8021a008:	10b24004 	addi	r2,r2,-14080
8021a00c:	12000017 	ldw	r8,0(r2)
8021a010:	45005217 	ldw	r20,328(r8)
8021a014:	44c05204 	addi	r19,r8,328
8021a018:	a0001c26 	beq	r20,zero,8021a08c <__call_exitprocs+0xc4>
8021a01c:	a0800117 	ldw	r2,4(r20)
8021a020:	15ffffc4 	addi	r23,r2,-1
8021a024:	b8000d16 	blt	r23,zero,8021a05c <__call_exitprocs+0x94>
8021a028:	14000044 	addi	r16,r2,1
8021a02c:	8421883a 	add	r16,r16,r16
8021a030:	8421883a 	add	r16,r16,r16
8021a034:	84402004 	addi	r17,r16,128
8021a038:	a463883a 	add	r17,r20,r17
8021a03c:	a421883a 	add	r16,r20,r16
8021a040:	e0001e26 	beq	fp,zero,8021a0bc <__call_exitprocs+0xf4>
8021a044:	80804017 	ldw	r2,256(r16)
8021a048:	e0801c26 	beq	fp,r2,8021a0bc <__call_exitprocs+0xf4>
8021a04c:	bdffffc4 	addi	r23,r23,-1
8021a050:	843fff04 	addi	r16,r16,-4
8021a054:	8c7fff04 	addi	r17,r17,-4
8021a058:	bd7ff91e 	bne	r23,r21,8021a040 <__reset+0xfa1fa040>
8021a05c:	00800034 	movhi	r2,0
8021a060:	10800004 	addi	r2,r2,0
8021a064:	10000926 	beq	r2,zero,8021a08c <__call_exitprocs+0xc4>
8021a068:	a0800117 	ldw	r2,4(r20)
8021a06c:	1000301e 	bne	r2,zero,8021a130 <__call_exitprocs+0x168>
8021a070:	a0800017 	ldw	r2,0(r20)
8021a074:	10003226 	beq	r2,zero,8021a140 <__call_exitprocs+0x178>
8021a078:	a009883a 	mov	r4,r20
8021a07c:	98800015 	stw	r2,0(r19)
8021a080:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x200000>
8021a084:	9d000017 	ldw	r20,0(r19)
8021a088:	a03fe41e 	bne	r20,zero,8021a01c <__reset+0xfa1fa01c>
8021a08c:	dfc00a17 	ldw	ra,40(sp)
8021a090:	df000917 	ldw	fp,36(sp)
8021a094:	ddc00817 	ldw	r23,32(sp)
8021a098:	dd800717 	ldw	r22,28(sp)
8021a09c:	dd400617 	ldw	r21,24(sp)
8021a0a0:	dd000517 	ldw	r20,20(sp)
8021a0a4:	dcc00417 	ldw	r19,16(sp)
8021a0a8:	dc800317 	ldw	r18,12(sp)
8021a0ac:	dc400217 	ldw	r17,8(sp)
8021a0b0:	dc000117 	ldw	r16,4(sp)
8021a0b4:	dec00b04 	addi	sp,sp,44
8021a0b8:	f800283a 	ret
8021a0bc:	a0800117 	ldw	r2,4(r20)
8021a0c0:	80c00017 	ldw	r3,0(r16)
8021a0c4:	10bfffc4 	addi	r2,r2,-1
8021a0c8:	15c01426 	beq	r2,r23,8021a11c <__call_exitprocs+0x154>
8021a0cc:	80000015 	stw	zero,0(r16)
8021a0d0:	183fde26 	beq	r3,zero,8021a04c <__reset+0xfa1fa04c>
8021a0d4:	95c8983a 	sll	r4,r18,r23
8021a0d8:	a0806217 	ldw	r2,392(r20)
8021a0dc:	a5800117 	ldw	r22,4(r20)
8021a0e0:	2084703a 	and	r2,r4,r2
8021a0e4:	10000b26 	beq	r2,zero,8021a114 <__call_exitprocs+0x14c>
8021a0e8:	a0806317 	ldw	r2,396(r20)
8021a0ec:	2088703a 	and	r4,r4,r2
8021a0f0:	20000c1e 	bne	r4,zero,8021a124 <__call_exitprocs+0x15c>
8021a0f4:	89400017 	ldw	r5,0(r17)
8021a0f8:	d9000017 	ldw	r4,0(sp)
8021a0fc:	183ee83a 	callr	r3
8021a100:	a0800117 	ldw	r2,4(r20)
8021a104:	15bfbf1e 	bne	r2,r22,8021a004 <__reset+0xfa1fa004>
8021a108:	98800017 	ldw	r2,0(r19)
8021a10c:	153fcf26 	beq	r2,r20,8021a04c <__reset+0xfa1fa04c>
8021a110:	003fbc06 	br	8021a004 <__reset+0xfa1fa004>
8021a114:	183ee83a 	callr	r3
8021a118:	003ff906 	br	8021a100 <__reset+0xfa1fa100>
8021a11c:	a5c00115 	stw	r23,4(r20)
8021a120:	003feb06 	br	8021a0d0 <__reset+0xfa1fa0d0>
8021a124:	89000017 	ldw	r4,0(r17)
8021a128:	183ee83a 	callr	r3
8021a12c:	003ff406 	br	8021a100 <__reset+0xfa1fa100>
8021a130:	a0800017 	ldw	r2,0(r20)
8021a134:	a027883a 	mov	r19,r20
8021a138:	1029883a 	mov	r20,r2
8021a13c:	003fb606 	br	8021a018 <__reset+0xfa1fa018>
8021a140:	0005883a 	mov	r2,zero
8021a144:	003ffb06 	br	8021a134 <__reset+0xfa1fa134>

8021a148 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
8021a148:	defffc04 	addi	sp,sp,-16
8021a14c:	dfc00315 	stw	ra,12(sp)
8021a150:	df000215 	stw	fp,8(sp)
8021a154:	df000204 	addi	fp,sp,8
8021a158:	e13fff15 	stw	r4,-4(fp)
  /* ALT_LOG - please see HAL/inc/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
8021a15c:	d0a00f17 	ldw	r2,-32708(gp)
8021a160:	10800058 	cmpnei	r2,r2,1
8021a164:	1000031e 	bne	r2,zero,8021a174 <_exit+0x2c>
8021a168:	012008b4 	movhi	r4,32802
8021a16c:	212ab504 	addi	r4,r4,-21804
8021a170:	0213e700 	call	80213e70 <alt_log_printf_proc>
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
8021a174:	d0a00f17 	ldw	r2,-32708(gp)
8021a178:	10800058 	cmpnei	r2,r2,1
8021a17c:	1000041e 	bne	r2,zero,8021a190 <_exit+0x48>
8021a180:	e17fff17 	ldw	r5,-4(fp)
8021a184:	012008b4 	movhi	r4,32802
8021a188:	212ac004 	addi	r4,r4,-21760
8021a18c:	0213e700 	call	80213e70 <alt_log_printf_proc>
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
8021a190:	d0a00f17 	ldw	r2,-32708(gp)
8021a194:	10800058 	cmpnei	r2,r2,1
8021a198:	1000031e 	bne	r2,zero,8021a1a8 <_exit+0x60>
8021a19c:	012008b4 	movhi	r4,32802
8021a1a0:	212acb04 	addi	r4,r4,-21716
8021a1a4:	0213e700 	call	80213e70 <alt_log_printf_proc>
  ALT_OS_STOP();
8021a1a8:	0001883a 	nop

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
8021a1ac:	d0a00f17 	ldw	r2,-32708(gp)
8021a1b0:	10800058 	cmpnei	r2,r2,1
8021a1b4:	1000031e 	bne	r2,zero,8021a1c4 <_exit+0x7c>
8021a1b8:	012008b4 	movhi	r4,32802
8021a1bc:	212ad504 	addi	r4,r4,-21676
8021a1c0:	0213e700 	call	80213e70 <alt_log_printf_proc>
8021a1c4:	e0bfff17 	ldw	r2,-4(fp)
8021a1c8:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
8021a1cc:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
8021a1d0:	10000226 	beq	r2,zero,8021a1dc <_exit+0x94>
    ALT_SIM_FAIL();
8021a1d4:	002af070 	cmpltui	zero,zero,43969
8021a1d8:	00000106 	br	8021a1e0 <_exit+0x98>
  } else {
    ALT_SIM_PASS();
8021a1dc:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
8021a1e0:	d0a00f17 	ldw	r2,-32708(gp)
8021a1e4:	10800058 	cmpnei	r2,r2,1
8021a1e8:	1000031e 	bne	r2,zero,8021a1f8 <_exit+0xb0>
8021a1ec:	012008b4 	movhi	r4,32802
8021a1f0:	212adf04 	addi	r4,r4,-21636
8021a1f4:	0213e700 	call	80213e70 <alt_log_printf_proc>
  while (1);
8021a1f8:	003fff06 	br	8021a1f8 <__reset+0xfa1fa1f8>
