0.6
2018.2
Jun 14 2018
20:41:02
C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,,,,,,,
C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sim_1/new/vend_tb.sv,1622553595,systemVerilog,,,,vend_tb,,,,,,,,
C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv,1622472508,systemVerilog,,C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv,,bin2bcd,,,,,,,,
C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv,1622472508,systemVerilog,,C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/FourLights.sv,,bin2bcd_0,,,,,,,,
C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/FourLights.sv,1623154026,systemVerilog,,C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/an_ctrl.sv,,FourLights,,,,,,,,
C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/an_ctrl.sv,1623154001,systemVerilog,,C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/clken.sv,,an_ctrl,,,,,,,,
C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/clken.sv,1623154011,systemVerilog,,C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/edge_det.sv,,clken,,,,,,,,
C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/edge_det.sv,1622472750,systemVerilog,,C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/sec_clk.sv,,edge_det,,,,,,,,
C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/sec_clk.sv,1623139775,systemVerilog,,C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend.sv,,sec_clk,,,,,,,,
C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend.sv,1623139811,systemVerilog,,C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend_fsm.sv,,vend,,,,,,,,
C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend_fsm.sv,1623148143,systemVerilog,,C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/x7seg_d.sv,,vend_fsm,,,,,,,,
C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/x7seg_d.sv,1622535845,systemVerilog,,C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sim_1/new/vend_tb.sv,,x7seg_d,,,,,,,,
