Project Information                       d:\maxplus\projects\exp5\alu\alu.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 06/30/2023 15:43:34

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


ALU


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

alu       EPM7096LC68-7    31       12       0      79      68          82 %
alu1      EPM7096LC68-7    15       18       0      93      50          96 %
alu2      EPM7032LC44-6    19       12       0      28      11          87 %

TOTAL:                     65       42       0      200     129         89 %

User Pins:                 19       11       0  



Project Information                       d:\maxplus\projects\exp5\alu\alu.rpt

** PROJECT COMPILATION MESSAGES **

Error: Project does not fit in specified device(s)
Info: Trying to find new partition/fit after discarding assignments as requested with the Partitioner/Fitter Status dialog box


Project Information                       d:\maxplus\projects\exp5\alu\alu.rpt

** MULTIPLE PIN CONNECTIONS **


For node name 'S2'
Connect: {alu@10,       alu1@8,       alu2@4}

For node name 'S1'
Connect: {alu@46,       alu1@9,       alu2@5}

For node name 'S0'
Connect: {alu@49,       alu1@10,      alu2@6}

For node name 'X7'
Connect: {alu@18,       alu2@28}

For node name '~2612~1'
Connect: {alu1@46,      alu@5}

For node name 'Y7'
Connect: {alu1@15,      alu@15}

For node name '~2395~1'
Connect: {alu2@34,      alu@4}

For node name 'X6'
Connect: {alu@40,       alu2@25}

For node name '~2417~1'
Connect: {alu2@36,      alu@47}

For node name 'X5'
Connect: {alu@14,       alu2@8}

For node name '~2441~1'
Connect: {alu2@27,      alu@22}

For node name 'X4'
Connect: {alu@61,       alu2@7}

For node name '~2465~1'
Connect: {alu2@33,      alu@20}

Connect: {alu1@64,      alu@25}

For node name '~2370~1'
Connect: {alu2@32,      alu@9,        alu1@12}

Connect: {alu2@40,      alu@39}

Connect: {alu1@62,      alu@41,       alu2@13}

Connect: {alu1@57,      alu@50}

Connect: {alu1@36,      alu@54}

Connect: {alu1@14,      alu@56}

Connect: {alu1@13,      alu@51}

Connect: {alu1@23,      alu@52}

Connect: {alu1@56,      alu@36}

Connect: {alu2@31,      alu@42}

Connect: {alu2@29,      alu@44}

For node name '~2365~1'
Connect: {alu2@39,      alu1@5,       alu@7}

Connect: {alu@55,       alu2@37}

Connect: {alu@59,       alu2@26}

Connect: {alu@37,       alu2@41}

For node name '~2828~1'
Connect: {alu@33,       alu2@12}

For node name '~2852~1'
Connect: {alu@23,       alu2@14}

For node name '~2371~1'
Connect: {alu1@32,      alu@57}

For node name '~2876~1'
Connect: {alu@12,       alu2@16}

For node name '~2900~1'
Connect: {alu@13,       alu2@21}

For node name '~2924~1'
Connect: {alu1@37,      alu2@20}

For node name '~2948~1'
Connect: {alu1@29,      alu2@19}

For node name '~2972~1'
Connect: {alu1@24,      alu2@18}

For node name '~2996~1'
Connect: {alu1@28,      alu2@17}

For node name '~2756~1~4'
Connect: {alu2@38,      alu1@40,      alu@8}


Project Information                       d:\maxplus\projects\exp5\alu\alu.rpt

** FILE HIERARCHY **



|lpm_add_sub:574|
|lpm_add_sub:574|addcore:adder|
|lpm_add_sub:574|addcore:adder|addcore:adder1|
|lpm_add_sub:574|addcore:adder|addcore:adder0|
|lpm_add_sub:574|altshift:result_ext_latency_ffs|
|lpm_add_sub:574|altshift:carry_ext_latency_ffs|
|lpm_add_sub:574|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:913|
|lpm_add_sub:913|addcore:adder|
|lpm_add_sub:913|addcore:adder|addcore:adder1|
|lpm_add_sub:913|addcore:adder|addcore:adder0|
|lpm_add_sub:913|altshift:result_ext_latency_ffs|
|lpm_add_sub:913|altshift:carry_ext_latency_ffs|
|lpm_add_sub:913|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:1191|
|lpm_add_sub:1191|addcore:adder|
|lpm_add_sub:1191|addcore:adder|addcore:adder1|
|lpm_add_sub:1191|addcore:adder|addcore:adder0|
|lpm_add_sub:1191|altshift:result_ext_latency_ffs|
|lpm_add_sub:1191|altshift:carry_ext_latency_ffs|
|lpm_add_sub:1191|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:1460|
|lpm_add_sub:1460|addcore:adder|
|lpm_add_sub:1460|addcore:adder|addcore:adder1|
|lpm_add_sub:1460|addcore:adder|addcore:adder0|
|lpm_add_sub:1460|altshift:result_ext_latency_ffs|
|lpm_add_sub:1460|altshift:carry_ext_latency_ffs|
|lpm_add_sub:1460|altshift:oflow_ext_latency_ffs|


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu

***** Logic for device 'alu' compiled without errors.




Device: EPM7096LC68-7

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    MultiVolt I/O                              = OFF



Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu

** ERROR SUMMARY **

Info: Chip 'alu' in device 'EPM7096LC68-7' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                  ~                                               
                  2                                R  R     R     
               ~  7  ~     ~  ~                    E  E     E     
               2  5  2     2  2  V                 S  S     S     
               3  6  3     6  3  C                 E  E  V  E     
               7  ~  6     1  9  C                 R  R  C  R     
               0  1  5  G  2  5  I  G  G  G  G  G  V  V  C  V     
               ~  ~  ~  N  ~  ~  N  N  N  N  N  N  E  E  I  E  X  
               1  4  1  D  1  1  T  D  D  D  D  D  D  D  O  D  4  
             -----------------------------------------------------_ 
           /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
       S2 | 10                                                  60 | RESERVED 
    VCCIO | 11                                                  59 | ~PIN013 
  ~2876~1 | 12                                                  58 | GND 
  ~2900~1 | 13                                                  57 | ~2371~1 
       X5 | 14                                                  56 | ~PIN006 
       Y7 | 15                                                  55 | ~PIN012 
      GND | 16                                                  54 | ~PIN005 
       Y5 | 17                                                  53 | VCCIO 
       X7 | 18                  EPM7096LC68-7                   52 | ~PIN008 
 RESERVED | 19                                                  51 | ~PIN007 
  ~2465~1 | 20                                                  50 | ~PIN004 
    VCCIO | 21                                                  49 | S0 
  ~2441~1 | 22                                                  48 | GND 
  ~2852~1 | 23                                                  47 | ~2417~1 
   ALOUT5 | 24                                                  46 | S1 
  ~PIN001 | 25                                                  45 | Y4 
      GND | 26                                                  44 | ~PIN011 
          |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
            ------------------------------------------------------ 
               A  Y  A  S  V  A  ~  G  V  ~  ~  G  ~  X  ~  ~  V  
               L  6  L  F  C  L  2  N  C  P  P  N  P  6  P  P  C  
               O     O     C  O  8  D  C  I  I  D  I     I  I  C  
               U     U     I  U  2     I  N  N     N     N  N  I  
               T     T     O  T  8     N  0  0     0     0  0  O  
               7     6        4  ~     T  0  1     0     0  1     
                                 1        9  4     2     3  0     
                                                                  
                                                                  


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     5/16( 31%)   8/ 8(100%)  16/16(100%)  24/36( 66%) 
B:    LC17 - LC32    10/16( 62%)   7/ 8( 87%)  16/16(100%)  26/36( 72%) 
C:    LC33 - LC48    16/16(100%)   8/ 8(100%)  15/16( 93%)  28/36( 77%) 
D:    LC49 - LC64    16/16(100%)   8/ 8(100%)  14/16( 87%)  26/36( 72%) 
E:    LC65 - LC80    16/16(100%)   8/ 8(100%)  15/16( 93%)  29/36( 80%) 
F:    LC81 - LC96    16/16(100%)   4/ 8( 50%)  16/16(100%)  32/36( 88%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            43/48     ( 89%)
Total logic cells used:                         79/96     ( 82%)
Total shareable expanders used:                 68/96     ( 70%)
Total Turbo logic cells used:                   79/96     ( 82%)
Total shareable expanders not available (n/a):  24/96     ( 25%)
Average fan-in:                                  8.37
Total fan-in:                                   662

Total input pins required:                      31
Total output pins required:                     12
Total bidirectional pins required:               0
Total logic cells required:                     79
Total flipflops required:                        0
Total product terms required:                  318
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          66

Synthesized logic cells:                        36/  96   ( 37%)



Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  25   (45)  (C)      INPUT    s          0      0   0    0    0    1    7  ~PIN001
  39   (53)  (D)      INPUT    s          0      0   0    0    0    1    2  ~PIN002
  41   (57)  (D)      INPUT    s          0      0   0    0    0    0    1  ~PIN003
  50   (72)  (E)      INPUT    s          0      0   0    0    0    1    4  ~PIN004
  54   (77)  (E)      INPUT    s          0      0   0    0    0    1    4  ~PIN005
  56   (81)  (F)      INPUT    s          0      0   0    0    0    1    4  ~PIN006
  51   (73)  (E)      INPUT    s          0      0   0    0    0    1    4  ~PIN007
  52   (75)  (E)      INPUT    s          0      0   0    0    0    1    4  ~PIN008
  36   (49)  (D)      INPUT    s          0      0   0    0    0    1    4  ~PIN009
  42   (59)  (D)      INPUT    s          0      0   0    0    0    0    2  ~PIN010
  44   (61)  (D)      INPUT    s          0      0   0    0    0    0    2  ~PIN011
  49   (69)  (E)      INPUT               0      0   0    0    0   12   61  S0
  46   (65)  (E)      INPUT               0      0   0    0    0   12   61  S1
  10    (6)  (A)      INPUT               0      0   0    0    0   12   61  S2
  61   (89)  (F)      INPUT               0      0   0    0    0    1   15  X4
  14   (32)  (B)      INPUT               0      0   0    0    0    1   11  X5
  40   (56)  (D)      INPUT               0      0   0    0    0    1   10  X6
  18   (25)  (B)      INPUT               0      0   0    0    0    2    6  X7
  45   (64)  (D)      INPUT               0      0   0    0    0    0    5  Y4
  17   (27)  (B)      INPUT               0      0   0    0    0    0    5  Y5
  28   (41)  (C)      INPUT               0      0   0    0    0    0    5  Y6
  15   (29)  (B)      INPUT               0      0   0    0    0    0    4  Y7
   7   (12)  (A)      INPUT    s          0      0   0    0    0    4    4  ~2365~1
   9    (8)  (A)      INPUT    s          0      0   0    0    0    6   17  ~2370~1
  57   (84)  (F)      INPUT    s          0      0   0    0    0    3    0  ~2371~1
   4   (16)  (A)      INPUT    s          0      0   0    0    0    3    6  ~2395~1
  47   (67)  (E)      INPUT    s          0      0   0    0    0    1   11  ~2417~1
  22   (19)  (B)      INPUT    s          0      0   0    0    0    1   13  ~2441~1
  20   (21)  (B)      INPUT    s          0      0   0    0    0    1   17  ~2465~1
   5   (14)  (A)      INPUT    s          0      0   0    0    0    3    5  ~2612~1
   8    (9)  (A)      INPUT    s          0      0   0    0    0    6   44  ~2756~1~4


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  32     35    C     OUTPUT      t        0      0   0    4    2    0    0  ALOUT4
  24     48    C     OUTPUT      t        0      0   0    4    2    0    0  ALOUT5
  29     40    C     OUTPUT      t        0      0   0    4    2    0    0  ALOUT6
  27     43    C     OUTPUT      t        0      0   0    4    2    0    0  ALOUT7
  55     80    E     OUTPUT      t        5      0   0    8    6    0    0  ~PIN012
  59     86    F     OUTPUT      t        6      0   0   12    6    0    0  ~PIN013
  37     51    D     OUTPUT      t        1      0   1   11    3    0    0  ~PIN014
  30     37    C     OUTPUT      t        1      1   0    4    3    0    0  SF
  33     33    C     OUTPUT    s t        9      5   0    8    4    2    0  ~2828~1
  23     17    B     OUTPUT    s t        4      0   0    6    4    1    0  ~2852~1
  12      4    A     OUTPUT    s t        4      0   0    6    4    1    0  ~2876~1
  13      1    A     OUTPUT    s t        4      0   0    6    4    1    0  ~2900~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     95    F       SOFT      t        0      0   0    6    1    0    1  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gs4
 (42)    59    D       SOFT      t        0      0   0    6    1    0    2  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gs5
   -     76    E       SOFT      t        0      0   0    6    1    0    2  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gs6
   -     38    C       SOFT      t        1      1   0    7    0    1    2  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gs7
   -     74    E       SOFT      t        0      0   0    8    3    0    2  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|g2cp1
 (50)    72    E       SOFT      t        1      1   0    4    2    1    2  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|g2cp2
 (49)    69    E       SOFT    s t        1      0   1    9    5    0    2  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|g2c2~1
   -     90    F       SOFT      t        0      0   0    6    1    1    7  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps4
   -     50    D       SOFT      t        0      0   0    6    1    1    8  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps5
 (47)    67    E       SOFT      t        0      0   0    6    1    1    5  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps6
   -     91    F       SOFT      t        1      1   0    7    0    1    2  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps7
   -     71    E       SOFT      t        0      0   0    7    4    1    1  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|result_node5
   -     68    E       SOFT      t        0      0   0    1    5    1    1  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|result_node6
 (54)    77    E       SOFT      t        0      0   0    1    6    2    2  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|result_node7
   -      2    A       SOFT    s t        0      0   0    1    2    2    1  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~249~1
 (46)    65    E       SOFT    s t        5      0   0    8    4    1    0  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~252~1
 (51)    73    E       SOFT    s t        2      0   1    7    6    1    0  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~255~1
 (52)    75    E       SOFT    s t        2      1   0    5    8    1    0  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~258~1
 (60)    88    F       SOFT      t        0      0   0    6    1    0    1  |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gs4
 (45)    64    D       SOFT      t        0      0   0    6    1    0    1  |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gs5
   -     66    E       SOFT      t        0      0   0    6    1    0    1  |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gs6
   -     36    C       SOFT      t        1      1   0    7    1    1    1  |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gs7
   -     62    D       SOFT      t        0      0   0    8    3    0    1  |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|g2cp1
   -     52    D       SOFT      t        6      0   0   11    5    1    1  |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|g2cp2
 (64)    94    F       SOFT      t        1      0   1    7    1    1    4  |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|ps4
   -     58    D       SOFT      t        1      0   1    7    1    1    5  |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|ps5
   -     63    D       SOFT      t        1      0   1    7    1    1    3  |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|ps6
   -     83    F       SOFT      t        1      1   0    7    0    1    1  |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|ps7
   -     82    F       SOFT      t        0      0   0    5    2    1    1  |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node4
 (65)    96    F       SOFT      t        1      0   1   11    4    1    1  |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node5
   -     93    F       SOFT      t        0      0   0    5    5    1    1  |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node6
 (62)    92    F       SOFT      t        0      0   0    5    6    1    2  |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node7
   -     78    E       SOFT      t        0      0   0    6    0    1    3  |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|ps4
   -     79    E       SOFT      t        0      0   0    6    0    1    2  |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|ps5
   -     85    F       SOFT      t        1      1   0    6    0    1    1  |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|ps7
   -     55    D       SOFT      t        0      0   0    7    0    0    2  |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node4
   -     54    D       SOFT      t        0      0   0    7    1    0    2  |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node5
 (40)    56    D       SOFT      t        0      0   0    7    2    0    2  |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node6
   -     60    D       SOFT      t        1      0   1   11    3    1    2  |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node7
   -     70    E       SOFT      t        0      0   0    7    0    0    2  |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|result_node4
   -     47    C       SOFT    s t        0      0   0    5    0    0    1  ~2609~1
   -     20    B      LCELL    s t        1      0   1    5    1    0    1  ~2636~1~2
   -     22    B      LCELL    s t        1      0   1    5    2    0    1  ~2636~1~3
 (41)    57    D      LCELL    s t        1      0   1    5    2    0   14  ~2636~1
 (36)    49    D      LCELL    s t        1      0   1    5    1    0    1  ~2660~1~2
 (20)    21    B      LCELL    s t        1      0   1    5    2    0    1  ~2660~1~3
   -     26    B      LCELL    s t        1      0   1    5    2    0   13  ~2660~1
 (56)    81    F      LCELL    s t        1      0   1    5    1    0    1  ~2684~1~2
 (57)    84    F      LCELL    s t        1      0   1    5    2    0    1  ~2684~1~3
 (61)    89    F      LCELL    s t        1      0   1    5    2    0   16  ~2684~1
 (17)    27    B       SOFT    s t        1      0   1    7    2    1    0  ~2852~2
 (15)    29    B       SOFT    s t        1      0   1    7    2    1    0  ~2876~2
 (39)    53    D       SOFT    s t        1      0   1    6    3    1    0  ~2900~2
  (4)    16    A       SOFT    s t        4      1   0    5    3    1    1  ~3017~1
 (25)    45    C       SOFT    s t        1      0   1    7    1    0    1  ~3017~2
   -     44    C      LCELL    s t        0      0   0    4    2    0    1  ~3020~1
 (22)    19    B       SOFT    s t        4      0   0    5    3    1    1  ~3041~1
   -     18    B       SOFT    s t        1      0   1    6    2    0    1  ~3041~2
   -     34    C      LCELL    s t        0      0   0    4    2    0    1  ~3044~1
   -      3    A       SOFT    s t        4      0   0    5    3    1    1  ~3065~1
 (18)    25    B       SOFT    s t        1      0   1    6    2    0    1  ~3065~2
   -     46    C      LCELL    s t        0      0   0    4    2    0    1  ~3068~1
   -     87    F       SOFT    s t        4      0   0    5    3    1    1  ~3089~1
 (44)    61    D       SOFT    s t        1      0   1    5    3    0    1  ~3089~2
   -     42    C      LCELL    s t        0      0   0    4    2    0    1  ~3092~1
 (28)    41    C       SOFT    s t        7      4   0    8    2    1    1  ~3230~1
   -     39    C      LCELL    s t        1      1   0    5    3    0    1  ~3236~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                   Logic cells placed in LAB 'A'
        +--------- LC2 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~249~1
        | +------- LC4 ~2876~1
        | | +----- LC1 ~2900~1
        | | | +--- LC16 ~3017~1
        | | | | +- LC3 ~3065~1
        | | | | | 
        | | | | |   Other LABs fed by signals
        | | | | |   that feed LAB 'A'
LC      | | | | | | A B C D E F |     Logic cells that feed LAB 'A':
LC2  -> - - * - - | * - * - - - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~249~1
LC4  -> - * - - - | * - - - - - | <-- ~2876~1
LC1  -> - - * - - | * - - - - - | <-- ~2900~1

Pin
25   -> * - - - - | * - - - * - | <-- ~PIN001
49   -> - * * * * | * * * * * * | <-- S0
46   -> - * * * * | * * * * * * | <-- S1
10   -> - * * * * | * * * * * * | <-- S2
17   -> - - - - * | * * - * - - | <-- Y5
15   -> - - - * - | * - * - - - | <-- Y7
7    -> - * * - - | * * * * - - | <-- ~2365~1
9    -> - * * * * | * * * * * * | <-- ~2370~1
57   -> - * * - - | * * - - - - | <-- ~2371~1
LC95 -> * - - - - | * - - - - - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gs4
LC90 -> * - - - - | * - - - * - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps4
LC71 -> - * - - - | * - * - - - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|result_node5
LC82 -> - - * - - | * - - - - * | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node4
LC96 -> - * - - * | * - - - - - | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node5
LC92 -> - - - * - | * - * - - - | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node7
LC29 -> - * - - - | * - - - - - | <-- ~2876~2
LC53 -> - - * - - | * - - - - - | <-- ~2900~2
LC45 -> - - - * - | * - - - - - | <-- ~3017~2
LC44 -> - - - * - | * - - - - - | <-- ~3020~1
LC25 -> - - - - * | * - - - - - | <-- ~3065~2
LC46 -> - - - - * | * - - - - - | <-- ~3068~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                             Logic cells placed in LAB 'B'
        +------------------- LC20 ~2636~1~2
        | +----------------- LC22 ~2636~1~3
        | | +--------------- LC21 ~2660~1~3
        | | | +------------- LC26 ~2660~1
        | | | | +----------- LC17 ~2852~1
        | | | | | +--------- LC27 ~2852~2
        | | | | | | +------- LC29 ~2876~2
        | | | | | | | +----- LC19 ~3041~1
        | | | | | | | | +--- LC18 ~3041~2
        | | | | | | | | | +- LC25 ~3065~2
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'B':
LC20 -> - * - - - - - - - - | - * - - - - | <-- ~2636~1~2
LC21 -> - - - * - - - - - - | - * - - - - | <-- ~2660~1~3
LC26 -> - - * * - - * - - * | - * - * * - | <-- ~2660~1
LC17 -> - - - - * - - - - - | - * - - - - | <-- ~2852~1
LC27 -> - - - - * - - - - - | - * - - - - | <-- ~2852~2
LC18 -> - - - - - - - * - - | - * - - - - | <-- ~3041~2

Pin
42   -> - - - - - * - - * - | - * - - - - | <-- ~PIN010
44   -> - - - - - - * - - * | - * - - - - | <-- ~PIN011
49   -> * * * * * * * * * * | * * * * * * | <-- S0
46   -> * * * * * * * * * * | * * * * * * | <-- S1
10   -> * * * * * * * * * * | * * * * * * | <-- S2
17   -> - - * * - - - - - - | * * - * - - | <-- Y5
28   -> * * - - - - - * - - | - * - * - - | <-- Y6
7    -> - - - - * * * - - - | * * * * - - | <-- ~2365~1
9    -> - - - - * * * * * * | * * * * * * | <-- ~2370~1
57   -> - - - - * - - - - - | * * - - - - | <-- ~2371~1
47   -> - - - - - * - - * - | - * - * * - | <-- ~2417~1
22   -> - - - - - - * - - * | - * - * * - | <-- ~2441~1
8    -> * * * * - - - - - - | - * * * * * | <-- ~2756~1~4
LC68 -> - - - - * - - - - - | - * * - - - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|result_node6
LC93 -> - - - - * - - * - - | - * - - - - | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node6
LC54 -> - - - - - - * - - * | - * - - - - | <-- |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node5
LC56 -> - - - - - * - - * - | - * - - - - | <-- |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node6
LC57 -> * * - - - * - - * - | - * - * * - | <-- ~2636~1
LC49 -> - - * - - - - - - - | - * - - - - | <-- ~2660~1~2
LC34 -> - - - - - - - * - - | - * - - - - | <-- ~3044~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                         Logic cells placed in LAB 'C'
        +------------------------------- LC35 ALOUT4
        | +----------------------------- LC48 ALOUT5
        | | +--------------------------- LC40 ALOUT6
        | | | +------------------------- LC43 ALOUT7
        | | | | +----------------------- LC38 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gs7
        | | | | | +--------------------- LC36 |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gs7
        | | | | | | +------------------- LC37 SF
        | | | | | | | +----------------- LC47 ~2609~1
        | | | | | | | | +--------------- LC33 ~2828~1
        | | | | | | | | | +------------- LC45 ~3017~2
        | | | | | | | | | | +----------- LC44 ~3020~1
        | | | | | | | | | | | +--------- LC34 ~3044~1
        | | | | | | | | | | | | +------- LC46 ~3068~1
        | | | | | | | | | | | | | +----- LC42 ~3092~1
        | | | | | | | | | | | | | | +--- LC41 ~3230~1
        | | | | | | | | | | | | | | | +- LC39 ~3236~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'C':
LC47 -> - - - - - * - - - - - - - - - - | - - * - - - | <-- ~2609~1
LC33 -> - - - - - - * - * - - - - - - - | - - * - - - | <-- ~2828~1
LC41 -> - - - - - - * - - - - - - - - * | - - * - - - | <-- ~3230~1
LC39 -> - - - - - - - - - - - - - - * - | - - * - - - | <-- ~3236~1

Pin
39   -> - - - - - - - - * * - - - - * - | - - * - - - | <-- ~PIN002
49   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- S0
46   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- S1
10   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- S2
18   -> - - - - * * - - - * - - - - - - | - - * - * * | <-- X7
15   -> - - - - - * - * - * - - - - - - | * - * - - - | <-- Y7
7    -> - - - - - - - - * - - - - - * - | * * * * - - | <-- ~2365~1
9    -> - - - - - - - - * * - - - - * * | * * * * * * | <-- ~2370~1
4    -> - - - - * * - - * - - - - - * - | - - * - * * | <-- ~2395~1
5    -> - - - - * - - * * - - - - - * - | - - * - * * | <-- ~2612~1
8    -> * * * * * * * - - - * * * * - * | - * * * * * | <-- ~2756~1~4
LC71 -> - - - - - - - - - - - - * - - - | * - * - - - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|result_node5
LC68 -> - - - - - - - - - - - * - - - - | - * * - - - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|result_node6
LC77 -> - - - - - - * - * - * - - - - * | - - * - - - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|result_node7
LC2  -> * - - - - - - - - - - - - * - - | * - * - - - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~249~1
LC65 -> - * - - - - - - - - - - - - - - | - - * - - - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~252~1
LC73 -> - - * - - - - - - - - - - - - - | - - * - - - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~255~1
LC75 -> - - - * - - - - - - - - - - - - | - - * - - - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~258~1
LC92 -> - - - - - - - - * - - - - - - * | * - * - - - | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node7
LC60 -> - - - - - - - - * * - - - - * - | - - * - - - | <-- |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node7
LC16 -> - - - * - - - - - - * - - - - - | - - * - - - | <-- ~3017~1
LC19 -> - - * - - - - - - - - * - - - - | - - * - - - | <-- ~3041~1
LC3  -> - * - - - - - - - - - - * - - - | - - * - - - | <-- ~3065~1
LC87 -> * - - - - - - - - - - - - * - - | - - * - - - | <-- ~3089~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                         Logic cells placed in LAB 'D'
        +------------------------------- LC59 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gs5
        | +----------------------------- LC50 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps5
        | | +--------------------------- LC64 |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gs5
        | | | +------------------------- LC62 |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|g2cp1
        | | | | +----------------------- LC52 |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|g2cp2
        | | | | | +--------------------- LC58 |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|ps5
        | | | | | | +------------------- LC63 |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|ps6
        | | | | | | | +----------------- LC55 |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node4
        | | | | | | | | +--------------- LC54 |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node5
        | | | | | | | | | +------------- LC56 |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node6
        | | | | | | | | | | +----------- LC60 |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node7
        | | | | | | | | | | | +--------- LC51 ~PIN014
        | | | | | | | | | | | | +------- LC57 ~2636~1
        | | | | | | | | | | | | | +----- LC49 ~2660~1~2
        | | | | | | | | | | | | | | +--- LC53 ~2900~2
        | | | | | | | | | | | | | | | +- LC61 ~3089~2
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'D':
LC58 -> - - - * * - - - - - - - - - - - | - - - * - * | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|ps5
LC63 -> - - - - * - - - - - - - - - - - | - - - * - * | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|ps6
LC55 -> - - - - - - - - - - - - - - * * | - - - * - - | <-- |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node4
LC57 -> - - - - * - * - - - - - * - - - | - * - * * - | <-- ~2636~1

Pin
50   -> - - - - - - - * * * * * - - - - | - - - * - - | <-- ~PIN004
49   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- S0
46   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- S1
10   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- S2
61   -> - - - * * - - * - - * * - - - - | - - - * * * | <-- X4
14   -> * * * * * * - - * - * * - - - - | - - - * * - | <-- X5
40   -> - - - - * - * - - * * * - - - - | - - - * * - | <-- X6
17   -> - - - - - * - - - - - - - * - - | * * - * - - | <-- Y5
28   -> - - - - - - * - - - - - * - - - | - * - * - - | <-- Y6
7    -> - - - - - - - - - - - - - - * - | * * * * - - | <-- ~2365~1
9    -> - - - - * - - - - - - - - - * * | * * * * * * | <-- ~2370~1
47   -> - - - - * - * - - * * * - - - - | - * - * * - | <-- ~2417~1
22   -> * * * * * * - - * - * * - - - - | - * - * * - | <-- ~2441~1
20   -> - - - * * - - * - - * * - - * * | - - - * * * | <-- ~2465~1
8    -> * * * * * * * * * * * * * * - - | - * * * * * | <-- ~2756~1~4
LC78 -> - - - - - - - - * * * * - - - - | - - - * - - | <-- |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|ps4
LC79 -> - - - - - - - - - * * * - - - - | - - - * - - | <-- |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|ps5
LC85 -> - - - - - - - - - - * * - - - - | - - - * - - | <-- |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|ps7
LC70 -> - - - - - - - - - - - - - - * * | - - - * - - | <-- |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|result_node4
LC22 -> - - - - - - - - - - - - * - - - | - - - * - - | <-- ~2636~1~3
LC26 -> * * * * * * - - - - - - - * - - | - * - * * - | <-- ~2660~1
LC89 -> - - - * * - - - - - - - - - * * | - - - * * * | <-- ~2684~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                                         Logic cells placed in LAB 'E'
        +------------------------------- LC76 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gs6
        | +----------------------------- LC74 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|g2cp1
        | | +--------------------------- LC72 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|g2cp2
        | | | +------------------------- LC69 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|g2c2~1
        | | | | +----------------------- LC67 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps6
        | | | | | +--------------------- LC71 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|result_node5
        | | | | | | +------------------- LC68 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|result_node6
        | | | | | | | +----------------- LC77 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|result_node7
        | | | | | | | | +--------------- LC65 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~252~1
        | | | | | | | | | +------------- LC73 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~255~1
        | | | | | | | | | | +----------- LC75 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~258~1
        | | | | | | | | | | | +--------- LC66 |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gs6
        | | | | | | | | | | | | +------- LC78 |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|ps4
        | | | | | | | | | | | | | +----- LC79 |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|ps5
        | | | | | | | | | | | | | | +--- LC70 |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|result_node4
        | | | | | | | | | | | | | | | +- LC80 ~PIN012
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'E':
LC76 -> - - - - - - * - - * - - - - - - | - - - - * - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gs6
LC74 -> - - - - - - * - - * - - - - - - | - - - - * - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|g2cp1
LC72 -> - - - - - - - * - - * - - - - * | - - - - * - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|g2cp2
LC69 -> - - * - - - - - - - * - - - - - | - - - - * - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|g2c2~1
LC67 -> - - - * - - * * - * * - - - - * | - - - - * - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps6

Pin
25   -> - - - - - * * * * * * - - - - * | * - - - * - | <-- ~PIN001
41   -> - - - - - - - - - - - - - - * - | - - - - * - | <-- ~PIN003
49   -> * * * * * * - - * * * * * * * * | * * * * * * | <-- S0
46   -> * * * * * * - - * * * * * * * * | * * * * * * | <-- S1
10   -> * * * * * * - - * * * * * * * * | * * * * * * | <-- S2
61   -> - * - * - * - - * - - - * - * - | - - - * * * | <-- X4
14   -> - * - * - - - - - - - - - * - - | - - - * * - | <-- X5
40   -> * - * - * - - - - * * * - - - - | - - - * * - | <-- X6
18   -> - - - - - - - - - - - - - - - * | - - * - * * | <-- X7
9    -> * - - * - - - - * - - - - - - * | * * * * * * | <-- ~2370~1
4    -> - - - - - - - - - - - - - - - * | - - * - * * | <-- ~2395~1
47   -> * - - * * - - - - * - * - - - - | - * - * * - | <-- ~2417~1
22   -> - * - * - - - - - - - - - * - - | - * - * * - | <-- ~2441~1
20   -> - * - * - * - - * - - - * - * - | - - - * * * | <-- ~2465~1
5    -> - - - - - - - - - - - - - - - * | - - * - * * | <-- ~2612~1
8    -> - * - - * * - - * * - * * * * - | - * * * * * | <-- ~2756~1~4
LC59 -> - - - - - * - - * - - - - - - - | - - - - * - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gs5
LC38 -> - - - - - - - * - - * - - - - * | - - - - * - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gs7
LC90 -> - - - - - * * * * * * - - - - * | * - - - * - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps4
LC50 -> - * - * - * * * * * * - - - - * | - - - - * - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps5
LC91 -> - - - - - - - * - - * - - - - * | - - - - * - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps7
LC57 -> * - * * * - - - - * * * - - - - | - * - * * - | <-- ~2636~1
LC26 -> - * - * - - - - - - - - - - - - | - * - * * - | <-- ~2660~1
LC89 -> - * - * - * - - * - - - - - - - | - - - * * * | <-- ~2684~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                                         Logic cells placed in LAB 'F'
        +------------------------------- LC95 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gs4
        | +----------------------------- LC90 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps4
        | | +--------------------------- LC91 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps7
        | | | +------------------------- LC88 |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gs4
        | | | | +----------------------- LC94 |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|ps4
        | | | | | +--------------------- LC83 |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|ps7
        | | | | | | +------------------- LC82 |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node4
        | | | | | | | +----------------- LC96 |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node5
        | | | | | | | | +--------------- LC93 |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node6
        | | | | | | | | | +------------- LC92 |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node7
        | | | | | | | | | | +----------- LC85 |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|ps7
        | | | | | | | | | | | +--------- LC86 ~PIN013
        | | | | | | | | | | | | +------- LC81 ~2684~1~2
        | | | | | | | | | | | | | +----- LC84 ~2684~1~3
        | | | | | | | | | | | | | | +--- LC89 ~2684~1
        | | | | | | | | | | | | | | | +- LC87 ~3089~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'F'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'F':
LC88 -> - - - - - - * - - - - - - - - - | - - - - - * | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gs4
LC94 -> - - - - - - * * * * - * - - - - | - - - - - * | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|ps4
LC83 -> - - - - - - - - - * - * - - - - | - - - - - * | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|ps7
LC82 -> - - - - - - - - - - - - - - - * | * - - - - * | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node4
LC81 -> - - - - - - - - - - - - - * - - | - - - - - * | <-- ~2684~1~2
LC84 -> - - - - - - - - - - - - - - * - | - - - - - * | <-- ~2684~1~3
LC89 -> * * - * * - - * - - - - * * * - | - - - * * * | <-- ~2684~1

Pin
54   -> - - - - - - * * * * - * - - - - | - - - - - * | <-- ~PIN005
56   -> - - - - - - * * * * - * - - - - | - - - - - * | <-- ~PIN006
51   -> - - - - - - * * * * - * - - - - | - - - - - * | <-- ~PIN007
52   -> - - - - - - * * * * - * - - - - | - - - - - * | <-- ~PIN008
36   -> - - - - - - * * * * - * - - - - | - - - - - * | <-- ~PIN009
49   -> * * * * * * - * - - * * * * * * | * * * * * * | <-- S0
46   -> * * * * * * - * - - * * * * * * | * * * * * * | <-- S1
10   -> * * * * * * - * - - * * * * * * | * * * * * * | <-- S2
61   -> * * - * * - - * - - - - - - - - | - - - * * * | <-- X4
18   -> - - * - - * - - - - * * - - - - | - - * - * * | <-- X7
45   -> - - - - * - - - - - - - * * * * | - - - - - * | <-- Y4
9    -> - - - - - - - - - - - * - - - * | * * * * * * | <-- ~2370~1
4    -> - - * - - * - - - - * * - - - - | - - * - * * | <-- ~2395~1
20   -> * * - * * - - * - - - - - - - - | - - - * * * | <-- ~2465~1
5    -> - - * - - * - - - - - * - - - - | - - * - * * | <-- ~2612~1
8    -> * * * * * * - * - - * - * * * - | - * * * * * | <-- ~2756~1~4
LC64 -> - - - - - - - * - - - - - - - - | - - - - - * | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gs5
LC66 -> - - - - - - - - * - - - - - - - | - - - - - * | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gs6
LC36 -> - - - - - - - - - * - * - - - - | - - - - - * | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gs7
LC62 -> - - - - - - - - * - - - - - - - | - - - - - * | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|g2cp1
LC52 -> - - - - - - - - - * - * - - - - | - - - - - * | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|g2cp2
LC58 -> - - - - - - - * * * - * - - - - | - - - * - * | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|ps5
LC63 -> - - - - - - - - * * - * - - - - | - - - * - * | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|ps6
LC61 -> - - - - - - - - - - - - - - - * | - - - - - * | <-- ~3089~2
LC42 -> - - - - - - - - - - - - - - - * | - - - - - * | <-- ~3092~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu

** EQUATIONS **

S0       : INPUT;
S1       : INPUT;
S2       : INPUT;
X4       : INPUT;
X5       : INPUT;
X6       : INPUT;
X7       : INPUT;
Y4       : INPUT;
Y5       : INPUT;
Y6       : INPUT;
Y7       : INPUT;
~PIN001  : INPUT;
~PIN002  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;
~PIN009  : INPUT;
~PIN010  : INPUT;
~PIN011  : INPUT;
~2365~1  : INPUT;
~2370~1  : INPUT;
~2371~1  : INPUT;
~2395~1  : INPUT;
~2417~1  : INPUT;
~2441~1  : INPUT;
~2465~1  : INPUT;
~2612~1  : INPUT;
~2756~1~4 : INPUT;

-- Node name is 'ALOUT4' 
-- Equation name is 'ALOUT4', location is LC035, type is output.
 ALOUT4  = LCELL( _EQ001 $  GND);
  _EQ001 =  _LC002 & !S0 & !S1 & !S2
         #  _LC087 & !~2756~1~4;

-- Node name is 'ALOUT5' 
-- Equation name is 'ALOUT5', location is LC048, type is output.
 ALOUT5  = LCELL( _EQ002 $  GND);
  _EQ002 =  _LC065 & !S0 & !S1 & !S2
         #  _LC003 & !~2756~1~4;

-- Node name is 'ALOUT6' 
-- Equation name is 'ALOUT6', location is LC040, type is output.
 ALOUT6  = LCELL( _EQ003 $  GND);
  _EQ003 =  _LC073 & !S0 & !S1 & !S2
         #  _LC019 & !~2756~1~4;

-- Node name is 'ALOUT7' 
-- Equation name is 'ALOUT7', location is LC043, type is output.
 ALOUT7  = LCELL( _EQ004 $  GND);
  _EQ004 =  _LC075 & !S0 & !S1 & !S2
         #  _LC016 & !~2756~1~4;

-- Node name is 'SF' 
-- Equation name is 'SF', location is LC037, type is output.
 SF      = LCELL( _EQ005 $  GND);
  _EQ005 =  S0 & !S1 & !S2 & !~2756~1~4 &  ~2828~1
         #  _LC077 & !S0 & !S1 & !S2
         #  _LC041 &  _X001 & !~2756~1~4;
  _X001  = EXP( S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gs4' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC095', type is buried 
_LC095   = LCELL( _EQ006 $  GND);
  _EQ006 =  _LC089 & !S0 & !S1 & !S2 &  X4
         #  _LC089 &  ~2465~1 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gs5' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC059', type is buried 
_LC059   = LCELL( _EQ007 $  GND);
  _EQ007 =  _LC026 & !S0 & !S1 & !S2 &  X5
         #  _LC026 &  ~2441~1 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gs6' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC076', type is buried 
_LC076   = LCELL( _EQ008 $  GND);
  _EQ008 =  _LC057 & !S0 & !S1 & !S2 &  X6
         #  _LC057 & !~2370~1 &  ~2417~1;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gs7' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC038', type is buried 
_LC038   = LCELL( _EQ009 $  ~2612~1);
  _EQ009 = !S0 & !S1 & !S2 & !X7 &  ~2612~1
         #  _X002 & !~2395~1 &  ~2612~1 & !~2756~1~4;
  _X002  = EXP( S0 & !S1 & !S2 &  X7);

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|g2cp1' from file "addcore.tdf" line 159, column 9
-- Equation name is '_LC074', type is buried 
_LC074   = LCELL( _EQ010 $  GND);
  _EQ010 = !_LC050 &  _LC089 & !S0 & !S1 & !S2 &  X4
         #  _LC026 & !S0 & !S1 & !S2 &  X5
         # !_LC050 &  _LC089 &  ~2465~1 & !~2756~1~4
         #  _LC026 &  ~2441~1 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|g2cp2' from file "addcore.tdf" line 159, column 9
-- Equation name is '_LC072', type is buried 
_LC072   = LCELL( _EQ011 $  VCC);
  _EQ011 = !_LC069 &  _X003;
  _X003  = EXP( _LC057 & !S0 & !S1 & !S2 &  X6);

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|g2c2~1' from file "addcore.tdf" line 367, column 20
-- Equation name is '_LC069', type is buried 
-- synthesized logic cell 
_LC069   = LCELL( _EQ012 $  GND);
  _EQ012 = !_LC050 & !_LC067 &  _LC089 & !~2370~1 &  ~2465~1
         #  _LC026 & !_LC067 & !~2370~1 &  ~2441~1
         #  _LC057 & !~2370~1 &  ~2417~1
         # !_LC050 & !_LC067 &  _LC089 & !S0 & !S1 & !S2 &  X4
         #  _LC026 & !_LC067 & !S0 & !S1 & !S2 &  X5;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps4' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC090', type is buried 
_LC090   = LCELL( _EQ013 $ !_LC089);
  _EQ013 = !_LC089 & !S0 & !S1 & !S2 &  X4
         # !_LC089 &  ~2465~1 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps5' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC050', type is buried 
_LC050   = LCELL( _EQ014 $ !_LC026);
  _EQ014 = !_LC026 & !S0 & !S1 & !S2 &  X5
         # !_LC026 &  ~2441~1 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps6' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC067', type is buried 
_LC067   = LCELL( _EQ015 $ !_LC057);
  _EQ015 = !_LC057 & !S0 & !S1 & !S2 &  X6
         # !_LC057 &  ~2417~1 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps7' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC091', type is buried 
_LC091   = LCELL( _EQ016 $  GND);
  _EQ016 = !S0 & !S1 & !S2 & !X7 & !~2612~1
         #  _X002 & !~2395~1 & !~2612~1 & !~2756~1~4;
  _X002  = EXP( S0 & !S1 & !S2 &  X7);

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC071', type is buried 
_LC071   = LCELL( _EQ017 $  _EQ018);
  _EQ017 =  _LC089 & !S0 & !S1 & !S2 &  X4
         #  _LC089 &  ~2465~1 & !~2756~1~4
         # !_LC090 &  ~PIN001;
  _EQ018 = !_LC050 & !_LC059;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC068', type is buried 
_LC068   = LCELL( _EQ019 $  _EQ020);
  _EQ019 = !_LC050 & !_LC090 &  ~PIN001
         #  _LC074;
  _EQ020 = !_LC067 & !_LC076;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC077', type is buried 
_LC077   = LCELL( _EQ021 $  _EQ022);
  _EQ021 = !_LC050 & !_LC067 & !_LC090 &  ~PIN001
         #  _LC072;
  _EQ022 = !_LC038 & !_LC091;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~249~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC002', type is buried 
-- synthesized logic cell 
_LC002   = LCELL( _EQ023 $  ~PIN001);
  _EQ023 = !_LC090 & !_LC095;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~252~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC065', type is buried 
-- synthesized logic cell 
_LC065   = LCELL( _EQ024 $  _EQ025);
  _EQ024 = !S0 & !S1 & !S2 & !X4 &  _X004 &  _X005
         #  _X004 &  _X005 & !~2465~1 & !~2756~1~4
         # !_LC089 &  _X004 &  _X005;
  _X004  = EXP(!_LC050 & !_LC059);
  _X005  = EXP(!_LC090 &  ~PIN001);
  _EQ025 =  _X006 &  _X007 &  _X008;
  _X006  = EXP(!_LC050 & !_LC059 & !_LC090 &  ~PIN001);
  _X007  = EXP(!_LC050 & !_LC059 &  _LC089 & !~2370~1 &  ~2465~1);
  _X008  = EXP(!_LC050 & !_LC059 &  _LC089 & !S0 & !S1 & !S2 &  X4);

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~255~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC073', type is buried 
-- synthesized logic cell 
_LC073   = LCELL( _EQ026 $  VCC);
  _EQ026 =  _LC057 & !_LC074 & !S0 & !S1 & !S2 &  X6 &  _X009
         #  _LC057 & !_LC074 &  _X009 &  ~2417~1 & !~2756~1~4
         # !_LC050 & !_LC067 & !_LC076 & !_LC090 &  ~PIN001
         #  _LC067 & !_LC074 &  _X009
         # !_LC067 &  _LC074 & !_LC076;
  _X009  = EXP(!_LC050 & !_LC090 &  ~PIN001);

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~258~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC075', type is buried 
-- synthesized logic cell 
_LC075   = LCELL( _EQ027 $  VCC);
  _EQ027 = !_LC069 &  _LC091 &  _X003 &  _X010
         #  _LC038 & !_LC069 &  _X003 &  _X010
         # !_LC038 & !_LC050 & !_LC067 & !_LC090 & !_LC091 &  ~PIN001
         # !_LC038 &  _LC072 & !_LC091;
  _X003  = EXP( _LC057 & !S0 & !S1 & !S2 &  X6);
  _X010  = EXP(!_LC050 & !_LC067 & !_LC090 &  ~PIN001);

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gs4' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC088', type is buried 
_LC088   = LCELL( _EQ028 $  GND);
  _EQ028 = !_LC089 & !S0 & !S1 & !S2 &  X4
         # !_LC089 &  ~2465~1 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gs5' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC064', type is buried 
_LC064   = LCELL( _EQ029 $  GND);
  _EQ029 = !_LC026 & !S0 & !S1 & !S2 &  X5
         # !_LC026 &  ~2441~1 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gs6' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC066', type is buried 
_LC066   = LCELL( _EQ030 $  GND);
  _EQ030 = !_LC057 & !S0 & !S1 & !S2 &  X6
         # !_LC057 &  ~2417~1 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gs7' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC036', type is buried 
_LC036   = LCELL( _EQ031 $ !~2756~1~4);
  _EQ031 = !S0 & !S1 & !S2 &  X7 & !Y7
         #  _X002 & !~2395~1 & !~2756~1~4
         #  _LC047 & !~2756~1~4;
  _X002  = EXP( S0 & !S1 & !S2 &  X7);

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|g2cp1' from file "addcore.tdf" line 159, column 9
-- Equation name is '_LC062', type is buried 
_LC062   = LCELL( _EQ032 $  GND);
  _EQ032 = !_LC058 & !_LC089 & !S0 & !S1 & !S2 &  X4
         # !_LC026 & !S0 & !S1 & !S2 &  X5
         # !_LC058 & !_LC089 &  ~2465~1 & !~2756~1~4
         # !_LC026 &  ~2441~1 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|g2cp2' from file "addcore.tdf" line 159, column 9
-- Equation name is '_LC052', type is buried 
_LC052   = LCELL( _EQ033 $  VCC);
  _EQ033 =  _X011 &  _X012 &  _X013 &  _X014 &  _X015 &  _X016;
  _X011  = EXP(!_LC026 & !_LC063 & !~2370~1 &  ~2441~1);
  _X012  = EXP(!_LC058 & !_LC063 & !_LC089 & !~2370~1 &  ~2465~1);
  _X013  = EXP(!_LC057 &  ~2417~1 & !~2756~1~4);
  _X014  = EXP(!_LC057 & !S0 & !S1 & !S2 &  X6);
  _X015  = EXP(!_LC058 & !_LC063 & !_LC089 & !S0 & !S1 & !S2 &  X4);
  _X016  = EXP(!_LC026 & !_LC063 & !S0 & !S1 & !S2 &  X5);

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|ps4' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC094', type is buried 
_LC094   = LCELL( _EQ034 $  GND);
  _EQ034 =  S0 & !S1 & !S2 &  Y4 & !~2465~1 & !~2756~1~4
         #  _LC089 & !S0 & !S1 & !S2 & !~2465~1 & !~2756~1~4
         # !S1 &  S2 &  Y4 & !~2465~1 & !~2756~1~4
         # !S0 & !S1 & !S2 & !X4 &  Y4
         #  _LC089 &  S1 & !~2465~1 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|ps5' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC058', type is buried 
_LC058   = LCELL( _EQ035 $  GND);
  _EQ035 =  S0 & !S1 & !S2 &  Y5 & !~2441~1 & !~2756~1~4
         #  _LC026 & !S0 & !S1 & !S2 & !~2441~1 & !~2756~1~4
         # !S1 &  S2 &  Y5 & !~2441~1 & !~2756~1~4
         # !S0 & !S1 & !S2 & !X5 &  Y5
         #  _LC026 &  S1 & !~2441~1 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|ps6' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC063', type is buried 
_LC063   = LCELL( _EQ036 $  GND);
  _EQ036 =  S0 & !S1 & !S2 &  Y6 & !~2417~1 & !~2756~1~4
         #  _LC057 & !S0 & !S1 & !S2 & !~2417~1 & !~2756~1~4
         # !S1 &  S2 &  Y6 & !~2417~1 & !~2756~1~4
         # !S0 & !S1 & !S2 & !X6 &  Y6
         #  _LC057 &  S1 & !~2417~1 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|ps7' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC083', type is buried 
_LC083   = LCELL( _EQ037 $  GND);
  _EQ037 = !S0 & !S1 & !S2 & !X7 &  ~2612~1
         #  _X002 & !~2395~1 &  ~2612~1 & !~2756~1~4;
  _X002  = EXP( S0 & !S1 & !S2 &  X7);

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC082', type is buried 
_LC082   = LCELL( _EQ038 $  _EQ039);
  _EQ038 = !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008
         #  ~PIN009;
  _EQ039 = !_LC088 & !_LC094;

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC096', type is buried 
_LC096   = LCELL( _EQ040 $  _EQ041);
  _EQ040 = !_LC089 & !S0 & !S1 & !S2 &  X4
         # !_LC094 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008
         # !_LC089 &  ~2465~1 & !~2756~1~4
         # !_LC094 &  ~PIN009;
  _EQ041 = !_LC058 & !_LC064;

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC093', type is buried 
_LC093   = LCELL( _EQ042 $  _EQ043);
  _EQ042 = !_LC058 & !_LC094 & !~PIN005 & !~PIN006 & !~PIN007 & !~PIN008
         # !_LC058 & !_LC094 &  ~PIN009
         #  _LC062;
  _EQ043 = !_LC063 & !_LC066;

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC092', type is buried 
_LC092   = LCELL( _EQ044 $  _EQ045);
  _EQ044 = !_LC058 & !_LC063 & !_LC094 & !~PIN005 & !~PIN006 & !~PIN007 & 
             !~PIN008
         # !_LC058 & !_LC063 & !_LC094 &  ~PIN009
         #  _LC052;
  _EQ045 = !_LC036 & !_LC083;

-- Node name is '|LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|ps4' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC078', type is buried 
_LC078   = LCELL( _EQ046 $  VCC);
  _EQ046 = !S0 & !S1 & !S2 &  X4
         #  ~2465~1 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|ps5' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC079', type is buried 
_LC079   = LCELL( _EQ047 $  VCC);
  _EQ047 = !S0 & !S1 & !S2 &  X5
         #  ~2441~1 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|ps7' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC085', type is buried 
_LC085   = LCELL( _EQ048 $  GND);
  _EQ048 = !S0 & !S1 & !S2 & !X7
         #  _X002 & !~2395~1 & !~2756~1~4;
  _X002  = EXP( S0 & !S1 & !S2 &  X7);

-- Node name is '|LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC055', type is buried 
_LC055   = LCELL( _EQ049 $  ~PIN004);
  _EQ049 = !S0 & !S1 & !S2 &  X4
         #  ~2465~1 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC054', type is buried 
_LC054   = LCELL( _EQ050 $  _EQ051);
  _EQ050 = !S0 & !S1 & !S2 &  X5
         #  ~2441~1 & !~2756~1~4;
  _EQ051 = !_LC078 &  ~PIN004;

-- Node name is '|LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC056', type is buried 
_LC056   = LCELL( _EQ052 $  _EQ053);
  _EQ052 = !S0 & !S1 & !S2 &  X6
         #  ~2417~1 & !~2756~1~4;
  _EQ053 = !_LC078 & !_LC079 &  ~PIN004;

-- Node name is '|LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC060', type is buried 
_LC060   = LCELL( _EQ054 $ !_LC085);
  _EQ054 =  ~PIN004 & !S0 & !S1 & !S2 &  X4 &  X6 &  ~2441~1 & !~2756~1~4
         #  ~PIN004 & !S0 & !S1 & !S2 &  X6 &  ~2441~1 &  ~2465~1 & 
             !~2756~1~4
         # !_LC078 &  ~PIN004 & !S0 & !S1 & !S2 &  X5 &  X6
         # !_LC078 & !_LC079 &  ~PIN004 &  ~2417~1 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC070', type is buried 
_LC070   = LCELL( _EQ055 $  ~PIN003);
  _EQ055 = !S0 & !S1 & !S2 &  X4
         #  ~2465~1 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|cout_node' = '~PIN012' from file "addcore.tdf" line 165, column 5
-- Equation name is '~PIN012', location is LC080, type is output.
 ~PIN012 = LCELL( _EQ056 $  _EQ057);
  _EQ056 =  _X017 &  _X018 &  _X019;
  _X017  = EXP(!S0 & !S1 & !S2 &  X7 &  ~2612~1);
  _X018  = EXP(!~2370~1 &  ~2395~1 &  ~2612~1);
  _X019  = EXP( S0 & !S1 & !S2 &  X7 & !~2370~1 &  ~2612~1);
  _EQ057 =  _X020 &  _X021;
  _X020  = EXP(!_LC038 &  _LC072 & !_LC091);
  _X021  = EXP(!_LC038 & !_LC050 & !_LC067 & !_LC090 & !_LC091 &  ~PIN001);

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|cout_node' = '~PIN013' from file "addcore.tdf" line 165, column 5
-- Equation name is '~PIN013', location is LC086, type is output.
 ~PIN013 = LCELL( _EQ058 $  _EQ059);
  _EQ058 =  _X022 &  _X023 &  _X024;
  _X022  = EXP(!S0 & !S1 & !S2 &  X7 & !~2612~1);
  _X023  = EXP(!~2370~1 &  ~2395~1 & !~2612~1);
  _X024  = EXP( S0 & !S1 & !S2 &  X7 & !~2370~1 & !~2612~1);
  _EQ059 =  _X025 &  _X026 &  _X027;
  _X025  = EXP(!_LC036 & !_LC058 & !_LC063 & !_LC083 & !_LC094 &  ~PIN009);
  _X026  = EXP(!_LC036 & !_LC058 & !_LC063 & !_LC083 & !_LC094 & !~PIN005 & 
             !~PIN006 & !~PIN007 & !~PIN008);
  _X027  = EXP(!_LC036 &  _LC052 & !_LC083);

-- Node name is '|LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|cout_node' = '~PIN014' from file "addcore.tdf" line 165, column 5
-- Equation name is '~PIN014', location is LC051, type is output.
 ~PIN014 = LCELL( _EQ060 $  GND);
  _EQ060 = !_LC085 &  ~PIN004 & !S0 & !S1 & !S2 &  X4 &  X6 &  ~2441~1 & 
             !~2756~1~4
         # !_LC085 &  ~PIN004 & !S0 & !S1 & !S2 &  X6 &  ~2441~1 &  ~2465~1 & 
             !~2756~1~4
         # !_LC085 &  ~PIN004 & !S0 & !S1 & !S2 &  X5 &  X6 &  ~2465~1 & 
             !~2756~1~4
         # !_LC085 &  ~PIN004 & !S0 & !S1 & !S2 &  X4 &  X5 &  X6
         # !_LC078 & !_LC079 & !_LC085 &  ~PIN004 &  ~2417~1 & !~2756~1~4;

-- Node name is '~2609~1' 
-- Equation name is '~2609~1', location is LC047, type is buried.
-- synthesized logic cell 
_LC047   = LCELL( _EQ061 $  GND);
  _EQ061 =  S0 & !S1 & !S2 &  Y7
         # !S0 & !S1 & !S2 &  ~2612~1
         # !S1 &  S2 &  Y7
         #  S1 &  ~2612~1;

-- Node name is '~2636~1~2' 
-- Equation name is '~2636~1~2', location is LC020, type is buried.
-- synthesized logic cell 
_LC020   = LCELL( _EQ062 $  GND);
  _EQ062 =  _LC057 & !S1 & !S2 &  Y6 & !~2756~1~4
         #  S0 & !S1 &  Y6 & !~2756~1~4
         # !S1 & !S2 &  Y6 & !~2756~1~4
         #  _LC057 &  S0 & !S2 &  Y6 & !~2756~1~4
         #  _LC057 & !S0 & !S1 &  Y6 & !~2756~1~4;

-- Node name is '~2636~1~3' 
-- Equation name is '~2636~1~3', location is LC022, type is buried.
-- synthesized logic cell 
_LC022   = LCELL( _EQ063 $  GND);
  _EQ063 =  _LC057 & !S0 & !S2 & !~2756~1~4
         # !S0 & !S1 &  Y6 & !~2756~1~4
         #  _LC057 &  S2 &  Y6 & !~2756~1~4
         #  _LC057 &  S1 & !~2756~1~4
         #  _LC020;

-- Node name is '~2636~1' 
-- Equation name is '~2636~1', location is LC057, type is buried.
-- synthesized logic cell 
_LC057   = LCELL( _EQ064 $  GND);
  _EQ064 =  S0 & !S1 & !S2 &  Y6 & !~2756~1~4
         #  _LC057 & !S0 & !S1 & !S2 & !~2756~1~4
         # !S1 &  S2 &  Y6 & !~2756~1~4
         # !S0 & !S1 & !S2 &  Y6
         #  _LC022;

-- Node name is '~2660~1~2' 
-- Equation name is '~2660~1~2', location is LC049, type is buried.
-- synthesized logic cell 
_LC049   = LCELL( _EQ065 $  GND);
  _EQ065 =  _LC026 & !S1 & !S2 &  Y5 & !~2756~1~4
         #  S0 & !S1 &  Y5 & !~2756~1~4
         # !S1 & !S2 &  Y5 & !~2756~1~4
         #  _LC026 &  S0 & !S2 &  Y5 & !~2756~1~4
         #  _LC026 & !S0 & !S1 &  Y5 & !~2756~1~4;

-- Node name is '~2660~1~3' 
-- Equation name is '~2660~1~3', location is LC021, type is buried.
-- synthesized logic cell 
_LC021   = LCELL( _EQ066 $  GND);
  _EQ066 =  _LC026 & !S0 & !S2 & !~2756~1~4
         # !S0 & !S1 &  Y5 & !~2756~1~4
         #  _LC026 &  S2 &  Y5 & !~2756~1~4
         #  _LC026 &  S1 & !~2756~1~4
         #  _LC049;

-- Node name is '~2660~1' 
-- Equation name is '~2660~1', location is LC026, type is buried.
-- synthesized logic cell 
_LC026   = LCELL( _EQ067 $  GND);
  _EQ067 =  S0 & !S1 & !S2 &  Y5 & !~2756~1~4
         #  _LC026 & !S0 & !S1 & !S2 & !~2756~1~4
         # !S1 &  S2 &  Y5 & !~2756~1~4
         # !S0 & !S1 & !S2 &  Y5
         #  _LC021;

-- Node name is '~2684~1~2' 
-- Equation name is '~2684~1~2', location is LC081, type is buried.
-- synthesized logic cell 
_LC081   = LCELL( _EQ068 $  GND);
  _EQ068 =  _LC089 & !S1 & !S2 &  Y4 & !~2756~1~4
         #  S0 & !S1 &  Y4 & !~2756~1~4
         # !S1 & !S2 &  Y4 & !~2756~1~4
         #  _LC089 &  S0 & !S2 &  Y4 & !~2756~1~4
         #  _LC089 & !S0 & !S1 &  Y4 & !~2756~1~4;

-- Node name is '~2684~1~3' 
-- Equation name is '~2684~1~3', location is LC084, type is buried.
-- synthesized logic cell 
_LC084   = LCELL( _EQ069 $  GND);
  _EQ069 =  _LC089 & !S0 & !S2 & !~2756~1~4
         # !S0 & !S1 &  Y4 & !~2756~1~4
         #  _LC089 &  S2 &  Y4 & !~2756~1~4
         #  _LC089 &  S1 & !~2756~1~4
         #  _LC081;

-- Node name is '~2684~1' 
-- Equation name is '~2684~1', location is LC089, type is buried.
-- synthesized logic cell 
_LC089   = LCELL( _EQ070 $  GND);
  _EQ070 =  S0 & !S1 & !S2 &  Y4 & !~2756~1~4
         #  _LC089 & !S0 & !S1 & !S2 & !~2756~1~4
         # !S1 &  S2 &  Y4 & !~2756~1~4
         # !S0 & !S1 & !S2 &  Y4
         #  _LC084;

-- Node name is '~2828~1' 
-- Equation name is '~2828~1', location is LC033, type is output.
 ~2828~1 = LCELL( _EQ071 $  VCC);
  _EQ071 =  _X028 &  _X029 &  _X030 &  _X031 &  _X032 &  _X033 &  _X034 & 
              _X035 &  _X036;
  _X028  = EXP( S0 & !S1 &  S2 & !~2365~1 & !~2370~1 &  ~2612~1);
  _X029  = EXP( _LC092 &  S0 & !S1 & !S2 & !~2370~1);
  _X030  = EXP( S0 & !S1 &  S2 & !~2365~1 & !~2370~1 &  ~2395~1);
  _X031  = EXP( ~PIN002 &  S0 &  S1 & !S2 & !~2365~1 & !~2370~1);
  _X032  = EXP( _LC060 & !S0 &  S1 & !S2 & !~2365~1 & !~2370~1);
  _X033  = EXP(!S1 &  S2 & !~2365~1 & !~2370~1 &  ~2395~1 &  ~2612~1);
  _X034  = EXP( S1 &  S2 & !~2365~1 & !~2370~1 &  ~2828~1);
  _X035  = EXP(!S1 & !S2 & !~2365~1 & !~2370~1 &  ~2828~1);
  _X036  = EXP( _LC077 & !S0 & !S1 & !S2);

-- Node name is '~2852~1' 
-- Equation name is '~2852~1', location is LC017, type is output.
 ~2852~1 = LCELL( _EQ072 $  VCC);
  _EQ072 = !_LC027 &  _X037 &  _X038 &  _X039 &  _X040;
  _X037  = EXP( S1 &  S2 & !~2365~1 & !~2370~1 &  ~2852~1);
  _X038  = EXP(!S1 & !S2 & !~2365~1 & !~2370~1 &  ~2852~1);
  _X039  = EXP( _LC093 &  S0 & !S1 & !S2 & !~2371~1);
  _X040  = EXP( _LC068 & !S0 & !S1 & !S2);

-- Node name is '~2852~2' 
-- Equation name is '~2852~2', location is LC027, type is buried.
-- synthesized logic cell 
_LC027   = LCELL( _EQ073 $  GND);
  _EQ073 =  _LC057 & !S1 &  S2 & !~2365~1 & !~2370~1 &  ~2417~1
         #  _LC057 &  S0 & !S1 &  S2 & !~2365~1 & !~2370~1
         #  S0 & !S1 &  S2 & !~2365~1 & !~2370~1 &  ~2417~1
         #  ~PIN010 &  S0 &  S1 & !S2 & !~2365~1 & !~2370~1
         #  _LC056 & !S0 &  S1 & !S2 & !~2365~1 & !~2370~1;

-- Node name is '~2876~1' 
-- Equation name is '~2876~1', location is LC004, type is output.
 ~2876~1 = LCELL( _EQ074 $  VCC);
  _EQ074 = !_LC029 &  _X041 &  _X042 &  _X043 &  _X044;
  _X041  = EXP( S1 &  S2 & !~2365~1 & !~2370~1 &  ~2876~1);
  _X042  = EXP(!S1 & !S2 & !~2365~1 & !~2370~1 &  ~2876~1);
  _X043  = EXP( _LC096 &  S0 & !S1 & !S2 & !~2371~1);
  _X044  = EXP( _LC071 & !S0 & !S1 & !S2);

-- Node name is '~2876~2' 
-- Equation name is '~2876~2', location is LC029, type is buried.
-- synthesized logic cell 
_LC029   = LCELL( _EQ075 $  GND);
  _EQ075 =  _LC026 & !S1 &  S2 & !~2365~1 & !~2370~1 &  ~2441~1
         #  _LC026 &  S0 & !S1 &  S2 & !~2365~1 & !~2370~1
         #  S0 & !S1 &  S2 & !~2365~1 & !~2370~1 &  ~2441~1
         #  ~PIN011 &  S0 &  S1 & !S2 & !~2365~1 & !~2370~1
         #  _LC054 & !S0 &  S1 & !S2 & !~2365~1 & !~2370~1;

-- Node name is '~2900~1' 
-- Equation name is '~2900~1', location is LC001, type is output.
 ~2900~1 = LCELL( _EQ076 $  VCC);
  _EQ076 = !_LC053 &  _X045 &  _X046 &  _X047 &  _X048;
  _X045  = EXP( S1 &  S2 & !~2365~1 & !~2370~1 &  ~2900~1);
  _X046  = EXP(!S1 & !S2 & !~2365~1 & !~2370~1 &  ~2900~1);
  _X047  = EXP( _LC082 &  S0 & !S1 & !S2 & !~2371~1);
  _X048  = EXP( _LC002 & !S0 & !S1 & !S2);

-- Node name is '~2900~2' 
-- Equation name is '~2900~2', location is LC053, type is buried.
-- synthesized logic cell 
_LC053   = LCELL( _EQ077 $  GND);
  _EQ077 =  _LC089 & !S1 &  S2 & !~2365~1 & !~2370~1 &  ~2465~1
         #  _LC089 &  S0 & !S1 &  S2 & !~2365~1 & !~2370~1
         #  S0 & !S1 &  S2 & !~2365~1 & !~2370~1 &  ~2465~1
         #  _LC070 &  S0 &  S1 & !S2 & !~2365~1 & !~2370~1
         #  _LC055 & !S0 &  S1 & !S2 & !~2365~1 & !~2370~1;

-- Node name is '~3017~1' 
-- Equation name is '~3017~1', location is LC016, type is buried.
-- synthesized logic cell 
_LC016   = LCELL( _EQ078 $  VCC);
  _EQ078 = !_LC045 &  _X029 &  _X049 &  _X050 &  _X051;
  _X029  = EXP( _LC092 &  S0 & !S1 & !S2 & !~2370~1);
  _X049  = EXP( _LC044 &  S0 &  S1 &  S2);
  _X050  = EXP(!S0 &  S1 &  S2 &  Y7);
  _X051  = EXP( _LC044 & !S0 & !S1 & !S2);

-- Node name is '~3017~2' 
-- Equation name is '~3017~2', location is LC045, type is buried.
-- synthesized logic cell 
_LC045   = LCELL( _EQ079 $  GND);
  _EQ079 = !S0 &  S2 &  X7 &  Y7 & !~2370~1
         #  S0 & !S1 &  S2 &  Y7 & !~2370~1
         #  S0 & !S1 &  S2 &  X7 & !~2370~1
         #  ~PIN002 &  S0 &  S1 & !S2 & !~2370~1
         #  _LC060 & !S0 &  S1 & !S2 & !~2370~1;

-- Node name is '~3020~1' 
-- Equation name is '~3020~1', location is LC044, type is buried.
-- synthesized logic cell 
_LC044   = LCELL( _EQ080 $  GND);
  _EQ080 =  _LC077 & !S0 & !S1 & !S2
         #  _LC016 & !~2756~1~4;

-- Node name is '~3041~1' 
-- Equation name is '~3041~1', location is LC019, type is buried.
-- synthesized logic cell 
_LC019   = LCELL( _EQ081 $  VCC);
  _EQ081 = !_LC018 &  _X052 &  _X053 &  _X054 &  _X055;
  _X052  = EXP( _LC093 &  S0 & !S1 & !S2 & !~2370~1);
  _X053  = EXP( _LC034 &  S0 &  S1 &  S2);
  _X054  = EXP(!S0 &  S1 &  S2 &  Y6);
  _X055  = EXP( _LC034 & !S0 & !S1 & !S2);

-- Node name is '~3041~2' 
-- Equation name is '~3041~2', location is LC018, type is buried.
-- synthesized logic cell 
_LC018   = LCELL( _EQ082 $  GND);
  _EQ082 =  _LC057 & !S1 &  S2 & !~2370~1 &  ~2417~1
         #  _LC057 &  S0 & !S1 &  S2 & !~2370~1
         #  S0 & !S1 &  S2 & !~2370~1 &  ~2417~1
         #  ~PIN010 &  S0 &  S1 & !S2 & !~2370~1
         #  _LC056 & !S0 &  S1 & !S2 & !~2370~1;

-- Node name is '~3044~1' 
-- Equation name is '~3044~1', location is LC034, type is buried.
-- synthesized logic cell 
_LC034   = LCELL( _EQ083 $  GND);
  _EQ083 =  _LC068 & !S0 & !S1 & !S2
         #  _LC019 & !~2756~1~4;

-- Node name is '~3065~1' 
-- Equation name is '~3065~1', location is LC003, type is buried.
-- synthesized logic cell 
_LC003   = LCELL( _EQ084 $  VCC);
  _EQ084 = !_LC025 &  _X056 &  _X057 &  _X058 &  _X059;
  _X056  = EXP( _LC096 &  S0 & !S1 & !S2 & !~2370~1);
  _X057  = EXP( _LC046 &  S0 &  S1 &  S2);
  _X058  = EXP(!S0 &  S1 &  S2 &  Y5);
  _X059  = EXP( _LC046 & !S0 & !S1 & !S2);

-- Node name is '~3065~2' 
-- Equation name is '~3065~2', location is LC025, type is buried.
-- synthesized logic cell 
_LC025   = LCELL( _EQ085 $  GND);
  _EQ085 =  _LC026 & !S1 &  S2 & !~2370~1 &  ~2441~1
         #  _LC026 &  S0 & !S1 &  S2 & !~2370~1
         #  S0 & !S1 &  S2 & !~2370~1 &  ~2441~1
         #  ~PIN011 &  S0 &  S1 & !S2 & !~2370~1
         #  _LC054 & !S0 &  S1 & !S2 & !~2370~1;

-- Node name is '~3068~1' 
-- Equation name is '~3068~1', location is LC046, type is buried.
-- synthesized logic cell 
_LC046   = LCELL( _EQ086 $  GND);
  _EQ086 =  _LC071 & !S0 & !S1 & !S2
         #  _LC003 & !~2756~1~4;

-- Node name is '~3089~1' 
-- Equation name is '~3089~1', location is LC087, type is buried.
-- synthesized logic cell 
_LC087   = LCELL( _EQ087 $  VCC);
  _EQ087 = !_LC061 &  _X060 &  _X061 &  _X062 &  _X063;
  _X060  = EXP( _LC082 &  S0 & !S1 & !S2 & !~2370~1);
  _X061  = EXP( _LC042 &  S0 &  S1 &  S2);
  _X062  = EXP(!S0 &  S1 &  S2 &  Y4);
  _X063  = EXP( _LC042 & !S0 & !S1 & !S2);

-- Node name is '~3089~2' 
-- Equation name is '~3089~2', location is LC061, type is buried.
-- synthesized logic cell 
_LC061   = LCELL( _EQ088 $  GND);
  _EQ088 =  _LC089 & !S1 &  S2 & !~2370~1 &  ~2465~1
         #  _LC089 &  S0 & !S1 &  S2 & !~2370~1
         #  S0 & !S1 &  S2 & !~2370~1 &  ~2465~1
         #  _LC070 &  S0 &  S1 & !S2 & !~2370~1
         #  _LC055 & !S0 &  S1 & !S2 & !~2370~1;

-- Node name is '~3092~1' 
-- Equation name is '~3092~1', location is LC042, type is buried.
-- synthesized logic cell 
_LC042   = LCELL( _EQ089 $  GND);
  _EQ089 =  _LC002 & !S0 & !S1 & !S2
         #  _LC087 & !~2756~1~4;

-- Node name is '~3230~1' 
-- Equation name is '~3230~1', location is LC041, type is buried.
-- synthesized logic cell 
_LC041   = LCELL( _EQ090 $  VCC);
  _EQ090 =  _X028 &  _X030 &  _X031 &  _X032 &  _X064 &  _X065 &  _X066;
  _X028  = EXP( S0 & !S1 &  S2 & !~2365~1 & !~2370~1 &  ~2612~1);
  _X030  = EXP( S0 & !S1 &  S2 & !~2365~1 & !~2370~1 &  ~2395~1);
  _X031  = EXP( ~PIN002 &  S0 &  S1 & !S2 & !~2365~1 & !~2370~1);
  _X032  = EXP( _LC060 & !S0 &  S1 & !S2 & !~2365~1 & !~2370~1);
  _X064  = EXP(!S0 & !S1 &  S2 & !~2365~1 & !~2370~1 &  ~2395~1 &  ~2612~1);
  _X065  = EXP( _LC039 &  S1 &  S2);
  _X066  = EXP( _LC039 & !S1 & !S2);

-- Node name is '~3236~1' 
-- Equation name is '~3236~1', location is LC039, type is buried.
-- synthesized logic cell 
_LC039   = LCELL( _EQ091 $  GND);
  _EQ091 =  _LC092 &  S0 & !S1 & !S2 & !~2370~1
         #  _LC077 & !S0 & !S1 & !S2
         #  _LC041 &  _X001 & !~2756~1~4;
  _X001  = EXP( S0 & !S1 & !S2);



--     Shareable expanders that are duplicated in multiple LABs:
--    _X002 occurs in LABs C, F
--    _X029 occurs in LABs A, C




Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu1

***** Logic for device 'alu1' compiled without errors.




Device: EPM7096LC68-7

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    MultiVolt I/O                              = OFF



Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu1

** ERROR SUMMARY **

Info: Chip 'alu1' in device 'EPM7096LC68-7' has less than 10% of logic cells available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                                  
                                                   R           R  
                           ~                       E  ~     ~  E  
                           2     V                 S  P     P  S  
                           3     C                 E  I  V  I  E  
                           6     C                 R  N  C  N  R  
                        G  5     I  G  G  G  G  G  V  0  C  0  V  
               S  S  X  N  ~  X  N  N  N  N  N  N  E  0  I  0  E  
               1  2  0  D  1  1  T  D  D  D  D  D  D  1  O  3  D  
             -----------------------------------------------------_ 
           /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
       S0 | 10                                                  60 | RESERVED 
    VCCIO | 11                                                  59 | RESERVED 
  ~2370~1 | 12                                                  58 | GND 
  ~PIN007 | 13                                                  57 | ~PIN004 
  ~PIN006 | 14                                                  56 | ~PIN009 
       Y7 | 15                                                  55 | RESERVED 
      GND | 16                                                  54 | RESERVED 
       Y3 | 17                                                  53 | VCCIO 
       Y1 | 18                  EPM7096LC68-7                   52 | RESERVED 
   ALOUT0 | 19                                                  51 | RESERVED 
       Y0 | 20                                                  50 | RESERVED 
    VCCIO | 21                                                  49 | RESERVED 
       X3 | 22                                                  48 | GND 
  ~PIN008 | 23                                                  47 | RESERVED 
  ~2972~1 | 24                                                  46 | ~2612~1 
       X2 | 25                                                  45 | RESERVED 
      GND | 26                                                  44 | RESERVED 
          |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
            ------------------------------------------------------ 
               R  ~  ~  A  V  ~  A  G  V  ~  ~  G  A  ~  Y  R  V  
               E  2  2  L  C  2  L  N  C  P  2  N  L  2  2  E  C  
               S  9  9  O  C  3  O  D  C  I  9  D  O  7     S  C  
               E  9  4  U  I  7  U     I  N  2     U  5     E  I  
               R  6  8  T  O  1  T     N  0  4     T  6     R  O  
               V  ~  ~  1     ~  2     T  0  ~     3  ~     V     
               E  1  1        1           5  1        1     E     
               D                                      ~     D     
                                                      4           


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu1

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    14/16( 87%)   8/ 8(100%)  16/16(100%)  31/36( 86%) 
B:    LC17 - LC32    16/16(100%)   8/ 8(100%)  14/16( 87%)  23/36( 63%) 
C:    LC33 - LC48    16/16(100%)   7/ 8( 87%)  16/16(100%)  31/36( 86%) 
D:    LC49 - LC64    16/16(100%)   5/ 8( 62%)  15/16( 93%)  24/36( 66%) 
E:    LC65 - LC80    16/16(100%)   1/ 8( 12%)  12/16( 75%)  25/36( 69%) 
F:    LC81 - LC96    15/16( 93%)   4/ 8( 50%)  16/16(100%)  31/36( 86%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            33/48     ( 68%)
Total logic cells used:                         93/96     ( 96%)
Total shareable expanders used:                 50/96     ( 52%)
Total Turbo logic cells used:                   93/96     ( 96%)
Total shareable expanders not available (n/a):  39/96     ( 40%)
Average fan-in:                                  7.93
Total fan-in:                                   738

Total input pins required:                      15
Total output pins required:                     18
Total bidirectional pins required:               0
Total logic cells required:                     93
Total flipflops required:                        0
Total product terms required:                  361
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          50

Synthesized logic cells:                        50/  96   ( 52%)



Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu1

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  10    (6)  (A)      INPUT               0      0   0    0    0   18   71  S0
   9    (8)  (A)      INPUT               0      0   0    0    0   18   71  S1
   8    (9)  (A)      INPUT               0      0   0    0    0   18   71  S2
   7   (12)  (A)      INPUT               0      0   0    0    0    4   21  X0
   4   (16)  (A)      INPUT               0      0   0    0    0    4   16  X1
  25   (45)  (C)      INPUT               0      0   0    0    0    5   10  X2
  22   (19)  (B)      INPUT               0      0   0    0    0    5    6  X3
  20   (21)  (B)      INPUT               0      0   0    0    0    1    4  Y0
  18   (25)  (B)      INPUT               0      0   0    0    0    1    4  Y1
  41   (57)  (D)      INPUT               0      0   0    0    0    1    4  Y2
  17   (27)  (B)      INPUT               0      0   0    0    0    1    4  Y3
  15   (29)  (B)      INPUT               0      0   0    0    0    1    2  Y7
   5   (14)  (A)      INPUT    s          0      0   0    0    0    4    4  ~2365~1
  12    (4)  (A)      INPUT    s          0      0   0    0    0    4   21  ~2370~1
  40   (56)  (D)      INPUT    s          0      0   0    0    0   12   51  ~2756~1~4


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu1

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  19     24    B     OUTPUT      t        0      0   0    5    2    0    0  ALOUT0
  30     37    C     OUTPUT      t        0      0   0    4    2    0    0  ALOUT1
  33     33    C     OUTPUT      t        0      0   0    4    2    0    0  ALOUT2
  39     53    D     OUTPUT      t        0      0   0    4    2    0    0  ALOUT3
  64     94    F     OUTPUT      t        3      0   0    6    6    0    0  ~PIN001
  62     92    F     OUTPUT      t        0      0   0    8    4    0    0  ~PIN003
  57     84    F     OUTPUT      t        0      0   0    8    4    0    0  ~PIN004
  36     49    D     OUTPUT      t        1      0   1    6    2    1    2  ~PIN005
  14     32    B     OUTPUT      t        1      0   1    6    2    1    4  ~PIN006
  13      1    A     OUTPUT      t        1      0   1    6    2    0    5  ~PIN007
  23     17    B     OUTPUT      t        1      0   1    6    2    0    3  ~PIN008
  56     81    F     OUTPUT      t        3      0   0    6    6    0    0  ~PIN009
  32     35    C     OUTPUT    s t        0      0   0    3    0    4    0  ~2371~1
  46     65    E     OUTPUT    s t        1      0   1    5    2    1    2  ~2612~1
  37     51    D     OUTPUT    s t        4      0   0    5    5    1    0  ~2924~1
  29     40    C     OUTPUT    s t        4      0   0    5    5    1    0  ~2948~1
  24     48    C     OUTPUT    s t        4      0   0    5    5    1    0  ~2972~1
  28     41    C     OUTPUT    s t        4      0   0    5    5    1    0  ~2996~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu1

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     28    B       SOFT      t        1      0   0    4    2    0    1  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gcp2
   -     91    F       SOFT    s t        1      0   1    7    8    0    1  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gc2~1
   -     10    A       SOFT      t        0      0   0    5    2    0    2  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gs1
   -     47    C       SOFT      t        0      0   0    5    2    0    4  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gs2
   -     63    D       SOFT      t        0      0   0    5    2    1    2  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gs3
   -      3    A       SOFT      t        0      0   0    5    2    0    7  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps1
   -     38    C       SOFT      t        0      0   0    5    2    0    6  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps2
   -     54    D       SOFT      t        0      0   0    5    2    1    2  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps3
   -     71    E       SOFT      t        0      0   0    5    2    1    0  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|result_node0
   -     70    E       SOFT      t        0      0   0    5    4    1    1  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|result_node1
   -     90    F       SOFT    s t        1      0   1    6   10    1    0  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~216~1
   -     74    E       SOFT    s t        2      0   1    5    4    1    0  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~242~1
 (61)    89    F       SOFT    s t        3      0   0    4    7    2    1  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~245~1
 (65)    96    F       SOFT    s t        1      0   1    1    6    0    1  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~245~2
   -     85    F       SOFT    s t        1      0   1    1    7    0    1  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~245~3
   -     87    F       SOFT    s t        1      0   1    5    5    0    1  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~245~4
   -     82    F       SOFT    s t        0      0   0    0    3    2    1  |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~246~1
   -     23    B       SOFT      t        1      0   0    4    2    0    1  |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gcp2
 (60)    88    F       SOFT    s t        1      0   1    7    8    0    1  |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gn2~1
  (7)    12    A       SOFT      t        0      0   0    5    2    0    1  |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gs1
 (27)    43    C       SOFT      t        0      0   0    5    2    0    1  |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gs2
 (40)    56    D       SOFT      t        0      0   0    5    2    0    1  |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gs3
 (51)    73    E       SOFT      t        0      0   0    5    2    1    1  |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node0
   -     66    E       SOFT      t        0      0   0    5    5    1    1  |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node1
 (49)    69    E       SOFT      t        6      0   0    6    8    1    1  |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node2
 (10)     6    A       SOFT      t        0      0   0    0    6    1    1  |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node3
   -     83    F       SOFT    s t        1      0   1    6   11    1    0  |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|~216~1
 (59)    86    F       SOFT      t        0      0   0    7    3    0    1  |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|gcp2
   -     76    E       SOFT      t        0      0   0    5    1    0    1  |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|ps1
   -     46    C       SOFT      t        0      0   0    5    1    0    1  |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|ps2
   -     79    E       SOFT      t        0      0   0    5    1    0    2  |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node0
   -     34    C       SOFT      t        0      0   0    5    2    0    2  |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node1
 (50)    72    E       SOFT      t        0      0   0    6    3    0    2  |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node2
   -     55    D       SOFT      t        0      0   0    5    2    0    2  |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node3
   -     93    F       SOFT      t        0      0   0    7    3    0    1  |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|gcp2
   -     78    E       SOFT      t        0      0   0    5    1    0    1  |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|ps1
   -     39    C       SOFT      t        0      0   0    5    1    0    1  |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|ps2
   -     44    C       SOFT      t        0      0   0    5    1    0    2  |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|result_node0
 (54)    77    E       SOFT      t        0      0   0    5    2    0    2  |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|result_node1
 (52)    75    E       SOFT      t        0      0   0    6    3    0    2  |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|result_node2
   -     62    D       SOFT      t        0      0   0    5    2    0    2  |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|result_node3
   -     52    D       SOFT    s t        1      0   1    5    1    4    9  ~2489~1
   -     20    B       SOFT    s t        1      0   1    5    1    3   14  ~2513~1
 (55)    80    E       SOFT    s t        1      0   1    5    1    3   19  ~2537~1
 (22)    19    B       SOFT    s t        1      0   1    5    1    3   23  ~2561~1
   -     68    E      LCELL    s t        1      0   1    5    1    0    1  ~2612~1~2
 (47)    67    E      LCELL    s t        1      0   1    5    2    1    0  ~2612~1~3
   -     50    D      LCELL    s t        1      0   1    5    1    0    1  ~2708~1~2
   -     58    D      LCELL    s t        1      0   1    5    2    0    1  ~2708~1~3
 (41)    57    D      LCELL    s t        1      0   1    5    2    3    9  ~2708~1
   -     26    B      LCELL    s t        1      0   1    5    1    0    1  ~2732~1~2
 (15)    29    B      LCELL    s t        1      0   1    5    2    0    1  ~2732~1~3
 (20)    21    B      LCELL    s t        1      0   1    5    2    3   14  ~2732~1
  (9)     8    A      LCELL    s t        1      0   1    5    1    0    1  ~2756~1~2
   -     11    A      LCELL    s t        1      0   1    5    2    0    1  ~2756~1~3
   -      2    A      LCELL    s t        1      0   1    5    2    2   16  ~2756~1
   -     30    B      LCELL    s t        1      0   1    5    1    0    1  ~2780~1~2
   -     31    B      LCELL    s t        1      0   1    5    2    0    1  ~2780~1~3
 (17)    27    B      LCELL    s t        1      0   1    5    2    2   20  ~2780~1
 (45)    64    D       SOFT    s t        1      0   1    5    4    1    0  ~2924~2
   -     18    B       SOFT    s t        1      0   1    5    4    1    0  ~2948~2
   -      5    A       SOFT    s t        1      0   1    5    4    1    0  ~2972~2
 (12)     4    A       SOFT    s t        1      0   1    5    4    1    0  ~2996~2
 (42)    59    D       SOFT    s t        4      0   0    5    3    1    1  ~3113~1
   -     60    D       SOFT    s t        1      0   1    4    4    0    1  ~3113~2
 (44)    61    D      LCELL    s t        0      0   0    4    2    0    1  ~3116~1
  (8)     9    A       SOFT    s t        4      0   0    5    3    1    1  ~3137~1
 (18)    25    B       SOFT    s t        1      0   1    4    4    0    1  ~3137~2
 (25)    45    C      LCELL    s t        0      0   0    4    2    0    1  ~3140~1
   -     13    A       SOFT    s t        4      0   0    5    3    1    1  ~3161~1
  (5)    14    A       SOFT    s t        1      0   1    4    4    0    1  ~3161~2
   -     36    C      LCELL    s t        0      0   0    4    2    0    1  ~3164~1
   -     42    C       SOFT    s t        4      0   0    5    3    1    1  ~3185~1
  (4)    16    A       SOFT    s t        1      0   1    4    4    0    1  ~3185~2
   -     22    B      LCELL    s t        0      0   0    5    2    0    1  ~3188~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                     Logic cells placed in LAB 'A'
        +--------------------------- LC10 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gs1
        | +------------------------- LC3 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps1
        | | +----------------------- LC12 |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gs1
        | | | +--------------------- LC6 |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node3
        | | | | +------------------- LC1 ~PIN007
        | | | | | +----------------- LC8 ~2756~1~2
        | | | | | | +--------------- LC11 ~2756~1~3
        | | | | | | | +------------- LC2 ~2756~1
        | | | | | | | | +----------- LC5 ~2972~2
        | | | | | | | | | +--------- LC4 ~2996~2
        | | | | | | | | | | +------- LC9 ~3137~1
        | | | | | | | | | | | +----- LC13 ~3161~1
        | | | | | | | | | | | | +--- LC14 ~3161~2
        | | | | | | | | | | | | | +- LC16 ~3185~2
        | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'A':
LC1  -> - - - * - - - - - - - - - - | * - - - * * | <-- ~PIN007
LC8  -> - - - - - - * - - - - - - - | * - - - - - | <-- ~2756~1~2
LC11 -> - - - - - - - * - - - - - - | * - - - - - | <-- ~2756~1~3
LC2  -> * * * - * * * * * - - - * - | * - - - * * | <-- ~2756~1
LC14 -> - - - - - - - - - - - * - - | * - - - - - | <-- ~3161~2

Pin
10   -> * * * - * * * * * * * * * * | * * * * * * | <-- S0
9    -> * * * - * * * * * * * * * * | * * * * * * | <-- S1
8    -> * * * - * * * * * * * * * * | * * * * * * | <-- S2
4    -> * * * - * - - - - - - - - - | * - - - * * | <-- X1
18   -> - - - - * * * * - - - * - - | * - - - - - | <-- Y1
41   -> - - - - - - - - - - * - - - | * * - - - - | <-- Y2
5    -> - - - - - - - - * * - - - - | * * * * - - | <-- ~2365~1
12   -> - * * - - - - - * * * * * * | * * * * * * | <-- ~2370~1
40   -> * - - - * * * * - - - - - - | * * * * * * | <-- ~2756~1~4
LC23 -> - - - * - - - - - - - - - - | * - - - - - | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gcp2
LC56 -> - - - * - - - - - - - - - - | * - - - - - | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gs3
LC66 -> - - - - - - - - - - - * - - | * - * - - - | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node1
LC69 -> - - - - - - - - - - * - - - | * - * - - - | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node2
LC79 -> - - - - - - - - - * - - - * | * - - - - - | <-- |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node0
LC34 -> - - - - - - - - * - - - * - | * - - - - - | <-- |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node1
LC44 -> - - - - - - - - - * - - - * | * - - - - - | <-- |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|result_node0
LC77 -> - - - - - - - - * - - - * - | * - - - - - | <-- |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|result_node1
LC49 -> - - - * - - - - - - - - - - | * - - - - * | <-- ~PIN005
LC32 -> - - - * - - - - - - - - - - | * - - - * * | <-- ~PIN006
LC17 -> - - - * - - - - - - - - - - | * - - - * - | <-- ~PIN008
LC80 -> * * * - * - - - * - - - * - | * - - - * * | <-- ~2537~1
LC19 -> - - - - - - - - - * - - - * | * * * - * * | <-- ~2561~1
LC27 -> - - - - - - - - - * - - - * | * * - - * * | <-- ~2780~1
LC25 -> - - - - - - - - - - * - - - | * - - - - - | <-- ~3137~2
LC45 -> - - - - - - - - - - * - - - | * - - - - - | <-- ~3140~1
LC36 -> - - - - - - - - - - - * - - | * - - - - - | <-- ~3164~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC24 ALOUT0
        | +----------------------------- LC28 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gcp2
        | | +--------------------------- LC23 |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gcp2
        | | | +------------------------- LC32 ~PIN006
        | | | | +----------------------- LC17 ~PIN008
        | | | | | +--------------------- LC20 ~2513~1
        | | | | | | +------------------- LC19 ~2561~1
        | | | | | | | +----------------- LC26 ~2732~1~2
        | | | | | | | | +--------------- LC29 ~2732~1~3
        | | | | | | | | | +------------- LC21 ~2732~1
        | | | | | | | | | | +----------- LC30 ~2780~1~2
        | | | | | | | | | | | +--------- LC31 ~2780~1~3
        | | | | | | | | | | | | +------- LC27 ~2780~1
        | | | | | | | | | | | | | +----- LC18 ~2948~2
        | | | | | | | | | | | | | | +--- LC25 ~3137~2
        | | | | | | | | | | | | | | | +- LC22 ~3188~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'B':
LC20 -> - - - * - * - - - - - - - * * - | - * * - - * | <-- ~2513~1
LC19 -> - - - - * - * - - - - - - - - - | * * * - * * | <-- ~2561~1
LC26 -> - - - - - - - - * - - - - - - - | - * - - - - | <-- ~2732~1~2
LC29 -> - - - - - - - - - * - - - - - - | - * - - - - | <-- ~2732~1~3
LC21 -> - * * * - - - * * * - - - * * - | - * * - - * | <-- ~2732~1
LC30 -> - - - - - - - - - - - * - - - - | - * - - - - | <-- ~2780~1~2
LC31 -> - - - - - - - - - - - - * - - - | - * - - - - | <-- ~2780~1~3
LC27 -> * - - - * - - - - - * * * - - * | * * - - * * | <-- ~2780~1

Pin
10   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- S0
9    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- S1
8    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- S2
7    -> * - - - * - * - - - - - - - - * | - * * - * * | <-- X0
25   -> - * * * - * - - - - - - - - - - | - * * - - * | <-- X2
20   -> - - - - * - - - - - * * * - - - | - * * - - - | <-- Y0
41   -> - - - * - - - * * * - - - - - - | * * - - - - | <-- Y2
5    -> - - - - - - - - - - - - - * - - | * * * * - - | <-- ~2365~1
12   -> - - - - - - - - - - - - - * * - | * * * * * * | <-- ~2370~1
40   -> * - - * * * * * * * * * * - - * | * * * * * * | <-- ~2756~1~4
LC91 -> - * - - - - - - - - - - - - - - | - * - - - - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gc2~1
LC88 -> - - * - - - - - - - - - - - - - | - * - - - - | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gn2~1
LC72 -> - - - - - - - - - - - - - * * - | - * - - - - | <-- |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node2
LC75 -> - - - - - - - - - - - - - * * - | - * - - - - | <-- |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|result_node2
LC42 -> * - - - - - - - - - - - - - - * | - * - - - - | <-- ~3185~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                         Logic cells placed in LAB 'C'
        +------------------------------- LC37 ALOUT1
        | +----------------------------- LC33 ALOUT2
        | | +--------------------------- LC47 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gs2
        | | | +------------------------- LC38 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps2
        | | | | +----------------------- LC43 |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gs2
        | | | | | +--------------------- LC46 |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|ps2
        | | | | | | +------------------- LC34 |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node1
        | | | | | | | +----------------- LC39 |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|ps2
        | | | | | | | | +--------------- LC44 |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|result_node0
        | | | | | | | | | +------------- LC35 ~2371~1
        | | | | | | | | | | +----------- LC40 ~2948~1
        | | | | | | | | | | | +--------- LC48 ~2972~1
        | | | | | | | | | | | | +------- LC41 ~2996~1
        | | | | | | | | | | | | | +----- LC45 ~3140~1
        | | | | | | | | | | | | | | +--- LC36 ~3164~1
        | | | | | | | | | | | | | | | +- LC42 ~3185~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'C':
LC35 -> - - - - - - - - - - * * * - - - | - - * * - - | <-- ~2371~1
LC40 -> - - - - - - - - - - * - - - - - | - - * - - - | <-- ~2948~1
LC48 -> - - - - - - - - - - - * - - - - | - - * - - - | <-- ~2972~1
LC41 -> - - - - - - - - - - - - * - - - | - - * - - - | <-- ~2996~1

Pin
10   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- S0
9    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- S1
8    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- S2
7    -> - - - - - - * - * - - - - - - - | - * * - * * | <-- X0
25   -> - - * * * * - * - - - - - - - - | - * * - - * | <-- X2
20   -> - - - - - - - - - - - - - - - * | - * * - - - | <-- Y0
5    -> - - - - - - - - - - * * * - - - | * * * * - - | <-- ~2365~1
12   -> - - - - - - - - - - * * * - - * | * * * * * * | <-- ~2370~1
40   -> * * * * * * * * * - - - - * * - | * * * * * * | <-- ~2756~1~4
LC71 -> - - - - - - - - - - - - * - - - | - - * - - - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|result_node0
LC70 -> - - - - - - - - - - - * - - * - | - - * - - - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|result_node1
LC74 -> * - - - - - - - - - - - - - - - | - - * - - - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~242~1
LC89 -> - * - - - - - - - - * - - * - - | - - * - - - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~245~1
LC73 -> - - - - - - - - - - - - * - - * | - - * - - - | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node0
LC66 -> - - - - - - - - - - - * - - - - | * - * - - - | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node1
LC69 -> - - - - - - - - - - * - - - - - | * - * - - - | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node2
LC76 -> - - - - - - * - - - - - - - - - | - - * - - - | <-- |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|ps1
LC20 -> - - * * * * - * - - - - - - - - | - * * - - * | <-- ~2513~1
LC19 -> - - - - - - * - * - - - - - - - | * * * - * * | <-- ~2561~1
LC21 -> - - * * * - - - - - - - - - - - | - * * - - * | <-- ~2732~1
LC18 -> - - - - - - - - - - * - - - - - | - - * - - - | <-- ~2948~2
LC5  -> - - - - - - - - - - - * - - - - | - - * - - - | <-- ~2972~2
LC4  -> - - - - - - - - - - - - * - - - | - - * - - - | <-- ~2996~2
LC9  -> - * - - - - - - - - - - - * - - | - - * - - - | <-- ~3137~1
LC13 -> * - - - - - - - - - - - - - * - | - - * - - - | <-- ~3161~1
LC16 -> - - - - - - - - - - - - - - - * | - - * - - - | <-- ~3185~2
LC22 -> - - - - - - - - - - - - - - - * | - - * - - - | <-- ~3188~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                         Logic cells placed in LAB 'D'
        +------------------------------- LC53 ALOUT3
        | +----------------------------- LC63 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gs3
        | | +--------------------------- LC54 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps3
        | | | +------------------------- LC56 |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gs3
        | | | | +----------------------- LC55 |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node3
        | | | | | +--------------------- LC62 |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|result_node3
        | | | | | | +------------------- LC49 ~PIN005
        | | | | | | | +----------------- LC52 ~2489~1
        | | | | | | | | +--------------- LC50 ~2708~1~2
        | | | | | | | | | +------------- LC58 ~2708~1~3
        | | | | | | | | | | +----------- LC57 ~2708~1
        | | | | | | | | | | | +--------- LC51 ~2924~1
        | | | | | | | | | | | | +------- LC64 ~2924~2
        | | | | | | | | | | | | | +----- LC59 ~3113~1
        | | | | | | | | | | | | | | +--- LC60 ~3113~2
        | | | | | | | | | | | | | | | +- LC61 ~3116~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'D':
LC55 -> - - - - - - - - - - - - * - * - | - - - * - - | <-- |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node3
LC62 -> - - - - - - - - - - - - * - * - | - - - * - - | <-- |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|result_node3
LC52 -> - * * * * * * * - - - - * - * - | - - - * - * | <-- ~2489~1
LC50 -> - - - - - - - - - * - - - - - - | - - - * - - | <-- ~2708~1~2
LC58 -> - - - - - - - - - - * - - - - - | - - - * - - | <-- ~2708~1~3
LC57 -> - * * * - - * - * * * - * - * - | - - - * - * | <-- ~2708~1
LC51 -> - - - - - - - - - - - * - - - - | - - - * - - | <-- ~2924~1
LC64 -> - - - - - - - - - - - * - - - - | - - - * - - | <-- ~2924~2
LC59 -> * - - - - - - - - - - - - - - * | - - - * - - | <-- ~3113~1
LC60 -> - - - - - - - - - - - - - * - - | - - - * - - | <-- ~3113~2
LC61 -> - - - - - - - - - - - - - * - - | - - - * - - | <-- ~3116~1

Pin
10   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- S0
9    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- S1
8    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- S2
22   -> - * * * * * * * - - - - - - - - | - - - * - * | <-- X3
17   -> - - - - - - * - * * * - - * - - | - - - * - - | <-- Y3
5    -> - - - - - - - - - - - * * - - - | * * * * - - | <-- ~2365~1
12   -> - - - - - - - - - - - * * * * - | * * * * * * | <-- ~2370~1
40   -> * * * * * * * * * * * - - - - * | * * * * * * | <-- ~2756~1~4
LC82 -> * - - - - - - - - - - * - - - * | - - - * - - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~246~1
LC6  -> - - - - - - - - - - - * - * - - | - - - * - - | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node3
LC86 -> - - - - * - - - - - - - - - - - | - - - * - - | <-- |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|gcp2
LC93 -> - - - - - * - - - - - - - - - - | - - - * - - | <-- |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|gcp2
LC35 -> - - - - - - - - - - - * - - - - | - - * * - - | <-- ~2371~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                                         Logic cells placed in LAB 'E'
        +------------------------------- LC71 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|result_node0
        | +----------------------------- LC70 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|result_node1
        | | +--------------------------- LC74 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~242~1
        | | | +------------------------- LC73 |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node0
        | | | | +----------------------- LC66 |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node1
        | | | | | +--------------------- LC69 |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node2
        | | | | | | +------------------- LC76 |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|ps1
        | | | | | | | +----------------- LC79 |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node0
        | | | | | | | | +--------------- LC72 |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node2
        | | | | | | | | | +------------- LC78 |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|ps1
        | | | | | | | | | | +----------- LC77 |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|result_node1
        | | | | | | | | | | | +--------- LC75 |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|result_node2
        | | | | | | | | | | | | +------- LC80 ~2537~1
        | | | | | | | | | | | | | +----- LC68 ~2612~1~2
        | | | | | | | | | | | | | | +--- LC67 ~2612~1~3
        | | | | | | | | | | | | | | | +- LC65 ~2612~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'E':
LC78 -> - - - - - - - - - - * - - - - - | - - - - * - | <-- |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|ps1
LC80 -> - - - - - * * - * * - * * - - - | * - - - * * | <-- ~2537~1
LC68 -> - - - - - - - - - - - - - - * - | - - - - * - | <-- ~2612~1~2
LC67 -> - - - - - - - - - - - - - - - * | - - - - * - | <-- ~2612~1~3
LC65 -> - - - - - - - - - - - - - * * * | - - - - * - | <-- ~2612~1

Pin
10   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- S0
9    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- S1
8    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- S2
7    -> * * * * * * - * * - * * - - - - | - * * - * * | <-- X0
4    -> - - - - - * * - * * - * * - - - | * - - - * * | <-- X1
15   -> - - - - - - - - - - - - - * * * | - - - - * - | <-- Y7
12   -> - - - - - * - - - - - - - - - - | * * * * * * | <-- ~2370~1
40   -> * * * * * - * * * * * * * * * * | * * * * * * | <-- ~2756~1~4
LC10 -> - * * - - - - - - - - - - - - - | - - - - * - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gs1
LC3  -> - * * - - - - - - - - - - - - - | - - - - * * | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps1
LC12 -> - - - - * - - - - - - - - - - - | - - - - * - | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gs1
LC43 -> - - - - - * - - - - - - - - - - | - - - - * - | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gs2
LC46 -> - - - - - - - - * - - - - - - - | - - - - * - | <-- |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|ps2
LC39 -> - - - - - - - - - - - * - - - - | - - - - * - | <-- |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|ps2
LC32 -> - - - - - * - - - - - - - - - - | * - - - * * | <-- ~PIN006
LC1  -> - - - - * * - - - - - - - - - - | * - - - * * | <-- ~PIN007
LC17 -> - - - - * * - - - - - - - - - - | * - - - * - | <-- ~PIN008
LC19 -> * * * * * * - * * - * * - - - - | * * * - * * | <-- ~2561~1
LC2  -> - - - - - * - - - - - - - - - - | * - - - * * | <-- ~2756~1
LC27 -> * * * * * * - - - - - - - - - - | * * - - * * | <-- ~2780~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                                       Logic cells placed in LAB 'F'
        +----------------------------- LC91 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gc2~1
        | +--------------------------- LC90 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~216~1
        | | +------------------------- LC89 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~245~1
        | | | +----------------------- LC96 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~245~2
        | | | | +--------------------- LC85 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~245~3
        | | | | | +------------------- LC87 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~245~4
        | | | | | | +----------------- LC82 |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~246~1
        | | | | | | | +--------------- LC88 |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gn2~1
        | | | | | | | | +------------- LC83 |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|~216~1
        | | | | | | | | | +----------- LC86 |LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|gcp2
        | | | | | | | | | | +--------- LC93 |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|gcp2
        | | | | | | | | | | | +------- LC94 ~PIN001
        | | | | | | | | | | | | +----- LC92 ~PIN003
        | | | | | | | | | | | | | +--- LC84 ~PIN004
        | | | | | | | | | | | | | | +- LC81 ~PIN009
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'F'
LC      | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'F':
LC90 -> - - - - - - - - - - - * - - - | - - - - - * | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~216~1
LC96 -> - - * - - - - - - - - - - - - | - - - - - * | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~245~2
LC85 -> - - * - - - - - - - - - - - - | - - - - - * | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~245~3
LC87 -> - - * - - - - - - - - - - - - | - - - - - * | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~245~4
LC83 -> - - - - - - - - - - - - - - * | - - - - - * | <-- |LPM_ADD_SUB:913|addcore:adder|addcore:adder0|~216~1

Pin
10   -> * * * - - * - * * * * * * * * | * * * * * * | <-- S0
9    -> * * * - - * - * * * * * * * * | * * * * * * | <-- S1
8    -> * * * - - * - * * * * * * * * | * * * * * * | <-- S2
7    -> * * - - - * - * * * * - * * - | - * * - * * | <-- X0
4    -> * * * - - * - * - * * - * * * | * - - - * * | <-- X1
25   -> - - - - - - - - - * * * * * * | - * * - - * | <-- X2
22   -> - - - - - - - - - - - * * * * | - - - * - * | <-- X3
12   -> * * - * * - - * * - - - - - - | * * * * * * | <-- ~2370~1
40   -> * - - - - - - * * * * * * * - | * * * * * * | <-- ~2756~1~4
LC28 -> - - - - - - * - - - - - - - - | - - - - - * | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gcp2
LC47 -> - - * * * * - - - - - - - - - | - - - - - * | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gs2
LC63 -> - * - - - - * - - - - * - - - | - - - - - * | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gs3
LC3  -> * * - * * * - - - - - - - - - | - - - - * * | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps1
LC38 -> * * * * * * - - - - - - - - - | - - - - - * | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps2
LC54 -> - * - - - - * - - - - * - - - | - - - - - * | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps3
LC49 -> - - - - - - - - * - - - - - * | * - - - - * | <-- ~PIN005
LC32 -> - - - - - - - * * - - - - - * | * - - - * * | <-- ~PIN006
LC1  -> - - - - - - - * * - - - - - - | * - - - * * | <-- ~PIN007
LC52 -> - - - - - - - - * - - * * * - | - - - * - * | <-- ~2489~1
LC20 -> * * - - - - - * * * * - * * - | - * * - - * | <-- ~2513~1
LC80 -> * * - * * - - * * * * - * * - | * - - - * * | <-- ~2537~1
LC19 -> * * - * * - - * * * * - * * - | * * * - * * | <-- ~2561~1
LC57 -> - - - - - - - - * - - * - - * | - - - * - * | <-- ~2708~1
LC21 -> * * - - - - - * * - - * - - * | - * * - - * | <-- ~2732~1
LC2  -> * * * - * * - * * - - - - - * | * - - - * * | <-- ~2756~1
LC27 -> * * * * * * - * * - - - - - - | * * - - * * | <-- ~2780~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu1

** EQUATIONS **

S0       : INPUT;
S1       : INPUT;
S2       : INPUT;
X0       : INPUT;
X1       : INPUT;
X2       : INPUT;
X3       : INPUT;
Y0       : INPUT;
Y1       : INPUT;
Y2       : INPUT;
Y3       : INPUT;
Y7       : INPUT;
~2365~1  : INPUT;
~2370~1  : INPUT;
~2756~1~4 : INPUT;

-- Node name is 'ALOUT0' 
-- Equation name is 'ALOUT0', location is LC024, type is output.
 ALOUT0  = LCELL( _EQ001 $  GND);
  _EQ001 = !_LC027 & !S0 & !S1 & !S2 &  X0
         #  _LC027 & !S0 & !S1 & !S2 & !X0
         #  _LC042 & !~2756~1~4;

-- Node name is 'ALOUT1' 
-- Equation name is 'ALOUT1', location is LC037, type is output.
 ALOUT1  = LCELL( _EQ002 $  GND);
  _EQ002 =  _LC074 & !S0 & !S1 & !S2
         #  _LC013 & !~2756~1~4;

-- Node name is 'ALOUT2' 
-- Equation name is 'ALOUT2', location is LC033, type is output.
 ALOUT2  = LCELL( _EQ003 $  GND);
  _EQ003 =  _LC089 & !S0 & !S1 & !S2
         #  _LC009 & !~2756~1~4;

-- Node name is 'ALOUT3' 
-- Equation name is 'ALOUT3', location is LC053, type is output.
 ALOUT3  = LCELL( _EQ004 $  GND);
  _EQ004 =  _LC082 & !S0 & !S1 & !S2
         #  _LC059 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gcp2' from file "addcore.tdf" line 160, column 8
-- Equation name is '_LC028', type is buried 
_LC028   = LCELL( _EQ005 $  VCC);
  _EQ005 = !_LC091 &  _X001;
  _X001  = EXP( _LC021 & !S0 & !S1 & !S2 &  X2);

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gc2~1' from file "addcore.tdf" line 361, column 19
-- Equation name is '_LC091', type is buried 
-- synthesized logic cell 
_LC091   = LCELL( _EQ006 $  GND);
  _EQ006 = !_LC003 &  _LC019 &  _LC027 & !_LC038 & !~2370~1
         #  _LC002 & !_LC038 &  _LC080 & !~2370~1
         #  _LC020 &  _LC021 & !~2756~1~4
         # !_LC003 &  _LC027 & !_LC038 & !S0 & !S1 & !S2 &  X0
         #  _LC002 & !_LC038 & !S0 & !S1 & !S2 &  X1;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gs1' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC010', type is buried 
_LC010   = LCELL( _EQ007 $  GND);
  _EQ007 =  _LC002 & !S0 & !S1 & !S2 &  X1
         #  _LC002 &  _LC080 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gs2' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC047', type is buried 
_LC047   = LCELL( _EQ008 $  GND);
  _EQ008 =  _LC021 & !S0 & !S1 & !S2 &  X2
         #  _LC020 &  _LC021 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|gs3' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC063', type is buried 
_LC063   = LCELL( _EQ009 $  GND);
  _EQ009 =  _LC057 & !S0 & !S1 & !S2 &  X3
         #  _LC052 &  _LC057 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC003', type is buried 
_LC003   = LCELL( _EQ010 $ !_LC002);
  _EQ010 = !_LC002 & !S0 & !S1 & !S2 &  X1
         # !_LC002 &  _LC080 & !~2370~1;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps2' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC038', type is buried 
_LC038   = LCELL( _EQ011 $ !_LC021);
  _EQ011 = !_LC021 & !S0 & !S1 & !S2 &  X2
         #  _LC020 & !_LC021 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|ps3' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC054', type is buried 
_LC054   = LCELL( _EQ012 $ !_LC057);
  _EQ012 = !_LC057 & !S0 & !S1 & !S2 &  X3
         #  _LC052 & !_LC057 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC071', type is buried 
_LC071   = LCELL( _EQ013 $  GND);
  _EQ013 = !_LC027 & !S0 & !S1 & !S2 &  X0
         #  _LC027 & !S0 & !S1 & !S2 & !X0
         #  _LC019 & !_LC027 & !~2756~1~4
         # !_LC019 &  _LC027 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC070', type is buried 
_LC070   = LCELL( _EQ014 $  _EQ015);
  _EQ014 =  _LC027 & !S0 & !S1 & !S2 &  X0
         #  _LC019 &  _LC027 & !~2756~1~4;
  _EQ015 = !_LC003 & !_LC010;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~216~1' from file "addcore.tdf" line 350, column 16
-- Equation name is '_LC090', type is buried 
-- synthesized logic cell 
_LC090   = LCELL( _EQ016 $  GND);
  _EQ016 = !_LC003 &  _LC019 &  _LC027 & !_LC038 & !_LC054 & !_LC063 & 
             !~2370~1
         #  _LC002 & !_LC038 & !_LC054 & !_LC063 &  _LC080 & !~2370~1
         #  _LC020 &  _LC021 & !_LC054 & !_LC063 & !~2370~1
         # !_LC003 &  _LC027 & !_LC038 & !_LC054 & !_LC063 & !S0 & !S1 & !S2 & 
              X0
         #  _LC002 & !_LC038 & !_LC054 & !_LC063 & !S0 & !S1 & !S2 &  X1;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~242~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC074', type is buried 
-- synthesized logic cell 
_LC074   = LCELL( _EQ017 $  GND);
  _EQ017 =  _LC027 & !S0 & !S1 & !S2 &  X0 &  _X002
         # !_LC003 & !_LC010 & !S0 & !S1 & !S2 & !X0
         #  _LC019 &  _LC027 &  _X002 & !~2756~1~4
         # !_LC003 & !_LC010 & !_LC019 & !~2756~1~4
         # !_LC003 & !_LC010 & !_LC027;
  _X002  = EXP(!_LC003 & !_LC010);

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~245~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC089', type is buried 
-- synthesized logic cell 
_LC089   = LCELL( _EQ018 $  VCC);
  _EQ018 = !_LC085 & !_LC087 & !_LC096 &  _X003 &  _X004 &  _X005;
  _X003  = EXP(!_LC027 & !_LC038 & !_LC047 & !S0 & !S1 & !S2 & !X1);
  _X004  = EXP( _LC002 &  _LC047 & !S0 & !S1 & !S2 &  X1);
  _X005  = EXP( _LC002 &  _LC038 & !S0 & !S1 & !S2 &  X1);

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~245~2' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC096', type is buried 
-- synthesized logic cell 
_LC096   = LCELL( _EQ019 $  GND);
  _EQ019 = !_LC003 &  _LC019 &  _LC027 &  _LC047 & !~2370~1
         # !_LC003 &  _LC019 &  _LC027 &  _LC038 & !~2370~1
         #  _LC003 & !_LC038 & !_LC047 & !_LC080 & !~2370~1
         # !_LC019 & !_LC038 & !_LC047 & !_LC080 & !~2370~1
         # !_LC027 & !_LC038 & !_LC047 & !_LC080 & !~2370~1;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~245~3' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC085', type is buried 
-- synthesized logic cell 
_LC085   = LCELL( _EQ020 $  GND);
  _EQ020 = !_LC002 & !_LC019 & !_LC038 & !_LC047 & !~2370~1
         #  _LC002 &  _LC047 &  _LC080 & !~2370~1
         #  _LC002 &  _LC038 &  _LC080 & !~2370~1
         # !_LC002 &  _LC003 & !_LC038 & !_LC047
         # !_LC002 & !_LC027 & !_LC038 & !_LC047;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~245~4' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC087', type is buried 
-- synthesized logic cell 
_LC087   = LCELL( _EQ021 $  GND);
  _EQ021 = !_LC003 &  _LC027 &  _LC047 & !S0 & !S1 & !S2 &  X0
         # !_LC003 &  _LC027 &  _LC038 & !S0 & !S1 & !S2 &  X0
         #  _LC003 & !_LC038 & !_LC047 & !S0 & !S1 & !S2 & !X1
         # !_LC038 & !_LC047 & !S0 & !S1 & !S2 & !X0 & !X1
         # !_LC002 & !_LC038 & !_LC047 & !S0 & !S1 & !S2 & !X0;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|~246~1' from file "addcore.tdf" line 390, column 27
-- Equation name is '_LC082', type is buried 
-- synthesized logic cell 
_LC082   = LCELL( _EQ022 $  _LC028);
  _EQ022 = !_LC054 & !_LC063;

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gcp2' from file "addcore.tdf" line 160, column 8
-- Equation name is '_LC023', type is buried 
_LC023   = LCELL( _EQ023 $  VCC);
  _EQ023 = !_LC088 &  _X006;
  _X006  = EXP(!_LC021 & !S0 & !S1 & !S2 &  X2);

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gn2~1' from file "addcore.tdf" line 338, column 23
-- Equation name is '_LC088', type is buried 
-- synthesized logic cell 
_LC088   = LCELL( _EQ024 $  GND);
  _EQ024 =  _LC020 & !_LC021 & !~2756~1~4
         #  _LC019 & !_LC027 & !~PIN006 & !~PIN007 & !~2370~1
         # !_LC002 &  _LC080 & !~PIN006 & !~2370~1
         # !_LC027 & !~PIN006 & !~PIN007 & !S0 & !S1 & !S2 &  X0
         # !_LC002 & !~PIN006 & !S0 & !S1 & !S2 &  X1;

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gs1' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC012', type is buried 
_LC012   = LCELL( _EQ025 $  GND);
  _EQ025 = !_LC002 & !S0 & !S1 & !S2 &  X1
         # !_LC002 &  _LC080 & !~2370~1;

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gs2' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC043', type is buried 
_LC043   = LCELL( _EQ026 $  GND);
  _EQ026 = !_LC021 & !S0 & !S1 & !S2 &  X2
         #  _LC020 & !_LC021 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|gs3' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC056', type is buried 
_LC056   = LCELL( _EQ027 $  GND);
  _EQ027 = !_LC057 & !S0 & !S1 & !S2 &  X3
         #  _LC052 & !_LC057 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC073', type is buried 
_LC073   = LCELL( _EQ028 $  VCC);
  _EQ028 =  _LC027 & !S0 & !S1 & !S2 &  X0
         # !_LC027 & !S0 & !S1 & !S2 & !X0
         #  _LC019 &  _LC027 & !~2756~1~4
         # !_LC019 & !_LC027 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC066', type is buried 
_LC066   = LCELL( _EQ029 $  _EQ030);
  _EQ029 = !_LC027 & !S0 & !S1 & !S2 &  X0
         #  _LC019 & !_LC027 & !~2756~1~4
         # !~PIN008;
  _EQ030 = !_LC012 & !~PIN007;

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC069', type is buried 
_LC069   = LCELL( _EQ031 $  _EQ032);
  _EQ031 =  _X007;
  _X007  = EXP(!_LC043 & !~PIN006);
  _EQ032 =  _X008 &  _X009 &  _X010 &  _X011 &  _X012;
  _X008  = EXP( _LC019 & !_LC027 & !~PIN007 & !~2370~1);
  _X009  = EXP(!_LC002 &  _LC080 & !~2370~1);
  _X010  = EXP(!~PIN007 & !~PIN008);
  _X011  = EXP(!_LC027 & !~PIN007 & !S0 & !S1 & !S2 &  X0);
  _X012  = EXP(!_LC002 & !S0 & !S1 & !S2 &  X1);

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC006', type is buried 
_LC006   = LCELL( _EQ033 $  _EQ034);
  _EQ033 = !~PIN006 & !~PIN007 & !~PIN008
         #  _LC023;
  _EQ034 = !_LC056 & !~PIN005;

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|~216~1' from file "addcore.tdf" line 350, column 16
-- Equation name is '_LC083', type is buried 
-- synthesized logic cell 
_LC083   = LCELL( _EQ035 $  GND);
  _EQ035 =  _LC019 & !_LC027 & !~PIN005 & !~PIN006 & !~PIN007 & !~2370~1
         # !_LC002 &  _LC080 & !~PIN005 & !~PIN006 & !~2370~1
         #  _LC020 & !_LC021 & !~PIN005 & !~2370~1
         #  _LC052 & !_LC057 & !~2756~1~4
         # !_LC027 & !~PIN005 & !~PIN006 & !~PIN007 & !S0 & !S1 & !S2 &  X0;

-- Node name is '|LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|gcp2' from file "addcore.tdf" line 160, column 8
-- Equation name is '_LC086', type is buried 
_LC086   = LCELL( _EQ036 $  GND);
  _EQ036 = !S0 & !S1 & !S2 &  X0 &  X1 &  X2
         #  _LC019 &  _LC020 &  _LC080 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|ps1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC076', type is buried 
_LC076   = LCELL( _EQ037 $  VCC);
  _EQ037 = !S0 & !S1 & !S2 &  X1
         #  _LC080 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|ps2' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC046', type is buried 
_LC046   = LCELL( _EQ038 $  VCC);
  _EQ038 = !S0 & !S1 & !S2 &  X2
         #  _LC020 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC079', type is buried 
_LC079   = LCELL( _EQ039 $  GND);
  _EQ039 = !S0 & !S1 & !S2 & !X0
         # !_LC019 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC034', type is buried 
_LC034   = LCELL( _EQ040 $  _LC076);
  _EQ040 = !S0 & !S1 & !S2 & !X0
         # !_LC019 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC072', type is buried 
_LC072   = LCELL( _EQ041 $ !_LC046);
  _EQ041 =  _LC019 & !S0 & !S1 & !S2 &  X1 & !~2756~1~4
         # !S0 & !S1 & !S2 &  X0 &  X1
         #  _LC019 &  _LC080 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC055', type is buried 
_LC055   = LCELL( _EQ042 $  _LC086);
  _EQ042 = !S0 & !S1 & !S2 &  X3
         #  _LC052 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|gcp2' from file "addcore.tdf" line 160, column 8
-- Equation name is '_LC093', type is buried 
_LC093   = LCELL( _EQ043 $  GND);
  _EQ043 = !S0 & !S1 & !S2 &  X0 &  X1 &  X2
         #  _LC019 &  _LC020 &  _LC080 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|ps1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC078', type is buried 
_LC078   = LCELL( _EQ044 $  VCC);
  _EQ044 = !S0 & !S1 & !S2 &  X1
         #  _LC080 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|ps2' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC039', type is buried 
_LC039   = LCELL( _EQ045 $  VCC);
  _EQ045 = !S0 & !S1 & !S2 &  X2
         #  _LC020 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC044', type is buried 
_LC044   = LCELL( _EQ046 $  GND);
  _EQ046 = !S0 & !S1 & !S2 & !X0
         # !_LC019 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC077', type is buried 
_LC077   = LCELL( _EQ047 $  _LC078);
  _EQ047 = !S0 & !S1 & !S2 & !X0
         # !_LC019 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC075', type is buried 
_LC075   = LCELL( _EQ048 $ !_LC039);
  _EQ048 =  _LC019 & !S0 & !S1 & !S2 &  X1 & !~2756~1~4
         # !S0 & !S1 & !S2 &  X0 &  X1
         #  _LC019 &  _LC080 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC062', type is buried 
_LC062   = LCELL( _EQ049 $  _LC093);
  _EQ049 = !S0 & !S1 & !S2 &  X3
         #  _LC052 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder0|g4' = '~PIN001' from file "addcore.tdf" line 158, column 5
-- Equation name is '~PIN001', location is LC094, type is output.
 ~PIN001 = LCELL( _EQ050 $  _EQ051);
  _EQ050 =  _X013 &  _X014;
  _X013  = EXP( _LC057 & !S0 & !S1 & !S2 &  X3);
  _X014  = EXP( _LC052 &  _LC057 & !~2756~1~4);
  _EQ051 = !_LC090 &  _X015;
  _X015  = EXP( _LC021 & !_LC054 & !_LC063 & !S0 & !S1 & !S2 &  X2);

-- Node name is '|LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|g4' = '~PIN003' from file "addcore.tdf" line 158, column 5
-- Equation name is '~PIN003', location is LC092, type is output.
 ~PIN003 = LCELL( _EQ052 $  GND);
  _EQ052 = !S0 & !S1 & !S2 &  X0 &  X1 &  X2 &  X3
         #  _LC019 &  _LC020 &  _LC052 &  _LC080 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:1191|addcore:adder|addcore:adder0|g4' = '~PIN004' from file "addcore.tdf" line 158, column 5
-- Equation name is '~PIN004', location is LC084, type is output.
 ~PIN004 = LCELL( _EQ053 $  GND);
  _EQ053 = !S0 & !S1 & !S2 &  X0 &  X1 &  X2 &  X3
         #  _LC019 &  _LC020 &  _LC052 &  _LC080 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|ps3' = '~PIN005' from file "addcore.tdf" line 150, column 7
-- Equation name is '~PIN005', location is LC049, type is output.
 ~PIN005 = LCELL( _EQ054 $  GND);
  _EQ054 = !_LC052 &  S0 & !S1 & !S2 &  Y3 & !~2756~1~4
         # !_LC052 &  _LC057 & !S0 & !S1 & !S2 & !~2756~1~4
         # !_LC052 & !S1 &  S2 &  Y3 & !~2756~1~4
         # !S0 & !S1 & !S2 & !X3 &  Y3
         # !_LC052 &  _LC057 &  S1 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|ps2' = '~PIN006' from file "addcore.tdf" line 150, column 7
-- Equation name is '~PIN006', location is LC032, type is output.
 ~PIN006 = LCELL( _EQ055 $  GND);
  _EQ055 = !_LC020 &  S0 & !S1 & !S2 &  Y2 & !~2756~1~4
         # !_LC020 &  _LC021 & !S0 & !S1 & !S2 & !~2756~1~4
         # !_LC020 & !S1 &  S2 &  Y2 & !~2756~1~4
         # !S0 & !S1 & !S2 & !X2 &  Y2
         # !_LC020 &  _LC021 &  S1 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|ps1' = '~PIN007' from file "addcore.tdf" line 150, column 7
-- Equation name is '~PIN007', location is LC001, type is output.
 ~PIN007 = LCELL( _EQ056 $  GND);
  _EQ056 = !_LC080 &  S0 & !S1 & !S2 &  Y1 & !~2756~1~4
         #  _LC002 & !_LC080 & !S0 & !S1 & !S2 & !~2756~1~4
         # !_LC080 & !S1 &  S2 &  Y1 & !~2756~1~4
         # !S0 & !S1 & !S2 & !X1 &  Y1
         #  _LC002 & !_LC080 &  S1 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|ps0' = '~PIN008' from file "addcore.tdf" line 150, column 7
-- Equation name is '~PIN008', location is LC017, type is output.
 ~PIN008 = LCELL( _EQ057 $  GND);
  _EQ057 = !_LC019 &  S0 & !S1 & !S2 &  Y0 & !~2756~1~4
         # !_LC019 &  _LC027 & !S0 & !S1 & !S2 & !~2756~1~4
         # !_LC019 & !S1 &  S2 &  Y0 & !~2756~1~4
         # !S0 & !S1 & !S2 & !X0 &  Y0
         # !_LC019 &  _LC027 &  S1 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:913|addcore:adder|addcore:adder0|g4' = '~PIN009' from file "addcore.tdf" line 158, column 5
-- Equation name is '~PIN009', location is LC081, type is output.
 ~PIN009 = LCELL( _EQ058 $  VCC);
  _EQ058 = !_LC083 &  _X016 &  _X017 &  _X018;
  _X016  = EXP(!_LC002 & !~PIN005 & !~PIN006 & !S0 & !S1 & !S2 &  X1);
  _X017  = EXP(!_LC021 & !~PIN005 & !S0 & !S1 & !S2 &  X2);
  _X018  = EXP(!_LC057 & !S0 & !S1 & !S2 &  X3);

-- Node name is '~2371~1' 
-- Equation name is '~2371~1', location is LC035, type is output.
 ~2371~1 = LCELL( _EQ059 $  GND);
  _EQ059 = !S0 & !S1 & !S2;

-- Node name is '~2489~1' 
-- Equation name is '~2489~1', location is LC052, type is buried.
-- synthesized logic cell 
_LC052   = LCELL( _EQ060 $  X3);
  _EQ060 =  _LC052 & !S0 & !S1 & !S2 & !X3 & !~2756~1~4
         # !_LC052 & !S0 & !S1 & !S2 &  X3 & !~2756~1~4
         #  _LC052 &  S1 &  S2 & !X3 & !~2756~1~4
         # !_LC052 &  S1 &  S2 &  X3 & !~2756~1~4;

-- Node name is '~2513~1' 
-- Equation name is '~2513~1', location is LC020, type is buried.
-- synthesized logic cell 
_LC020   = LCELL( _EQ061 $  X2);
  _EQ061 =  _LC020 & !S0 & !S1 & !S2 & !X2 & !~2756~1~4
         # !_LC020 & !S0 & !S1 & !S2 &  X2 & !~2756~1~4
         #  _LC020 &  S1 &  S2 & !X2 & !~2756~1~4
         # !_LC020 &  S1 &  S2 &  X2 & !~2756~1~4;

-- Node name is '~2537~1' 
-- Equation name is '~2537~1', location is LC080, type is buried.
-- synthesized logic cell 
_LC080   = LCELL( _EQ062 $  X1);
  _EQ062 =  _LC080 & !S0 & !S1 & !S2 & !X1 & !~2756~1~4
         # !_LC080 & !S0 & !S1 & !S2 &  X1 & !~2756~1~4
         #  _LC080 &  S1 &  S2 & !X1 & !~2756~1~4
         # !_LC080 &  S1 &  S2 &  X1 & !~2756~1~4;

-- Node name is '~2561~1' 
-- Equation name is '~2561~1', location is LC019, type is buried.
-- synthesized logic cell 
_LC019   = LCELL( _EQ063 $  X0);
  _EQ063 =  _LC019 & !S0 & !S1 & !S2 & !X0 & !~2756~1~4
         # !_LC019 & !S0 & !S1 & !S2 &  X0 & !~2756~1~4
         #  _LC019 &  S1 &  S2 & !X0 & !~2756~1~4
         # !_LC019 &  S1 &  S2 &  X0 & !~2756~1~4;

-- Node name is '~2612~1~2' 
-- Equation name is '~2612~1~2', location is LC068, type is buried.
-- synthesized logic cell 
_LC068   = LCELL( _EQ064 $  GND);
  _EQ064 = !S1 & !S2 &  Y7 &  ~2612~1 & !~2756~1~4
         #  S0 & !S1 &  Y7 & !~2756~1~4
         # !S1 & !S2 &  Y7 & !~2756~1~4
         #  S0 & !S2 &  Y7 &  ~2612~1 & !~2756~1~4
         # !S0 & !S1 &  Y7 &  ~2612~1 & !~2756~1~4;

-- Node name is '~2612~1~3' 
-- Equation name is '~2612~1~3', location is LC067, type is buried.
-- synthesized logic cell 
_LC067   = LCELL( _EQ065 $  GND);
  _EQ065 = !S0 & !S2 &  ~2612~1 & !~2756~1~4
         # !S0 & !S1 &  Y7 & !~2756~1~4
         #  S2 &  Y7 &  ~2612~1 & !~2756~1~4
         #  S1 &  ~2612~1 & !~2756~1~4
         #  _LC068;

-- Node name is '~2612~1' 
-- Equation name is '~2612~1', location is LC065, type is output.
 ~2612~1 = LCELL( _EQ066 $  GND);
  _EQ066 =  S0 & !S1 & !S2 &  Y7 & !~2756~1~4
         # !S0 & !S1 & !S2 &  ~2612~1 & !~2756~1~4
         # !S1 &  S2 &  Y7 & !~2756~1~4
         # !S0 & !S1 & !S2 &  Y7
         #  _LC067;

-- Node name is '~2708~1~2' 
-- Equation name is '~2708~1~2', location is LC050, type is buried.
-- synthesized logic cell 
_LC050   = LCELL( _EQ067 $  GND);
  _EQ067 =  _LC057 & !S1 & !S2 &  Y3 & !~2756~1~4
         #  S0 & !S1 &  Y3 & !~2756~1~4
         # !S1 & !S2 &  Y3 & !~2756~1~4
         #  _LC057 &  S0 & !S2 &  Y3 & !~2756~1~4
         #  _LC057 & !S0 & !S1 &  Y3 & !~2756~1~4;

-- Node name is '~2708~1~3' 
-- Equation name is '~2708~1~3', location is LC058, type is buried.
-- synthesized logic cell 
_LC058   = LCELL( _EQ068 $  GND);
  _EQ068 =  _LC057 & !S0 & !S2 & !~2756~1~4
         # !S0 & !S1 &  Y3 & !~2756~1~4
         #  _LC057 &  S2 &  Y3 & !~2756~1~4
         #  _LC057 &  S1 & !~2756~1~4
         #  _LC050;

-- Node name is '~2708~1' 
-- Equation name is '~2708~1', location is LC057, type is buried.
-- synthesized logic cell 
_LC057   = LCELL( _EQ069 $  GND);
  _EQ069 =  S0 & !S1 & !S2 &  Y3 & !~2756~1~4
         #  _LC057 & !S0 & !S1 & !S2 & !~2756~1~4
         # !S1 &  S2 &  Y3 & !~2756~1~4
         # !S0 & !S1 & !S2 &  Y3
         #  _LC058;

-- Node name is '~2732~1~2' 
-- Equation name is '~2732~1~2', location is LC026, type is buried.
-- synthesized logic cell 
_LC026   = LCELL( _EQ070 $  GND);
  _EQ070 =  _LC021 & !S1 & !S2 &  Y2 & !~2756~1~4
         #  S0 & !S1 &  Y2 & !~2756~1~4
         # !S1 & !S2 &  Y2 & !~2756~1~4
         #  _LC021 &  S0 & !S2 &  Y2 & !~2756~1~4
         #  _LC021 & !S0 & !S1 &  Y2 & !~2756~1~4;

-- Node name is '~2732~1~3' 
-- Equation name is '~2732~1~3', location is LC029, type is buried.
-- synthesized logic cell 
_LC029   = LCELL( _EQ071 $  GND);
  _EQ071 =  _LC021 & !S0 & !S2 & !~2756~1~4
         # !S0 & !S1 &  Y2 & !~2756~1~4
         #  _LC021 &  S2 &  Y2 & !~2756~1~4
         #  _LC021 &  S1 & !~2756~1~4
         #  _LC026;

-- Node name is '~2732~1' 
-- Equation name is '~2732~1', location is LC021, type is buried.
-- synthesized logic cell 
_LC021   = LCELL( _EQ072 $  GND);
  _EQ072 =  S0 & !S1 & !S2 &  Y2 & !~2756~1~4
         #  _LC021 & !S0 & !S1 & !S2 & !~2756~1~4
         # !S1 &  S2 &  Y2 & !~2756~1~4
         # !S0 & !S1 & !S2 &  Y2
         #  _LC029;

-- Node name is '~2756~1~2' 
-- Equation name is '~2756~1~2', location is LC008, type is buried.
-- synthesized logic cell 
_LC008   = LCELL( _EQ073 $  GND);
  _EQ073 =  _LC002 & !S1 & !S2 &  Y1 & !~2756~1~4
         #  S0 & !S1 &  Y1 & !~2756~1~4
         # !S1 & !S2 &  Y1 & !~2756~1~4
         #  _LC002 &  S0 & !S2 &  Y1 & !~2756~1~4
         #  _LC002 & !S0 & !S1 &  Y1 & !~2756~1~4;

-- Node name is '~2756~1~3' 
-- Equation name is '~2756~1~3', location is LC011, type is buried.
-- synthesized logic cell 
_LC011   = LCELL( _EQ074 $  GND);
  _EQ074 =  _LC002 & !S0 & !S2 & !~2756~1~4
         # !S0 & !S1 &  Y1 & !~2756~1~4
         #  _LC002 &  S2 &  Y1 & !~2756~1~4
         #  _LC002 &  S1 & !~2756~1~4
         #  _LC008;

-- Node name is '~2756~1' 
-- Equation name is '~2756~1', location is LC002, type is buried.
-- synthesized logic cell 
_LC002   = LCELL( _EQ075 $  GND);
  _EQ075 =  S0 & !S1 & !S2 &  Y1 & !~2756~1~4
         #  _LC002 & !S0 & !S1 & !S2 & !~2756~1~4
         # !S1 &  S2 &  Y1 & !~2756~1~4
         # !S0 & !S1 & !S2 &  Y1
         #  _LC011;

-- Node name is '~2780~1~2' 
-- Equation name is '~2780~1~2', location is LC030, type is buried.
-- synthesized logic cell 
_LC030   = LCELL( _EQ076 $  GND);
  _EQ076 =  _LC027 & !S1 & !S2 &  Y0 & !~2756~1~4
         #  S0 & !S1 &  Y0 & !~2756~1~4
         # !S1 & !S2 &  Y0 & !~2756~1~4
         #  _LC027 &  S0 & !S2 &  Y0 & !~2756~1~4
         #  _LC027 & !S0 & !S1 &  Y0 & !~2756~1~4;

-- Node name is '~2780~1~3' 
-- Equation name is '~2780~1~3', location is LC031, type is buried.
-- synthesized logic cell 
_LC031   = LCELL( _EQ077 $  GND);
  _EQ077 =  _LC027 & !S0 & !S2 & !~2756~1~4
         # !S0 & !S1 &  Y0 & !~2756~1~4
         #  _LC027 &  S2 &  Y0 & !~2756~1~4
         #  _LC027 &  S1 & !~2756~1~4
         #  _LC030;

-- Node name is '~2780~1' 
-- Equation name is '~2780~1', location is LC027, type is buried.
-- synthesized logic cell 
_LC027   = LCELL( _EQ078 $  GND);
  _EQ078 =  S0 & !S1 & !S2 &  Y0 & !~2756~1~4
         #  _LC027 & !S0 & !S1 & !S2 & !~2756~1~4
         # !S1 &  S2 &  Y0 & !~2756~1~4
         # !S0 & !S1 & !S2 &  Y0
         #  _LC031;

-- Node name is '~2924~1' 
-- Equation name is '~2924~1', location is LC051, type is output.
 ~2924~1 = LCELL( _EQ079 $  VCC);
  _EQ079 = !_LC064 &  _X019 &  _X020 &  _X021 &  _X022;
  _X019  = EXP( S1 &  S2 & !~2365~1 & !~2370~1 &  ~2924~1);
  _X020  = EXP(!S1 & !S2 & !~2365~1 & !~2370~1 &  ~2924~1);
  _X021  = EXP( _LC006 &  S0 & !S1 & !S2 & !~2371~1);
  _X022  = EXP( _LC082 & !S0 & !S1 & !S2);

-- Node name is '~2924~2' 
-- Equation name is '~2924~2', location is LC064, type is buried.
-- synthesized logic cell 
_LC064   = LCELL( _EQ080 $  GND);
  _EQ080 =  _LC052 &  _LC057 & !S1 &  S2 & !~2365~1 & !~2370~1
         #  _LC057 &  S0 & !S1 &  S2 & !~2365~1 & !~2370~1
         #  _LC052 &  S0 & !S1 &  S2 & !~2365~1 & !~2370~1
         #  _LC062 &  S0 &  S1 & !S2 & !~2365~1 & !~2370~1
         #  _LC055 & !S0 &  S1 & !S2 & !~2365~1 & !~2370~1;

-- Node name is '~2948~1' 
-- Equation name is '~2948~1', location is LC040, type is output.
 ~2948~1 = LCELL( _EQ081 $  VCC);
  _EQ081 = !_LC018 &  _X023 &  _X024 &  _X025 &  _X026;
  _X023  = EXP( S1 &  S2 & !~2365~1 & !~2370~1 &  ~2948~1);
  _X024  = EXP(!S1 & !S2 & !~2365~1 & !~2370~1 &  ~2948~1);
  _X025  = EXP( _LC069 &  S0 & !S1 & !S2 & !~2371~1);
  _X026  = EXP( _LC089 & !S0 & !S1 & !S2);

-- Node name is '~2948~2' 
-- Equation name is '~2948~2', location is LC018, type is buried.
-- synthesized logic cell 
_LC018   = LCELL( _EQ082 $  GND);
  _EQ082 =  _LC020 &  _LC021 & !S1 &  S2 & !~2365~1 & !~2370~1
         #  _LC021 &  S0 & !S1 &  S2 & !~2365~1 & !~2370~1
         #  _LC020 &  S0 & !S1 &  S2 & !~2365~1 & !~2370~1
         #  _LC075 &  S0 &  S1 & !S2 & !~2365~1 & !~2370~1
         #  _LC072 & !S0 &  S1 & !S2 & !~2365~1 & !~2370~1;

-- Node name is '~2972~1' 
-- Equation name is '~2972~1', location is LC048, type is output.
 ~2972~1 = LCELL( _EQ083 $  VCC);
  _EQ083 = !_LC005 &  _X027 &  _X028 &  _X029 &  _X030;
  _X027  = EXP( S1 &  S2 & !~2365~1 & !~2370~1 &  ~2972~1);
  _X028  = EXP(!S1 & !S2 & !~2365~1 & !~2370~1 &  ~2972~1);
  _X029  = EXP( _LC066 &  S0 & !S1 & !S2 & !~2371~1);
  _X030  = EXP( _LC070 & !S0 & !S1 & !S2);

-- Node name is '~2972~2' 
-- Equation name is '~2972~2', location is LC005, type is buried.
-- synthesized logic cell 
_LC005   = LCELL( _EQ084 $  GND);
  _EQ084 =  _LC002 &  _LC080 & !S1 &  S2 & !~2365~1 & !~2370~1
         #  _LC002 &  S0 & !S1 &  S2 & !~2365~1 & !~2370~1
         #  _LC080 &  S0 & !S1 &  S2 & !~2365~1 & !~2370~1
         #  _LC077 &  S0 &  S1 & !S2 & !~2365~1 & !~2370~1
         #  _LC034 & !S0 &  S1 & !S2 & !~2365~1 & !~2370~1;

-- Node name is '~2996~1' 
-- Equation name is '~2996~1', location is LC041, type is output.
 ~2996~1 = LCELL( _EQ085 $  VCC);
  _EQ085 = !_LC004 &  _X031 &  _X032 &  _X033 &  _X034;
  _X031  = EXP( S1 &  S2 & !~2365~1 & !~2370~1 &  ~2996~1);
  _X032  = EXP(!S1 & !S2 & !~2365~1 & !~2370~1 &  ~2996~1);
  _X033  = EXP( _LC073 &  S0 & !S1 & !S2 & !~2371~1);
  _X034  = EXP( _LC071 & !S0 & !S1 & !S2);

-- Node name is '~2996~2' 
-- Equation name is '~2996~2', location is LC004, type is buried.
-- synthesized logic cell 
_LC004   = LCELL( _EQ086 $  GND);
  _EQ086 =  _LC019 &  _LC027 & !S1 &  S2 & !~2365~1 & !~2370~1
         #  _LC027 &  S0 & !S1 &  S2 & !~2365~1 & !~2370~1
         #  _LC019 &  S0 & !S1 &  S2 & !~2365~1 & !~2370~1
         #  _LC044 &  S0 &  S1 & !S2 & !~2365~1 & !~2370~1
         #  _LC079 & !S0 &  S1 & !S2 & !~2365~1 & !~2370~1;

-- Node name is '~3113~1' 
-- Equation name is '~3113~1', location is LC059, type is buried.
-- synthesized logic cell 
_LC059   = LCELL( _EQ087 $  VCC);
  _EQ087 = !_LC060 &  _X035 &  _X036 &  _X037 &  _X038;
  _X035  = EXP( _LC006 &  S0 & !S1 & !S2 & !~2370~1);
  _X036  = EXP( _LC061 &  S0 &  S1 &  S2);
  _X037  = EXP(!S0 &  S1 &  S2 &  Y3);
  _X038  = EXP( _LC061 & !S0 & !S1 & !S2);

-- Node name is '~3113~2' 
-- Equation name is '~3113~2', location is LC060, type is buried.
-- synthesized logic cell 
_LC060   = LCELL( _EQ088 $  GND);
  _EQ088 =  _LC052 &  _LC057 & !S1 &  S2 & !~2370~1
         #  _LC057 &  S0 & !S1 &  S2 & !~2370~1
         #  _LC052 &  S0 & !S1 &  S2 & !~2370~1
         #  _LC062 &  S0 &  S1 & !S2 & !~2370~1
         #  _LC055 & !S0 &  S1 & !S2 & !~2370~1;

-- Node name is '~3116~1' 
-- Equation name is '~3116~1', location is LC061, type is buried.
-- synthesized logic cell 
_LC061   = LCELL( _EQ089 $  GND);
  _EQ089 =  _LC082 & !S0 & !S1 & !S2
         #  _LC059 & !~2756~1~4;

-- Node name is '~3137~1' 
-- Equation name is '~3137~1', location is LC009, type is buried.
-- synthesized logic cell 
_LC009   = LCELL( _EQ090 $  VCC);
  _EQ090 = !_LC025 &  _X039 &  _X040 &  _X041 &  _X042;
  _X039  = EXP( _LC069 &  S0 & !S1 & !S2 & !~2370~1);
  _X040  = EXP( _LC045 &  S0 &  S1 &  S2);
  _X041  = EXP(!S0 &  S1 &  S2 &  Y2);
  _X042  = EXP( _LC045 & !S0 & !S1 & !S2);

-- Node name is '~3137~2' 
-- Equation name is '~3137~2', location is LC025, type is buried.
-- synthesized logic cell 
_LC025   = LCELL( _EQ091 $  GND);
  _EQ091 =  _LC020 &  _LC021 & !S1 &  S2 & !~2370~1
         #  _LC021 &  S0 & !S1 &  S2 & !~2370~1
         #  _LC020 &  S0 & !S1 &  S2 & !~2370~1
         #  _LC075 &  S0 &  S1 & !S2 & !~2370~1
         #  _LC072 & !S0 &  S1 & !S2 & !~2370~1;

-- Node name is '~3140~1' 
-- Equation name is '~3140~1', location is LC045, type is buried.
-- synthesized logic cell 
_LC045   = LCELL( _EQ092 $  GND);
  _EQ092 =  _LC089 & !S0 & !S1 & !S2
         #  _LC009 & !~2756~1~4;

-- Node name is '~3161~1' 
-- Equation name is '~3161~1', location is LC013, type is buried.
-- synthesized logic cell 
_LC013   = LCELL( _EQ093 $  VCC);
  _EQ093 = !_LC014 &  _X043 &  _X044 &  _X045 &  _X046;
  _X043  = EXP( _LC066 &  S0 & !S1 & !S2 & !~2370~1);
  _X044  = EXP( _LC036 &  S0 &  S1 &  S2);
  _X045  = EXP(!S0 &  S1 &  S2 &  Y1);
  _X046  = EXP( _LC036 & !S0 & !S1 & !S2);

-- Node name is '~3161~2' 
-- Equation name is '~3161~2', location is LC014, type is buried.
-- synthesized logic cell 
_LC014   = LCELL( _EQ094 $  GND);
  _EQ094 =  _LC002 &  _LC080 & !S1 &  S2 & !~2370~1
         #  _LC002 &  S0 & !S1 &  S2 & !~2370~1
         #  _LC080 &  S0 & !S1 &  S2 & !~2370~1
         #  _LC077 &  S0 &  S1 & !S2 & !~2370~1
         #  _LC034 & !S0 &  S1 & !S2 & !~2370~1;

-- Node name is '~3164~1' 
-- Equation name is '~3164~1', location is LC036, type is buried.
-- synthesized logic cell 
_LC036   = LCELL( _EQ095 $  GND);
  _EQ095 =  _LC070 & !S0 & !S1 & !S2
         #  _LC013 & !~2756~1~4;

-- Node name is '~3185~1' 
-- Equation name is '~3185~1', location is LC042, type is buried.
-- synthesized logic cell 
_LC042   = LCELL( _EQ096 $  VCC);
  _EQ096 = !_LC016 &  _X047 &  _X048 &  _X049 &  _X050;
  _X047  = EXP( _LC073 &  S0 & !S1 & !S2 & !~2370~1);
  _X048  = EXP( _LC022 &  S0 &  S1 &  S2);
  _X049  = EXP(!S0 &  S1 &  S2 &  Y0);
  _X050  = EXP( _LC022 & !S0 & !S1 & !S2);

-- Node name is '~3185~2' 
-- Equation name is '~3185~2', location is LC016, type is buried.
-- synthesized logic cell 
_LC016   = LCELL( _EQ097 $  GND);
  _EQ097 =  _LC019 &  _LC027 & !S1 &  S2 & !~2370~1
         #  _LC027 &  S0 & !S1 &  S2 & !~2370~1
         #  _LC019 &  S0 & !S1 &  S2 & !~2370~1
         #  _LC044 &  S0 &  S1 & !S2 & !~2370~1
         #  _LC079 & !S0 &  S1 & !S2 & !~2370~1;

-- Node name is '~3188~1' 
-- Equation name is '~3188~1', location is LC022, type is buried.
-- synthesized logic cell 
_LC022   = LCELL( _EQ098 $  GND);
  _EQ098 = !_LC027 & !S0 & !S1 & !S2 &  X0
         #  _LC027 & !S0 & !S1 & !S2 & !X0
         #  _LC042 & !~2756~1~4;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu2

***** Logic for device 'alu2' compiled without errors.




Device: EPM7032LC44-6

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu2

** ERROR SUMMARY **

Info: Chip 'alu2' in device 'EPM7032LC44-6' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                
                                                
                                          ~  ~  
                                          P  P  
                                          I  I  
                                          N  N  
                        V  G  G  G  G  G  0  0  
               S  S  S  C  N  N  N  N  N  1  0  
               0  1  2  C  D  D  D  D  D  4  2  
             -----------------------------------_ 
           /   6  5  4  3  2  1 44 43 42 41 40   | 
       X4 |  7                                39 | ~2365~1 
       X5 |  8                                38 | ~2756~1~4 
       CF |  9                                37 | ~PIN012 
      GND | 10                                36 | ~2417~1 
       ZF | 11                                35 | VCC 
  ~2828~1 | 12         EPM7032LC44-6          34 | ~2395~1 
  ~PIN003 | 13                                33 | ~2465~1 
  ~2852~1 | 14                                32 | ~2370~1 
      VCC | 15                                31 | ~PIN010 
  ~2876~1 | 16                                30 | GND 
  ~2996~1 | 17                                29 | ~PIN011 
          |_  18 19 20 21 22 23 24 25 26 27 28  _| 
            ------------------------------------ 
               ~  ~  ~  ~  G  V  R  X  ~  ~  X  
               2  2  2  2  N  C  E  6  P  2  7  
               9  9  9  9  D  C  S     I  4     
               7  4  2  0        E     N  4     
               2  8  4  0        R     0  1     
               ~  ~  ~  ~        V     1  ~     
               1  1  1  1        E     3  1     
                                 D              
                                                


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu2

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    12/16( 75%)  16/16(100%)   9/16( 56%)  28/36( 77%) 
B:    LC17 - LC32    16/16(100%)  15/16( 93%)  10/16( 62%)  18/36( 50%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            31/32     ( 96%)
Total logic cells used:                         28/32     ( 87%)
Total shareable expanders used:                 11/32     ( 34%)
Total Turbo logic cells used:                   28/32     ( 87%)
Total shareable expanders not available (n/a):   8/32     ( 25%)
Average fan-in:                                  6.89
Total fan-in:                                   193

Total input pins required:                      19
Total output pins required:                     12
Total bidirectional pins required:               0
Total logic cells required:                     28
Total flipflops required:                        0
Total product terms required:                   91
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          11

Synthesized logic cells:                        18/  32   ( 56%)



Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu2

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  13    (9)  (A)      INPUT    s          0      0   0    0    0    3    1  ~PIN003
  37   (21)  (B)      INPUT    s          0      0   0    0    0    0    3  ~PIN012
  26   (30)  (B)      INPUT    s          0      0   0    0    0    0    1  ~PIN013
  41   (17)  (B)      INPUT    s          0      0   0    0    0    0    1  ~PIN014
   6    (3)  (A)      INPUT               0      0   0    0    0   12   12  S0
   5    (2)  (A)      INPUT               0      0   0    0    0   12   13  S1
   4    (1)  (A)      INPUT               0      0   0    0    0   12   13  S2
   7    (4)  (A)      INPUT               0      0   0    0    0    2    2  X4
   8    (5)  (A)      INPUT               0      0   0    0    0    3    2  X5
  25   (31)  (B)      INPUT               0      0   0    0    0    3    1  X6
  28   (28)  (B)      INPUT               0      0   0    0    0    1    3  X7
  12    (8)  (A)      INPUT    s          0      0   0    0    0    1    2  ~2828~1
  14   (10)  (A)      INPUT    s          0      0   0    0    0    1    2  ~2852~1
  16   (11)  (A)      INPUT    s          0      0   0    0    0    1    2  ~2876~1
  21   (16)  (A)      INPUT    s          0      0   0    0    0    1    2  ~2900~1
  20   (15)  (A)      INPUT    s          0      0   0    0    0    1    2  ~2924~1
  19   (14)  (A)      INPUT    s          0      0   0    0    0    1    2  ~2948~1
  18   (13)  (A)      INPUT    s          0      0   0    0    0    1    2  ~2972~1
  17   (12)  (A)      INPUT    s          0      0   0    0    0    1    2  ~2996~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu2

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   9      6    A     OUTPUT      t        0      0   0    3    3    0    0  CF
  40     18    B     OUTPUT      t        1      0   1    7    7    0    0  ~PIN002
  31     26    B     OUTPUT      t        0      0   0    5    4    0    0  ~PIN010
  29     27    B     OUTPUT      t        0      0   0    5    3    0    0  ~PIN011
  11      7    A     OUTPUT      t        0      0   0   11    2    0    0  ZF
  39     19    B     OUTPUT    s t        0      0   0    3    0    0    2  ~2365~1
  32     25    B     OUTPUT    s t        0      0   0    3    0    0    3  ~2370~1
  34     23    B     OUTPUT    s t        5      4   1    4    4    1    2  ~2395~1
  36     22    B     OUTPUT    s t        1      0   1    4    2    3    1  ~2417~1
  27     29    B     OUTPUT    s t        1      0   1    4    2    3    2  ~2441~1
  33     24    B     OUTPUT    s t        1      0   1    4    2    2    2  ~2465~1
  38     20    B     OUTPUT    s t        0      0   0    3    0    9   10  ~2756~1~4


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu2

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (17)    12    A       SOFT    s t        2      1   0    4    5    1    0  |LPM_ADD_SUB:574|addcore:adder|addcore:adder1|~239~1
 (12)     8    A       SOFT      t        0      0   0    1    1    0    1  |LPM_ADD_SUB:1191|addcore:adder|addcore:adder1|result_node0
 (24)    32    B       SOFT      t        0      0   0    4    2    3    1  |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|ps4
 (26)    30    B       SOFT      t        0      0   0    4    2    2    1  |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|ps5
 (28)    28    B       SOFT      t        1      1   0    4    2    1    1  |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|ps7
 (37)    21    B       SOFT    s t        1      0   1    7    7    0    1  |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|~261~1
 (18)    13    A       SOFT      t        0      0   0    0    2    0    1  |LPM_ADD_SUB:1460|addcore:adder|addcore:adder1|result_node0
 (21)    16    A      LCELL    s t        0      0   0    3    2    0    4  ~2372~1
 (41)    17    B       SOFT    s t        0      0   0    4    0    1    1  ~2394~1
 (25)    31    B       SOFT    s t        4      4   0    4    3    1    0  ~2395~1~2
  (4)     1    A       SOFT    s t        0      0   0    2    1    0    2  ~2582~1
  (5)     2    A      LCELL    s t        0      0   0    0    3    0    1  ~2588~1
  (6)     3    A       SOFT    s t        6      0   1    5    5    1    1  ~3209~1
  (7)     4    A      LCELL    s t        0      0   0    4    2    0    1  ~3212~1
  (8)     5    A       SOFT    s t        2      1   1   11    1    1    1  ~3257~1
 (19)    14    A      LCELL    s t        0      0   0   11    2    0    1  ~3260~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                 Logic cells placed in LAB 'A'
        +----------------------- LC6 CF
        | +--------------------- LC12 |LPM_ADD_SUB:574|addcore:adder|addcore:adder1|~239~1
        | | +------------------- LC8 |LPM_ADD_SUB:1191|addcore:adder|addcore:adder1|result_node0
        | | | +----------------- LC13 |LPM_ADD_SUB:1460|addcore:adder|addcore:adder1|result_node0
        | | | | +--------------- LC7 ZF
        | | | | | +------------- LC16 ~2372~1
        | | | | | | +----------- LC1 ~2582~1
        | | | | | | | +--------- LC2 ~2588~1
        | | | | | | | | +------- LC3 ~3209~1
        | | | | | | | | | +----- LC4 ~3212~1
        | | | | | | | | | | +--- LC5 ~3257~1
        | | | | | | | | | | | +- LC14 ~3260~1
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | A B |     Logic cells that feed LAB 'A':
LC12 -> * - - - - - - - - - - - | * - | <-- |LPM_ADD_SUB:574|addcore:adder|addcore:adder1|~239~1
LC8  -> - - - - - - - - * - - - | * - | <-- |LPM_ADD_SUB:1191|addcore:adder|addcore:adder1|result_node0
LC13 -> - - - - - - - - * - - - | * - | <-- |LPM_ADD_SUB:1460|addcore:adder|addcore:adder1|result_node0
LC16 -> - * * * - * - - - - - - | * - | <-- ~2372~1
LC1  -> - * - - - - - * - - - - | * - | <-- ~2582~1
LC2  -> - - - - - - * - - - - - | * - | <-- ~2588~1
LC3  -> * - - - - - - - - * - - | * - | <-- ~3209~1
LC4  -> - - - - - - - - * - - - | * - | <-- ~3212~1
LC5  -> - - - - * - - - - - - * | * - | <-- ~3257~1
LC14 -> - - - - - - - - - - * - | * - | <-- ~3260~1

Pin
37   -> - * - - - - - - * * - - | * - | <-- ~PIN012
26   -> - - - - - - - - * - - - | * - | <-- ~PIN013
41   -> - - * - - - - - - - - - | * - | <-- ~PIN014
6    -> * * - - * * - - * * * * | * * | <-- S0
5    -> * * - - * * * - * * * * | * * | <-- S1
4    -> * * - - * * * - * * * * | * * | <-- S2
12   -> - - - - * - - - - - * * | * - | <-- ~2828~1
14   -> - - - - * - - - - - * * | * - | <-- ~2852~1
16   -> - - - - * - - - - - * * | * - | <-- ~2876~1
21   -> - - - - * - - - - - * * | * - | <-- ~2900~1
20   -> - - - - * - - - - - * * | * - | <-- ~2924~1
19   -> - - - - * - - - - - * * | * - | <-- ~2948~1
18   -> - - - - * - - - - - * * | * - | <-- ~2972~1
17   -> - - - - * - - - - - * * | * - | <-- ~2996~1
LC21 -> - - - * - - - - - - - - | * - | <-- |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|~261~1
LC19 -> - * - - - - - * - - - - | * - | <-- ~2365~1
LC25 -> - * - - - - - * * - - - | * - | <-- ~2370~1
LC20 -> * * - - * * - - * * - * | * * | <-- ~2756~1~4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC32 |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|ps4
        | +----------------------------- LC30 |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|ps5
        | | +--------------------------- LC28 |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|ps7
        | | | +------------------------- LC21 |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|~261~1
        | | | | +----------------------- LC18 ~PIN002
        | | | | | +--------------------- LC26 ~PIN010
        | | | | | | +------------------- LC27 ~PIN011
        | | | | | | | +----------------- LC19 ~2365~1
        | | | | | | | | +--------------- LC25 ~2370~1
        | | | | | | | | | +------------- LC17 ~2394~1
        | | | | | | | | | | +----------- LC31 ~2395~1~2
        | | | | | | | | | | | +--------- LC23 ~2395~1
        | | | | | | | | | | | | +------- LC22 ~2417~1
        | | | | | | | | | | | | | +----- LC29 ~2441~1
        | | | | | | | | | | | | | | +--- LC24 ~2465~1
        | | | | | | | | | | | | | | | +- LC20 ~2756~1~4
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B |     Logic cells that feed LAB 'B':
LC32 -> - - - * * * * - - - - - - - - - | - * | <-- |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|ps4
LC30 -> - - - * * * - - - - - - - - - - | - * | <-- |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|ps5
LC28 -> - - - * * - - - - - - - - - - - | - * | <-- |LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|ps7
LC17 -> - - - - - - - - - - * * - - - - | - * | <-- ~2394~1
LC31 -> - - - - - - - - - - - * - - - - | - * | <-- ~2395~1~2
LC23 -> - - * - - - - - - - * * - - - - | - * | <-- ~2395~1
LC22 -> - - - * * * - - - - - - * - - - | - * | <-- ~2417~1
LC29 -> - * - * * - * - - - - - - * - - | - * | <-- ~2441~1
LC24 -> * - - * * - - - - - - - - - * - | - * | <-- ~2465~1
LC20 -> * * * * * * * - - - * * * * * - | * * | <-- ~2756~1~4

Pin
13   -> - - - * * * * - - - - - - - - - | - * | <-- ~PIN003
6    -> * * * * * * * * * * * * * * * * | * * | <-- S0
5    -> * * * * * * * * * * * * * * * * | * * | <-- S1
4    -> * * * * * * * * * * * * * * * * | * * | <-- S2
7    -> * - - * * - - - - - - - - - * - | - * | <-- X4
8    -> - * - * * - * - - - - - - * - - | - * | <-- X5
25   -> - - - * * * - - - - - - * - - - | - * | <-- X6
28   -> - - * - - - - - - * * * - - - - | - * | <-- X7


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\alu\alu.rpt
alu2

** EQUATIONS **

S0       : INPUT;
S1       : INPUT;
S2       : INPUT;
X4       : INPUT;
X5       : INPUT;
X6       : INPUT;
X7       : INPUT;
~PIN003  : INPUT;
~PIN012  : INPUT;
~PIN013  : INPUT;
~PIN014  : INPUT;
~2828~1  : INPUT;
~2852~1  : INPUT;
~2876~1  : INPUT;
~2900~1  : INPUT;
~2924~1  : INPUT;
~2948~1  : INPUT;
~2972~1  : INPUT;
~2996~1  : INPUT;

-- Node name is 'CF' 
-- Equation name is 'CF', location is LC006, type is output.
 CF      = LCELL( _EQ001 $  GND);
  _EQ001 =  _LC012 & !S0 & !S1 & !S2
         #  _LC003 & !~2756~1~4;

-- Node name is 'ZF' 
-- Equation name is 'ZF', location is LC007, type is output.
 ZF      = LCELL( _EQ002 $  GND);
  _EQ002 = !S0 & !S1 & !S2 & !~2828~1 & !~2852~1 & !~2876~1 & !~2900~1 & 
             !~2924~1 & !~2948~1 & !~2972~1 & !~2996~1
         #  _LC005 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:574|addcore:adder|addcore:adder1|~239~1' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC012', type is buried 
-- synthesized logic cell 
_LC012   = LCELL( _EQ003 $  _LC016);
  _EQ003 =  _LC001 & !~PIN012 &  _X001 & !~2756~1~4
         #  ~PIN012 &  _X002;
  _X001  = EXP( S0 & !S1 & !S2);
  _X002  = EXP( _LC001 & !~2365~1 & !~2370~1);

-- Node name is '|LPM_ADD_SUB:1191|addcore:adder|addcore:adder1|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC008', type is buried 
_LC008   = LCELL( _LC016 $  ~PIN014);

-- Node name is '|LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|ps4' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC032', type is buried 
_LC032   = LCELL( _EQ004 $  VCC);
  _EQ004 = !S0 & !S1 & !S2 &  X4
         #  ~2465~1 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|ps5' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC030', type is buried 
_LC030   = LCELL( _EQ005 $  VCC);
  _EQ005 = !S0 & !S1 & !S2 &  X5
         #  ~2441~1 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|ps7' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC028', type is buried 
_LC028   = LCELL( _EQ006 $  GND);
  _EQ006 = !S0 & !S1 & !S2 & !X7
         #  _X003 & !~2395~1 & !~2756~1~4;
  _X003  = EXP( S0 & !S1 & !S2 &  X7);

-- Node name is '|LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|~261~1' from file "addcore.tdf" line 397, column 43
-- Equation name is '_LC021', type is buried 
-- synthesized logic cell 
_LC021   = LCELL( _EQ007 $  GND);
  _EQ007 = !_LC028 &  ~PIN003 & !S0 & !S1 & !S2 &  X4 &  X6 &  ~2441~1 & 
             !~2756~1~4
         # !_LC028 &  ~PIN003 & !S0 & !S1 & !S2 &  X6 &  ~2441~1 &  ~2465~1 & 
             !~2756~1~4
         # !_LC028 &  ~PIN003 & !S0 & !S1 & !S2 &  X5 &  X6 &  ~2465~1 & 
             !~2756~1~4
         # !_LC028 &  ~PIN003 & !S0 & !S1 & !S2 &  X4 &  X5 &  X6
         # !_LC028 & !_LC030 & !_LC032 &  ~PIN003 &  ~2417~1 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:1460|addcore:adder|addcore:adder1|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC013', type is buried 
_LC013   = LCELL( _LC016 $  _LC021);

-- Node name is '|LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|result_node7' = '~PIN002' from file "addcore.tdf" line 164, column 16
-- Equation name is '~PIN002', location is LC018, type is output.
 ~PIN002 = LCELL( _EQ008 $ !_LC028);
  _EQ008 =  ~PIN003 & !S0 & !S1 & !S2 &  X4 &  X6 &  ~2441~1 & !~2756~1~4
         #  ~PIN003 & !S0 & !S1 & !S2 &  X6 &  ~2441~1 &  ~2465~1 & 
             !~2756~1~4
         # !_LC032 &  ~PIN003 & !S0 & !S1 & !S2 &  X5 &  X6
         # !_LC030 & !_LC032 &  ~PIN003 &  ~2417~1 & !~2756~1~4;

-- Node name is '|LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|result_node6' = '~PIN010' from file "addcore.tdf" line 164, column 16
-- Equation name is '~PIN010', location is LC026, type is output.
 ~PIN010 = LCELL( _EQ009 $  _EQ010);
  _EQ009 = !S0 & !S1 & !S2 &  X6
         #  ~2417~1 & !~2756~1~4;
  _EQ010 = !_LC030 & !_LC032 &  ~PIN003;

-- Node name is '|LPM_ADD_SUB:1460|addcore:adder|addcore:adder0|result_node5' = '~PIN011' from file "addcore.tdf" line 164, column 16
-- Equation name is '~PIN011', location is LC027, type is output.
 ~PIN011 = LCELL( _EQ011 $  _EQ012);
  _EQ011 = !S0 & !S1 & !S2 &  X5
         #  ~2441~1 & !~2756~1~4;
  _EQ012 = !_LC032 &  ~PIN003;

-- Node name is '~2365~1' 
-- Equation name is '~2365~1', location is LC019, type is output.
 ~2365~1 = LCELL( _EQ013 $  GND);
  _EQ013 =  S0 & !S1 & !S2;

-- Node name is '~2370~1' 
-- Equation name is '~2370~1', location is LC025, type is output.
 ~2370~1 = LCELL( _EQ014 $  GND);
  _EQ014 = !S0 & !S1 & !S2;

-- Node name is '~2372~1' 
-- Equation name is '~2372~1', location is LC016, type is buried.
-- synthesized logic cell 
_LC016   = LCELL( _EQ015 $  GND);
  _EQ015 =  _LC016 & !S0 & !S1 & !S2 & !~2756~1~4
         #  _LC016 &  S1 &  S2 & !~2756~1~4;

-- Node name is '~2394~1' 
-- Equation name is '~2394~1', location is LC017, type is buried.
-- synthesized logic cell 
_LC017   = LCELL( _EQ016 $  GND);
  _EQ016 =  S0 & !S1 & !S2 &  X7;

-- Node name is '~2395~1~2' 
-- Equation name is '~2395~1~2', location is LC031, type is buried.
-- synthesized logic cell 
_LC031   = LCELL( _EQ017 $  GND);
  _EQ017 =  S2 &  _X003 &  _X004 &  _X005 &  _X006 & !X7 & !~2395~1 & 
             !~2756~1~4
         # !S1 &  _X003 &  _X004 &  _X005 &  _X006 & !X7 & !~2395~1 & 
             !~2756~1~4
         #  S0 & !S1 &  _X004 &  _X005 &  _X006 & !X7
         #  S0 & !S1 & !S2 &  _X004 &  _X005 &  _X006;
  _X003  = EXP( S0 & !S1 & !S2 &  X7);
  _X004  = EXP( S1 & !S2 & !X7);
  _X005  = EXP(!_LC017 & !X7 & !~2395~1);
  _X006  = EXP(!S0 & !S1 & !S2 & !X7);

-- Node name is '~2395~1' 
-- Equation name is '~2395~1', location is LC023, type is output.
 ~2395~1 = LCELL( _EQ018 $  _EQ019);
  _EQ018 =  S1 &  S2 &  _X003 &  _X004 &  _X005 &  _X006 & !~2395~1 & 
             !~2756~1~4
         # !S1 & !S2 &  _X003 &  _X004 &  _X005 &  _X006 & !~2395~1 & 
             !~2756~1~4
         # !S1 &  S2 &  _X004 &  _X005 &  _X006 & !X7
         #  _LC031;
  _X003  = EXP( S0 & !S1 & !S2 &  X7);
  _X004  = EXP( S1 & !S2 & !X7);
  _X005  = EXP(!_LC017 & !X7 & !~2395~1);
  _X006  = EXP(!S0 & !S1 & !S2 & !X7);
  _EQ019 =  _X004 &  _X005 &  _X006;
  _X004  = EXP( S1 & !S2 & !X7);
  _X005  = EXP(!_LC017 & !X7 & !~2395~1);
  _X006  = EXP(!S0 & !S1 & !S2 & !X7);

-- Node name is '~2417~1' 
-- Equation name is '~2417~1', location is LC022, type is output.
 ~2417~1 = LCELL( _EQ020 $  X6);
  _EQ020 = !S0 & !S1 & !S2 & !X6 &  ~2417~1 & !~2756~1~4
         # !S0 & !S1 & !S2 &  X6 & !~2417~1 & !~2756~1~4
         #  S1 &  S2 & !X6 &  ~2417~1 & !~2756~1~4
         #  S1 &  S2 &  X6 & !~2417~1 & !~2756~1~4;

-- Node name is '~2441~1' 
-- Equation name is '~2441~1', location is LC029, type is output.
 ~2441~1 = LCELL( _EQ021 $  X5);
  _EQ021 = !S0 & !S1 & !S2 & !X5 &  ~2441~1 & !~2756~1~4
         # !S0 & !S1 & !S2 &  X5 & !~2441~1 & !~2756~1~4
         #  S1 &  S2 & !X5 &  ~2441~1 & !~2756~1~4
         #  S1 &  S2 &  X5 & !~2441~1 & !~2756~1~4;

-- Node name is '~2465~1' 
-- Equation name is '~2465~1', location is LC024, type is output.
 ~2465~1 = LCELL( _EQ022 $  X4);
  _EQ022 = !S0 & !S1 & !S2 & !X4 &  ~2465~1 & !~2756~1~4
         # !S0 & !S1 & !S2 &  X4 & !~2465~1 & !~2756~1~4
         #  S1 &  S2 & !X4 &  ~2465~1 & !~2756~1~4
         #  S1 &  S2 &  X4 & !~2465~1 & !~2756~1~4;

-- Node name is '~2582~1' 
-- Equation name is '~2582~1', location is LC001, type is buried.
-- synthesized logic cell 
_LC001   = LCELL( _EQ023 $  _LC002);
  _EQ023 =  _LC002 & !S1 &  S2;

-- Node name is '~2588~1' 
-- Equation name is '~2588~1', location is LC002, type is buried.
-- synthesized logic cell 
_LC002   = LCELL( _EQ024 $  GND);
  _EQ024 =  _LC001 & !~2365~1 & !~2370~1;

-- Node name is '~2756~1~4' 
-- Equation name is '~2756~1~4', location is LC020, type is output.
 ~2756~1~4 = LCELL( _EQ025 $  GND);
  _EQ025 = !S0 & !S1 & !S2;

-- Node name is '~3209~1' 
-- Equation name is '~3209~1', location is LC003, type is buried.
-- synthesized logic cell 
_LC003   = LCELL( _EQ026 $  _EQ027);
  _EQ026 = !_LC013 &  S0 &  S1 & !S2 &  _X007 &  _X008 &  _X009 &  _X010 & 
              _X011 & !~2756~1~4
         # !_LC004 & !_LC008 & !_LC013 &  ~PIN013 &  _X007 &  _X008 &  _X009 & 
              _X010 &  _X011 & !~2756~1~4
         # !_LC008 & !S0 &  S1 & !S2 &  _X007 &  _X008 &  _X009 &  _X010 & 
              _X011 & !~2756~1~4
         #  ~PIN013 &  S0 & !S1 &  _X007 &  _X008 &  _X009 &  _X010 &  _X011 & 
             !~2756~1~4;
  _X007  = EXP(!_LC004 & !S0 & !S1 & !S2);
  _X008  = EXP(!_LC004 &  S1 &  S2);
  _X009  = EXP(!~PIN012 & !S1 &  S2);
  _X010  = EXP(!S1 &  S2 & !~2370~1);
  _X011  = EXP(!_LC004 & !~PIN012 & !S0 & !S1 & !S2);
  _EQ027 =  _X007 &  _X008 &  _X009 &  _X010 &  _X011;
  _X007  = EXP(!_LC004 & !S0 & !S1 & !S2);
  _X008  = EXP(!_LC004 &  S1 &  S2);
  _X009  = EXP(!~PIN012 & !S1 &  S2);
  _X010  = EXP(!S1 &  S2 & !~2370~1);
  _X011  = EXP(!_LC004 & !~PIN012 & !S0 & !S1 & !S2);

-- Node name is '~3212~1' 
-- Equation name is '~3212~1', location is LC004, type is buried.
-- synthesized logic cell 
_LC004   = LCELL( _EQ028 $  GND);
  _EQ028 =  ~PIN012 & !S0 & !S1 & !S2
         #  _LC003 & !~2756~1~4;

-- Node name is '~3257~1' 
-- Equation name is '~3257~1', location is LC005, type is buried.
-- synthesized logic cell 
_LC005   = LCELL( _EQ029 $  GND);
  _EQ029 = !S1 &  S2 &  _X001 & !~2828~1 & !~2852~1 & !~2876~1 & !~2900~1 & 
             !~2924~1 & !~2948~1 & !~2972~1 & !~2996~1
         #  S1 & !S2 &  _X001 & !~2828~1 & !~2852~1 & !~2876~1 & !~2900~1 & 
             !~2924~1 & !~2948~1 & !~2972~1 & !~2996~1
         #  S0 & !S1 & !S2 & !~2828~1 & !~2852~1 & !~2876~1 & !~2900~1 & 
             !~2924~1 & !~2948~1 & !~2972~1 & !~2996~1
         #  _LC014 &  S1 &  S2 &  _X001
         #  _LC014 & !S1 & !S2 &  _X001;
  _X001  = EXP( S0 & !S1 & !S2);

-- Node name is '~3260~1' 
-- Equation name is '~3260~1', location is LC014, type is buried.
-- synthesized logic cell 
_LC014   = LCELL( _EQ030 $  GND);
  _EQ030 = !S0 & !S1 & !S2 & !~2828~1 & !~2852~1 & !~2876~1 & !~2900~1 & 
             !~2924~1 & !~2948~1 & !~2972~1 & !~2996~1
         #  _LC005 & !~2756~1~4;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information                       d:\maxplus\projects\exp5\alu\alu.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:00
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:02


Memory Allocated
-----------------

Peak memory allocated during compilation  = 6,536K
