Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc6slx45-2-csg324

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/templates/harness.vhdl" into library work
Parsing entity <swled>.
Parsing VHDL file "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/libs/makestuff/comm-fpga/fx2/vhdl/comm_fpga_fx2.vhdl" into library work
Parsing entity <comm_fpga_fx2>.
Parsing architecture <rtl> of entity <comm_fpga_fx2>.
Parsing VHDL file "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/templates/fx2all/vhdl/top_level.vhdl" into library work
Parsing entity <top_level>.
Parsing architecture <structural> of entity <top_level>.
Parsing VHDL file "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/libs/makestuff/seven-seg/vhdl/seven_seg.vhdl" into library work
Parsing entity <seven_seg>.
Parsing architecture <rtl> of entity <seven_seg>.
Parsing VHDL file "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/cksum/vhdl/cksum_rtl.vhdl" into library work
Parsing architecture <rtl> of entity <swled>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_level> (architecture <structural>) from library <work>.

Elaborating entity <comm_fpga_fx2> (architecture <rtl>) from library <work>.

Elaborating entity <swled> (architecture <rtl>) from library <work>.

Elaborating entity <seven_seg> (architecture <rtl>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level>.
    Related source file is "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/templates/fx2all/vhdl/top_level.vhdl".
    Found 1-bit tristate buffer for signal <fx2Addr_out<0>> created at line 26
    Summary:
	inferred   1 Tristate(s).
Unit <top_level> synthesized.

Synthesizing Unit <comm_fpga_fx2>.
    Related source file is "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/libs/makestuff/comm-fpga/fx2/vhdl/comm_fpga_fx2.vhdl".
    Found 17-bit register for signal <count>.
    Found 7-bit register for signal <chanAddr>.
    Found 1-bit register for signal <isWrite>.
    Found 1-bit register for signal <isAligned>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 21                                             |
    | Inputs             | 7                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_in (rising_edge)                           |
    | Power Up State     | s_reset                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit subtractor for signal <GND_6_o_GND_6_o_sub_21_OUT<16:0>> created at line 1308.
    Found 1-bit tristate buffer for signal <fifoOp<1>> created at line 106
    Found 1-bit tristate buffer for signal <fifoOp<0>> created at line 106
    Found 1-bit tristate buffer for signal <fx2PktEnd_out> created at line 106
    Found 1-bit tristate buffer for signal <fx2FifoSel_out> created at line 106
    Found 1-bit tristate buffer for signal <fx2Data_io<7>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<6>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<5>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<4>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<3>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<2>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<1>> created at line 233
    Found 1-bit tristate buffer for signal <fx2Data_io<0>> created at line 233
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
	inferred  12 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <comm_fpga_fx2> synthesized.

Synthesizing Unit <swled>.
    Related source file is "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/apps/makestuff/swled/templates/harness.vhdl".
    Found 16-bit register for signal <checksum>.
    Found 8-bit register for signal <reg0>.
    Found 16-bit adder for signal <checksum[15]_GND_20_o_add_10_OUT> created at line 49.
    Found 8-bit 4-to-1 multiplexer for signal <_n0057> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <swled> synthesized.

Synthesizing Unit <seven_seg>.
    Related source file is "/home/pandu/Desktop/DigitalLogicDesign/Lab/03-finishingup/makestuff/hdlmake/libs/makestuff/seven-seg/vhdl/seven_seg.vhdl".
        COUNTER_WIDTH = 18
    Found 18-bit register for signal <count>.
    Found 18-bit adder for signal <count_next> created at line 1241.
    Found 4x4-bit Read Only RAM for signal <anodes_out>
    Found 16x7-bit Read Only RAM for signal <segs>
    Found 1-bit 4-to-1 multiplexer for signal <dot> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <nibble<3>> created at line 81.
    Found 1-bit 4-to-1 multiplexer for signal <nibble<2>> created at line 81.
    Found 1-bit 4-to-1 multiplexer for signal <nibble<1>> created at line 81.
    Found 1-bit 4-to-1 multiplexer for signal <nibble<0>> created at line 81.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <seven_seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 17-bit subtractor                                     : 1
 18-bit adder                                          : 1
# Registers                                            : 7
 1-bit register                                        : 2
 16-bit register                                       : 1
 17-bit register                                       : 1
 18-bit register                                       : 1
 7-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 44
 1-bit 2-to-1 multiplexer                              : 30
 1-bit 4-to-1 multiplexer                              : 5
 16-bit 2-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 13
 1-bit tristate buffer                                 : 13
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <seven_seg>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_anodes_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <anodes_out>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <nibble>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segs>          |          |
    -----------------------------------------------------------------------
Unit <seven_seg> synthesized (advanced).

Synthesizing (advanced) Unit <swled>.
The following registers are absorbed into accumulator <checksum>: 1 register on signal <checksum>.
Unit <swled> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 1
 17-bit subtractor                                     : 1
# Counters                                             : 1
 18-bit up counter                                     : 1
# Accumulators                                         : 1
 16-bit up loadable accumulator                        : 1
# Registers                                            : 34
 Flip-Flops                                            : 34
# Multiplexers                                         : 43
 1-bit 2-to-1 multiplexer                              : 30
 1-bit 4-to-1 multiplexer                              : 5
 16-bit 2-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <comm_fpga_fx2/FSM_0> on signal <state[1:4]> with user encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 s_reset                | 0000
 s_idle                 | 0001
 s_get_count0           | 0010
 s_get_count1           | 0011
 s_begin_write          | 0100
 s_write                | 0101
 s_end_write_aligned    | 0110
 s_end_write_nonaligned | 0111
 s_read                 | 1000
------------------------------------

Optimizing unit <top_level> ...

Optimizing unit <swled> ...

Optimizing unit <seven_seg> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 0.
FlipFlop comm_fpga_fx2/state_FSM_FFd4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 73
 Flip-Flops                                            : 73

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 261
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 18
#      LUT2                        : 9
#      LUT3                        : 10
#      LUT4                        : 12
#      LUT5                        : 36
#      LUT6                        : 58
#      MUXCY                       : 48
#      VCC                         : 1
#      XORCY                       : 51
# FlipFlops/Latches                : 73
#      FD                          : 39
#      FDE                         : 34
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 44
#      IBUF                        : 10
#      IOBUF                       : 8
#      OBUF                        : 20
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              73  out of  54576     0%  
 Number of Slice LUTs:                  160  out of  27288     0%  
    Number used as Logic:               160  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    166
   Number with an unused Flip Flop:      93  out of    166    56%  
   Number with an unused LUT:             6  out of    166     3%  
   Number of fully used LUT-FF pairs:    67  out of    166    40%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          45
 Number of bonded IOBs:                  45  out of    218    20%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
fx2Clk_in                          | BUFGP                  | 73    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.507ns (Maximum Frequency: 221.902MHz)
   Minimum input arrival time before clock: 6.388ns
   Maximum output required time after clock: 8.248ns
   Maximum combinational path delay: 8.118ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fx2Clk_in'
  Clock period: 4.507ns (frequency: 221.902MHz)
  Total number of paths / destination ports: 3792 / 99
-------------------------------------------------------------------------
Delay:               4.507ns (Levels of Logic = 18)
  Source:            comm_fpga_fx2/state_FSM_FFd3 (FF)
  Destination:       swled_app/checksum_15 (FF)
  Source Clock:      fx2Clk_in rising
  Destination Clock: fx2Clk_in rising

  Data Path: comm_fpga_fx2/state_FSM_FFd3 to swled_app/checksum_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.525   1.437  comm_fpga_fx2/state_FSM_FFd3 (comm_fpga_fx2/state_FSM_FFd3)
     LUT5:I2->O           18   0.235   1.235  comm_fpga_fx2/Mmux_h2fValid_out11_1 (comm_fpga_fx2/Mmux_h2fValid_out11)
     LUT6:I5->O            1   0.254   0.000  swled_app/Maccum_checksum_lut<0> (swled_app/Maccum_checksum_lut<0>)
     MUXCY:S->O            1   0.215   0.000  swled_app/Maccum_checksum_cy<0> (swled_app/Maccum_checksum_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  swled_app/Maccum_checksum_cy<1> (swled_app/Maccum_checksum_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  swled_app/Maccum_checksum_cy<2> (swled_app/Maccum_checksum_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  swled_app/Maccum_checksum_cy<3> (swled_app/Maccum_checksum_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  swled_app/Maccum_checksum_cy<4> (swled_app/Maccum_checksum_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  swled_app/Maccum_checksum_cy<5> (swled_app/Maccum_checksum_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  swled_app/Maccum_checksum_cy<6> (swled_app/Maccum_checksum_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  swled_app/Maccum_checksum_cy<7> (swled_app/Maccum_checksum_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  swled_app/Maccum_checksum_cy<8> (swled_app/Maccum_checksum_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  swled_app/Maccum_checksum_cy<9> (swled_app/Maccum_checksum_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  swled_app/Maccum_checksum_cy<10> (swled_app/Maccum_checksum_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  swled_app/Maccum_checksum_cy<11> (swled_app/Maccum_checksum_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  swled_app/Maccum_checksum_cy<12> (swled_app/Maccum_checksum_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  swled_app/Maccum_checksum_cy<13> (swled_app/Maccum_checksum_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  swled_app/Maccum_checksum_cy<14> (swled_app/Maccum_checksum_cy<14>)
     XORCY:CI->O           1   0.206   0.000  swled_app/Maccum_checksum_xor<15> (swled_app/Result<15>)
     FD:D                      0.074          swled_app/checksum_15
    ----------------------------------------
    Total                      4.507ns (1.835ns logic, 2.672ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 513 / 87
-------------------------------------------------------------------------
Offset:              6.388ns (Levels of Logic = 5)
  Source:            fx2Data_io<5> (PAD)
  Destination:       comm_fpga_fx2/count_16 (FF)
  Destination Clock: fx2Clk_in rising

  Data Path: fx2Data_io<5> to comm_fpga_fx2/count_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           7   1.328   1.365  fx2Data_io_5_IOBUF (N58)
     LUT6:I0->O            1   0.254   0.682  comm_fpga_fx2/Mmux_count_next86 (comm_fpga_fx2/Mmux_count_next85)
     LUT2:I1->O            1   0.254   1.137  comm_fpga_fx2/Mmux_count_next81_SW1_SW0 (N85)
     LUT6:I0->O            1   0.254   0.790  comm_fpga_fx2/Mmux_count_next81_SW1 (N79)
     LUT6:I4->O            1   0.250   0.000  comm_fpga_fx2/Mmux_count_next87 (comm_fpga_fx2/count_next<16>)
     FDE:D                     0.074          comm_fpga_fx2/count_16
    ----------------------------------------
    Total                      6.388ns (2.414ns logic, 3.974ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 375 / 34
-------------------------------------------------------------------------
Offset:              8.248ns (Levels of Logic = 3)
  Source:            comm_fpga_fx2/state_FSM_FFd4 (FF)
  Destination:       fx2Data_io<7> (PAD)
  Source Clock:      fx2Clk_in rising

  Data Path: comm_fpga_fx2/state_FSM_FFd4 to fx2Data_io<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              34   0.525   1.983  comm_fpga_fx2/state_FSM_FFd4 (comm_fpga_fx2/state_FSM_FFd4)
     LUT5:I0->O           17   0.254   1.639  comm_fpga_fx2/driveBus_inv1 (comm_fpga_fx2/driveBus_inv)
     LUT6:I1->O            1   0.254   0.681  comm_fpga_fx2/Mmux_dataOut1 (comm_fpga_fx2/dataOut<0>)
     IOBUF:I->IO               2.912          fx2Data_io_0_IOBUF (fx2Data_io<0>)
    ----------------------------------------
    Total                      8.248ns (3.945ns logic, 4.303ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 28 / 12
-------------------------------------------------------------------------
Delay:               8.118ns (Levels of Logic = 4)
  Source:            fx2GotRoom_in (PAD)
  Destination:       fx2Data_io<7> (PAD)

  Data Path: fx2GotRoom_in to fx2Data_io<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.328   1.069  fx2GotRoom_in_IBUF (fx2GotRoom_in_IBUF)
     LUT5:I2->O           17   0.235   1.639  comm_fpga_fx2/driveBus_inv1 (comm_fpga_fx2/driveBus_inv)
     LUT6:I1->O            1   0.254   0.681  comm_fpga_fx2/Mmux_dataOut1 (comm_fpga_fx2/dataOut<0>)
     IOBUF:I->IO               2.912          fx2Data_io_0_IOBUF (fx2Data_io<0>)
    ----------------------------------------
    Total                      8.118ns (4.729ns logic, 3.389ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |    4.507|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.29 secs
 
--> 


Total memory usage is 393424 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

