simVerilogNetlistFileList = '(
    (("archi" "Ex05") 
	("cds14/netlist" "cds14/map" "schematic")
    ) 
    (("u_aizu" "ALU") 
	("cds13/netlist" "cds13/map" "schematic")
    ) 
    (("u_aizu" "zero_detect") 
	("cds12/netlist" "cds12/map" "schematic")
    ) 
    (("xc4000" "or8") 
	("cds11/netlist" "cds11/map" "schematic")
    ) 
    (("u_aizu" "CLA32") 
	("cds10/netlist" "cds10/map" "schematic")
    )
    (("u_aizu" "CLA4") 
	("cds9/netlist" "cds9/map" "schematic")
    ) 
    (("u_aizu" "FA") 
	("cds8/netlist" "cds8/map" "schematic")
    ) 
    (("xc4000" "m4_1e") 
	("cds7/netlist" "cds7/map" "schematic")
    ) 
    (("u_aizu" "RegFile") 
	("cds6/netlist" "cds6/map" "schematic")
    ) 
    (("u_aizu" "d5_32e") 
	("cds5/netlist" "cds5/map" "schematic")
    )
    (("xc4000" "d4_16e") 
	("cds4/netlist" "cds4/map" "schematic")
    ) 
    (("u_aizu" "m32_1") 
	("cds3/netlist" "cds3/map" "schematic")
    ) 
    (("xc4000" "m16_1e") 
	("cds2/netlist" "cds2/map" "schematic")
    ) 
    (("xc4000" "m2_1e") 
	("cds1/netlist" "cds1/map" "schematic")
    ) 
    (("xc4000" "m2_1") 
	("cds0/netlist" "cds0/map" "schematic")
    )
)
simVerilogNetlistFileLibList = '("archi" "u_aizu" "xc4000")
simVerilogNetlistFileCellList = '(
    ("xc4000" 
	("m2_1" "m2_1e" "m16_1e" "d4_16e" "m4_1e"
	    "or8"
	)
    ) 
    ("u_aizu" 
	("m32_1" "d5_32e" "RegFile" "FA" "CLA4"
	    "CLA32" "zero_detect" "ALU"
	)
    ) 
    ("archi" 
	("Ex05")
    )
)
hnlIncrementalDirectory = '"ihnl"
