/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_ffgnp0p99vm40c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.990000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : -40.000000 ;
    nom_voltage : 0.990000 ;
    operating_conditions ( "ffgnp0p99vm40c" ) {
        process : 1 ;
        temperature : -40 ;
        voltage : 0.990000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffgnp0p99vm40c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 69290.600000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001319 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.438480, 0.440580, 0.459112, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.438480, 0.440580, 0.459112, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.394632, 0.396522, 0.413201, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.394632, 0.396522, 0.413201, 0.610313, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.023927" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.027279" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001319 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.438480, 0.440580, 0.459112, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.438480, 0.440580, 0.459112, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.394632, 0.396522, 0.413201, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.394632, 0.396522, 0.413201, 0.610313, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.023927" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.027279" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.006044, 0.006044, 0.006044, 0.006044, 0.006044" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.006044, 0.006044, 0.006044, 0.006044, 0.006044" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.243774, 0.255774, 0.267864, 0.290574, 0.331964",\
              "0.249814, 0.261814, 0.273904, 0.296614, 0.338004",\
              "0.254584, 0.266584, 0.278674, 0.301384, 0.342774",\
              "0.258004, 0.270004, 0.282094, 0.304804, 0.346194",\
              "0.258024, 0.270024, 0.282114, 0.304824, 0.346214"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.243774, 0.255774, 0.267864, 0.290574, 0.331964",\
              "0.249814, 0.261814, 0.273904, 0.296614, 0.338004",\
              "0.254584, 0.266584, 0.278674, 0.301384, 0.342774",\
              "0.258004, 0.270004, 0.282094, 0.304804, 0.346194",\
              "0.258024, 0.270024, 0.282114, 0.304824, 0.346214"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.007982, 0.027495, 0.050877, 0.084723, 0.165334",\
              "0.007982, 0.027495, 0.050877, 0.084723, 0.165334",\
              "0.007982, 0.027495, 0.050877, 0.084723, 0.165334",\
              "0.007982, 0.027495, 0.050877, 0.084723, 0.165334",\
              "0.007982, 0.027495, 0.050877, 0.084723, 0.165334"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.007982, 0.027495, 0.050877, 0.084723, 0.165334",\
              "0.007982, 0.027495, 0.050877, 0.084723, 0.165334",\
              "0.007982, 0.027495, 0.050877, 0.084723, 0.165334",\
              "0.007982, 0.027495, 0.050877, 0.084723, 0.165334",\
              "0.007982, 0.027495, 0.050877, 0.084723, 0.165334"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.300132, 0.312522, 0.324177, 0.346857, 0.395157",\
              "0.307272, 0.319662, 0.331317, 0.353997, 0.402297",\
              "0.312522, 0.324912, 0.336567, 0.359247, 0.407547",\
              "0.316617, 0.329007, 0.340662, 0.363342, 0.411642",\
              "0.316628, 0.329018, 0.340672, 0.363353, 0.411652"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.007757, 0.024936, 0.044740, 0.098658, 0.194855",\
              "0.007757, 0.024936, 0.044740, 0.098658, 0.194855",\
              "0.007757, 0.024936, 0.044740, 0.098658, 0.194855",\
              "0.007757, 0.024936, 0.044740, 0.098658, 0.194855",\
              "0.007757, 0.024936, 0.044740, 0.098658, 0.194855"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.300132, 0.312522, 0.324177, 0.346857, 0.395157",\
              "0.307272, 0.319662, 0.331317, 0.353997, 0.402297",\
              "0.312522, 0.324912, 0.336567, 0.359247, 0.407547",\
              "0.316617, 0.329007, 0.340662, 0.363342, 0.411642",\
              "0.316628, 0.329018, 0.340672, 0.363353, 0.411652"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.007757, 0.024936, 0.044740, 0.098658, 0.194855",\
              "0.007757, 0.024936, 0.044740, 0.098658, 0.194855",\
              "0.007757, 0.024936, 0.044740, 0.098658, 0.194855",\
              "0.007757, 0.024936, 0.044740, 0.098658, 0.194855",\
              "0.007757, 0.024936, 0.044740, 0.098658, 0.194855"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.036067 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.086394, 0.093744, 0.133750, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.163170, 0.174090, 0.183645, 0.271250, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.438480, 0.440580, 0.459112, 0.678125, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.438480, 0.440580, 0.459112, 0.678125, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "5.080403" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.102819" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "5.318359" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.104722" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "4.475513" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.104736" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "4.896936" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.104729" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.061376" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001524 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.033376" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.035001" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.113667, 0.124691, 0.135611, 0.152875, 0.183347",\
              "0.113667, 0.124691, 0.135611, 0.152875, 0.183347",\
              "0.113771, 0.124795, 0.135715, 0.152979, 0.183451",\
              "0.112731, 0.123755, 0.134675, 0.151939, 0.182411",\
              "0.112107, 0.123131, 0.134051, 0.151315, 0.181787"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.113667, 0.124691, 0.135611, 0.152875, 0.183347",\
              "0.113667, 0.124691, 0.135611, 0.152875, 0.183347",\
              "0.113771, 0.124795, 0.135715, 0.152979, 0.183451",\
              "0.112731, 0.123755, 0.134675, 0.151939, 0.182411",\
              "0.112107, 0.123131, 0.134051, 0.151315, 0.181787"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.077280, 0.071980, 0.068280, 0.064880, 0.062680",\
              "0.085680, 0.080380, 0.076680, 0.073280, 0.071080",\
              "0.091880, 0.086580, 0.082880, 0.079480, 0.077280",\
              "0.099480, 0.094180, 0.090480, 0.087080, 0.084880",\
              "0.107280, 0.101980, 0.098280, 0.094880, 0.092680"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.077280, 0.071980, 0.068280, 0.064880, 0.062680",\
              "0.085680, 0.080380, 0.076680, 0.073280, 0.071080",\
              "0.091880, 0.086580, 0.082880, 0.079480, 0.077280",\
              "0.099480, 0.094180, 0.090480, 0.087080, 0.084880",\
              "0.107280, 0.101980, 0.098280, 0.094880, 0.092680"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001307 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.023927" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.027279" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.091640, 0.099960, 0.107136, 0.116184, 0.133968",\
              "0.091536, 0.099856, 0.107032, 0.116080, 0.133864",\
              "0.091432, 0.099752, 0.106928, 0.115976, 0.133760",\
              "0.090184, 0.098504, 0.105680, 0.114728, 0.132512",\
              "0.090808, 0.099128, 0.106304, 0.115352, 0.133136"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.091640, 0.099960, 0.107136, 0.116184, 0.133968",\
              "0.091536, 0.099856, 0.107032, 0.116080, 0.133864",\
              "0.091432, 0.099752, 0.106928, 0.115976, 0.133760",\
              "0.090184, 0.098504, 0.105680, 0.114728, 0.132512",\
              "0.090808, 0.099128, 0.106304, 0.115352, 0.133136"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.080480, 0.074580, 0.070080, 0.065180, 0.061280",\
              "0.088980, 0.083080, 0.078580, 0.073680, 0.069780",\
              "0.094980, 0.089080, 0.084580, 0.079680, 0.075780",\
              "0.100280, 0.094380, 0.089880, 0.084980, 0.081080",\
              "0.099680, 0.093780, 0.089280, 0.084380, 0.080480"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.080480, 0.074580, 0.070080, 0.065180, 0.061280",\
              "0.088980, 0.083080, 0.078580, 0.073680, 0.069780",\
              "0.094980, 0.089080, 0.084580, 0.079680, 0.075780",\
              "0.100280, 0.094380, 0.089880, 0.084980, 0.081080",\
              "0.099680, 0.093780, 0.089280, 0.084380, 0.080480"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001319 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.010102" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.010077" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.080075, 0.090059, 0.100043, 0.115643, 0.140603",\
              "0.079971, 0.089955, 0.099939, 0.115539, 0.140499",\
              "0.079971, 0.089955, 0.099939, 0.115539, 0.140499",\
              "0.078723, 0.088707, 0.098691, 0.114291, 0.139251",\
              "0.079243, 0.089227, 0.099211, 0.114811, 0.139771"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.080075, 0.090059, 0.100043, 0.115643, 0.140603",\
              "0.079971, 0.089955, 0.099939, 0.115539, 0.140499",\
              "0.079971, 0.089955, 0.099939, 0.115539, 0.140499",\
              "0.078723, 0.088707, 0.098691, 0.114291, 0.139251",\
              "0.079243, 0.089227, 0.099211, 0.114811, 0.139771"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.092060, 0.087160, 0.083860, 0.080760, 0.079360",\
              "0.100360, 0.095460, 0.092160, 0.089060, 0.087660",\
              "0.106560, 0.101660, 0.098360, 0.095260, 0.093860",\
              "0.111960, 0.107060, 0.103760, 0.100660, 0.099260",\
              "0.111460, 0.106560, 0.103260, 0.100160, 0.098760"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.092060, 0.087160, 0.083860, 0.080760, 0.079360",\
              "0.100360, 0.095460, 0.092160, 0.089060, 0.087660",\
              "0.106560, 0.101660, 0.098360, 0.095260, 0.093860",\
              "0.111960, 0.107060, 0.103760, 0.100660, 0.099260",\
              "0.111460, 0.106560, 0.103260, 0.100160, 0.098760"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000738 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004529" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005142" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.050789, 0.058797, 0.066285, 0.075853, 0.091349",\
              "0.047357, 0.055365, 0.062853, 0.072421, 0.087917",\
              "0.049021, 0.057029, 0.064517, 0.074085, 0.089581",\
              "0.057445, 0.065453, 0.072941, 0.082509, 0.098005",\
              "0.084173, 0.092181, 0.099669, 0.109237, 0.124733"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.050789, 0.058797, 0.066285, 0.075853, 0.091349",\
              "0.047357, 0.055365, 0.062853, 0.072421, 0.087917",\
              "0.049021, 0.057029, 0.064517, 0.074085, 0.089581",\
              "0.057445, 0.065453, 0.072941, 0.082509, 0.098005",\
              "0.084173, 0.092181, 0.099669, 0.109237, 0.124733"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.080640, 0.083140, 0.089440, 0.106440, 0.146240",\
              "0.095840, 0.098340, 0.104640, 0.121640, 0.161440",\
              "0.109540, 0.112040, 0.118340, 0.135340, 0.175140",\
              "0.130140, 0.132640, 0.138940, 0.155940, 0.195740",\
              "0.157740, 0.160240, 0.166540, 0.183540, 0.223340"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.080640, 0.083140, 0.089440, 0.106440, 0.146240",\
              "0.095840, 0.098340, 0.104640, 0.121640, 0.161440",\
              "0.109540, 0.112040, 0.118340, 0.135340, 0.175140",\
              "0.130140, 0.132640, 0.138940, 0.155940, 0.195740",\
              "0.157740, 0.160240, 0.166540, 0.183540, 0.223340"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000739 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004854" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005869" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.050789, 0.058797, 0.066285, 0.075853, 0.091349",\
              "0.047357, 0.055365, 0.062853, 0.072421, 0.087917",\
              "0.049021, 0.057029, 0.064517, 0.074085, 0.089581",\
              "0.057445, 0.065453, 0.072941, 0.082509, 0.098005",\
              "0.084173, 0.092181, 0.099669, 0.109237, 0.124733"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.050789, 0.058797, 0.066285, 0.075853, 0.091349",\
              "0.047357, 0.055365, 0.062853, 0.072421, 0.087917",\
              "0.049021, 0.057029, 0.064517, 0.074085, 0.089581",\
              "0.057445, 0.065453, 0.072941, 0.082509, 0.098005",\
              "0.084173, 0.092181, 0.099669, 0.109237, 0.124733"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.080740, 0.083240, 0.089540, 0.106540, 0.146340",\
              "0.095940, 0.098440, 0.104740, 0.121740, 0.161540",\
              "0.109640, 0.112140, 0.118440, 0.135440, 0.175240",\
              "0.130240, 0.132740, 0.139040, 0.156040, 0.195840",\
              "0.157840, 0.160340, 0.166640, 0.183640, 0.223440"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.080740, 0.083240, 0.089540, 0.106540, 0.146340",\
              "0.095940, 0.098440, 0.104740, 0.121740, 0.161540",\
              "0.109640, 0.112140, 0.118440, 0.135440, 0.175240",\
              "0.130240, 0.132740, 0.139040, 0.156040, 0.195840",\
              "0.157840, 0.160340, 0.166640, 0.183640, 0.223440"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 3.346754 ;
    }
}
}
