v 20091004 2
C 40000 40000 0 0 0 title-B.sym
N 41000 50000 41500 50000 4
{
T 40600 50000 5 10 1 1 0 0 1
netname=VS
}
N 41500 48800 41000 48800 4
{
T 40900 48900 5 10 1 1 180 0 1
netname=GND
}
N 41000 49600 41500 49600 4
{
T 40400 49500 5 10 1 1 0 0 1
netname=VREF
}
N 43200 50000 42900 50000 4
N 43200 48200 43200 50000 4
{
T 43100 48000 5 10 1 1 0 0 1
netname=S0
}
N 43200 49600 42900 49600 4
N 42900 48800 43200 48800 4
N 43200 49200 42900 49200 4
N 44300 50000 44800 50000 4
{
T 43900 50000 5 10 1 1 0 0 1
netname=VS
}
N 44800 48800 44300 48800 4
{
T 44200 48900 5 10 1 1 180 0 1
netname=GND
}
N 44300 49600 44800 49600 4
{
T 43700 49500 5 10 1 1 0 0 1
netname=VREF
}
N 46500 50000 46200 50000 4
N 46500 49600 46200 49600 4
N 46200 48800 46500 48800 4
N 46500 49200 46200 49200 4
N 47400 50000 47900 50000 4
{
T 47000 50000 5 10 1 1 0 0 1
netname=VS
}
N 47900 48800 47400 48800 4
{
T 47300 48900 5 10 1 1 180 0 1
netname=GND
}
N 47400 49600 47900 49600 4
{
T 46800 49500 5 10 1 1 0 0 1
netname=VREF
}
N 49600 50000 49300 50000 4
N 49600 49600 49300 49600 4
N 49300 48800 49600 48800 4
N 49600 49200 49300 49200 4
N 50700 50000 51200 50000 4
{
T 50300 50000 5 10 1 1 0 0 1
netname=VS
}
N 51200 48800 50700 48800 4
{
T 50600 48900 5 10 1 1 180 0 1
netname=GND
}
N 50700 49600 51200 49600 4
{
T 50100 49500 5 10 1 1 0 0 1
netname=VREF
}
N 52900 50000 52600 50000 4
N 52900 49600 52600 49600 4
N 52600 48800 52900 48800 4
N 52900 49200 52600 49200 4
N 54000 50000 54500 50000 4
{
T 53600 50000 5 10 1 1 0 0 1
netname=VS
}
N 54500 48800 54000 48800 4
{
T 53900 48900 5 10 1 1 180 0 1
netname=GND
}
N 54000 49600 54500 49600 4
{
T 53400 49500 5 10 1 1 0 0 1
netname=VREF
}
N 56200 50000 55900 50000 4
N 56200 49600 55900 49600 4
N 55900 48800 56200 48800 4
N 56200 49200 55900 49200 4
N 41000 46400 41500 46400 4
{
T 40600 46400 5 10 1 1 0 0 1
netname=VS
}
N 41500 45200 41000 45200 4
{
T 40900 45300 5 10 1 1 180 0 1
netname=GND
}
N 41000 46000 41500 46000 4
{
T 40400 45900 5 10 1 1 0 0 1
netname=VREF
}
N 43200 46400 42900 46400 4
N 43200 46000 42900 46000 4
N 42900 45200 43200 45200 4
N 43200 45600 42900 45600 4
N 44300 46400 44800 46400 4
{
T 43900 46400 5 10 1 1 0 0 1
netname=VS
}
N 44800 45200 44300 45200 4
{
T 44200 45300 5 10 1 1 180 0 1
netname=GND
}
N 44300 46000 44800 46000 4
{
T 43700 45900 5 10 1 1 0 0 1
netname=VREF
}
N 46500 46400 46200 46400 4
N 46500 46000 46200 46000 4
N 46200 45200 46500 45200 4
N 46500 45600 46200 45600 4
N 47400 46400 47900 46400 4
{
T 47000 46400 5 10 1 1 0 0 1
netname=VS
}
N 47900 45200 47400 45200 4
{
T 47300 45300 5 10 1 1 180 0 1
netname=GND
}
N 47400 46000 47900 46000 4
{
T 46800 45900 5 10 1 1 0 0 1
netname=VREF
}
N 49600 46400 49300 46400 4
N 49600 46000 49300 46000 4
N 49300 45200 49600 45200 4
N 49600 45600 49300 45600 4
N 50700 46400 51200 46400 4
{
T 50300 46400 5 10 1 1 0 0 1
netname=VS
}
N 51200 45200 50700 45200 4
{
T 50600 45300 5 10 1 1 180 0 1
netname=GND
}
N 50700 46000 51200 46000 4
{
T 50100 45900 5 10 1 1 0 0 1
netname=VREF
}
N 52900 46400 52600 46400 4
N 52900 46000 52600 46000 4
N 52600 45200 52900 45200 4
N 52900 45600 52600 45600 4
N 54000 46400 54500 46400 4
{
T 53600 46400 5 10 1 1 0 0 1
netname=VS
}
N 54500 45200 54000 45200 4
{
T 53900 45300 5 10 1 1 180 0 1
netname=GND
}
N 54000 46000 54500 46000 4
{
T 53400 45900 5 10 1 1 0 0 1
netname=VREF
}
N 56200 46400 55900 46400 4
N 56200 46000 55900 46000 4
N 55900 45200 56200 45200 4
N 56200 45600 55900 45600 4
N 41000 43000 41500 43000 4
{
T 40600 43000 5 10 1 1 0 0 1
netname=VS
}
N 41500 41800 41000 41800 4
{
T 40900 41900 5 10 1 1 180 0 1
netname=GND
}
N 41000 42600 41500 42600 4
{
T 40400 42500 5 10 1 1 0 0 1
netname=VREF
}
N 43200 43000 42900 43000 4
N 43200 42600 42900 42600 4
N 42900 41800 43200 41800 4
N 43200 42200 42900 42200 4
T 50000 40700 9 10 1 0 0 0 2
Clock divider jumpers
- Subsheet of clock-divider.sch
T 53900 40100 9 10 1 0 0 0 1
John Williams
T 50000 40400 9 10 1 0 0 0 1
clock-divider-jumpers.sch
T 50400 40100 9 10 1 0 0 0 1
1
T 52100 40100 9 10 1 0 0 0 1
1
N 46500 48200 46500 50000 4
{
T 46400 48000 5 10 1 1 0 0 1
netname=S1
}
N 49600 48200 49600 50000 4
{
T 49500 48000 5 10 1 1 0 0 1
netname=S2
}
N 52900 48200 52900 50000 4
{
T 52800 48000 5 10 1 1 0 0 1
netname=S3
}
N 56200 48200 56200 50000 4
{
T 56100 48000 5 10 1 1 0 0 1
netname=S4
}
N 43200 44600 43200 46400 4
{
T 43100 44400 5 10 1 1 0 0 1
netname=S5
}
N 46500 44600 46500 46400 4
{
T 46400 44400 5 10 1 1 0 0 1
netname=S6
}
N 49600 44600 49600 46400 4
{
T 49500 44400 5 10 1 1 0 0 1
netname=S7
}
N 52900 44600 52900 46400 4
{
T 52800 44400 5 10 1 1 0 0 1
netname=S8
}
N 56200 44600 56200 46400 4
{
T 56100 44400 5 10 1 1 0 0 1
netname=S9
}
N 43200 41200 43200 43000 4
{
T 43100 41000 5 10 1 1 0 0 1
netname=S10
}
N 41500 49200 41300 49200 4
N 41300 48800 41300 49200 4
N 44600 48800 44600 49200 4
N 44800 49200 44600 49200 4
N 47700 48800 47700 49200 4
N 47900 49200 47700 49200 4
N 51000 48800 51000 49200 4
N 51200 49200 51000 49200 4
N 54300 48800 54300 49200 4
N 54500 49200 54300 49200 4
N 54300 45200 54300 45600 4
N 54500 45600 54300 45600 4
N 51000 45200 51000 45600 4
N 51200 45600 51000 45600 4
N 47700 45200 47700 45600 4
N 47900 45600 47700 45600 4
N 44800 45600 44600 45600 4
N 44600 45200 44600 45600 4
N 41500 45600 41300 45600 4
N 41300 45200 41300 45600 4
N 41500 42200 41300 42200 4
N 41300 41800 41300 42200 4
C 41500 48600 1 0 0 header8-1.sym
{
T 41500 50200 5 10 0 1 0 0 1
device=HEADER8
T 42100 50300 5 10 1 1 0 0 1
refdes=J1
T 41500 48600 5 10 0 0 0 0 1
footprint=CONNECTOR 4 2
}
C 44800 48600 1 0 0 header8-1.sym
{
T 44800 50200 5 10 0 1 0 0 1
device=HEADER8
T 45400 50300 5 10 1 1 0 0 1
refdes=J2
T 44800 48600 5 10 0 0 0 0 1
footprint=CONNECTOR 4 2
}
C 47900 48600 1 0 0 header8-1.sym
{
T 47900 50200 5 10 0 1 0 0 1
device=HEADER8
T 48500 50300 5 10 1 1 0 0 1
refdes=J3
T 47900 48600 5 10 0 0 0 0 1
footprint=CONNECTOR 4 2
}
C 51200 48600 1 0 0 header8-1.sym
{
T 51200 50200 5 10 0 1 0 0 1
device=HEADER8
T 51800 50300 5 10 1 1 0 0 1
refdes=J4
T 51200 48600 5 10 0 0 0 0 1
footprint=CONNECTOR 4 2
}
C 54500 48600 1 0 0 header8-1.sym
{
T 54500 50200 5 10 0 1 0 0 1
device=HEADER8
T 55100 50300 5 10 1 1 0 0 1
refdes=J5
T 54500 48600 5 10 0 0 0 0 1
footprint=CONNECTOR 4 2
}
C 54500 45000 1 0 0 header8-1.sym
{
T 54500 46600 5 10 0 1 0 0 1
device=HEADER8
T 55100 46700 5 10 1 1 0 0 1
refdes=J10
T 54500 45000 5 10 0 0 0 0 1
footprint=CONNECTOR 4 2
}
C 51200 45000 1 0 0 header8-1.sym
{
T 51200 46600 5 10 0 1 0 0 1
device=HEADER8
T 51800 46700 5 10 1 1 0 0 1
refdes=J9
T 51200 45000 5 10 0 0 0 0 1
footprint=CONNECTOR 4 2
}
C 47900 45000 1 0 0 header8-1.sym
{
T 47900 46600 5 10 0 1 0 0 1
device=HEADER8
T 48500 46700 5 10 1 1 0 0 1
refdes=J8
T 47900 45000 5 10 0 0 0 0 1
footprint=CONNECTOR 4 2
}
C 44800 45000 1 0 0 header8-1.sym
{
T 44800 46600 5 10 0 1 0 0 1
device=HEADER8
T 45400 46700 5 10 1 1 0 0 1
refdes=J7
T 44800 45000 5 10 0 0 0 0 1
footprint=CONNECTOR 4 2
}
C 41500 45000 1 0 0 header8-1.sym
{
T 41500 46600 5 10 0 1 0 0 1
device=HEADER8
T 42100 46700 5 10 1 1 0 0 1
refdes=J6
T 41500 45000 5 10 0 0 0 0 1
footprint=CONNECTOR 4 2
}
C 41500 41600 1 0 0 header8-1.sym
{
T 41500 43200 5 10 0 1 0 0 1
device=HEADER8
T 42100 43300 5 10 1 1 0 0 1
refdes=J11
T 41500 41600 5 10 0 0 0 0 1
footprint=CONNECTOR 4 2
}
