<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 64</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page64-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a064.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">3-4&#160;Vol. 1</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">BASIC EXECUTION ENVIRONMENT</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft02">â€¢</p>
<p style="position:absolute;top:100px;left:93px;white-space:nowrap" class="ft06"><b>Stack</b>&#160;â€” To&#160;support&#160;procedure or subroutine calls&#160;and the&#160;passing&#160;of parameters between procedures&#160;or&#160;<br/>subroutines, a&#160;stack and&#160;stack&#160;management resources are included&#160;in&#160;the execution&#160;environment.&#160;The&#160;stack&#160;<br/><a href="o_7281d5ea06a5b67a-63.html">(not shown in Figure&#160;3-1)&#160;</a>is located in&#160;memory. Se<a href="o_7281d5ea06a5b67a-145.html">e&#160;Section 6.2,&#160;â€œStacks,â€ for&#160;</a>more&#160;information&#160;about&#160;stack&#160;<br/>structure.</p>
<p style="position:absolute;top:174px;left:68px;white-space:nowrap" class="ft06">In addition to&#160;the resources&#160;provided in&#160;the basic execution environment, the&#160;IA-32&#160;architecture provides the&#160;<br/>following resources as&#160;part of its&#160;system-level architecture.&#160;They provide extensive support for operating-system&#160;<br/>and system-development software. Except for the&#160;I/O ports, the&#160;system resources are&#160;described&#160;in detail in&#160;the&#160;<br/><i>IntelÂ® 64&#160;and&#160;IA-32 Architectures Software&#160;Developerâ€™s&#160;Manual, Volumes&#160;3A&#160;&amp;&#160;3B.</i></p>
<p style="position:absolute;top:245px;left:68px;white-space:nowrap" class="ft02">â€¢</p>
<p style="position:absolute;top:246px;left:93px;white-space:nowrap" class="ft06"><b>I/O ports</b>&#160;â€”&#160;The IA-32 architecture&#160;supports&#160;a transfers of&#160;data to and from&#160;input/output (I/O)&#160;ports. See&#160;<br/><a href="şÿ">Chapter&#160;18, â€œInput/Output,â€ in t</a>his&#160;volume.</p>
<p style="position:absolute;top:284px;left:68px;white-space:nowrap" class="ft02">â€¢</p>
<p style="position:absolute;top:285px;left:93px;white-space:nowrap" class="ft06"><b>Control registers</b>&#160;â€”&#160;The five control&#160;registers&#160;(CR0&#160;through CR4)&#160;determine&#160;the&#160;operating&#160;mode&#160;of the&#160;<br/>processor and&#160;the characteristics&#160;of&#160;the&#160;currently executing task. See&#160;<a href="şÿ">Chapter 2, â€œSystem Architecture&#160;<br/>Overview,â€</a>&#160;in&#160;the&#160;<i>IntelÂ®&#160;64&#160;and IA-32&#160;Architectures&#160;Software Developerâ€™s Manual,&#160;Volume&#160;3A.</i></p>
<p style="position:absolute;top:340px;left:68px;white-space:nowrap" class="ft02">â€¢</p>
<p style="position:absolute;top:340px;left:93px;white-space:nowrap" class="ft06"><b>Memory&#160;management&#160;registers</b>&#160;â€” The&#160;GDTR, IDTR,&#160;task&#160;register, and LDTR specify the&#160;locations&#160;of data&#160;<br/>structures used in&#160;protected mode&#160;memory&#160;management.&#160;See&#160;<a href="şÿ">Chapter 2,&#160;â€œSystem&#160;Architecture&#160;Overview,â€</a>&#160;in&#160;<br/>the&#160;<i>IntelÂ® 64&#160;and&#160;IA-32 Architectures Software&#160;Developerâ€™s&#160;Manual,&#160;Volume 3A</i>.</p>
<p style="position:absolute;top:395px;left:68px;white-space:nowrap" class="ft02">â€¢</p>
<p style="position:absolute;top:396px;left:93px;white-space:nowrap" class="ft06"><b>Debug registers</b>&#160;â€”&#160;The debug&#160;registers (DR0&#160;through&#160;DR7)&#160;control and allow monitoring&#160;of the&#160;processorâ€™s&#160;<br/>debugging operations. See&#160;in&#160;the&#160;<i>IntelÂ® 64&#160;and IA-32 Architectures Software Developerâ€™s Manual, Volume 3B.</i></p>
<p style="position:absolute;top:434px;left:68px;white-space:nowrap" class="ft02">â€¢</p>
<p style="position:absolute;top:435px;left:93px;white-space:nowrap" class="ft07"><b>Memory&#160;type&#160;range&#160;registers (MTRRs)</b>&#160;â€” The&#160;MTRRs are&#160;used&#160;to assign memory&#160;types&#160;to regions of&#160;<br/>memory. See&#160;the sections&#160;on MTRRs in&#160;the&#160;<i>IntelÂ® 64&#160;and&#160;IA-32&#160;Architectures Software&#160;Developerâ€™s&#160;Manual,&#160;<br/>Volumes 3A&#160;&amp;&#160;3B</i>.</p>
<p style="position:absolute;top:490px;left:68px;white-space:nowrap" class="ft02">â€¢</p>
<p style="position:absolute;top:490px;left:93px;white-space:nowrap" class="ft07"><b>Machine specific registers (MSRs)</b>&#160;â€” The processor provides a variety of machine specific registers&#160;that are&#160;<br/>used to&#160;control&#160;and report on processor performance.&#160;Virtually all&#160;MSRs&#160;handle&#160;system related functions and&#160;<br/>are&#160;not accessible&#160;to an application&#160;program. One&#160;exception&#160;to&#160;this rule&#160;is the&#160;time-stamp&#160;counter. The MSRs&#160;<br/>are&#160;described<a href="şÿ">&#160;in Chapter&#160;35,&#160;â€œModel-Specific&#160;Registers&#160;(MSRs),â€&#160;of the&#160;</a><i>IntelÂ® 64&#160;and&#160;IA-32&#160;Architectures&#160;<br/>Software Developerâ€™s Manual, Volume&#160;3C.</i></p>
<p style="position:absolute;top:578px;left:68px;white-space:nowrap" class="ft02">â€¢</p>
<p style="position:absolute;top:579px;left:93px;white-space:nowrap" class="ft06"><b>Machine&#160;check&#160;registers</b>&#160;â€”&#160;The&#160;machine&#160;check registers&#160;consist of a&#160;set of control, status, and&#160;error-<br/>reporting MSRs&#160;that&#160;are&#160;used&#160;to detect and report on&#160;hardware (machine) errors.&#160;Se<a href="şÿ">e Chapter 15,&#160;â€œMachine-<br/>Check Architecture,â€</a>&#160;of the&#160;<i>IntelÂ®&#160;64&#160;and IA-32&#160;Architectures&#160;Software Developerâ€™s Manual, Volume 3A.</i></p>
<p style="position:absolute;top:634px;left:68px;white-space:nowrap" class="ft02">â€¢</p>
<p style="position:absolute;top:634px;left:93px;white-space:nowrap" class="ft07"><b>Performance&#160;monitoring&#160;counters</b>&#160;â€”&#160;The performance&#160;monitoring counters allow&#160;processor performance&#160;<br/>events&#160;to be monitored. See&#160;<a href="şÿ">Chapter&#160;18,&#160;â€œPerformance&#160;Monitoring,â€&#160;</a>in&#160;the&#160;<a href="şÿ"><i>IntelÂ® 64 and IA-32 Architectures&#160;<br/>Software Developerâ€™s Manual, Volume&#160;3B.</i></a></p>
<p style="position:absolute;top:691px;left:68px;white-space:nowrap" class="ft06">The remainder of this&#160;chapter&#160;describes the&#160;organization&#160;of&#160;memory and the&#160;address space,&#160;the basic program&#160;<br/>execution registers, and addressing&#160;modes.&#160;Refer to&#160;the&#160;following chapters&#160;in this&#160;volume for descriptions&#160;of&#160;the&#160;<br/>other program execution&#160;resources&#160;shown in&#160;<a href="o_7281d5ea06a5b67a-63.html">Figure&#160;3-1</a>:</p>
<p style="position:absolute;top:746px;left:68px;white-space:nowrap" class="ft02">â€¢</p>
<p style="position:absolute;top:747px;left:93px;white-space:nowrap" class="ft03"><b>x87 FPU&#160;registers</b>&#160;â€” Se<a href="o_7281d5ea06a5b67a-191.html">e&#160;Chapter 8,&#160;â€œProgramming with the&#160;x87 FPU.â€</a></p>
<p style="position:absolute;top:769px;left:68px;white-space:nowrap" class="ft02">â€¢</p>
<p style="position:absolute;top:769px;left:93px;white-space:nowrap" class="ft03"><b>MMX Registers&#160;</b>â€”&#160;<a href="o_7281d5ea06a5b67a-225.html">See Chapter 9,&#160;â€œProgramming with IntelÂ®&#160;MMXâ„¢&#160;Technology.â€</a></p>
<p style="position:absolute;top:791px;left:68px;white-space:nowrap" class="ft02">â€¢</p>
<p style="position:absolute;top:792px;left:93px;white-space:nowrap" class="ft06"><b>XMM registers</b>&#160;â€” S<a href="o_7281d5ea06a5b67a-237.html">ee Chapter 10,&#160;â€œProgramming&#160;with&#160;IntelÂ® Streaming SIMD Extensions&#160;(IntelÂ®&#160;SSE),â€&#160;<br/></a><a href="o_7281d5ea06a5b67a-255.html">Chapter 11,&#160;â€œProgramming with IntelÂ®&#160;Streaming&#160;SIMD&#160;Extensions 2 (IntelÂ®&#160;SSE2),â€ and&#160;</a><a href="o_7281d5ea06a5b67a-281.html">Chapter 12,&#160;<br/>â€œProgramming&#160;with&#160;IntelÂ® SSE3, SSSE3, IntelÂ® SSE4&#160;and IntelÂ®&#160;AESNI.â€</a></p>
<p style="position:absolute;top:847px;left:68px;white-space:nowrap" class="ft02">â€¢</p>
<p style="position:absolute;top:847px;left:93px;white-space:nowrap" class="ft03"><b>YMM registers</b>&#160;â€” See&#160;<a href="şÿ">Chapter 14,&#160;â€œProgramming with AVX,&#160;FMA&#160;and AVX2â€.&#160;</a></p>
<p style="position:absolute;top:869px;left:68px;white-space:nowrap" class="ft02">â€¢</p>
<p style="position:absolute;top:870px;left:93px;white-space:nowrap" class="ft06"><b>BND&#160;registers, BNDCFGU, BNDSTATUS&#160;</b><a href="şÿ">â€” See Chapter&#160;13, â€œManaging State Using&#160;the XSAVE&#160;Feature Set,â€&#160;<br/>and Chapter&#160;17, â€œIntelÂ®&#160;MPXâ€.&#160;</a></p>
<p style="position:absolute;top:908px;left:68px;white-space:nowrap" class="ft02">â€¢</p>
<p style="position:absolute;top:909px;left:93px;white-space:nowrap" class="ft03"><b>Stack&#160;implementation and procedure&#160;calls</b>&#160;<a href="o_7281d5ea06a5b67a-145.html">â€” See Chapter&#160;6, â€œProcedure&#160;Calls, Interrupts, and Exceptions.â€</a></p>
</div>
</body>
</html>
