Reading OpenROAD database at '/root/eda/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_11_13_20/26-openroad-resizertimingpostgrt/TOP_digital.odb'…
Reading library file at '/root/eda/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_11_13_20/tmp/40dd398c63e4456b889de2dc3641b1ec.lib'…
Reading design constraints file at '/nix/store/ixkawr2rm870iw9p31jr6cicdswgpcx8-python3-3.10.9-env/lib/python3.10/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0337] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[WARNING STA-0337] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0559] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   TOP_digital
Die area:                 ( 0 0 ) ( 750000 750000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     8634
Number of terminals:      442
Number of snets:          2
Number of nets:           685

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 93.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 40573.
[INFO DRT-0033] mcon shape region query size = 22704.
[INFO DRT-0033] met1 shape region query size = 19226.
[INFO DRT-0033] via shape region query size = 6700.
[INFO DRT-0033] met2 shape region query size = 4247.
[INFO DRT-0033] via2 shape region query size = 5360.
[INFO DRT-0033] met3 shape region query size = 4235.
[INFO DRT-0033] via3 shape region query size = 5360.
[INFO DRT-0033] met4 shape region query size = 1360.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0078]   Complete 299 pins.
[INFO DRT-0081]   Complete 87 unique inst patterns.
[INFO DRT-0084]   Complete 434 groups.
#scanned instances     = 8634
#unique  instances     = 93
#stdCellGenAp          = 2230
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1728
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 754
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:00, memory = 135.30 (MB), peak = 135.30 (MB)

Number of guides:     2133

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 108 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 108 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 719.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 565.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 319.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 38.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1038 vertical wires in 3 frboxes and 603 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 57 vertical wires in 3 frboxes and 136 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 144.12 (MB), peak = 150.80 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 144.12 (MB), peak = 150.80 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 185.89 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 220.46 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:00, memory = 230.21 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:00, memory = 235.89 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:01, memory = 238.93 (MB).
    Completing 60% with 56 violations.
    elapsed time = 00:00:01, memory = 240.22 (MB).
    Completing 70% with 56 violations.
    elapsed time = 00:00:01, memory = 242.28 (MB).
    Completing 80% with 67 violations.
    elapsed time = 00:00:01, memory = 249.50 (MB).
    Completing 90% with 67 violations.
    elapsed time = 00:00:01, memory = 249.50 (MB).
    Completing 100% with 106 violations.
    elapsed time = 00:00:02, memory = 254.91 (MB).
[INFO DRT-0199]   Number of violations = 154.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        1     35      2      3
Recheck              0     31     17      0
Short                0     64      1      0
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:02, memory = 593.93 (MB), peak = 605.84 (MB)
Total wire length = 28313 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13769 um.
Total wire length on LAYER met2 = 14036 um.
Total wire length on LAYER met3 = 507 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1803.
Up-via summary (total 1803):.

-----------------------
 FR_MASTERSLICE       0
            li1     908
           met1     855
           met2      40
           met3       0
           met4       0
-----------------------
                   1803


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 154 violations.
    elapsed time = 00:00:00, memory = 593.93 (MB).
    Completing 20% with 154 violations.
    elapsed time = 00:00:00, memory = 594.70 (MB).
    Completing 30% with 135 violations.
    elapsed time = 00:00:00, memory = 594.70 (MB).
    Completing 40% with 135 violations.
    elapsed time = 00:00:00, memory = 594.70 (MB).
    Completing 50% with 135 violations.
    elapsed time = 00:00:01, memory = 607.36 (MB).
    Completing 60% with 27 violations.
    elapsed time = 00:00:01, memory = 607.62 (MB).
    Completing 70% with 27 violations.
    elapsed time = 00:00:01, memory = 607.62 (MB).
    Completing 80% with 26 violations.
    elapsed time = 00:00:02, memory = 608.91 (MB).
    Completing 90% with 26 violations.
    elapsed time = 00:00:02, memory = 609.17 (MB).
    Completing 100% with 23 violations.
    elapsed time = 00:00:02, memory = 609.17 (MB).
[INFO DRT-0199]   Number of violations = 23.
Viol/Layer        met1
Metal Spacing        3
Short               20
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:02, memory = 624.18 (MB), peak = 624.18 (MB)
Total wire length = 28220 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13748 um.
Total wire length on LAYER met2 = 13970 um.
Total wire length on LAYER met3 = 501 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1813.
Up-via summary (total 1813):.

-----------------------
 FR_MASTERSLICE       0
            li1     908
           met1     865
           met2      40
           met3       0
           met4       0
-----------------------
                   1813


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 23 violations.
    elapsed time = 00:00:00, memory = 624.18 (MB).
    Completing 20% with 23 violations.
    elapsed time = 00:00:00, memory = 624.18 (MB).
    Completing 30% with 32 violations.
    elapsed time = 00:00:00, memory = 626.50 (MB).
    Completing 40% with 32 violations.
    elapsed time = 00:00:00, memory = 626.50 (MB).
    Completing 50% with 32 violations.
    elapsed time = 00:00:00, memory = 626.50 (MB).
    Completing 60% with 33 violations.
    elapsed time = 00:00:01, memory = 632.94 (MB).
    Completing 70% with 33 violations.
    elapsed time = 00:00:01, memory = 632.94 (MB).
    Completing 80% with 32 violations.
    elapsed time = 00:00:01, memory = 632.94 (MB).
    Completing 90% with 32 violations.
    elapsed time = 00:00:01, memory = 632.94 (MB).
    Completing 100% with 21 violations.
    elapsed time = 00:00:01, memory = 632.94 (MB).
[INFO DRT-0199]   Number of violations = 21.
Viol/Layer        met1   met2
Metal Spacing        1      0
Short               17      3
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:01, memory = 632.94 (MB), peak = 632.94 (MB)
Total wire length = 28209 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13686 um.
Total wire length on LAYER met2 = 14025 um.
Total wire length on LAYER met3 = 497 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1815.
Up-via summary (total 1815):.

-----------------------
 FR_MASTERSLICE       0
            li1     908
           met1     867
           met2      40
           met3       0
           met4       0
-----------------------
                   1815


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 21 violations.
    elapsed time = 00:00:00, memory = 632.94 (MB).
    Completing 20% with 21 violations.
    elapsed time = 00:00:00, memory = 632.94 (MB).
    Completing 30% with 21 violations.
    elapsed time = 00:00:00, memory = 632.94 (MB).
    Completing 40% with 21 violations.
    elapsed time = 00:00:00, memory = 632.94 (MB).
    Completing 50% with 21 violations.
    elapsed time = 00:00:01, memory = 632.94 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:01, memory = 632.94 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:01, memory = 632.94 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:01, memory = 632.94 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:01, memory = 632.94 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:05, memory = 635.00 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer        met1
Metal Spacing        3
Short               11
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:05, memory = 635.00 (MB), peak = 635.00 (MB)
Total wire length = 28203 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13673 um.
Total wire length on LAYER met2 = 14022 um.
Total wire length on LAYER met3 = 507 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1820.
Up-via summary (total 1820):.

-----------------------
 FR_MASTERSLICE       0
            li1     908
           met1     870
           met2      42
           met3       0
           met4       0
-----------------------
                   1820


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 635.00 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 635.00 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 635.00 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 635.00 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:03, memory = 635.00 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:03, memory = 635.00 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:03, memory = 635.00 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:03, memory = 635.00 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:03, memory = 635.00 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:03, memory = 635.00 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:03, memory = 635.00 (MB), peak = 635.00 (MB)
Total wire length = 28208 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13664 um.
Total wire length on LAYER met2 = 14025 um.
Total wire length on LAYER met3 = 518 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1831.
Up-via summary (total 1831):.

-----------------------
 FR_MASTERSLICE       0
            li1     908
           met1     877
           met2      46
           met3       0
           met4       0
-----------------------
                   1831


[INFO DRT-0198] Complete detail routing.
Total wire length = 28208 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13664 um.
Total wire length on LAYER met2 = 14025 um.
Total wire length on LAYER met3 = 518 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1831.
Up-via summary (total 1831):.

-----------------------
 FR_MASTERSLICE       0
            li1     908
           met1     877
           met2      46
           met3       0
           met4       0
-----------------------
                   1831


[INFO DRT-0267] cpu time = 00:00:58, elapsed time = 00:00:15, memory = 635.00 (MB), peak = 635.00 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/root/eda/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_11_13_20/28-openroad-detailedrouting/TOP_digital.odb'…
Writing netlist to '/root/eda/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_11_13_20/28-openroad-detailedrouting/TOP_digital.nl.v'…
Writing powered netlist to '/root/eda/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_11_13_20/28-openroad-detailedrouting/TOP_digital.pnl.v'…
Writing layout to '/root/eda/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_11_13_20/28-openroad-detailedrouting/TOP_digital.def'…
