To implement a single port synchronous ROM (16x8bit) in Verilog.
