0.6
2019.2
Nov  6 2019
21:57:16
D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sim_1/new/cpu_one_circle_tb.v,1588912583,verilog,,,,cpu_one_circle_tb,,,,,,,,
D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sim_1/new/dbu_tb.v,1588934394,verilog,,,,dbu_tb,,,,,,,,
D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/new/ALU.v,1588933613,verilog,,D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/control_unit.v,,ALU,,,,,,,,
D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/new/edge_taker.v,1588574143,verilog,,D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/nixietube.v,,edge_taker,,,,,,,,
D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_instruction_memory_256x32/sim/dist_instruction_memory_256x32.v,1588915971,verilog,,D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/new/ALU.v,,dist_instruction_memory_256x32,,,,,,,,
D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_memory_256x32/sim/dist_memory_256x32.v,1588903896,verilog,,D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_instruction_memory_256x32/sim/dist_instruction_memory_256x32.v,,dist_memory_256x32,,,,,,,,
D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/control_unit.v,1588933825,verilog,,D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/cpu_one_circle.v,,control_unit,,,,,,,,
D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/cpu_one_circle.v,1588934304,verilog,,D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/dbu.v,,cpu_one_circle,,,,,,,,
D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/dbu.v,1588928027,verilog,,D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/imports/new/edge_taker.v,,dbu,,,,,,,,
D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/nixietube.v,1588922107,verilog,,D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/register_file.v,,nixietube,,,,,,,,
D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/register_file.v,1588908942,verilog,,D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sim_1/new/dbu_tb.v,,register_file,,,,,,,,
