============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.13-s033_1
  Generated on:           Sep 08 2019  08:46:42 pm
  Module:                 mtm_Alu
    Operating conditions: worst 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7933 ps) Setup Check with Pin u_mtm_Alu_deserializer/err_flags_reg[0]/CLK->D
           View: WC_av
          Group: _clk
     Startpoint: (R) sin
          Clock: (R) _clk
       Endpoint: (R) u_mtm_Alu_deserializer/err_flags_reg[0]/D
          Clock: (R) _clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     218                  
       Uncertainty:-     300                  
     Required Time:=   19482                  
      Launch Clock:-       0                  
       Input Delay:-   10000                  
         Data Path:-    1549                  
             Slack:=    7933                  

#---------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags     Arc     Edge    Cell      Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  sin                                       -       -         R     (arrival)        6 64.6   200     0   10000 
  u_mtm_Alu_deserializer/g2737/AUS          -       EIN->AUS  F     UCL_INV2         2 22.6   156   125   10125 
  u_mtm_Alu_deserializer/g2683/AUS          -       EIN2->AUS R     UCL_NOR3         1 14.0   495   210   10335 
  u_mtm_Alu_deserializer/g2495/AUS          -       EIN2->AUS F     UCL_NOR3         1 12.2   361   186   10522 
  u_mtm_Alu_deserializer/g2488/AUS          -       EIN2->AUS R     UCL_OAI21        2 23.0   598   277   10799 
  u_mtm_Alu_deserializer/g2483/AUS          -       EIN0->AUS R     UCL_AND2         6 61.3   576   497   11296 
  u_mtm_Alu_deserializer/g2477/AUS          -       EIN1->AUS R     UCL_AON2B_2      1 13.2   282   253   11549 
  u_mtm_Alu_deserializer/err_flags_reg[0]/D <<<     -         R     UCL_DFF_RES      1    -     -     0   11549 
#---------------------------------------------------------------------------------------------------------------

