\hypertarget{sct__18xx__43xx_8c}{}\section{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/src/sct\+\_\+18xx\+\_\+43xx.c File Reference}
\label{sct__18xx__43xx_8c}\index{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/src/sct\+\_\+18xx\+\_\+43xx.\+c@{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/src/sct\+\_\+18xx\+\_\+43xx.\+c}}
{\ttfamily \#include \char`\"{}chip.\+h\char`\"{}}\newline
Include dependency graph for sct\+\_\+18xx\+\_\+43xx.\+c\+:
% FIG 0
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___s_c_t__18_x_x__43_x_x_ga5252a235f465943fb91cdf66e4dac3cf}{Chip\+\_\+\+S\+C\+T\+\_\+\+Init} (\hyperlink{struct_l_p_c___s_c_t___t}{L\+P\+C\+\_\+\+S\+C\+T\+\_\+T} $\ast$p\+S\+CT)
\begin{DoxyCompactList}\small\item\em Initializes the State Configurable Timer. \end{DoxyCompactList}\item 
void \hyperlink{group___s_c_t__18_x_x__43_x_x_ga897eccef4d23cde49d31e43d48715b1e}{Chip\+\_\+\+S\+C\+T\+\_\+\+De\+Init} (\hyperlink{struct_l_p_c___s_c_t___t}{L\+P\+C\+\_\+\+S\+C\+T\+\_\+T} $\ast$p\+S\+CT)
\begin{DoxyCompactList}\small\item\em Deinitializes the State Configurable Timer. \end{DoxyCompactList}\item 
void \hyperlink{group___s_c_t__18_x_x__43_x_x_ga116504a56b8154a596b701496fd08ef3}{Chip\+\_\+\+S\+C\+T\+\_\+\+Set\+Clr\+Control} (\hyperlink{struct_l_p_c___s_c_t___t}{L\+P\+C\+\_\+\+S\+C\+T\+\_\+T} $\ast$p\+S\+CT, uint32\+\_\+t value, \hyperlink{group___l_p_c___types___public___types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} ena)
\begin{DoxyCompactList}\small\item\em Set or Clear the Control register. \end{DoxyCompactList}\item 
void \hyperlink{group___s_c_t__18_x_x__43_x_x_ga7b35d2d5a1f5c007abdcd96fb6e8dfe6}{Chip\+\_\+\+S\+C\+T\+\_\+\+Set\+Conflict\+Resolution} (\hyperlink{struct_l_p_c___s_c_t___t}{L\+P\+C\+\_\+\+S\+C\+T\+\_\+T} $\ast$p\+S\+CT, uint8\+\_\+t outnum, uint8\+\_\+t value)
\begin{DoxyCompactList}\small\item\em Set the conflict resolution. \end{DoxyCompactList}\end{DoxyCompactItemize}
