vsim -gui work.rfsoc_pl_ctrl_tb
# vsim -gui work.rfsoc_pl_ctrl_tb 
# Start time: 14:45:45 on Oct 03,2020
# Loading sv_std.std
# Loading work.rfsoc_config
# Loading work.rfsoc_pl_ctrl_tb_sv_unit
# Loading work.rfsoc_pl_ctrl_tb
# Loading work.rfsoc_pl_ctrl_sv_unit
# Loading work.rfsoc_pl_ctrl
# Loading work.fifo_wrappers_sv_unit
# Loading work.gpio_fifo
# Loading work.aFifo
# Loading work.GrayCounter
# Loading work.channel_selector_sv_unit
# Loading work.channel_selector
# Loading work.shift_register
# Loading work.axis_ps_to_pl_sv_unit
# Loading work.axis_ps_to_pl
# Loading work.axis_async_fifo
# Loading work.axis_selector
# Loading work.dac_driver_sv_unit
# Loading work.dac_driver
# Loading work.dac_ctrl_sv_unit
# Loading work.dac_ctrl
# Loading work.axis_sync_fifo
# Loading work.FIFO_memory
# Loading work.axis_mux_sv_unit
# Loading work.axis_mux
add wave -position insertpoint  \
{sim:/rfsoc_pl_ctrl_tb/dut/genblk1[1]/genblk1/real_channel_ctrl/clk} \
{sim:/rfsoc_pl_ctrl_tb/dut/genblk1[1]/genblk1/real_channel_ctrl/rst} \
{sim:/rfsoc_pl_ctrl_tb/dut/genblk1[1]/genblk1/real_channel_ctrl/gpio_ctrl} \
{sim:/rfsoc_pl_ctrl_tb/dut/genblk1[1]/genblk1/real_channel_ctrl/m_axis_tdata} \
{sim:/rfsoc_pl_ctrl_tb/dut/genblk1[1]/genblk1/real_channel_ctrl/m_axis_tvalid} \
{sim:/rfsoc_pl_ctrl_tb/dut/genblk1[1]/genblk1/real_channel_ctrl/m_axis_tready} \
{sim:/rfsoc_pl_ctrl_tb/dut/genblk1[1]/genblk1/real_channel_ctrl/s_axis_tdata} \
{sim:/rfsoc_pl_ctrl_tb/dut/genblk1[1]/genblk1/real_channel_ctrl/s_axis_tvalid} \
{sim:/rfsoc_pl_ctrl_tb/dut/genblk1[1]/genblk1/real_channel_ctrl/s_axis_tready} \
{sim:/rfsoc_pl_ctrl_tb/dut/genblk1[1]/genblk1/real_channel_ctrl/trigger_in} \
{sim:/rfsoc_pl_ctrl_tb/dut/genblk1[1]/genblk1/real_channel_ctrl/select_in}
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv line 212
# Compile of axis_selector.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.axis_selector
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv line 212
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv line 212
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv line 212
add wave -position insertpoint  \
sim:/rfsoc_pl_ctrl_tb/dut/m0_axis_tdata \
sim:/rfsoc_pl_ctrl_tb/dut/m1_axis_tdata \
sim:/rfsoc_pl_ctrl_tb/dut/m2_axis_tdata \
sim:/rfsoc_pl_ctrl_tb/dut/m3_axis_tdata \
sim:/rfsoc_pl_ctrl_tb/dut/m4_axis_tdata \
sim:/rfsoc_pl_ctrl_tb/dut/m5_axis_tdata \
sim:/rfsoc_pl_ctrl_tb/dut/m6_axis_tdata \
sim:/rfsoc_pl_ctrl_tb/dut/m7_axis_tdata \
sim:/rfsoc_pl_ctrl_tb/dut/m8_axis_tdata \
sim:/rfsoc_pl_ctrl_tb/dut/m9_axis_tdata \
sim:/rfsoc_pl_ctrl_tb/dut/m10_axis_tdata \
sim:/rfsoc_pl_ctrl_tb/dut/m11_axis_tdata \
sim:/rfsoc_pl_ctrl_tb/dut/m12_axis_tdata \
sim:/rfsoc_pl_ctrl_tb/dut/m13_axis_tdata \
sim:/rfsoc_pl_ctrl_tb/dut/m14_axis_tdata \
sim:/rfsoc_pl_ctrl_tb/dut/m15_axis_tdata
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv line 246
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv line 246
# Compile of rfsoc_pl_ctrl_tb.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rfsoc_pl_ctrl_tb_sv_unit
# Loading work.rfsoc_pl_ctrl_tb
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv line 246
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv line 246
run -all
# Break in Module rfsoc_pl_ctrl_tb at D:/repos/RFSoC_Controller_V2/verilog_source/rfsoc_pl_ctrl_tb.sv line 246
