1:27:40 PM
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 24 13:46:54 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v" (library work)
@E: CG426 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":15:6:15:8|Assignment target out must be of type reg or genvar
@E: CG426 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":20:8:20:10|Assignment target out must be of type reg or genvar
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 24 13:46:54 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 24 13:46:54 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 24 13:48:31 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v" (library work)
Verilog syntax check successful!
Selecting top level module OneSecondPeriodPulse
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":2:7:2:26|Synthesizing module OneSecondPeriodPulse in library work.

@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":12:0:12:5|Register bit count[23] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":12:0:12:5|Register bit count[24] is always 0.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":12:0:12:5|Pruning register bits 24 to 23 of count[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 24 13:48:31 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":2:7:2:26|Selected library: work cell: OneSecondPeriodPulse view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":2:7:2:26|Selected library: work cell: OneSecondPeriodPulse view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 24 13:48:32 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 24 13:48:32 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":2:7:2:26|Selected library: work cell: OneSecondPeriodPulse view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":2:7:2:26|Selected library: work cell: OneSecondPeriodPulse view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 24 13:48:33 2020

###########################################################]
Pre-mapping Report

# Sat Oct 24 13:48:33 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist OneSecondPeriodPulse

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                        Requested     Requested     Clock        Clock                     Clock
Clock                        Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------
OneSecondPeriodPulse|clk     233.1 MHz     4.290         inferred     Autoconstr_clkgroup_0     24   
=====================================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Found inferred clock OneSecondPeriodPulse|clk which controls 24 sequential elements including count[22:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 24 13:48:33 2020

###########################################################]
Map & Optimize Report

# Sat Oct 24 13:48:33 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  35 /        24
   2		0h:00m:00s		    -2.28ns		  35 /        24
@N: FX271 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Replicating instance count[18] (in view: work.OneSecondPeriodPulse(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   3		0h:00m:00s		    -2.28ns		  44 /        25
   4		0h:00m:00s		    -1.63ns		  45 /        25
   5		0h:00m:00s		    -1.63ns		  45 /        25


   6		0h:00m:00s		    -1.63ns		  45 /        25
@N: FX1016 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":4:6:4:8|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net out_1_sqmuxa_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               25         count[0]       
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock OneSecondPeriodPulse|clk with period 9.05ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 24 13:48:34 2020
#


Top view:               OneSecondPeriodPulse
Requested Frequency:    110.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.598

                             Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock               Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------------
OneSecondPeriodPulse|clk     110.5 MHz     93.9 MHz      9.053         10.651        -1.598     inferred     Autoconstr_clkgroup_0
==================================================================================================================================





Clock Relationships
*******************

Clocks                                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------
Starting                  Ending                    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------
OneSecondPeriodPulse|clk  OneSecondPeriodPulse|clk  |  9.053       -1.598  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: OneSecondPeriodPulse|clk
====================================



Starting Points with Worst Slack
********************************

              Starting                                                        Arrival           
Instance      Reference                    Type         Pin     Net           Time        Slack 
              Clock                                                                             
------------------------------------------------------------------------------------------------
count[13]     OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[13]     0.796       -1.598
count[4]      OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[4]      0.796       -1.525
count[14]     OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[14]     0.796       -1.525
count[1]      OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[1]      0.796       -1.494
count[15]     OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[15]     0.796       -1.494
count[5]      OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[5]      0.796       -1.484
count[2]      OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[2]      0.796       -1.442
count[6]      OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[6]      0.796       -1.442
count[0]      OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[0]      0.796       -1.401
count[3]      OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[3]      0.796       -1.401
================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                               Required           
Instance      Reference                    Type         Pin     Net                  Time         Slack 
              Clock                                                                                     
--------------------------------------------------------------------------------------------------------
out           OneSecondPeriodPulse|clk     SB_DFF       D       out_1                8.898        -1.598
count[22]     OneSecondPeriodPulse|clk     SB_DFFSR     D       count_RNO[22]        8.898        0.530 
count[21]     OneSecondPeriodPulse|clk     SB_DFFSR     D       count_RNO[21]        8.898        0.731 
count[20]     OneSecondPeriodPulse|clk     SB_DFFSR     D       count_RNO[20]        8.898        0.930 
count[0]      OneSecondPeriodPulse|clk     SB_DFFSR     R       out_1_sqmuxa_i_g     8.898        1.053 
count[1]      OneSecondPeriodPulse|clk     SB_DFFSR     R       out_1_sqmuxa_i_g     8.898        1.053 
count[2]      OneSecondPeriodPulse|clk     SB_DFFSR     R       out_1_sqmuxa_i_g     8.898        1.053 
count[3]      OneSecondPeriodPulse|clk     SB_DFFSR     R       out_1_sqmuxa_i_g     8.898        1.053 
count[4]      OneSecondPeriodPulse|clk     SB_DFFSR     R       out_1_sqmuxa_i_g     8.898        1.053 
count[5]      OneSecondPeriodPulse|clk     SB_DFFSR     R       out_1_sqmuxa_i_g     8.898        1.053 
========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.053
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.898

    - Propagation time:                      10.496
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.598

    Number of logic level(s):                4
    Starting point:                          count[13] / Q
    Ending point:                            out / D
    The start point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C
    The end   point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
count[13]              SB_DFFSR     Q        Out     0.796     0.796       -         
count[13]              Net          -        -       1.599     -           6         
count_RNIQQIG1[13]     SB_LUT4      I0       In      -         2.395       -         
count_RNIQQIG1[13]     SB_LUT4      O        Out     0.661     3.056       -         
out5lto16_2            Net          -        -       1.371     -           3         
out_RNO_2              SB_LUT4      I0       In      -         4.427       -         
out_RNO_2              SB_LUT4      O        Out     0.661     5.089       -         
out_RNO_2              Net          -        -       1.371     -           1         
out_RNO_0              SB_LUT4      I0       In      -         6.460       -         
out_RNO_0              SB_LUT4      O        Out     0.569     7.028       -         
out_r_1                Net          -        -       1.371     -           1         
out_RNO                SB_LUT4      I1       In      -         8.399       -         
out_RNO                SB_LUT4      O        Out     0.589     8.989       -         
out_1                  Net          -        -       1.507     -           1         
out                    SB_DFF       D        In      -         10.496      -         
=====================================================================================
Total path delay (propagation time + setup) of 10.651 is 3.432(32.2%) logic and 7.219(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.053
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.898

    - Propagation time:                      10.423
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.525

    Number of logic level(s):                4
    Starting point:                          count[4] / Q
    Ending point:                            out / D
    The start point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C
    The end   point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
count[4]             SB_DFFSR     Q        Out     0.796     0.796       -         
count[4]             Net          -        -       1.599     -           3         
count_RNIQ0A7[4]     SB_LUT4      I0       In      -         2.395       -         
count_RNIQ0A7[4]     SB_LUT4      O        Out     0.661     3.056       -         
out5lto22_a0_5       Net          -        -       1.371     -           2         
out_RNO_2            SB_LUT4      I1       In      -         4.427       -         
out_RNO_2            SB_LUT4      O        Out     0.589     5.017       -         
out_RNO_2            Net          -        -       1.371     -           1         
out_RNO_0            SB_LUT4      I0       In      -         6.388       -         
out_RNO_0            SB_LUT4      O        Out     0.569     6.956       -         
out_r_1              Net          -        -       1.371     -           1         
out_RNO              SB_LUT4      I1       In      -         8.327       -         
out_RNO              SB_LUT4      O        Out     0.589     8.916       -         
out_1                Net          -        -       1.507     -           1         
out                  SB_DFF       D        In      -         10.423      -         
===================================================================================
Total path delay (propagation time + setup) of 10.578 is 3.359(31.8%) logic and 7.219(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.053
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.898

    - Propagation time:                      10.423
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.525

    Number of logic level(s):                4
    Starting point:                          count[14] / Q
    Ending point:                            out / D
    The start point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C
    The end   point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
count[14]              SB_DFFSR     Q        Out     0.796     0.796       -         
count[14]              Net          -        -       1.599     -           6         
count_RNIQQIG1[13]     SB_LUT4      I1       In      -         2.395       -         
count_RNIQQIG1[13]     SB_LUT4      O        Out     0.589     2.984       -         
out5lto16_2            Net          -        -       1.371     -           3         
out_RNO_2              SB_LUT4      I0       In      -         4.355       -         
out_RNO_2              SB_LUT4      O        Out     0.661     5.017       -         
out_RNO_2              Net          -        -       1.371     -           1         
out_RNO_0              SB_LUT4      I0       In      -         6.388       -         
out_RNO_0              SB_LUT4      O        Out     0.569     6.956       -         
out_r_1                Net          -        -       1.371     -           1         
out_RNO                SB_LUT4      I1       In      -         8.327       -         
out_RNO                SB_LUT4      O        Out     0.589     8.916       -         
out_1                  Net          -        -       1.507     -           1         
out                    SB_DFF       D        In      -         10.423      -         
=====================================================================================
Total path delay (propagation time + setup) of 10.578 is 3.359(31.8%) logic and 7.219(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.053
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.898

    - Propagation time:                      10.392
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.494

    Number of logic level(s):                4
    Starting point:                          count[1] / Q
    Ending point:                            out / D
    The start point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C
    The end   point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
count[1]             SB_DFFSR     Q        Out     0.796     0.796       -         
count[1]             Net          -        -       1.599     -           3         
count_RNIIO97[1]     SB_LUT4      I0       In      -         2.395       -         
count_RNIIO97[1]     SB_LUT4      O        Out     0.661     3.056       -         
out5lto22_a0_6       Net          -        -       1.371     -           2         
out_RNO_2            SB_LUT4      I2       In      -         4.427       -         
out_RNO_2            SB_LUT4      O        Out     0.558     4.986       -         
out_RNO_2            Net          -        -       1.371     -           1         
out_RNO_0            SB_LUT4      I0       In      -         6.356       -         
out_RNO_0            SB_LUT4      O        Out     0.569     6.925       -         
out_r_1              Net          -        -       1.371     -           1         
out_RNO              SB_LUT4      I1       In      -         8.296       -         
out_RNO              SB_LUT4      O        Out     0.589     8.885       -         
out_1                Net          -        -       1.507     -           1         
out                  SB_DFF       D        In      -         10.392      -         
===================================================================================
Total path delay (propagation time + setup) of 10.547 is 3.328(31.6%) logic and 7.219(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.053
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.898

    - Propagation time:                      10.392
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.494

    Number of logic level(s):                4
    Starting point:                          count[15] / Q
    Ending point:                            out / D
    The start point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C
    The end   point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
count[15]              SB_DFFSR     Q        Out     0.796     0.796       -         
count[15]              Net          -        -       1.599     -           6         
count_RNIQQIG1[13]     SB_LUT4      I2       In      -         2.395       -         
count_RNIQQIG1[13]     SB_LUT4      O        Out     0.558     2.953       -         
out5lto16_2            Net          -        -       1.371     -           3         
out_RNO_2              SB_LUT4      I0       In      -         4.324       -         
out_RNO_2              SB_LUT4      O        Out     0.661     4.986       -         
out_RNO_2              Net          -        -       1.371     -           1         
out_RNO_0              SB_LUT4      I0       In      -         6.356       -         
out_RNO_0              SB_LUT4      O        Out     0.569     6.925       -         
out_r_1                Net          -        -       1.371     -           1         
out_RNO                SB_LUT4      I1       In      -         8.296       -         
out_RNO                SB_LUT4      O        Out     0.589     8.885       -         
out_1                  Net          -        -       1.507     -           1         
out                    SB_DFF       D        In      -         10.392      -         
=====================================================================================
Total path delay (propagation time + setup) of 10.547 is 3.328(31.6%) logic and 7.219(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for OneSecondPeriodPulse 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        21 uses
SB_DFF          1 use
SB_DFFSR        24 uses
SB_GB           1 use
SB_LUT4         45 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   25 (0%)
Total load per clock:
   OneSecondPeriodPulse|clk: 1

@S |Mapping Summary:
Total  LUTs: 45 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 45 = 45 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 24 13:48:34 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse...

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: OneSecondPeriodPulse

EDF Parser run-time: 4 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf ...
Warning: pin PIN_1 doesn't exists in the package CM81. ignoring the set_io command on line 39 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_2 doesn't exists in the package CM81. ignoring the set_io command on line 40 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_3 doesn't exists in the package CM81. ignoring the set_io command on line 41 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_4 doesn't exists in the package CM81. ignoring the set_io command on line 42 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_5 doesn't exists in the package CM81. ignoring the set_io command on line 43 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_6 doesn't exists in the package CM81. ignoring the set_io command on line 44 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_7 doesn't exists in the package CM81. ignoring the set_io command on line 45 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_8 doesn't exists in the package CM81. ignoring the set_io command on line 46 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_9 doesn't exists in the package CM81. ignoring the set_io command on line 47 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_10 doesn't exists in the package CM81. ignoring the set_io command on line 48 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_11 doesn't exists in the package CM81. ignoring the set_io command on line 49 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_12 doesn't exists in the package CM81. ignoring the set_io command on line 50 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_13 doesn't exists in the package CM81. ignoring the set_io command on line 51 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_14 doesn't exists in the package CM81. ignoring the set_io command on line 53 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_15 doesn't exists in the package CM81. ignoring the set_io command on line 54 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_16 doesn't exists in the package CM81. ignoring the set_io command on line 55 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_17 doesn't exists in the package CM81. ignoring the set_io command on line 56 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_18 doesn't exists in the package CM81. ignoring the set_io command on line 57 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_19 doesn't exists in the package CM81. ignoring the set_io command on line 58 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_20 doesn't exists in the package CM81. ignoring the set_io command on line 59 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_21 doesn't exists in the package CM81. ignoring the set_io command on line 60 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_22 doesn't exists in the package CM81. ignoring the set_io command on line 61 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_23 doesn't exists in the package CM81. ignoring the set_io command on line 62 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_24 doesn't exists in the package CM81. ignoring the set_io command on line 63 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_SS doesn't exists in the package CM81. ignoring the set_io command on line 65 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_SCK doesn't exists in the package CM81. ignoring the set_io command on line 66 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_IO0 doesn't exists in the package CM81. ignoring the set_io command on line 67 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_IO1 doesn't exists in the package CM81. ignoring the set_io command on line 68 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_IO2 doesn't exists in the package CM81. ignoring the set_io command on line 69 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_IO3 doesn't exists in the package CM81. ignoring the set_io command on line 70 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_25 doesn't exists in the package CM81. ignoring the set_io command on line 72 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_26 doesn't exists in the package CM81. ignoring the set_io command on line 73 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_27 doesn't exists in the package CM81. ignoring the set_io command on line 74 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_28 doesn't exists in the package CM81. ignoring the set_io command on line 75 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_29 doesn't exists in the package CM81. ignoring the set_io command on line 76 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_30 doesn't exists in the package CM81. ignoring the set_io command on line 77 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_31 doesn't exists in the package CM81. ignoring the set_io command on line 78 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin LED doesn't exists in the package CM81. ignoring the set_io command on line 80 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin USBP doesn't exists in the package CM81. ignoring the set_io command on line 82 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin USBN doesn't exists in the package CM81. ignoring the set_io command on line 83 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin USBPU doesn't exists in the package CM81. ignoring the set_io command on line 84 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin CLK doesn't exists in the package CM81. ignoring the set_io command on line 86 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse...

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: OneSecondPeriodPulse

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\OneSecondPeriodPulse_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\OneSecondPeriodPulse_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	2
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	47
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	6
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	21
        CARRY Only       	:	1
        LUT with CARRY   	:	1
    LogicCells                  :	48/7680
    PLBs                        :	7/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.8 (sec)

Final Design Statistics
    Number of LUTs      	:	47
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	48/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: OneSecondPeriodPulse|clk | Frequency: 131.77 MHz | Target: 110.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\OneSecondPeriodPulse_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\OneSecondPeriodPulse_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 80
used logic cells: 48
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
Unrecognizable name OneSecondPeriodPulse


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\OneSecondPeriodPulse_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\OneSecondPeriodPulse_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	2
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	47
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	6
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	21
        CARRY Only       	:	1
        LUT with CARRY   	:	1
    LogicCells                  :	48/7680
    PLBs                        :	7/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.5 (sec)

Final Design Statistics
    Number of LUTs      	:	47
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	48/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: OneSecondPeriodPulse|clk | Frequency: 131.77 MHz | Target: 110.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\OneSecondPeriodPulse_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\OneSecondPeriodPulse_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 80
used logic cells: 48
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\OneSecondPeriodPulse_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\OneSecondPeriodPulse_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 80
used logic cells: 48
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\OneSecondPeriodPulse_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\OneSecondPeriodPulse_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\OneSecondPeriodPulse_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\OneSecondPeriodPulse_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\OneSecondPeriodPulse_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\OneSecondPeriodPulse_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design OneSecondPeriodPulse
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 72 
I1212: Iteration  1 :    36 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design OneSecondPeriodPulse
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\OneSecondPeriodPulse_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\OneSecondPeriodPulse_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\OneSecondPeriodPulse_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\OneSecondPeriodPulse_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\OneSecondPeriodPulse_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\OneSecondPeriodPulse_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\OneSecondPeriodPulse_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\OneSecondPeriodPulse_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\OneSecondPeriodPulse_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\OneSecondPeriodPulse_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\OneSecondPeriodPulse_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\OneSecondPeriodPulse_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name OneSecondPeriodPulse


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\OneSecondPeriodPulse_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\OneSecondPeriodPulse_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\OneSecondPeriodPulse_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\OneSecondPeriodPulse_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design OneSecondPeriodPulse
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 72 
I1212: Iteration  1 :    36 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design OneSecondPeriodPulse
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\OneSecondPeriodPulse_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\OneSecondPeriodPulse_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\OneSecondPeriodPulse_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\OneSecondPeriodPulse_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\OneSecondPeriodPulse_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\OneSecondPeriodPulse_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\OneSecondPeriodPulse_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\OneSecondPeriodPulse_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\OneSecondPeriodPulse_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\OneSecondPeriodPulse_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\OneSecondPeriodPulse_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\OneSecondPeriodPulse_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf ...
Warning: pin PIN_1 doesn't exists in the package CM81. ignoring the set_io command on line 39 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_2 doesn't exists in the package CM81. ignoring the set_io command on line 40 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_3 doesn't exists in the package CM81. ignoring the set_io command on line 41 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_4 doesn't exists in the package CM81. ignoring the set_io command on line 42 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_5 doesn't exists in the package CM81. ignoring the set_io command on line 43 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_6 doesn't exists in the package CM81. ignoring the set_io command on line 44 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_7 doesn't exists in the package CM81. ignoring the set_io command on line 45 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_8 doesn't exists in the package CM81. ignoring the set_io command on line 46 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_9 doesn't exists in the package CM81. ignoring the set_io command on line 47 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_10 doesn't exists in the package CM81. ignoring the set_io command on line 48 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_11 doesn't exists in the package CM81. ignoring the set_io command on line 49 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_12 doesn't exists in the package CM81. ignoring the set_io command on line 50 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin out doesn't exists in the package CM81. ignoring the set_io command on line 51 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_14 doesn't exists in the package CM81. ignoring the set_io command on line 53 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_15 doesn't exists in the package CM81. ignoring the set_io command on line 54 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_16 doesn't exists in the package CM81. ignoring the set_io command on line 55 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_17 doesn't exists in the package CM81. ignoring the set_io command on line 56 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_18 doesn't exists in the package CM81. ignoring the set_io command on line 57 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_19 doesn't exists in the package CM81. ignoring the set_io command on line 58 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_20 doesn't exists in the package CM81. ignoring the set_io command on line 59 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_21 doesn't exists in the package CM81. ignoring the set_io command on line 60 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_22 doesn't exists in the package CM81. ignoring the set_io command on line 61 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_23 doesn't exists in the package CM81. ignoring the set_io command on line 62 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin rst doesn't exists in the package CM81. ignoring the set_io command on line 63 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_SS doesn't exists in the package CM81. ignoring the set_io command on line 65 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_SCK doesn't exists in the package CM81. ignoring the set_io command on line 66 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_IO0 doesn't exists in the package CM81. ignoring the set_io command on line 67 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_IO1 doesn't exists in the package CM81. ignoring the set_io command on line 68 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_IO2 doesn't exists in the package CM81. ignoring the set_io command on line 69 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_IO3 doesn't exists in the package CM81. ignoring the set_io command on line 70 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_25 doesn't exists in the package CM81. ignoring the set_io command on line 72 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_26 doesn't exists in the package CM81. ignoring the set_io command on line 73 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_27 doesn't exists in the package CM81. ignoring the set_io command on line 74 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_28 doesn't exists in the package CM81. ignoring the set_io command on line 75 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_29 doesn't exists in the package CM81. ignoring the set_io command on line 76 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_30 doesn't exists in the package CM81. ignoring the set_io command on line 77 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_31 doesn't exists in the package CM81. ignoring the set_io command on line 78 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin LED doesn't exists in the package CM81. ignoring the set_io command on line 80 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin USBP doesn't exists in the package CM81. ignoring the set_io command on line 82 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin USBN doesn't exists in the package CM81. ignoring the set_io command on line 83 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin USBPU doesn't exists in the package CM81. ignoring the set_io command on line 84 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin CLK doesn't exists in the package CM81. ignoring the set_io command on line 86 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse...

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: OneSecondPeriodPulse

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\OneSecondPeriodPulse_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\OneSecondPeriodPulse_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	2
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	47
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	6
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	21
        CARRY Only       	:	1
        LUT with CARRY   	:	1
    LogicCells                  :	48/7680
    PLBs                        :	7/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.4 (sec)

Final Design Statistics
    Number of LUTs      	:	47
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	48/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: OneSecondPeriodPulse|clk | Frequency: 131.77 MHz | Target: 110.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\OneSecondPeriodPulse_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\OneSecondPeriodPulse_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 80
used logic cells: 48
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\OneSecondPeriodPulse_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\OneSecondPeriodPulse_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 80
used logic cells: 48
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\OneSecondPeriodPulse_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\OneSecondPeriodPulse_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\OneSecondPeriodPulse_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\OneSecondPeriodPulse_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\OneSecondPeriodPulse_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\OneSecondPeriodPulse_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design OneSecondPeriodPulse
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 72 
I1212: Iteration  1 :    36 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design OneSecondPeriodPulse
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\OneSecondPeriodPulse_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\OneSecondPeriodPulse_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\OneSecondPeriodPulse_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\OneSecondPeriodPulse_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\OneSecondPeriodPulse_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\OneSecondPeriodPulse_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\OneSecondPeriodPulse_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\OneSecondPeriodPulse_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\OneSecondPeriodPulse_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\OneSecondPeriodPulse_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\OneSecondPeriodPulse_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\OneSecondPeriodPulse_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name OneSecondPeriodPulse
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 24 16:16:39 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module OneSecondPeriodPulse
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":2:7:2:26|Synthesizing module OneSecondPeriodPulse in library work.

@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":12:0:12:5|Register bit count[23] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":12:0:12:5|Register bit count[24] is always 0.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":12:0:12:5|Pruning register bits 24 to 23 of count[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 24 16:16:39 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":2:7:2:26|Selected library: work cell: OneSecondPeriodPulse view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":2:7:2:26|Selected library: work cell: OneSecondPeriodPulse view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 24 16:16:39 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 24 16:16:39 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":2:7:2:26|Selected library: work cell: OneSecondPeriodPulse view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":2:7:2:26|Selected library: work cell: OneSecondPeriodPulse view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 24 16:16:40 2020

###########################################################]
Pre-mapping Report

# Sat Oct 24 16:16:41 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist OneSecondPeriodPulse

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                        Requested     Requested     Clock        Clock                     Clock
Clock                        Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------
OneSecondPeriodPulse|clk     233.1 MHz     4.290         inferred     Autoconstr_clkgroup_0     24   
=====================================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Found inferred clock OneSecondPeriodPulse|clk which controls 24 sequential elements including count[22:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 24 16:16:41 2020

###########################################################]
Map & Optimize Report

# Sat Oct 24 16:16:41 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  35 /        24
   2		0h:00m:00s		    -2.28ns		  35 /        24
@N: FX271 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Replicating instance count[18] (in view: work.OneSecondPeriodPulse(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   3		0h:00m:00s		    -2.28ns		  44 /        25
   4		0h:00m:00s		    -1.63ns		  45 /        25
   5		0h:00m:00s		    -1.63ns		  45 /        25


   6		0h:00m:00s		    -1.63ns		  45 /        25
@N: FX1016 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":4:6:4:8|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net out_1_sqmuxa_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               25         count[0]       
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock OneSecondPeriodPulse|clk with period 9.05ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 24 16:16:42 2020
#


Top view:               OneSecondPeriodPulse
Requested Frequency:    110.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.598

                             Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock               Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------------
OneSecondPeriodPulse|clk     110.5 MHz     93.9 MHz      9.053         10.651        -1.598     inferred     Autoconstr_clkgroup_0
==================================================================================================================================





Clock Relationships
*******************

Clocks                                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------
Starting                  Ending                    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------
OneSecondPeriodPulse|clk  OneSecondPeriodPulse|clk  |  9.053       -1.598  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: OneSecondPeriodPulse|clk
====================================



Starting Points with Worst Slack
********************************

              Starting                                                        Arrival           
Instance      Reference                    Type         Pin     Net           Time        Slack 
              Clock                                                                             
------------------------------------------------------------------------------------------------
count[13]     OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[13]     0.796       -1.598
count[4]      OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[4]      0.796       -1.525
count[14]     OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[14]     0.796       -1.525
count[1]      OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[1]      0.796       -1.494
count[15]     OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[15]     0.796       -1.494
count[5]      OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[5]      0.796       -1.484
count[2]      OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[2]      0.796       -1.442
count[6]      OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[6]      0.796       -1.442
count[0]      OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[0]      0.796       -1.401
count[3]      OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[3]      0.796       -1.401
================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                               Required           
Instance      Reference                    Type         Pin     Net                  Time         Slack 
              Clock                                                                                     
--------------------------------------------------------------------------------------------------------
out           OneSecondPeriodPulse|clk     SB_DFF       D       out_1                8.898        -1.598
count[22]     OneSecondPeriodPulse|clk     SB_DFFSR     D       count_RNO[22]        8.898        0.530 
count[21]     OneSecondPeriodPulse|clk     SB_DFFSR     D       count_RNO[21]        8.898        0.731 
count[20]     OneSecondPeriodPulse|clk     SB_DFFSR     D       count_RNO[20]        8.898        0.930 
count[0]      OneSecondPeriodPulse|clk     SB_DFFSR     R       out_1_sqmuxa_i_g     8.898        1.053 
count[1]      OneSecondPeriodPulse|clk     SB_DFFSR     R       out_1_sqmuxa_i_g     8.898        1.053 
count[2]      OneSecondPeriodPulse|clk     SB_DFFSR     R       out_1_sqmuxa_i_g     8.898        1.053 
count[3]      OneSecondPeriodPulse|clk     SB_DFFSR     R       out_1_sqmuxa_i_g     8.898        1.053 
count[4]      OneSecondPeriodPulse|clk     SB_DFFSR     R       out_1_sqmuxa_i_g     8.898        1.053 
count[5]      OneSecondPeriodPulse|clk     SB_DFFSR     R       out_1_sqmuxa_i_g     8.898        1.053 
========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.053
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.898

    - Propagation time:                      10.496
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.598

    Number of logic level(s):                4
    Starting point:                          count[13] / Q
    Ending point:                            out / D
    The start point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C
    The end   point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
count[13]              SB_DFFSR     Q        Out     0.796     0.796       -         
count[13]              Net          -        -       1.599     -           6         
count_RNIQQIG1[13]     SB_LUT4      I0       In      -         2.395       -         
count_RNIQQIG1[13]     SB_LUT4      O        Out     0.661     3.056       -         
out5lto16_2            Net          -        -       1.371     -           3         
out_RNO_2              SB_LUT4      I0       In      -         4.427       -         
out_RNO_2              SB_LUT4      O        Out     0.661     5.089       -         
out_RNO_2              Net          -        -       1.371     -           1         
out_RNO_0              SB_LUT4      I0       In      -         6.460       -         
out_RNO_0              SB_LUT4      O        Out     0.569     7.028       -         
out_r_1                Net          -        -       1.371     -           1         
out_RNO                SB_LUT4      I1       In      -         8.399       -         
out_RNO                SB_LUT4      O        Out     0.589     8.989       -         
out_1                  Net          -        -       1.507     -           1         
out                    SB_DFF       D        In      -         10.496      -         
=====================================================================================
Total path delay (propagation time + setup) of 10.651 is 3.432(32.2%) logic and 7.219(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.053
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.898

    - Propagation time:                      10.423
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.525

    Number of logic level(s):                4
    Starting point:                          count[4] / Q
    Ending point:                            out / D
    The start point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C
    The end   point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
count[4]             SB_DFFSR     Q        Out     0.796     0.796       -         
count[4]             Net          -        -       1.599     -           3         
count_RNIQ0A7[4]     SB_LUT4      I0       In      -         2.395       -         
count_RNIQ0A7[4]     SB_LUT4      O        Out     0.661     3.056       -         
out5lto22_a0_5       Net          -        -       1.371     -           2         
out_RNO_2            SB_LUT4      I1       In      -         4.427       -         
out_RNO_2            SB_LUT4      O        Out     0.589     5.017       -         
out_RNO_2            Net          -        -       1.371     -           1         
out_RNO_0            SB_LUT4      I0       In      -         6.388       -         
out_RNO_0            SB_LUT4      O        Out     0.569     6.956       -         
out_r_1              Net          -        -       1.371     -           1         
out_RNO              SB_LUT4      I1       In      -         8.327       -         
out_RNO              SB_LUT4      O        Out     0.589     8.916       -         
out_1                Net          -        -       1.507     -           1         
out                  SB_DFF       D        In      -         10.423      -         
===================================================================================
Total path delay (propagation time + setup) of 10.578 is 3.359(31.8%) logic and 7.219(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.053
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.898

    - Propagation time:                      10.423
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.525

    Number of logic level(s):                4
    Starting point:                          count[14] / Q
    Ending point:                            out / D
    The start point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C
    The end   point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
count[14]              SB_DFFSR     Q        Out     0.796     0.796       -         
count[14]              Net          -        -       1.599     -           6         
count_RNIQQIG1[13]     SB_LUT4      I1       In      -         2.395       -         
count_RNIQQIG1[13]     SB_LUT4      O        Out     0.589     2.984       -         
out5lto16_2            Net          -        -       1.371     -           3         
out_RNO_2              SB_LUT4      I0       In      -         4.355       -         
out_RNO_2              SB_LUT4      O        Out     0.661     5.017       -         
out_RNO_2              Net          -        -       1.371     -           1         
out_RNO_0              SB_LUT4      I0       In      -         6.388       -         
out_RNO_0              SB_LUT4      O        Out     0.569     6.956       -         
out_r_1                Net          -        -       1.371     -           1         
out_RNO                SB_LUT4      I1       In      -         8.327       -         
out_RNO                SB_LUT4      O        Out     0.589     8.916       -         
out_1                  Net          -        -       1.507     -           1         
out                    SB_DFF       D        In      -         10.423      -         
=====================================================================================
Total path delay (propagation time + setup) of 10.578 is 3.359(31.8%) logic and 7.219(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.053
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.898

    - Propagation time:                      10.392
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.494

    Number of logic level(s):                4
    Starting point:                          count[1] / Q
    Ending point:                            out / D
    The start point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C
    The end   point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
count[1]             SB_DFFSR     Q        Out     0.796     0.796       -         
count[1]             Net          -        -       1.599     -           3         
count_RNIIO97[1]     SB_LUT4      I0       In      -         2.395       -         
count_RNIIO97[1]     SB_LUT4      O        Out     0.661     3.056       -         
out5lto22_a0_6       Net          -        -       1.371     -           2         
out_RNO_2            SB_LUT4      I2       In      -         4.427       -         
out_RNO_2            SB_LUT4      O        Out     0.558     4.986       -         
out_RNO_2            Net          -        -       1.371     -           1         
out_RNO_0            SB_LUT4      I0       In      -         6.356       -         
out_RNO_0            SB_LUT4      O        Out     0.569     6.925       -         
out_r_1              Net          -        -       1.371     -           1         
out_RNO              SB_LUT4      I1       In      -         8.296       -         
out_RNO              SB_LUT4      O        Out     0.589     8.885       -         
out_1                Net          -        -       1.507     -           1         
out                  SB_DFF       D        In      -         10.392      -         
===================================================================================
Total path delay (propagation time + setup) of 10.547 is 3.328(31.6%) logic and 7.219(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.053
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.898

    - Propagation time:                      10.392
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.494

    Number of logic level(s):                4
    Starting point:                          count[15] / Q
    Ending point:                            out / D
    The start point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C
    The end   point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
count[15]              SB_DFFSR     Q        Out     0.796     0.796       -         
count[15]              Net          -        -       1.599     -           6         
count_RNIQQIG1[13]     SB_LUT4      I2       In      -         2.395       -         
count_RNIQQIG1[13]     SB_LUT4      O        Out     0.558     2.953       -         
out5lto16_2            Net          -        -       1.371     -           3         
out_RNO_2              SB_LUT4      I0       In      -         4.324       -         
out_RNO_2              SB_LUT4      O        Out     0.661     4.986       -         
out_RNO_2              Net          -        -       1.371     -           1         
out_RNO_0              SB_LUT4      I0       In      -         6.356       -         
out_RNO_0              SB_LUT4      O        Out     0.569     6.925       -         
out_r_1                Net          -        -       1.371     -           1         
out_RNO                SB_LUT4      I1       In      -         8.296       -         
out_RNO                SB_LUT4      O        Out     0.589     8.885       -         
out_1                  Net          -        -       1.507     -           1         
out                    SB_DFF       D        In      -         10.392      -         
=====================================================================================
Total path delay (propagation time + setup) of 10.547 is 3.328(31.6%) logic and 7.219(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for OneSecondPeriodPulse 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        21 uses
SB_DFF          1 use
SB_DFFSR        24 uses
SB_GB           1 use
SB_LUT4         45 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   25 (0%)
Total load per clock:
   OneSecondPeriodPulse|clk: 1

@S |Mapping Summary:
Total  LUTs: 45 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 45 = 45 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 24 16:16:42 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf ...
Warning: pin PIN_1 doesn't exists in the package CM81. ignoring the set_io command on line 39 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_2 doesn't exists in the package CM81. ignoring the set_io command on line 40 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_3 doesn't exists in the package CM81. ignoring the set_io command on line 41 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_4 doesn't exists in the package CM81. ignoring the set_io command on line 42 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_5 doesn't exists in the package CM81. ignoring the set_io command on line 43 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_6 doesn't exists in the package CM81. ignoring the set_io command on line 44 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_7 doesn't exists in the package CM81. ignoring the set_io command on line 45 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_8 doesn't exists in the package CM81. ignoring the set_io command on line 46 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_9 doesn't exists in the package CM81. ignoring the set_io command on line 47 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_10 doesn't exists in the package CM81. ignoring the set_io command on line 48 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_11 doesn't exists in the package CM81. ignoring the set_io command on line 49 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_12 doesn't exists in the package CM81. ignoring the set_io command on line 50 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin out doesn't exists in the package CM81. ignoring the set_io command on line 51 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_14 doesn't exists in the package CM81. ignoring the set_io command on line 53 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_15 doesn't exists in the package CM81. ignoring the set_io command on line 54 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_16 doesn't exists in the package CM81. ignoring the set_io command on line 55 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_17 doesn't exists in the package CM81. ignoring the set_io command on line 56 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_18 doesn't exists in the package CM81. ignoring the set_io command on line 57 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_19 doesn't exists in the package CM81. ignoring the set_io command on line 58 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_20 doesn't exists in the package CM81. ignoring the set_io command on line 59 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_21 doesn't exists in the package CM81. ignoring the set_io command on line 60 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_22 doesn't exists in the package CM81. ignoring the set_io command on line 61 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_23 doesn't exists in the package CM81. ignoring the set_io command on line 62 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin rst doesn't exists in the package CM81. ignoring the set_io command on line 63 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_SS doesn't exists in the package CM81. ignoring the set_io command on line 65 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_SCK doesn't exists in the package CM81. ignoring the set_io command on line 66 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_IO0 doesn't exists in the package CM81. ignoring the set_io command on line 67 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_IO1 doesn't exists in the package CM81. ignoring the set_io command on line 68 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_IO2 doesn't exists in the package CM81. ignoring the set_io command on line 69 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_IO3 doesn't exists in the package CM81. ignoring the set_io command on line 70 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_25 doesn't exists in the package CM81. ignoring the set_io command on line 72 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_26 doesn't exists in the package CM81. ignoring the set_io command on line 73 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_27 doesn't exists in the package CM81. ignoring the set_io command on line 74 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_28 doesn't exists in the package CM81. ignoring the set_io command on line 75 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_29 doesn't exists in the package CM81. ignoring the set_io command on line 76 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_30 doesn't exists in the package CM81. ignoring the set_io command on line 77 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_31 doesn't exists in the package CM81. ignoring the set_io command on line 78 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin LED doesn't exists in the package CM81. ignoring the set_io command on line 80 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin USBP doesn't exists in the package CM81. ignoring the set_io command on line 82 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin USBN doesn't exists in the package CM81. ignoring the set_io command on line 83 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin USBPU doesn't exists in the package CM81. ignoring the set_io command on line 84 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin CLK doesn't exists in the package CM81. ignoring the set_io command on line 86 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse...

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: OneSecondPeriodPulse

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\OneSecondPeriodPulse_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\OneSecondPeriodPulse_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	2
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	47
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	6
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	21
        CARRY Only       	:	1
        LUT with CARRY   	:	1
    LogicCells                  :	48/7680
    PLBs                        :	7/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.4 (sec)

Final Design Statistics
    Number of LUTs      	:	47
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	48/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: OneSecondPeriodPulse|clk | Frequency: 131.77 MHz | Target: 110.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\OneSecondPeriodPulse_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\OneSecondPeriodPulse_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 80
used logic cells: 48
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\OneSecondPeriodPulse_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\OneSecondPeriodPulse_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 80
used logic cells: 48
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\OneSecondPeriodPulse_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\OneSecondPeriodPulse_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\OneSecondPeriodPulse_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\OneSecondPeriodPulse_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\OneSecondPeriodPulse_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\OneSecondPeriodPulse_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design OneSecondPeriodPulse
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 72 
I1212: Iteration  1 :    36 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design OneSecondPeriodPulse
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\OneSecondPeriodPulse_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\OneSecondPeriodPulse_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\OneSecondPeriodPulse_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\OneSecondPeriodPulse_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\OneSecondPeriodPulse_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\OneSecondPeriodPulse_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\OneSecondPeriodPulse_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\OneSecondPeriodPulse_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\OneSecondPeriodPulse_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\OneSecondPeriodPulse_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\OneSecondPeriodPulse_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\OneSecondPeriodPulse_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-OneSecondPeriodPulse" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name OneSecondPeriodPulse
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 24 16:26:35 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module OneSecondPeriodPulse
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":2:7:2:26|Synthesizing module OneSecondPeriodPulse in library work.

@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":12:0:12:5|Register bit count[23] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":12:0:12:5|Register bit count[24] is always 0.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":12:0:12:5|Pruning register bits 24 to 23 of count[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 24 16:26:35 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":2:7:2:26|Selected library: work cell: OneSecondPeriodPulse view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":2:7:2:26|Selected library: work cell: OneSecondPeriodPulse view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 24 16:26:36 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 24 16:26:36 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":2:7:2:26|Selected library: work cell: OneSecondPeriodPulse view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":2:7:2:26|Selected library: work cell: OneSecondPeriodPulse view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 24 16:26:37 2020

###########################################################]
Pre-mapping Report

# Sat Oct 24 16:26:37 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist OneSecondPeriodPulse

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                        Requested     Requested     Clock        Clock                     Clock
Clock                        Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------
OneSecondPeriodPulse|clk     233.1 MHz     4.290         inferred     Autoconstr_clkgroup_0     24   
=====================================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Found inferred clock OneSecondPeriodPulse|clk which controls 24 sequential elements including count[22:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 24 16:26:37 2020

###########################################################]
Map & Optimize Report

# Sat Oct 24 16:26:37 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  35 /        24
   2		0h:00m:00s		    -2.28ns		  35 /        24
@N: FX271 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Replicating instance count[18] (in view: work.OneSecondPeriodPulse(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   3		0h:00m:00s		    -2.28ns		  44 /        25
   4		0h:00m:00s		    -1.63ns		  45 /        25
   5		0h:00m:00s		    -1.63ns		  45 /        25


   6		0h:00m:00s		    -1.63ns		  45 /        25
@N: FX1016 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":4:6:4:8|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net out_1_sqmuxa_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               25         count[0]       
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock OneSecondPeriodPulse|clk with period 9.05ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 24 16:26:38 2020
#


Top view:               OneSecondPeriodPulse
Requested Frequency:    110.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.598

                             Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock               Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------------
OneSecondPeriodPulse|clk     110.5 MHz     93.9 MHz      9.053         10.651        -1.598     inferred     Autoconstr_clkgroup_0
==================================================================================================================================





Clock Relationships
*******************

Clocks                                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------
Starting                  Ending                    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------
OneSecondPeriodPulse|clk  OneSecondPeriodPulse|clk  |  9.053       -1.598  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: OneSecondPeriodPulse|clk
====================================



Starting Points with Worst Slack
********************************

              Starting                                                        Arrival           
Instance      Reference                    Type         Pin     Net           Time        Slack 
              Clock                                                                             
------------------------------------------------------------------------------------------------
count[13]     OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[13]     0.796       -1.598
count[4]      OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[4]      0.796       -1.525
count[14]     OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[14]     0.796       -1.525
count[1]      OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[1]      0.796       -1.494
count[15]     OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[15]     0.796       -1.494
count[5]      OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[5]      0.796       -1.484
count[2]      OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[2]      0.796       -1.442
count[6]      OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[6]      0.796       -1.442
count[0]      OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[0]      0.796       -1.401
count[3]      OneSecondPeriodPulse|clk     SB_DFFSR     Q       count[3]      0.796       -1.401
================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                               Required           
Instance      Reference                    Type         Pin     Net                  Time         Slack 
              Clock                                                                                     
--------------------------------------------------------------------------------------------------------
out           OneSecondPeriodPulse|clk     SB_DFF       D       out_1                8.898        -1.598
count[22]     OneSecondPeriodPulse|clk     SB_DFFSR     D       count_RNO[22]        8.898        0.530 
count[21]     OneSecondPeriodPulse|clk     SB_DFFSR     D       count_RNO[21]        8.898        0.731 
count[20]     OneSecondPeriodPulse|clk     SB_DFFSR     D       count_RNO[20]        8.898        0.930 
count[0]      OneSecondPeriodPulse|clk     SB_DFFSR     R       out_1_sqmuxa_i_g     8.898        1.053 
count[1]      OneSecondPeriodPulse|clk     SB_DFFSR     R       out_1_sqmuxa_i_g     8.898        1.053 
count[2]      OneSecondPeriodPulse|clk     SB_DFFSR     R       out_1_sqmuxa_i_g     8.898        1.053 
count[3]      OneSecondPeriodPulse|clk     SB_DFFSR     R       out_1_sqmuxa_i_g     8.898        1.053 
count[4]      OneSecondPeriodPulse|clk     SB_DFFSR     R       out_1_sqmuxa_i_g     8.898        1.053 
count[5]      OneSecondPeriodPulse|clk     SB_DFFSR     R       out_1_sqmuxa_i_g     8.898        1.053 
========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.053
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.898

    - Propagation time:                      10.496
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.598

    Number of logic level(s):                4
    Starting point:                          count[13] / Q
    Ending point:                            out / D
    The start point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C
    The end   point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
count[13]              SB_DFFSR     Q        Out     0.796     0.796       -         
count[13]              Net          -        -       1.599     -           6         
count_RNIQQIG1[13]     SB_LUT4      I0       In      -         2.395       -         
count_RNIQQIG1[13]     SB_LUT4      O        Out     0.661     3.056       -         
out5lto16_2            Net          -        -       1.371     -           3         
out_RNO_2              SB_LUT4      I0       In      -         4.427       -         
out_RNO_2              SB_LUT4      O        Out     0.661     5.089       -         
out_RNO_2              Net          -        -       1.371     -           1         
out_RNO_0              SB_LUT4      I0       In      -         6.460       -         
out_RNO_0              SB_LUT4      O        Out     0.569     7.028       -         
out_r_1                Net          -        -       1.371     -           1         
out_RNO                SB_LUT4      I1       In      -         8.399       -         
out_RNO                SB_LUT4      O        Out     0.589     8.989       -         
out_1                  Net          -        -       1.507     -           1         
out                    SB_DFF       D        In      -         10.496      -         
=====================================================================================
Total path delay (propagation time + setup) of 10.651 is 3.432(32.2%) logic and 7.219(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.053
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.898

    - Propagation time:                      10.423
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.525

    Number of logic level(s):                4
    Starting point:                          count[4] / Q
    Ending point:                            out / D
    The start point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C
    The end   point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
count[4]             SB_DFFSR     Q        Out     0.796     0.796       -         
count[4]             Net          -        -       1.599     -           3         
count_RNIQ0A7[4]     SB_LUT4      I0       In      -         2.395       -         
count_RNIQ0A7[4]     SB_LUT4      O        Out     0.661     3.056       -         
out5lto22_a0_5       Net          -        -       1.371     -           2         
out_RNO_2            SB_LUT4      I1       In      -         4.427       -         
out_RNO_2            SB_LUT4      O        Out     0.589     5.017       -         
out_RNO_2            Net          -        -       1.371     -           1         
out_RNO_0            SB_LUT4      I0       In      -         6.388       -         
out_RNO_0            SB_LUT4      O        Out     0.569     6.956       -         
out_r_1              Net          -        -       1.371     -           1         
out_RNO              SB_LUT4      I1       In      -         8.327       -         
out_RNO              SB_LUT4      O        Out     0.589     8.916       -         
out_1                Net          -        -       1.507     -           1         
out                  SB_DFF       D        In      -         10.423      -         
===================================================================================
Total path delay (propagation time + setup) of 10.578 is 3.359(31.8%) logic and 7.219(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.053
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.898

    - Propagation time:                      10.423
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.525

    Number of logic level(s):                4
    Starting point:                          count[14] / Q
    Ending point:                            out / D
    The start point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C
    The end   point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
count[14]              SB_DFFSR     Q        Out     0.796     0.796       -         
count[14]              Net          -        -       1.599     -           6         
count_RNIQQIG1[13]     SB_LUT4      I1       In      -         2.395       -         
count_RNIQQIG1[13]     SB_LUT4      O        Out     0.589     2.984       -         
out5lto16_2            Net          -        -       1.371     -           3         
out_RNO_2              SB_LUT4      I0       In      -         4.355       -         
out_RNO_2              SB_LUT4      O        Out     0.661     5.017       -         
out_RNO_2              Net          -        -       1.371     -           1         
out_RNO_0              SB_LUT4      I0       In      -         6.388       -         
out_RNO_0              SB_LUT4      O        Out     0.569     6.956       -         
out_r_1                Net          -        -       1.371     -           1         
out_RNO                SB_LUT4      I1       In      -         8.327       -         
out_RNO                SB_LUT4      O        Out     0.589     8.916       -         
out_1                  Net          -        -       1.507     -           1         
out                    SB_DFF       D        In      -         10.423      -         
=====================================================================================
Total path delay (propagation time + setup) of 10.578 is 3.359(31.8%) logic and 7.219(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.053
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.898

    - Propagation time:                      10.392
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.494

    Number of logic level(s):                4
    Starting point:                          count[1] / Q
    Ending point:                            out / D
    The start point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C
    The end   point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
count[1]             SB_DFFSR     Q        Out     0.796     0.796       -         
count[1]             Net          -        -       1.599     -           3         
count_RNIIO97[1]     SB_LUT4      I0       In      -         2.395       -         
count_RNIIO97[1]     SB_LUT4      O        Out     0.661     3.056       -         
out5lto22_a0_6       Net          -        -       1.371     -           2         
out_RNO_2            SB_LUT4      I2       In      -         4.427       -         
out_RNO_2            SB_LUT4      O        Out     0.558     4.986       -         
out_RNO_2            Net          -        -       1.371     -           1         
out_RNO_0            SB_LUT4      I0       In      -         6.356       -         
out_RNO_0            SB_LUT4      O        Out     0.569     6.925       -         
out_r_1              Net          -        -       1.371     -           1         
out_RNO              SB_LUT4      I1       In      -         8.296       -         
out_RNO              SB_LUT4      O        Out     0.589     8.885       -         
out_1                Net          -        -       1.507     -           1         
out                  SB_DFF       D        In      -         10.392      -         
===================================================================================
Total path delay (propagation time + setup) of 10.547 is 3.328(31.6%) logic and 7.219(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.053
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.898

    - Propagation time:                      10.392
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.494

    Number of logic level(s):                4
    Starting point:                          count[15] / Q
    Ending point:                            out / D
    The start point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C
    The end   point is clocked by            OneSecondPeriodPulse|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
count[15]              SB_DFFSR     Q        Out     0.796     0.796       -         
count[15]              Net          -        -       1.599     -           6         
count_RNIQQIG1[13]     SB_LUT4      I2       In      -         2.395       -         
count_RNIQQIG1[13]     SB_LUT4      O        Out     0.558     2.953       -         
out5lto16_2            Net          -        -       1.371     -           3         
out_RNO_2              SB_LUT4      I0       In      -         4.324       -         
out_RNO_2              SB_LUT4      O        Out     0.661     4.986       -         
out_RNO_2              Net          -        -       1.371     -           1         
out_RNO_0              SB_LUT4      I0       In      -         6.356       -         
out_RNO_0              SB_LUT4      O        Out     0.569     6.925       -         
out_r_1                Net          -        -       1.371     -           1         
out_RNO                SB_LUT4      I1       In      -         8.296       -         
out_RNO                SB_LUT4      O        Out     0.589     8.885       -         
out_1                  Net          -        -       1.507     -           1         
out                    SB_DFF       D        In      -         10.392      -         
=====================================================================================
Total path delay (propagation time + setup) of 10.547 is 3.328(31.6%) logic and 7.219(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for OneSecondPeriodPulse 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        21 uses
SB_DFF          1 use
SB_DFFSR        24 uses
SB_GB           1 use
SB_LUT4         45 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   25 (0%)
Total load per clock:
   OneSecondPeriodPulse|clk: 1

@S |Mapping Summary:
Total  LUTs: 45 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 45 = 45 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 24 16:26:38 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 24 16:35:48 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":2:7:2:26|Synthesizing module OneSecondPeriodPulse in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v":2:7:2:9|Synthesizing module top in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v":9:21:9:48|Input clk on instance OneSecondPeriodPulseInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v":9:21:9:48|Input rst on instance OneSecondPeriodPulseInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":12:0:12:5|Register bit count[23] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":12:0:12:5|Register bit count[24] is always 0.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":12:0:12:5|Pruning register bits 24 to 23 of count[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 24 16:35:48 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 24 16:35:48 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 24 16:35:48 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 24 16:35:49 2020

###########################################################]
Pre-mapping Report

# Sat Oct 24 16:35:49 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 24 16:35:50 2020

###########################################################]
Map & Optimize Report

# Sat Oct 24 16:35:50 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.out (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Boundary register OneSecondPeriodPulseInstance.out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[22] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 24 16:35:50 2020
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 1
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 24 16:35:50 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf ...
Warning: pin PIN_1 doesn't exists in the package CM81. ignoring the set_io command on line 39 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_2 doesn't exists in the package CM81. ignoring the set_io command on line 40 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_3 doesn't exists in the package CM81. ignoring the set_io command on line 41 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_4 doesn't exists in the package CM81. ignoring the set_io command on line 42 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_5 doesn't exists in the package CM81. ignoring the set_io command on line 43 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_6 doesn't exists in the package CM81. ignoring the set_io command on line 44 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_7 doesn't exists in the package CM81. ignoring the set_io command on line 45 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_8 doesn't exists in the package CM81. ignoring the set_io command on line 46 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_9 doesn't exists in the package CM81. ignoring the set_io command on line 47 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_10 doesn't exists in the package CM81. ignoring the set_io command on line 48 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_11 doesn't exists in the package CM81. ignoring the set_io command on line 49 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_12 doesn't exists in the package CM81. ignoring the set_io command on line 50 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin timer_out doesn't exists in the package CM81. ignoring the set_io command on line 51 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_14 doesn't exists in the package CM81. ignoring the set_io command on line 53 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_15 doesn't exists in the package CM81. ignoring the set_io command on line 54 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_16 doesn't exists in the package CM81. ignoring the set_io command on line 55 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_17 doesn't exists in the package CM81. ignoring the set_io command on line 56 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_18 doesn't exists in the package CM81. ignoring the set_io command on line 57 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_19 doesn't exists in the package CM81. ignoring the set_io command on line 58 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_20 doesn't exists in the package CM81. ignoring the set_io command on line 59 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_21 doesn't exists in the package CM81. ignoring the set_io command on line 60 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_22 doesn't exists in the package CM81. ignoring the set_io command on line 61 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_23 doesn't exists in the package CM81. ignoring the set_io command on line 62 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_24 doesn't exists in the package CM81. ignoring the set_io command on line 63 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_SS doesn't exists in the package CM81. ignoring the set_io command on line 65 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_SCK doesn't exists in the package CM81. ignoring the set_io command on line 66 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_IO0 doesn't exists in the package CM81. ignoring the set_io command on line 67 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_IO1 doesn't exists in the package CM81. ignoring the set_io command on line 68 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_IO2 doesn't exists in the package CM81. ignoring the set_io command on line 69 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_IO3 doesn't exists in the package CM81. ignoring the set_io command on line 70 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_25 doesn't exists in the package CM81. ignoring the set_io command on line 72 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_26 doesn't exists in the package CM81. ignoring the set_io command on line 73 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_27 doesn't exists in the package CM81. ignoring the set_io command on line 74 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_28 doesn't exists in the package CM81. ignoring the set_io command on line 75 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_29 doesn't exists in the package CM81. ignoring the set_io command on line 76 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_30 doesn't exists in the package CM81. ignoring the set_io command on line 77 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_31 doesn't exists in the package CM81. ignoring the set_io command on line 78 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin LED doesn't exists in the package CM81. ignoring the set_io command on line 80 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin USBP doesn't exists in the package CM81. ignoring the set_io command on line 82 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin USBN doesn't exists in the package CM81. ignoring the set_io command on line 83 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin USBPU doesn't exists in the package CM81. ignoring the set_io command on line 84 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin CLK doesn't exists in the package CM81. ignoring the set_io command on line 86 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf ...
Warning: pin PIN_1 doesn't exists in the package CM81. ignoring the set_io command on line 39 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_2 doesn't exists in the package CM81. ignoring the set_io command on line 40 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_3 doesn't exists in the package CM81. ignoring the set_io command on line 41 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_4 doesn't exists in the package CM81. ignoring the set_io command on line 42 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_5 doesn't exists in the package CM81. ignoring the set_io command on line 43 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_6 doesn't exists in the package CM81. ignoring the set_io command on line 44 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_7 doesn't exists in the package CM81. ignoring the set_io command on line 45 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_8 doesn't exists in the package CM81. ignoring the set_io command on line 46 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_9 doesn't exists in the package CM81. ignoring the set_io command on line 47 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_10 doesn't exists in the package CM81. ignoring the set_io command on line 48 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_11 doesn't exists in the package CM81. ignoring the set_io command on line 49 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_12 doesn't exists in the package CM81. ignoring the set_io command on line 50 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin timer_out doesn't exists in the package CM81. ignoring the set_io command on line 51 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_14 doesn't exists in the package CM81. ignoring the set_io command on line 53 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_15 doesn't exists in the package CM81. ignoring the set_io command on line 54 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_16 doesn't exists in the package CM81. ignoring the set_io command on line 55 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_17 doesn't exists in the package CM81. ignoring the set_io command on line 56 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_18 doesn't exists in the package CM81. ignoring the set_io command on line 57 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_19 doesn't exists in the package CM81. ignoring the set_io command on line 58 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_20 doesn't exists in the package CM81. ignoring the set_io command on line 59 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_21 doesn't exists in the package CM81. ignoring the set_io command on line 60 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_22 doesn't exists in the package CM81. ignoring the set_io command on line 61 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_23 doesn't exists in the package CM81. ignoring the set_io command on line 62 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_24 doesn't exists in the package CM81. ignoring the set_io command on line 63 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_SS doesn't exists in the package CM81. ignoring the set_io command on line 65 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_SCK doesn't exists in the package CM81. ignoring the set_io command on line 66 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_IO0 doesn't exists in the package CM81. ignoring the set_io command on line 67 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_IO1 doesn't exists in the package CM81. ignoring the set_io command on line 68 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_IO2 doesn't exists in the package CM81. ignoring the set_io command on line 69 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_IO3 doesn't exists in the package CM81. ignoring the set_io command on line 70 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_25 doesn't exists in the package CM81. ignoring the set_io command on line 72 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_26 doesn't exists in the package CM81. ignoring the set_io command on line 73 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_27 doesn't exists in the package CM81. ignoring the set_io command on line 74 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_28 doesn't exists in the package CM81. ignoring the set_io command on line 75 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_29 doesn't exists in the package CM81. ignoring the set_io command on line 76 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_30 doesn't exists in the package CM81. ignoring the set_io command on line 77 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_31 doesn't exists in the package CM81. ignoring the set_io command on line 78 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin LED doesn't exists in the package CM81. ignoring the set_io command on line 80 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin USBP doesn't exists in the package CM81. ignoring the set_io command on line 82 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin USBN doesn't exists in the package CM81. ignoring the set_io command on line 83 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin USBPU doesn't exists in the package CM81. ignoring the set_io command on line 84 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin CLK doesn't exists in the package CM81. ignoring the set_io command on line 86 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	1/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	1/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 24 16:38:56 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v" (library work)
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":2:7:2:26|Synthesizing module OneSecondPeriodPulse in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v":2:7:2:9|Synthesizing module top in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v":8:21:8:48|Input clk on instance OneSecondPeriodPulseInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v":8:21:8:48|Input rst on instance OneSecondPeriodPulseInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":12:0:12:5|Register bit count[23] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":12:0:12:5|Register bit count[24] is always 0.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":12:0:12:5|Pruning register bits 24 to 23 of count[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 24 16:38:56 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 24 16:38:57 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 24 16:38:57 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 24 16:38:58 2020

###########################################################]
Pre-mapping Report

# Sat Oct 24 16:38:58 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 24 16:38:58 2020

###########################################################]
Map & Optimize Report

# Sat Oct 24 16:38:58 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.out (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Boundary register OneSecondPeriodPulseInstance.out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[22] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 24 16:38:59 2020
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 1
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 24 16:38:59 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf ...
Warning: pin PIN_1 doesn't exists in the package CM81. ignoring the set_io command on line 39 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_2 doesn't exists in the package CM81. ignoring the set_io command on line 40 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_3 doesn't exists in the package CM81. ignoring the set_io command on line 41 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_4 doesn't exists in the package CM81. ignoring the set_io command on line 42 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_5 doesn't exists in the package CM81. ignoring the set_io command on line 43 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_6 doesn't exists in the package CM81. ignoring the set_io command on line 44 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_7 doesn't exists in the package CM81. ignoring the set_io command on line 45 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_8 doesn't exists in the package CM81. ignoring the set_io command on line 46 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_9 doesn't exists in the package CM81. ignoring the set_io command on line 47 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_10 doesn't exists in the package CM81. ignoring the set_io command on line 48 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_11 doesn't exists in the package CM81. ignoring the set_io command on line 49 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_12 doesn't exists in the package CM81. ignoring the set_io command on line 50 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin timer_out doesn't exists in the package CM81. ignoring the set_io command on line 51 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_14 doesn't exists in the package CM81. ignoring the set_io command on line 53 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_15 doesn't exists in the package CM81. ignoring the set_io command on line 54 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_16 doesn't exists in the package CM81. ignoring the set_io command on line 55 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_17 doesn't exists in the package CM81. ignoring the set_io command on line 56 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_18 doesn't exists in the package CM81. ignoring the set_io command on line 57 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_19 doesn't exists in the package CM81. ignoring the set_io command on line 58 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_20 doesn't exists in the package CM81. ignoring the set_io command on line 59 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_21 doesn't exists in the package CM81. ignoring the set_io command on line 60 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_22 doesn't exists in the package CM81. ignoring the set_io command on line 61 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_23 doesn't exists in the package CM81. ignoring the set_io command on line 62 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_24 doesn't exists in the package CM81. ignoring the set_io command on line 63 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_SS doesn't exists in the package CM81. ignoring the set_io command on line 65 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_SCK doesn't exists in the package CM81. ignoring the set_io command on line 66 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_IO0 doesn't exists in the package CM81. ignoring the set_io command on line 67 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_IO1 doesn't exists in the package CM81. ignoring the set_io command on line 68 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_IO2 doesn't exists in the package CM81. ignoring the set_io command on line 69 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_IO3 doesn't exists in the package CM81. ignoring the set_io command on line 70 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_25 doesn't exists in the package CM81. ignoring the set_io command on line 72 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_26 doesn't exists in the package CM81. ignoring the set_io command on line 73 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_27 doesn't exists in the package CM81. ignoring the set_io command on line 74 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_28 doesn't exists in the package CM81. ignoring the set_io command on line 75 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_29 doesn't exists in the package CM81. ignoring the set_io command on line 76 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_30 doesn't exists in the package CM81. ignoring the set_io command on line 77 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_31 doesn't exists in the package CM81. ignoring the set_io command on line 78 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin LED doesn't exists in the package CM81. ignoring the set_io command on line 80 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin USBP doesn't exists in the package CM81. ignoring the set_io command on line 82 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin USBN doesn't exists in the package CM81. ignoring the set_io command on line 83 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin USBPU doesn't exists in the package CM81. ignoring the set_io command on line 84 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin CLK doesn't exists in the package CM81. ignoring the set_io command on line 86 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	1/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	1/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 24 16:41:08 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v" (library work)
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":2:7:2:26|Synthesizing module OneSecondPeriodPulse in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v":2:7:2:9|Synthesizing module top in library work.

@E: CS168 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v":8:61:8:61|Port timer_out does not exist
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 24 16:41:08 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 24 16:41:08 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sat Oct 24 16:41:57 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":2:7:2:26|Synthesizing module OneSecondPeriodPulse in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v":9:21:9:48|Input clk on instance OneSecondPeriodPulseInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v":9:21:9:48|Input rst on instance OneSecondPeriodPulseInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":12:0:12:5|Register bit count[23] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":12:0:12:5|Register bit count[24] is always 0.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\OneSecondPeriodPulse.v":12:0:12:5|Pruning register bits 24 to 23 of count[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 24 16:41:58 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 24 16:41:58 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 24 16:41:58 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 24 16:41:59 2020

###########################################################]
Pre-mapping Report

# Sat Oct 24 16:41:59 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 24 16:41:59 2020

###########################################################]
Map & Optimize Report

# Sat Oct 24 16:41:59 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.out (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Boundary register OneSecondPeriodPulseInstance.out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\onesecondperiodpulse.v":12:0:12:5|Removing sequential instance OneSecondPeriodPulseInstance.count[22] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 24 16:42:00 2020
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 1
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 24 16:42:00 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf ...
Warning: pin PIN_1 doesn't exists in the package CM81. ignoring the set_io command on line 39 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_2 doesn't exists in the package CM81. ignoring the set_io command on line 40 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_3 doesn't exists in the package CM81. ignoring the set_io command on line 41 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_4 doesn't exists in the package CM81. ignoring the set_io command on line 42 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_5 doesn't exists in the package CM81. ignoring the set_io command on line 43 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_6 doesn't exists in the package CM81. ignoring the set_io command on line 44 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_7 doesn't exists in the package CM81. ignoring the set_io command on line 45 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_8 doesn't exists in the package CM81. ignoring the set_io command on line 46 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_9 doesn't exists in the package CM81. ignoring the set_io command on line 47 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_10 doesn't exists in the package CM81. ignoring the set_io command on line 48 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_11 doesn't exists in the package CM81. ignoring the set_io command on line 49 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_12 doesn't exists in the package CM81. ignoring the set_io command on line 50 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin timer_out doesn't exists in the package CM81. ignoring the set_io command on line 51 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_14 doesn't exists in the package CM81. ignoring the set_io command on line 53 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_15 doesn't exists in the package CM81. ignoring the set_io command on line 54 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_16 doesn't exists in the package CM81. ignoring the set_io command on line 55 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_17 doesn't exists in the package CM81. ignoring the set_io command on line 56 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_18 doesn't exists in the package CM81. ignoring the set_io command on line 57 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_19 doesn't exists in the package CM81. ignoring the set_io command on line 58 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_20 doesn't exists in the package CM81. ignoring the set_io command on line 59 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_21 doesn't exists in the package CM81. ignoring the set_io command on line 60 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_22 doesn't exists in the package CM81. ignoring the set_io command on line 61 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_23 doesn't exists in the package CM81. ignoring the set_io command on line 62 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_24 doesn't exists in the package CM81. ignoring the set_io command on line 63 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_SS doesn't exists in the package CM81. ignoring the set_io command on line 65 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_SCK doesn't exists in the package CM81. ignoring the set_io command on line 66 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_IO0 doesn't exists in the package CM81. ignoring the set_io command on line 67 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_IO1 doesn't exists in the package CM81. ignoring the set_io command on line 68 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_IO2 doesn't exists in the package CM81. ignoring the set_io command on line 69 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin SPI_IO3 doesn't exists in the package CM81. ignoring the set_io command on line 70 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_25 doesn't exists in the package CM81. ignoring the set_io command on line 72 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_26 doesn't exists in the package CM81. ignoring the set_io command on line 73 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_27 doesn't exists in the package CM81. ignoring the set_io command on line 74 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_28 doesn't exists in the package CM81. ignoring the set_io command on line 75 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_29 doesn't exists in the package CM81. ignoring the set_io command on line 76 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_30 doesn't exists in the package CM81. ignoring the set_io command on line 77 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin PIN_31 doesn't exists in the package CM81. ignoring the set_io command on line 78 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin LED doesn't exists in the package CM81. ignoring the set_io command on line 80 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin USBP doesn't exists in the package CM81. ignoring the set_io command on line 82 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin USBN doesn't exists in the package CM81. ignoring the set_io command on line 83 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin USBPU doesn't exists in the package CM81. ignoring the set_io command on line 84 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
Warning: pin CLK doesn't exists in the package CM81. ignoring the set_io command on line 86 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Design_Constraint_Files/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	1/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	1/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
5:27:44 PM
