#include "idt.h"
#include "irq.h"
#include "kprintf.h"
#include "panic.h"
#include "syscall.h"

extern void syscall_entry(void);        // syscall.asm

// External ASM functions from isr.asm
extern void isr0();                     // Divide by zero
extern void isr6();                     // Invalid opcode
extern void isr8();                     // Double fault
extern void isr13();                    // General protection fault
extern void isr14();                    // Page fault

// External ASM functions from irq.asm
extern void irq0();
extern void irq1();
extern void irq2();
extern void irq3();
extern void irq4();
extern void irq5();
extern void irq6();
extern void irq7();
extern void irq8();
extern void irq9();
extern void irq10();
extern void irq11();
extern void irq12();
extern void irq13();
extern void irq14();
extern void irq15();

static struct idt_entry idt[256];           // from idt.h
static struct idt_ptr idtp;

// Load IDT (assembly)
static inline void lidt(struct idt_ptr *idtp) {                 //load idt pointer
    asm volatile ("lidt (%0)" : : "r"(idtp));
}

static void idt_set_gate(uint8_t num, uint32_t base) {          //set idt gate
    idt[num].base_low  = base & 0xFFFF;
    idt[num].selector  = 0x08;                                  // Kernel code segment
    idt[num].zero      = 0;
    idt[num].flags     = 0x8E;                                  // Present, ring 0, 32-bit interrupt gate
    idt[num].base_high = (base >> 16) & 0xFFFF;
}

// DPL=3 allows ring-3 to invoke; IF stays on (trap gate, not interrupt gate)
static void idt_set_trap_gate(uint8_t num, uint32_t base) {
    idt[num].base_low  = base & 0xFFFF;
    idt[num].selector  = 0x08;
    idt[num].zero      = 0;
    idt[num].flags     = 0xEF;          // Present, DPL=3, 32-bit trap gate
    idt[num].base_high = (base >> 16) & 0xFFFF;
}

void idt_init(void) {                       //initialize idt

    idtp.limit = sizeof(idt) - 1;
    idtp.base  = (uint32_t)&idt;

    // Clear IDT
    for (int i = 0; i < 256; i++) {
        idt_set_gate(i, 0);
    }

    // CPU exceptions needed
    idt_set_gate(0,  (uint32_t)isr0);       // Divide by zero
    idt_set_gate(6,  (uint32_t)isr6);       // Invalid opcode
    idt_set_gate(8,  (uint32_t)isr8);       // Double fault
    idt_set_gate(13, (uint32_t)isr13);      // General protection fault
    idt_set_gate(14, (uint32_t)isr14);      // Page fault

    // Hardware IRQs (32 - 47)
    idt_set_gate(32, (uint32_t)irq0);
    idt_set_gate(33, (uint32_t)irq1);
    idt_set_gate(34, (uint32_t)irq2);
    idt_set_gate(35, (uint32_t)irq3);
    idt_set_gate(36, (uint32_t)irq4);
    idt_set_gate(37, (uint32_t)irq5);
    idt_set_gate(38, (uint32_t)irq6);
    idt_set_gate(39, (uint32_t)irq7);
    idt_set_gate(40, (uint32_t)irq8);
    idt_set_gate(41, (uint32_t)irq9);
    idt_set_gate(42, (uint32_t)irq10);
    idt_set_gate(43, (uint32_t)irq11);
    idt_set_gate(44, (uint32_t)irq12);
    idt_set_gate(45, (uint32_t)irq13);
    idt_set_gate(46, (uint32_t)irq14);
    idt_set_gate(47, (uint32_t)irq15);

    lidt(&idtp);
    kprintf("IDT: Loaded\n");
}

// C exception handler
void isr_handler(regs_t *r) {

    kprintf("\n=== CPU EXCEPTION ===\n");

    switch (r->int_no) {
        case 0:  kprintf("Divide by Zero\n"); break;
        case 6:  kprintf("Invalid Opcode\n"); break;
        case 8:  kprintf("Double Fault\n"); break;
        case 13: kprintf("General Protection Fault\n"); break;
        case 14: {
            uint32_t fault_addr;
            asm volatile ("mov %%cr2, %0" : "=r"(fault_addr));
            kprintf("Page Fault at 0x%p  err=0x%x\n", fault_addr, r->err_code);
            break;
        }
        default: kprintf("Unknown Exception %u\n", r->int_no); break;
    }
    panic("Unhandled CPU exception");
}

void idt_install_syscall(void) {

    idt_set_trap_gate(0x80, (uint32_t)syscall_entry);
    lidt(&idtp);
    kprintf("IDT: int 0x80 (syscall) gate installed\n");
    
}
