[{"DBLP title": "Conversion and interfacing techniques for asynchronous circuits.", "DBLP authors": ["Markus Ferringer"], "year": 2011, "MAG papers": [{"PaperId": 2166662857, "PaperTitle": "conversion and interfacing techniques for asynchronous circuits", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["vienna university of technology"]}], "source": "ES"}, {"DBLP title": "A system-level platform for dependability enhancement and its analysis for mixed-signal SoCs.", "DBLP authors": ["Muhammad Aamir Khan", "Hans G. Kerkhoff"], "year": 2011, "MAG papers": [{"PaperId": 2124672813, "PaperTitle": "a system level platform for dependability enhancement and its analysis for mixed signal socs", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of twente", "university of twente"]}, {"PaperId": 1575826457, "PaperTitle": "a system level platform for dependability enhancement and its analysis for mixed signal socs", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of twente", "university of twente"]}], "source": "ES"}, {"DBLP title": "Dual use of power lines for data communications in microprocessors.", "DBLP authors": ["Vipul Chawla", "Dong Sam Ha"], "year": 2011, "MAG papers": [{"PaperId": 2113028100, "PaperTitle": "dual use of power lines for data communications in microprocessors", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["virginia tech", "qualcomm"]}], "source": "ES"}, {"DBLP title": "PVT tolerant LC-VCO in 90 nm CMOS technology for GPS/Galileo applications.", "DBLP authors": ["Krzysztof Siwiec", "Tomasz Borejko", "Witold A. Pleskacz"], "year": 2011, "MAG papers": [{"PaperId": 2097964119, "PaperTitle": "pvt tolerant lc vco in 90 nm cmos technology for gps galileo applications", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["warsaw university of technology", "warsaw university of technology", "warsaw university of technology"]}], "source": "ES"}, {"DBLP title": "Design-for-Test method for high-speed ADCs: Behavioral description and optimization.", "DBLP authors": ["Yolanda Lechuga", "Rom\u00e1n Mozuelos", "Mar Mart\u00ednez", "Salvador Bracho"], "year": 2011, "MAG papers": [{"PaperId": 2112443335, "PaperTitle": "design for test method for high speed adcs behavioral description and optimization", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of cantabria", "university of cantabria", "university of cantabria", "university of cantabria"]}], "source": "ES"}, {"DBLP title": "High performance adaptive sensor interface design through model based estimation of analog non-idealities.", "DBLP authors": ["Sumit Adhikari", "Muhammad Farooq", "Jan Haase", "Christoph Grimm"], "year": 2011, "MAG papers": [{"PaperId": 2170527346, "PaperTitle": "high performance adaptive sensor interface design through model based estimation of analog non idealities", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["vienna university of technology", "vienna university of technology", "vienna university of technology", "vienna university of technology"]}], "source": "ES"}, {"DBLP title": "Cost-efficient 130nm TSMC Forward Transform and Quantization for H.264/AVC encoders.", "DBLP authors": ["Xuan-Tu Tran", "Van-Huan Tran"], "year": 2011, "MAG papers": [{"PaperId": 2120561658, "PaperTitle": "cost efficient 130nm tsmc forward transform and quantization for h 264 avc encoders", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of engineering and technology lahore", "university of engineering and technology lahore"]}], "source": "ES"}, {"DBLP title": "Towards an unified IP verification and robustness analysis platform.", "DBLP authors": ["David H\u00e9ly", "Vincent Beroulle", "Feng Lu", "Jos\u00e9 Ram\u00f3n Garc\u00eda Oya"], "year": 2011, "MAG papers": [{"PaperId": 2110620217, "PaperTitle": "towards an unified ip verification and robustness analysis platform", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["grenoble institute of technology", "grenoble institute of technology", "grenoble institute of technology", "university of seville"]}], "source": "ES"}, {"DBLP title": "An example of DISPLAY-CTRL IP Component verification in SCE-MI based emulation platform.", "DBLP authors": ["Wlodzimierz Wrona", "Pawel Duc", "Lukasz Barcik", "Wojciech Pietrasina"], "year": 2011, "MAG papers": [{"PaperId": 2145956468, "PaperTitle": "an example of display ctrl ip component verification in sce mi based emulation platform", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "An analog perspective on device reliability in 32nm high-\u03ba metal gate technology.", "DBLP authors": ["Florian Chouard", "Shailesh More", "Michael Fulde", "Doris Schmitt-Landsiedel"], "year": 2011, "MAG papers": [{"PaperId": 2095598799, "PaperTitle": "an analog perspective on device reliability in 32nm high \u03ba metal gate technology", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["technische universitat munchen", "technische universitat munchen", "technische universitat munchen", "intel mobile communications"]}], "source": "ES"}, {"DBLP title": "Increasing the efficiency of analog OBIST using on-chip compensation of technology variations.", "DBLP authors": ["Daniel Arbet", "Juraj Brenkus", "G\u00e1bor Gyepes", "Viera Stopjakov\u00e1"], "year": 2011, "MAG papers": [{"PaperId": 2139110856, "PaperTitle": "increasing the efficiency of analog obist using on chip compensation of technology variations", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "A resistorless current reference source for 65 nm CMOS technology with low sensitivity to process, supply voltage and temperature variations.", "DBLP authors": ["Michal Lukaszewicz", "Tomasz Borejko", "Witold A. Pleskacz"], "year": 2011, "MAG papers": [{"PaperId": 2102810374, "PaperTitle": "a resistorless current reference source for 65 nm cmos technology with low sensitivity to process supply voltage and temperature variations", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["warsaw university of technology", "warsaw university of technology", "warsaw university of technology"]}], "source": "ES"}, {"DBLP title": "Defect-oriented module-level fault diagnosis in digital circuits.", "DBLP authors": ["Sergei Kostin", "Raimund Ubar", "Jaan Raik"], "year": 2011, "MAG papers": [{"PaperId": 2121273230, "PaperTitle": "defect oriented module level fault diagnosis in digital circuits", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["tallinn university of technology", "tallinn university of technology", "tallinn university of technology"]}], "source": "ES"}, {"DBLP title": "Efficient diagnostics algorithms for regular computing structures.", "DBLP authors": ["Miroslav Manik", "Elena Gramatov\u00e1"], "year": 2011, "MAG papers": [{"PaperId": 2156082755, "PaperTitle": "efficient diagnostics algorithms for regular computing structures", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["slovak academy of sciences", null]}], "source": "ES"}, {"DBLP title": "SAT-based analysis of sensitisable paths.", "DBLP authors": ["Matthias Sauer", "Alexander Czutro", "Tobias Schubert", "Stefan Hillebrecht", "Ilia Polian", "Bernd Becker"], "year": 2011, "MAG papers": [{"PaperId": 2169103267, "PaperTitle": "sat based analysis of sensitisable paths", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of freiburg", "university of freiburg", "university of freiburg", "university of freiburg", "university of freiburg", "university of passau"]}], "source": "ES"}, {"DBLP title": "Wireless wafer-level testing of integrated circuits via capacitively-coupled channels.", "DBLP authors": ["Dae Young Lee", "David D. Wentzloff", "John P. Hayes"], "year": 2011, "MAG papers": [{"PaperId": 2167405852, "PaperTitle": "wireless wafer level testing of integrated circuits via capacitively coupled channels", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Optimal number and placement of Through Silicon Vias in 3D Network-on-Chip.", "DBLP authors": ["Thomas Canhao Xu", "Pasi Liljeberg", "Hannu Tenhunen"], "year": 2011, "MAG papers": [{"PaperId": 2115678927, "PaperTitle": "optimal number and placement of through silicon vias in 3d network on chip", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["information technology university", "information technology university", "information technology university"]}], "source": "ES"}, {"DBLP title": "Decoupling capacitance boosting for on-chip resonant supply noise reduction.", "DBLP authors": ["Jinmyoung Kim", "Toru Nakura", "Hidehiro Takata", "Koichiro Ishibashi", "Makoto Ikeda", "Kunihiro Asada"], "year": 2011, "MAG papers": [{"PaperId": 2125788129, "PaperTitle": "decoupling capacitance boosting for on chip resonant supply noise reduction", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of tokyo", "university of tokyo", "university of tokyo", "university of tokyo", "university of tokyo", "university of tokyo"]}], "source": "ES"}, {"DBLP title": "An all-digital on-chip PMOS and NMOS process variability monitor utilizing shared buffer ring and ring oscillator.", "DBLP authors": ["Tetsuya Iizuka", "Kunihiro Asada"], "year": 2011, "MAG papers": [{"PaperId": 2147754291, "PaperTitle": "an all digital on chip pmos and nmos process variability monitor utilizing shared buffer ring and ring oscillator", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of tokyo", "university of tokyo"]}], "source": "ES"}, {"DBLP title": "Low-complexity integrated circuit aging monitor.", "DBLP authors": ["Aleksandar Simevski", "Rolf Kraemer", "Milos Krstic"], "year": 2011, "MAG papers": [{"PaperId": 2146743319, "PaperTitle": "low complexity integrated circuit aging monitor", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, "brandenburg university of technology", "brandenburg university of technology"]}], "source": "ES"}, {"DBLP title": "A 5Gb/s equalizer for USB 3.0 receiver in 65 nm CMOS technology.", "DBLP authors": ["Jakub Kopanski", "Witold A. Pleskacz", "Dariusz Pienkowski"], "year": 2011, "MAG papers": [{"PaperId": 2144899939, "PaperTitle": "a 5gb s equalizer for usb 3 0 receiver in 65 nm cmos technology", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, "warsaw university of technology", "warsaw university of technology"]}], "source": "ES"}, {"DBLP title": "Fault tolerance of SRAM-based FPGA via configuration frames.", "DBLP authors": ["Farid Lahrach", "Abderrahim Doumar", "Eric Ch\u00e2telet"], "year": 2011, "MAG papers": [{"PaperId": 2107089069, "PaperTitle": "fault tolerance of sram based fpga via configuration frames", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "A new hierarchical built-in self-test with on-chip diagnosis for VLIW processors.", "DBLP authors": ["Markus Ulbricht", "Mario Sch\u00f6lzel", "Tobias Koal", "Heinrich Theodor Vierhaus"], "year": 2011, "MAG papers": [{"PaperId": 2108286888, "PaperTitle": "a new hierarchical built in self test with on chip diagnosis for vliw processors", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["brandenburg university of technology", "brandenburg university of technology", "brandenburg university of technology", "brandenburg university of technology"]}], "source": "ES"}, {"DBLP title": "A chaos-based pseudo-random bit generator implemented in FPGA device.", "DBLP authors": ["Pawel Dabal", "Ryszard Pelka"], "year": 2011, "MAG papers": [{"PaperId": 2117993944, "PaperTitle": "a chaos based pseudo random bit generator implemented in fpga device", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Software defined radio - design and implementation of complete platform.", "DBLP authors": ["Pawel Pawlowski", "Adam Dabrowski", "Piotr Skrzypek", "Piotr Roszak", "Andrzej Palejko", "Tomasz Walenciak", "Mateusz Mor"], "year": 2011, "MAG papers": [{"PaperId": 2118435790, "PaperTitle": "software defined radio design and implementation of complete platform", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["poznan university of technology", "poznan university of technology", "poznan university of technology", "poznan university of technology", "poznan university of technology", "poznan university of technology", "poznan university of technology"]}], "source": "ES"}, {"DBLP title": "Influence of parasitic memory effect on single-cell faults in SRAMs.", "DBLP authors": ["Sandra Irobi", "Zaid Al-Ars", "Said Hamdioui", "Michel Renovell"], "year": 2011, "MAG papers": [{"PaperId": 2100643245, "PaperTitle": "influence of parasitic memory effect on single cell faults in srams", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["delft university of technology", "delft university of technology", "delft university of technology", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "Behavioral model of TRNG based on oscillator rings implemented in FPGA.", "DBLP authors": ["Knut Wold", "Slobodan Petrovic"], "year": 2011, "MAG papers": [{"PaperId": 2171466570, "PaperTitle": "behavioral model of trng based on oscillator rings implemented in fpga", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["gjovik university college", "gjovik university college"]}], "source": "ES"}, {"DBLP title": "Hybrid Simulation Environment for rapid MSP430 system design test and validation using MSPsim and SystemC.", "DBLP authors": ["Oliver Stecklina", "Frank Vater", "Thomas Basmer", "Erik Bergmann", "Hannes Menzel"], "year": 2011, "MAG papers": [{"PaperId": 2120786639, "PaperTitle": "hybrid simulation environment for rapid msp430 system design test and validation using mspsim and systemc", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Indirect detection of clock skew induced hold-time violations on functional paths using scan shift operations.", "DBLP authors": ["Tsuyoshi Iwagaki", "Kewal K. Saluja"], "year": 2011, "MAG papers": [{"PaperId": 2140513946, "PaperTitle": "indirect detection of clock skew induced hold time violations on functional paths using scan shift operations", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["japan advanced institute of science and technology", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Decomposition of multi-output logic function in Reed-Muller spectral domain.", "DBLP authors": ["Stefan Kolodzinski", "Edward Hrynkiewicz"], "year": 2011, "MAG papers": [{"PaperId": 2095874713, "PaperTitle": "decomposition of multi output logic function in reed muller spectral domain", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["pratt whitney", "silesian university of technology"]}], "source": "ES"}, {"DBLP title": "Functional enhancements of TMR for power efficient and error resilient ASIC designs.", "DBLP authors": ["Hagen S\u00e4mrow", "Claas Cornelius", "Philipp Gorski", "Jakob Salzmann", "Andreas Tockhorn", "Dirk Timmermann"], "year": 2011, "MAG papers": [{"PaperId": 2163814871, "PaperTitle": "functional enhancements of tmr for power efficient and error resilient asic designs", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of rostock", "university of rostock", "university of rostock", "university of rostock", "university of rostock", "university of rostock"]}], "source": "ES"}, {"DBLP title": "A study of path delay variations in the presence of uncorrelated power and ground supply noise.", "DBLP authors": ["Aida Todri", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel"], "year": 2011, "MAG papers": [{"PaperId": 2161797607, "PaperTitle": "a study of path delay variations in the presence of uncorrelated power and ground supply noise", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of montpellier", "university of montpellier", "university of montpellier", "university of montpellier", "university of montpellier", "university of montpellier"]}], "source": "ES"}, {"DBLP title": "Muller C-elements based on minority-3 functions for ultra low voltage supplies.", "DBLP authors": ["Hans Kristian Otnes Berge", "Amir Hasanbegovic", "Snorre Aunet"], "year": 2011, "MAG papers": [{"PaperId": 2139720602, "PaperTitle": "muller c elements based on minority 3 functions for ultra low voltage supplies", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of oslo", "university of oslo", "university of oslo"]}], "source": "ES"}, {"DBLP title": "Power consumption traces realignment to improve differential power analysis.", "DBLP authors": ["Giorgio Di Natale", "Marie-Lise Flottes", "Bruno Rouzeyre", "Miroslav Valka", "Denis R\u00e9al"], "year": 2011, "MAG papers": [{"PaperId": 2101545830, "PaperTitle": "power consumption traces realignment to improve differential power analysis", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of montpellier", "la roche college", "university of montpellier", "university of montpellier", "university of montpellier"]}], "source": "ES"}, {"DBLP title": "Fault injection analysis of transient faults in clustered VLIW processors.", "DBLP authors": ["Luca Sterpone", "Davide Sabena", "Salvatore Campagna", "Matteo Sonza Reorda"], "year": 2011, "MAG papers": [{"PaperId": 2109541368, "PaperTitle": "fault injection analysis of transient faults in clustered vliw processors", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Implementation of Selective Fault Tolerance with conventional synthesis tools.", "DBLP authors": ["Michael Augustin", "Michael G\u00f6ssel", "Rolf Kraemer"], "year": 2011, "MAG papers": [{"PaperId": 2125156433, "PaperTitle": "implementation of selective fault tolerance with conventional synthesis tools", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of potsdam", null, null]}], "source": "ES"}, {"DBLP title": "Optimal spare utilization for reliability and mean lifetime improvement of logic built-in self-repair.", "DBLP authors": ["Tobias Koal", "Heinrich Theodor Vierhaus"], "year": 2011, "MAG papers": [{"PaperId": 2171430640, "PaperTitle": "optimal spare utilization for reliability and mean lifetime improvement of logic built in self repair", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "An architecture and an FPGA prototype of a reliable processor pipeline towards multiple soft- and timing errors.", "DBLP authors": ["Abdelmajid Bouajila", "Johannes Zeppenfeld", "Walter Stechele", "Andreas Herkersdorf"], "year": 2011, "MAG papers": [{"PaperId": 2134253040, "PaperTitle": "an architecture and an fpga prototype of a reliable processor pipeline towards multiple soft and timing errors", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["technische universitat munchen", "technische universitat munchen", "technische universitat munchen", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "Hardware architecture for packet classification with prefix coloring.", "DBLP authors": ["Viktor Pus", "Michal Kajan", "Jan Korenek"], "year": 2011, "MAG papers": [{"PaperId": 2134085097, "PaperTitle": "hardware architecture for packet classification with prefix coloring", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["brno university of technology", "brno university of technology", "brno university of technology"]}], "source": "ES"}, {"DBLP title": "Communication modelling and synthesis for NoC-based systems with real-time constraints.", "DBLP authors": ["Mihkel Tagel", "Peeter Ellervee", "Thorsten Hollstein", "Gert Jervan"], "year": 2011, "MAG papers": [{"PaperId": 2133849230, "PaperTitle": "communication modelling and synthesis for noc based systems with real time constraints", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["tallinn university of technology", "tallinn university of technology", "tallinn university of technology", "tallinn university of technology"]}], "source": "ES"}, {"DBLP title": "Optimization of message encryption for distributed embedded systems with real-time constraints.", "DBLP authors": ["Ke Jiang", "Petru Eles", "Zebo Peng"], "year": 2011, "MAG papers": [{"PaperId": 2101667397, "PaperTitle": "optimization of message encryption for distributed embedded systems with real time constraints", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["linkoping university", "linkoping university", "linkoping university"]}], "source": "ES"}, {"DBLP title": "Manufacturing variability analysis in Carbon Nanotube Technology: A comparison with bulk CMOS in 6T SRAM scenario.", "DBLP authors": ["Carmen Garcia", "Antonio Rubio"], "year": 2011, "MAG papers": [{"PaperId": 2112266949, "PaperTitle": "manufacturing variability analysis in carbon nanotube technology a comparison with bulk cmos in 6t sram scenario", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Characterization of digital cells for statistical test.", "DBLP authors": ["Fabian Hopsch", "Michael Lindig", "Bernd Straube", "Wolfgang Vermeiren"], "year": 2011, "MAG papers": [{"PaperId": 2162523007, "PaperTitle": "characterization of digital cells for statistical test", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "A variation-aware adaptive voltage scaling technique based on in-situ delay monitoring.", "DBLP authors": ["Martin Wirnshofer", "Leonhard Hei\u00df", "Georg Georgakos", "Doris Schmitt-Landsiedel"], "year": 2011, "MAG papers": [{"PaperId": 2099279767, "PaperTitle": "a variation aware adaptive voltage scaling technique based on in situ delay monitoring", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["technische universitat munchen", "infineon technologies", "technische universitat munchen", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "Receiver OEIC using a bipolar translinear loop.", "DBLP authors": ["Artur Marchlewski", "Horst Zimmermann", "Ingrid Jonak-Auer", "Ewald Wachmann"], "year": 2011, "MAG papers": [{"PaperId": 2156752992, "PaperTitle": "receiver oeic using a bipolar translinear loop", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["vienna university of technology", "ams ag", "vienna university of technology", "ams ag"]}], "source": "ES"}, {"DBLP title": "DODT: Increasing requirements formalism using domain ontologies for improved embedded systems development.", "DBLP authors": ["Stefan Farfeleder", "Thomas Moser", "Andreas Krall", "Tor St\u00e5lhane", "Herbert Zojer", "Christian Panis"], "year": 2011, "MAG papers": [{"PaperId": 2130175296, "PaperTitle": "dodt increasing requirements formalism using domain ontologies for improved embedded systems development", "Year": 2011, "CitationCount": 39, "EstimatedCitation": 70, "Affiliations": ["norwegian university of science and technology", "vienna university of technology", "infineon technologies", "vienna university of technology", null, "vienna university of technology"]}], "source": "ES"}, {"DBLP title": "Abstract modeling and simulation based selective estimation.", "DBLP authors": ["Yaseen Zaidi", "Sumit Adhikari", "Christoph Grimm"], "year": 2011, "MAG papers": [{"PaperId": 2118921923, "PaperTitle": "abstract modeling and simulation based selective estimation", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["vienna university of technology", "vienna university of technology", "vienna university of technology"]}], "source": "ES"}, {"DBLP title": "Fast just-in-time translated simulator for ASIP design.", "DBLP authors": ["Zdenek Prikryl", "Jakub Kroustek", "Tomas Hruska", "Dusan Kol\u00e1r"], "year": 2011, "MAG papers": [{"PaperId": 1983499053, "PaperTitle": "fast just in time translated simulator for asip design", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["brno university of technology", "brno university of technology", "brno university of technology", "brno university of technology"]}], "source": "ES"}, {"DBLP title": "CAD tool for PLL Design.", "DBLP authors": ["Krzysztof Siwiec", "Tomasz Borejko", "Witold A. Pleskacz"], "year": 2011, "MAG papers": [{"PaperId": 2150086441, "PaperTitle": "cad tool for pll design", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["warsaw university of technology", "warsaw university of technology", "warsaw university of technology"]}], "source": "ES"}, {"DBLP title": "Verification of JPEG2000 encoder based on rate and distortion curve analysis.", "DBLP authors": ["Damian Modrzyk", "Michal Staworko"], "year": 2011, "MAG papers": [{"PaperId": 2164578414, "PaperTitle": "verification of jpeg2000 encoder based on rate and distortion curve analysis", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, "warsaw university of technology"]}], "source": "ES"}, {"DBLP title": "Failure probability of SRAM-FPGA systems with Stochastic Activity Networks.", "DBLP authors": ["Cinzia Bernardeschi", "Luca Cassano", "Andrea Domenici"], "year": 2011, "MAG papers": [{"PaperId": 2160685133, "PaperTitle": "failure probability of sram fpga systems with stochastic activity networks", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of pisa", "university of pisa", "university of pisa"]}], "source": "ES"}, {"DBLP title": "Improving performance of robust Self Adaptive Caches by optimizing the switching algorithm.", "DBLP authors": ["Liviu Agnola", "Mircea Vladutiu", "Mihai Udrescu", "Lucian Prodan"], "year": 2011, "MAG papers": [{"PaperId": 2034614334, "PaperTitle": "improving performance of robust self adaptive caches by optimizing the switching algorithm", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Sample synchronization of multiple multiplexed DA and AD converters in FPGAs.", "DBLP authors": ["Thilo Ohlemueller", "Markus Petri"], "year": 2011, "MAG papers": [{"PaperId": 2100855887, "PaperTitle": "sample synchronization of multiple multiplexed da and ad converters in fpgas", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Hardware efficient design of Variable Length FFT Processor.", "DBLP authors": ["Vinay Gautam", "Kailash Chandra Ray", "Pauline Haddow"], "year": 2011, "MAG papers": [{"PaperId": 2166959890, "PaperTitle": "hardware efficient design of variable length fft processor", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["indian institute of technology patna", "norwegian university of science and technology", "norwegian university of science and technology"]}], "source": "ES"}, {"DBLP title": "High-performance hardware accelerators for sorting and managing priorities.", "DBLP authors": ["Valery Sklyarov", "Iouliia Skliarova", "Dmitri Mihhailov", "Alexander Sudnitson"], "year": 2011, "MAG papers": [{"PaperId": 2006482092, "PaperTitle": "high performance hardware accelerators for sorting and managing priorities", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["tallinn university of technology", "tallinn university of technology", "university of aveiro", "university of aveiro"]}], "source": "ES"}, {"DBLP title": "Precise IPv4/IPv6 packet generator based on NetCOPE platform.", "DBLP authors": ["Jir\u00ed Matousek", "Pavol Korcek"], "year": 2011, "MAG papers": [{"PaperId": 2138935656, "PaperTitle": "precise ipv4 ipv6 packet generator based on netcope platform", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["brno university of technology", "brno university of technology"]}], "source": "ES"}, {"DBLP title": "Effective hash-based IPv6 longest prefix match.", "DBLP authors": ["Jiri Tobola", "Jan Korenek"], "year": 2011, "MAG papers": [{"PaperId": 2101158470, "PaperTitle": "effective hash based ipv6 longest prefix match", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["brno university of technology", "brno university of technology"]}], "source": "ES"}, {"DBLP title": "Stacking order impact on overall 3D die-to-wafer Stacked-IC cost.", "DBLP authors": ["Mottaqiallah Taouil", "Said Hamdioui"], "year": 2011, "MAG papers": [{"PaperId": 2139095622, "PaperTitle": "stacking order impact on overall 3d die to wafer stacked ic cost", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["delft university of technology", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "A memetic algorithm for computing 3D capacitance in multiconductor VLSI circuits.", "DBLP authors": ["Yiorgos I. Bontzios", "Michael G. Dimopoulos", "Alkis A. Hatzopoulos"], "year": 2011, "MAG papers": [{"PaperId": 2079019372, "PaperTitle": "a memetic algorithm for computing 3d capacitance in multiconductor vlsi circuits", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["aristotle university of thessaloniki", "alexander technological educational institute of thessaloniki", "aristotle university of thessaloniki"]}], "source": "ES"}, {"DBLP title": "Optimized embedded memory diagnosis.", "DBLP authors": ["Mauricio de Carvalho", "Paolo Bernardi", "Matteo Sonza Reorda", "Nicola Campanelli", "Tamas Kerekes", "Davide Appello", "Mario Barone", "Vincenzo Tancorre", "Marco Terzi"], "year": 2011, "MAG papers": [{"PaperId": 2106992483, "PaperTitle": "optimized embedded memory diagnosis", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["stmicroelectronics", "stmicroelectronics", null, "stmicroelectronics", "stmicroelectronics", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", null]}], "source": "ES"}, {"DBLP title": "Optimized march test flow for detecting memory faults in SRAM devices under bit line coupling.", "DBLP authors": ["Leonardo Bonet Zordan", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Nabil Badereddine"], "year": 2011, "MAG papers": [{"PaperId": 2166104212, "PaperTitle": "optimized march test flow for detecting memory faults in sram devices under bit line coupling", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of montpellier", "university of montpellier", "university of montpellier", "infineon technologies", "university of montpellier", "university of montpellier", "university of montpellier"]}], "source": "ES"}, {"DBLP title": "On using a SPICE-like TSTAC\u2122 eFlash model for design and test.", "DBLP authors": ["Pierre-Didier Mauroux", "Arnaud Virazel", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Beno\u00eet Godard", "Gilles Festes", "Laurent Vachez"], "year": 2011, "MAG papers": [], "source": null}, {"DBLP title": "Statistical analysis of 6T SRAM data retention voltage under process variation.", "DBLP authors": ["Elena Ioana Vatajel", "Joan Figueras"], "year": 2011, "MAG papers": [{"PaperId": 1979375376, "PaperTitle": "statistical analysis of 6t sram data retention voltage under process variation", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["polytechnic university of catalonia", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "Decreasing test time by scan chain reorganization.", "DBLP authors": ["Pavel Bartos", "Zdenek Kot\u00e1sek", "Jan Dohnal"], "year": 2011, "MAG papers": [{"PaperId": 2166295257, "PaperTitle": "decreasing test time by scan chain reorganization", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["brno university of technology", "on semiconductor", "brno university of technology"]}], "source": "ES"}, {"DBLP title": "Max-Fill: A method to generate high quality delay tests.", "DBLP authors": ["Xiaoxin Fan", "Sudhakar M. Reddy", "Irith Pomeranz"], "year": 2011, "MAG papers": [{"PaperId": 2169471366, "PaperTitle": "max fill a method to generate high quality delay tests", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of iowa", "university of iowa", "purdue university"]}], "source": "ES"}, {"DBLP title": "Measurement point selection for in-operation wear-out monitoring.", "DBLP authors": ["Urban Ingelsson", "Shih-Yen Chang", "Erik Larsson"], "year": 2011, "MAG papers": [{"PaperId": 2110719747, "PaperTitle": "measurement point selection for in operation wear out monitoring", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["linkoping university", "linkoping university", "linkoping university"]}], "source": "ES"}, {"DBLP title": "Test vector overlapping based compression tool for narrow test access mechanism.", "DBLP authors": ["Jiri Jen\u00edcek", "Martin Rozkovec", "Ondrej Nov\u00e1k"], "year": 2011, "MAG papers": [{"PaperId": 2153401643, "PaperTitle": "test vector overlapping based compression tool for narrow test access mechanism", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Automatic property generation for the formal verification of bus bridges.", "DBLP authors": ["Mathias Soeken", "Ulrich K\u00fchne", "Martin Freibothe", "G\u00f6rschwin Fey", "Rolf Drechsler"], "year": 2011, "MAG papers": [{"PaperId": 2149807869, "PaperTitle": "automatic property generation for the formal verification of bus bridges", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of bremen", "university of bremen", "university of bremen", null, null]}], "source": "ES"}, {"DBLP title": "Probabilistic equivalence checking based on high-level decision diagrams.", "DBLP authors": ["Anton Karputkin", "Raimund Ubar", "Mati Tombak", "Jaan Raik"], "year": 2011, "MAG papers": [{"PaperId": 2142287934, "PaperTitle": "probabilistic equivalence checking based on high level decision diagrams", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["tallinn university of technology", "tallinn university of technology", "tallinn university of technology", "tallinn university of technology"]}], "source": "ES"}, {"DBLP title": "Proof certificates and non-linear arithmetic constraints.", "DBLP authors": ["Stefan Kupferschmid", "Bernd Becker", "Tino Teige", "Martin Fr\u00e4nzle"], "year": 2011, "MAG papers": [{"PaperId": 2135185226, "PaperTitle": "proof certificates and non linear arithmetic constraints", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of freiburg", "university of oldenburg", "university of freiburg", "university of oldenburg"]}], "source": "ES"}, {"DBLP title": "TLM protocol compliance checking at the Electronic System Level.", "DBLP authors": ["Mohamed Bawadekji", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2011, "MAG papers": [{"PaperId": 2163285027, "PaperTitle": "tlm protocol compliance checking at the electronic system level", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of bremen", "university of bremen", "university of bremen"]}], "source": "ES"}, {"DBLP title": "Error recovery technique for coarse-grained reconfigurable architectures.", "DBLP authors": ["Muhammad Moazam Azeem", "Stanislaw J. Piestrak", "Olivier Sentieys", "S\u00e9bastien Pillement"], "year": 2011, "MAG papers": [{"PaperId": 2157290372, "PaperTitle": "error recovery technique for coarse grained reconfigurable architectures", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["university of rennes", "french institute for research in computer science and automation", null, "university of rennes"]}], "source": "ES"}, {"DBLP title": "Behavior of CMOS polymorphic circuits in high temperature environment.", "DBLP authors": ["Richard Ruzicka", "Vaclav Simek", "Luk\u00e1s Sekanina"], "year": 2011, "MAG papers": [{"PaperId": 2112035495, "PaperTitle": "behavior of cmos polymorphic circuits in high temperature environment", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["brno university of technology", "brno university of technology", "brno university of technology"]}], "source": "ES"}, {"DBLP title": "Dynamic placement applications into Self Adaptive network on FPGA.", "DBLP authors": ["Petr Honz\u00edk", "Jir\u00ed Kadlec"], "year": 2011, "MAG papers": [{"PaperId": 2142401317, "PaperTitle": "dynamic placement applications into self adaptive network on fpga", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Minimal physical resource allocation of pi-calculus schedules to dynamically reconfigurable platforms.", "DBLP authors": ["Andr\u00e9 Seffrin", "Sorin A. Huss"], "year": 2011, "MAG papers": [{"PaperId": 2171177058, "PaperTitle": "minimal physical resource allocation of pi calculus schedules to dynamically reconfigurable platforms", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["technische universitat darmstadt", null]}], "source": "ES"}]