# Tue May 10 17:54:37 2022

Synopsys Microsemi Technology Mapper, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 120MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmenc.vhd":148:4:148:5|Removing sequential instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.BUSAENC.TXENABLE because it is equivalent to instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.BUSAENC.BUSY. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmmt.vhd":189:2:189:3|Removing sequential instance PENDING (in view: work.BRMMT(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 124MB)

@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\apbaddrdata.vhd":36:0:36:1|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3oi0.CAHBtoAPB3oli[12] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\apbaddrdata.vhd":36:0:36:1|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3oi0.CAHBtoAPB3oli[13] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\apbaddrdata.vhd":36:0:36:1|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3oi0.CAHBtoAPB3oli[14] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\apbaddrdata.vhd":36:0:36:1|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3oi0.CAHBtoAPB3oli[15] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\apbaddrdata.vhd":36:0:36:1|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3oi0.CAHBtoAPB3oli[16] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\apbaddrdata.vhd":36:0:36:1|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3oi0.CAHBtoAPB3oli[17] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\apbaddrdata.vhd":36:0:36:1|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3oi0.CAHBtoAPB3oli[18] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\apbaddrdata.vhd":36:0:36:1|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3oi0.CAHBtoAPB3oli[19] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\apbaddrdata.vhd":36:0:36:1|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3oi0.CAHBtoAPB3oli[20] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\apbaddrdata.vhd":36:0:36:1|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3oi0.CAHBtoAPB3oli[21] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\apbaddrdata.vhd":36:0:36:1|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3oi0.CAHBtoAPB3oli[22] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\apbaddrdata.vhd":36:0:36:1|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3oi0.CAHBtoAPB3oli[23] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\apbaddrdata.vhd":54:0:54:1|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3oi0.CAHBtoAPB3LLI[12] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\apbaddrdata.vhd":54:0:54:1|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3oi0.CAHBtoAPB3LLI[13] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\apbaddrdata.vhd":54:0:54:1|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3oi0.CAHBtoAPB3LLI[14] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\apbaddrdata.vhd":54:0:54:1|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3oi0.CAHBtoAPB3LLI[15] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\apbaddrdata.vhd":54:0:54:1|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3oi0.CAHBtoAPB3LLI[16] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\apbaddrdata.vhd":54:0:54:1|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3oi0.CAHBtoAPB3LLI[17] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\apbaddrdata.vhd":54:0:54:1|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3oi0.CAHBtoAPB3LLI[18] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\apbaddrdata.vhd":54:0:54:1|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3oi0.CAHBtoAPB3LLI[19] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\apbaddrdata.vhd":54:0:54:1|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3oi0.CAHBtoAPB3LLI[20] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\apbaddrdata.vhd":54:0:54:1|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3oi0.CAHBtoAPB3LLI[21] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\apbaddrdata.vhd":54:0:54:1|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3oi0.CAHBtoAPB3LLI[22] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\apbaddrdata.vhd":54:0:54:1|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3oi0.CAHBtoAPB3LLI[23] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine r\.bstate[0:2] (in view: work.b1553BRM_AHBSlv(beh))
original code -> new code
   00 -> 00
   10 -> 01
   11 -> 10
@N: MO231 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\core1553brm.vhd":334:3:334:4|Found counter in view:work.CORE1553BRM(rtl) instance count[14:0] 
@N: MF238 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\core1553brm.vhd":340:16:340:24|Found 15-bit incrementor, 'un2_count[14:0]'
@N: MO231 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmenc.vhd":148:4:148:5|Found counter in view:work.BRMenc(rtl) instance DATACNT[4:0] 
Encoding state machine STATE[0:5] (in view: work.BRMenc(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MF239 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmenc.vhd":175:33:175:42|Found 6-bit decrementor, 'un3_clkcnt[5:0]'
@N: MO231 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmdec.vhd":190:4:190:5|Found counter in view:work.BRMdec(rtl) instance WCNT[4:0] 
@N: MO231 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmdec.vhd":106:4:106:5|Found counter in view:work.BRMdec(rtl) instance DLLCNT[3:0] 
@N: MO231 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmpc.vhd":1439:2:1439:3|Found counter in view:work.BRMPC(rtl) instance SMDC_INDX[7:0] 
@N: MO231 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmpc.vhd":1439:2:1439:3|Found counter in view:work.BRMPC(rtl) instance WORDCOUNT[5:0] 
@N: MO231 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmpc.vhd":1320:2:1320:3|Found counter in view:work.BRMPC(rtl) instance SCALER2[5:0] 
Encoding state machine INTSTATE[0:3] (in view: work.BRMPC(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmpc.vhd":1439:2:1439:3|There are no possible illegal states for state machine INTSTATE[0:3] (in view: work.BRMPC(rtl)); safe FSM implementation is not required.
Encoding state machine RTSTATE[0:21] (in view: work.BRMPC(rtl))
original code -> new code
   0000000000000000000001 -> 0000000000000000000001
   0000000000000000000010 -> 0000000000000000000010
   0000000000000000000100 -> 0000000000000000000100
   0000000000000000001000 -> 0000000000000000001000
   0000000000000000010000 -> 0000000000000000010000
   0000000000000000100000 -> 0000000000000000100000
   0000000000000001000000 -> 0000000000000001000000
   0000000000000010000000 -> 0000000000000010000000
   0000000000000100000000 -> 0000000000000100000000
   0000000000001000000000 -> 0000000000001000000000
   0000000000010000000000 -> 0000000000010000000000
   0000000000100000000000 -> 0000000000100000000000
   0000000001000000000000 -> 0000000001000000000000
   0000000010000000000000 -> 0000000010000000000000
   0000000100000000000000 -> 0000000100000000000000
   0000001000000000000000 -> 0000001000000000000000
   0000010000000000000000 -> 0000010000000000000000
   0000100000000000000000 -> 0000100000000000000000
   0001000000000000000000 -> 0001000000000000000000
   0010000000000000000000 -> 0010000000000000000000
   0100000000000000000000 -> 0100000000000000000000
   1000000000000000000000 -> 1000000000000000000000
@N: MF176 |Default generator successful 
@N: MF238 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmpc.vhd":2206:4:2206:5|Found 16-bit incrementor, 'un1_SMR8_PREG_0_d1[15:0]'
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF179 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmpc.vhd":2447:51:2447:68|Found 16 by 16 bit less-than operator ('<') PSM\.un168_irtmode (in view: work.BRMPC(rtl))
@N: MF238 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmpc.vhd":1327:15:1327:25|Found 5-bit incrementor, 'un2_scaler1[4:0]'
@N: MF238 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmpc.vhd":2802:62:2802:98|Found 4-bit incrementor, 'un24_smr5_inta[3:0]'
@N: MF238 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmpc.vhd":2856:12:2856:18|Found 7-bit incrementor, 'un1_cafplus2_1[7:1]'
@N: MF179 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmpc.vhd":2019:54:2019:70|Found 6 by 6 bit less-than operator ('<') PSM\.un175_ibcmode (in view: work.BRMPC(rtl))
@N: MF179 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmpc.vhd":2386:36:2386:54|Found 6 by 6 bit less-than operator ('<') PSM\.un112_irtmode (in view: work.BRMPC(rtl))
@N: MO231 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmrt.vhd":747:2:747:3|Found counter in view:work.BRMRT(rtl) instance TIMERRTRT[10:0] 
@N: MO231 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmbend.vhd":177:2:177:3|Found counter in view:work.BRMbend(rtl) instance MEMTIMER[7:0] 
Encoding state machine MSTATE[0:4] (in view: work.BRMbend(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmbend.vhd":177:2:177:3|Removing sequential instance MEMADDR[10] (in view: work.BRMbend(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmbend.vhd":177:2:177:3|Removing sequential instance MEMADDR[11] (in view: work.BRMbend(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmbend.vhd":177:2:177:3|Removing sequential instance MEMADDR[12] (in view: work.BRMbend(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmbend.vhd":177:2:177:3|Removing sequential instance MEMADDR[13] (in view: work.BRMbend(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmbend.vhd":177:2:177:3|Removing sequential instance MEMADDR[14] (in view: work.BRMbend(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmbend.vhd":177:2:177:3|Removing sequential instance MEMADDR[15] (in view: work.BRMbend(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":305:8:305:9|Register bit SDATASELInt[16] (in view view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_5121_0(coreahblite_masterstage_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance regHADDR[24] (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_5121_0(coreahblite_masterstage_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance regHADDR[25] (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_5121_0(coreahblite_masterstage_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance regHADDR[26] (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_5121_0(coreahblite_masterstage_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance regHADDR[27] (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_5121_0(coreahblite_masterstage_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[3] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[7] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[11] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_0(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[3] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[7] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[11] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.3.103\rtl\vhdl\u\ahbwrapper_sram.vhd":117:8:117:9|Removing sequential instance currAhbSize[2] (in view: work.AhbWrapper_SRAM(structural)) of type view:PrimLib.dff(prim) because it does not drive other instances.
Encoding state machine sramCtrlSMCurrentState[0:2] (in view: work.SramCtrl(structural))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine CAHBtoAPB3iol[0:4] (in view: coreahbtoapb3_lib.CAHBTOAPB3O(cahbtoapb3lol))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine CAHBtoAPB3III[0:2] (in view: coreahbtoapb3_lib.CAHBtoAPB3oii(cahbtoapb3lol))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coretimer\2.0.103\rtl\vhdl\core\coretimer.vhd":309:8:309:9|Found counter in view:coretimer_lib.CoreTimer(synth) instance Count[31:0] 
@N: MO231 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coretimer\2.0.103\rtl\vhdl\core\coretimer.vhd":233:8:233:9|Found counter in view:coretimer_lib.CoreTimer(synth) instance PreScale[9:0] 
@N: MF239 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\cortexm1top\3.0.102\rtl\vhdl\o\uj_jtag.vhd":93:21:93:34|Found 6-bit decrementor, 'un15_cortexm1top_l0ol[5:0]'

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 130MB peak: 131MB)

@W: BN132 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\ahbtoapbsm.vhd":214:0:214:1|Removing sequential instance M1Proc_0.COREAHBTOAPB3_0.CAHBtoAPB3LL0.PWRITE because it is equivalent to instance M1Proc_0.COREAHBTOAPB3_0.CAHBtoAPB3LL0.CAHBtoAPB3iol[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 171MB peak: 179MB)

@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmpc.vhd":1439:2:1439:3|Removing sequential instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.BENDADDR[10] (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmpc.vhd":1439:2:1439:3|Removing sequential instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.BENDADDR[11] (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmpc.vhd":1439:2:1439:3|Removing sequential instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.BENDADDR[12] (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmpc.vhd":1439:2:1439:3|Removing sequential instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.BENDADDR[13] (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmpc.vhd":1439:2:1439:3|Removing sequential instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.BENDADDR[14] (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmpc.vhd":1439:2:1439:3|Removing sequential instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.BENDADDR[15] (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[20] (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[21] (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[22] (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[23] (in view: work.gagRetTopMod(architecture_gagrettopmod)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: BN132 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\penablescheduler.vhd":84:0:84:1|Removing sequential instance M1Proc_0.COREAHBTOAPB3_0.CAHBTOAPB3il0.PENABLE because it is equivalent to instance M1Proc_0.COREAHBTOAPB3_0.CAHBTOAPB3il0.CAHBtoAPB3III[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.3.103\rtl\vhdl\u\sram_7kx8_pa3e.vhd":265:8:265:9|Removing sequential instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte1.ckRdAddr[10] because it is equivalent to instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte0.ckRdAddr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.3.103\rtl\vhdl\u\sram_7kx8_pa3e.vhd":265:8:265:9|Removing sequential instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte2.ckRdAddr[10] because it is equivalent to instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte0.ckRdAddr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.3.103\rtl\vhdl\u\sram_7kx8_pa3e.vhd":265:8:265:9|Removing sequential instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte3.ckRdAddr[10] because it is equivalent to instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte0.ckRdAddr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.3.103\rtl\vhdl\u\sramctrl.vhd":169:8:169:9|Removing sequential instance M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.ckAccessAddr[12] because it is equivalent to instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte0.ckRdAddr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.3.103\rtl\vhdl\u\sram_7kx8_pa3e.vhd":265:8:265:9|Removing sequential instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte1.ckRdAddr[11] because it is equivalent to instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte0.ckRdAddr[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.3.103\rtl\vhdl\u\sram_7kx8_pa3e.vhd":265:8:265:9|Removing sequential instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte2.ckRdAddr[11] because it is equivalent to instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte0.ckRdAddr[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.3.103\rtl\vhdl\u\sram_7kx8_pa3e.vhd":265:8:265:9|Removing sequential instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte3.ckRdAddr[11] because it is equivalent to instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte0.ckRdAddr[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 148MB peak: 179MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 148MB peak: 179MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 157MB peak: 201MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 159MB peak: 201MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 170MB peak: 201MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 169MB peak: 201MB)


Finished preparing to map (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 165MB peak: 201MB)


Finished technology mapping (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 194MB peak: 201MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                                                                       Fanout, notes                     
-----------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.CortexM1TOP_i0 / Y                                                        465 : 408 asynchronous set/reset  
M1Proc_0.b1553BRM_AHBSlv_0.r.ready / Q                                                           30                                
M1Proc_0.COREAHBTOAPB3_0.CAHBtoAPB3oi0.CAHBtoAPB3oli[2] / Q                                      43                                
M1Proc_0.COREAHBTOAPB3_0.CAHBtoAPB3LL0.CAHBtoAPB3iol[3] / Q                                      38                                
M1Proc_0.CortexM1Top_0.RS.Dbg_uj.UJ / URSTB                                                      26 : 25 asynchronous set/reset    
M1Proc_0.CoreTimer_0.un5_loaden_0_a2_2_a3 / Y                                                    33                                
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.ckAccessAddr[2] / Q                                56                                
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.ckAccessAddr[3] / Q                                56                                
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.ckAccessAddr[4] / Q                                56                                
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.ckAccessAddr[5] / Q                                56                                
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.ckAccessAddr[6] / Q                                56                                
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.ckAccessAddr[7] / Q                                56                                
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.ckAccessAddr[8] / Q                                56                                
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.ckAccessAddr[9] / Q                                56                                
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.ckAccessAddr[10] / Q                               56                                
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.ckAccessAddr[11] / Q                               56                                
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte0.ckRdAddr[10] / Q                                41                                
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte0.ckRdAddr[11] / Q                                76                                
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte0.ckRdAddr[12] / Q                                147                               
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.ckAccessSize[1] / Q                                36                                
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_AhbWrapper.currAhbAddr_4 / Y                                57                                
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_AhbWrapper.currAhbAddr_5 / Y                                57                                
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_AhbWrapper.currAhbAddr_6 / Y                                57                                
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_AhbWrapper.currAhbAddr_7 / Y                                57                                
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_AhbWrapper.currAhbAddr_8 / Y                                57                                
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_AhbWrapper.currAhbAddr_9 / Y                                57                                
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_AhbWrapper.currAhbAddr_10 / Y                               57                                
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_AhbWrapper.currAhbAddr_11 / Y                               57                                
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_AhbWrapper.currAhbAddr_12 / Y                               57                                
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_AhbWrapper.currAhbAddr_13 / Y                               57                                
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel / Q                             32                                
M1Proc_0.b1553BRM_AHBSlv_0.r.haddr[2] / Q                                                        43                                
M1Proc_0.b1553BRM_AHBSlv_0.r.haddr[3] / Q                                                        41                                
M1Proc_0.b1553BRM_AHBSlv_0.r.haddr[4] / Q                                                        72                                
M1Proc_0.b1553BRM_AHBSlv_0.r.haddr[5] / Q                                                        136                               
M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.URST.U1 / Y                         1068 : 1067 asynchronous set/reset
M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.URT.iBUSSEL / Q                     37                                
M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UBEND.CPUACCESS_158_e / Y               30                                
M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.SMR1_MSEL[0] / Q                    55                                
M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.URT.CW_STBME / Q                    33                                
M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.URT.CW_BCAST / Q                    81                                
M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.URT.CW_TX / Q                       43                                
M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.CPUDINR[2] / Q                      25                                
M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.RTSTATE[20] / Q                     57                                
M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.RTSTATE[2] / Q                      33                                
M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.BUSAENC.STATE[5] / Q                    28                                
M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.INTSTATE_ns_0_a3[1] / Y             39                                
M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.PSM.bendwait_1 / Y                  28                                
M1Proc_0.CoreTimer_0.Countlde_0_0 / Y                                                            33                                
M1Proc_0.CoreTimer_0.un1_loadenreg_0_0_0 / Y                                                     61                                
M1Proc_0.CoreTimer_0.PrdataNext_0_iv_0_i_o3[8] / Y                                               29                                
M1Proc_0.COREAHBTOAPB3_0.CAHBtoAPB3LL0.CAHBtoAPB3oll_0_sqmuxa_0_a3 / Y                           36                                
M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.DATAPTR_0_sqmuxa_0 / Y              32                                
M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.un1_iBENDBURST_0_sqmuxa_6_i / Y     33                                
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.un1_hready_m_xhdl341_1_13_0_a2 / Y               37                                
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.hready_m_xhdl351 / Y                             37                                
M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UBEND.PMEMSM2.un4_bendreq_i_a2 / Y      32                                
M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.DATAPTR_1_sqmuxa_1_1_a4 / Y         29                                
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_AhbWrapper.ahbaddr / Y                                      57                                
M1Proc_0.b1553BRM_AHBSlv_0.r.haddr_0_i_o2[19] / Y                                                35                                
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_i / Y                      30                                
M1Proc_0.CoreAPB3_0.CAPB3iool_0_a2_3_a2_2[3] / Y                                                 34                                
M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.URT.un6_sa / Y                      133                               
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_0.hwdata10_0 / Y                                    32                                
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_0.hwdata10_1 / Y                                    32                                
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_10.m28_0 / Y                                        32                                
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_10.m28_1 / Y                                        32                                
M1Proc_0.CoreAPB3_0.CAPB3iool_0_a2_3_a2_1[3] / Y                                                 33                                
===================================================================================================================================


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 196MB peak: 201MB)

Replicating Combinational Instance M1Proc_0.CoreAPB3_0.CAPB3iool_0_a2_3_a2_1[3], fanout 33 segments 2
Replicating Combinational Instance M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_10.m28_1, fanout 32 segments 2
Replicating Combinational Instance M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_10.m28_0, fanout 32 segments 2
Replicating Combinational Instance M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_0.hwdata10_1, fanout 32 segments 2
Replicating Combinational Instance M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_0.hwdata10_0, fanout 32 segments 2
Replicating Combinational Instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.URT.un6_sa, fanout 133 segments 6
Replicating Combinational Instance M1Proc_0.CoreAPB3_0.CAPB3iool_0_a2_3_a2_2[3], fanout 34 segments 2
Replicating Combinational Instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_i, fanout 30 segments 2
Replicating Combinational Instance M1Proc_0.b1553BRM_AHBSlv_0.r.haddr_0_i_o2[19], fanout 35 segments 2
Replicating Combinational Instance M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_AhbWrapper.ahbaddr, fanout 57 segments 3
Replicating Combinational Instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.DATAPTR_1_sqmuxa_1_1_a4, fanout 29 segments 2
Replicating Combinational Instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UBEND.PMEMSM2.un4_bendreq_i_a2, fanout 32 segments 2
Replicating Combinational Instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.hready_m_xhdl351, fanout 37 segments 2
Replicating Combinational Instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.un1_hready_m_xhdl341_1_13_0_a2, fanout 37 segments 2
Replicating Combinational Instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.un1_iBENDBURST_0_sqmuxa_6_i, fanout 33 segments 2
Replicating Combinational Instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.DATAPTR_0_sqmuxa_0, fanout 32 segments 2
Replicating Combinational Instance M1Proc_0.COREAHBTOAPB3_0.CAHBtoAPB3LL0.CAHBtoAPB3oll_0_sqmuxa_0_a3, fanout 36 segments 2
Replicating Combinational Instance M1Proc_0.CoreTimer_0.PrdataNext_0_iv_0_i_o3[8], fanout 29 segments 2
Replicating Combinational Instance M1Proc_0.CoreTimer_0.un1_loadenreg_0_0_0, fanout 61 segments 3
Replicating Combinational Instance M1Proc_0.CoreTimer_0.Countlde_0_0, fanout 33 segments 2
Replicating Combinational Instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.PSM.bendwait_1, fanout 28 segments 2
Replicating Combinational Instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.INTSTATE_ns_0_a3[1], fanout 39 segments 2
Replicating Sequential Instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.BUSAENC.STATE[5], fanout 28 segments 2
Replicating Sequential Instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.RTSTATE[2], fanout 33 segments 2
Replicating Sequential Instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.RTSTATE[20], fanout 58 segments 3
Replicating Sequential Instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.CPUDINR[2], fanout 25 segments 2
Replicating Sequential Instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.URT.CW_TX, fanout 43 segments 2
Replicating Sequential Instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.URT.CW_BCAST, fanout 81 segments 4
Replicating Sequential Instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.URT.CW_STBME, fanout 37 segments 2
Replicating Sequential Instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.SMR1_MSEL[0], fanout 55 segments 3
Replicating Combinational Instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UBEND.CPUACCESS_158_e, fanout 30 segments 2
Replicating Sequential Instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.UPC.URT.iBUSSEL, fanout 37 segments 2
Replicating Sequential Instance M1Proc_0.b1553BRM_AHBSlv_0.r.haddr[5], fanout 136 segments 6
Replicating Sequential Instance M1Proc_0.b1553BRM_AHBSlv_0.r.haddr[4], fanout 72 segments 3
Replicating Sequential Instance M1Proc_0.b1553BRM_AHBSlv_0.r.haddr[3], fanout 41 segments 2
Replicating Sequential Instance M1Proc_0.b1553BRM_AHBSlv_0.r.haddr[2], fanout 43 segments 2
Replicating Sequential Instance M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel, fanout 32 segments 2
Replicating Combinational Instance M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_AhbWrapper.currAhbAddr_13, fanout 57 segments 3
Replicating Combinational Instance M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_AhbWrapper.currAhbAddr_12, fanout 57 segments 3
Replicating Combinational Instance M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_AhbWrapper.currAhbAddr_11, fanout 57 segments 3
Replicating Combinational Instance M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_AhbWrapper.currAhbAddr_10, fanout 57 segments 3
Replicating Combinational Instance M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_AhbWrapper.currAhbAddr_9, fanout 57 segments 3
Replicating Combinational Instance M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_AhbWrapper.currAhbAddr_8, fanout 57 segments 3
Replicating Combinational Instance M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_AhbWrapper.currAhbAddr_7, fanout 57 segments 3
Replicating Combinational Instance M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_AhbWrapper.currAhbAddr_6, fanout 57 segments 3
Replicating Combinational Instance M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_AhbWrapper.currAhbAddr_5, fanout 57 segments 3
Replicating Combinational Instance M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_AhbWrapper.currAhbAddr_4, fanout 57 segments 3
Replicating Sequential Instance M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.ckAccessSize[1], fanout 36 segments 2
Replicating Sequential Instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte0.ckRdAddr[12], fanout 147 segments 7
Replicating Sequential Instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte0.ckRdAddr[11], fanout 76 segments 4
Replicating Sequential Instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte0.ckRdAddr[10], fanout 41 segments 2
Replicating Sequential Instance M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.ckAccessAddr[11], fanout 56 segments 3
Replicating Sequential Instance M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.ckAccessAddr[10], fanout 56 segments 3
Replicating Sequential Instance M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.ckAccessAddr[9], fanout 56 segments 3
Replicating Sequential Instance M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.ckAccessAddr[8], fanout 56 segments 3
Replicating Sequential Instance M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.ckAccessAddr[7], fanout 56 segments 3
Replicating Sequential Instance M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.ckAccessAddr[6], fanout 56 segments 3
Replicating Sequential Instance M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.ckAccessAddr[5], fanout 56 segments 3
Replicating Sequential Instance M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.ckAccessAddr[4], fanout 56 segments 3
Replicating Sequential Instance M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.ckAccessAddr[3], fanout 56 segments 3
Replicating Sequential Instance M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.ckAccessAddr[2], fanout 56 segments 3
Replicating Combinational Instance M1Proc_0.CoreTimer_0.un5_loaden_0_a2_2_a3, fanout 33 segments 2
Buffering M1Proc_0.CortexM1Top_0.URSTB, fanout 26 segments 2
Replicating Sequential Instance M1Proc_0.COREAHBTOAPB3_0.CAHBtoAPB3LL0.CAHBtoAPB3iol[3], fanout 38 segments 2
Replicating Sequential Instance M1Proc_0.COREAHBTOAPB3_0.CAHBtoAPB3oi0.CAHBtoAPB3oli[2], fanout 43 segments 2
Replicating Sequential Instance M1Proc_0.b1553BRM_AHBSlv_0.r.ready, fanout 31 segments 2
Replicating Combinational Instance M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_AhbWrapper.ahbaddr_1, fanout 25 segments 2
Replicating Combinational Instance M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_AhbWrapper.ahbaddr_0, fanout 25 segments 2
Replicating Combinational Instance M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_AhbWrapper.ahbaddr, fanout 27 segments 2

Added 1 Buffers
Added 110 Cells via replication
	Added 57 Sequential Cells via replication
	Added 53 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 198MB peak: 201MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
3 non-gated/non-generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1717 clock pin(s) of sequential element(s)
0 instances converted, 1717 sequential instances remain driven by gated/generated clocks

=========================================================== Non-Gated/Non-Generated Clocks ============================================================
Clock Tree ID     Driving Element                         Drive Element Type     Fanout     Sample Instance                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0002       M1Proc_0.CortexM1Top_0.RS.Dbg_uj.UJ     UJTAG                  25         M1Proc_0.CortexM1Top_0.RS.Dbg_uj.Ujjtag.CORTEXM1Top_o0ol[4]
@K:CKID0003       TCK                                     port                   1          M1Proc_0.CortexM1Top_0.RS.Dbg_uj.UJ                        
@K:CKID0004       CLK48MHZ                                port                   1          clock24_s                                                  
=======================================================================================================================================================
============================================================================== Gated/Generated Clocks ===============================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                      Explanation                                                             
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clock24_s           DFN1C0                 1717       M1Proc_0.CoreTimer_0.iPRDATA[31]     No generated or derived clock directive on output of sequential instance
=====================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 185MB peak: 201MB)

Writing Analyst data base G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\synwork\gagRetTopMod_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 192MB peak: 201MB)

Writing EDIF Netlist and constraint files
L-2016.09M-SP1-5

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 195MB peak: 201MB)


Start final timing analysis (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 193MB peak: 201MB)

@W: MT246 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\cortexm1top\3.0.102\rtl\vhdl\o\cortexm1top_a3pe.vhd":247:0:247:1|Blackbox CortexM1Integration is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock gagRetTopMod|CLK48MHZ with period 10.00ns. Please declare a user-defined clock on object "p:CLK48MHZ"
@W: MT420 |Found inferred clock gagRetTopMod|TCK with period 10.00ns. Please declare a user-defined clock on object "p:TCK"
@W: MT420 |Found inferred clock gagRetTopMod|clock24_s_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock24_s"
@W: MT420 |Found inferred clock ResetSyNC|UDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:M1Proc_0.CortexM1Top_0.RS.UDRCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue May 10 17:54:54 2022
#


Top view:               gagRetTopMod
Library name:           PA3
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        proasic3e
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -13.910

                                          Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------
ResetSyNC|UDRCK_inferred_clock            100.0 MHz     39.1 MHz      10.000        25.586        -7.793      inferred     Inferred_clkgroup_3
gagRetTopMod|CLK48MHZ                     100.0 MHz     401.6 MHz     10.000        2.490         7.510       inferred     Inferred_clkgroup_0
gagRetTopMod|TCK                          100.0 MHz     146.4 MHz     10.000        6.829         3.172       inferred     Inferred_clkgroup_1
gagRetTopMod|clock24_s_inferred_clock     100.0 MHz     41.8 MHz      10.000        23.910        -13.910     inferred     Inferred_clkgroup_2
System                                    100.0 MHz     50.6 MHz      10.000        19.772        -9.772      system       system_clkgroup    
==============================================================================================================================================





Clock Relationships
*******************

Clocks                                                                        |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                               Ending                                 |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                 System                                 |  10.000      -9.772   |  No paths    -      |  No paths    -       |  No paths    -    
System                                 gagRetTopMod|clock24_s_inferred_clock  |  10.000      -11.062  |  No paths    -      |  No paths    -       |  No paths    -    
System                                 ResetSyNC|UDRCK_inferred_clock         |  10.000      8.250    |  No paths    -      |  No paths    -       |  No paths    -    
gagRetTopMod|CLK48MHZ                  gagRetTopMod|CLK48MHZ                  |  10.000      7.510    |  No paths    -      |  No paths    -       |  No paths    -    
gagRetTopMod|TCK                       System                                 |  No paths    -        |  No paths    -      |  No paths    -       |  10.000      3.172
gagRetTopMod|TCK                       ResetSyNC|UDRCK_inferred_clock         |  No paths    -        |  No paths    -      |  No paths    -       |  Diff grp    -    
gagRetTopMod|clock24_s_inferred_clock  System                                 |  10.000      -12.197  |  No paths    -      |  No paths    -       |  10.000      1.161
gagRetTopMod|clock24_s_inferred_clock  gagRetTopMod|clock24_s_inferred_clock  |  10.000      -13.910  |  No paths    -      |  5.000       3.229   |  5.000       0.082
ResetSyNC|UDRCK_inferred_clock         System                                 |  No paths    -        |  No paths    -      |  No paths    -       |  10.000      8.071
ResetSyNC|UDRCK_inferred_clock         gagRetTopMod|TCK                       |  No paths    -        |  No paths    -      |  Diff grp    -       |  No paths    -    
ResetSyNC|UDRCK_inferred_clock         ResetSyNC|UDRCK_inferred_clock         |  10.000      -7.270   |  No paths    -      |  5.000       -7.793  |  No paths    -    
=======================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ResetSyNC|UDRCK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                 Starting                                                                        Arrival           
Instance                                                         Reference                          Type         Pin     Net                     Time        Slack 
                                                                 Clock                                                                                             
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[1]     ResetSyNC|UDRCK_inferred_clock     DFN1C0       Q       CORTEXM1Top_o0ol[1]     0.737       -7.793
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[0]     ResetSyNC|UDRCK_inferred_clock     DFN1C0       Q       CORTEXM1Top_o0ol[0]     0.737       -7.651
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count[2]                ResetSyNC|UDRCK_inferred_clock     DFN1E0C0     Q       Count[2]                0.737       -5.984
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[2]     ResetSyNC|UDRCK_inferred_clock     DFN1C0       Q       CORTEXM1Top_o0ol[2]     0.737       -5.940
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count[1]                ResetSyNC|UDRCK_inferred_clock     DFN1E0C0     Q       Count[1]                0.737       -5.918
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count[0]                ResetSyNC|UDRCK_inferred_clock     DFN1E0C0     Q       Count[0]                0.737       -5.692
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[4]     ResetSyNC|UDRCK_inferred_clock     DFN1E1C0     Q       CORTEXM1Top_o0ol[4]     0.737       -5.572
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[3]     ResetSyNC|UDRCK_inferred_clock     DFN1E1C0     Q       CORTEXM1Top_o0ol[3]     0.737       -5.403
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count[3]                ResetSyNC|UDRCK_inferred_clock     DFN1E0C0     Q       Count[3]                0.737       -4.979
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count[4]                ResetSyNC|UDRCK_inferred_clock     DFN1E0C0     Q       Count[4]                0.737       -4.240
===================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                 Starting                                                                         Required           
Instance                                                         Reference                          Type         Pin     Net                      Time         Slack 
                                                                 Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol        ResetSyNC|UDRCK_inferred_clock     DFN0C0       D       CORTExM1Top_l1ol_RNO     4.287        -7.793
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[2]     ResetSyNC|UDRCK_inferred_clock     DFN1C0       D       N_303_mux                9.461        -7.270
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[1]     ResetSyNC|UDRCK_inferred_clock     DFN1C0       D       N_302_mux                9.461        -6.434
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[0]     ResetSyNC|UDRCK_inferred_clock     DFN1C0       D       N_301_mux                9.461        -6.368
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[3]     ResetSyNC|UDRCK_inferred_clock     DFN1E1C0     D       N_218                    9.461        -5.461
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[3]     ResetSyNC|UDRCK_inferred_clock     DFN1E1C0     E       N_301                    9.392        -5.398
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[4]     ResetSyNC|UDRCK_inferred_clock     DFN1E1C0     E       N_301                    9.392        -5.398
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count[4]                ResetSyNC|UDRCK_inferred_clock     DFN1E0C0     D       Count_9[4]               9.427        -4.086
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count[5]                ResetSyNC|UDRCK_inferred_clock     DFN1E0C0     D       Count_9[5]               9.427        -4.086
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count[0]                ResetSyNC|UDRCK_inferred_clock     DFN1E0C0     D       Count_9[0]               9.427        -4.057
=====================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.713
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.287

    - Propagation time:                      12.081
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.793

    Number of logic level(s):                6
    Starting point:                          M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[1] / Q
    Ending point:                            M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol / D
    The start point is clocked by            ResetSyNC|UDRCK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ResetSyNC|UDRCK_inferred_clock [falling] on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                      Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[1]              DFN1C0     Q        Out     0.737     0.737       -         
CORTEXM1Top_o0ol[1]                                                       Net        -        -       1.669     -           9         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIHQ8H[0]      NOR2B      B        In      -         2.405       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIHQ8H[0]      NOR2B      Y        Out     0.627     3.033       -         
N_234_1                                                                   Net        -        -       1.526     -           7         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIB9TP[2]      NOR2B      B        In      -         4.559       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIB9TP[2]      NOR2B      Y        Out     0.627     5.186       -         
un1_N_3_mux                                                               Net        -        -       1.994     -           12        
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIV1KH1[0]                MX2        S        In      -         7.180       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIV1KH1[0]                MX2        Y        Out     0.396     7.576       -         
un1_cortexm1top_i0ol_1                                                    Net        -        -       0.386     -           2         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNI846A4[2]                OA1        C        In      -         7.962       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNI846A4[2]                OA1        Y        Out     0.666     8.627       -         
un1_cortexm1top_i0ol_0_0                                                  Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNISC3Q6[2]     NOR2B      A        In      -         8.949       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNISC3Q6[2]     NOR2B      Y        Out     0.514     9.463       -         
un1_cortexm1top_i0ol                                                      Net        -        -       1.669     -           9         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol_RNO             NOR2B      B        In      -         11.132      -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol_RNO             NOR2B      Y        Out     0.627     11.759      -         
CORTExM1Top_l1ol_RNO                                                      Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol                 DFN0C0     D        In      -         12.081      -         
======================================================================================================================================
Total path delay (propagation time + setup) of 12.793 is 4.908(38.4%) logic and 7.885(61.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.713
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.287

    - Propagation time:                      11.938
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.651

    Number of logic level(s):                6
    Starting point:                          M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[0] / Q
    Ending point:                            M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol / D
    The start point is clocked by            ResetSyNC|UDRCK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ResetSyNC|UDRCK_inferred_clock [falling] on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                      Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[0]              DFN1C0     Q        Out     0.737     0.737       -         
CORTEXM1Top_o0ol[0]                                                       Net        -        -       1.639     -           8         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIHQ8H[0]      NOR2B      A        In      -         2.376       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIHQ8H[0]      NOR2B      Y        Out     0.514     2.890       -         
N_234_1                                                                   Net        -        -       1.526     -           7         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIB9TP[2]      NOR2B      B        In      -         4.416       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIB9TP[2]      NOR2B      Y        Out     0.627     5.044       -         
un1_N_3_mux                                                               Net        -        -       1.994     -           12        
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIV1KH1[0]                MX2        S        In      -         7.037       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIV1KH1[0]                MX2        Y        Out     0.396     7.433       -         
un1_cortexm1top_i0ol_1                                                    Net        -        -       0.386     -           2         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNI846A4[2]                OA1        C        In      -         7.819       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNI846A4[2]                OA1        Y        Out     0.666     8.485       -         
un1_cortexm1top_i0ol_0_0                                                  Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNISC3Q6[2]     NOR2B      A        In      -         8.806       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNISC3Q6[2]     NOR2B      Y        Out     0.514     9.321       -         
un1_cortexm1top_i0ol                                                      Net        -        -       1.669     -           9         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol_RNO             NOR2B      B        In      -         10.989      -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol_RNO             NOR2B      Y        Out     0.627     11.617      -         
CORTExM1Top_l1ol_RNO                                                      Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol                 DFN0C0     D        In      -         11.938      -         
======================================================================================================================================
Total path delay (propagation time + setup) of 12.651 is 4.795(37.9%) logic and 7.856(62.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      16.731
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.270

    Number of logic level(s):                11
    Starting point:                          M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[1] / Q
    Ending point:                            M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[2] / D
    The start point is clocked by            ResetSyNC|UDRCK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ResetSyNC|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                     Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[1]             DFN1C0     Q        Out     0.737     0.737       -         
CORTEXM1Top_o0ol[1]                                                      Net        -        -       1.669     -           9         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIHQ8H[0]     NOR2B      B        In      -         2.405       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIHQ8H[0]     NOR2B      Y        Out     0.627     3.033       -         
N_234_1                                                                  Net        -        -       1.526     -           7         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIB9TP[2]     NOR2B      B        In      -         4.559       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIB9TP[2]     NOR2B      Y        Out     0.627     5.186       -         
un1_N_3_mux                                                              Net        -        -       1.994     -           12        
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIG07U[0]                MX2B       S        In      -         7.180       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIG07U[0]                MX2B       Y        Out     0.480     7.659       -         
CORTExM1Top_l0ol[0]                                                      Net        -        -       0.806     -           3         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIECBA4[0]               NOR2A      A        In      -         8.466       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIECBA4[0]               NOR2A      Y        Out     0.516     8.982       -         
un1_CORTEXM1Top_o0ol_0_sqmuxa_3_1_a1_0                                   Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIJHO07[2]               NOR3C      C        In      -         9.303       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIJHO07[2]               NOR3C      Y        Out     0.666     9.969       -         
Count_RNIJHO07[2]                                                        Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNICGDUL[2]               NOR3       C        In      -         10.290      -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNICGDUL[2]               NOR3       Y        Out     0.683     10.973      -         
un1_CORTEXM1Top_o0ol_0_sqmuxa_3_1                                        Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIVF7NU[2]               AO1A       C        In      -         11.295      -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIVF7NU[2]               AO1A       Y        Out     0.633     11.928      -         
Count_RNIVF7NU[2]                                                        Net        -        -       0.806     -           3         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.un1_CORTEXM1Top_o0ol_5.I_1      AND2       B        In      -         12.734      -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.un1_CORTEXM1Top_o0ol_5.I_1      AND2       Y        Out     0.627     13.361      -         
DWACT_ADD_CI_0_TMP[0]                                                    Net        -        -       0.386     -           2         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.un1_CORTEXM1Top_o0ol_5.I_15     NOR2B      A        In      -         13.747      -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.un1_CORTEXM1Top_o0ol_5.I_15     NOR2B      Y        Out     0.514     14.262      -         
DWACT_ADD_CI_0_g_array_1[0]                                              Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.un1_CORTEXM1Top_o0ol_5.I_14     XOR2       B        In      -         14.583      -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.un1_CORTEXM1Top_o0ol_5.I_14     XOR2       Y        Out     0.937     15.520      -         
I_14_1                                                                   Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNO[2]         MX2        A        In      -         15.841      -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNO[2]         MX2        Y        Out     0.568     16.410      -         
N_303_mux                                                                Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[2]             DFN1C0     D        In      -         16.731      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 17.270 is 8.154(47.2%) logic and 9.116(52.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      16.662
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.200

    Number of logic level(s):                11
    Starting point:                          M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[1] / Q
    Ending point:                            M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[2] / D
    The start point is clocked by            ResetSyNC|UDRCK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ResetSyNC|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                     Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[1]             DFN1C0     Q        Out     0.737     0.737       -         
CORTEXM1Top_o0ol[1]                                                      Net        -        -       1.669     -           9         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIHQ8H[0]     NOR2B      B        In      -         2.405       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIHQ8H[0]     NOR2B      Y        Out     0.627     3.033       -         
N_234_1                                                                  Net        -        -       1.526     -           7         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIB9TP[2]     NOR2B      B        In      -         4.559       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIB9TP[2]     NOR2B      Y        Out     0.627     5.186       -         
un1_N_3_mux                                                              Net        -        -       1.994     -           12        
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNICGNH1[2]               NOR3       C        In      -         7.180       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNICGNH1[2]               NOR3       Y        Out     0.751     7.931       -         
un1_N_11                                                                 Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNI47184[2]               OA1        A        In      -         8.252       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNI47184[2]               OA1        Y        Out     0.984     9.236       -         
un1_CORTEXM1Top_o0ol_0_sqmuxa_3_1_a0_0                                   Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIMR24A[2]               NOR3B      A        In      -         9.557       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIMR24A[2]               NOR3B      Y        Out     0.666     10.223      -         
Count_RNIMR24A[2]                                                        Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNICGDUL[2]               NOR3       A        In      -         10.544      -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNICGDUL[2]               NOR3       Y        Out     0.360     10.904      -         
un1_CORTEXM1Top_o0ol_0_sqmuxa_3_1                                        Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIVF7NU[2]               AO1A       C        In      -         11.226      -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIVF7NU[2]               AO1A       Y        Out     0.633     11.858      -         
Count_RNIVF7NU[2]                                                        Net        -        -       0.806     -           3         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.un1_CORTEXM1Top_o0ol_5.I_1      AND2       B        In      -         12.665      -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.un1_CORTEXM1Top_o0ol_5.I_1      AND2       Y        Out     0.627     13.292      -         
DWACT_ADD_CI_0_TMP[0]                                                    Net        -        -       0.386     -           2         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.un1_CORTEXM1Top_o0ol_5.I_15     NOR2B      A        In      -         13.678      -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.un1_CORTEXM1Top_o0ol_5.I_15     NOR2B      Y        Out     0.514     14.192      -         
DWACT_ADD_CI_0_g_array_1[0]                                              Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.un1_CORTEXM1Top_o0ol_5.I_14     XOR2       B        In      -         14.514      -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.un1_CORTEXM1Top_o0ol_5.I_14     XOR2       Y        Out     0.937     15.450      -         
I_14_1                                                                   Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNO[2]         MX2        A        In      -         15.772      -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNO[2]         MX2        Y        Out     0.568     16.340      -         
N_303_mux                                                                Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[2]             DFN1C0     D        In      -         16.662      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 17.200 is 8.570(49.8%) logic and 8.631(50.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      16.588
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.127

    Number of logic level(s):                11
    Starting point:                          M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[0] / Q
    Ending point:                            M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[2] / D
    The start point is clocked by            ResetSyNC|UDRCK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ResetSyNC|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                     Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[0]             DFN1C0     Q        Out     0.737     0.737       -         
CORTEXM1Top_o0ol[0]                                                      Net        -        -       1.639     -           8         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIHQ8H[0]     NOR2B      A        In      -         2.376       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIHQ8H[0]     NOR2B      Y        Out     0.514     2.890       -         
N_234_1                                                                  Net        -        -       1.526     -           7         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIB9TP[2]     NOR2B      B        In      -         4.416       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIB9TP[2]     NOR2B      Y        Out     0.627     5.044       -         
un1_N_3_mux                                                              Net        -        -       1.994     -           12        
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIG07U[0]                MX2B       S        In      -         7.037       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIG07U[0]                MX2B       Y        Out     0.480     7.517       -         
CORTExM1Top_l0ol[0]                                                      Net        -        -       0.806     -           3         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIECBA4[0]               NOR2A      A        In      -         8.323       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIECBA4[0]               NOR2A      Y        Out     0.516     8.839       -         
un1_CORTEXM1Top_o0ol_0_sqmuxa_3_1_a1_0                                   Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIJHO07[2]               NOR3C      C        In      -         9.161       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIJHO07[2]               NOR3C      Y        Out     0.666     9.826       -         
Count_RNIJHO07[2]                                                        Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNICGDUL[2]               NOR3       C        In      -         10.148      -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNICGDUL[2]               NOR3       Y        Out     0.683     10.831      -         
un1_CORTEXM1Top_o0ol_0_sqmuxa_3_1                                        Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIVF7NU[2]               AO1A       C        In      -         11.152      -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIVF7NU[2]               AO1A       Y        Out     0.633     11.785      -         
Count_RNIVF7NU[2]                                                        Net        -        -       0.806     -           3         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.un1_CORTEXM1Top_o0ol_5.I_1      AND2       B        In      -         12.591      -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.un1_CORTEXM1Top_o0ol_5.I_1      AND2       Y        Out     0.627     13.219      -         
DWACT_ADD_CI_0_TMP[0]                                                    Net        -        -       0.386     -           2         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.un1_CORTEXM1Top_o0ol_5.I_15     NOR2B      A        In      -         13.605      -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.un1_CORTEXM1Top_o0ol_5.I_15     NOR2B      Y        Out     0.514     14.119      -         
DWACT_ADD_CI_0_g_array_1[0]                                              Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.un1_CORTEXM1Top_o0ol_5.I_14     XOR2       B        In      -         14.440      -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.un1_CORTEXM1Top_o0ol_5.I_14     XOR2       Y        Out     0.937     15.377      -         
I_14_1                                                                   Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNO[2]         MX2        A        In      -         15.699      -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNO[2]         MX2        Y        Out     0.568     16.267      -         
N_303_mux                                                                Net        -        -       0.322     -           1         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[2]             DFN1C0     D        In      -         16.588      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 17.127 is 8.041(46.9%) logic and 9.086(53.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: gagRetTopMod|CLK48MHZ
====================================



Starting Points with Worst Slack
********************************

              Starting                                                     Arrival          
Instance      Reference                 Type       Pin     Net             Time        Slack
              Clock                                                                         
--------------------------------------------------------------------------------------------
clock24_s     gagRetTopMod|CLK48MHZ     DFN1C0     Q       clock24_s_i     0.737       7.510
============================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                       Required          
Instance      Reference                 Type       Pin     Net               Time         Slack
              Clock                                                                            
-----------------------------------------------------------------------------------------------
clock24_s     gagRetTopMod|CLK48MHZ     DFN1C0     D       clock24_s_i_i     9.461        7.510
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      1.952
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.510

    Number of logic level(s):                1
    Starting point:                          clock24_s / Q
    Ending point:                            clock24_s / D
    The start point is clocked by            gagRetTopMod|CLK48MHZ [rising] on pin CLK
    The end   point is clocked by            gagRetTopMod|CLK48MHZ [rising] on pin CLK

Instance / Net                Pin      Pin               Arrival     No. of    
Name               Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------
clock24_s          DFN1C0     Q        Out     0.737     0.737       -         
clock24_s_i        Net        -        -       0.386     -           2         
clock24_s_RNO      INV        A        In      -         1.123       -         
clock24_s_RNO      INV        Y        Out     0.507     1.630       -         
clock24_s_i_i      Net        -        -       0.322     -           1         
clock24_s          DFN1C0     D        In      -         1.952       -         
===============================================================================
Total path delay (propagation time + setup) of 2.490 is 1.783(71.6%) logic and 0.707(28.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: gagRetTopMod|TCK
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                           Arrival          
Instance                                 Reference            Type      Pin       Net       Time        Slack
                                         Clock                                                               
-------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.UJ     gagRetTopMod|TCK     UJTAG     URSTB     URSTB     2.211       3.172
=============================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                           Required          
Instance                      Reference            Type                    Pin       Net         Time         Slack
                              Clock                                                                                
-------------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.M1     gagRetTopMod|TCK     CortexM1Integration     nTRST     URSTB_0     10.000       3.172
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      6.829
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.172

    Number of logic level(s):                1
    Starting point:                          M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.UJ / URSTB
    Ending point:                            M1Proc_0.CortexM1Top_0.M1 / nTRST
    The start point is clocked by            gagRetTopMod|TCK [falling] on pin TCK
    The end   point is clocked by            System [falling]

Instance / Net                                                           Pin       Pin               Arrival     No. of    
Name                                             Type                    Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.UJ             UJTAG                   URSTB     Out     2.211     2.211       -         
URSTB                                            Net                     -         -       2.082     -           14        
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.UJ_RNITRRA     BUFF                    A         In      -         4.293       -         
M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.UJ_RNITRRA     BUFF                    Y         Out     0.499     4.792       -         
URSTB_0                                          Net                     -         -       2.037     -           13        
M1Proc_0.CortexM1Top_0.M1                        CortexM1Integration     nTRST     In      -         6.829       -         
===========================================================================================================================
Total path delay (propagation time + setup) of 6.829 is 2.710(39.7%) logic and 4.119(60.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: gagRetTopMod|clock24_s_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                       Starting                                                                              Arrival            
Instance                                                               Reference                                 Type         Pin     Net                    Time        Slack  
                                                                       Clock                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[14]        gagRetTopMod|clock24_s_inferred_clock     DFN1E0C0     Q       SDATASELInt[14]        0.737       -13.910
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[15]        gagRetTopMod|clock24_s_inferred_clock     DFN1E0C0     Q       SDATASELInt[15]        0.737       -13.771
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[10]        gagRetTopMod|clock24_s_inferred_clock     DFN1E0C0     Q       xhdl1222[10]           0.737       -13.769
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[8]         gagRetTopMod|clock24_s_inferred_clock     DFN1E0C0     Q       SDATASELInt[8]         0.737       -13.248
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[7]         gagRetTopMod|clock24_s_inferred_clock     DFN1E0C0     Q       SDATASELInt[7]         0.737       -13.109
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel       gagRetTopMod|clock24_s_inferred_clock     DFN1C0       Q       masterRegAddrSel       0.737       -13.076
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[13]        gagRetTopMod|clock24_s_inferred_clock     DFN1E0C0     Q       SDATASELInt[13]        0.737       -12.982
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[12]        gagRetTopMod|clock24_s_inferred_clock     DFN1E0C0     Q       xhdl1222[12]           0.737       -12.899
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[9]         gagRetTopMod|clock24_s_inferred_clock     DFN1E0C0     Q       SDATASELInt[9]         0.737       -12.798
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_0     gagRetTopMod|clock24_s_inferred_clock     DFN1C0       Q       masterRegAddrSel_0     0.737       -12.706
================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                      Starting                                                                   Required            
Instance                                                              Reference                                 Type       Pin      Net          Time         Slack  
                                                                      Clock                                                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte2.block_row2_high     gagRetTopMod|clock24_s_inferred_clock     RAM4K9     BLKB     sramREN2     9.741        -13.910
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte0.block_row2_high     gagRetTopMod|clock24_s_inferred_clock     RAM4K9     BLKB     sramREN2     9.741        -13.910
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte1.block_row2_high     gagRetTopMod|clock24_s_inferred_clock     RAM4K9     BLKB     sramREN2     9.741        -13.910
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte3.block_row2_high     gagRetTopMod|clock24_s_inferred_clock     RAM4K9     BLKB     sramREN2     9.741        -13.910
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte3.block_row2_low      gagRetTopMod|clock24_s_inferred_clock     RAM4K9     BLKB     sramREN2     9.741        -13.910
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte2.block_row2_low      gagRetTopMod|clock24_s_inferred_clock     RAM4K9     BLKB     sramREN2     9.741        -13.910
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte0.block_row2_low      gagRetTopMod|clock24_s_inferred_clock     RAM4K9     BLKB     sramREN2     9.741        -13.910
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte1.block_row2_low      gagRetTopMod|clock24_s_inferred_clock     RAM4K9     BLKB     sramREN2     9.741        -13.910
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte3.block_row3_high     gagRetTopMod|clock24_s_inferred_clock     RAM4K9     BLKB     sramREN3     9.741        -13.910
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte1.block_row3_high     gagRetTopMod|clock24_s_inferred_clock     RAM4K9     BLKB     sramREN3     9.741        -13.910
=====================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.259
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.741

    - Propagation time:                      23.651
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -13.910

    Number of logic level(s):                15
    Starting point:                          M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[14] / Q
    Ending point:                            M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte0.block_row2_high / BLKB
    The start point is clocked by            gagRetTopMod|clock24_s_inferred_clock [rising] on pin CLK
    The end   point is clocked by            gagRetTopMod|clock24_s_inferred_clock [rising] on pin CLKB

Instance / Net                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[14]                                    DFN1E0C0     Q        Out     0.737     0.737       -         
SDATASELInt[14]                                                                                    Net          -        -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNILO01_0[14]                          NOR2         B        In      -         1.543       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNILO01_0[14]                          NOR2         Y        Out     0.646     2.190       -         
hready_m_xhdl341_8                                                                                 Net          -        -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI6D12_0[13]                          NOR3A        A        In      -         2.996       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI6D12_0[13]                          NOR3A        Y        Out     0.664     3.660       -         
hready_m_xhdl341_12                                                                                Net          -        -       1.184     -           4         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI3IV61[13]                           NOR2B        B        In      -         4.844       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI3IV61[13]                           NOR2B        Y        Out     0.516     5.360       -         
N_828                                                                                              Net          -        -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI8U3J1[0]                            NOR2A        A        In      -         6.166       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI8U3J1[0]                            NOR2A        Y        Out     0.516     6.682       -         
N_831                                                                                              Net          -        -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNIE1M33[0]                            NOR2B        A        In      -         7.489       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNIE1M33[0]                            NOR2B        Y        Out     0.488     7.977       -         
N_835                                                                                              Net          -        -       0.386     -           2         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNII5FS3[11]                           NOR3B        B        In      -         8.363       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNII5FS3[11]                           NOR3B        Y        Out     0.624     8.987       -         
N_803                                                                                              Net          -        -       0.386     -           2         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMNextState_m3_0_a2_1     NOR2         B        In      -         9.373       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMNextState_m3_0_a2_1     NOR2         Y        Out     0.514     9.887       -         
defSlaveSMNextState_m3_0_a2_1                                                                      Net          -        -       0.322     -           1         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMNextState_m3_0_a2       AND2         B        In      -         10.208      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMNextState_m3_0_a2       AND2         Y        Out     0.627     10.836      -         
defSlaveSMNextState_N_7_mux                                                                        Net          -        -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_10.m8_m2_i_a3                                         AOI1B        B        In      -         11.642      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_10.m8_m2_i_a3                                         AOI1B        Y        Out     0.911     12.553      -         
defSlaveSMNextState_m                                                                              Net          -        -       0.386     -           2         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNISTFMG1[11]                          OR2          B        In      -         12.939      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNISTFMG1[11]                          OR2          Y        Out     0.514     13.453      -         
m0PrevDataSlaveReady_i_1                                                                           Net          -        -       2.308     -           19        
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_0.HTRANS_m3                                           NOR2A        A        In      -         15.761      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_0.HTRANS_m3                                           NOR2A        Y        Out     0.516     16.277      -         
HTRANS_m3                                                                                          Net          -        -       0.806     -           3         
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.sramCtrlSMCurrentState_RNIALLQR1[0]                  NOR3B        C        In      -         17.084      -         
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.sramCtrlSMCurrentState_RNIALLQR1[0]                  NOR3B        Y        Out     0.360     17.443      -         
sramCtrlSMCurrentState_RNIALLQR1[0]                                                                Net          -        -       0.322     -           1         
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.sramCtrlSMCurrentState_RNI5GAKF4[0]                  OR2          B        In      -         17.765      -         
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.sramCtrlSMCurrentState_RNI5GAKF4[0]                  OR2          Y        Out     0.646     18.411      -         
sramREN                                                                                            Net          -        -       1.184     -           4         
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte0.sramREN0_2                                       NOR2A        A        In      -         19.595      -         
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte0.sramREN0_2                                       NOR2A        Y        Out     0.627     20.222      -         
sramREN0_2                                                                                         Net          -        -       1.184     -           4         
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte0.sramREN2                                         OR3B         B        In      -         21.406      -         
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte0.sramREN2                                         OR3B         Y        Out     0.607     22.012      -         
sramREN2                                                                                           Net          -        -       1.639     -           8         
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte0.block_row2_high                                  RAM4K9       BLKB     In      -         23.651      -         
=================================================================================================================================================================
Total path delay (propagation time + setup) of 23.910 is 9.774(40.9%) logic and 14.137(59.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.259
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.741

    - Propagation time:                      23.651
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -13.910

    Number of logic level(s):                15
    Starting point:                          M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[14] / Q
    Ending point:                            M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte0.block_row3_high / BLKB
    The start point is clocked by            gagRetTopMod|clock24_s_inferred_clock [rising] on pin CLK
    The end   point is clocked by            gagRetTopMod|clock24_s_inferred_clock [rising] on pin CLKB

Instance / Net                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[14]                                    DFN1E0C0     Q        Out     0.737     0.737       -         
SDATASELInt[14]                                                                                    Net          -        -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNILO01_0[14]                          NOR2         B        In      -         1.543       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNILO01_0[14]                          NOR2         Y        Out     0.646     2.190       -         
hready_m_xhdl341_8                                                                                 Net          -        -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI6D12_0[13]                          NOR3A        A        In      -         2.996       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI6D12_0[13]                          NOR3A        Y        Out     0.664     3.660       -         
hready_m_xhdl341_12                                                                                Net          -        -       1.184     -           4         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI3IV61[13]                           NOR2B        B        In      -         4.844       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI3IV61[13]                           NOR2B        Y        Out     0.516     5.360       -         
N_828                                                                                              Net          -        -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI8U3J1[0]                            NOR2A        A        In      -         6.166       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI8U3J1[0]                            NOR2A        Y        Out     0.516     6.682       -         
N_831                                                                                              Net          -        -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNIE1M33[0]                            NOR2B        A        In      -         7.489       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNIE1M33[0]                            NOR2B        Y        Out     0.488     7.977       -         
N_835                                                                                              Net          -        -       0.386     -           2         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNII5FS3[11]                           NOR3B        B        In      -         8.363       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNII5FS3[11]                           NOR3B        Y        Out     0.624     8.987       -         
N_803                                                                                              Net          -        -       0.386     -           2         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMNextState_m3_0_a2_1     NOR2         B        In      -         9.373       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMNextState_m3_0_a2_1     NOR2         Y        Out     0.514     9.887       -         
defSlaveSMNextState_m3_0_a2_1                                                                      Net          -        -       0.322     -           1         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMNextState_m3_0_a2       AND2         B        In      -         10.208      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMNextState_m3_0_a2       AND2         Y        Out     0.627     10.836      -         
defSlaveSMNextState_N_7_mux                                                                        Net          -        -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_10.m8_m2_i_a3                                         AOI1B        B        In      -         11.642      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_10.m8_m2_i_a3                                         AOI1B        Y        Out     0.911     12.553      -         
defSlaveSMNextState_m                                                                              Net          -        -       0.386     -           2         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNISTFMG1[11]                          OR2          B        In      -         12.939      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNISTFMG1[11]                          OR2          Y        Out     0.514     13.453      -         
m0PrevDataSlaveReady_i_1                                                                           Net          -        -       2.308     -           19        
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_0.HTRANS_m3                                           NOR2A        A        In      -         15.761      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_0.HTRANS_m3                                           NOR2A        Y        Out     0.516     16.277      -         
HTRANS_m3                                                                                          Net          -        -       0.806     -           3         
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.sramCtrlSMCurrentState_RNIALLQR1[0]                  NOR3B        C        In      -         17.084      -         
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.sramCtrlSMCurrentState_RNIALLQR1[0]                  NOR3B        Y        Out     0.360     17.443      -         
sramCtrlSMCurrentState_RNIALLQR1[0]                                                                Net          -        -       0.322     -           1         
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.sramCtrlSMCurrentState_RNI5GAKF4[0]                  OR2          B        In      -         17.765      -         
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.sramCtrlSMCurrentState_RNI5GAKF4[0]                  OR2          Y        Out     0.646     18.411      -         
sramREN                                                                                            Net          -        -       1.184     -           4         
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte0.sramREN0_2                                       NOR2A        A        In      -         19.595      -         
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte0.sramREN0_2                                       NOR2A        Y        Out     0.627     20.222      -         
sramREN0_2                                                                                         Net          -        -       1.184     -           4         
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte0.sramREN3                                         OR3C         B        In      -         21.406      -         
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte0.sramREN3                                         OR3C         Y        Out     0.607     22.012      -         
sramREN3                                                                                           Net          -        -       1.639     -           8         
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte0.block_row3_high                                  RAM4K9       BLKB     In      -         23.651      -         
=================================================================================================================================================================
Total path delay (propagation time + setup) of 23.910 is 9.774(40.9%) logic and 14.137(59.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.259
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.741

    - Propagation time:                      23.651
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -13.910

    Number of logic level(s):                15
    Starting point:                          M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[14] / Q
    Ending point:                            M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte0.block_row2_low / BLKB
    The start point is clocked by            gagRetTopMod|clock24_s_inferred_clock [rising] on pin CLK
    The end   point is clocked by            gagRetTopMod|clock24_s_inferred_clock [rising] on pin CLKB

Instance / Net                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[14]                                    DFN1E0C0     Q        Out     0.737     0.737       -         
SDATASELInt[14]                                                                                    Net          -        -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNILO01_0[14]                          NOR2         B        In      -         1.543       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNILO01_0[14]                          NOR2         Y        Out     0.646     2.190       -         
hready_m_xhdl341_8                                                                                 Net          -        -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI6D12_0[13]                          NOR3A        A        In      -         2.996       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI6D12_0[13]                          NOR3A        Y        Out     0.664     3.660       -         
hready_m_xhdl341_12                                                                                Net          -        -       1.184     -           4         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI3IV61[13]                           NOR2B        B        In      -         4.844       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI3IV61[13]                           NOR2B        Y        Out     0.516     5.360       -         
N_828                                                                                              Net          -        -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI8U3J1[0]                            NOR2A        A        In      -         6.166       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI8U3J1[0]                            NOR2A        Y        Out     0.516     6.682       -         
N_831                                                                                              Net          -        -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNIE1M33[0]                            NOR2B        A        In      -         7.489       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNIE1M33[0]                            NOR2B        Y        Out     0.488     7.977       -         
N_835                                                                                              Net          -        -       0.386     -           2         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNII5FS3[11]                           NOR3B        B        In      -         8.363       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNII5FS3[11]                           NOR3B        Y        Out     0.624     8.987       -         
N_803                                                                                              Net          -        -       0.386     -           2         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMNextState_m3_0_a2_1     NOR2         B        In      -         9.373       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMNextState_m3_0_a2_1     NOR2         Y        Out     0.514     9.887       -         
defSlaveSMNextState_m3_0_a2_1                                                                      Net          -        -       0.322     -           1         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMNextState_m3_0_a2       AND2         B        In      -         10.208      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMNextState_m3_0_a2       AND2         Y        Out     0.627     10.836      -         
defSlaveSMNextState_N_7_mux                                                                        Net          -        -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_10.m8_m2_i_a3                                         AOI1B        B        In      -         11.642      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_10.m8_m2_i_a3                                         AOI1B        Y        Out     0.911     12.553      -         
defSlaveSMNextState_m                                                                              Net          -        -       0.386     -           2         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNISTFMG1[11]                          OR2          B        In      -         12.939      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNISTFMG1[11]                          OR2          Y        Out     0.514     13.453      -         
m0PrevDataSlaveReady_i_1                                                                           Net          -        -       2.308     -           19        
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_0.HTRANS_m3                                           NOR2A        A        In      -         15.761      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_0.HTRANS_m3                                           NOR2A        Y        Out     0.516     16.277      -         
HTRANS_m3                                                                                          Net          -        -       0.806     -           3         
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.sramCtrlSMCurrentState_RNIALLQR1[0]                  NOR3B        C        In      -         17.084      -         
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.sramCtrlSMCurrentState_RNIALLQR1[0]                  NOR3B        Y        Out     0.360     17.443      -         
sramCtrlSMCurrentState_RNIALLQR1[0]                                                                Net          -        -       0.322     -           1         
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.sramCtrlSMCurrentState_RNI5GAKF4[0]                  OR2          B        In      -         17.765      -         
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.sramCtrlSMCurrentState_RNI5GAKF4[0]                  OR2          Y        Out     0.646     18.411      -         
sramREN                                                                                            Net          -        -       1.184     -           4         
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte0.sramREN0_2                                       NOR2A        A        In      -         19.595      -         
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte0.sramREN0_2                                       NOR2A        Y        Out     0.627     20.222      -         
sramREN0_2                                                                                         Net          -        -       1.184     -           4         
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte0.sramREN2                                         OR3B         B        In      -         21.406      -         
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte0.sramREN2                                         OR3B         Y        Out     0.607     22.012      -         
sramREN2                                                                                           Net          -        -       1.639     -           8         
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte0.block_row2_low                                   RAM4K9       BLKB     In      -         23.651      -         
=================================================================================================================================================================
Total path delay (propagation time + setup) of 23.910 is 9.774(40.9%) logic and 14.137(59.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.259
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.741

    - Propagation time:                      23.651
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -13.910

    Number of logic level(s):                15
    Starting point:                          M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[14] / Q
    Ending point:                            M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte1.block_row2_high / BLKB
    The start point is clocked by            gagRetTopMod|clock24_s_inferred_clock [rising] on pin CLK
    The end   point is clocked by            gagRetTopMod|clock24_s_inferred_clock [rising] on pin CLKB

Instance / Net                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[14]                                    DFN1E0C0     Q        Out     0.737     0.737       -         
SDATASELInt[14]                                                                                    Net          -        -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNILO01_0[14]                          NOR2         B        In      -         1.543       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNILO01_0[14]                          NOR2         Y        Out     0.646     2.190       -         
hready_m_xhdl341_8                                                                                 Net          -        -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI6D12_0[13]                          NOR3A        A        In      -         2.996       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI6D12_0[13]                          NOR3A        Y        Out     0.664     3.660       -         
hready_m_xhdl341_12                                                                                Net          -        -       1.184     -           4         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI3IV61[13]                           NOR2B        B        In      -         4.844       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI3IV61[13]                           NOR2B        Y        Out     0.516     5.360       -         
N_828                                                                                              Net          -        -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI8U3J1[0]                            NOR2A        A        In      -         6.166       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI8U3J1[0]                            NOR2A        Y        Out     0.516     6.682       -         
N_831                                                                                              Net          -        -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNIE1M33[0]                            NOR2B        A        In      -         7.489       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNIE1M33[0]                            NOR2B        Y        Out     0.488     7.977       -         
N_835                                                                                              Net          -        -       0.386     -           2         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNII5FS3[11]                           NOR3B        B        In      -         8.363       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNII5FS3[11]                           NOR3B        Y        Out     0.624     8.987       -         
N_803                                                                                              Net          -        -       0.386     -           2         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMNextState_m3_0_a2_1     NOR2         B        In      -         9.373       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMNextState_m3_0_a2_1     NOR2         Y        Out     0.514     9.887       -         
defSlaveSMNextState_m3_0_a2_1                                                                      Net          -        -       0.322     -           1         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMNextState_m3_0_a2       AND2         B        In      -         10.208      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMNextState_m3_0_a2       AND2         Y        Out     0.627     10.836      -         
defSlaveSMNextState_N_7_mux                                                                        Net          -        -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_10.m8_m2_i_a3                                         AOI1B        B        In      -         11.642      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_10.m8_m2_i_a3                                         AOI1B        Y        Out     0.911     12.553      -         
defSlaveSMNextState_m                                                                              Net          -        -       0.386     -           2         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNISTFMG1[11]                          OR2          B        In      -         12.939      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNISTFMG1[11]                          OR2          Y        Out     0.514     13.453      -         
m0PrevDataSlaveReady_i_1                                                                           Net          -        -       2.308     -           19        
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_0.HTRANS_m3                                           NOR2A        A        In      -         15.761      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_0.HTRANS_m3                                           NOR2A        Y        Out     0.516     16.277      -         
HTRANS_m3                                                                                          Net          -        -       0.806     -           3         
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.sramCtrlSMCurrentState_RNIALLQR1[0]                  NOR3B        C        In      -         17.084      -         
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.sramCtrlSMCurrentState_RNIALLQR1[0]                  NOR3B        Y        Out     0.360     17.443      -         
sramCtrlSMCurrentState_RNIALLQR1[0]                                                                Net          -        -       0.322     -           1         
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.sramCtrlSMCurrentState_RNI5GAKF4[0]                  OR2          B        In      -         17.765      -         
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.sramCtrlSMCurrentState_RNI5GAKF4[0]                  OR2          Y        Out     0.646     18.411      -         
sramREN                                                                                            Net          -        -       1.184     -           4         
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte0.sramREN0_2                                       NOR2A        A        In      -         19.595      -         
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte0.sramREN0_2                                       NOR2A        Y        Out     0.627     20.222      -         
sramREN0_2                                                                                         Net          -        -       1.184     -           4         
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte0.sramREN2                                         OR3B         B        In      -         21.406      -         
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte0.sramREN2                                         OR3B         Y        Out     0.607     22.012      -         
sramREN2                                                                                           Net          -        -       1.639     -           8         
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte1.block_row2_high                                  RAM4K9       BLKB     In      -         23.651      -         
=================================================================================================================================================================
Total path delay (propagation time + setup) of 23.910 is 9.774(40.9%) logic and 14.137(59.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.259
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.741

    - Propagation time:                      23.651
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -13.910

    Number of logic level(s):                15
    Starting point:                          M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[14] / Q
    Ending point:                            M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte1.block_row2_low / BLKB
    The start point is clocked by            gagRetTopMod|clock24_s_inferred_clock [rising] on pin CLK
    The end   point is clocked by            gagRetTopMod|clock24_s_inferred_clock [rising] on pin CLKB

Instance / Net                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[14]                                    DFN1E0C0     Q        Out     0.737     0.737       -         
SDATASELInt[14]                                                                                    Net          -        -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNILO01_0[14]                          NOR2         B        In      -         1.543       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNILO01_0[14]                          NOR2         Y        Out     0.646     2.190       -         
hready_m_xhdl341_8                                                                                 Net          -        -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI6D12_0[13]                          NOR3A        A        In      -         2.996       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI6D12_0[13]                          NOR3A        Y        Out     0.664     3.660       -         
hready_m_xhdl341_12                                                                                Net          -        -       1.184     -           4         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI3IV61[13]                           NOR2B        B        In      -         4.844       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI3IV61[13]                           NOR2B        Y        Out     0.516     5.360       -         
N_828                                                                                              Net          -        -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI8U3J1[0]                            NOR2A        A        In      -         6.166       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNI8U3J1[0]                            NOR2A        Y        Out     0.516     6.682       -         
N_831                                                                                              Net          -        -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNIE1M33[0]                            NOR2B        A        In      -         7.489       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNIE1M33[0]                            NOR2B        Y        Out     0.488     7.977       -         
N_835                                                                                              Net          -        -       0.386     -           2         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNII5FS3[11]                           NOR3B        B        In      -         8.363       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNII5FS3[11]                           NOR3B        Y        Out     0.624     8.987       -         
N_803                                                                                              Net          -        -       0.386     -           2         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMNextState_m3_0_a2_1     NOR2         B        In      -         9.373       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMNextState_m3_0_a2_1     NOR2         Y        Out     0.514     9.887       -         
defSlaveSMNextState_m3_0_a2_1                                                                      Net          -        -       0.322     -           1         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMNextState_m3_0_a2       AND2         B        In      -         10.208      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMNextState_m3_0_a2       AND2         Y        Out     0.627     10.836      -         
defSlaveSMNextState_N_7_mux                                                                        Net          -        -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_10.m8_m2_i_a3                                         AOI1B        B        In      -         11.642      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_10.m8_m2_i_a3                                         AOI1B        Y        Out     0.911     12.553      -         
defSlaveSMNextState_m                                                                              Net          -        -       0.386     -           2         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNISTFMG1[11]                          OR2          B        In      -         12.939      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt_RNISTFMG1[11]                          OR2          Y        Out     0.514     13.453      -         
m0PrevDataSlaveReady_i_1                                                                           Net          -        -       2.308     -           19        
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_0.HTRANS_m3                                           NOR2A        A        In      -         15.761      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_0.HTRANS_m3                                           NOR2A        Y        Out     0.516     16.277      -         
HTRANS_m3                                                                                          Net          -        -       0.806     -           3         
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.sramCtrlSMCurrentState_RNIALLQR1[0]                  NOR3B        C        In      -         17.084      -         
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.sramCtrlSMCurrentState_RNIALLQR1[0]                  NOR3B        Y        Out     0.360     17.443      -         
sramCtrlSMCurrentState_RNIALLQR1[0]                                                                Net          -        -       0.322     -           1         
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.sramCtrlSMCurrentState_RNI5GAKF4[0]                  OR2          B        In      -         17.765      -         
M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.sramCtrlSMCurrentState_RNI5GAKF4[0]                  OR2          Y        Out     0.646     18.411      -         
sramREN                                                                                            Net          -        -       1.184     -           4         
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte0.sramREN0_2                                       NOR2A        A        In      -         19.595      -         
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte0.sramREN0_2                                       NOR2A        Y        Out     0.627     20.222      -         
sramREN0_2                                                                                         Net          -        -       1.184     -           4         
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte0.sramREN2                                         OR3B         B        In      -         21.406      -         
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte0.sramREN2                                         OR3B         Y        Out     0.607     22.012      -         
sramREN2                                                                                           Net          -        -       1.639     -           8         
M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0\.Sram_byte1.block_row2_low                                   RAM4K9       BLKB     In      -         23.651      -         
=================================================================================================================================================================
Total path delay (propagation time + setup) of 23.910 is 9.774(40.9%) logic and 14.137(59.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                                  Arrival            
Instance                      Reference     Type                    Pin           Net                                   Time        Slack  
                              Clock                                                                                                        
-------------------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.M1     System        CortexM1Integration     HTRANS[1]     CortexM1Top_0_AHBmaster_HTRANS[1]     0.000       -11.062
M1Proc_0.CortexM1Top_0.M1     System        CortexM1Integration     HADDR[28]     CortexM1Top_0_AHBmaster_HADDR[28]     0.000       -10.282
M1Proc_0.CortexM1Top_0.M1     System        CortexM1Integration     HADDR[30]     CortexM1Top_0_AHBmaster_HADDR[30]     0.000       -10.191
M1Proc_0.CortexM1Top_0.M1     System        CortexM1Integration     HADDR[29]     CortexM1Top_0_AHBmaster_HADDR[29]     0.000       -10.092
M1Proc_0.CortexM1Top_0.M1     System        CortexM1Integration     HMASTLOCK     CortexM1Top_0_AHBmaster_HLOCK         0.000       -9.738 
M1Proc_0.CortexM1Top_0.M1     System        CortexM1Integration     HADDR[31]     CortexM1Top_0_AHBmaster_HADDR[31]     0.000       -9.628 
M1Proc_0.CortexM1Top_0.M1     System        CortexM1Integration     HWRITE        CortexM1Top_0_AHBmaster_HWRITE        0.000       -5.386 
M1Proc_0.CortexM1Top_0.M1     System        CortexM1Integration     HADDR[14]     CortexM1Top_0_AHBmaster_HADDR[14]     0.000       -1.296 
M1Proc_0.CortexM1Top_0.M1     System        CortexM1Integration     HADDR[13]     CortexM1Top_0_AHBmaster_HADDR[13]     0.000       2.021  
M1Proc_0.CortexM1Top_0.M1     System        CortexM1Integration     HADDR[18]     CortexM1Top_0_AHBmaster_HADDR[18]     0.000       2.131  
===========================================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                Required            
Instance                                     Reference     Type     Pin     Net                      Time         Slack  
                                             Clock                                                                       
-------------------------------------------------------------------------------------------------------------------------
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr[5]       System        DFN1     D       haddr_2_RNIIQ7EI1[5]     9.461        -11.062
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_0[5]     System        DFN1     D       haddr_2_RNIIQ7EI1[5]     9.461        -11.062
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_1[5]     System        DFN1     D       haddr_2_RNIIQ7EI1[5]     9.461        -11.062
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_2[5]     System        DFN1     D       haddr_2_RNIIQ7EI1[5]     9.461        -11.062
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_3[5]     System        DFN1     D       haddr_2_RNIIQ7EI1[5]     9.461        -11.062
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_4[5]     System        DFN1     D       haddr_2_RNIIQ7EI1[5]     9.461        -11.062
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr[4]       System        DFN1     D       haddr_1_RNIFL4DI1[4]     9.461        -10.445
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_0[4]     System        DFN1     D       haddr_1_RNIFL4DI1[4]     9.461        -10.445
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_1[4]     System        DFN1     D       haddr_1_RNIFL4DI1[4]     9.461        -10.445
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr[2]       System        DFN1     D       haddr_RNIRVLCI1[2]       9.461        -10.025
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      20.523
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -11.062

    Number of logic level(s):                10
    Starting point:                          M1Proc_0.CortexM1Top_0.M1 / HTRANS[1]
    Ending point:                            M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr[5] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            gagRetTopMod|clock24_s_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                              Pin           Pin               Arrival     No. of    
Name                                                                                                Type                    Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.M1                                                                           CortexM1Integration     HTRANS[1]     Out     0.000     0.000       -         
CortexM1Top_0_AHBmaster_HTRANS[1]                                                                   Net                     -             -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS_RNI995L                                   MX2                     A             In      -         0.806       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS_RNI995L                                   MX2                     Y             Out     0.568     1.375       -         
M0GATEDHTRANS                                                                                       Net                     -             -       1.526     -           7         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNIMMLH1[28]                               OR2B                    B             In      -         2.901       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNIMMLH1[28]                               OR2B                    Y             Out     0.516     3.417       -         
N_860                                                                                               Net                     -             -       1.639     -           8         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNIHK874_0[31]                             NOR3                    C             In      -         5.056       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNIHK874_0[31]                             NOR3                    Y             Out     0.751     5.806       -         
xhdl1221_i_1[12]                                                                                    Net                     -             -       1.776     -           11        
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNI02A15[12]     NOR2A                   B             In      -         7.583       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNI02A15[12]     NOR2A                   Y             Out     0.386     7.968       -         
N_185                                                                                               Net                     -             -       0.322     -           1         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNIDKK69[12]     NOR2                    B             In      -         8.290       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNIDKK69[12]     NOR2                    Y             Out     0.646     8.937       -         
masterAddrInProg_i_1[0]                                                                             Net                     -             -       1.279     -           5         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNIITQN9[0]      NOR2B                   B             In      -         10.216      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNIITQN9[0]      NOR2B                   Y             Out     0.516     10.732      -         
hsel2                                                                                               Net                     -             -       2.381     -           21        
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNI4RLFJ[0]      AO1A                    C             In      -         13.113      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNI4RLFJ[0]      AO1A                    Y             Out     0.655     13.768      -         
CoreAHBLite_0_AHBmslave12_HSELx                                                                     Net                     -             -       1.184     -           4         
M1Proc_0.b1553BRM_AHBSlv_0.r\.ready_RNIL5DGJ                                                        OR2B                    A             In      -         14.952      -         
M1Proc_0.b1553BRM_AHBSlv_0.r\.ready_RNIL5DGJ                                                        OR2B                    Y             Out     0.488     15.440      -         
N_443                                                                                               Net                     -             -       2.218     -           17        
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_2_RNI27SBK[5]                                                   AO1C                    B             In      -         17.658      -         
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_2_RNI27SBK[5]                                                   AO1C                    Y             Out     0.596     18.254      -         
haddr_0_i_0[5]                                                                                      Net                     -             -       0.322     -           1         
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_2_RNIIQ7EI1[5]                                                  OA1B                    C             In      -         18.575      -         
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_2_RNIIQ7EI1[5]                                                  OA1B                    Y             Out     0.525     19.100      -         
haddr_2_RNIIQ7EI1[5]                                                                                Net                     -             -       1.423     -           6         
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr[5]                                                              DFN1                    D             In      -         20.523      -         
==================================================================================================================================================================================
Total path delay (propagation time + setup) of 21.062 is 6.187(29.4%) logic and 14.876(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      20.523
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -11.062

    Number of logic level(s):                10
    Starting point:                          M1Proc_0.CortexM1Top_0.M1 / HTRANS[1]
    Ending point:                            M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_0[5] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            gagRetTopMod|clock24_s_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                              Pin           Pin               Arrival     No. of    
Name                                                                                                Type                    Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.M1                                                                           CortexM1Integration     HTRANS[1]     Out     0.000     0.000       -         
CortexM1Top_0_AHBmaster_HTRANS[1]                                                                   Net                     -             -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS_RNI995L                                   MX2                     A             In      -         0.806       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS_RNI995L                                   MX2                     Y             Out     0.568     1.375       -         
M0GATEDHTRANS                                                                                       Net                     -             -       1.526     -           7         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNIMMLH1[28]                               OR2B                    B             In      -         2.901       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNIMMLH1[28]                               OR2B                    Y             Out     0.516     3.417       -         
N_860                                                                                               Net                     -             -       1.639     -           8         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNIHK874_0[31]                             NOR3                    C             In      -         5.056       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNIHK874_0[31]                             NOR3                    Y             Out     0.751     5.806       -         
xhdl1221_i_1[12]                                                                                    Net                     -             -       1.776     -           11        
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNI02A15[12]     NOR2A                   B             In      -         7.583       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNI02A15[12]     NOR2A                   Y             Out     0.386     7.968       -         
N_185                                                                                               Net                     -             -       0.322     -           1         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNIDKK69[12]     NOR2                    B             In      -         8.290       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNIDKK69[12]     NOR2                    Y             Out     0.646     8.937       -         
masterAddrInProg_i_1[0]                                                                             Net                     -             -       1.279     -           5         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNIITQN9[0]      NOR2B                   B             In      -         10.216      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNIITQN9[0]      NOR2B                   Y             Out     0.516     10.732      -         
hsel2                                                                                               Net                     -             -       2.381     -           21        
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNI4RLFJ[0]      AO1A                    C             In      -         13.113      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNI4RLFJ[0]      AO1A                    Y             Out     0.655     13.768      -         
CoreAHBLite_0_AHBmslave12_HSELx                                                                     Net                     -             -       1.184     -           4         
M1Proc_0.b1553BRM_AHBSlv_0.r\.ready_RNIL5DGJ                                                        OR2B                    A             In      -         14.952      -         
M1Proc_0.b1553BRM_AHBSlv_0.r\.ready_RNIL5DGJ                                                        OR2B                    Y             Out     0.488     15.440      -         
N_443                                                                                               Net                     -             -       2.218     -           17        
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_2_RNI27SBK[5]                                                   AO1C                    B             In      -         17.658      -         
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_2_RNI27SBK[5]                                                   AO1C                    Y             Out     0.596     18.254      -         
haddr_0_i_0[5]                                                                                      Net                     -             -       0.322     -           1         
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_2_RNIIQ7EI1[5]                                                  OA1B                    C             In      -         18.575      -         
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_2_RNIIQ7EI1[5]                                                  OA1B                    Y             Out     0.525     19.100      -         
haddr_2_RNIIQ7EI1[5]                                                                                Net                     -             -       1.423     -           6         
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_0[5]                                                            DFN1                    D             In      -         20.523      -         
==================================================================================================================================================================================
Total path delay (propagation time + setup) of 21.062 is 6.187(29.4%) logic and 14.876(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      20.523
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -11.062

    Number of logic level(s):                10
    Starting point:                          M1Proc_0.CortexM1Top_0.M1 / HTRANS[1]
    Ending point:                            M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_1[5] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            gagRetTopMod|clock24_s_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                              Pin           Pin               Arrival     No. of    
Name                                                                                                Type                    Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.M1                                                                           CortexM1Integration     HTRANS[1]     Out     0.000     0.000       -         
CortexM1Top_0_AHBmaster_HTRANS[1]                                                                   Net                     -             -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS_RNI995L                                   MX2                     A             In      -         0.806       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS_RNI995L                                   MX2                     Y             Out     0.568     1.375       -         
M0GATEDHTRANS                                                                                       Net                     -             -       1.526     -           7         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNIMMLH1[28]                               OR2B                    B             In      -         2.901       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNIMMLH1[28]                               OR2B                    Y             Out     0.516     3.417       -         
N_860                                                                                               Net                     -             -       1.639     -           8         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNIHK874_0[31]                             NOR3                    C             In      -         5.056       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNIHK874_0[31]                             NOR3                    Y             Out     0.751     5.806       -         
xhdl1221_i_1[12]                                                                                    Net                     -             -       1.776     -           11        
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNI02A15[12]     NOR2A                   B             In      -         7.583       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNI02A15[12]     NOR2A                   Y             Out     0.386     7.968       -         
N_185                                                                                               Net                     -             -       0.322     -           1         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNIDKK69[12]     NOR2                    B             In      -         8.290       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNIDKK69[12]     NOR2                    Y             Out     0.646     8.937       -         
masterAddrInProg_i_1[0]                                                                             Net                     -             -       1.279     -           5         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNIITQN9[0]      NOR2B                   B             In      -         10.216      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNIITQN9[0]      NOR2B                   Y             Out     0.516     10.732      -         
hsel2                                                                                               Net                     -             -       2.381     -           21        
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNI4RLFJ[0]      AO1A                    C             In      -         13.113      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNI4RLFJ[0]      AO1A                    Y             Out     0.655     13.768      -         
CoreAHBLite_0_AHBmslave12_HSELx                                                                     Net                     -             -       1.184     -           4         
M1Proc_0.b1553BRM_AHBSlv_0.r\.ready_RNIL5DGJ                                                        OR2B                    A             In      -         14.952      -         
M1Proc_0.b1553BRM_AHBSlv_0.r\.ready_RNIL5DGJ                                                        OR2B                    Y             Out     0.488     15.440      -         
N_443                                                                                               Net                     -             -       2.218     -           17        
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_2_RNI27SBK[5]                                                   AO1C                    B             In      -         17.658      -         
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_2_RNI27SBK[5]                                                   AO1C                    Y             Out     0.596     18.254      -         
haddr_0_i_0[5]                                                                                      Net                     -             -       0.322     -           1         
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_2_RNIIQ7EI1[5]                                                  OA1B                    C             In      -         18.575      -         
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_2_RNIIQ7EI1[5]                                                  OA1B                    Y             Out     0.525     19.100      -         
haddr_2_RNIIQ7EI1[5]                                                                                Net                     -             -       1.423     -           6         
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_1[5]                                                            DFN1                    D             In      -         20.523      -         
==================================================================================================================================================================================
Total path delay (propagation time + setup) of 21.062 is 6.187(29.4%) logic and 14.876(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      20.523
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -11.062

    Number of logic level(s):                10
    Starting point:                          M1Proc_0.CortexM1Top_0.M1 / HTRANS[1]
    Ending point:                            M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_2[5] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            gagRetTopMod|clock24_s_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                              Pin           Pin               Arrival     No. of    
Name                                                                                                Type                    Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.M1                                                                           CortexM1Integration     HTRANS[1]     Out     0.000     0.000       -         
CortexM1Top_0_AHBmaster_HTRANS[1]                                                                   Net                     -             -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS_RNI995L                                   MX2                     A             In      -         0.806       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS_RNI995L                                   MX2                     Y             Out     0.568     1.375       -         
M0GATEDHTRANS                                                                                       Net                     -             -       1.526     -           7         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNIMMLH1[28]                               OR2B                    B             In      -         2.901       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNIMMLH1[28]                               OR2B                    Y             Out     0.516     3.417       -         
N_860                                                                                               Net                     -             -       1.639     -           8         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNIHK874_0[31]                             NOR3                    C             In      -         5.056       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNIHK874_0[31]                             NOR3                    Y             Out     0.751     5.806       -         
xhdl1221_i_1[12]                                                                                    Net                     -             -       1.776     -           11        
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNI02A15[12]     NOR2A                   B             In      -         7.583       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNI02A15[12]     NOR2A                   Y             Out     0.386     7.968       -         
N_185                                                                                               Net                     -             -       0.322     -           1         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNIDKK69[12]     NOR2                    B             In      -         8.290       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNIDKK69[12]     NOR2                    Y             Out     0.646     8.937       -         
masterAddrInProg_i_1[0]                                                                             Net                     -             -       1.279     -           5         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNIITQN9[0]      NOR2B                   B             In      -         10.216      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNIITQN9[0]      NOR2B                   Y             Out     0.516     10.732      -         
hsel2                                                                                               Net                     -             -       2.381     -           21        
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNI4RLFJ[0]      AO1A                    C             In      -         13.113      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNI4RLFJ[0]      AO1A                    Y             Out     0.655     13.768      -         
CoreAHBLite_0_AHBmslave12_HSELx                                                                     Net                     -             -       1.184     -           4         
M1Proc_0.b1553BRM_AHBSlv_0.r\.ready_RNIL5DGJ                                                        OR2B                    A             In      -         14.952      -         
M1Proc_0.b1553BRM_AHBSlv_0.r\.ready_RNIL5DGJ                                                        OR2B                    Y             Out     0.488     15.440      -         
N_443                                                                                               Net                     -             -       2.218     -           17        
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_2_RNI27SBK[5]                                                   AO1C                    B             In      -         17.658      -         
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_2_RNI27SBK[5]                                                   AO1C                    Y             Out     0.596     18.254      -         
haddr_0_i_0[5]                                                                                      Net                     -             -       0.322     -           1         
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_2_RNIIQ7EI1[5]                                                  OA1B                    C             In      -         18.575      -         
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_2_RNIIQ7EI1[5]                                                  OA1B                    Y             Out     0.525     19.100      -         
haddr_2_RNIIQ7EI1[5]                                                                                Net                     -             -       1.423     -           6         
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_2[5]                                                            DFN1                    D             In      -         20.523      -         
==================================================================================================================================================================================
Total path delay (propagation time + setup) of 21.062 is 6.187(29.4%) logic and 14.876(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      20.523
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -11.062

    Number of logic level(s):                10
    Starting point:                          M1Proc_0.CortexM1Top_0.M1 / HTRANS[1]
    Ending point:                            M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_3[5] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            gagRetTopMod|clock24_s_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                              Pin           Pin               Arrival     No. of    
Name                                                                                                Type                    Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
M1Proc_0.CortexM1Top_0.M1                                                                           CortexM1Integration     HTRANS[1]     Out     0.000     0.000       -         
CortexM1Top_0_AHBmaster_HTRANS[1]                                                                   Net                     -             -       0.806     -           3         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS_RNI995L                                   MX2                     A             In      -         0.806       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS_RNI995L                                   MX2                     Y             Out     0.568     1.375       -         
M0GATEDHTRANS                                                                                       Net                     -             -       1.526     -           7         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNIMMLH1[28]                               OR2B                    B             In      -         2.901       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNIMMLH1[28]                               OR2B                    Y             Out     0.516     3.417       -         
N_860                                                                                               Net                     -             -       1.639     -           8         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNIHK874_0[31]                             NOR3                    C             In      -         5.056       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNIHK874_0[31]                             NOR3                    Y             Out     0.751     5.806       -         
xhdl1221_i_1[12]                                                                                    Net                     -             -       1.776     -           11        
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNI02A15[12]     NOR2A                   B             In      -         7.583       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNI02A15[12]     NOR2A                   Y             Out     0.386     7.968       -         
N_185                                                                                               Net                     -             -       0.322     -           1         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNIDKK69[12]     NOR2                    B             In      -         8.290       -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNIDKK69[12]     NOR2                    Y             Out     0.646     8.937       -         
masterAddrInProg_i_1[0]                                                                             Net                     -             -       1.279     -           5         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNIITQN9[0]      NOR2B                   B             In      -         10.216      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNIITQN9[0]      NOR2B                   Y             Out     0.516     10.732      -         
hsel2                                                                                               Net                     -             -       2.381     -           21        
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNI4RLFJ[0]      AO1A                    C             In      -         13.113      -         
M1Proc_0.CoreAHBLite_0.matrix4x16.slavestage_12.slave_arbiter.arbRegSMCurrentState_RNI4RLFJ[0]      AO1A                    Y             Out     0.655     13.768      -         
CoreAHBLite_0_AHBmslave12_HSELx                                                                     Net                     -             -       1.184     -           4         
M1Proc_0.b1553BRM_AHBSlv_0.r\.ready_RNIL5DGJ                                                        OR2B                    A             In      -         14.952      -         
M1Proc_0.b1553BRM_AHBSlv_0.r\.ready_RNIL5DGJ                                                        OR2B                    Y             Out     0.488     15.440      -         
N_443                                                                                               Net                     -             -       2.218     -           17        
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_2_RNI27SBK[5]                                                   AO1C                    B             In      -         17.658      -         
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_2_RNI27SBK[5]                                                   AO1C                    Y             Out     0.596     18.254      -         
haddr_0_i_0[5]                                                                                      Net                     -             -       0.322     -           1         
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_2_RNIIQ7EI1[5]                                                  OA1B                    C             In      -         18.575      -         
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_2_RNIIQ7EI1[5]                                                  OA1B                    Y             Out     0.525     19.100      -         
haddr_2_RNIIQ7EI1[5]                                                                                Net                     -             -       1.423     -           6         
M1Proc_0.b1553BRM_AHBSlv_0.r\.haddr_3[5]                                                            DFN1                    D             In      -         20.523      -         
==================================================================================================================================================================================
Total path delay (propagation time + setup) of 21.062 is 6.187(29.4%) logic and 14.876(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 193MB peak: 201MB)


Finished timing report (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 193MB peak: 201MB)

--------------------------------------------------------------------------------
Target Part: M1A3PE3000_PQFP208_STD
Report for cell gagRetTopMod.architecture_gagrettopmod
  Core Cell usage:
              cell count     area count*area
              AND2    49      1.0       49.0
             AND2A     8      1.0        8.0
              AND3    40      1.0       40.0
             AND3A     2      1.0        2.0
               AO1   277      1.0      277.0
              AO12     1      1.0        1.0
              AO13     1      1.0        1.0
              AO16     2      1.0        2.0
              AO18     5      1.0        5.0
              AO1A    96      1.0       96.0
              AO1B     3      1.0        3.0
              AO1C    37      1.0       37.0
              AO1D    28      1.0       28.0
              AOI1    19      1.0       19.0
             AOI1A    14      1.0       14.0
             AOI1B    22      1.0       22.0
               AX1     6      1.0        6.0
              AX1A     1      1.0        1.0
              AX1B    50      1.0       50.0
              AX1C     9      1.0        9.0
              AX1D     5      1.0        5.0
              BUFF     1      1.0        1.0
            CLKINT     6      0.0        0.0
   CortexM1Integration     1      0.0        0.0
               GND    48      0.0        0.0
               INV    16      1.0       16.0
              MAJ3     5      1.0        5.0
              MIN3     2      1.0        2.0
             MIN3X     1      1.0        1.0
               MX2  1278      1.0     1278.0
              MX2A    15      1.0       15.0
              MX2B    34      1.0       34.0
              MX2C    26      1.0       26.0
              NOR2   172      1.0      172.0
             NOR2A   384      1.0      384.0
             NOR2B   691      1.0      691.0
              NOR3    63      1.0       63.0
             NOR3A   105      1.0      105.0
             NOR3B   142      1.0      142.0
             NOR3C   301      1.0      301.0
               OA1    50      1.0       50.0
              OA1A    43      1.0       43.0
              OA1B    44      1.0       44.0
              OA1C    33      1.0       33.0
              OAI1     4      1.0        4.0
               OR2   192      1.0      192.0
              OR2A    98      1.0       98.0
              OR2B    22      1.0       22.0
               OR3   239      1.0      239.0
              OR3A    22      1.0       22.0
              OR3B    34      1.0       34.0
              OR3C    11      1.0       11.0
               VCC    48      0.0        0.0
               XA1    47      1.0       47.0
              XA1A     3      1.0        3.0
              XA1B    29      1.0       29.0
              XA1C     7      1.0        7.0
              XAI1     1      1.0        1.0
             XAI1A     2      1.0        2.0
             XNOR2    36      1.0       36.0
             XNOR3     3      1.0        3.0
               XO1    29      1.0       29.0
              XO1A     6      1.0        6.0
              XOR2   163      1.0      163.0
              XOR3    33      1.0       33.0


            DFI1C0     1      1.0        1.0
            DFI1P0     1      1.0        1.0
            DFN0C0     2      1.0        2.0
            DFN0P0     1      1.0        1.0
              DFN1    64      1.0       64.0
            DFN1C0   356      1.0      356.0
            DFN1C1     1      1.0        1.0
            DFN1E0    18      1.0       18.0
          DFN1E0C0   229      1.0      229.0
          DFN1E0P0     3      1.0        3.0
            DFN1E1    32      1.0       32.0
          DFN1E1C0   698      1.0      698.0
          DFN1E1C1     5      1.0        5.0
          DFN1E1P0   171      1.0      171.0
            DFN1P0    37      1.0       37.0
            RAM4K9    62      0.0        0.0
                   -----          ----------
             TOTAL  6846              6681.0


  IO Cell usage:
              cell count
             INBUF    92
            OUTBUF    55
             UJTAG     1
                   -----
             TOTAL   148


Core Cells         : 6681 of 75264 (9%)
IO Cells           : 148

  RAM/ROM Usage Summary
Block Rams : 62 of 112 (55%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 42MB peak: 201MB)

Process took 0h:00m:16s realtime, 0h:00m:15s cputime
# Tue May 10 17:54:54 2022

###########################################################]
