Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun 20 11:44:57 2018
| Host         : DESKTOP-9ODFEVG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LC3Zybo_top_timing_summary_routed.rpt -rpx LC3Zybo_top_timing_summary_routed.rpx -warn_on_violation
| Design       : LC3Zybo_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 48 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/DRCK (HIGH)

 There are 111 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/TCK (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/UPDATE (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/BSCANE2_inst/DRCK (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/BSCANE2_inst/UPDATE (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/empty_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/FSM_sequential_spi_state_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/FSM_sequential_spi_state_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/FSM_sequential_spi_state_reg[2]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/FSM_sequential_spi_state_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/FSM_sequential_spi_state_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_10/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_11/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_12/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_13/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_14/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_15/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_4/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_5/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_6/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_7/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_8/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_9/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_uart/fifo_rx_unit/empty_reg_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/tick_high_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/tick_low_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 314 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.154        0.000                      0                 3320        0.056        0.000                      0                 3320        2.000        0.000                       0                  1856  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
sys_clk_pin                    {0.000 4.000}        8.000           125.000         
  Inst_clk_generator/CLKFBOUT  {0.000 4.000}        8.000           125.000         
  clk                          {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                      2.000        0.000                       0                     1  
  Inst_clk_generator/CLKFBOUT                                                                                                                                                    6.751        0.000                       0                     2  
  clk                                7.154        0.000                      0                 3006        0.056        0.000                      0                 3006        9.020        0.000                       0                  1853  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     14.084        0.000                      0                  314        0.535        0.000                      0                  314  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Inst_clk_generator/CLKFBOUT
  To Clock:  Inst_clk_generator/CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Inst_clk_generator/CLKFBOUT
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.154ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/psr_0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.731ns  (logic 4.676ns (36.730%)  route 8.055ns (63.270%))
  Logic Levels:           10  (LUT4=2 LUT5=2 LUT6=4 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 25.866 - 20.000 ) 
    Source Clock Delay      (SCD):    6.467ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.726     6.467    Inst_student_code/Inst_lc3_computer/lc3_mem/clk
    RAMB36_X0Y8          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     9.339 r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     9.404    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_0_n_19
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     9.829 r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_0/DOADO[0]
                         net (fo=2, routed)           3.389    13.218    Inst_student_code/Inst_lc3_computer/lc3_uart/fifo_rx_unit/dout[0]
    SLICE_X37Y11         LUT4 (Prop_lut4_I2_O)        0.124    13.342 r  Inst_student_code/Inst_lc3_computer/lc3_uart/fifo_rx_unit/lc3_1_i_19/O
                         net (fo=16, routed)          1.441    14.783    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_in[0]
    SLICE_X28Y8          LUT6 (Prop_lut6_I1_O)        0.124    14.907 f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]<14>1/O
                         net (fo=1, routed)           0.570    15.477    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1][14]
    SLICE_X27Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.601 f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]<14>3/O
                         net (fo=4, routed)           0.619    16.221    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]
    SLICE_X23Y16         LUT5 (Prop_lut5_I3_O)        0.124    16.345 f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/_n083311/O
                         net (fo=7, routed)           0.624    16.969    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/_n0833_mmx_out1
    SLICE_X18Y16         LUT4 (Prop_lut4_I1_O)        0.124    17.093 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4109/O
                         net (fo=1, routed)           0.340    17.433    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4109
    SLICE_X19Y16         LUT6 (Prop_lut6_I2_O)        0.124    17.557 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/_n1985<14>3_SW2_F/O
                         net (fo=1, routed)           0.000    17.557    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/N490
    SLICE_X19Y16         MUXF7 (Prop_muxf7_I0_O)      0.212    17.769 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/_n1985<14>3_SW2/O
                         net (fo=1, routed)           0.433    18.202    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/N107
    SLICE_X19Y16         LUT6 (Prop_lut6_I3_O)        0.299    18.501 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41011/O
                         net (fo=1, routed)           0.572    19.074    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41011
    SLICE_X20Y15         LUT6 (Prop_lut6_I5_O)        0.124    19.198 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41015/O
                         net (fo=1, routed)           0.000    19.198    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[2]_GND_5_o_Mux_329_o
    SLICE_X20Y15         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/psr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.496    25.866    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X20Y15         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/psr_0/C
                         clock pessimism              0.485    26.351    
                         clock uncertainty           -0.079    26.272    
    SLICE_X20Y15         FDRE (Setup_fdre_C_D)        0.079    26.351    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/psr_0
  -------------------------------------------------------------------
                         required time                         26.351    
                         arrival time                         -19.198    
  -------------------------------------------------------------------
                         slack                                  7.154    

Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/psr_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.380ns  (logic 5.247ns (42.382%)  route 7.133ns (57.618%))
  Logic Levels:           6  (DSP48E1=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.864ns = ( 25.864 - 20.000 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.674     6.414    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X28Y11         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518     6.932 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/Q
                         net (fo=77, routed)          2.185     9.118    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.124     9.242 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_38/O
                         net (fo=1, routed)           0.000     9.242    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_38
    SLICE_X3Y1           MUXF7 (Prop_muxf7_I1_O)      0.217     9.459 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_2_f7_7/O
                         net (fo=42, routed)          1.606    11.064    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_divisor[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[2]_P[0])
                                                      4.016    15.080 f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[0]
                         net (fo=2, routed)           1.329    16.409    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[0]
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.124    16.533 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/_n1985<14>1/O
                         net (fo=4, routed)           1.225    17.758    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/_n1985[14]
    SLICE_X18Y17         LUT6 (Prop_lut6_I5_O)        0.124    17.882 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4519/O
                         net (fo=1, routed)           0.788    18.670    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4517
    SLICE_X21Y17         LUT6 (Prop_lut6_I4_O)        0.124    18.794 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4521/O
                         net (fo=1, routed)           0.000    18.794    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[2]_GND_5_o_Mux_328_o
    SLICE_X21Y17         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/psr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.494    25.864    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X21Y17         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/psr_1/C
                         clock pessimism              0.385    26.249    
                         clock uncertainty           -0.079    26.170    
    SLICE_X21Y17         FDRE (Setup_fdre_C_D)        0.031    26.201    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/psr_1
  -------------------------------------------------------------------
                         required time                         26.201    
                         arrival time                         -18.794    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.463ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_2_4/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.379ns  (logic 5.123ns (41.385%)  route 7.256ns (58.615%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.921ns = ( 25.921 - 20.000 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.674     6.414    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X28Y11         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518     6.932 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/Q
                         net (fo=77, routed)          2.185     9.118    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.124     9.242 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_38/O
                         net (fo=1, routed)           0.000     9.242    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_38
    SLICE_X3Y1           MUXF7 (Prop_muxf7_I1_O)      0.217     9.459 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_2_f7_7/O
                         net (fo=42, routed)          1.606    11.064    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_divisor[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      4.016    15.080 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[4]
                         net (fo=2, routed)           1.556    16.636    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[4]
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124    16.760 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414351/O
                         net (fo=8, routed)           1.909    18.669    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414351
    SLICE_X1Y2           LUT6 (Prop_lut6_I5_O)        0.124    18.793 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o45647/O
                         net (fo=1, routed)           0.000    18.793    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_332_OUT[4]
    SLICE_X1Y2           FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_2_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.551    25.921    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X1Y2           FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_2_4/C
                         clock pessimism              0.385    26.306    
                         clock uncertainty           -0.079    26.227    
    SLICE_X1Y2           FDRE (Setup_fdre_C_D)        0.029    26.256    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_2_4
  -------------------------------------------------------------------
                         required time                         26.256    
                         arrival time                         -18.793    
  -------------------------------------------------------------------
                         slack                                  7.463    

Slack (MET) :             7.512ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_6/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.330ns  (logic 5.123ns (41.548%)  route 7.207ns (58.452%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.874ns = ( 25.874 - 20.000 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.674     6.414    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X28Y11         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518     6.932 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/Q
                         net (fo=77, routed)          2.185     9.118    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.124     9.242 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_38/O
                         net (fo=1, routed)           0.000     9.242    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_38
    SLICE_X3Y1           MUXF7 (Prop_muxf7_I1_O)      0.217     9.459 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_2_f7_7/O
                         net (fo=42, routed)          1.606    11.064    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_divisor[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[2]_P[6])
                                                      4.016    15.080 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[6]
                         net (fo=2, routed)           1.150    16.230    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[6]
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.124    16.354 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4145711/O
                         net (fo=8, routed)           2.267    18.621    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414571
    SLICE_X16Y1          LUT6 (Prop_lut6_I5_O)        0.124    18.745 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o42367/O
                         net (fo=1, routed)           0.000    18.745    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_330_OUT[6]
    SLICE_X16Y1          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.504    25.874    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X16Y1          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_6/C
                         clock pessimism              0.385    26.259    
                         clock uncertainty           -0.079    26.180    
    SLICE_X16Y1          FDRE (Setup_fdre_C_D)        0.077    26.257    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_6
  -------------------------------------------------------------------
                         required time                         26.257    
                         arrival time                         -18.745    
  -------------------------------------------------------------------
                         slack                                  7.512    

Slack (MET) :             7.636ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_4_6/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.162ns  (logic 5.123ns (42.124%)  route 7.039ns (57.876%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.875ns = ( 25.875 - 20.000 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.674     6.414    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X28Y11         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518     6.932 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/Q
                         net (fo=77, routed)          2.185     9.118    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.124     9.242 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_38/O
                         net (fo=1, routed)           0.000     9.242    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_38
    SLICE_X3Y1           MUXF7 (Prop_muxf7_I1_O)      0.217     9.459 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_2_f7_7/O
                         net (fo=42, routed)          1.606    11.064    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_divisor[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[2]_P[6])
                                                      4.016    15.080 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[6]
                         net (fo=2, routed)           1.150    16.230    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[6]
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.124    16.354 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4145711/O
                         net (fo=8, routed)           2.098    18.452    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414571
    SLICE_X15Y0          LUT6 (Prop_lut6_I5_O)        0.124    18.576 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o49367/O
                         net (fo=1, routed)           0.000    18.576    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_334_OUT[6]
    SLICE_X15Y0          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_4_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.505    25.875    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X15Y0          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_4_6/C
                         clock pessimism              0.385    26.260    
                         clock uncertainty           -0.079    26.181    
    SLICE_X15Y0          FDRE (Setup_fdre_C_D)        0.031    26.212    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_4_6
  -------------------------------------------------------------------
                         required time                         26.212    
                         arrival time                         -18.576    
  -------------------------------------------------------------------
                         slack                                  7.636    

Slack (MET) :             7.719ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_2_3/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.122ns  (logic 5.123ns (42.262%)  route 6.999ns (57.738%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.873ns = ( 25.873 - 20.000 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.674     6.414    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X28Y11         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518     6.932 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/Q
                         net (fo=77, routed)          2.185     9.118    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.124     9.242 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_38/O
                         net (fo=1, routed)           0.000     9.242    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_38
    SLICE_X3Y1           MUXF7 (Prop_muxf7_I1_O)      0.217     9.459 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_2_f7_7/O
                         net (fo=42, routed)          1.606    11.064    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_divisor[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      4.016    15.080 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[3]
                         net (fo=2, routed)           1.147    16.227    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[3]
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124    16.351 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414241/O
                         net (fo=8, routed)           2.061    18.412    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414241
    SLICE_X20Y1          LUT6 (Prop_lut6_I5_O)        0.124    18.536 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o45537/O
                         net (fo=1, routed)           0.000    18.536    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_332_OUT[3]
    SLICE_X20Y1          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_2_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.503    25.873    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X20Y1          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_2_3/C
                         clock pessimism              0.385    26.258    
                         clock uncertainty           -0.079    26.179    
    SLICE_X20Y1          FDRE (Setup_fdre_C_D)        0.077    26.256    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_2_3
  -------------------------------------------------------------------
                         required time                         26.256    
                         arrival time                         -18.536    
  -------------------------------------------------------------------
                         slack                                  7.719    

Slack (MET) :             7.769ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_1_6/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.073ns  (logic 5.123ns (42.432%)  route 6.950ns (57.568%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.874ns = ( 25.874 - 20.000 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.674     6.414    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X28Y11         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518     6.932 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/Q
                         net (fo=77, routed)          2.185     9.118    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.124     9.242 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_38/O
                         net (fo=1, routed)           0.000     9.242    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_38
    SLICE_X3Y1           MUXF7 (Prop_muxf7_I1_O)      0.217     9.459 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_2_f7_7/O
                         net (fo=42, routed)          1.606    11.064    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_divisor[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[2]_P[6])
                                                      4.016    15.080 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[6]
                         net (fo=2, routed)           1.150    16.230    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[6]
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.124    16.354 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4145711/O
                         net (fo=8, routed)           2.010    18.364    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414571
    SLICE_X16Y0          LUT6 (Prop_lut6_I5_O)        0.124    18.488 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o44117/O
                         net (fo=1, routed)           0.000    18.488    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_331_OUT[6]
    SLICE_X16Y0          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_1_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.504    25.874    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X16Y0          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_1_6/C
                         clock pessimism              0.385    26.259    
                         clock uncertainty           -0.079    26.180    
    SLICE_X16Y0          FDRE (Setup_fdre_C_D)        0.077    26.257    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_1_6
  -------------------------------------------------------------------
                         required time                         26.257    
                         arrival time                         -18.488    
  -------------------------------------------------------------------
                         slack                                  7.769    

Slack (MET) :             7.784ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_6_4/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.065ns  (logic 5.123ns (42.463%)  route 6.942ns (57.537%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.880ns = ( 25.880 - 20.000 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.674     6.414    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X28Y11         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518     6.932 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/Q
                         net (fo=77, routed)          2.185     9.118    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.124     9.242 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_38/O
                         net (fo=1, routed)           0.000     9.242    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_38
    SLICE_X3Y1           MUXF7 (Prop_muxf7_I1_O)      0.217     9.459 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_2_f7_7/O
                         net (fo=42, routed)          1.606    11.064    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_divisor[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      4.016    15.080 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[4]
                         net (fo=2, routed)           1.556    16.636    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[4]
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124    16.760 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414351/O
                         net (fo=8, routed)           1.594    18.355    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414351
    SLICE_X6Y1           LUT6 (Prop_lut6_I5_O)        0.124    18.479 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o412647/O
                         net (fo=1, routed)           0.000    18.479    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_336_OUT[4]
    SLICE_X6Y1           FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_6_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.510    25.880    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X6Y1           FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_6_4/C
                         clock pessimism              0.385    26.265    
                         clock uncertainty           -0.079    26.186    
    SLICE_X6Y1           FDRE (Setup_fdre_C_D)        0.077    26.263    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_6_4
  -------------------------------------------------------------------
                         required time                         26.263    
                         arrival time                         -18.479    
  -------------------------------------------------------------------
                         slack                                  7.784    

Slack (MET) :             7.794ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_4_4/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.052ns  (logic 5.123ns (42.508%)  route 6.929ns (57.492%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.925ns = ( 25.925 - 20.000 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.674     6.414    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X28Y11         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518     6.932 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/Q
                         net (fo=77, routed)          2.185     9.118    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.124     9.242 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_38/O
                         net (fo=1, routed)           0.000     9.242    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_38
    SLICE_X3Y1           MUXF7 (Prop_muxf7_I1_O)      0.217     9.459 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_2_f7_7/O
                         net (fo=42, routed)          1.606    11.064    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_divisor[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      4.016    15.080 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[4]
                         net (fo=2, routed)           1.556    16.636    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[4]
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124    16.760 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414351/O
                         net (fo=8, routed)           1.582    18.342    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414351
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.124    18.466 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o49147/O
                         net (fo=1, routed)           0.000    18.466    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_334_OUT[4]
    SLICE_X2Y2           FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_4_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.555    25.925    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X2Y2           FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_4_4/C
                         clock pessimism              0.385    26.310    
                         clock uncertainty           -0.079    26.231    
    SLICE_X2Y2           FDRE (Setup_fdre_C_D)        0.029    26.260    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_4_4
  -------------------------------------------------------------------
                         required time                         26.260    
                         arrival time                         -18.466    
  -------------------------------------------------------------------
                         slack                                  7.794    

Slack (MET) :             7.797ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_15/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.090ns  (logic 5.123ns (42.374%)  route 6.967ns (57.626%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 25.866 - 20.000 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.674     6.414    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X28Y11         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518     6.932 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr_0/Q
                         net (fo=77, routed)          2.185     9.118    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/instr[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.124     9.242 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_38/O
                         net (fo=1, routed)           0.000     9.242    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_38
    SLICE_X3Y1           MUXF7 (Prop_muxf7_I1_O)      0.217     9.459 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_divider_divisor_2_f7_7/O
                         net (fo=42, routed)          1.606    11.064    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/divider_divisor[2]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[2]_P[15])
                                                      4.016    15.080 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmult_n0620/P[15]
                         net (fo=5, routed)           1.182    16.262    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/n0620[15]
    SLICE_X10Y16         LUT6 (Prop_lut6_I5_O)        0.124    16.386 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4139111/O
                         net (fo=9, routed)           1.995    18.380    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413911
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124    18.504 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41704/O
                         net (fo=1, routed)           0.000    18.504    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/state[3]_X_5_o_wide_mux_330_OUT[15]
    SLICE_X26Y15         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.496    25.866    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X26Y15         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_15/C
                         clock pessimism              0.485    26.351    
                         clock uncertainty           -0.079    26.272    
    SLICE_X26Y15         FDRE (Setup_fdre_C_D)        0.029    26.301    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reg_0_15
  -------------------------------------------------------------------
                         required time                         26.301    
                         arrival time                         -18.504    
  -------------------------------------------------------------------
                         slack                                  7.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000009/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000049/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.469%)  route 0.246ns (63.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.558     1.830    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X23Y14         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000009/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y14         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000009/Q
                         net (fo=1, routed)           0.246     2.216    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_sig00000047
    SLICE_X17Y19         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000049/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.823     2.377    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X17Y19         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000049/C
                         clock pessimism             -0.287     2.090    
    SLICE_X17Y19         FDRE (Hold_fdre_C_D)         0.070     2.160    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000049
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000049/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007ae/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.557     1.829    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X17Y19         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000049/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDRE (Prop_fdre_C_Q)         0.141     1.970 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk00000049/Q
                         net (fo=1, routed)           0.056     2.026    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_sig000000a5
    SLICE_X16Y19         SRL16E                                       r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007ae/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.823     2.377    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X16Y19         SRL16E                                       r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007ae/CLK
                         clock pessimism             -0.535     1.842    
    SLICE_X16Y19         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.959    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007ae
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_12/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.117%)  route 0.179ns (55.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.564     1.836    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X27Y7          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.141     1.977 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_1/Q
                         net (fo=39, routed)          0.179     2.155    Inst_student_code/Inst_lc3_computer/lc3_mem/addr[1]
    RAMB36_X1Y1          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_12/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.874     2.428    Inst_student_code/Inst_lc3_computer/lc3_mem/clk
    RAMB36_X1Y1          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_12/CLKARDCLK
                         clock pessimism             -0.534     1.894    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.077    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_12
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_7/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_7/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.696%)  route 0.265ns (65.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.561     1.833    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X21Y8          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y8          FDCE (Prop_fdce_C_Q)         0.141     1.974 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_7/Q
                         net (fo=23, routed)          0.265     2.239    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_data_in[7]
    SLICE_X24Y4          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.830     2.384    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X24Y4          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_7/C
                         clock pessimism             -0.287     2.097    
    SLICE_X24Y4          FDCE (Hold_fdce_C_D)         0.063     2.160    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_7
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_7/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_12/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.736%)  route 0.181ns (56.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.564     1.836    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X26Y7          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y7          FDRE (Prop_fdre_C_Q)         0.141     1.977 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_7/Q
                         net (fo=34, routed)          0.181     2.158    Inst_student_code/Inst_lc3_computer/lc3_mem/addr[7]
    RAMB36_X1Y1          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_12/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.874     2.428    Inst_student_code/Inst_lc3_computer/lc3_mem/clk
    RAMB36_X1Y1          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_12/CLKARDCLK
                         clock pessimism             -0.534     1.894    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.077    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_12
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_6/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_12/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.755%)  route 0.197ns (58.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.564     1.836    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X26Y7          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y7          FDRE (Prop_fdre_C_Q)         0.141     1.977 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_6/Q
                         net (fo=34, routed)          0.197     2.173    Inst_student_code/Inst_lc3_computer/lc3_mem/addr[6]
    RAMB36_X1Y1          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_12/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.874     2.428    Inst_student_code/Inst_lc3_computer/lc3_mem/clk
    RAMB36_X1Y1          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_12/CLKARDCLK
                         clock pessimism             -0.534     1.894    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.077    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_12
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_7/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_6_7/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.403%)  route 0.294ns (67.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.561     1.833    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X21Y8          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y8          FDCE (Prop_fdce_C_Q)         0.141     1.974 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_7/Q
                         net (fo=23, routed)          0.294     2.268    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_data_in[7]
    SLICE_X23Y2          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_6_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.831     2.385    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X23Y2          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_6_7/C
                         clock pessimism             -0.287     2.098    
    SLICE_X23Y2          FDCE (Hold_fdce_C_D)         0.070     2.168    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_6_7
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_7/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_7/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.724%)  route 0.318ns (69.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.561     1.833    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X21Y8          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y8          FDCE (Prop_fdce_C_Q)         0.141     1.974 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_7/Q
                         net (fo=23, routed)          0.318     2.292    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_data_in[7]
    SLICE_X25Y5          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.830     2.384    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X25Y5          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_7/C
                         clock pessimism             -0.287     2.097    
    SLICE_X25Y5          FDCE (Hold_fdce_C_D)         0.063     2.160    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_7
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.582%)  route 0.085ns (31.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.579     1.851    Inst_student_code/Inst_lc3_computer/clk
    SLICE_X39Y25         FDRE                                         r  Inst_student_code/Inst_lc3_computer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141     1.992 r  Inst_student_code/Inst_lc3_computer/counter_reg[3]/Q
                         net (fo=6, routed)           0.085     2.077    Inst_student_code/Inst_lc3_computer/counter[3]
    SLICE_X38Y25         LUT5 (Prop_lut5_I3_O)        0.045     2.122 r  Inst_student_code/Inst_lc3_computer/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.122    Inst_student_code/Inst_lc3_computer/counter_0[6]
    SLICE_X38Y25         FDRE                                         r  Inst_student_code/Inst_lc3_computer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.845     2.399    Inst_student_code/Inst_lc3_computer/clk
    SLICE_X38Y25         FDRE                                         r  Inst_student_code/Inst_lc3_computer/counter_reg[6]/C
                         clock pessimism             -0.535     1.864    
    SLICE_X38Y25         FDRE (Hold_fdre_C_D)         0.121     1.985    Inst_student_code/Inst_lc3_computer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_12/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.947%)  route 0.241ns (63.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.565     1.837    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X26Y5          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y5          FDRE (Prop_fdre_C_Q)         0.141     1.978 r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/addr_2/Q
                         net (fo=52, routed)          0.241     2.218    Inst_student_code/Inst_lc3_computer/lc3_mem/addr[2]
    RAMB36_X1Y1          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_12/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.874     2.428    Inst_student_code/Inst_lc3_computer/lc3_mem/clk
    RAMB36_X1Y1          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_12/CLKARDCLK
                         clock pessimism             -0.534     1.894    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.077    Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_12
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y6     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y6     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y0     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y9     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y5     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y9     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y5     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_1_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y0     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y2     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y8     Inst_student_code/Inst_lc3_computer/lc3_mem/ram_reg_0_6/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y19    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007ae/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y21    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007be/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y21    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007c1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y23    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007c5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y21    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007c9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y21    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007cd/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y17     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007aa/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y17     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007aa/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y19    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007ac/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y17     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y14     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y14     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y14     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007ba/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y14     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007bb/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y19    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007ac/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y19    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007ae/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X4Y15     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X4Y15     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X4Y15     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X4Y15     Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/dvd/blk00000003_blk000007b6/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       14.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.535ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.084ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_11/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 0.670ns (13.196%)  route 4.407ns (86.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 25.867 - 20.000 ) 
    Source Clock Delay      (SCD):    6.404ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.664     6.404    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X28Y20         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.518     6.922 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=71, routed)          1.375     8.298    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.152     8.450 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          3.032    11.482    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X18Y15         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.497    25.867    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X18Y15         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_11/C
                         clock pessimism              0.385    26.252    
                         clock uncertainty           -0.079    26.173    
    SLICE_X18Y15         FDCE (Recov_fdce_C_CLR)     -0.607    25.566    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_11
  -------------------------------------------------------------------
                         required time                         25.566    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                 14.084    

Slack (MET) :             14.160ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_14/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 0.670ns (13.395%)  route 4.332ns (86.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 25.867 - 20.000 ) 
    Source Clock Delay      (SCD):    6.404ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.664     6.404    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X28Y20         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.518     6.922 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=71, routed)          1.375     8.298    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.152     8.450 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.957    11.406    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X21Y13         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.497    25.867    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X21Y13         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_14/C
                         clock pessimism              0.385    26.252    
                         clock uncertainty           -0.079    26.173    
    SLICE_X21Y13         FDCE (Recov_fdce_C_CLR)     -0.607    25.566    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_14
  -------------------------------------------------------------------
                         required time                         25.566    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                 14.160    

Slack (MET) :             14.258ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_9/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 0.670ns (13.653%)  route 4.237ns (86.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.871ns = ( 25.871 - 20.000 ) 
    Source Clock Delay      (SCD):    6.404ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.664     6.404    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X28Y20         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.518     6.922 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=71, routed)          1.375     8.298    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.152     8.450 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.862    11.312    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X17Y9          FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.501    25.871    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X17Y9          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_9/C
                         clock pessimism              0.385    26.256    
                         clock uncertainty           -0.079    26.177    
    SLICE_X17Y9          FDCE (Recov_fdce_C_CLR)     -0.607    25.570    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_9
  -------------------------------------------------------------------
                         required time                         25.570    
                         arrival time                         -11.312    
  -------------------------------------------------------------------
                         slack                                 14.258    

Slack (MET) :             14.385ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_8/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 0.670ns (13.745%)  route 4.204ns (86.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.864ns = ( 25.864 - 20.000 ) 
    Source Clock Delay      (SCD):    6.404ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.664     6.404    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X28Y20         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.518     6.922 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=71, routed)          1.375     8.298    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.152     8.450 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.829    11.279    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X22Y12         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.494    25.864    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X22Y12         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_8/C
                         clock pessimism              0.485    26.349    
                         clock uncertainty           -0.079    26.270    
    SLICE_X22Y12         FDCE (Recov_fdce_C_CLR)     -0.607    25.663    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_8
  -------------------------------------------------------------------
                         required time                         25.663    
                         arrival time                         -11.279    
  -------------------------------------------------------------------
                         slack                                 14.385    

Slack (MET) :             14.438ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_0/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 0.670ns (14.169%)  route 4.058ns (85.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 25.872 - 20.000 ) 
    Source Clock Delay      (SCD):    6.404ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.664     6.404    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X28Y20         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.518     6.922 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=71, routed)          1.375     8.298    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.152     8.450 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.683    11.133    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X17Y7          FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.502    25.872    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X17Y7          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_0/C
                         clock pessimism              0.385    26.257    
                         clock uncertainty           -0.079    26.178    
    SLICE_X17Y7          FDCE (Recov_fdce_C_CLR)     -0.607    25.571    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_0
  -------------------------------------------------------------------
                         required time                         25.571    
                         arrival time                         -11.133    
  -------------------------------------------------------------------
                         slack                                 14.438    

Slack (MET) :             14.540ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_2/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 0.670ns (14.482%)  route 3.957ns (85.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 25.872 - 20.000 ) 
    Source Clock Delay      (SCD):    6.404ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.664     6.404    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X28Y20         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.518     6.922 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=71, routed)          1.375     8.298    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.152     8.450 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.581    11.031    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X21Y3          FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.502    25.872    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X21Y3          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_2/C
                         clock pessimism              0.385    26.257    
                         clock uncertainty           -0.079    26.178    
    SLICE_X21Y3          FDCE (Recov_fdce_C_CLR)     -0.607    25.571    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_2
  -------------------------------------------------------------------
                         required time                         25.571    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                 14.540    

Slack (MET) :             14.540ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_4/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 0.670ns (14.482%)  route 3.957ns (85.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 25.872 - 20.000 ) 
    Source Clock Delay      (SCD):    6.404ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.664     6.404    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X28Y20         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.518     6.922 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=71, routed)          1.375     8.298    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.152     8.450 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.581    11.031    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X21Y3          FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.502    25.872    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X21Y3          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_4/C
                         clock pessimism              0.385    26.257    
                         clock uncertainty           -0.079    26.178    
    SLICE_X21Y3          FDCE (Recov_fdce_C_CLR)     -0.607    25.571    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_4
  -------------------------------------------------------------------
                         required time                         25.571    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                 14.540    

Slack (MET) :             14.585ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_10/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.670ns (14.625%)  route 3.911ns (85.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 25.872 - 20.000 ) 
    Source Clock Delay      (SCD):    6.404ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.664     6.404    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X28Y20         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.518     6.922 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=71, routed)          1.375     8.298    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.152     8.450 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.536    10.985    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X17Y8          FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.502    25.872    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X17Y8          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_10/C
                         clock pessimism              0.385    26.257    
                         clock uncertainty           -0.079    26.178    
    SLICE_X17Y8          FDCE (Recov_fdce_C_CLR)     -0.607    25.571    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/data_out_10
  -------------------------------------------------------------------
                         required time                         25.571    
                         arrival time                         -10.985    
  -------------------------------------------------------------------
                         slack                                 14.585    

Slack (MET) :             14.850ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_13/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 0.670ns (15.189%)  route 3.741ns (84.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 25.866 - 20.000 ) 
    Source Clock Delay      (SCD):    6.404ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.664     6.404    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X28Y20         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.518     6.922 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=71, routed)          1.375     8.298    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.152     8.450 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.366    10.815    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X25Y10         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.496    25.866    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X25Y10         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_13/C
                         clock pessimism              0.485    26.351    
                         clock uncertainty           -0.079    26.272    
    SLICE_X25Y10         FDCE (Recov_fdce_C_CLR)     -0.607    25.665    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_13
  -------------------------------------------------------------------
                         required time                         25.665    
                         arrival time                         -10.815    
  -------------------------------------------------------------------
                         slack                                 14.850    

Slack (MET) :             14.850ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_14/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 0.670ns (15.189%)  route 3.741ns (84.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 25.866 - 20.000 ) 
    Source Clock Delay      (SCD):    6.404ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.664     6.404    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X28Y20         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.518     6.922 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=71, routed)          1.375     8.298    Inst_ZyboVIOSE_wrapper/dbg_btn
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.152     8.450 f  Inst_ZyboVIOSE_wrapper/lc3_1_i_2/O
                         net (fo=43, routed)          2.366    10.815    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/reset
    SLICE_X25Y10         FDCE                                         f  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        1.496    25.866    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/clk
    SLICE_X25Y10         FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_14/C
                         clock pessimism              0.485    26.351    
                         clock uncertainty           -0.079    26.272    
    SLICE_X25Y10         FDCE (Recov_fdce_C_CLR)     -0.607    25.665    Inst_student_code/Inst_lc3_computer/lc3_mux/lc3_1/pc_14
  -------------------------------------------------------------------
                         required time                         25.665    
                         arrival time                         -10.815    
  -------------------------------------------------------------------
                         slack                                 14.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_0_6/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.241%)  route 0.315ns (65.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.564     1.836    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X32Y7          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.164     2.000 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.315     2.315    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X29Y5          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_0_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.833     2.387    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X29Y5          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_0_6/C
                         clock pessimism             -0.515     1.872    
    SLICE_X29Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.780    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_0_6
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_0/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.164ns (26.780%)  route 0.448ns (73.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.564     1.836    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X32Y7          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.164     2.000 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.448     2.448    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X30Y3          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.833     2.387    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X30Y3          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_0/C
                         clock pessimism             -0.515     1.872    
    SLICE_X30Y3          FDCE (Remov_fdce_C_CLR)     -0.067     1.805    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_0
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_1/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.164ns (26.780%)  route 0.448ns (73.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.564     1.836    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X32Y7          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.164     2.000 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.448     2.448    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X30Y3          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.833     2.387    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X30Y3          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_1/C
                         clock pessimism             -0.515     1.872    
    SLICE_X30Y3          FDCE (Remov_fdce_C_CLR)     -0.067     1.805    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_1
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_3/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.164ns (26.780%)  route 0.448ns (73.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.564     1.836    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X32Y7          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.164     2.000 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.448     2.448    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X30Y3          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.833     2.387    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X30Y3          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_3/C
                         clock pessimism             -0.515     1.872    
    SLICE_X30Y3          FDCE (Remov_fdce_C_CLR)     -0.067     1.805    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_3
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_6/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.164ns (26.780%)  route 0.448ns (73.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.564     1.836    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X32Y7          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.164     2.000 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.448     2.448    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X30Y3          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.833     2.387    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X30Y3          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_6/C
                         clock pessimism             -0.515     1.872    
    SLICE_X30Y3          FDCE (Remov_fdce_C_CLR)     -0.067     1.805    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_6
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_3_0/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.164ns (26.121%)  route 0.464ns (73.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.564     1.836    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X32Y7          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.164     2.000 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.464     2.464    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X28Y4          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_3_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.833     2.387    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X28Y4          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_3_0/C
                         clock pessimism             -0.515     1.872    
    SLICE_X28Y4          FDCE (Remov_fdce_C_CLR)     -0.067     1.805    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_3_0
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_3_1/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.164ns (26.121%)  route 0.464ns (73.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.564     1.836    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X32Y7          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.164     2.000 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.464     2.464    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X28Y4          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_3_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.833     2.387    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X28Y4          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_3_1/C
                         clock pessimism             -0.515     1.872    
    SLICE_X28Y4          FDCE (Remov_fdce_C_CLR)     -0.067     1.805    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_3_1
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_3_3/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.164ns (26.121%)  route 0.464ns (73.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.564     1.836    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X32Y7          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.164     2.000 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.464     2.464    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X28Y4          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_3_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.833     2.387    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X28Y4          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_3_3/C
                         clock pessimism             -0.515     1.872    
    SLICE_X28Y4          FDCE (Remov_fdce_C_CLR)     -0.067     1.805    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_3_3
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_3_5/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.164ns (26.121%)  route 0.464ns (73.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.564     1.836    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X32Y7          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.164     2.000 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.464     2.464    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X28Y4          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_3_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.833     2.387    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X28Y4          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_3_5/C
                         clock pessimism             -0.515     1.872    
    SLICE_X28Y4          FDCE (Remov_fdce_C_CLR)     -0.067     1.805    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_3_5
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_3_6/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.164ns (26.121%)  route 0.464ns (73.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.564     1.836    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X32Y7          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.164     2.000 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.464     2.464    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X28Y4          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_3_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1851, routed)        0.833     2.387    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X28Y4          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_3_6/C
                         clock pessimism             -0.515     1.872    
    SLICE_X28Y4          FDCE (Remov_fdce_C_CLR)     -0.067     1.805    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_3_6
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.659    





