

================================================================
== Vitis HLS Report for 'input_layer_Pipeline_NEURON_LEAK_LOOP'
================================================================
* Date:           Mon Oct 28 16:02:33 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.988 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- NEURON_LEAK_LOOP  |        2|        2|         2|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     80|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      37|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      37|    125|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |beta_index_3_fu_82_p2                 |         +|   0|  0|  10|           2|           1|
    |membrane_leak_accumulator_1_fu_96_p2  |         +|   0|  0|  23|          16|          16|
    |ashr_ln153_fu_76_p2                   |      ashr|   0|  0|  35|          16|          16|
    |icmp_ln152_fu_66_p2                   |      icmp|   0|  0|  10|           2|           2|
    |ap_enable_pp0                         |       xor|   0|  0|   2|           1|           2|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0|  80|          37|          37|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_sig_allocacmp_beta_index_2    |   9|          2|    2|          4|
    |beta_index_fu_36                 |   9|          2|    2|          4|
    |membrane_leak_accumulator_fu_32  |   9|          2|   16|         32|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  45|         10|   22|         44|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   1|   0|    1|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ashr_ln153_reg_128               |  16|   0|   16|          0|
    |beta_index_fu_36                 |   2|   0|    2|          0|
    |membrane_leak_accumulator_fu_32  |  16|   0|   16|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  37|   0|   37|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+---------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+--------------------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  input_layer_Pipeline_NEURON_LEAK_LOOP|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  input_layer_Pipeline_NEURON_LEAK_LOOP|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  input_layer_Pipeline_NEURON_LEAK_LOOP|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  input_layer_Pipeline_NEURON_LEAK_LOOP|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  input_layer_Pipeline_NEURON_LEAK_LOOP|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  input_layer_Pipeline_NEURON_LEAK_LOOP|  return value|
|NEURONS_MEMBRANE_load                 |   in|   16|     ap_none|                  NEURONS_MEMBRANE_load|        scalar|
|membrane_leak_accumulator_out         |  out|   16|      ap_vld|          membrane_leak_accumulator_out|       pointer|
|membrane_leak_accumulator_out_ap_vld  |  out|    1|      ap_vld|          membrane_leak_accumulator_out|       pointer|
+--------------------------------------+-----+-----+------------+---------------------------------------+--------------+

