Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec  9 04:44:45 2021
| Host         : DESKTOP-UE6QJEH running 64-bit major release  (build 9200)
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 100
+-----------+----------+-----------------------+------------+
| Rule      | Severity | Description           | Violations |
+-----------+----------+-----------------------+------------+
| TIMING-16 | Warning  | Large setup violation | 100        |
+-----------+----------+-----------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.000 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_299_reg_18833_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.003 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_319_reg_19033_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.005 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_308_reg_18918_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.009 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_465_reg_20483_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_227_reg_18113_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.053 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_173_reg_17573_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.059 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_71_reg_16543_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_455_reg_20383_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.076 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_103_reg_16863_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.087 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_93_reg_16763_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_176_reg_17598_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.107 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_433_reg_20163_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.107 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_317_reg_19013_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.108 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_301_reg_18853_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.113 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_278_reg_18618_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.122 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_315_reg_18993_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.123 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_219_reg_18033_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.145 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_127_reg_17103_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.149 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_282_reg_18658_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_225_reg_18093_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.154 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_295_reg_18793_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.155 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_288_reg_18718_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_125_reg_17083_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.188 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_312_reg_18958_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.189 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_321_reg_19053_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.191 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_318_reg_19018_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.198 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_449_reg_20323_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.202 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_453_reg_20363_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_217_reg_18013_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.207 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_77_reg_16603_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.207 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_277_reg_18613_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.214 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_310_reg_18938_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_231_reg_18153_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.274 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_135_reg_17183_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.285 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_259_reg_18433_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.314 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_215_reg_17993_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.321 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_314_reg_18978_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.338 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_99_reg_16823_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.347 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_217_reg_18013_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.349 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_75_reg_16583_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.353 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_324_reg_19078_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.364 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_215_reg_17993_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.364 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_229_reg_18133_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.367 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKBWRCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_320_reg_19038_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.370 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_63_reg_16463_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.372 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_83_reg_16663_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.391 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_211_reg_17943_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.394 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_201_reg_17843_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.398 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_313_reg_18973_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.429 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_263_reg_18473_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.439 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_267_reg_18513_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.465 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_233_reg_18173_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.489 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_267_reg_18513_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.492 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_411_reg_19943_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_385_reg_19683_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.499 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_393_reg_19763_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.510 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_35_reg_16183_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.529 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_79_reg_16623_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.552 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_81_reg_16643_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.563 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_131_reg_17143_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.587 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_409_reg_19923_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.595 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_239_reg_18233_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.612 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_133_reg_17163_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.633 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_389_reg_19723_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.633 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_403_reg_19863_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.644 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_225_reg_18093_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.649 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_415_reg_19983_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.654 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_47_reg_16303_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.657 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_235_reg_18193_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.658 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_219_reg_18033_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.703 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_249_reg_18333_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.775 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_379_reg_19623_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.790 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_load_247_reg_18313_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.794 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_383_reg_19663_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.805 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_37_reg_16203_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.806 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_407_reg_19903_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.811 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_381_reg_19643_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.815 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_425_reg_20083_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.822 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_45_reg_16283_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.831 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_49_reg_16323_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.835 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_397_reg_19803_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_417_reg_20003_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.930 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_377_reg_19603_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.933 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_41_reg_16243_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.948 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_395_reg_19783_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.968 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_429_reg_20123_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.972 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_387_reg_19703_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.984 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_399_reg_19823_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.994 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_427_reg_20103_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -2.008 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_413_reg_19963_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -2.071 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_423_reg_20063_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -2.097 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_401_reg_19843_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -2.133 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_405_reg_19883_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -2.156 ns between system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_391_reg_19743_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -2.461 ns between system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[12]/C (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -2.461 ns between system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[12]/C (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -2.501 ns between system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[15]/C (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -2.501 ns between system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[15]/C (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -2.739 ns between system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[4]/C (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -2.739 ns between system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[4]/C (clocked by clk_fpga_0) and system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


