# Team05-RISCV-Final

- Sam: Register File and ALU
- Dima: Control Unit and Instruction Memory and Control
- Lol√©zio: PC Logic and Program Memory and Top
- Meric: Testbench


Insuctions set:
0000 Addition
0001 SrcA-SrcB
0010 Left shift
0011 Set less then
0100 Unsigned set less than
0101 XOR
0110 Right shift logical
0111 Right shift arithmetic
1000 OR
1001 AND