#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Apr 26 19:23:24 2020
# Process ID: 11797
# Current directory: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron
# Command line: vivado simple_perceptron.xpr
# Log file: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/vivado.log
# Journal file: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/vivado.jou
#-----------------------------------------------------------
start_gui
open_project simple_perceptron.xpr
INFO: [Project 1-313] Project file moved from '/home/wask/workspace/vivado/simple_perceptron' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as '/home/wask/workspace/mgr/hls_perceptron/hls/lab_6_bram/simple_perceptron/solution1'; using path '/home/wask/workspace/hls/lab_6_bram/simple_perceptron/solution1' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wask/workspace/hls/lab_6_bram/simple_perceptron/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 6683.172 ; gain = 197.930 ; free physical = 20547 ; free virtual = 30169
update_compile_order -fileset sources_1
open_bd_design {/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:hls:calcPerceptron:1.0 - calcPerceptron_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - calcPerceptron_0_bram
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - calcPerceptron_0_bram_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Successfully read diagram <design_1> from BD file </home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/design_1.bd>
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wask/workspace/hls/lab_6_bram/simple_perceptron/solution1'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/wask/workspace/mgr/hls_perceptron/hls/simple_perceptron/solution1 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wask/workspace/mgr/hls_perceptron/hls/simple_perceptron/solution1'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wask/workspace/mgr/hls_perceptron/hls/simple_perceptron/solution1'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:calcPerceptron:1.0 [get_ips  design_1_calcPerceptron_0_0] -log ip_upgrade.log
Upgrading '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_calcPerceptron_0_0 (Calcperceptron 1.0) from revision 2004261437 to revision 2004261948
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'w_PORTA' (xilinx.com:interface:bram:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_calcPerceptron_0_0'.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'w_Addr_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'w_Clk_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'w_Din_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'w_Dout_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'w_EN_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'w_Rst_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'w_WEN_A'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_calcPerceptron_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_calcPerceptron_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_calcPerceptron_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </calcPerceptron_0_bram> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </calcPerceptron_0_bram_0> to default.
Wrote  : </home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/calcPerceptron_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/calcPerceptron_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/calcPerceptron_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/calcPerceptron_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block calcPerceptron_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block calcPerceptron_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block calcPerceptron_0_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_calcPerceptron_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 84289709bc89bd05; cache size = 11.917 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = f7b978bf1cb8b459; cache size = 11.917 MB.
export_ip_user_files -of_objects [get_files /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_calcPerceptron_0_0_synth_1
[Sun Apr 26 20:05:10 2020] Launched design_1_calcPerceptron_0_0_synth_1...
Run output will be captured here: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/design_1_calcPerceptron_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.ip_user_files/sim_scripts -ip_user_files_dir /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.ip_user_files -ipstatic_source_dir /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.cache/compile_simlib/modelsim} {questa=/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.cache/compile_simlib/questa} {ies=/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.cache/compile_simlib/ies} {xcelium=/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.cache/compile_simlib/xcelium} {vcs=/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.cache/compile_simlib/vcs} {riviera=/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins calcPerceptron_0/w_PORTA]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells calcPerceptron_0_bram_1]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_2
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_2_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_2_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property location {4.5 1717 82} [get_bd_cells axi_bram_ctrl_2]
set_property location {5 1593 178} [get_bd_cells axi_bram_ctrl_2]
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_2]
connect_bd_intf_net [get_bd_intf_pins calcPerceptron_0_bram_1/BRAM_PORTB] [get_bd_intf_pins axi_bram_ctrl_2/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_2/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_2/S_AXI]
Slave segment </axi_bram_ctrl_2/S_AXI/Mem0> is being mapped into address space </processing_system7_0/Data> at <0x4400_0000 [ 8K ]>
save_bd_design
Wrote  : </home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-2180] Resetting the memory initialization file of </calcPerceptron_0_bram> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </calcPerceptron_0_bram_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </calcPerceptron_0_bram_1> to default.
report_ip_status -name ip_status 
make_wrapper -files [get_files /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </calcPerceptron_0_bram> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </calcPerceptron_0_bram_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </calcPerceptron_0_bram_1> to default.
Wrote  : </home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/calcPerceptron_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/calcPerceptron_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/calcPerceptron_0_bram_1/addrb'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/calcPerceptron_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/calcPerceptron_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/calcPerceptron_0_bram_1/addrb'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </calcPerceptron_0_bram> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </calcPerceptron_0_bram_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </calcPerceptron_0_bram_1> to default.
Wrote  : </home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/calcPerceptron_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/calcPerceptron_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/calcPerceptron_0_bram_1/addrb'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/calcPerceptron_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/calcPerceptron_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/calcPerceptron_0_bram_1/addrb'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block calcPerceptron_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block calcPerceptron_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block calcPerceptron_0_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block calcPerceptron_0_bram_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = f7b978bf1cb8b459; cache size = 17.081 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 84289709bc89bd05; cache size = 17.081 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_bram_ctrl_2_0, cache-ID = a8a2d852caa3d942; cache size = 17.081 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_calcPerceptron_0_bram_1_0, cache-ID = 957881201ef857be; cache size = 17.081 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Sun Apr 26 20:08:17 2020] Launched design_1_xbar_0_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/design_1_xbar_0_synth_1/runme.log
synth_1: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/synth_1/runme.log
[Sun Apr 26 20:08:18 2020] Launched impl_1...
Run output will be captured here: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 7417.859 ; gain = 59.996 ; free physical = 17926 ; free virtual = 27609
write_hw_platform -fixed -force  -include_bit -file /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (/opt/Xilinx/Vivado/2019.2/data/embeddedsw) loading 0 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7417.859 ; gain = 0.000 ; free physical = 17991 ; free virtual = 27683
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
