Version 3.2 HI-TECH Software Intermediate Code
"26728 C:\Program Files (x86)\Microchip\xc8\v1.44\include\pic18f67k40.h
[v _ADCON1 `Vuc ~T0 @X0 0 e@3929 ]
"26811
[v _ADCON2 `Vuc ~T0 @X0 0 e@3930 ]
"26888
[v _ADCON3 `Vuc ~T0 @X0 0 e@3931 ]
"26629
[v _ADCLK `Vuc ~T0 @X0 0 e@3927 ]
"26687
[v _ADREF `Vuc ~T0 @X0 0 e@3928 ]
"27081
[v _ADPRE `Vuc ~T0 @X0 0 e@3934 ]
"26959
[v _ADACQ `Vuc ~T0 @X0 0 e@3932 ]
"27209
[v _ADCON0 `Vuc ~T0 @X0 0 e@3936 ]
"27151
[v _ADPCH `Vuc ~T0 @X0 0 e@3935 ]
[v F17180 `(v ~T0 @X0 1 tf1`ul ]
"164 C:\Program Files (x86)\Microchip\xc8\v1.44\include\pic18.h
[v __delay `JF17180 ~T0 @X0 0 e ]
[p i __delay ]
"27215 C:\Program Files (x86)\Microchip\xc8\v1.44\include\pic18f67k40.h
[s S1240 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1240 . ADGO . ADFM . ADCS . ADCONT ADON ]
"27225
[s S1241 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1241 . GO . ADFM0 ]
"27230
[s S1242 :1 `uc 1 ]
[n S1242 . DONE ]
"27233
[s S1243 :1 `uc 1 ]
[n S1243 . GO_NOT_DONE ]
"27236
[s S1244 :1 `uc 1 ]
[n S1244 . GO_nDONE ]
"27239
[s S1245 :7 `uc 1 :1 `uc 1 ]
[n S1245 . . ADCAL ]
"27214
[u S1239 `S1240 1 `S1241 1 `S1242 1 `S1243 1 `S1244 1 `S1245 1 ]
[n S1239 . . . . . . . ]
"27244
[v _ADCON0bits `VS1239 ~T0 @X0 0 e@3936 ]
"27528
[v _ADRESH `Vuc ~T0 @X0 0 e@3940 ]
"27458
[v _ADRESL `Vuc ~T0 @X0 0 e@3939 ]
"31657
[v _SSP1STAT `Vuc ~T0 @X0 0 e@3988 ]
"32111
[v _SSP1CON1 `Vuc ~T0 @X0 0 e@3989 ]
"32117
[s S1441 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1441 . SSPM CKP SSPEN SSPOV WCOL ]
"32124
[s S1442 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1442 . SSPM0 SSPM1 SSPM2 SSPM3 ]
"32130
[s S1443 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1443 . SSPM01 SSPM11 SSPM21 SSPM31 CKP1 SSPEN1 SSPOV1 WCOL1 ]
"32116
[u S1440 `S1441 1 `S1442 1 `S1443 1 ]
[n S1440 . . . . ]
"32141
[v _SSP1CON1bits `VS1440 ~T0 @X0 0 e@3989 ]
"31447
[v _SSP1BUF `Vuc ~T0 @X0 0 e@3985 ]
"31663
[s S1415 :2 `uc 1 :1 `uc 1 ]
[n S1415 . . R_NOT_W ]
"31667
[s S1416 :5 `uc 1 :1 `uc 1 ]
[n S1416 . . D_NOT_A ]
"31671
[s S1417 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1417 . BF UA R_nW S P D_nA CKE SMP ]
"31681
[s S1418 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S1418 . . R_W . D_A ]
"31687
[s S1419 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S1419 . . nW . nA ]
"31693
[s S1420 :2 `uc 1 :1 `uc 1 ]
[n S1420 . . NOT_WRITE ]
"31697
[s S1421 :5 `uc 1 :1 `uc 1 ]
[n S1421 . . NOT_ADDRESS ]
"31701
[s S1422 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S1422 . . nWRITE . nADDRESS ]
"31707
[s S1423 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S1423 . . READ_WRITE . DATA_ADDRESS ]
"31713
[s S1424 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1424 . . I2C_READ I2C_START I2C_STOP I2C_DAT ]
"31720
[s S1425 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1425 . BF1 UA1 R START STOP D CKE1 SMP1 ]
"31730
[s S1426 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1426 . . RW START1 STOP1 DA ]
"31737
[s S1427 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1427 . . RW1 I2C_START1 I2C_STOP2 DA1 ]
"31744
[s S1428 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1428 . . I2C_READ1 S2 P2 DATA_ADDRESS1 ]
"31751
[s S1429 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S1429 . . READ_WRITE1 . D_A1 ]
"31757
[s S1430 :5 `uc 1 :1 `uc 1 ]
[n S1430 . . D_NOT_A1 ]
"31761
[s S1431 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S1431 . . R_W1 . D_nA1 ]
"31767
[s S1432 :2 `uc 1 :1 `uc 1 ]
[n S1432 . . R_NOT_W1 ]
"31771
[s S1433 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S1433 . . R_nW1 . I2C_DAT1 ]
"31777
[s S1434 :2 `uc 1 :1 `uc 1 ]
[n S1434 . . NOT_W2 ]
"31781
[s S1435 :5 `uc 1 :1 `uc 1 ]
[n S1435 . . NOT_A2 ]
"31785
[s S1436 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S1436 . . nW2 . nA2 ]
"31791
[s S1437 :2 `uc 1 :1 `uc 1 ]
[n S1437 . . NOT_WRITE1 ]
"31795
[s S1438 :5 `uc 1 :1 `uc 1 ]
[n S1438 . . NOT_ADDRESS1 ]
"31799
[s S1439 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S1439 . . nWRITE1 . nADDRESS1 ]
"31662
[u S1414 `S1415 1 `S1416 1 `S1417 1 `S1418 1 `S1419 1 `S1420 1 `S1421 1 `S1422 1 `S1423 1 `S1424 1 `S1425 1 `S1426 1 `S1427 1 `S1428 1 `S1429 1 `S1430 1 `S1431 1 `S1432 1 `S1433 1 `S1434 1 `S1435 1 `S1436 1 `S1437 1 `S1438 1 `S1439 1 ]
[n S1414 . . . . . . . . . . . . . . . . . . . . . . . . . . ]
"31806
[v _SSP1STATbits `VS1414 ~T0 @X0 0 e@3988 ]
"15327
[v _SSP2CON1 `Vuc ~T0 @X0 0 e@3801 ]
"15634
[v _SSP2CON3 `Vuc ~T0 @X0 0 e@3803 ]
"14683
[v _SSP2ADD `Vuc ~T0 @X0 0 e@3798 ]
"14873
[v _SSP2STAT `Vuc ~T0 @X0 0 e@3800 ]
"15453
[s S672 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S672 . SEN RSEN PEN RCEN ACKEN ACKDT ACKSTAT GCEN ]
"15463
[s S673 :1 `uc 1 :5 `uc 1 ]
[n S673 . . ADMSK ]
"15467
[s S674 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S674 . . ADMSK1 ADMSK2 ADMSK3 ADMSK4 ADMSK5 ]
"15475
[s S675 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S675 . SEN2 ADMSK12 ADMSK22 ADMSK32 ACKEN2 ACKDT2 ACKSTAT2 GCEN2 ]
"15485
[s S676 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S676 . . RSEN2 PEN2 RCEN2 ADMSK42 ADMSK52 ]
"15452
[u S671 `S672 1 `S673 1 `S674 1 `S675 1 `S676 1 ]
[n S671 . . . . . . ]
"15494
[v _SSP2CON2bits `VS671 ~T0 @X0 0 e@3802 ]
"4639
[s S233 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S233 . SSP1IF BCL1IF SSP2IF BCL2IF TX1IF RC1IF TX2IF RC2IF ]
"4649
[s S234 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S234 . . RXBNIF . TXBNIF ]
"4638
[u S232 `S233 1 `S234 1 ]
[n S232 . . . ]
"4656
[v _PIR3bits `VS232 ~T0 @X0 0 e@3638 ]
"14663
[v _SSP2BUF `Vuc ~T0 @X0 0 e@3797 ]
"14879
[s S642 :2 `uc 1 :1 `uc 1 ]
[n S642 . . R_NOT_W ]
"14883
[s S643 :5 `uc 1 :1 `uc 1 ]
[n S643 . . D_NOT_A ]
"14887
[s S644 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S644 . BF UA R_nW S P D_nA CKE SMP ]
"14897
[s S645 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S645 . . R_W . D_A ]
"14903
[s S646 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S646 . . nW . nA ]
"14909
[s S647 :2 `uc 1 :1 `uc 1 ]
[n S647 . . NOT_WRITE ]
"14913
[s S648 :5 `uc 1 :1 `uc 1 ]
[n S648 . . NOT_ADDRESS ]
"14917
[s S649 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S649 . . nWRITE . nADDRESS ]
"14923
[s S650 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S650 . . READ_WRITE . DATA_ADDRESS ]
"14929
[s S651 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S651 . . I2C_READ I2C_START I2C_STOP I2C_DAT ]
"14936
[s S652 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S652 . BF2 UA2 R START STOP D CKE2 SMP2 ]
"14946
[s S653 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S653 . . RW START2 STOP2 DA ]
"14953
[s S654 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S654 . . RW2 I2C_START2 I2C_STOP2 DA2 ]
"14960
[s S655 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S655 . . I2C_READ2 S2 P2 DATA_ADDRESS2 ]
"14967
[s S656 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S656 . . READ_WRITE2 . D_A2 ]
"14973
[s S657 :5 `uc 1 :1 `uc 1 ]
[n S657 . . D_NOT_A2 ]
"14977
[s S658 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S658 . . R_W2 . D_nA2 ]
"14983
[s S659 :2 `uc 1 :1 `uc 1 ]
[n S659 . . R_NOT_W2 ]
"14987
[s S660 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S660 . . R_nW2 . I2C_DAT2 ]
"14993
[s S661 :2 `uc 1 :1 `uc 1 ]
[n S661 . . NOT_W2 ]
"14997
[s S662 :5 `uc 1 :1 `uc 1 ]
[n S662 . . NOT_A2 ]
"15001
[s S663 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S663 . . nW2 . nA2 ]
"15007
[s S664 :2 `uc 1 :1 `uc 1 ]
[n S664 . . NOT_WRITE2 ]
"15011
[s S665 :5 `uc 1 :1 `uc 1 ]
[n S665 . . NOT_ADDRESS2 ]
"15015
[s S666 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S666 . . nWRITE2 . nADDRESS2 ]
"14878
[u S641 `S642 1 `S643 1 `S644 1 `S645 1 `S646 1 `S647 1 `S648 1 `S649 1 `S650 1 `S651 1 `S652 1 `S653 1 `S654 1 `S655 1 `S656 1 `S657 1 `S658 1 `S659 1 `S660 1 `S661 1 `S662 1 `S663 1 `S664 1 `S665 1 `S666 1 ]
[n S641 . . . . . . . . . . . . . . . . . . . . . . . . . . ]
"15022
[v _SSP2STATbits `VS641 ~T0 @X0 0 e@3800 ]
"32601
[v _SP1BRGH `Vuc ~T0 @X0 0 e@3995 ]
"32563
[v _SP1BRGL `Vuc ~T0 @X0 0 e@3994 ]
"32813
[v _TX1STA `Vuc ~T0 @X0 0 e@3997 ]
"32639
[v _RC1STA `Vuc ~T0 @X0 0 e@3996 ]
"32969
[v _BAUD1CON `Vuc ~T0 @X0 0 e@3998 ]
"32480
[v _RC1REG `Vuc ~T0 @X0 0 e@3992 ]
"32824
[s S1479 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1479 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
"32834
[s S1480 :6 `uc 1 :1 `uc 1 ]
[n S1480 . . TX8_9 ]
"32838
[s S1481 :1 `uc 1 ]
[n S1481 . TXD8 ]
"32823
[u S1478 `S1479 1 `S1480 1 `S1481 1 ]
[n S1478 . . . . ]
"32842
[v _TX1STAbits `VS1478 ~T0 @X0 0 e@3997 ]
"32518
[v _TX1REG `Vuc ~T0 @X0 0 e@3993 ]
"17476
[v _SP2BRGH `Vuc ~T0 @X0 0 e@3828 ]
"17438
[v _SP2BRGL `Vuc ~T0 @X0 0 e@3827 ]
"17688
[v _TX2STA `Vuc ~T0 @X0 0 e@3830 ]
"17514
[v _RC2STA `Vuc ~T0 @X0 0 e@3829 ]
"17844
[v _BAUD2CON `Vuc ~T0 @X0 0 e@3831 ]
"17355
[v _RC2REG `Vuc ~T0 @X0 0 e@3825 ]
"17699
[s S796 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S796 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
"17709
[s S797 :6 `uc 1 :1 `uc 1 ]
[n S797 . . TX8_92 ]
"17713
[s S798 :1 `uc 1 ]
[n S798 . TXD82 ]
"17698
[u S795 `S796 1 `S797 1 `S798 1 ]
[n S795 . . . . ]
"17717
[v _TX2STAbits `VS795 ~T0 @X0 0 e@3830 ]
"17393
[v _TX2REG `Vuc ~T0 @X0 0 e@3826 ]
"16923
[v _SP3BRGH `Vuc ~T0 @X0 0 e@3821 ]
"16885
[v _SP3BRGL `Vuc ~T0 @X0 0 e@3820 ]
"17083
[v _TX3STA `Vuc ~T0 @X0 0 e@3823 ]
"16961
[v _RC3STA `Vuc ~T0 @X0 0 e@3822 ]
"17205
[v _BAUD3CON `Vuc ~T0 @X0 0 e@3824 ]
"4717
[s S236 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S236 . TX3IF RC3IF TX4IF RC4IF TX5IF RC5IF ]
"4716
[u S235 `S236 1 ]
[n S235 . . ]
"4726
[v _PIR4bits `VS235 ~T0 @X0 0 e@3639 ]
"16802
[v _RC3REG `Vuc ~T0 @X0 0 e@3818 ]
"17094
[s S760 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S760 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
"17093
[u S759 `S760 1 ]
[n S759 . . ]
"17105
[v _TX3STAbits `VS759 ~T0 @X0 0 e@3823 ]
"16840
[v _TX3REG `Vuc ~T0 @X0 0 e@3819 ]
"16370
[v _SP4BRGH `Vuc ~T0 @X0 0 e@3814 ]
"16332
[v _SP4BRGL `Vuc ~T0 @X0 0 e@3813 ]
"16530
[v _TX4STA `Vuc ~T0 @X0 0 e@3816 ]
"16408
[v _RC4STA `Vuc ~T0 @X0 0 e@3815 ]
"16652
[v _BAUD4CON `Vuc ~T0 @X0 0 e@3817 ]
"16249
[v _RC4REG `Vuc ~T0 @X0 0 e@3811 ]
"16541
[s S730 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S730 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
"16540
[u S729 `S730 1 ]
[n S729 . . ]
"16552
[v _TX4STAbits `VS729 ~T0 @X0 0 e@3816 ]
"16287
[v _TX4REG `Vuc ~T0 @X0 0 e@3812 ]
"15817
[v _SP5BRGH `Vuc ~T0 @X0 0 e@3807 ]
"15779
[v _SP5BRGL `Vuc ~T0 @X0 0 e@3806 ]
"15977
[v _TX5STA `Vuc ~T0 @X0 0 e@3809 ]
"15855
[v _RC5STA `Vuc ~T0 @X0 0 e@3808 ]
"16099
[v _BAUD5CON `Vuc ~T0 @X0 0 e@3810 ]
"15696
[v _RC5REG `Vuc ~T0 @X0 0 e@3804 ]
"15988
[s S700 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S700 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
"15987
[u S699 `S700 1 ]
[n S699 . . ]
"15999
[v _TX5STAbits `VS699 ~T0 @X0 0 e@3809 ]
"15734
[v _TX5REG `Vuc ~T0 @X0 0 e@3805 ]
"39499
[v _T0CON1 `Vuc ~T0 @X0 0 e@4054 ]
"39434
[v _T0CON0 `Vuc ~T0 @X0 0 e@4053 ]
"39042
[v _TMR0L `Vuc ~T0 @X0 0 e@4051 ]
"39180
[v _TMR0H `Vuc ~T0 @X0 0 e@4052 ]
"38526
[v _T1GCON `Vuc ~T0 @X0 0 e@4048 ]
"38905
[v _TMR1CLK `Vuc ~T0 @X0 0 e@4050 ]
"38412
[v _T1CON `Vuc ~T0 @X0 0 e@4047 ]
"38418
[s S1781 :2 `uc 1 :1 `uc 1 ]
[n S1781 . . NOT_SYNC ]
"38422
[s S1782 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 ]
[n S1782 . ON RD16 nSYNC . CKPS ]
"38429
[s S1783 :2 `uc 1 :1 `uc 1 ]
[n S1783 . . NOT_T1SYNC ]
"38433
[s S1784 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1784 . TMR1ON T1RD16 nT1SYNC . T1CKPS0 T1CKPS1 ]
"38441
[s S1785 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1785 . . CKPS0 CKPS1 ]
"38446
[s S1786 :1 `uc 1 :1 `uc 1 ]
[n S1786 . . RD161 ]
"38417
[u S1780 `S1781 1 `S1782 1 `S1783 1 `S1784 1 `S1785 1 `S1786 1 ]
[n S1780 . . . . . . . ]
"38451
[v _T1CONbits `VS1780 ~T0 @X0 0 e@4047 ]
"38292
[v _TMR1H `Vuc ~T0 @X0 0 e@4046 ]
"38122
[v _TMR1L `Vuc ~T0 @X0 0 e@4045 ]
"37599
[v _T3GCON `Vuc ~T0 @X0 0 e@4042 ]
"37978
[v _TMR3CLK `Vuc ~T0 @X0 0 e@4044 ]
"37485
[v _T3CON `Vuc ~T0 @X0 0 e@4041 ]
"37491
[s S1737 :2 `uc 1 :1 `uc 1 ]
[n S1737 . . NOT_SYNC ]
"37495
[s S1738 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 ]
[n S1738 . ON RD16 nSYNC . CKPS ]
"37502
[s S1739 :2 `uc 1 :1 `uc 1 ]
[n S1739 . . NOT_T3SYNC ]
"37506
[s S1740 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1740 . TMR3ON T3RD16 nT3SYNC . T3CKPS0 T3CKPS1 ]
"37514
[s S1741 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1741 . . CKPS0 CKPS1 ]
"37519
[s S1742 :1 `uc 1 :1 `uc 1 ]
[n S1742 . . RD163 ]
"37490
[u S1736 `S1737 1 `S1738 1 `S1739 1 `S1740 1 `S1741 1 `S1742 1 ]
[n S1736 . . . . . . . ]
"37524
[v _T3CONbits `VS1736 ~T0 @X0 0 e@4041 ]
"37365
[v _TMR3H `Vuc ~T0 @X0 0 e@4040 ]
"37195
[v _TMR3L `Vuc ~T0 @X0 0 e@4039 ]
"36672
[v _T5GCON `Vuc ~T0 @X0 0 e@4036 ]
"37051
[v _TMR5CLK `Vuc ~T0 @X0 0 e@4038 ]
"36558
[v _T5CON `Vuc ~T0 @X0 0 e@4035 ]
"36564
[s S1693 :2 `uc 1 :1 `uc 1 ]
[n S1693 . . NOT_SYNC ]
"36568
[s S1694 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 ]
[n S1694 . ON RD16 nSYNC . CKPS ]
"36575
[s S1695 :2 `uc 1 :1 `uc 1 ]
[n S1695 . . NOT_T5SYNC ]
"36579
[s S1696 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1696 . TMR5ON T5RD16 nT5SYNC . T5CKPS0 T5CKPS1 ]
"36587
[s S1697 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1697 . . CKPS0 CKPS1 ]
"36592
[s S1698 :1 `uc 1 :1 `uc 1 ]
[n S1698 . . RD165 ]
"36563
[u S1692 `S1693 1 `S1694 1 `S1695 1 `S1696 1 `S1697 1 `S1698 1 ]
[n S1692 . . . . . . . ]
"36597
[v _T5CONbits `VS1692 ~T0 @X0 0 e@4035 ]
"36438
[v _TMR5H `Vuc ~T0 @X0 0 e@4034 ]
"36268
[v _TMR5L `Vuc ~T0 @X0 0 e@4033 ]
"23142
[v _T7GCON `Vuc ~T0 @X0 0 e@3889 ]
"23545
[v _TMR7CLK `Vuc ~T0 @X0 0 e@3891 ]
"23028
[v _T7CON `Vuc ~T0 @X0 0 e@3888 ]
"23034
[s S1044 :2 `uc 1 :1 `uc 1 ]
[n S1044 . . NOT_SYNC ]
"23038
[s S1045 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 ]
[n S1045 . ON RD16 nSYNC . CKPS ]
"23045
[s S1046 :2 `uc 1 :1 `uc 1 ]
[n S1046 . . NOT_T7SYNC ]
"23049
[s S1047 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1047 . TMR7ON T7RD16 nT7SYNC . T7CKPS0 T7CKPS1 ]
"23057
[s S1048 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1048 . . CKPS0 CKPS1 ]
"23062
[s S1049 :1 `uc 1 :1 `uc 1 ]
[n S1049 . . RD167 ]
"23033
[u S1043 `S1044 1 `S1045 1 `S1046 1 `S1047 1 `S1048 1 `S1049 1 ]
[n S1043 . . . . . . . ]
"23067
[v _T7CONbits `VS1043 ~T0 @X0 0 e@3888 ]
"22908
[v _TMR7H `Vuc ~T0 @X0 0 e@3887 ]
"22738
[v _TMR7L `Vuc ~T0 @X0 0 e@3886 ]
"36181
[v _T2RST `Vuc ~T0 @X0 0 e@4032 ]
"35973
[v _T2HLT `Vuc ~T0 @X0 0 e@4030 ]
"35773
[v _T2PR `Vuc ~T0 @X0 0 e@4028 ]
"36101
[v _T2CLKCON `Vuc ~T0 @X0 0 e@4031 ]
"35827
[v _T2CON `Vuc ~T0 @X0 0 e@4029 ]
"35833
[s S1664 :4 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S1664 . OUTPS CKPS ON ]
"35838
[s S1665 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1665 . OUTPS0 OUTPS1 OUTPS2 OUTPS3 CKPS0 CKPS1 CKPS2 ]
"35847
[s S1666 :4 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S1666 . T2OUTPS T2CKPS T2ON ]
"35852
[s S1667 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1667 . T2OUTPS0 T2OUTPS1 T2OUTPS2 T2OUTPS3 T2CKPS0 T2CKPS1 T2CKPS2 TMR2ON ]
"35832
[u S1663 `S1664 1 `S1665 1 `S1666 1 `S1667 1 ]
[n S1663 . . . . . ]
"35863
[v _T2CONbits `VS1663 ~T0 @X0 0 e@4029 ]
"35724
[v _TMR2 `Vuc ~T0 @X0 0 e@4027 ]
"35639
[v _T4RST `Vuc ~T0 @X0 0 e@4026 ]
"35431
[v _T4HLT `Vuc ~T0 @X0 0 e@4024 ]
"35231
[v _T4PR `Vuc ~T0 @X0 0 e@4022 ]
"35559
[v _T4CLKCON `Vuc ~T0 @X0 0 e@4025 ]
"35285
[v _T4CON `Vuc ~T0 @X0 0 e@4023 ]
"35291
[s S1632 :4 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S1632 . OUTPS CKPS ON ]
"35296
[s S1633 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1633 . OUTPS0 OUTPS1 OUTPS2 OUTPS3 CKPS0 CKPS1 CKPS2 ]
"35305
[s S1634 :4 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S1634 . T4OUTPS T4CKPS T4ON ]
"35310
[s S1635 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1635 . T4OUTPS0 T4OUTPS1 T4OUTPS2 T4OUTPS3 T4CKPS0 T4CKPS1 T4CKPS2 TMR4ON ]
"35290
[u S1631 `S1632 1 `S1633 1 `S1634 1 `S1635 1 ]
[n S1631 . . . . . ]
"35321
[v _T4CONbits `VS1631 ~T0 @X0 0 e@4023 ]
"35182
[v _TMR4 `Vuc ~T0 @X0 0 e@4021 ]
"35097
[v _T6RST `Vuc ~T0 @X0 0 e@4020 ]
"34889
[v _T6HLT `Vuc ~T0 @X0 0 e@4018 ]
"34689
[v _T6PR `Vuc ~T0 @X0 0 e@4016 ]
"35017
[v _T6CLKCON `Vuc ~T0 @X0 0 e@4019 ]
"34743
[v _T6CON `Vuc ~T0 @X0 0 e@4017 ]
"34749
[s S1600 :4 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S1600 . OUTPS CKPS ON ]
"34754
[s S1601 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1601 . OUTPS0 OUTPS1 OUTPS2 OUTPS3 CKPS0 CKPS1 CKPS2 ]
"34763
[s S1602 :4 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S1602 . T6OUTPS T6CKPS T6ON ]
"34768
[s S1603 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1603 . T6OUTPS0 T6OUTPS1 T6OUTPS2 T6OUTPS3 T6CKPS0 T6CKPS1 T6CKPS2 TMR6ON ]
"34748
[u S1599 `S1600 1 `S1601 1 `S1602 1 `S1603 1 ]
[n S1599 . . . . . ]
"34779
[v _T6CONbits `VS1599 ~T0 @X0 0 e@4017 ]
"34640
[v _TMR6 `Vuc ~T0 @X0 0 e@4015 ]
"22651
[v _T8RST `Vuc ~T0 @X0 0 e@3885 ]
"22443
[v _T8HLT `Vuc ~T0 @X0 0 e@3883 ]
"22243
[v _T8PR `Vuc ~T0 @X0 0 e@3881 ]
"22571
[v _T8CLKCON `Vuc ~T0 @X0 0 e@3884 ]
"22297
[v _T8CON `Vuc ~T0 @X0 0 e@3882 ]
"22303
[s S1015 :4 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S1015 . OUTPS CKPS ON ]
"22308
[s S1016 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1016 . OUTPS0 OUTPS1 OUTPS2 OUTPS3 CKPS0 CKPS1 CKPS2 ]
"22317
[s S1017 :4 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S1017 . T8OUTPS T8CKPS T8ON ]
"22322
[s S1018 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1018 . T8OUTPS0 T8OUTPS1 T8OUTPS2 T8OUTPS3 T8CKPS0 T8CKPS1 T8CKPS2 TMR8ON ]
"22302
[u S1014 `S1015 1 `S1016 1 `S1017 1 `S1018 1 ]
[n S1014 . . . . . ]
"22333
[v _T8CONbits `VS1014 ~T0 @X0 0 e@3882 ]
"22194
[v _TMR8 `Vuc ~T0 @X0 0 e@3880 ]
"40332
[s S1895 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1895 . INT0EDG INT1EDG INT2EDG INT3EDG . IPEN PEIE_GIEL GIE_GIEH ]
"40342
[s S1896 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1896 . . PEIE GIE ]
"40347
[s S1897 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1897 . . GIEL GIEH ]
"40331
[u S1894 `S1895 1 `S1896 1 `S1897 1 ]
[n S1894 . . . . ]
"40353
[v _INTCONbits `VS1894 ~T0 @X0 0 e@4082 ]
"4487
[s S225 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S225 . INT0IF INT1IF INT2IF INT3IF IOCIF TMR0IF ]
"4486
[u S224 `S225 1 ]
[n S224 . . ]
"4496
[v _PIR0bits `VS224 ~T0 @X0 0 e@3635 ]
"3942
[s S201 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S201 . INT0IE INT1IE INT2IE INT3IE IOCIE TMR0IE ]
"3941
[u S200 `S201 1 ]
[n S200 . . ]
"3951
[v _PIE0bits `VS200 ~T0 @X0 0 e@3625 ]
"4767
[s S238 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S238 . TMR1IF TMR2IF TMR3IF TMR4IF TMR5IF TMR6IF TMR7IF TMR8IF ]
"4766
[u S237 `S238 1 ]
[n S237 . . ]
"4778
[v _PIR5bits `VS237 ~T0 @X0 0 e@3640 ]
"4254
[s S215 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S215 . TMR1IE TMR2IE TMR3IE TMR4IE TMR5IE TMR6IE TMR7IE TMR8IE ]
"4253
[u S214 `S215 1 ]
[n S214 . . ]
"4265
[v _PIE5bits `VS214 ~T0 @X0 0 e@3630 ]
"4094
[s S209 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S209 . SSP1IE BCL1IE SSP2IE BCL2IE TX1IE RC1IE TX2IE RC2IE ]
"4104
[s S210 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S210 . RXB0IE RXB1IE TXB0IE TXB1IE TXB2IE ]
"4111
[s S211 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S211 . . RXBNIE . TXBNIE ]
"4093
[u S208 `S209 1 `S210 1 `S211 1 ]
[n S208 . . . . ]
"4118
[v _PIE3bits `VS208 ~T0 @X0 0 e@3628 ]
"4204
[s S213 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S213 . TX3IE RC3IE TX4IE RC4IE TX5IE RC5IE ]
"4203
[u S212 `S213 1 ]
[n S212 . . ]
"4213
[v _PIE4bits `VS212 ~T0 @X0 0 e@3629 ]
"360 MELONPAN1_lib_ver1.20.h
[v _ten_bit_test `(uc ~T0 @X0 0 ef2`uc`uc ]
"361
[v _ten_bit_test_unsignedint `(uc ~T0 @X0 0 ef2`ui`uc ]
"355
[v _abs_int `(i ~T0 @X0 0 ef1`i ]
"358
[v _bit_test `(uc ~T0 @X0 0 ef2`uc`uc ]
"29143 C:\Program Files (x86)\Microchip\xc8\v1.44\include\pic18f67k40.h
[v _LATA `Vuc ~T0 @X0 0 e@3961 ]
"29255
[v _LATB `Vuc ~T0 @X0 0 e@3962 ]
"29367
[v _LATC `Vuc ~T0 @X0 0 e@3963 ]
"29479
[v _LATD `Vuc ~T0 @X0 0 e@3964 ]
"29591
[v _LATE `Vuc ~T0 @X0 0 e@3965 ]
"29703
[v _LATF `Vuc ~T0 @X0 0 e@3966 ]
"29815
[v _LATG `Vuc ~T0 @X0 0 e@3967 ]
"29904
[v _LATH `Vuc ~T0 @X0 0 e@3968 ]
"30004
[v _TRISA `Vuc ~T0 @X0 0 e@3969 ]
"30126
[v _TRISB `Vuc ~T0 @X0 0 e@3970 ]
"30248
[v _TRISC `Vuc ~T0 @X0 0 e@3971 ]
"30370
[v _TRISD `Vuc ~T0 @X0 0 e@3972 ]
"30492
[v _TRISE `Vuc ~T0 @X0 0 e@3973 ]
"30614
[v _TRISF `Vuc ~T0 @X0 0 e@3974 ]
"30676
[v _TRISG `Vuc ~T0 @X0 0 e@3975 ]
"30733
[v _TRISH `Vuc ~T0 @X0 0 e@3976 ]
"10723
[v _ANSELA `Vuc ~T0 @X0 0 e@3730 ]
"11219
[v _ANSELB `Vuc ~T0 @X0 0 e@3738 ]
"11963
[v _ANSELD `Vuc ~T0 @X0 0 e@3751 ]
"12459
[v _ANSELE `Vuc ~T0 @X0 0 e@3759 ]
"12769
[v _ANSELF `Vuc ~T0 @X0 0 e@3764 ]
"13132
[v _ANSELG `Vuc ~T0 @X0 0 e@3772 ]
"10661
[v _WPUA `Vuc ~T0 @X0 0 e@3729 ]
"11157
[v _WPUB `Vuc ~T0 @X0 0 e@3737 ]
"11653
[v _WPUC `Vuc ~T0 @X0 0 e@3745 ]
"11901
[v _WPUD `Vuc ~T0 @X0 0 e@3750 ]
"12397
[v _WPUE `Vuc ~T0 @X0 0 e@3758 ]
"12707
[v _WPUF `Vuc ~T0 @X0 0 e@3763 ]
"13070
[v _WPUG `Vuc ~T0 @X0 0 e@3771 ]
"13375
[v _WPUH `Vuc ~T0 @X0 0 e@3776 ]
"10599
[v _ODCONA `Vuc ~T0 @X0 0 e@3728 ]
"11095
[v _ODCONB `Vuc ~T0 @X0 0 e@3736 ]
"11591
[v _ODCONC `Vuc ~T0 @X0 0 e@3744 ]
"11839
[v _ODCOND `Vuc ~T0 @X0 0 e@3749 ]
"12335
[v _ODCONE `Vuc ~T0 @X0 0 e@3757 ]
"12645
[v _ODCONF `Vuc ~T0 @X0 0 e@3762 ]
"13013
[v _ODCONG `Vuc ~T0 @X0 0 e@3770 ]
"13313
[v _ODCONH `Vuc ~T0 @X0 0 e@3775 ]
"8325
[v _RC0PPS `Vuc ~T0 @X0 0 e@3682 ]
"3104
[s S161 :6 `uc 1 ]
[n S161 . SSP1DATPPS ]
"3107
[s S162 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S162 . SSP1DATPPS0 SSP1DATPPS1 SSP1DATPPS2 SSP1DATPPS3 SSP1DATPPS4 SSP1DATPPS5 ]
"3103
[u S160 `S161 1 `S162 1 ]
[n S160 . . . ]
"3116
[v _SSP1DATPPSbits `VS160 ~T0 @X0 0 e@3610 ]
"3046
[s S158 :6 `uc 1 ]
[n S158 . SSP1CLKPPS ]
"3049
[s S159 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S159 . SSP1CLKPPS0 SSP1CLKPPS1 SSP1CLKPPS2 SSP1CLKPPS3 SSP1CLKPPS4 SSP1CLKPPS5 ]
"3045
[u S157 `S158 1 `S159 1 ]
[n S157 . . . ]
"3058
[v _SSP1CLKPPSbits `VS157 ~T0 @X0 0 e@3609 ]
"8625
[v _RC6PPS `Vuc ~T0 @X0 0 e@3688 ]
"7925
[v _RB0PPS `Vuc ~T0 @X0 0 e@3674 ]
"7975
[v _RB1PPS `Vuc ~T0 @X0 0 e@3675 ]
"3278
[s S170 :6 `uc 1 ]
[n S170 . SSP2DATPPS ]
"3281
[s S171 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S171 . SSP2DATPPS0 SSP2DATPPS1 SSP2DATPPS2 SSP2DATPPS3 SSP2DATPPS4 SSP2DATPPS5 ]
"3277
[u S169 `S170 1 `S171 1 ]
[n S169 . . . ]
"3290
[v _SSP2DATPPSbits `VS169 ~T0 @X0 0 e@3613 ]
"3220
[s S167 :6 `uc 1 ]
[n S167 . SSP2CLKPPS ]
"3223
[s S168 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S168 . SSP2CLKPPS0 SSP2CLKPPS1 SSP2CLKPPS2 SSP2CLKPPS3 SSP2CLKPPS4 SSP2CLKPPS5 ]
"3219
[u S166 `S167 1 `S168 1 ]
[n S166 . . . ]
"3232
[v _SSP2CLKPPSbits `VS166 ~T0 @X0 0 e@3612 ]
"2027
[s S104 :6 `uc 1 ]
[n S104 . RX1PPS ]
"2030
[s S105 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S105 . RX1PPS0 RX1PPS1 RX1PPS2 RX1PPS3 RX1PPS4 RX1PPS5 ]
"2026
[u S103 `S104 1 `S105 1 ]
[n S103 . . . ]
"2039
[v _RX1PPSbits `VS103 ~T0 @X0 0 e@3599 ]
"8925
[v _RD4PPS `Vuc ~T0 @X0 0 e@3694 ]
"2358
[s S122 :6 `uc 1 ]
[n S122 . RX2PPS ]
"2361
[s S123 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S123 . RX2PPS0 RX2PPS1 RX2PPS2 RX2PPS3 RX2PPS4 RX2PPS5 ]
"2357
[u S121 `S122 1 `S123 1 ]
[n S121 . . . ]
"2370
[v _RX2PPSbits `VS121 ~T0 @X0 0 e@3601 ]
"9025
[v _RD6PPS `Vuc ~T0 @X0 0 e@3696 ]
"29597
[s S1338 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1338 . LATE0 LATE1 LATE2 LATE3 LATE4 LATE5 LATE6 LATE7 ]
"29607
[s S1339 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1339 . LE0 LE1 LE2 LE3 LE4 LE5 LE6 LE7 ]
"29596
[u S1337 `S1338 1 `S1339 1 ]
[n S1337 . . . ]
"29618
[v _LATEbits `VS1337 ~T0 @X0 0 e@3965 ]
"29149
[s S1326 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1326 . LATA0 LATA1 LATA2 LATA3 LATA4 LATA5 LATA6 LATA7 ]
"29159
[s S1327 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1327 . LA0 LA1 LA2 LA3 LA4 LA5 LA6 LA7 ]
"29148
[u S1325 `S1326 1 `S1327 1 ]
[n S1325 . . . ]
"29170
[v _LATAbits `VS1325 ~T0 @X0 0 e@3961 ]
"29910
[s S1347 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1347 . LATH0 LATH1 LATH2 LATH3 ]
"29916
[s S1348 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1348 . LH0 LH1 LH2 LH3 ]
"29922
[s S1349 :4 `uc 1 :1 `uc 1 ]
[n S1349 . . LH4 ]
"29926
[s S1350 :5 `uc 1 :1 `uc 1 ]
[n S1350 . . LH5 ]
"29930
[s S1351 :6 `uc 1 :1 `uc 1 ]
[n S1351 . . LH6 ]
"29934
[s S1352 :7 `uc 1 :1 `uc 1 ]
[n S1352 . . LH7 ]
"29909
[u S1346 `S1347 1 `S1348 1 `S1349 1 `S1350 1 `S1351 1 `S1352 1 ]
[n S1346 . . . . . . . ]
"29939
[v _LATHbits `VS1346 ~T0 @X0 0 e@3968 ]
"29821
[s S1344 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1344 . LATG0 LATG1 LATG2 LATG3 LATG4 . LATG6 LATG7 ]
"29831
[s S1345 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1345 . LG0 LG1 LG2 LG3 LG4 ]
"29820
[u S1343 `S1344 1 `S1345 1 ]
[n S1343 . . . ]
"29839
[v _LATGbits `VS1343 ~T0 @X0 0 e@3967 ]
"73 ds_dual_wood.h
[v _GOOD_de_gozaru `(v ~T0 @X0 0 ef ]
"74
[v _BAD_de_gozaru `(v ~T0 @X0 0 ef ]
"75
[v _always_de_gozaru `(v ~T0 @X0 0 ef ]
[p mainexit ]
"29485 C:\Program Files (x86)\Microchip\xc8\v1.44\include\pic18f67k40.h
[s S1335 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1335 . LATD0 LATD1 LATD2 LATD3 LATD4 LATD5 LATD6 LATD7 ]
"29495
[s S1336 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1336 . LD0 LD1 LD2 LD3 LD4 LD5 LD6 LD7 ]
"29484
[u S1334 `S1335 1 `S1336 1 ]
[n S1334 . . . ]
"29506
[v _LATDbits `VS1334 ~T0 @X0 0 e@3964 ]
"12 CONFIG.h
[p x FEXTOSC=HS ]
"13
[p x RSTOSC=EXTOSC_4PLL ]
"15
[p x CLKOUTEN=OFF ]
"16
[p x CSWEN=ON ]
"17
[p x FCMEN=OFF ]
"19
[p x MCLRE=EXTMCLR ]
"20
[p x PWRTE=ON ]
"21
[p x LPBOREN=OFF ]
"22
[p x BOREN=ON ]
"24
[p x BORV=VBOR_2P45 ]
"25
[p x ZCD=OFF ]
"26
[p x PPS1WAY=OFF ]
"27
[p x STVREN=ON ]
"28
[p x DEBUG=OFF ]
"29
[p x XINST=OFF ]
"31
[p x WDTCPS=WDTCPS_31 ]
"32
[p x WDTE=OFF ]
"34
[p x WDTCWS=WDTCWS_7 ]
"35
[p x WDTCCS=SC ]
"37
[p x WRT0=OFF ]
"38
[p x WRT1=OFF ]
"39
[p x WRT2=OFF ]
"40
[p x WRT3=OFF ]
"41
[p x WRT4=OFF ]
"42
[p x WRT5=OFF ]
"43
[p x WRT6=OFF ]
"44
[p x WRT7=OFF ]
"46
[p x WRTC=OFF ]
"47
[p x WRTB=OFF ]
"48
[p x WRTD=OFF ]
"49
[p x SCANE=ON ]
"50
[p x LVP=OFF ]
"52
[p x CP=OFF ]
"53
[p x CPD=OFF ]
"57
[p x EBTR0=OFF ]
"58
[p x EBTR1=OFF ]
"59
[p x EBTR2=OFF ]
"60
[p x EBTR3=OFF ]
"61
[p x EBTR4=OFF ]
"62
[p x EBTR5=OFF ]
"63
[p x EBTR6=OFF ]
"64
[p x EBTR7=OFF ]
"66
[p x EBTRB=OFF ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f67k40.h: 50: extern volatile unsigned char PPSLOCK @ 0xE00;
"52 C:\Program Files (x86)\Microchip\xc8\v1.44\include\pic18f67k40.h
[; ;pic18f67k40.h: 52: asm("PPSLOCK equ 0E00h");
[; <" PPSLOCK equ 0E00h ;# ">
[; ;pic18f67k40.h: 55: typedef union {
[; ;pic18f67k40.h: 56: struct {
[; ;pic18f67k40.h: 57: unsigned PPSLOCKED :1;
[; ;pic18f67k40.h: 58: };
[; ;pic18f67k40.h: 59: } PPSLOCKbits_t;
[; ;pic18f67k40.h: 60: extern volatile PPSLOCKbits_t PPSLOCKbits @ 0xE00;
[; ;pic18f67k40.h: 70: extern volatile unsigned char INT0PPS @ 0xE01;
"72
[; ;pic18f67k40.h: 72: asm("INT0PPS equ 0E01h");
[; <" INT0PPS equ 0E01h ;# ">
[; ;pic18f67k40.h: 75: typedef union {
[; ;pic18f67k40.h: 76: struct {
[; ;pic18f67k40.h: 77: unsigned INT0PPS :6;
[; ;pic18f67k40.h: 78: };
[; ;pic18f67k40.h: 79: struct {
[; ;pic18f67k40.h: 80: unsigned INT0PPS0 :1;
[; ;pic18f67k40.h: 81: unsigned INT0PPS1 :1;
[; ;pic18f67k40.h: 82: unsigned INT0PPS2 :1;
[; ;pic18f67k40.h: 83: unsigned INT0PPS3 :1;
[; ;pic18f67k40.h: 84: unsigned INT0PPS4 :1;
[; ;pic18f67k40.h: 85: unsigned INT0PPS5 :1;
[; ;pic18f67k40.h: 86: };
[; ;pic18f67k40.h: 87: } INT0PPSbits_t;
[; ;pic18f67k40.h: 88: extern volatile INT0PPSbits_t INT0PPSbits @ 0xE01;
[; ;pic18f67k40.h: 128: extern volatile unsigned char INT1PPS @ 0xE02;
"130
[; ;pic18f67k40.h: 130: asm("INT1PPS equ 0E02h");
[; <" INT1PPS equ 0E02h ;# ">
[; ;pic18f67k40.h: 133: typedef union {
[; ;pic18f67k40.h: 134: struct {
[; ;pic18f67k40.h: 135: unsigned INT1PPS :6;
[; ;pic18f67k40.h: 136: };
[; ;pic18f67k40.h: 137: struct {
[; ;pic18f67k40.h: 138: unsigned INT1PPS0 :1;
[; ;pic18f67k40.h: 139: unsigned INT1PPS1 :1;
[; ;pic18f67k40.h: 140: unsigned INT1PPS2 :1;
[; ;pic18f67k40.h: 141: unsigned INT1PPS3 :1;
[; ;pic18f67k40.h: 142: unsigned INT1PPS4 :1;
[; ;pic18f67k40.h: 143: unsigned INT1PPS5 :1;
[; ;pic18f67k40.h: 144: };
[; ;pic18f67k40.h: 145: } INT1PPSbits_t;
[; ;pic18f67k40.h: 146: extern volatile INT1PPSbits_t INT1PPSbits @ 0xE02;
[; ;pic18f67k40.h: 186: extern volatile unsigned char INT2PPS @ 0xE03;
"188
[; ;pic18f67k40.h: 188: asm("INT2PPS equ 0E03h");
[; <" INT2PPS equ 0E03h ;# ">
[; ;pic18f67k40.h: 191: typedef union {
[; ;pic18f67k40.h: 192: struct {
[; ;pic18f67k40.h: 193: unsigned INT2PPS :6;
[; ;pic18f67k40.h: 194: };
[; ;pic18f67k40.h: 195: struct {
[; ;pic18f67k40.h: 196: unsigned INT2PPS0 :1;
[; ;pic18f67k40.h: 197: unsigned INT2PPS1 :1;
[; ;pic18f67k40.h: 198: unsigned INT2PPS2 :1;
[; ;pic18f67k40.h: 199: unsigned INT2PPS3 :1;
[; ;pic18f67k40.h: 200: unsigned INT2PPS4 :1;
[; ;pic18f67k40.h: 201: unsigned INT2PPS5 :1;
[; ;pic18f67k40.h: 202: };
[; ;pic18f67k40.h: 203: } INT2PPSbits_t;
[; ;pic18f67k40.h: 204: extern volatile INT2PPSbits_t INT2PPSbits @ 0xE03;
[; ;pic18f67k40.h: 244: extern volatile unsigned char INT3PPS @ 0xE04;
"246
[; ;pic18f67k40.h: 246: asm("INT3PPS equ 0E04h");
[; <" INT3PPS equ 0E04h ;# ">
[; ;pic18f67k40.h: 249: typedef union {
[; ;pic18f67k40.h: 250: struct {
[; ;pic18f67k40.h: 251: unsigned INT3PPS :6;
[; ;pic18f67k40.h: 252: };
[; ;pic18f67k40.h: 253: struct {
[; ;pic18f67k40.h: 254: unsigned INT3PPS0 :1;
[; ;pic18f67k40.h: 255: unsigned INT3PPS1 :1;
[; ;pic18f67k40.h: 256: unsigned INT3PPS2 :1;
[; ;pic18f67k40.h: 257: unsigned INT3PPS3 :1;
[; ;pic18f67k40.h: 258: unsigned INT3PPS4 :1;
[; ;pic18f67k40.h: 259: unsigned INT3PPS5 :1;
[; ;pic18f67k40.h: 260: };
[; ;pic18f67k40.h: 261: } INT3PPSbits_t;
[; ;pic18f67k40.h: 262: extern volatile INT3PPSbits_t INT3PPSbits @ 0xE04;
[; ;pic18f67k40.h: 302: extern volatile unsigned char T0CKIPPS @ 0xE05;
"304
[; ;pic18f67k40.h: 304: asm("T0CKIPPS equ 0E05h");
[; <" T0CKIPPS equ 0E05h ;# ">
[; ;pic18f67k40.h: 307: typedef union {
[; ;pic18f67k40.h: 308: struct {
[; ;pic18f67k40.h: 309: unsigned T0CKIPPS :6;
[; ;pic18f67k40.h: 310: };
[; ;pic18f67k40.h: 311: struct {
[; ;pic18f67k40.h: 312: unsigned T0CKIPPS0 :1;
[; ;pic18f67k40.h: 313: unsigned T0CKIPPS1 :1;
[; ;pic18f67k40.h: 314: unsigned T0CKIPPS2 :1;
[; ;pic18f67k40.h: 315: unsigned T0CKIPPS3 :1;
[; ;pic18f67k40.h: 316: unsigned T0CKIPPS4 :1;
[; ;pic18f67k40.h: 317: unsigned T0CKIPPS5 :1;
[; ;pic18f67k40.h: 318: };
[; ;pic18f67k40.h: 319: } T0CKIPPSbits_t;
[; ;pic18f67k40.h: 320: extern volatile T0CKIPPSbits_t T0CKIPPSbits @ 0xE05;
[; ;pic18f67k40.h: 360: extern volatile unsigned char T1CKIPPS @ 0xE06;
"362
[; ;pic18f67k40.h: 362: asm("T1CKIPPS equ 0E06h");
[; <" T1CKIPPS equ 0E06h ;# ">
[; ;pic18f67k40.h: 365: typedef union {
[; ;pic18f67k40.h: 366: struct {
[; ;pic18f67k40.h: 367: unsigned T1CKIPPS :6;
[; ;pic18f67k40.h: 368: };
[; ;pic18f67k40.h: 369: struct {
[; ;pic18f67k40.h: 370: unsigned T1CKIPPS0 :1;
[; ;pic18f67k40.h: 371: unsigned T1CKIPPS1 :1;
[; ;pic18f67k40.h: 372: unsigned T1CKIPPS2 :1;
[; ;pic18f67k40.h: 373: unsigned T1CKIPPS3 :1;
[; ;pic18f67k40.h: 374: unsigned T1CKIPPS4 :1;
[; ;pic18f67k40.h: 375: unsigned T1CKIPPS5 :1;
[; ;pic18f67k40.h: 376: };
[; ;pic18f67k40.h: 377: } T1CKIPPSbits_t;
[; ;pic18f67k40.h: 378: extern volatile T1CKIPPSbits_t T1CKIPPSbits @ 0xE06;
[; ;pic18f67k40.h: 418: extern volatile unsigned char T1GPPS @ 0xE07;
"420
[; ;pic18f67k40.h: 420: asm("T1GPPS equ 0E07h");
[; <" T1GPPS equ 0E07h ;# ">
[; ;pic18f67k40.h: 423: typedef union {
[; ;pic18f67k40.h: 424: struct {
[; ;pic18f67k40.h: 425: unsigned T1GPPS :6;
[; ;pic18f67k40.h: 426: };
[; ;pic18f67k40.h: 427: struct {
[; ;pic18f67k40.h: 428: unsigned T1GPPS0 :1;
[; ;pic18f67k40.h: 429: unsigned T1GPPS1 :1;
[; ;pic18f67k40.h: 430: unsigned T1GPPS2 :1;
[; ;pic18f67k40.h: 431: unsigned T1GPPS3 :1;
[; ;pic18f67k40.h: 432: unsigned T1GPPS4 :1;
[; ;pic18f67k40.h: 433: unsigned T1GPPS5 :1;
[; ;pic18f67k40.h: 434: };
[; ;pic18f67k40.h: 435: } T1GPPSbits_t;
[; ;pic18f67k40.h: 436: extern volatile T1GPPSbits_t T1GPPSbits @ 0xE07;
[; ;pic18f67k40.h: 476: extern volatile unsigned char T3CKIPPS @ 0xE08;
"478
[; ;pic18f67k40.h: 478: asm("T3CKIPPS equ 0E08h");
[; <" T3CKIPPS equ 0E08h ;# ">
[; ;pic18f67k40.h: 481: typedef union {
[; ;pic18f67k40.h: 482: struct {
[; ;pic18f67k40.h: 483: unsigned T3CKIPPS :6;
[; ;pic18f67k40.h: 484: };
[; ;pic18f67k40.h: 485: struct {
[; ;pic18f67k40.h: 486: unsigned T3CKIPPS0 :1;
[; ;pic18f67k40.h: 487: unsigned T3CKIPPS1 :1;
[; ;pic18f67k40.h: 488: unsigned T3CKIPPS2 :1;
[; ;pic18f67k40.h: 489: unsigned T3CKIPPS3 :1;
[; ;pic18f67k40.h: 490: unsigned T3CKIPPS4 :1;
[; ;pic18f67k40.h: 491: unsigned T3CKIPPS5 :1;
[; ;pic18f67k40.h: 492: };
[; ;pic18f67k40.h: 493: } T3CKIPPSbits_t;
[; ;pic18f67k40.h: 494: extern volatile T3CKIPPSbits_t T3CKIPPSbits @ 0xE08;
[; ;pic18f67k40.h: 534: extern volatile unsigned char T3GPPS @ 0xE09;
"536
[; ;pic18f67k40.h: 536: asm("T3GPPS equ 0E09h");
[; <" T3GPPS equ 0E09h ;# ">
[; ;pic18f67k40.h: 539: typedef union {
[; ;pic18f67k40.h: 540: struct {
[; ;pic18f67k40.h: 541: unsigned T3GPPS :6;
[; ;pic18f67k40.h: 542: };
[; ;pic18f67k40.h: 543: struct {
[; ;pic18f67k40.h: 544: unsigned T3GPPS0 :1;
[; ;pic18f67k40.h: 545: unsigned T3GPPS1 :1;
[; ;pic18f67k40.h: 546: unsigned T3GPPS2 :1;
[; ;pic18f67k40.h: 547: unsigned T3GPPS3 :1;
[; ;pic18f67k40.h: 548: unsigned T3GPPS4 :1;
[; ;pic18f67k40.h: 549: unsigned T3GPPS5 :1;
[; ;pic18f67k40.h: 550: };
[; ;pic18f67k40.h: 551: } T3GPPSbits_t;
[; ;pic18f67k40.h: 552: extern volatile T3GPPSbits_t T3GPPSbits @ 0xE09;
[; ;pic18f67k40.h: 592: extern volatile unsigned char T5CKIPPS @ 0xE0A;
"594
[; ;pic18f67k40.h: 594: asm("T5CKIPPS equ 0E0Ah");
[; <" T5CKIPPS equ 0E0Ah ;# ">
[; ;pic18f67k40.h: 597: typedef union {
[; ;pic18f67k40.h: 598: struct {
[; ;pic18f67k40.h: 599: unsigned T5CKIPPS :6;
[; ;pic18f67k40.h: 600: };
[; ;pic18f67k40.h: 601: struct {
[; ;pic18f67k40.h: 602: unsigned T5CKIPPS0 :1;
[; ;pic18f67k40.h: 603: unsigned T5CKIPPS1 :1;
[; ;pic18f67k40.h: 604: unsigned T5CKIPPS2 :1;
[; ;pic18f67k40.h: 605: unsigned T5CKIPPS3 :1;
[; ;pic18f67k40.h: 606: unsigned T5CKIPPS4 :1;
[; ;pic18f67k40.h: 607: unsigned T5CKIPPS5 :1;
[; ;pic18f67k40.h: 608: };
[; ;pic18f67k40.h: 609: } T5CKIPPSbits_t;
[; ;pic18f67k40.h: 610: extern volatile T5CKIPPSbits_t T5CKIPPSbits @ 0xE0A;
[; ;pic18f67k40.h: 650: extern volatile unsigned char T5GPPS @ 0xE0B;
"652
[; ;pic18f67k40.h: 652: asm("T5GPPS equ 0E0Bh");
[; <" T5GPPS equ 0E0Bh ;# ">
[; ;pic18f67k40.h: 655: typedef union {
[; ;pic18f67k40.h: 656: struct {
[; ;pic18f67k40.h: 657: unsigned T5GPPS :6;
[; ;pic18f67k40.h: 658: };
[; ;pic18f67k40.h: 659: struct {
[; ;pic18f67k40.h: 660: unsigned T5GPPS0 :1;
[; ;pic18f67k40.h: 661: unsigned T5GPPS1 :1;
[; ;pic18f67k40.h: 662: unsigned T5GPPS2 :1;
[; ;pic18f67k40.h: 663: unsigned T5GPPS3 :1;
[; ;pic18f67k40.h: 664: unsigned T5GPPS4 :1;
[; ;pic18f67k40.h: 665: unsigned T5GPPS5 :1;
[; ;pic18f67k40.h: 666: };
[; ;pic18f67k40.h: 667: } T5GPPSbits_t;
[; ;pic18f67k40.h: 668: extern volatile T5GPPSbits_t T5GPPSbits @ 0xE0B;
[; ;pic18f67k40.h: 708: extern volatile unsigned char T7CKIPPS @ 0xE0C;
"710
[; ;pic18f67k40.h: 710: asm("T7CKIPPS equ 0E0Ch");
[; <" T7CKIPPS equ 0E0Ch ;# ">
[; ;pic18f67k40.h: 713: typedef union {
[; ;pic18f67k40.h: 714: struct {
[; ;pic18f67k40.h: 715: unsigned T7CKIPPS :6;
[; ;pic18f67k40.h: 716: };
[; ;pic18f67k40.h: 717: struct {
[; ;pic18f67k40.h: 718: unsigned T7CKIPPS0 :1;
[; ;pic18f67k40.h: 719: unsigned T7CKIPPS1 :1;
[; ;pic18f67k40.h: 720: unsigned T7CKIPPS2 :1;
[; ;pic18f67k40.h: 721: unsigned T7CKIPPS3 :1;
[; ;pic18f67k40.h: 722: unsigned T7CKIPPS4 :1;
[; ;pic18f67k40.h: 723: unsigned T7CKIPPS5 :1;
[; ;pic18f67k40.h: 724: };
[; ;pic18f67k40.h: 725: } T7CKIPPSbits_t;
[; ;pic18f67k40.h: 726: extern volatile T7CKIPPSbits_t T7CKIPPSbits @ 0xE0C;
[; ;pic18f67k40.h: 766: extern volatile unsigned char T7GPPS @ 0xE0D;
"768
[; ;pic18f67k40.h: 768: asm("T7GPPS equ 0E0Dh");
[; <" T7GPPS equ 0E0Dh ;# ">
[; ;pic18f67k40.h: 771: typedef union {
[; ;pic18f67k40.h: 772: struct {
[; ;pic18f67k40.h: 773: unsigned T7GPPS :6;
[; ;pic18f67k40.h: 774: };
[; ;pic18f67k40.h: 775: struct {
[; ;pic18f67k40.h: 776: unsigned T7GPPS0 :1;
[; ;pic18f67k40.h: 777: unsigned T7GPPS1 :1;
[; ;pic18f67k40.h: 778: unsigned T7GPPS2 :1;
[; ;pic18f67k40.h: 779: unsigned T7GPPS3 :1;
[; ;pic18f67k40.h: 780: unsigned T7GPPS4 :1;
[; ;pic18f67k40.h: 781: unsigned T7GPPS5 :1;
[; ;pic18f67k40.h: 782: };
[; ;pic18f67k40.h: 783: } T7GPPSbits_t;
[; ;pic18f67k40.h: 784: extern volatile T7GPPSbits_t T7GPPSbits @ 0xE0D;
[; ;pic18f67k40.h: 824: extern volatile unsigned char T2INPPS @ 0xE0E;
"826
[; ;pic18f67k40.h: 826: asm("T2INPPS equ 0E0Eh");
[; <" T2INPPS equ 0E0Eh ;# ">
[; ;pic18f67k40.h: 829: typedef union {
[; ;pic18f67k40.h: 830: struct {
[; ;pic18f67k40.h: 831: unsigned T2INPPS :6;
[; ;pic18f67k40.h: 832: };
[; ;pic18f67k40.h: 833: struct {
[; ;pic18f67k40.h: 834: unsigned T2INPPS0 :1;
[; ;pic18f67k40.h: 835: unsigned T2INPPS1 :1;
[; ;pic18f67k40.h: 836: unsigned T2INPPS2 :1;
[; ;pic18f67k40.h: 837: unsigned T2INPPS3 :1;
[; ;pic18f67k40.h: 838: unsigned T2INPPS4 :1;
[; ;pic18f67k40.h: 839: unsigned T2INPPS5 :1;
[; ;pic18f67k40.h: 840: };
[; ;pic18f67k40.h: 841: } T2INPPSbits_t;
[; ;pic18f67k40.h: 842: extern volatile T2INPPSbits_t T2INPPSbits @ 0xE0E;
[; ;pic18f67k40.h: 882: extern volatile unsigned char T4INPPS @ 0xE0F;
"884
[; ;pic18f67k40.h: 884: asm("T4INPPS equ 0E0Fh");
[; <" T4INPPS equ 0E0Fh ;# ">
[; ;pic18f67k40.h: 887: typedef union {
[; ;pic18f67k40.h: 888: struct {
[; ;pic18f67k40.h: 889: unsigned T4INPPS :6;
[; ;pic18f67k40.h: 890: };
[; ;pic18f67k40.h: 891: struct {
[; ;pic18f67k40.h: 892: unsigned T4INPPS0 :1;
[; ;pic18f67k40.h: 893: unsigned T4INPPS1 :1;
[; ;pic18f67k40.h: 894: unsigned T4INPPS2 :1;
[; ;pic18f67k40.h: 895: unsigned T4INPPS3 :1;
[; ;pic18f67k40.h: 896: unsigned T4INPPS4 :1;
[; ;pic18f67k40.h: 897: unsigned T4INPPS5 :1;
[; ;pic18f67k40.h: 898: };
[; ;pic18f67k40.h: 899: } T4INPPSbits_t;
[; ;pic18f67k40.h: 900: extern volatile T4INPPSbits_t T4INPPSbits @ 0xE0F;
[; ;pic18f67k40.h: 940: extern volatile unsigned char T6INPPS @ 0xE10;
"942
[; ;pic18f67k40.h: 942: asm("T6INPPS equ 0E10h");
[; <" T6INPPS equ 0E10h ;# ">
[; ;pic18f67k40.h: 945: typedef union {
[; ;pic18f67k40.h: 946: struct {
[; ;pic18f67k40.h: 947: unsigned T6INPPS :6;
[; ;pic18f67k40.h: 948: };
[; ;pic18f67k40.h: 949: struct {
[; ;pic18f67k40.h: 950: unsigned T6INPPS0 :1;
[; ;pic18f67k40.h: 951: unsigned T6INPPS1 :1;
[; ;pic18f67k40.h: 952: unsigned T6INPPS2 :1;
[; ;pic18f67k40.h: 953: unsigned T6INPPS3 :1;
[; ;pic18f67k40.h: 954: unsigned T6INPPS4 :1;
[; ;pic18f67k40.h: 955: unsigned T6INPPS5 :1;
[; ;pic18f67k40.h: 956: };
[; ;pic18f67k40.h: 957: } T6INPPSbits_t;
[; ;pic18f67k40.h: 958: extern volatile T6INPPSbits_t T6INPPSbits @ 0xE10;
[; ;pic18f67k40.h: 998: extern volatile unsigned char T8INPPS @ 0xE00;
"1000
[; ;pic18f67k40.h: 1000: asm("T8INPPS equ 0E00h");
[; <" T8INPPS equ 0E00h ;# ">
[; ;pic18f67k40.h: 1003: typedef union {
[; ;pic18f67k40.h: 1004: struct {
[; ;pic18f67k40.h: 1005: unsigned T8INPPS :6;
[; ;pic18f67k40.h: 1006: };
[; ;pic18f67k40.h: 1007: struct {
[; ;pic18f67k40.h: 1008: unsigned T8INPPS0 :1;
[; ;pic18f67k40.h: 1009: unsigned T8INPPS1 :1;
[; ;pic18f67k40.h: 1010: unsigned T8INPPS2 :1;
[; ;pic18f67k40.h: 1011: unsigned T8INPPS3 :1;
[; ;pic18f67k40.h: 1012: unsigned T8INPPS4 :1;
[; ;pic18f67k40.h: 1013: unsigned T8INPPS5 :1;
[; ;pic18f67k40.h: 1014: };
[; ;pic18f67k40.h: 1015: } T8INPPSbits_t;
[; ;pic18f67k40.h: 1016: extern volatile T8INPPSbits_t T8INPPSbits @ 0xE00;
[; ;pic18f67k40.h: 1056: extern volatile unsigned char ADACTPPS @ 0xE01;
"1058
[; ;pic18f67k40.h: 1058: asm("ADACTPPS equ 0E01h");
[; <" ADACTPPS equ 0E01h ;# ">
[; ;pic18f67k40.h: 1061: typedef union {
[; ;pic18f67k40.h: 1062: struct {
[; ;pic18f67k40.h: 1063: unsigned ADACTPPS :6;
[; ;pic18f67k40.h: 1064: };
[; ;pic18f67k40.h: 1065: struct {
[; ;pic18f67k40.h: 1066: unsigned ADACTPPS0 :1;
[; ;pic18f67k40.h: 1067: unsigned ADACTPPS1 :1;
[; ;pic18f67k40.h: 1068: unsigned ADACTPPS2 :1;
[; ;pic18f67k40.h: 1069: unsigned ADACTPPS3 :1;
[; ;pic18f67k40.h: 1070: unsigned ADACTPPS4 :1;
[; ;pic18f67k40.h: 1071: unsigned ADACTPPS5 :1;
[; ;pic18f67k40.h: 1072: };
[; ;pic18f67k40.h: 1073: } ADACTPPSbits_t;
[; ;pic18f67k40.h: 1074: extern volatile ADACTPPSbits_t ADACTPPSbits @ 0xE01;
[; ;pic18f67k40.h: 1114: extern volatile unsigned char CCP1PPS @ 0xE02;
"1116
[; ;pic18f67k40.h: 1116: asm("CCP1PPS equ 0E02h");
[; <" CCP1PPS equ 0E02h ;# ">
[; ;pic18f67k40.h: 1119: typedef union {
[; ;pic18f67k40.h: 1120: struct {
[; ;pic18f67k40.h: 1121: unsigned CCP1PPS :6;
[; ;pic18f67k40.h: 1122: };
[; ;pic18f67k40.h: 1123: struct {
[; ;pic18f67k40.h: 1124: unsigned CCP1PPS0 :1;
[; ;pic18f67k40.h: 1125: unsigned CCP1PPS1 :1;
[; ;pic18f67k40.h: 1126: unsigned CCP1PPS2 :1;
[; ;pic18f67k40.h: 1127: unsigned CCP1PPS3 :1;
[; ;pic18f67k40.h: 1128: unsigned CCP1PPS4 :1;
[; ;pic18f67k40.h: 1129: unsigned CCP1PPS5 :1;
[; ;pic18f67k40.h: 1130: };
[; ;pic18f67k40.h: 1131: } CCP1PPSbits_t;
[; ;pic18f67k40.h: 1132: extern volatile CCP1PPSbits_t CCP1PPSbits @ 0xE02;
[; ;pic18f67k40.h: 1172: extern volatile unsigned char CCP2PPS @ 0xE03;
"1174
[; ;pic18f67k40.h: 1174: asm("CCP2PPS equ 0E03h");
[; <" CCP2PPS equ 0E03h ;# ">
[; ;pic18f67k40.h: 1177: typedef union {
[; ;pic18f67k40.h: 1178: struct {
[; ;pic18f67k40.h: 1179: unsigned CCP2PPS :6;
[; ;pic18f67k40.h: 1180: };
[; ;pic18f67k40.h: 1181: struct {
[; ;pic18f67k40.h: 1182: unsigned CCP2PPS0 :1;
[; ;pic18f67k40.h: 1183: unsigned CCP2PPS1 :1;
[; ;pic18f67k40.h: 1184: unsigned CCP2PPS2 :1;
[; ;pic18f67k40.h: 1185: unsigned CCP2PPS3 :1;
[; ;pic18f67k40.h: 1186: unsigned CCP2PPS4 :1;
[; ;pic18f67k40.h: 1187: unsigned CCP2PPS5 :1;
[; ;pic18f67k40.h: 1188: };
[; ;pic18f67k40.h: 1189: } CCP2PPSbits_t;
[; ;pic18f67k40.h: 1190: extern volatile CCP2PPSbits_t CCP2PPSbits @ 0xE03;
[; ;pic18f67k40.h: 1230: extern volatile unsigned char CCP3PPS @ 0xE04;
"1232
[; ;pic18f67k40.h: 1232: asm("CCP3PPS equ 0E04h");
[; <" CCP3PPS equ 0E04h ;# ">
[; ;pic18f67k40.h: 1235: typedef union {
[; ;pic18f67k40.h: 1236: struct {
[; ;pic18f67k40.h: 1237: unsigned CCP3PPS :6;
[; ;pic18f67k40.h: 1238: };
[; ;pic18f67k40.h: 1239: struct {
[; ;pic18f67k40.h: 1240: unsigned CCP3PPS0 :1;
[; ;pic18f67k40.h: 1241: unsigned CCP3PPS1 :1;
[; ;pic18f67k40.h: 1242: unsigned CCP3PPS2 :1;
[; ;pic18f67k40.h: 1243: unsigned CCP3PPS3 :1;
[; ;pic18f67k40.h: 1244: unsigned CCP3PPS4 :1;
[; ;pic18f67k40.h: 1245: unsigned CCP3PPS5 :1;
[; ;pic18f67k40.h: 1246: };
[; ;pic18f67k40.h: 1247: } CCP3PPSbits_t;
[; ;pic18f67k40.h: 1248: extern volatile CCP3PPSbits_t CCP3PPSbits @ 0xE04;
[; ;pic18f67k40.h: 1288: extern volatile unsigned char CCP4PPS @ 0xE05;
"1290
[; ;pic18f67k40.h: 1290: asm("CCP4PPS equ 0E05h");
[; <" CCP4PPS equ 0E05h ;# ">
[; ;pic18f67k40.h: 1293: typedef union {
[; ;pic18f67k40.h: 1294: struct {
[; ;pic18f67k40.h: 1295: unsigned CCP4PPS :6;
[; ;pic18f67k40.h: 1296: };
[; ;pic18f67k40.h: 1297: struct {
[; ;pic18f67k40.h: 1298: unsigned CCP4PPS0 :1;
[; ;pic18f67k40.h: 1299: unsigned CCP4PPS1 :1;
[; ;pic18f67k40.h: 1300: unsigned CCP4PPS2 :1;
[; ;pic18f67k40.h: 1301: unsigned CCP4PPS3 :1;
[; ;pic18f67k40.h: 1302: unsigned CCP4PPS4 :1;
[; ;pic18f67k40.h: 1303: unsigned CCP4PPS5 :1;
[; ;pic18f67k40.h: 1304: };
[; ;pic18f67k40.h: 1305: } CCP4PPSbits_t;
[; ;pic18f67k40.h: 1306: extern volatile CCP4PPSbits_t CCP4PPSbits @ 0xE05;
[; ;pic18f67k40.h: 1346: extern volatile unsigned char CCP5PPS @ 0xE06;
"1348
[; ;pic18f67k40.h: 1348: asm("CCP5PPS equ 0E06h");
[; <" CCP5PPS equ 0E06h ;# ">
[; ;pic18f67k40.h: 1351: typedef union {
[; ;pic18f67k40.h: 1352: struct {
[; ;pic18f67k40.h: 1353: unsigned CCP5PPS :6;
[; ;pic18f67k40.h: 1354: };
[; ;pic18f67k40.h: 1355: struct {
[; ;pic18f67k40.h: 1356: unsigned CCP5PPS0 :1;
[; ;pic18f67k40.h: 1357: unsigned CCP5PPS1 :1;
[; ;pic18f67k40.h: 1358: unsigned CCP5PPS2 :1;
[; ;pic18f67k40.h: 1359: unsigned CCP5PPS3 :1;
[; ;pic18f67k40.h: 1360: unsigned CCP5PPS4 :1;
[; ;pic18f67k40.h: 1361: unsigned CCP5PPS5 :1;
[; ;pic18f67k40.h: 1362: };
[; ;pic18f67k40.h: 1363: } CCP5PPSbits_t;
[; ;pic18f67k40.h: 1364: extern volatile CCP5PPSbits_t CCP5PPSbits @ 0xE06;
[; ;pic18f67k40.h: 1404: extern volatile unsigned char SMT1WINPPS @ 0xE07;
"1406
[; ;pic18f67k40.h: 1406: asm("SMT1WINPPS equ 0E07h");
[; <" SMT1WINPPS equ 0E07h ;# ">
[; ;pic18f67k40.h: 1409: typedef union {
[; ;pic18f67k40.h: 1410: struct {
[; ;pic18f67k40.h: 1411: unsigned SMT1WINPPS :6;
[; ;pic18f67k40.h: 1412: };
[; ;pic18f67k40.h: 1413: struct {
[; ;pic18f67k40.h: 1414: unsigned SMT1WINPPS0 :1;
[; ;pic18f67k40.h: 1415: unsigned SMT1WINPPS1 :1;
[; ;pic18f67k40.h: 1416: unsigned SMT1WINPPS2 :1;
[; ;pic18f67k40.h: 1417: unsigned SMT1WINPPS3 :1;
[; ;pic18f67k40.h: 1418: unsigned SMT1WINPPS4 :1;
[; ;pic18f67k40.h: 1419: unsigned SMT1WINPPS5 :1;
[; ;pic18f67k40.h: 1420: };
[; ;pic18f67k40.h: 1421: } SMT1WINPPSbits_t;
[; ;pic18f67k40.h: 1422: extern volatile SMT1WINPPSbits_t SMT1WINPPSbits @ 0xE07;
[; ;pic18f67k40.h: 1462: extern volatile unsigned char SMT1SIGPPS @ 0xE08;
"1464
[; ;pic18f67k40.h: 1464: asm("SMT1SIGPPS equ 0E08h");
[; <" SMT1SIGPPS equ 0E08h ;# ">
[; ;pic18f67k40.h: 1467: typedef union {
[; ;pic18f67k40.h: 1468: struct {
[; ;pic18f67k40.h: 1469: unsigned SMT1SIGPPS :6;
[; ;pic18f67k40.h: 1470: };
[; ;pic18f67k40.h: 1471: struct {
[; ;pic18f67k40.h: 1472: unsigned SMT1SIGPPS0 :1;
[; ;pic18f67k40.h: 1473: unsigned SMT1SIGPPS1 :1;
[; ;pic18f67k40.h: 1474: unsigned SMT1SIGPPS2 :1;
[; ;pic18f67k40.h: 1475: unsigned SMT1SIGPPS3 :1;
[; ;pic18f67k40.h: 1476: unsigned SMT1SIGPPS4 :1;
[; ;pic18f67k40.h: 1477: unsigned SMT1SIGPPS5 :1;
[; ;pic18f67k40.h: 1478: };
[; ;pic18f67k40.h: 1479: } SMT1SIGPPSbits_t;
[; ;pic18f67k40.h: 1480: extern volatile SMT1SIGPPSbits_t SMT1SIGPPSbits @ 0xE08;
[; ;pic18f67k40.h: 1520: extern volatile unsigned char SMT2WINPPS @ 0xE09;
"1522
[; ;pic18f67k40.h: 1522: asm("SMT2WINPPS equ 0E09h");
[; <" SMT2WINPPS equ 0E09h ;# ">
[; ;pic18f67k40.h: 1525: typedef union {
[; ;pic18f67k40.h: 1526: struct {
[; ;pic18f67k40.h: 1527: unsigned SMT2WINPPS :6;
[; ;pic18f67k40.h: 1528: };
[; ;pic18f67k40.h: 1529: struct {
[; ;pic18f67k40.h: 1530: unsigned SMT2WINPPS0 :1;
[; ;pic18f67k40.h: 1531: unsigned SMT2WINPPS1 :1;
[; ;pic18f67k40.h: 1532: unsigned SMT2WINPPS2 :1;
[; ;pic18f67k40.h: 1533: unsigned SMT2WINPPS3 :1;
[; ;pic18f67k40.h: 1534: unsigned SMT2WINPPS4 :1;
[; ;pic18f67k40.h: 1535: unsigned SMT2WINPPS5 :1;
[; ;pic18f67k40.h: 1536: };
[; ;pic18f67k40.h: 1537: } SMT2WINPPSbits_t;
[; ;pic18f67k40.h: 1538: extern volatile SMT2WINPPSbits_t SMT2WINPPSbits @ 0xE09;
[; ;pic18f67k40.h: 1578: extern volatile unsigned char SMT2SIGPPS @ 0xE0A;
"1580
[; ;pic18f67k40.h: 1580: asm("SMT2SIGPPS equ 0E0Ah");
[; <" SMT2SIGPPS equ 0E0Ah ;# ">
[; ;pic18f67k40.h: 1583: typedef union {
[; ;pic18f67k40.h: 1584: struct {
[; ;pic18f67k40.h: 1585: unsigned SMT2SIGPPS :6;
[; ;pic18f67k40.h: 1586: };
[; ;pic18f67k40.h: 1587: struct {
[; ;pic18f67k40.h: 1588: unsigned SMT2SIGPPS0 :1;
[; ;pic18f67k40.h: 1589: unsigned SMT2SIGPPS1 :1;
[; ;pic18f67k40.h: 1590: unsigned SMT2SIGPPS2 :1;
[; ;pic18f67k40.h: 1591: unsigned SMT2SIGPPS3 :1;
[; ;pic18f67k40.h: 1592: unsigned SMT2SIGPPS4 :1;
[; ;pic18f67k40.h: 1593: unsigned SMT2SIGPPS5 :1;
[; ;pic18f67k40.h: 1594: };
[; ;pic18f67k40.h: 1595: } SMT2SIGPPSbits_t;
[; ;pic18f67k40.h: 1596: extern volatile SMT2SIGPPSbits_t SMT2SIGPPSbits @ 0xE0A;
[; ;pic18f67k40.h: 1636: extern volatile unsigned char CWGINPPS @ 0xE0B;
"1638
[; ;pic18f67k40.h: 1638: asm("CWGINPPS equ 0E0Bh");
[; <" CWGINPPS equ 0E0Bh ;# ">
[; ;pic18f67k40.h: 1641: extern volatile unsigned char CWG1PPS @ 0xE0B;
"1643
[; ;pic18f67k40.h: 1643: asm("CWG1PPS equ 0E0Bh");
[; <" CWG1PPS equ 0E0Bh ;# ">
[; ;pic18f67k40.h: 1646: typedef union {
[; ;pic18f67k40.h: 1647: struct {
[; ;pic18f67k40.h: 1648: unsigned CWGINPPS :6;
[; ;pic18f67k40.h: 1649: };
[; ;pic18f67k40.h: 1650: struct {
[; ;pic18f67k40.h: 1651: unsigned CWGINPPS0 :1;
[; ;pic18f67k40.h: 1652: unsigned CWGINPPS1 :1;
[; ;pic18f67k40.h: 1653: unsigned CWGINPPS2 :1;
[; ;pic18f67k40.h: 1654: unsigned CWGINPPS3 :1;
[; ;pic18f67k40.h: 1655: unsigned CWGINPPS4 :1;
[; ;pic18f67k40.h: 1656: unsigned CWGINPPS5 :1;
[; ;pic18f67k40.h: 1657: };
[; ;pic18f67k40.h: 1658: struct {
[; ;pic18f67k40.h: 1659: unsigned CWG1INPPS :6;
[; ;pic18f67k40.h: 1660: };
[; ;pic18f67k40.h: 1661: struct {
[; ;pic18f67k40.h: 1662: unsigned CWG1INPPS0 :1;
[; ;pic18f67k40.h: 1663: unsigned CWG1INPPS1 :1;
[; ;pic18f67k40.h: 1664: unsigned CWG1INPPS2 :1;
[; ;pic18f67k40.h: 1665: unsigned CWG1INPPS3 :1;
[; ;pic18f67k40.h: 1666: unsigned CWG1INPPS4 :1;
[; ;pic18f67k40.h: 1667: unsigned CWG1INPPS5 :1;
[; ;pic18f67k40.h: 1668: };
[; ;pic18f67k40.h: 1669: } CWGINPPSbits_t;
[; ;pic18f67k40.h: 1670: extern volatile CWGINPPSbits_t CWGINPPSbits @ 0xE0B;
[; ;pic18f67k40.h: 1743: typedef union {
[; ;pic18f67k40.h: 1744: struct {
[; ;pic18f67k40.h: 1745: unsigned CWGINPPS :6;
[; ;pic18f67k40.h: 1746: };
[; ;pic18f67k40.h: 1747: struct {
[; ;pic18f67k40.h: 1748: unsigned CWGINPPS0 :1;
[; ;pic18f67k40.h: 1749: unsigned CWGINPPS1 :1;
[; ;pic18f67k40.h: 1750: unsigned CWGINPPS2 :1;
[; ;pic18f67k40.h: 1751: unsigned CWGINPPS3 :1;
[; ;pic18f67k40.h: 1752: unsigned CWGINPPS4 :1;
[; ;pic18f67k40.h: 1753: unsigned CWGINPPS5 :1;
[; ;pic18f67k40.h: 1754: };
[; ;pic18f67k40.h: 1755: struct {
[; ;pic18f67k40.h: 1756: unsigned CWG1INPPS :6;
[; ;pic18f67k40.h: 1757: };
[; ;pic18f67k40.h: 1758: struct {
[; ;pic18f67k40.h: 1759: unsigned CWG1INPPS0 :1;
[; ;pic18f67k40.h: 1760: unsigned CWG1INPPS1 :1;
[; ;pic18f67k40.h: 1761: unsigned CWG1INPPS2 :1;
[; ;pic18f67k40.h: 1762: unsigned CWG1INPPS3 :1;
[; ;pic18f67k40.h: 1763: unsigned CWG1INPPS4 :1;
[; ;pic18f67k40.h: 1764: unsigned CWG1INPPS5 :1;
[; ;pic18f67k40.h: 1765: };
[; ;pic18f67k40.h: 1766: } CWG1PPSbits_t;
[; ;pic18f67k40.h: 1767: extern volatile CWG1PPSbits_t CWG1PPSbits @ 0xE0B;
[; ;pic18f67k40.h: 1842: extern volatile unsigned char MDCARLPPS @ 0xE0C;
"1844
[; ;pic18f67k40.h: 1844: asm("MDCARLPPS equ 0E0Ch");
[; <" MDCARLPPS equ 0E0Ch ;# ">
[; ;pic18f67k40.h: 1847: typedef union {
[; ;pic18f67k40.h: 1848: struct {
[; ;pic18f67k40.h: 1849: unsigned MDCARLPPS :6;
[; ;pic18f67k40.h: 1850: };
[; ;pic18f67k40.h: 1851: struct {
[; ;pic18f67k40.h: 1852: unsigned MDCARLPPS0 :1;
[; ;pic18f67k40.h: 1853: unsigned MDCARLPPS1 :1;
[; ;pic18f67k40.h: 1854: unsigned MDCARLPPS2 :1;
[; ;pic18f67k40.h: 1855: unsigned MDCARLPPS3 :1;
[; ;pic18f67k40.h: 1856: unsigned MDCARLPPS4 :1;
[; ;pic18f67k40.h: 1857: unsigned MDCARLPPS5 :1;
[; ;pic18f67k40.h: 1858: };
[; ;pic18f67k40.h: 1859: } MDCARLPPSbits_t;
[; ;pic18f67k40.h: 1860: extern volatile MDCARLPPSbits_t MDCARLPPSbits @ 0xE0C;
[; ;pic18f67k40.h: 1900: extern volatile unsigned char MDCARHPPS @ 0xE0D;
"1902
[; ;pic18f67k40.h: 1902: asm("MDCARHPPS equ 0E0Dh");
[; <" MDCARHPPS equ 0E0Dh ;# ">
[; ;pic18f67k40.h: 1905: typedef union {
[; ;pic18f67k40.h: 1906: struct {
[; ;pic18f67k40.h: 1907: unsigned MDCARHPPS :6;
[; ;pic18f67k40.h: 1908: };
[; ;pic18f67k40.h: 1909: struct {
[; ;pic18f67k40.h: 1910: unsigned MDCARHPPS0 :1;
[; ;pic18f67k40.h: 1911: unsigned MDCARHPPS1 :1;
[; ;pic18f67k40.h: 1912: unsigned MDCARHPPS2 :1;
[; ;pic18f67k40.h: 1913: unsigned MDCARHPPS3 :1;
[; ;pic18f67k40.h: 1914: unsigned MDCARHPPS4 :1;
[; ;pic18f67k40.h: 1915: unsigned MDCARHPPS5 :1;
[; ;pic18f67k40.h: 1916: };
[; ;pic18f67k40.h: 1917: } MDCARHPPSbits_t;
[; ;pic18f67k40.h: 1918: extern volatile MDCARHPPSbits_t MDCARHPPSbits @ 0xE0D;
[; ;pic18f67k40.h: 1958: extern volatile unsigned char MDSRCPPS @ 0xE0E;
"1960
[; ;pic18f67k40.h: 1960: asm("MDSRCPPS equ 0E0Eh");
[; <" MDSRCPPS equ 0E0Eh ;# ">
[; ;pic18f67k40.h: 1963: typedef union {
[; ;pic18f67k40.h: 1964: struct {
[; ;pic18f67k40.h: 1965: unsigned MDSRCPPS :6;
[; ;pic18f67k40.h: 1966: };
[; ;pic18f67k40.h: 1967: struct {
[; ;pic18f67k40.h: 1968: unsigned MDSRCPPS0 :1;
[; ;pic18f67k40.h: 1969: unsigned MDSRCPPS1 :1;
[; ;pic18f67k40.h: 1970: unsigned MDSRCPPS2 :1;
[; ;pic18f67k40.h: 1971: unsigned MDSRCPPS3 :1;
[; ;pic18f67k40.h: 1972: unsigned MDSRCPPS4 :1;
[; ;pic18f67k40.h: 1973: unsigned MDSRCPPS5 :1;
[; ;pic18f67k40.h: 1974: };
[; ;pic18f67k40.h: 1975: } MDSRCPPSbits_t;
[; ;pic18f67k40.h: 1976: extern volatile MDSRCPPSbits_t MDSRCPPSbits @ 0xE0E;
[; ;pic18f67k40.h: 2016: extern volatile unsigned char RX1PPS @ 0xE0F;
"2018
[; ;pic18f67k40.h: 2018: asm("RX1PPS equ 0E0Fh");
[; <" RX1PPS equ 0E0Fh ;# ">
[; ;pic18f67k40.h: 2021: extern volatile unsigned char RXPPS @ 0xE0F;
"2023
[; ;pic18f67k40.h: 2023: asm("RXPPS equ 0E0Fh");
[; <" RXPPS equ 0E0Fh ;# ">
[; ;pic18f67k40.h: 2026: typedef union {
[; ;pic18f67k40.h: 2027: struct {
[; ;pic18f67k40.h: 2028: unsigned RX1PPS :6;
[; ;pic18f67k40.h: 2029: };
[; ;pic18f67k40.h: 2030: struct {
[; ;pic18f67k40.h: 2031: unsigned RX1PPS0 :1;
[; ;pic18f67k40.h: 2032: unsigned RX1PPS1 :1;
[; ;pic18f67k40.h: 2033: unsigned RX1PPS2 :1;
[; ;pic18f67k40.h: 2034: unsigned RX1PPS3 :1;
[; ;pic18f67k40.h: 2035: unsigned RX1PPS4 :1;
[; ;pic18f67k40.h: 2036: unsigned RX1PPS5 :1;
[; ;pic18f67k40.h: 2037: };
[; ;pic18f67k40.h: 2038: } RX1PPSbits_t;
[; ;pic18f67k40.h: 2039: extern volatile RX1PPSbits_t RX1PPSbits @ 0xE0F;
[; ;pic18f67k40.h: 2077: typedef union {
[; ;pic18f67k40.h: 2078: struct {
[; ;pic18f67k40.h: 2079: unsigned RX1PPS :6;
[; ;pic18f67k40.h: 2080: };
[; ;pic18f67k40.h: 2081: struct {
[; ;pic18f67k40.h: 2082: unsigned RX1PPS0 :1;
[; ;pic18f67k40.h: 2083: unsigned RX1PPS1 :1;
[; ;pic18f67k40.h: 2084: unsigned RX1PPS2 :1;
[; ;pic18f67k40.h: 2085: unsigned RX1PPS3 :1;
[; ;pic18f67k40.h: 2086: unsigned RX1PPS4 :1;
[; ;pic18f67k40.h: 2087: unsigned RX1PPS5 :1;
[; ;pic18f67k40.h: 2088: };
[; ;pic18f67k40.h: 2089: } RXPPSbits_t;
[; ;pic18f67k40.h: 2090: extern volatile RXPPSbits_t RXPPSbits @ 0xE0F;
[; ;pic18f67k40.h: 2130: extern volatile unsigned char TX1PPS @ 0xE10;
"2132
[; ;pic18f67k40.h: 2132: asm("TX1PPS equ 0E10h");
[; <" TX1PPS equ 0E10h ;# ">
[; ;pic18f67k40.h: 2135: extern volatile unsigned char CK1PPS @ 0xE10;
"2137
[; ;pic18f67k40.h: 2137: asm("CK1PPS equ 0E10h");
[; <" CK1PPS equ 0E10h ;# ">
[; ;pic18f67k40.h: 2139: extern volatile unsigned char CKPPS @ 0xE10;
"2141
[; ;pic18f67k40.h: 2141: asm("CKPPS equ 0E10h");
[; <" CKPPS equ 0E10h ;# ">
[; ;pic18f67k40.h: 2143: extern volatile unsigned char TXPPS @ 0xE10;
"2145
[; ;pic18f67k40.h: 2145: asm("TXPPS equ 0E10h");
[; <" TXPPS equ 0E10h ;# ">
[; ;pic18f67k40.h: 2148: typedef union {
[; ;pic18f67k40.h: 2149: struct {
[; ;pic18f67k40.h: 2150: unsigned TX1PPS :6;
[; ;pic18f67k40.h: 2151: };
[; ;pic18f67k40.h: 2152: struct {
[; ;pic18f67k40.h: 2153: unsigned TX1PPS0 :1;
[; ;pic18f67k40.h: 2154: unsigned TX1PPS1 :1;
[; ;pic18f67k40.h: 2155: unsigned TX1PPS2 :1;
[; ;pic18f67k40.h: 2156: unsigned TX1PPS3 :1;
[; ;pic18f67k40.h: 2157: unsigned TX1PPS4 :1;
[; ;pic18f67k40.h: 2158: unsigned TX1PPS5 :1;
[; ;pic18f67k40.h: 2159: };
[; ;pic18f67k40.h: 2160: } TX1PPSbits_t;
[; ;pic18f67k40.h: 2161: extern volatile TX1PPSbits_t TX1PPSbits @ 0xE10;
[; ;pic18f67k40.h: 2199: typedef union {
[; ;pic18f67k40.h: 2200: struct {
[; ;pic18f67k40.h: 2201: unsigned TX1PPS :6;
[; ;pic18f67k40.h: 2202: };
[; ;pic18f67k40.h: 2203: struct {
[; ;pic18f67k40.h: 2204: unsigned TX1PPS0 :1;
[; ;pic18f67k40.h: 2205: unsigned TX1PPS1 :1;
[; ;pic18f67k40.h: 2206: unsigned TX1PPS2 :1;
[; ;pic18f67k40.h: 2207: unsigned TX1PPS3 :1;
[; ;pic18f67k40.h: 2208: unsigned TX1PPS4 :1;
[; ;pic18f67k40.h: 2209: unsigned TX1PPS5 :1;
[; ;pic18f67k40.h: 2210: };
[; ;pic18f67k40.h: 2211: } CK1PPSbits_t;
[; ;pic18f67k40.h: 2212: extern volatile CK1PPSbits_t CK1PPSbits @ 0xE10;
[; ;pic18f67k40.h: 2249: typedef union {
[; ;pic18f67k40.h: 2250: struct {
[; ;pic18f67k40.h: 2251: unsigned TX1PPS :6;
[; ;pic18f67k40.h: 2252: };
[; ;pic18f67k40.h: 2253: struct {
[; ;pic18f67k40.h: 2254: unsigned TX1PPS0 :1;
[; ;pic18f67k40.h: 2255: unsigned TX1PPS1 :1;
[; ;pic18f67k40.h: 2256: unsigned TX1PPS2 :1;
[; ;pic18f67k40.h: 2257: unsigned TX1PPS3 :1;
[; ;pic18f67k40.h: 2258: unsigned TX1PPS4 :1;
[; ;pic18f67k40.h: 2259: unsigned TX1PPS5 :1;
[; ;pic18f67k40.h: 2260: };
[; ;pic18f67k40.h: 2261: } CKPPSbits_t;
[; ;pic18f67k40.h: 2262: extern volatile CKPPSbits_t CKPPSbits @ 0xE10;
[; ;pic18f67k40.h: 2299: typedef union {
[; ;pic18f67k40.h: 2300: struct {
[; ;pic18f67k40.h: 2301: unsigned TX1PPS :6;
[; ;pic18f67k40.h: 2302: };
[; ;pic18f67k40.h: 2303: struct {
[; ;pic18f67k40.h: 2304: unsigned TX1PPS0 :1;
[; ;pic18f67k40.h: 2305: unsigned TX1PPS1 :1;
[; ;pic18f67k40.h: 2306: unsigned TX1PPS2 :1;
[; ;pic18f67k40.h: 2307: unsigned TX1PPS3 :1;
[; ;pic18f67k40.h: 2308: unsigned TX1PPS4 :1;
[; ;pic18f67k40.h: 2309: unsigned TX1PPS5 :1;
[; ;pic18f67k40.h: 2310: };
[; ;pic18f67k40.h: 2311: } TXPPSbits_t;
[; ;pic18f67k40.h: 2312: extern volatile TXPPSbits_t TXPPSbits @ 0xE10;
[; ;pic18f67k40.h: 2352: extern volatile unsigned char RX2PPS @ 0xE11;
"2354
[; ;pic18f67k40.h: 2354: asm("RX2PPS equ 0E11h");
[; <" RX2PPS equ 0E11h ;# ">
[; ;pic18f67k40.h: 2357: typedef union {
[; ;pic18f67k40.h: 2358: struct {
[; ;pic18f67k40.h: 2359: unsigned RX2PPS :6;
[; ;pic18f67k40.h: 2360: };
[; ;pic18f67k40.h: 2361: struct {
[; ;pic18f67k40.h: 2362: unsigned RX2PPS0 :1;
[; ;pic18f67k40.h: 2363: unsigned RX2PPS1 :1;
[; ;pic18f67k40.h: 2364: unsigned RX2PPS2 :1;
[; ;pic18f67k40.h: 2365: unsigned RX2PPS3 :1;
[; ;pic18f67k40.h: 2366: unsigned RX2PPS4 :1;
[; ;pic18f67k40.h: 2367: unsigned RX2PPS5 :1;
[; ;pic18f67k40.h: 2368: };
[; ;pic18f67k40.h: 2369: } RX2PPSbits_t;
[; ;pic18f67k40.h: 2370: extern volatile RX2PPSbits_t RX2PPSbits @ 0xE11;
[; ;pic18f67k40.h: 2410: extern volatile unsigned char TX2PPS @ 0xE12;
"2412
[; ;pic18f67k40.h: 2412: asm("TX2PPS equ 0E12h");
[; <" TX2PPS equ 0E12h ;# ">
[; ;pic18f67k40.h: 2415: extern volatile unsigned char CK2PPS @ 0xE12;
"2417
[; ;pic18f67k40.h: 2417: asm("CK2PPS equ 0E12h");
[; <" CK2PPS equ 0E12h ;# ">
[; ;pic18f67k40.h: 2420: typedef union {
[; ;pic18f67k40.h: 2421: struct {
[; ;pic18f67k40.h: 2422: unsigned TX2PPS :6;
[; ;pic18f67k40.h: 2423: };
[; ;pic18f67k40.h: 2424: struct {
[; ;pic18f67k40.h: 2425: unsigned TX2PPS0 :1;
[; ;pic18f67k40.h: 2426: unsigned TX2PPS1 :1;
[; ;pic18f67k40.h: 2427: unsigned TX2PPS2 :1;
[; ;pic18f67k40.h: 2428: unsigned TX2PPS3 :1;
[; ;pic18f67k40.h: 2429: unsigned TX2PPS4 :1;
[; ;pic18f67k40.h: 2430: unsigned TX2PPS5 :1;
[; ;pic18f67k40.h: 2431: };
[; ;pic18f67k40.h: 2432: } TX2PPSbits_t;
[; ;pic18f67k40.h: 2433: extern volatile TX2PPSbits_t TX2PPSbits @ 0xE12;
[; ;pic18f67k40.h: 2471: typedef union {
[; ;pic18f67k40.h: 2472: struct {
[; ;pic18f67k40.h: 2473: unsigned TX2PPS :6;
[; ;pic18f67k40.h: 2474: };
[; ;pic18f67k40.h: 2475: struct {
[; ;pic18f67k40.h: 2476: unsigned TX2PPS0 :1;
[; ;pic18f67k40.h: 2477: unsigned TX2PPS1 :1;
[; ;pic18f67k40.h: 2478: unsigned TX2PPS2 :1;
[; ;pic18f67k40.h: 2479: unsigned TX2PPS3 :1;
[; ;pic18f67k40.h: 2480: unsigned TX2PPS4 :1;
[; ;pic18f67k40.h: 2481: unsigned TX2PPS5 :1;
[; ;pic18f67k40.h: 2482: };
[; ;pic18f67k40.h: 2483: } CK2PPSbits_t;
[; ;pic18f67k40.h: 2484: extern volatile CK2PPSbits_t CK2PPSbits @ 0xE12;
[; ;pic18f67k40.h: 2524: extern volatile unsigned char RX3PPS @ 0xE13;
"2526
[; ;pic18f67k40.h: 2526: asm("RX3PPS equ 0E13h");
[; <" RX3PPS equ 0E13h ;# ">
[; ;pic18f67k40.h: 2529: typedef union {
[; ;pic18f67k40.h: 2530: struct {
[; ;pic18f67k40.h: 2531: unsigned RX3PPS :6;
[; ;pic18f67k40.h: 2532: };
[; ;pic18f67k40.h: 2533: struct {
[; ;pic18f67k40.h: 2534: unsigned RX3PPS0 :1;
[; ;pic18f67k40.h: 2535: unsigned RX3PPS1 :1;
[; ;pic18f67k40.h: 2536: unsigned RX3PPS2 :1;
[; ;pic18f67k40.h: 2537: unsigned RX3PPS3 :1;
[; ;pic18f67k40.h: 2538: unsigned RX3PPS4 :1;
[; ;pic18f67k40.h: 2539: unsigned RX3PPS5 :1;
[; ;pic18f67k40.h: 2540: };
[; ;pic18f67k40.h: 2541: } RX3PPSbits_t;
[; ;pic18f67k40.h: 2542: extern volatile RX3PPSbits_t RX3PPSbits @ 0xE13;
[; ;pic18f67k40.h: 2582: extern volatile unsigned char TX3PPS @ 0xE14;
"2584
[; ;pic18f67k40.h: 2584: asm("TX3PPS equ 0E14h");
[; <" TX3PPS equ 0E14h ;# ">
[; ;pic18f67k40.h: 2587: extern volatile unsigned char CK3PPS @ 0xE14;
"2589
[; ;pic18f67k40.h: 2589: asm("CK3PPS equ 0E14h");
[; <" CK3PPS equ 0E14h ;# ">
[; ;pic18f67k40.h: 2592: typedef union {
[; ;pic18f67k40.h: 2593: struct {
[; ;pic18f67k40.h: 2594: unsigned TX3PPS :6;
[; ;pic18f67k40.h: 2595: };
[; ;pic18f67k40.h: 2596: struct {
[; ;pic18f67k40.h: 2597: unsigned TX3PPS0 :1;
[; ;pic18f67k40.h: 2598: unsigned TX3PPS1 :1;
[; ;pic18f67k40.h: 2599: unsigned TX3PPS2 :1;
[; ;pic18f67k40.h: 2600: unsigned TX3PPS3 :1;
[; ;pic18f67k40.h: 2601: unsigned TX3PPS4 :1;
[; ;pic18f67k40.h: 2602: unsigned TX3PPS5 :1;
[; ;pic18f67k40.h: 2603: };
[; ;pic18f67k40.h: 2604: } TX3PPSbits_t;
[; ;pic18f67k40.h: 2605: extern volatile TX3PPSbits_t TX3PPSbits @ 0xE14;
[; ;pic18f67k40.h: 2643: typedef union {
[; ;pic18f67k40.h: 2644: struct {
[; ;pic18f67k40.h: 2645: unsigned TX3PPS :6;
[; ;pic18f67k40.h: 2646: };
[; ;pic18f67k40.h: 2647: struct {
[; ;pic18f67k40.h: 2648: unsigned TX3PPS0 :1;
[; ;pic18f67k40.h: 2649: unsigned TX3PPS1 :1;
[; ;pic18f67k40.h: 2650: unsigned TX3PPS2 :1;
[; ;pic18f67k40.h: 2651: unsigned TX3PPS3 :1;
[; ;pic18f67k40.h: 2652: unsigned TX3PPS4 :1;
[; ;pic18f67k40.h: 2653: unsigned TX3PPS5 :1;
[; ;pic18f67k40.h: 2654: };
[; ;pic18f67k40.h: 2655: } CK3PPSbits_t;
[; ;pic18f67k40.h: 2656: extern volatile CK3PPSbits_t CK3PPSbits @ 0xE14;
[; ;pic18f67k40.h: 2696: extern volatile unsigned char RX4PPS @ 0xE15;
"2698
[; ;pic18f67k40.h: 2698: asm("RX4PPS equ 0E15h");
[; <" RX4PPS equ 0E15h ;# ">
[; ;pic18f67k40.h: 2701: typedef union {
[; ;pic18f67k40.h: 2702: struct {
[; ;pic18f67k40.h: 2703: unsigned RX4PPS :6;
[; ;pic18f67k40.h: 2704: };
[; ;pic18f67k40.h: 2705: struct {
[; ;pic18f67k40.h: 2706: unsigned RX4PPS0 :1;
[; ;pic18f67k40.h: 2707: unsigned RX4PPS1 :1;
[; ;pic18f67k40.h: 2708: unsigned RX4PPS2 :1;
[; ;pic18f67k40.h: 2709: unsigned RX4PPS3 :1;
[; ;pic18f67k40.h: 2710: unsigned RX4PPS4 :1;
[; ;pic18f67k40.h: 2711: unsigned RX4PPS5 :1;
[; ;pic18f67k40.h: 2712: };
[; ;pic18f67k40.h: 2713: } RX4PPSbits_t;
[; ;pic18f67k40.h: 2714: extern volatile RX4PPSbits_t RX4PPSbits @ 0xE15;
[; ;pic18f67k40.h: 2754: extern volatile unsigned char TX4PPS @ 0xE16;
"2756
[; ;pic18f67k40.h: 2756: asm("TX4PPS equ 0E16h");
[; <" TX4PPS equ 0E16h ;# ">
[; ;pic18f67k40.h: 2759: extern volatile unsigned char CK4PPS @ 0xE16;
"2761
[; ;pic18f67k40.h: 2761: asm("CK4PPS equ 0E16h");
[; <" CK4PPS equ 0E16h ;# ">
[; ;pic18f67k40.h: 2764: typedef union {
[; ;pic18f67k40.h: 2765: struct {
[; ;pic18f67k40.h: 2766: unsigned TX4PPS :6;
[; ;pic18f67k40.h: 2767: };
[; ;pic18f67k40.h: 2768: struct {
[; ;pic18f67k40.h: 2769: unsigned TX4PPS0 :1;
[; ;pic18f67k40.h: 2770: unsigned TX4PPS1 :1;
[; ;pic18f67k40.h: 2771: unsigned TX4PPS2 :1;
[; ;pic18f67k40.h: 2772: unsigned TX4PPS3 :1;
[; ;pic18f67k40.h: 2773: unsigned TX4PPS4 :1;
[; ;pic18f67k40.h: 2774: unsigned TX4PPS5 :1;
[; ;pic18f67k40.h: 2775: };
[; ;pic18f67k40.h: 2776: } TX4PPSbits_t;
[; ;pic18f67k40.h: 2777: extern volatile TX4PPSbits_t TX4PPSbits @ 0xE16;
[; ;pic18f67k40.h: 2815: typedef union {
[; ;pic18f67k40.h: 2816: struct {
[; ;pic18f67k40.h: 2817: unsigned TX4PPS :6;
[; ;pic18f67k40.h: 2818: };
[; ;pic18f67k40.h: 2819: struct {
[; ;pic18f67k40.h: 2820: unsigned TX4PPS0 :1;
[; ;pic18f67k40.h: 2821: unsigned TX4PPS1 :1;
[; ;pic18f67k40.h: 2822: unsigned TX4PPS2 :1;
[; ;pic18f67k40.h: 2823: unsigned TX4PPS3 :1;
[; ;pic18f67k40.h: 2824: unsigned TX4PPS4 :1;
[; ;pic18f67k40.h: 2825: unsigned TX4PPS5 :1;
[; ;pic18f67k40.h: 2826: };
[; ;pic18f67k40.h: 2827: } CK4PPSbits_t;
[; ;pic18f67k40.h: 2828: extern volatile CK4PPSbits_t CK4PPSbits @ 0xE16;
[; ;pic18f67k40.h: 2868: extern volatile unsigned char RX5PPS @ 0xE17;
"2870
[; ;pic18f67k40.h: 2870: asm("RX5PPS equ 0E17h");
[; <" RX5PPS equ 0E17h ;# ">
[; ;pic18f67k40.h: 2873: typedef union {
[; ;pic18f67k40.h: 2874: struct {
[; ;pic18f67k40.h: 2875: unsigned RX5PPS :6;
[; ;pic18f67k40.h: 2876: };
[; ;pic18f67k40.h: 2877: struct {
[; ;pic18f67k40.h: 2878: unsigned RX5PPS0 :1;
[; ;pic18f67k40.h: 2879: unsigned RX5PPS1 :1;
[; ;pic18f67k40.h: 2880: unsigned RX5PPS2 :1;
[; ;pic18f67k40.h: 2881: unsigned RX5PPS3 :1;
[; ;pic18f67k40.h: 2882: unsigned RX5PPS4 :1;
[; ;pic18f67k40.h: 2883: unsigned RX5PPS5 :1;
[; ;pic18f67k40.h: 2884: };
[; ;pic18f67k40.h: 2885: } RX5PPSbits_t;
[; ;pic18f67k40.h: 2886: extern volatile RX5PPSbits_t RX5PPSbits @ 0xE17;
[; ;pic18f67k40.h: 2926: extern volatile unsigned char TX5PPS @ 0xE18;
"2928
[; ;pic18f67k40.h: 2928: asm("TX5PPS equ 0E18h");
[; <" TX5PPS equ 0E18h ;# ">
[; ;pic18f67k40.h: 2931: extern volatile unsigned char CK5PPS @ 0xE18;
"2933
[; ;pic18f67k40.h: 2933: asm("CK5PPS equ 0E18h");
[; <" CK5PPS equ 0E18h ;# ">
[; ;pic18f67k40.h: 2936: typedef union {
[; ;pic18f67k40.h: 2937: struct {
[; ;pic18f67k40.h: 2938: unsigned TX5PPS :6;
[; ;pic18f67k40.h: 2939: };
[; ;pic18f67k40.h: 2940: struct {
[; ;pic18f67k40.h: 2941: unsigned TX5PPS0 :1;
[; ;pic18f67k40.h: 2942: unsigned TX5PPS1 :1;
[; ;pic18f67k40.h: 2943: unsigned TX5PPS2 :1;
[; ;pic18f67k40.h: 2944: unsigned TX5PPS3 :1;
[; ;pic18f67k40.h: 2945: unsigned TX5PPS4 :1;
[; ;pic18f67k40.h: 2946: unsigned TX5PPS5 :1;
[; ;pic18f67k40.h: 2947: };
[; ;pic18f67k40.h: 2948: } TX5PPSbits_t;
[; ;pic18f67k40.h: 2949: extern volatile TX5PPSbits_t TX5PPSbits @ 0xE18;
[; ;pic18f67k40.h: 2987: typedef union {
[; ;pic18f67k40.h: 2988: struct {
[; ;pic18f67k40.h: 2989: unsigned TX5PPS :6;
[; ;pic18f67k40.h: 2990: };
[; ;pic18f67k40.h: 2991: struct {
[; ;pic18f67k40.h: 2992: unsigned TX5PPS0 :1;
[; ;pic18f67k40.h: 2993: unsigned TX5PPS1 :1;
[; ;pic18f67k40.h: 2994: unsigned TX5PPS2 :1;
[; ;pic18f67k40.h: 2995: unsigned TX5PPS3 :1;
[; ;pic18f67k40.h: 2996: unsigned TX5PPS4 :1;
[; ;pic18f67k40.h: 2997: unsigned TX5PPS5 :1;
[; ;pic18f67k40.h: 2998: };
[; ;pic18f67k40.h: 2999: } CK5PPSbits_t;
[; ;pic18f67k40.h: 3000: extern volatile CK5PPSbits_t CK5PPSbits @ 0xE18;
[; ;pic18f67k40.h: 3040: extern volatile unsigned char SSP1CLKPPS @ 0xE19;
"3042
[; ;pic18f67k40.h: 3042: asm("SSP1CLKPPS equ 0E19h");
[; <" SSP1CLKPPS equ 0E19h ;# ">
[; ;pic18f67k40.h: 3045: typedef union {
[; ;pic18f67k40.h: 3046: struct {
[; ;pic18f67k40.h: 3047: unsigned SSP1CLKPPS :6;
[; ;pic18f67k40.h: 3048: };
[; ;pic18f67k40.h: 3049: struct {
[; ;pic18f67k40.h: 3050: unsigned SSP1CLKPPS0 :1;
[; ;pic18f67k40.h: 3051: unsigned SSP1CLKPPS1 :1;
[; ;pic18f67k40.h: 3052: unsigned SSP1CLKPPS2 :1;
[; ;pic18f67k40.h: 3053: unsigned SSP1CLKPPS3 :1;
[; ;pic18f67k40.h: 3054: unsigned SSP1CLKPPS4 :1;
[; ;pic18f67k40.h: 3055: unsigned SSP1CLKPPS5 :1;
[; ;pic18f67k40.h: 3056: };
[; ;pic18f67k40.h: 3057: } SSP1CLKPPSbits_t;
[; ;pic18f67k40.h: 3058: extern volatile SSP1CLKPPSbits_t SSP1CLKPPSbits @ 0xE19;
[; ;pic18f67k40.h: 3098: extern volatile unsigned char SSP1DATPPS @ 0xE1A;
"3100
[; ;pic18f67k40.h: 3100: asm("SSP1DATPPS equ 0E1Ah");
[; <" SSP1DATPPS equ 0E1Ah ;# ">
[; ;pic18f67k40.h: 3103: typedef union {
[; ;pic18f67k40.h: 3104: struct {
[; ;pic18f67k40.h: 3105: unsigned SSP1DATPPS :6;
[; ;pic18f67k40.h: 3106: };
[; ;pic18f67k40.h: 3107: struct {
[; ;pic18f67k40.h: 3108: unsigned SSP1DATPPS0 :1;
[; ;pic18f67k40.h: 3109: unsigned SSP1DATPPS1 :1;
[; ;pic18f67k40.h: 3110: unsigned SSP1DATPPS2 :1;
[; ;pic18f67k40.h: 3111: unsigned SSP1DATPPS3 :1;
[; ;pic18f67k40.h: 3112: unsigned SSP1DATPPS4 :1;
[; ;pic18f67k40.h: 3113: unsigned SSP1DATPPS5 :1;
[; ;pic18f67k40.h: 3114: };
[; ;pic18f67k40.h: 3115: } SSP1DATPPSbits_t;
[; ;pic18f67k40.h: 3116: extern volatile SSP1DATPPSbits_t SSP1DATPPSbits @ 0xE1A;
[; ;pic18f67k40.h: 3156: extern volatile unsigned char SSP1SSPPS @ 0xE1B;
"3158
[; ;pic18f67k40.h: 3158: asm("SSP1SSPPS equ 0E1Bh");
[; <" SSP1SSPPS equ 0E1Bh ;# ">
[; ;pic18f67k40.h: 3161: typedef union {
[; ;pic18f67k40.h: 3162: struct {
[; ;pic18f67k40.h: 3163: unsigned SSP1SSPPS :6;
[; ;pic18f67k40.h: 3164: };
[; ;pic18f67k40.h: 3165: struct {
[; ;pic18f67k40.h: 3166: unsigned SSP1SSPPS0 :1;
[; ;pic18f67k40.h: 3167: unsigned SSP1SSPPS1 :1;
[; ;pic18f67k40.h: 3168: unsigned SSP1SSPPS2 :1;
[; ;pic18f67k40.h: 3169: unsigned SSP1SSPPS3 :1;
[; ;pic18f67k40.h: 3170: unsigned SSP1SSPPS4 :1;
[; ;pic18f67k40.h: 3171: unsigned SSP1SSPPS5 :1;
[; ;pic18f67k40.h: 3172: };
[; ;pic18f67k40.h: 3173: } SSP1SSPPSbits_t;
[; ;pic18f67k40.h: 3174: extern volatile SSP1SSPPSbits_t SSP1SSPPSbits @ 0xE1B;
[; ;pic18f67k40.h: 3214: extern volatile unsigned char SSP2CLKPPS @ 0xE1C;
"3216
[; ;pic18f67k40.h: 3216: asm("SSP2CLKPPS equ 0E1Ch");
[; <" SSP2CLKPPS equ 0E1Ch ;# ">
[; ;pic18f67k40.h: 3219: typedef union {
[; ;pic18f67k40.h: 3220: struct {
[; ;pic18f67k40.h: 3221: unsigned SSP2CLKPPS :6;
[; ;pic18f67k40.h: 3222: };
[; ;pic18f67k40.h: 3223: struct {
[; ;pic18f67k40.h: 3224: unsigned SSP2CLKPPS0 :1;
[; ;pic18f67k40.h: 3225: unsigned SSP2CLKPPS1 :1;
[; ;pic18f67k40.h: 3226: unsigned SSP2CLKPPS2 :1;
[; ;pic18f67k40.h: 3227: unsigned SSP2CLKPPS3 :1;
[; ;pic18f67k40.h: 3228: unsigned SSP2CLKPPS4 :1;
[; ;pic18f67k40.h: 3229: unsigned SSP2CLKPPS5 :1;
[; ;pic18f67k40.h: 3230: };
[; ;pic18f67k40.h: 3231: } SSP2CLKPPSbits_t;
[; ;pic18f67k40.h: 3232: extern volatile SSP2CLKPPSbits_t SSP2CLKPPSbits @ 0xE1C;
[; ;pic18f67k40.h: 3272: extern volatile unsigned char SSP2DATPPS @ 0xE1D;
"3274
[; ;pic18f67k40.h: 3274: asm("SSP2DATPPS equ 0E1Dh");
[; <" SSP2DATPPS equ 0E1Dh ;# ">
[; ;pic18f67k40.h: 3277: typedef union {
[; ;pic18f67k40.h: 3278: struct {
[; ;pic18f67k40.h: 3279: unsigned SSP2DATPPS :6;
[; ;pic18f67k40.h: 3280: };
[; ;pic18f67k40.h: 3281: struct {
[; ;pic18f67k40.h: 3282: unsigned SSP2DATPPS0 :1;
[; ;pic18f67k40.h: 3283: unsigned SSP2DATPPS1 :1;
[; ;pic18f67k40.h: 3284: unsigned SSP2DATPPS2 :1;
[; ;pic18f67k40.h: 3285: unsigned SSP2DATPPS3 :1;
[; ;pic18f67k40.h: 3286: unsigned SSP2DATPPS4 :1;
[; ;pic18f67k40.h: 3287: unsigned SSP2DATPPS5 :1;
[; ;pic18f67k40.h: 3288: };
[; ;pic18f67k40.h: 3289: } SSP2DATPPSbits_t;
[; ;pic18f67k40.h: 3290: extern volatile SSP2DATPPSbits_t SSP2DATPPSbits @ 0xE1D;
[; ;pic18f67k40.h: 3330: extern volatile unsigned char SSP2SSPPS @ 0xE1E;
"3332
[; ;pic18f67k40.h: 3332: asm("SSP2SSPPS equ 0E1Eh");
[; <" SSP2SSPPS equ 0E1Eh ;# ">
[; ;pic18f67k40.h: 3335: typedef union {
[; ;pic18f67k40.h: 3336: struct {
[; ;pic18f67k40.h: 3337: unsigned SSP2SSPPS :6;
[; ;pic18f67k40.h: 3338: };
[; ;pic18f67k40.h: 3339: struct {
[; ;pic18f67k40.h: 3340: unsigned SSP2SSPPS0 :1;
[; ;pic18f67k40.h: 3341: unsigned SSP2SSPPS1 :1;
[; ;pic18f67k40.h: 3342: unsigned SSP2SSPPS2 :1;
[; ;pic18f67k40.h: 3343: unsigned SSP2SSPPS3 :1;
[; ;pic18f67k40.h: 3344: unsigned SSP2SSPPS4 :1;
[; ;pic18f67k40.h: 3345: unsigned SSP2SSPPS5 :1;
[; ;pic18f67k40.h: 3346: };
[; ;pic18f67k40.h: 3347: } SSP2SSPPSbits_t;
[; ;pic18f67k40.h: 3348: extern volatile SSP2SSPPSbits_t SSP2SSPPSbits @ 0xE1E;
[; ;pic18f67k40.h: 3388: extern volatile unsigned char IPR0 @ 0xE1F;
"3390
[; ;pic18f67k40.h: 3390: asm("IPR0 equ 0E1Fh");
[; <" IPR0 equ 0E1Fh ;# ">
[; ;pic18f67k40.h: 3393: typedef union {
[; ;pic18f67k40.h: 3394: struct {
[; ;pic18f67k40.h: 3395: unsigned INT0IP :1;
[; ;pic18f67k40.h: 3396: unsigned INT1IP :1;
[; ;pic18f67k40.h: 3397: unsigned INT2IP :1;
[; ;pic18f67k40.h: 3398: unsigned INT3IP :1;
[; ;pic18f67k40.h: 3399: unsigned IOCIP :1;
[; ;pic18f67k40.h: 3400: unsigned TMR0IP :1;
[; ;pic18f67k40.h: 3401: };
[; ;pic18f67k40.h: 3402: } IPR0bits_t;
[; ;pic18f67k40.h: 3403: extern volatile IPR0bits_t IPR0bits @ 0xE1F;
[; ;pic18f67k40.h: 3438: extern volatile unsigned char IPR1 @ 0xE20;
"3440
[; ;pic18f67k40.h: 3440: asm("IPR1 equ 0E20h");
[; <" IPR1 equ 0E20h ;# ">
[; ;pic18f67k40.h: 3443: typedef union {
[; ;pic18f67k40.h: 3444: struct {
[; ;pic18f67k40.h: 3445: unsigned ADIP :1;
[; ;pic18f67k40.h: 3446: unsigned ADTIP :1;
[; ;pic18f67k40.h: 3447: unsigned :4;
[; ;pic18f67k40.h: 3448: unsigned CSWIP :1;
[; ;pic18f67k40.h: 3449: unsigned OSCFIP :1;
[; ;pic18f67k40.h: 3450: };
[; ;pic18f67k40.h: 3451: struct {
[; ;pic18f67k40.h: 3452: unsigned :7;
[; ;pic18f67k40.h: 3453: unsigned PSPIP :1;
[; ;pic18f67k40.h: 3454: };
[; ;pic18f67k40.h: 3455: } IPR1bits_t;
[; ;pic18f67k40.h: 3456: extern volatile IPR1bits_t IPR1bits @ 0xE20;
[; ;pic18f67k40.h: 3486: extern volatile unsigned char IPR2 @ 0xE21;
"3488
[; ;pic18f67k40.h: 3488: asm("IPR2 equ 0E21h");
[; <" IPR2 equ 0E21h ;# ">
[; ;pic18f67k40.h: 3491: typedef union {
[; ;pic18f67k40.h: 3492: struct {
[; ;pic18f67k40.h: 3493: unsigned C1IP :1;
[; ;pic18f67k40.h: 3494: unsigned C2IP :1;
[; ;pic18f67k40.h: 3495: unsigned C3IP :1;
[; ;pic18f67k40.h: 3496: unsigned :3;
[; ;pic18f67k40.h: 3497: unsigned ZCDIP :1;
[; ;pic18f67k40.h: 3498: unsigned HLVDIP :1;
[; ;pic18f67k40.h: 3499: };
[; ;pic18f67k40.h: 3500: struct {
[; ;pic18f67k40.h: 3501: unsigned :6;
[; ;pic18f67k40.h: 3502: unsigned CMIP :1;
[; ;pic18f67k40.h: 3503: };
[; ;pic18f67k40.h: 3504: } IPR2bits_t;
[; ;pic18f67k40.h: 3505: extern volatile IPR2bits_t IPR2bits @ 0xE21;
[; ;pic18f67k40.h: 3540: extern volatile unsigned char IPR3 @ 0xE22;
"3542
[; ;pic18f67k40.h: 3542: asm("IPR3 equ 0E22h");
[; <" IPR3 equ 0E22h ;# ">
[; ;pic18f67k40.h: 3545: typedef union {
[; ;pic18f67k40.h: 3546: struct {
[; ;pic18f67k40.h: 3547: unsigned SSP1IP :1;
[; ;pic18f67k40.h: 3548: unsigned BCL1IP :1;
[; ;pic18f67k40.h: 3549: unsigned SSP2IP :1;
[; ;pic18f67k40.h: 3550: unsigned BCL2IP :1;
[; ;pic18f67k40.h: 3551: unsigned TX1IP :1;
[; ;pic18f67k40.h: 3552: unsigned RC1IP :1;
[; ;pic18f67k40.h: 3553: unsigned TX2IP :1;
[; ;pic18f67k40.h: 3554: unsigned RC2IP :1;
[; ;pic18f67k40.h: 3555: };
[; ;pic18f67k40.h: 3556: struct {
[; ;pic18f67k40.h: 3557: unsigned :1;
[; ;pic18f67k40.h: 3558: unsigned RXBNIP :1;
[; ;pic18f67k40.h: 3559: unsigned :2;
[; ;pic18f67k40.h: 3560: unsigned TXBNIP :1;
[; ;pic18f67k40.h: 3561: };
[; ;pic18f67k40.h: 3562: } IPR3bits_t;
[; ;pic18f67k40.h: 3563: extern volatile IPR3bits_t IPR3bits @ 0xE22;
[; ;pic18f67k40.h: 3618: extern volatile unsigned char IPR4 @ 0xE23;
"3620
[; ;pic18f67k40.h: 3620: asm("IPR4 equ 0E23h");
[; <" IPR4 equ 0E23h ;# ">
[; ;pic18f67k40.h: 3623: typedef union {
[; ;pic18f67k40.h: 3624: struct {
[; ;pic18f67k40.h: 3625: unsigned TX3IP :1;
[; ;pic18f67k40.h: 3626: unsigned RC3IP :1;
[; ;pic18f67k40.h: 3627: unsigned TX4IP :1;
[; ;pic18f67k40.h: 3628: unsigned RC4IP :1;
[; ;pic18f67k40.h: 3629: unsigned TX5IP :1;
[; ;pic18f67k40.h: 3630: unsigned RC5IP :1;
[; ;pic18f67k40.h: 3631: };
[; ;pic18f67k40.h: 3632: struct {
[; ;pic18f67k40.h: 3633: unsigned CCIP3IP :1;
[; ;pic18f67k40.h: 3634: };
[; ;pic18f67k40.h: 3635: } IPR4bits_t;
[; ;pic18f67k40.h: 3636: extern volatile IPR4bits_t IPR4bits @ 0xE23;
[; ;pic18f67k40.h: 3676: extern volatile unsigned char IPR5 @ 0xE24;
"3678
[; ;pic18f67k40.h: 3678: asm("IPR5 equ 0E24h");
[; <" IPR5 equ 0E24h ;# ">
[; ;pic18f67k40.h: 3681: typedef union {
[; ;pic18f67k40.h: 3682: struct {
[; ;pic18f67k40.h: 3683: unsigned TMR1IP :1;
[; ;pic18f67k40.h: 3684: unsigned TMR2IP :1;
[; ;pic18f67k40.h: 3685: unsigned TMR3IP :1;
[; ;pic18f67k40.h: 3686: unsigned TMR4IP :1;
[; ;pic18f67k40.h: 3687: unsigned TMR5IP :1;
[; ;pic18f67k40.h: 3688: unsigned TMR6IP :1;
[; ;pic18f67k40.h: 3689: unsigned TMR7IP :1;
[; ;pic18f67k40.h: 3690: unsigned TMR8IP :1;
[; ;pic18f67k40.h: 3691: };
[; ;pic18f67k40.h: 3692: struct {
[; ;pic18f67k40.h: 3693: unsigned CCH05 :1;
[; ;pic18f67k40.h: 3694: unsigned CCH15 :1;
[; ;pic18f67k40.h: 3695: unsigned :1;
[; ;pic18f67k40.h: 3696: unsigned EVPOL05 :1;
[; ;pic18f67k40.h: 3697: unsigned EVPOL15 :1;
[; ;pic18f67k40.h: 3698: };
[; ;pic18f67k40.h: 3699: } IPR5bits_t;
[; ;pic18f67k40.h: 3700: extern volatile IPR5bits_t IPR5bits @ 0xE24;
[; ;pic18f67k40.h: 3765: extern volatile unsigned char IPR6 @ 0xE25;
"3767
[; ;pic18f67k40.h: 3767: asm("IPR6 equ 0E25h");
[; <" IPR6 equ 0E25h ;# ">
[; ;pic18f67k40.h: 3770: typedef union {
[; ;pic18f67k40.h: 3771: struct {
[; ;pic18f67k40.h: 3772: unsigned TMR1GIP :1;
[; ;pic18f67k40.h: 3773: unsigned TMR3GIP :1;
[; ;pic18f67k40.h: 3774: unsigned TMR5GIP :1;
[; ;pic18f67k40.h: 3775: unsigned TMR7GIP :1;
[; ;pic18f67k40.h: 3776: };
[; ;pic18f67k40.h: 3777: } IPR6bits_t;
[; ;pic18f67k40.h: 3778: extern volatile IPR6bits_t IPR6bits @ 0xE25;
[; ;pic18f67k40.h: 3803: extern volatile unsigned char IPR7 @ 0xE26;
"3805
[; ;pic18f67k40.h: 3805: asm("IPR7 equ 0E26h");
[; <" IPR7 equ 0E26h ;# ">
[; ;pic18f67k40.h: 3808: typedef union {
[; ;pic18f67k40.h: 3809: struct {
[; ;pic18f67k40.h: 3810: unsigned CCP1IP :1;
[; ;pic18f67k40.h: 3811: unsigned CCP2IP :1;
[; ;pic18f67k40.h: 3812: unsigned CCP3IP :1;
[; ;pic18f67k40.h: 3813: unsigned CCP4IP :1;
[; ;pic18f67k40.h: 3814: unsigned CCP5IP :1;
[; ;pic18f67k40.h: 3815: };
[; ;pic18f67k40.h: 3816: } IPR7bits_t;
[; ;pic18f67k40.h: 3817: extern volatile IPR7bits_t IPR7bits @ 0xE26;
[; ;pic18f67k40.h: 3847: extern volatile unsigned char IPR8 @ 0xE27;
"3849
[; ;pic18f67k40.h: 3849: asm("IPR8 equ 0E27h");
[; <" IPR8 equ 0E27h ;# ">
[; ;pic18f67k40.h: 3852: typedef union {
[; ;pic18f67k40.h: 3853: struct {
[; ;pic18f67k40.h: 3854: unsigned CWG1IP :1;
[; ;pic18f67k40.h: 3855: unsigned :4;
[; ;pic18f67k40.h: 3856: unsigned NVMIP :1;
[; ;pic18f67k40.h: 3857: unsigned CRCIP :1;
[; ;pic18f67k40.h: 3858: unsigned SCANIP :1;
[; ;pic18f67k40.h: 3859: };
[; ;pic18f67k40.h: 3860: } IPR8bits_t;
[; ;pic18f67k40.h: 3861: extern volatile IPR8bits_t IPR8bits @ 0xE27;
[; ;pic18f67k40.h: 3886: extern volatile unsigned char IPR9 @ 0xE28;
"3888
[; ;pic18f67k40.h: 3888: asm("IPR9 equ 0E28h");
[; <" IPR9 equ 0E28h ;# ">
[; ;pic18f67k40.h: 3891: typedef union {
[; ;pic18f67k40.h: 3892: struct {
[; ;pic18f67k40.h: 3893: unsigned SMT1IP :1;
[; ;pic18f67k40.h: 3894: unsigned SMT1PRAIP :1;
[; ;pic18f67k40.h: 3895: unsigned SMT1PWAIP :1;
[; ;pic18f67k40.h: 3896: unsigned SMT2IP :1;
[; ;pic18f67k40.h: 3897: unsigned SMT2PRAIP :1;
[; ;pic18f67k40.h: 3898: unsigned SMT2PWAIP :1;
[; ;pic18f67k40.h: 3899: };
[; ;pic18f67k40.h: 3900: } IPR9bits_t;
[; ;pic18f67k40.h: 3901: extern volatile IPR9bits_t IPR9bits @ 0xE28;
[; ;pic18f67k40.h: 3936: extern volatile unsigned char PIE0 @ 0xE29;
"3938
[; ;pic18f67k40.h: 3938: asm("PIE0 equ 0E29h");
[; <" PIE0 equ 0E29h ;# ">
[; ;pic18f67k40.h: 3941: typedef union {
[; ;pic18f67k40.h: 3942: struct {
[; ;pic18f67k40.h: 3943: unsigned INT0IE :1;
[; ;pic18f67k40.h: 3944: unsigned INT1IE :1;
[; ;pic18f67k40.h: 3945: unsigned INT2IE :1;
[; ;pic18f67k40.h: 3946: unsigned INT3IE :1;
[; ;pic18f67k40.h: 3947: unsigned IOCIE :1;
[; ;pic18f67k40.h: 3948: unsigned TMR0IE :1;
[; ;pic18f67k40.h: 3949: };
[; ;pic18f67k40.h: 3950: } PIE0bits_t;
[; ;pic18f67k40.h: 3951: extern volatile PIE0bits_t PIE0bits @ 0xE29;
[; ;pic18f67k40.h: 3986: extern volatile unsigned char PIE1 @ 0xE2A;
"3988
[; ;pic18f67k40.h: 3988: asm("PIE1 equ 0E2Ah");
[; <" PIE1 equ 0E2Ah ;# ">
[; ;pic18f67k40.h: 3991: typedef union {
[; ;pic18f67k40.h: 3992: struct {
[; ;pic18f67k40.h: 3993: unsigned ADIE :1;
[; ;pic18f67k40.h: 3994: unsigned ADTIE :1;
[; ;pic18f67k40.h: 3995: unsigned :4;
[; ;pic18f67k40.h: 3996: unsigned CSWIE :1;
[; ;pic18f67k40.h: 3997: unsigned OSCFIE :1;
[; ;pic18f67k40.h: 3998: };
[; ;pic18f67k40.h: 3999: struct {
[; ;pic18f67k40.h: 4000: unsigned :7;
[; ;pic18f67k40.h: 4001: unsigned PSPIE :1;
[; ;pic18f67k40.h: 4002: };
[; ;pic18f67k40.h: 4003: } PIE1bits_t;
[; ;pic18f67k40.h: 4004: extern volatile PIE1bits_t PIE1bits @ 0xE2A;
[; ;pic18f67k40.h: 4034: extern volatile unsigned char PIE2 @ 0xE2B;
"4036
[; ;pic18f67k40.h: 4036: asm("PIE2 equ 0E2Bh");
[; <" PIE2 equ 0E2Bh ;# ">
[; ;pic18f67k40.h: 4039: typedef union {
[; ;pic18f67k40.h: 4040: struct {
[; ;pic18f67k40.h: 4041: unsigned C1IE :1;
[; ;pic18f67k40.h: 4042: unsigned C2IE :1;
[; ;pic18f67k40.h: 4043: unsigned C3IE :1;
[; ;pic18f67k40.h: 4044: unsigned :3;
[; ;pic18f67k40.h: 4045: unsigned ZCDIE :1;
[; ;pic18f67k40.h: 4046: unsigned HLVDIE :1;
[; ;pic18f67k40.h: 4047: };
[; ;pic18f67k40.h: 4048: struct {
[; ;pic18f67k40.h: 4049: unsigned :6;
[; ;pic18f67k40.h: 4050: unsigned CMIE :1;
[; ;pic18f67k40.h: 4051: };
[; ;pic18f67k40.h: 4052: } PIE2bits_t;
[; ;pic18f67k40.h: 4053: extern volatile PIE2bits_t PIE2bits @ 0xE2B;
[; ;pic18f67k40.h: 4088: extern volatile unsigned char PIE3 @ 0xE2C;
"4090
[; ;pic18f67k40.h: 4090: asm("PIE3 equ 0E2Ch");
[; <" PIE3 equ 0E2Ch ;# ">
[; ;pic18f67k40.h: 4093: typedef union {
[; ;pic18f67k40.h: 4094: struct {
[; ;pic18f67k40.h: 4095: unsigned SSP1IE :1;
[; ;pic18f67k40.h: 4096: unsigned BCL1IE :1;
[; ;pic18f67k40.h: 4097: unsigned SSP2IE :1;
[; ;pic18f67k40.h: 4098: unsigned BCL2IE :1;
[; ;pic18f67k40.h: 4099: unsigned TX1IE :1;
[; ;pic18f67k40.h: 4100: unsigned RC1IE :1;
[; ;pic18f67k40.h: 4101: unsigned TX2IE :1;
[; ;pic18f67k40.h: 4102: unsigned RC2IE :1;
[; ;pic18f67k40.h: 4103: };
[; ;pic18f67k40.h: 4104: struct {
[; ;pic18f67k40.h: 4105: unsigned RXB0IE :1;
[; ;pic18f67k40.h: 4106: unsigned RXB1IE :1;
[; ;pic18f67k40.h: 4107: unsigned TXB0IE :1;
[; ;pic18f67k40.h: 4108: unsigned TXB1IE :1;
[; ;pic18f67k40.h: 4109: unsigned TXB2IE :1;
[; ;pic18f67k40.h: 4110: };
[; ;pic18f67k40.h: 4111: struct {
[; ;pic18f67k40.h: 4112: unsigned :1;
[; ;pic18f67k40.h: 4113: unsigned RXBNIE :1;
[; ;pic18f67k40.h: 4114: unsigned :2;
[; ;pic18f67k40.h: 4115: unsigned TXBNIE :1;
[; ;pic18f67k40.h: 4116: };
[; ;pic18f67k40.h: 4117: } PIE3bits_t;
[; ;pic18f67k40.h: 4118: extern volatile PIE3bits_t PIE3bits @ 0xE2C;
[; ;pic18f67k40.h: 4198: extern volatile unsigned char PIE4 @ 0xE2D;
"4200
[; ;pic18f67k40.h: 4200: asm("PIE4 equ 0E2Dh");
[; <" PIE4 equ 0E2Dh ;# ">
[; ;pic18f67k40.h: 4203: typedef union {
[; ;pic18f67k40.h: 4204: struct {
[; ;pic18f67k40.h: 4205: unsigned TX3IE :1;
[; ;pic18f67k40.h: 4206: unsigned RC3IE :1;
[; ;pic18f67k40.h: 4207: unsigned TX4IE :1;
[; ;pic18f67k40.h: 4208: unsigned RC4IE :1;
[; ;pic18f67k40.h: 4209: unsigned TX5IE :1;
[; ;pic18f67k40.h: 4210: unsigned RC5IE :1;
[; ;pic18f67k40.h: 4211: };
[; ;pic18f67k40.h: 4212: } PIE4bits_t;
[; ;pic18f67k40.h: 4213: extern volatile PIE4bits_t PIE4bits @ 0xE2D;
[; ;pic18f67k40.h: 4248: extern volatile unsigned char PIE5 @ 0xE2E;
"4250
[; ;pic18f67k40.h: 4250: asm("PIE5 equ 0E2Eh");
[; <" PIE5 equ 0E2Eh ;# ">
[; ;pic18f67k40.h: 4253: typedef union {
[; ;pic18f67k40.h: 4254: struct {
[; ;pic18f67k40.h: 4255: unsigned TMR1IE :1;
[; ;pic18f67k40.h: 4256: unsigned TMR2IE :1;
[; ;pic18f67k40.h: 4257: unsigned TMR3IE :1;
[; ;pic18f67k40.h: 4258: unsigned TMR4IE :1;
[; ;pic18f67k40.h: 4259: unsigned TMR5IE :1;
[; ;pic18f67k40.h: 4260: unsigned TMR6IE :1;
[; ;pic18f67k40.h: 4261: unsigned TMR7IE :1;
[; ;pic18f67k40.h: 4262: unsigned TMR8IE :1;
[; ;pic18f67k40.h: 4263: };
[; ;pic18f67k40.h: 4264: } PIE5bits_t;
[; ;pic18f67k40.h: 4265: extern volatile PIE5bits_t PIE5bits @ 0xE2E;
[; ;pic18f67k40.h: 4310: extern volatile unsigned char PIE6 @ 0xE2F;
"4312
[; ;pic18f67k40.h: 4312: asm("PIE6 equ 0E2Fh");
[; <" PIE6 equ 0E2Fh ;# ">
[; ;pic18f67k40.h: 4315: typedef union {
[; ;pic18f67k40.h: 4316: struct {
[; ;pic18f67k40.h: 4317: unsigned TMR1GIE :1;
[; ;pic18f67k40.h: 4318: unsigned TMR3GIE :1;
[; ;pic18f67k40.h: 4319: unsigned TMR5GIE :1;
[; ;pic18f67k40.h: 4320: unsigned TMR7GIE :1;
[; ;pic18f67k40.h: 4321: };
[; ;pic18f67k40.h: 4322: } PIE6bits_t;
[; ;pic18f67k40.h: 4323: extern volatile PIE6bits_t PIE6bits @ 0xE2F;
[; ;pic18f67k40.h: 4348: extern volatile unsigned char PIE7 @ 0xE30;
"4350
[; ;pic18f67k40.h: 4350: asm("PIE7 equ 0E30h");
[; <" PIE7 equ 0E30h ;# ">
[; ;pic18f67k40.h: 4353: typedef union {
[; ;pic18f67k40.h: 4354: struct {
[; ;pic18f67k40.h: 4355: unsigned CCP1IE :1;
[; ;pic18f67k40.h: 4356: unsigned CCP2IE :1;
[; ;pic18f67k40.h: 4357: unsigned CCP3IE :1;
[; ;pic18f67k40.h: 4358: unsigned CCP4IE :1;
[; ;pic18f67k40.h: 4359: unsigned CCP5IE :1;
[; ;pic18f67k40.h: 4360: };
[; ;pic18f67k40.h: 4361: } PIE7bits_t;
[; ;pic18f67k40.h: 4362: extern volatile PIE7bits_t PIE7bits @ 0xE30;
[; ;pic18f67k40.h: 4392: extern volatile unsigned char PIE8 @ 0xE31;
"4394
[; ;pic18f67k40.h: 4394: asm("PIE8 equ 0E31h");
[; <" PIE8 equ 0E31h ;# ">
[; ;pic18f67k40.h: 4397: typedef union {
[; ;pic18f67k40.h: 4398: struct {
[; ;pic18f67k40.h: 4399: unsigned CWG1IE :1;
[; ;pic18f67k40.h: 4400: unsigned :4;
[; ;pic18f67k40.h: 4401: unsigned NVMIE :1;
[; ;pic18f67k40.h: 4402: unsigned CRCIE :1;
[; ;pic18f67k40.h: 4403: unsigned SCANIE :1;
[; ;pic18f67k40.h: 4404: };
[; ;pic18f67k40.h: 4405: } PIE8bits_t;
[; ;pic18f67k40.h: 4406: extern volatile PIE8bits_t PIE8bits @ 0xE31;
[; ;pic18f67k40.h: 4431: extern volatile unsigned char PIE9 @ 0xE32;
"4433
[; ;pic18f67k40.h: 4433: asm("PIE9 equ 0E32h");
[; <" PIE9 equ 0E32h ;# ">
[; ;pic18f67k40.h: 4436: typedef union {
[; ;pic18f67k40.h: 4437: struct {
[; ;pic18f67k40.h: 4438: unsigned SMT1IE :1;
[; ;pic18f67k40.h: 4439: unsigned SMT1PRAIE :1;
[; ;pic18f67k40.h: 4440: unsigned SMT1PWAIE :1;
[; ;pic18f67k40.h: 4441: unsigned SMT2IE :1;
[; ;pic18f67k40.h: 4442: unsigned SMT2PRAIE :1;
[; ;pic18f67k40.h: 4443: unsigned SMT2PWAIE :1;
[; ;pic18f67k40.h: 4444: };
[; ;pic18f67k40.h: 4445: } PIE9bits_t;
[; ;pic18f67k40.h: 4446: extern volatile PIE9bits_t PIE9bits @ 0xE32;
[; ;pic18f67k40.h: 4481: extern volatile unsigned char PIR0 @ 0xE33;
"4483
[; ;pic18f67k40.h: 4483: asm("PIR0 equ 0E33h");
[; <" PIR0 equ 0E33h ;# ">
[; ;pic18f67k40.h: 4486: typedef union {
[; ;pic18f67k40.h: 4487: struct {
[; ;pic18f67k40.h: 4488: unsigned INT0IF :1;
[; ;pic18f67k40.h: 4489: unsigned INT1IF :1;
[; ;pic18f67k40.h: 4490: unsigned INT2IF :1;
[; ;pic18f67k40.h: 4491: unsigned INT3IF :1;
[; ;pic18f67k40.h: 4492: unsigned IOCIF :1;
[; ;pic18f67k40.h: 4493: unsigned TMR0IF :1;
[; ;pic18f67k40.h: 4494: };
[; ;pic18f67k40.h: 4495: } PIR0bits_t;
[; ;pic18f67k40.h: 4496: extern volatile PIR0bits_t PIR0bits @ 0xE33;
[; ;pic18f67k40.h: 4531: extern volatile unsigned char PIR1 @ 0xE34;
"4533
[; ;pic18f67k40.h: 4533: asm("PIR1 equ 0E34h");
[; <" PIR1 equ 0E34h ;# ">
[; ;pic18f67k40.h: 4536: typedef union {
[; ;pic18f67k40.h: 4537: struct {
[; ;pic18f67k40.h: 4538: unsigned ADIF :1;
[; ;pic18f67k40.h: 4539: unsigned ADTIF :1;
[; ;pic18f67k40.h: 4540: unsigned :4;
[; ;pic18f67k40.h: 4541: unsigned CSWIF :1;
[; ;pic18f67k40.h: 4542: unsigned OSCFIF :1;
[; ;pic18f67k40.h: 4543: };
[; ;pic18f67k40.h: 4544: struct {
[; ;pic18f67k40.h: 4545: unsigned :7;
[; ;pic18f67k40.h: 4546: unsigned PSPIF :1;
[; ;pic18f67k40.h: 4547: };
[; ;pic18f67k40.h: 4548: } PIR1bits_t;
[; ;pic18f67k40.h: 4549: extern volatile PIR1bits_t PIR1bits @ 0xE34;
[; ;pic18f67k40.h: 4579: extern volatile unsigned char PIR2 @ 0xE35;
"4581
[; ;pic18f67k40.h: 4581: asm("PIR2 equ 0E35h");
[; <" PIR2 equ 0E35h ;# ">
[; ;pic18f67k40.h: 4584: typedef union {
[; ;pic18f67k40.h: 4585: struct {
[; ;pic18f67k40.h: 4586: unsigned C1IF :1;
[; ;pic18f67k40.h: 4587: unsigned C2IF :1;
[; ;pic18f67k40.h: 4588: unsigned C3IF :1;
[; ;pic18f67k40.h: 4589: unsigned :3;
[; ;pic18f67k40.h: 4590: unsigned ZCDIF :1;
[; ;pic18f67k40.h: 4591: unsigned HLVDIF :1;
[; ;pic18f67k40.h: 4592: };
[; ;pic18f67k40.h: 4593: struct {
[; ;pic18f67k40.h: 4594: unsigned :6;
[; ;pic18f67k40.h: 4595: unsigned CMIF :1;
[; ;pic18f67k40.h: 4596: };
[; ;pic18f67k40.h: 4597: } PIR2bits_t;
[; ;pic18f67k40.h: 4598: extern volatile PIR2bits_t PIR2bits @ 0xE35;
[; ;pic18f67k40.h: 4633: extern volatile unsigned char PIR3 @ 0xE36;
"4635
[; ;pic18f67k40.h: 4635: asm("PIR3 equ 0E36h");
[; <" PIR3 equ 0E36h ;# ">
[; ;pic18f67k40.h: 4638: typedef union {
[; ;pic18f67k40.h: 4639: struct {
[; ;pic18f67k40.h: 4640: unsigned SSP1IF :1;
[; ;pic18f67k40.h: 4641: unsigned BCL1IF :1;
[; ;pic18f67k40.h: 4642: unsigned SSP2IF :1;
[; ;pic18f67k40.h: 4643: unsigned BCL2IF :1;
[; ;pic18f67k40.h: 4644: unsigned TX1IF :1;
[; ;pic18f67k40.h: 4645: unsigned RC1IF :1;
[; ;pic18f67k40.h: 4646: unsigned TX2IF :1;
[; ;pic18f67k40.h: 4647: unsigned RC2IF :1;
[; ;pic18f67k40.h: 4648: };
[; ;pic18f67k40.h: 4649: struct {
[; ;pic18f67k40.h: 4650: unsigned :1;
[; ;pic18f67k40.h: 4651: unsigned RXBNIF :1;
[; ;pic18f67k40.h: 4652: unsigned :2;
[; ;pic18f67k40.h: 4653: unsigned TXBNIF :1;
[; ;pic18f67k40.h: 4654: };
[; ;pic18f67k40.h: 4655: } PIR3bits_t;
[; ;pic18f67k40.h: 4656: extern volatile PIR3bits_t PIR3bits @ 0xE36;
[; ;pic18f67k40.h: 4711: extern volatile unsigned char PIR4 @ 0xE37;
"4713
[; ;pic18f67k40.h: 4713: asm("PIR4 equ 0E37h");
[; <" PIR4 equ 0E37h ;# ">
[; ;pic18f67k40.h: 4716: typedef union {
[; ;pic18f67k40.h: 4717: struct {
[; ;pic18f67k40.h: 4718: unsigned TX3IF :1;
[; ;pic18f67k40.h: 4719: unsigned RC3IF :1;
[; ;pic18f67k40.h: 4720: unsigned TX4IF :1;
[; ;pic18f67k40.h: 4721: unsigned RC4IF :1;
[; ;pic18f67k40.h: 4722: unsigned TX5IF :1;
[; ;pic18f67k40.h: 4723: unsigned RC5IF :1;
[; ;pic18f67k40.h: 4724: };
[; ;pic18f67k40.h: 4725: } PIR4bits_t;
[; ;pic18f67k40.h: 4726: extern volatile PIR4bits_t PIR4bits @ 0xE37;
[; ;pic18f67k40.h: 4761: extern volatile unsigned char PIR5 @ 0xE38;
"4763
[; ;pic18f67k40.h: 4763: asm("PIR5 equ 0E38h");
[; <" PIR5 equ 0E38h ;# ">
[; ;pic18f67k40.h: 4766: typedef union {
[; ;pic18f67k40.h: 4767: struct {
[; ;pic18f67k40.h: 4768: unsigned TMR1IF :1;
[; ;pic18f67k40.h: 4769: unsigned TMR2IF :1;
[; ;pic18f67k40.h: 4770: unsigned TMR3IF :1;
[; ;pic18f67k40.h: 4771: unsigned TMR4IF :1;
[; ;pic18f67k40.h: 4772: unsigned TMR5IF :1;
[; ;pic18f67k40.h: 4773: unsigned TMR6IF :1;
[; ;pic18f67k40.h: 4774: unsigned TMR7IF :1;
[; ;pic18f67k40.h: 4775: unsigned TMR8IF :1;
[; ;pic18f67k40.h: 4776: };
[; ;pic18f67k40.h: 4777: } PIR5bits_t;
[; ;pic18f67k40.h: 4778: extern volatile PIR5bits_t PIR5bits @ 0xE38;
[; ;pic18f67k40.h: 4823: extern volatile unsigned char PIR6 @ 0xE39;
"4825
[; ;pic18f67k40.h: 4825: asm("PIR6 equ 0E39h");
[; <" PIR6 equ 0E39h ;# ">
[; ;pic18f67k40.h: 4828: typedef union {
[; ;pic18f67k40.h: 4829: struct {
[; ;pic18f67k40.h: 4830: unsigned TMR1GIF :1;
[; ;pic18f67k40.h: 4831: unsigned TMR3GIF :1;
[; ;pic18f67k40.h: 4832: unsigned TMR5GIF :1;
[; ;pic18f67k40.h: 4833: unsigned TMR7GIF :1;
[; ;pic18f67k40.h: 4834: };
[; ;pic18f67k40.h: 4835: } PIR6bits_t;
[; ;pic18f67k40.h: 4836: extern volatile PIR6bits_t PIR6bits @ 0xE39;
[; ;pic18f67k40.h: 4861: extern volatile unsigned char PIR7 @ 0xE3A;
"4863
[; ;pic18f67k40.h: 4863: asm("PIR7 equ 0E3Ah");
[; <" PIR7 equ 0E3Ah ;# ">
[; ;pic18f67k40.h: 4866: typedef union {
[; ;pic18f67k40.h: 4867: struct {
[; ;pic18f67k40.h: 4868: unsigned CCP1IF :1;
[; ;pic18f67k40.h: 4869: unsigned CCP2IF :1;
[; ;pic18f67k40.h: 4870: unsigned CCP3IF :1;
[; ;pic18f67k40.h: 4871: unsigned CCP4IF :1;
[; ;pic18f67k40.h: 4872: unsigned CCP5IF :1;
[; ;pic18f67k40.h: 4873: };
[; ;pic18f67k40.h: 4874: } PIR7bits_t;
[; ;pic18f67k40.h: 4875: extern volatile PIR7bits_t PIR7bits @ 0xE3A;
[; ;pic18f67k40.h: 4905: extern volatile unsigned char PIR8 @ 0xE3B;
"4907
[; ;pic18f67k40.h: 4907: asm("PIR8 equ 0E3Bh");
[; <" PIR8 equ 0E3Bh ;# ">
[; ;pic18f67k40.h: 4910: typedef union {
[; ;pic18f67k40.h: 4911: struct {
[; ;pic18f67k40.h: 4912: unsigned CWGIF :1;
[; ;pic18f67k40.h: 4913: unsigned :4;
[; ;pic18f67k40.h: 4914: unsigned NVMIF :1;
[; ;pic18f67k40.h: 4915: unsigned CRCIF :1;
[; ;pic18f67k40.h: 4916: unsigned SCANIF :1;
[; ;pic18f67k40.h: 4917: };
[; ;pic18f67k40.h: 4918: struct {
[; ;pic18f67k40.h: 4919: unsigned CWG1IF :1;
[; ;pic18f67k40.h: 4920: };
[; ;pic18f67k40.h: 4921: } PIR8bits_t;
[; ;pic18f67k40.h: 4922: extern volatile PIR8bits_t PIR8bits @ 0xE3B;
[; ;pic18f67k40.h: 4952: extern volatile unsigned char PIR9 @ 0xE3C;
"4954
[; ;pic18f67k40.h: 4954: asm("PIR9 equ 0E3Ch");
[; <" PIR9 equ 0E3Ch ;# ">
[; ;pic18f67k40.h: 4957: typedef union {
[; ;pic18f67k40.h: 4958: struct {
[; ;pic18f67k40.h: 4959: unsigned SMT1IF :1;
[; ;pic18f67k40.h: 4960: unsigned SMT1PRAIF :1;
[; ;pic18f67k40.h: 4961: unsigned SMT1PWAIF :1;
[; ;pic18f67k40.h: 4962: unsigned SMT2IF :1;
[; ;pic18f67k40.h: 4963: unsigned SMT2PRAIF :1;
[; ;pic18f67k40.h: 4964: unsigned SMT2PWAIF :1;
[; ;pic18f67k40.h: 4965: };
[; ;pic18f67k40.h: 4966: } PIR9bits_t;
[; ;pic18f67k40.h: 4967: extern volatile PIR9bits_t PIR9bits @ 0xE3C;
[; ;pic18f67k40.h: 5002: extern volatile unsigned char WDTCON0 @ 0xE3D;
"5004
[; ;pic18f67k40.h: 5004: asm("WDTCON0 equ 0E3Dh");
[; <" WDTCON0 equ 0E3Dh ;# ">
[; ;pic18f67k40.h: 5007: typedef union {
[; ;pic18f67k40.h: 5008: struct {
[; ;pic18f67k40.h: 5009: unsigned SEN :1;
[; ;pic18f67k40.h: 5010: unsigned WDTPS :5;
[; ;pic18f67k40.h: 5011: };
[; ;pic18f67k40.h: 5012: struct {
[; ;pic18f67k40.h: 5013: unsigned SWDTEN :1;
[; ;pic18f67k40.h: 5014: unsigned PS0 :1;
[; ;pic18f67k40.h: 5015: unsigned PS1 :1;
[; ;pic18f67k40.h: 5016: unsigned PS2 :1;
[; ;pic18f67k40.h: 5017: unsigned PS3 :1;
[; ;pic18f67k40.h: 5018: unsigned PS4 :1;
[; ;pic18f67k40.h: 5019: };
[; ;pic18f67k40.h: 5020: struct {
[; ;pic18f67k40.h: 5021: unsigned WDTSEN :1;
[; ;pic18f67k40.h: 5022: unsigned PS :5;
[; ;pic18f67k40.h: 5023: };
[; ;pic18f67k40.h: 5024: struct {
[; ;pic18f67k40.h: 5025: unsigned :1;
[; ;pic18f67k40.h: 5026: unsigned WDTPS0 :1;
[; ;pic18f67k40.h: 5027: unsigned WDTPS1 :1;
[; ;pic18f67k40.h: 5028: unsigned WDTPS2 :1;
[; ;pic18f67k40.h: 5029: unsigned WDTPS3 :1;
[; ;pic18f67k40.h: 5030: unsigned WDTPS4 :1;
[; ;pic18f67k40.h: 5031: };
[; ;pic18f67k40.h: 5032: } WDTCON0bits_t;
[; ;pic18f67k40.h: 5033: extern volatile WDTCON0bits_t WDTCON0bits @ 0xE3D;
[; ;pic18f67k40.h: 5113: extern volatile unsigned char WDTCON1 @ 0xE3E;
"5115
[; ;pic18f67k40.h: 5115: asm("WDTCON1 equ 0E3Eh");
[; <" WDTCON1 equ 0E3Eh ;# ">
[; ;pic18f67k40.h: 5118: typedef union {
[; ;pic18f67k40.h: 5119: struct {
[; ;pic18f67k40.h: 5120: unsigned WINDOW :3;
[; ;pic18f67k40.h: 5121: unsigned :1;
[; ;pic18f67k40.h: 5122: unsigned WDTCS :3;
[; ;pic18f67k40.h: 5123: };
[; ;pic18f67k40.h: 5124: struct {
[; ;pic18f67k40.h: 5125: unsigned WINDOW0 :1;
[; ;pic18f67k40.h: 5126: unsigned WINDOW1 :1;
[; ;pic18f67k40.h: 5127: unsigned WINDOW2 :1;
[; ;pic18f67k40.h: 5128: unsigned :1;
[; ;pic18f67k40.h: 5129: unsigned CS0 :1;
[; ;pic18f67k40.h: 5130: unsigned CS1 :1;
[; ;pic18f67k40.h: 5131: unsigned CS2 :1;
[; ;pic18f67k40.h: 5132: };
[; ;pic18f67k40.h: 5133: struct {
[; ;pic18f67k40.h: 5134: unsigned WDTWINDOW :3;
[; ;pic18f67k40.h: 5135: unsigned :1;
[; ;pic18f67k40.h: 5136: unsigned CS :3;
[; ;pic18f67k40.h: 5137: };
[; ;pic18f67k40.h: 5138: struct {
[; ;pic18f67k40.h: 5139: unsigned WDTWINDOW0 :1;
[; ;pic18f67k40.h: 5140: unsigned WDTWINDOW1 :1;
[; ;pic18f67k40.h: 5141: unsigned WDTWINDOW2 :1;
[; ;pic18f67k40.h: 5142: unsigned :1;
[; ;pic18f67k40.h: 5143: unsigned WDTCS0 :1;
[; ;pic18f67k40.h: 5144: unsigned WDTCS1 :1;
[; ;pic18f67k40.h: 5145: unsigned WDTCS2 :1;
[; ;pic18f67k40.h: 5146: };
[; ;pic18f67k40.h: 5147: } WDTCON1bits_t;
[; ;pic18f67k40.h: 5148: extern volatile WDTCON1bits_t WDTCON1bits @ 0xE3E;
[; ;pic18f67k40.h: 5233: extern volatile unsigned char WDTL @ 0xE3F;
"5235
[; ;pic18f67k40.h: 5235: asm("WDTL equ 0E3Fh");
[; <" WDTL equ 0E3Fh ;# ">
[; ;pic18f67k40.h: 5238: extern volatile unsigned char WDTPSL @ 0xE3F;
"5240
[; ;pic18f67k40.h: 5240: asm("WDTPSL equ 0E3Fh");
[; <" WDTPSL equ 0E3Fh ;# ">
[; ;pic18f67k40.h: 5243: typedef union {
[; ;pic18f67k40.h: 5244: struct {
[; ;pic18f67k40.h: 5245: unsigned PSCNT :8;
[; ;pic18f67k40.h: 5246: };
[; ;pic18f67k40.h: 5247: struct {
[; ;pic18f67k40.h: 5248: unsigned PSCNT0 :1;
[; ;pic18f67k40.h: 5249: unsigned PSCNT1 :1;
[; ;pic18f67k40.h: 5250: unsigned PSCNT2 :1;
[; ;pic18f67k40.h: 5251: unsigned PSCNT3 :1;
[; ;pic18f67k40.h: 5252: unsigned PSCNT4 :1;
[; ;pic18f67k40.h: 5253: unsigned PSCNT5 :1;
[; ;pic18f67k40.h: 5254: unsigned PSCNT6 :1;
[; ;pic18f67k40.h: 5255: unsigned PSCNT7 :1;
[; ;pic18f67k40.h: 5256: };
[; ;pic18f67k40.h: 5257: struct {
[; ;pic18f67k40.h: 5258: unsigned WDTPSCNT :8;
[; ;pic18f67k40.h: 5259: };
[; ;pic18f67k40.h: 5260: struct {
[; ;pic18f67k40.h: 5261: unsigned WDTPSCNT0 :1;
[; ;pic18f67k40.h: 5262: unsigned WDTPSCNT1 :1;
[; ;pic18f67k40.h: 5263: unsigned WDTPSCNT2 :1;
[; ;pic18f67k40.h: 5264: unsigned WDTPSCNT3 :1;
[; ;pic18f67k40.h: 5265: unsigned WDTPSCNT4 :1;
[; ;pic18f67k40.h: 5266: unsigned WDTPSCNT5 :1;
[; ;pic18f67k40.h: 5267: unsigned WDTPSCNT6 :1;
[; ;pic18f67k40.h: 5268: unsigned WDTPSCNT7 :1;
[; ;pic18f67k40.h: 5269: };
[; ;pic18f67k40.h: 5270: struct {
[; ;pic18f67k40.h: 5271: unsigned WDT0 :1;
[; ;pic18f67k40.h: 5272: unsigned WDT1 :1;
[; ;pic18f67k40.h: 5273: unsigned WDT2 :1;
[; ;pic18f67k40.h: 5274: unsigned WDT3 :1;
[; ;pic18f67k40.h: 5275: unsigned WDT4 :1;
[; ;pic18f67k40.h: 5276: unsigned WDT5 :1;
[; ;pic18f67k40.h: 5277: unsigned WDT6 :1;
[; ;pic18f67k40.h: 5278: unsigned WDT7 :1;
[; ;pic18f67k40.h: 5279: };
[; ;pic18f67k40.h: 5280: struct {
[; ;pic18f67k40.h: 5281: unsigned WDTL :8;
[; ;pic18f67k40.h: 5282: };
[; ;pic18f67k40.h: 5283: } WDTLbits_t;
[; ;pic18f67k40.h: 5284: extern volatile WDTLbits_t WDTLbits @ 0xE3F;
[; ;pic18f67k40.h: 5422: typedef union {
[; ;pic18f67k40.h: 5423: struct {
[; ;pic18f67k40.h: 5424: unsigned PSCNT :8;
[; ;pic18f67k40.h: 5425: };
[; ;pic18f67k40.h: 5426: struct {
[; ;pic18f67k40.h: 5427: unsigned PSCNT0 :1;
[; ;pic18f67k40.h: 5428: unsigned PSCNT1 :1;
[; ;pic18f67k40.h: 5429: unsigned PSCNT2 :1;
[; ;pic18f67k40.h: 5430: unsigned PSCNT3 :1;
[; ;pic18f67k40.h: 5431: unsigned PSCNT4 :1;
[; ;pic18f67k40.h: 5432: unsigned PSCNT5 :1;
[; ;pic18f67k40.h: 5433: unsigned PSCNT6 :1;
[; ;pic18f67k40.h: 5434: unsigned PSCNT7 :1;
[; ;pic18f67k40.h: 5435: };
[; ;pic18f67k40.h: 5436: struct {
[; ;pic18f67k40.h: 5437: unsigned WDTPSCNT :8;
[; ;pic18f67k40.h: 5438: };
[; ;pic18f67k40.h: 5439: struct {
[; ;pic18f67k40.h: 5440: unsigned WDTPSCNT0 :1;
[; ;pic18f67k40.h: 5441: unsigned WDTPSCNT1 :1;
[; ;pic18f67k40.h: 5442: unsigned WDTPSCNT2 :1;
[; ;pic18f67k40.h: 5443: unsigned WDTPSCNT3 :1;
[; ;pic18f67k40.h: 5444: unsigned WDTPSCNT4 :1;
[; ;pic18f67k40.h: 5445: unsigned WDTPSCNT5 :1;
[; ;pic18f67k40.h: 5446: unsigned WDTPSCNT6 :1;
[; ;pic18f67k40.h: 5447: unsigned WDTPSCNT7 :1;
[; ;pic18f67k40.h: 5448: };
[; ;pic18f67k40.h: 5449: struct {
[; ;pic18f67k40.h: 5450: unsigned WDT0 :1;
[; ;pic18f67k40.h: 5451: unsigned WDT1 :1;
[; ;pic18f67k40.h: 5452: unsigned WDT2 :1;
[; ;pic18f67k40.h: 5453: unsigned WDT3 :1;
[; ;pic18f67k40.h: 5454: unsigned WDT4 :1;
[; ;pic18f67k40.h: 5455: unsigned WDT5 :1;
[; ;pic18f67k40.h: 5456: unsigned WDT6 :1;
[; ;pic18f67k40.h: 5457: unsigned WDT7 :1;
[; ;pic18f67k40.h: 5458: };
[; ;pic18f67k40.h: 5459: struct {
[; ;pic18f67k40.h: 5460: unsigned WDTL :8;
[; ;pic18f67k40.h: 5461: };
[; ;pic18f67k40.h: 5462: } WDTPSLbits_t;
[; ;pic18f67k40.h: 5463: extern volatile WDTPSLbits_t WDTPSLbits @ 0xE3F;
[; ;pic18f67k40.h: 5603: extern volatile unsigned char WDTH @ 0xE40;
"5605
[; ;pic18f67k40.h: 5605: asm("WDTH equ 0E40h");
[; <" WDTH equ 0E40h ;# ">
[; ;pic18f67k40.h: 5608: extern volatile unsigned char WDTPSH @ 0xE40;
"5610
[; ;pic18f67k40.h: 5610: asm("WDTPSH equ 0E40h");
[; <" WDTPSH equ 0E40h ;# ">
[; ;pic18f67k40.h: 5613: typedef union {
[; ;pic18f67k40.h: 5614: struct {
[; ;pic18f67k40.h: 5615: unsigned PSCNT :8;
[; ;pic18f67k40.h: 5616: };
[; ;pic18f67k40.h: 5617: struct {
[; ;pic18f67k40.h: 5618: unsigned PSCNT8 :1;
[; ;pic18f67k40.h: 5619: unsigned PSCNT9 :1;
[; ;pic18f67k40.h: 5620: unsigned PSCNT10 :1;
[; ;pic18f67k40.h: 5621: unsigned PSCNT11 :1;
[; ;pic18f67k40.h: 5622: unsigned PSCNT12 :1;
[; ;pic18f67k40.h: 5623: unsigned PSCNT13 :1;
[; ;pic18f67k40.h: 5624: unsigned PSCNT14 :1;
[; ;pic18f67k40.h: 5625: unsigned PSCNT15 :1;
[; ;pic18f67k40.h: 5626: };
[; ;pic18f67k40.h: 5627: struct {
[; ;pic18f67k40.h: 5628: unsigned WDTPSCNT :8;
[; ;pic18f67k40.h: 5629: };
[; ;pic18f67k40.h: 5630: struct {
[; ;pic18f67k40.h: 5631: unsigned WDTPSCNT8 :1;
[; ;pic18f67k40.h: 5632: unsigned WDTPSCNT9 :1;
[; ;pic18f67k40.h: 5633: unsigned WDTPSCNT10 :1;
[; ;pic18f67k40.h: 5634: unsigned WDTPSCNT11 :1;
[; ;pic18f67k40.h: 5635: unsigned WDTPSCNT12 :1;
[; ;pic18f67k40.h: 5636: unsigned WDTPSCNT13 :1;
[; ;pic18f67k40.h: 5637: unsigned WDTPSCNT14 :1;
[; ;pic18f67k40.h: 5638: unsigned WDTPSCNT15 :1;
[; ;pic18f67k40.h: 5639: };
[; ;pic18f67k40.h: 5640: struct {
[; ;pic18f67k40.h: 5641: unsigned WDTH :8;
[; ;pic18f67k40.h: 5642: };
[; ;pic18f67k40.h: 5643: struct {
[; ;pic18f67k40.h: 5644: unsigned WDT8 :1;
[; ;pic18f67k40.h: 5645: unsigned WDT9 :1;
[; ;pic18f67k40.h: 5646: unsigned WDT10 :1;
[; ;pic18f67k40.h: 5647: unsigned WDT11 :1;
[; ;pic18f67k40.h: 5648: unsigned WDT12 :1;
[; ;pic18f67k40.h: 5649: unsigned WDT13 :1;
[; ;pic18f67k40.h: 5650: unsigned WDT14 :1;
[; ;pic18f67k40.h: 5651: unsigned WDT15 :1;
[; ;pic18f67k40.h: 5652: };
[; ;pic18f67k40.h: 5653: } WDTHbits_t;
[; ;pic18f67k40.h: 5654: extern volatile WDTHbits_t WDTHbits @ 0xE40;
[; ;pic18f67k40.h: 5792: typedef union {
[; ;pic18f67k40.h: 5793: struct {
[; ;pic18f67k40.h: 5794: unsigned PSCNT :8;
[; ;pic18f67k40.h: 5795: };
[; ;pic18f67k40.h: 5796: struct {
[; ;pic18f67k40.h: 5797: unsigned PSCNT8 :1;
[; ;pic18f67k40.h: 5798: unsigned PSCNT9 :1;
[; ;pic18f67k40.h: 5799: unsigned PSCNT10 :1;
[; ;pic18f67k40.h: 5800: unsigned PSCNT11 :1;
[; ;pic18f67k40.h: 5801: unsigned PSCNT12 :1;
[; ;pic18f67k40.h: 5802: unsigned PSCNT13 :1;
[; ;pic18f67k40.h: 5803: unsigned PSCNT14 :1;
[; ;pic18f67k40.h: 5804: unsigned PSCNT15 :1;
[; ;pic18f67k40.h: 5805: };
[; ;pic18f67k40.h: 5806: struct {
[; ;pic18f67k40.h: 5807: unsigned WDTPSCNT :8;
[; ;pic18f67k40.h: 5808: };
[; ;pic18f67k40.h: 5809: struct {
[; ;pic18f67k40.h: 5810: unsigned WDTPSCNT8 :1;
[; ;pic18f67k40.h: 5811: unsigned WDTPSCNT9 :1;
[; ;pic18f67k40.h: 5812: unsigned WDTPSCNT10 :1;
[; ;pic18f67k40.h: 5813: unsigned WDTPSCNT11 :1;
[; ;pic18f67k40.h: 5814: unsigned WDTPSCNT12 :1;
[; ;pic18f67k40.h: 5815: unsigned WDTPSCNT13 :1;
[; ;pic18f67k40.h: 5816: unsigned WDTPSCNT14 :1;
[; ;pic18f67k40.h: 5817: unsigned WDTPSCNT15 :1;
[; ;pic18f67k40.h: 5818: };
[; ;pic18f67k40.h: 5819: struct {
[; ;pic18f67k40.h: 5820: unsigned WDTH :8;
[; ;pic18f67k40.h: 5821: };
[; ;pic18f67k40.h: 5822: struct {
[; ;pic18f67k40.h: 5823: unsigned WDT8 :1;
[; ;pic18f67k40.h: 5824: unsigned WDT9 :1;
[; ;pic18f67k40.h: 5825: unsigned WDT10 :1;
[; ;pic18f67k40.h: 5826: unsigned WDT11 :1;
[; ;pic18f67k40.h: 5827: unsigned WDT12 :1;
[; ;pic18f67k40.h: 5828: unsigned WDT13 :1;
[; ;pic18f67k40.h: 5829: unsigned WDT14 :1;
[; ;pic18f67k40.h: 5830: unsigned WDT15 :1;
[; ;pic18f67k40.h: 5831: };
[; ;pic18f67k40.h: 5832: } WDTPSHbits_t;
[; ;pic18f67k40.h: 5833: extern volatile WDTPSHbits_t WDTPSHbits @ 0xE40;
[; ;pic18f67k40.h: 5973: extern volatile unsigned char WDTU @ 0xE41;
"5975
[; ;pic18f67k40.h: 5975: asm("WDTU equ 0E41h");
[; <" WDTU equ 0E41h ;# ">
[; ;pic18f67k40.h: 5978: extern volatile unsigned char WDTTMR @ 0xE41;
"5980
[; ;pic18f67k40.h: 5980: asm("WDTTMR equ 0E41h");
[; <" WDTTMR equ 0E41h ;# ">
[; ;pic18f67k40.h: 5982: extern volatile unsigned char WDTPSU @ 0xE41;
"5984
[; ;pic18f67k40.h: 5984: asm("WDTPSU equ 0E41h");
[; <" WDTPSU equ 0E41h ;# ">
[; ;pic18f67k40.h: 5987: typedef union {
[; ;pic18f67k40.h: 5988: struct {
[; ;pic18f67k40.h: 5989: unsigned PSCNT16 :1;
[; ;pic18f67k40.h: 5990: unsigned PSCNT17 :1;
[; ;pic18f67k40.h: 5991: unsigned STATE :1;
[; ;pic18f67k40.h: 5992: unsigned WDTTMR :5;
[; ;pic18f67k40.h: 5993: };
[; ;pic18f67k40.h: 5994: struct {
[; ;pic18f67k40.h: 5995: unsigned WDTPSCNT16 :1;
[; ;pic18f67k40.h: 5996: unsigned WDTPSCNT17 :1;
[; ;pic18f67k40.h: 5997: unsigned WDTSTATE :1;
[; ;pic18f67k40.h: 5998: unsigned WDTTMR0 :1;
[; ;pic18f67k40.h: 5999: unsigned WDTTMR1 :1;
[; ;pic18f67k40.h: 6000: unsigned WDTTMR2 :1;
[; ;pic18f67k40.h: 6001: unsigned WDTTMR3 :1;
[; ;pic18f67k40.h: 6002: unsigned WDTTMR4 :1;
[; ;pic18f67k40.h: 6003: };
[; ;pic18f67k40.h: 6004: struct {
[; ;pic18f67k40.h: 6005: unsigned WDT16 :1;
[; ;pic18f67k40.h: 6006: unsigned WDT17 :1;
[; ;pic18f67k40.h: 6007: unsigned :1;
[; ;pic18f67k40.h: 6008: unsigned WDT18 :1;
[; ;pic18f67k40.h: 6009: unsigned WDT19 :1;
[; ;pic18f67k40.h: 6010: unsigned WDT20 :1;
[; ;pic18f67k40.h: 6011: unsigned WDT21 :1;
[; ;pic18f67k40.h: 6012: unsigned WDT22 :1;
[; ;pic18f67k40.h: 6013: };
[; ;pic18f67k40.h: 6014: struct {
[; ;pic18f67k40.h: 6015: unsigned :2;
[; ;pic18f67k40.h: 6016: unsigned PSCNT18 :1;
[; ;pic18f67k40.h: 6017: unsigned PSCNT19 :1;
[; ;pic18f67k40.h: 6018: unsigned PSCNT20 :1;
[; ;pic18f67k40.h: 6019: unsigned PSCNT21 :1;
[; ;pic18f67k40.h: 6020: unsigned PSCNT22 :1;
[; ;pic18f67k40.h: 6021: };
[; ;pic18f67k40.h: 6022: struct {
[; ;pic18f67k40.h: 6023: unsigned WDTPSCNT :7;
[; ;pic18f67k40.h: 6024: };
[; ;pic18f67k40.h: 6025: struct {
[; ;pic18f67k40.h: 6026: unsigned :2;
[; ;pic18f67k40.h: 6027: unsigned WDTPSCNT18 :1;
[; ;pic18f67k40.h: 6028: unsigned WDTPSCNT19 :1;
[; ;pic18f67k40.h: 6029: unsigned WDTPSCNT20 :1;
[; ;pic18f67k40.h: 6030: unsigned WDTPSCNT21 :1;
[; ;pic18f67k40.h: 6031: unsigned WDTPSCNT22 :1;
[; ;pic18f67k40.h: 6032: };
[; ;pic18f67k40.h: 6033: } WDTUbits_t;
[; ;pic18f67k40.h: 6034: extern volatile WDTUbits_t WDTUbits @ 0xE41;
[; ;pic18f67k40.h: 6187: typedef union {
[; ;pic18f67k40.h: 6188: struct {
[; ;pic18f67k40.h: 6189: unsigned PSCNT16 :1;
[; ;pic18f67k40.h: 6190: unsigned PSCNT17 :1;
[; ;pic18f67k40.h: 6191: unsigned STATE :1;
[; ;pic18f67k40.h: 6192: unsigned WDTTMR :5;
[; ;pic18f67k40.h: 6193: };
[; ;pic18f67k40.h: 6194: struct {
[; ;pic18f67k40.h: 6195: unsigned WDTPSCNT16 :1;
[; ;pic18f67k40.h: 6196: unsigned WDTPSCNT17 :1;
[; ;pic18f67k40.h: 6197: unsigned WDTSTATE :1;
[; ;pic18f67k40.h: 6198: unsigned WDTTMR0 :1;
[; ;pic18f67k40.h: 6199: unsigned WDTTMR1 :1;
[; ;pic18f67k40.h: 6200: unsigned WDTTMR2 :1;
[; ;pic18f67k40.h: 6201: unsigned WDTTMR3 :1;
[; ;pic18f67k40.h: 6202: unsigned WDTTMR4 :1;
[; ;pic18f67k40.h: 6203: };
[; ;pic18f67k40.h: 6204: struct {
[; ;pic18f67k40.h: 6205: unsigned WDT16 :1;
[; ;pic18f67k40.h: 6206: unsigned WDT17 :1;
[; ;pic18f67k40.h: 6207: unsigned :1;
[; ;pic18f67k40.h: 6208: unsigned WDT18 :1;
[; ;pic18f67k40.h: 6209: unsigned WDT19 :1;
[; ;pic18f67k40.h: 6210: unsigned WDT20 :1;
[; ;pic18f67k40.h: 6211: unsigned WDT21 :1;
[; ;pic18f67k40.h: 6212: unsigned WDT22 :1;
[; ;pic18f67k40.h: 6213: };
[; ;pic18f67k40.h: 6214: struct {
[; ;pic18f67k40.h: 6215: unsigned :2;
[; ;pic18f67k40.h: 6216: unsigned PSCNT18 :1;
[; ;pic18f67k40.h: 6217: unsigned PSCNT19 :1;
[; ;pic18f67k40.h: 6218: unsigned PSCNT20 :1;
[; ;pic18f67k40.h: 6219: unsigned PSCNT21 :1;
[; ;pic18f67k40.h: 6220: unsigned PSCNT22 :1;
[; ;pic18f67k40.h: 6221: };
[; ;pic18f67k40.h: 6222: struct {
[; ;pic18f67k40.h: 6223: unsigned WDTPSCNT :7;
[; ;pic18f67k40.h: 6224: };
[; ;pic18f67k40.h: 6225: struct {
[; ;pic18f67k40.h: 6226: unsigned :2;
[; ;pic18f67k40.h: 6227: unsigned WDTPSCNT18 :1;
[; ;pic18f67k40.h: 6228: unsigned WDTPSCNT19 :1;
[; ;pic18f67k40.h: 6229: unsigned WDTPSCNT20 :1;
[; ;pic18f67k40.h: 6230: unsigned WDTPSCNT21 :1;
[; ;pic18f67k40.h: 6231: unsigned WDTPSCNT22 :1;
[; ;pic18f67k40.h: 6232: };
[; ;pic18f67k40.h: 6233: } WDTTMRbits_t;
[; ;pic18f67k40.h: 6234: extern volatile WDTTMRbits_t WDTTMRbits @ 0xE41;
[; ;pic18f67k40.h: 6386: typedef union {
[; ;pic18f67k40.h: 6387: struct {
[; ;pic18f67k40.h: 6388: unsigned PSCNT16 :1;
[; ;pic18f67k40.h: 6389: unsigned PSCNT17 :1;
[; ;pic18f67k40.h: 6390: unsigned STATE :1;
[; ;pic18f67k40.h: 6391: unsigned WDTTMR :5;
[; ;pic18f67k40.h: 6392: };
[; ;pic18f67k40.h: 6393: struct {
[; ;pic18f67k40.h: 6394: unsigned WDTPSCNT16 :1;
[; ;pic18f67k40.h: 6395: unsigned WDTPSCNT17 :1;
[; ;pic18f67k40.h: 6396: unsigned WDTSTATE :1;
[; ;pic18f67k40.h: 6397: unsigned WDTTMR0 :1;
[; ;pic18f67k40.h: 6398: unsigned WDTTMR1 :1;
[; ;pic18f67k40.h: 6399: unsigned WDTTMR2 :1;
[; ;pic18f67k40.h: 6400: unsigned WDTTMR3 :1;
[; ;pic18f67k40.h: 6401: unsigned WDTTMR4 :1;
[; ;pic18f67k40.h: 6402: };
[; ;pic18f67k40.h: 6403: struct {
[; ;pic18f67k40.h: 6404: unsigned WDT16 :1;
[; ;pic18f67k40.h: 6405: unsigned WDT17 :1;
[; ;pic18f67k40.h: 6406: unsigned :1;
[; ;pic18f67k40.h: 6407: unsigned WDT18 :1;
[; ;pic18f67k40.h: 6408: unsigned WDT19 :1;
[; ;pic18f67k40.h: 6409: unsigned WDT20 :1;
[; ;pic18f67k40.h: 6410: unsigned WDT21 :1;
[; ;pic18f67k40.h: 6411: unsigned WDT22 :1;
[; ;pic18f67k40.h: 6412: };
[; ;pic18f67k40.h: 6413: struct {
[; ;pic18f67k40.h: 6414: unsigned :2;
[; ;pic18f67k40.h: 6415: unsigned PSCNT18 :1;
[; ;pic18f67k40.h: 6416: unsigned PSCNT19 :1;
[; ;pic18f67k40.h: 6417: unsigned PSCNT20 :1;
[; ;pic18f67k40.h: 6418: unsigned PSCNT21 :1;
[; ;pic18f67k40.h: 6419: unsigned PSCNT22 :1;
[; ;pic18f67k40.h: 6420: };
[; ;pic18f67k40.h: 6421: struct {
[; ;pic18f67k40.h: 6422: unsigned WDTPSCNT :7;
[; ;pic18f67k40.h: 6423: };
[; ;pic18f67k40.h: 6424: struct {
[; ;pic18f67k40.h: 6425: unsigned :2;
[; ;pic18f67k40.h: 6426: unsigned WDTPSCNT18 :1;
[; ;pic18f67k40.h: 6427: unsigned WDTPSCNT19 :1;
[; ;pic18f67k40.h: 6428: unsigned WDTPSCNT20 :1;
[; ;pic18f67k40.h: 6429: unsigned WDTPSCNT21 :1;
[; ;pic18f67k40.h: 6430: unsigned WDTPSCNT22 :1;
[; ;pic18f67k40.h: 6431: };
[; ;pic18f67k40.h: 6432: } WDTPSUbits_t;
[; ;pic18f67k40.h: 6433: extern volatile WDTPSUbits_t WDTPSUbits @ 0xE41;
[; ;pic18f67k40.h: 6588: extern volatile unsigned char CPUDOZE @ 0xE42;
"6590
[; ;pic18f67k40.h: 6590: asm("CPUDOZE equ 0E42h");
[; <" CPUDOZE equ 0E42h ;# ">
[; ;pic18f67k40.h: 6593: typedef union {
[; ;pic18f67k40.h: 6594: struct {
[; ;pic18f67k40.h: 6595: unsigned DOZE :3;
[; ;pic18f67k40.h: 6596: unsigned :1;
[; ;pic18f67k40.h: 6597: unsigned DOE :1;
[; ;pic18f67k40.h: 6598: unsigned ROI :1;
[; ;pic18f67k40.h: 6599: unsigned DOZEN :1;
[; ;pic18f67k40.h: 6600: unsigned IDLEN :1;
[; ;pic18f67k40.h: 6601: };
[; ;pic18f67k40.h: 6602: struct {
[; ;pic18f67k40.h: 6603: unsigned DOZE0 :1;
[; ;pic18f67k40.h: 6604: unsigned DOZE1 :1;
[; ;pic18f67k40.h: 6605: unsigned DOZE2 :1;
[; ;pic18f67k40.h: 6606: };
[; ;pic18f67k40.h: 6607: } CPUDOZEbits_t;
[; ;pic18f67k40.h: 6608: extern volatile CPUDOZEbits_t CPUDOZEbits @ 0xE42;
[; ;pic18f67k40.h: 6653: extern volatile unsigned char OSCCON1 @ 0xE43;
"6655
[; ;pic18f67k40.h: 6655: asm("OSCCON1 equ 0E43h");
[; <" OSCCON1 equ 0E43h ;# ">
[; ;pic18f67k40.h: 6658: typedef union {
[; ;pic18f67k40.h: 6659: struct {
[; ;pic18f67k40.h: 6660: unsigned NDIV :4;
[; ;pic18f67k40.h: 6661: unsigned NOSC :3;
[; ;pic18f67k40.h: 6662: };
[; ;pic18f67k40.h: 6663: struct {
[; ;pic18f67k40.h: 6664: unsigned NDIV0 :1;
[; ;pic18f67k40.h: 6665: unsigned NDIV1 :1;
[; ;pic18f67k40.h: 6666: unsigned NDIV2 :1;
[; ;pic18f67k40.h: 6667: unsigned NDIV3 :1;
[; ;pic18f67k40.h: 6668: unsigned NOSC0 :1;
[; ;pic18f67k40.h: 6669: unsigned NOSC1 :1;
[; ;pic18f67k40.h: 6670: unsigned NOSC2 :1;
[; ;pic18f67k40.h: 6671: };
[; ;pic18f67k40.h: 6672: } OSCCON1bits_t;
[; ;pic18f67k40.h: 6673: extern volatile OSCCON1bits_t OSCCON1bits @ 0xE43;
[; ;pic18f67k40.h: 6723: extern volatile unsigned char OSCCON2 @ 0xE44;
"6725
[; ;pic18f67k40.h: 6725: asm("OSCCON2 equ 0E44h");
[; <" OSCCON2 equ 0E44h ;# ">
[; ;pic18f67k40.h: 6728: typedef union {
[; ;pic18f67k40.h: 6729: struct {
[; ;pic18f67k40.h: 6730: unsigned CDIV :4;
[; ;pic18f67k40.h: 6731: unsigned COSC :3;
[; ;pic18f67k40.h: 6732: };
[; ;pic18f67k40.h: 6733: struct {
[; ;pic18f67k40.h: 6734: unsigned CDIV0 :1;
[; ;pic18f67k40.h: 6735: unsigned CDIV1 :1;
[; ;pic18f67k40.h: 6736: unsigned CDIV2 :1;
[; ;pic18f67k40.h: 6737: unsigned CDIV3 :1;
[; ;pic18f67k40.h: 6738: unsigned COSC0 :1;
[; ;pic18f67k40.h: 6739: unsigned COSC1 :1;
[; ;pic18f67k40.h: 6740: unsigned COSC2 :1;
[; ;pic18f67k40.h: 6741: };
[; ;pic18f67k40.h: 6742: } OSCCON2bits_t;
[; ;pic18f67k40.h: 6743: extern volatile OSCCON2bits_t OSCCON2bits @ 0xE44;
[; ;pic18f67k40.h: 6793: extern volatile unsigned char OSCCON3 @ 0xE45;
"6795
[; ;pic18f67k40.h: 6795: asm("OSCCON3 equ 0E45h");
[; <" OSCCON3 equ 0E45h ;# ">
[; ;pic18f67k40.h: 6798: typedef union {
[; ;pic18f67k40.h: 6799: struct {
[; ;pic18f67k40.h: 6800: unsigned :3;
[; ;pic18f67k40.h: 6801: unsigned NOSCR :1;
[; ;pic18f67k40.h: 6802: unsigned ORDY :1;
[; ;pic18f67k40.h: 6803: unsigned :1;
[; ;pic18f67k40.h: 6804: unsigned SOSCPWR :1;
[; ;pic18f67k40.h: 6805: unsigned CSWHOLD :1;
[; ;pic18f67k40.h: 6806: };
[; ;pic18f67k40.h: 6807: } OSCCON3bits_t;
[; ;pic18f67k40.h: 6808: extern volatile OSCCON3bits_t OSCCON3bits @ 0xE45;
[; ;pic18f67k40.h: 6833: extern volatile unsigned char OSCSTAT @ 0xE46;
"6835
[; ;pic18f67k40.h: 6835: asm("OSCSTAT equ 0E46h");
[; <" OSCSTAT equ 0E46h ;# ">
[; ;pic18f67k40.h: 6838: extern volatile unsigned char OSCSTAT1 @ 0xE46;
"6840
[; ;pic18f67k40.h: 6840: asm("OSCSTAT1 equ 0E46h");
[; <" OSCSTAT1 equ 0E46h ;# ">
[; ;pic18f67k40.h: 6843: typedef union {
[; ;pic18f67k40.h: 6844: struct {
[; ;pic18f67k40.h: 6845: unsigned PLLR :1;
[; ;pic18f67k40.h: 6846: unsigned :1;
[; ;pic18f67k40.h: 6847: unsigned ADOR :1;
[; ;pic18f67k40.h: 6848: unsigned SOR :1;
[; ;pic18f67k40.h: 6849: unsigned LFOR :1;
[; ;pic18f67k40.h: 6850: unsigned MFOR :1;
[; ;pic18f67k40.h: 6851: unsigned HFOR :1;
[; ;pic18f67k40.h: 6852: unsigned EXTOR :1;
[; ;pic18f67k40.h: 6853: };
[; ;pic18f67k40.h: 6854: } OSCSTATbits_t;
[; ;pic18f67k40.h: 6855: extern volatile OSCSTATbits_t OSCSTATbits @ 0xE46;
[; ;pic18f67k40.h: 6893: typedef union {
[; ;pic18f67k40.h: 6894: struct {
[; ;pic18f67k40.h: 6895: unsigned PLLR :1;
[; ;pic18f67k40.h: 6896: unsigned :1;
[; ;pic18f67k40.h: 6897: unsigned ADOR :1;
[; ;pic18f67k40.h: 6898: unsigned SOR :1;
[; ;pic18f67k40.h: 6899: unsigned LFOR :1;
[; ;pic18f67k40.h: 6900: unsigned MFOR :1;
[; ;pic18f67k40.h: 6901: unsigned HFOR :1;
[; ;pic18f67k40.h: 6902: unsigned EXTOR :1;
[; ;pic18f67k40.h: 6903: };
[; ;pic18f67k40.h: 6904: } OSCSTAT1bits_t;
[; ;pic18f67k40.h: 6905: extern volatile OSCSTAT1bits_t OSCSTAT1bits @ 0xE46;
[; ;pic18f67k40.h: 6945: extern volatile unsigned char OSCEN @ 0xE47;
"6947
[; ;pic18f67k40.h: 6947: asm("OSCEN equ 0E47h");
[; <" OSCEN equ 0E47h ;# ">
[; ;pic18f67k40.h: 6950: typedef union {
[; ;pic18f67k40.h: 6951: struct {
[; ;pic18f67k40.h: 6952: unsigned :2;
[; ;pic18f67k40.h: 6953: unsigned ADOEN :1;
[; ;pic18f67k40.h: 6954: unsigned SOSCEN :1;
[; ;pic18f67k40.h: 6955: unsigned LFOEN :1;
[; ;pic18f67k40.h: 6956: unsigned MFOEN :1;
[; ;pic18f67k40.h: 6957: unsigned HFOEN :1;
[; ;pic18f67k40.h: 6958: unsigned EXTOEN :1;
[; ;pic18f67k40.h: 6959: };
[; ;pic18f67k40.h: 6960: } OSCENbits_t;
[; ;pic18f67k40.h: 6961: extern volatile OSCENbits_t OSCENbits @ 0xE47;
[; ;pic18f67k40.h: 6996: extern volatile unsigned char OSCTUNE @ 0xE48;
"6998
[; ;pic18f67k40.h: 6998: asm("OSCTUNE equ 0E48h");
[; <" OSCTUNE equ 0E48h ;# ">
[; ;pic18f67k40.h: 7001: typedef union {
[; ;pic18f67k40.h: 7002: struct {
[; ;pic18f67k40.h: 7003: unsigned TUN :6;
[; ;pic18f67k40.h: 7004: };
[; ;pic18f67k40.h: 7005: struct {
[; ;pic18f67k40.h: 7006: unsigned TUN0 :1;
[; ;pic18f67k40.h: 7007: unsigned TUN1 :1;
[; ;pic18f67k40.h: 7008: unsigned TUN2 :1;
[; ;pic18f67k40.h: 7009: unsigned TUN3 :1;
[; ;pic18f67k40.h: 7010: unsigned TUN4 :1;
[; ;pic18f67k40.h: 7011: unsigned TUN5 :1;
[; ;pic18f67k40.h: 7012: };
[; ;pic18f67k40.h: 7013: } OSCTUNEbits_t;
[; ;pic18f67k40.h: 7014: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xE48;
[; ;pic18f67k40.h: 7054: extern volatile unsigned char OSCFRQ @ 0xE49;
"7056
[; ;pic18f67k40.h: 7056: asm("OSCFRQ equ 0E49h");
[; <" OSCFRQ equ 0E49h ;# ">
[; ;pic18f67k40.h: 7059: typedef union {
[; ;pic18f67k40.h: 7060: struct {
[; ;pic18f67k40.h: 7061: unsigned HFFRQ :4;
[; ;pic18f67k40.h: 7062: };
[; ;pic18f67k40.h: 7063: struct {
[; ;pic18f67k40.h: 7064: unsigned FRQ0 :1;
[; ;pic18f67k40.h: 7065: unsigned FRQ1 :1;
[; ;pic18f67k40.h: 7066: unsigned FRQ2 :1;
[; ;pic18f67k40.h: 7067: unsigned FRQ3 :1;
[; ;pic18f67k40.h: 7068: };
[; ;pic18f67k40.h: 7069: } OSCFRQbits_t;
[; ;pic18f67k40.h: 7070: extern volatile OSCFRQbits_t OSCFRQbits @ 0xE49;
[; ;pic18f67k40.h: 7100: extern volatile unsigned char VREGCON @ 0xE4A;
"7102
[; ;pic18f67k40.h: 7102: asm("VREGCON equ 0E4Ah");
[; <" VREGCON equ 0E4Ah ;# ">
[; ;pic18f67k40.h: 7105: typedef union {
[; ;pic18f67k40.h: 7106: struct {
[; ;pic18f67k40.h: 7107: unsigned VREGPM :2;
[; ;pic18f67k40.h: 7108: };
[; ;pic18f67k40.h: 7109: struct {
[; ;pic18f67k40.h: 7110: unsigned VREGPM0 :1;
[; ;pic18f67k40.h: 7111: unsigned VREGPM1 :1;
[; ;pic18f67k40.h: 7112: };
[; ;pic18f67k40.h: 7113: } VREGCONbits_t;
[; ;pic18f67k40.h: 7114: extern volatile VREGCONbits_t VREGCONbits @ 0xE4A;
[; ;pic18f67k40.h: 7134: extern volatile unsigned char BORCON @ 0xE4B;
"7136
[; ;pic18f67k40.h: 7136: asm("BORCON equ 0E4Bh");
[; <" BORCON equ 0E4Bh ;# ">
[; ;pic18f67k40.h: 7139: typedef union {
[; ;pic18f67k40.h: 7140: struct {
[; ;pic18f67k40.h: 7141: unsigned BORRDY :1;
[; ;pic18f67k40.h: 7142: unsigned :6;
[; ;pic18f67k40.h: 7143: unsigned SBOREN :1;
[; ;pic18f67k40.h: 7144: };
[; ;pic18f67k40.h: 7145: } BORCONbits_t;
[; ;pic18f67k40.h: 7146: extern volatile BORCONbits_t BORCONbits @ 0xE4B;
[; ;pic18f67k40.h: 7161: extern volatile unsigned char PMD0 @ 0xE4C;
"7163
[; ;pic18f67k40.h: 7163: asm("PMD0 equ 0E4Ch");
[; <" PMD0 equ 0E4Ch ;# ">
[; ;pic18f67k40.h: 7166: typedef union {
[; ;pic18f67k40.h: 7167: struct {
[; ;pic18f67k40.h: 7168: unsigned IOCMD :1;
[; ;pic18f67k40.h: 7169: unsigned CLKRMD :1;
[; ;pic18f67k40.h: 7170: unsigned NVMMD :1;
[; ;pic18f67k40.h: 7171: unsigned SCANMD :1;
[; ;pic18f67k40.h: 7172: unsigned CRCMD :1;
[; ;pic18f67k40.h: 7173: unsigned HLVDMD :1;
[; ;pic18f67k40.h: 7174: unsigned FVRMD :1;
[; ;pic18f67k40.h: 7175: unsigned SYSCMD :1;
[; ;pic18f67k40.h: 7176: };
[; ;pic18f67k40.h: 7177: struct {
[; ;pic18f67k40.h: 7178: unsigned :1;
[; ;pic18f67k40.h: 7179: unsigned SPI1MD :1;
[; ;pic18f67k40.h: 7180: unsigned SPI2MD :1;
[; ;pic18f67k40.h: 7181: };
[; ;pic18f67k40.h: 7182: } PMD0bits_t;
[; ;pic18f67k40.h: 7183: extern volatile PMD0bits_t PMD0bits @ 0xE4C;
[; ;pic18f67k40.h: 7238: extern volatile unsigned char PMD1 @ 0xE4D;
"7240
[; ;pic18f67k40.h: 7240: asm("PMD1 equ 0E4Dh");
[; <" PMD1 equ 0E4Dh ;# ">
[; ;pic18f67k40.h: 7243: typedef union {
[; ;pic18f67k40.h: 7244: struct {
[; ;pic18f67k40.h: 7245: unsigned TMR0MD :1;
[; ;pic18f67k40.h: 7246: unsigned TMR1MD :1;
[; ;pic18f67k40.h: 7247: unsigned TMR2MD :1;
[; ;pic18f67k40.h: 7248: unsigned TMR3MD :1;
[; ;pic18f67k40.h: 7249: unsigned TMR4MD :1;
[; ;pic18f67k40.h: 7250: unsigned TMR5MD :1;
[; ;pic18f67k40.h: 7251: unsigned TMR6MD :1;
[; ;pic18f67k40.h: 7252: unsigned TMR7MD :1;
[; ;pic18f67k40.h: 7253: };
[; ;pic18f67k40.h: 7254: struct {
[; ;pic18f67k40.h: 7255: unsigned EMBMD :1;
[; ;pic18f67k40.h: 7256: };
[; ;pic18f67k40.h: 7257: } PMD1bits_t;
[; ;pic18f67k40.h: 7258: extern volatile PMD1bits_t PMD1bits @ 0xE4D;
[; ;pic18f67k40.h: 7308: extern volatile unsigned char PMD2 @ 0xE4E;
"7310
[; ;pic18f67k40.h: 7310: asm("PMD2 equ 0E4Eh");
[; <" PMD2 equ 0E4Eh ;# ">
[; ;pic18f67k40.h: 7313: typedef union {
[; ;pic18f67k40.h: 7314: struct {
[; ;pic18f67k40.h: 7315: unsigned TMR8MD :1;
[; ;pic18f67k40.h: 7316: unsigned SMU1MD :1;
[; ;pic18f67k40.h: 7317: unsigned SMU2MD :1;
[; ;pic18f67k40.h: 7318: unsigned DSMMD :1;
[; ;pic18f67k40.h: 7319: unsigned :1;
[; ;pic18f67k40.h: 7320: unsigned CWGMD :1;
[; ;pic18f67k40.h: 7321: };
[; ;pic18f67k40.h: 7322: struct {
[; ;pic18f67k40.h: 7323: unsigned :5;
[; ;pic18f67k40.h: 7324: unsigned CWG1MD :1;
[; ;pic18f67k40.h: 7325: };
[; ;pic18f67k40.h: 7326: } PMD2bits_t;
[; ;pic18f67k40.h: 7327: extern volatile PMD2bits_t PMD2bits @ 0xE4E;
[; ;pic18f67k40.h: 7362: extern volatile unsigned char PMD3 @ 0xE4F;
"7364
[; ;pic18f67k40.h: 7364: asm("PMD3 equ 0E4Fh");
[; <" PMD3 equ 0E4Fh ;# ">
[; ;pic18f67k40.h: 7367: typedef union {
[; ;pic18f67k40.h: 7368: struct {
[; ;pic18f67k40.h: 7369: unsigned ZCDMD :1;
[; ;pic18f67k40.h: 7370: unsigned CMP1MD :1;
[; ;pic18f67k40.h: 7371: unsigned CMP2MD :1;
[; ;pic18f67k40.h: 7372: unsigned CMP3MD :1;
[; ;pic18f67k40.h: 7373: unsigned :1;
[; ;pic18f67k40.h: 7374: unsigned ADCMD :1;
[; ;pic18f67k40.h: 7375: unsigned DACMD :1;
[; ;pic18f67k40.h: 7376: };
[; ;pic18f67k40.h: 7377: } PMD3bits_t;
[; ;pic18f67k40.h: 7378: extern volatile PMD3bits_t PMD3bits @ 0xE4F;
[; ;pic18f67k40.h: 7413: extern volatile unsigned char PMD4 @ 0xE50;
"7415
[; ;pic18f67k40.h: 7415: asm("PMD4 equ 0E50h");
[; <" PMD4 equ 0E50h ;# ">
[; ;pic18f67k40.h: 7418: typedef union {
[; ;pic18f67k40.h: 7419: struct {
[; ;pic18f67k40.h: 7420: unsigned CCP1MD :1;
[; ;pic18f67k40.h: 7421: unsigned CCP2MD :1;
[; ;pic18f67k40.h: 7422: unsigned CCP3MD :1;
[; ;pic18f67k40.h: 7423: unsigned CCP4MD :1;
[; ;pic18f67k40.h: 7424: unsigned CCP5MD :1;
[; ;pic18f67k40.h: 7425: unsigned PWM6MD :1;
[; ;pic18f67k40.h: 7426: unsigned PWM7MD :1;
[; ;pic18f67k40.h: 7427: };
[; ;pic18f67k40.h: 7428: } PMD4bits_t;
[; ;pic18f67k40.h: 7429: extern volatile PMD4bits_t PMD4bits @ 0xE50;
[; ;pic18f67k40.h: 7469: extern volatile unsigned char PMD5 @ 0xE51;
"7471
[; ;pic18f67k40.h: 7471: asm("PMD5 equ 0E51h");
[; <" PMD5 equ 0E51h ;# ">
[; ;pic18f67k40.h: 7474: typedef union {
[; ;pic18f67k40.h: 7475: struct {
[; ;pic18f67k40.h: 7476: unsigned MSSP1MD :1;
[; ;pic18f67k40.h: 7477: unsigned MSSP2MD :1;
[; ;pic18f67k40.h: 7478: unsigned UART1MD :1;
[; ;pic18f67k40.h: 7479: unsigned UART2MD :1;
[; ;pic18f67k40.h: 7480: unsigned UART3MD :1;
[; ;pic18f67k40.h: 7481: unsigned UART4MD :1;
[; ;pic18f67k40.h: 7482: unsigned UART5MD :1;
[; ;pic18f67k40.h: 7483: };
[; ;pic18f67k40.h: 7484: } PMD5bits_t;
[; ;pic18f67k40.h: 7485: extern volatile PMD5bits_t PMD5bits @ 0xE51;
[; ;pic18f67k40.h: 7525: extern volatile unsigned char RA0PPS @ 0xE52;
"7527
[; ;pic18f67k40.h: 7527: asm("RA0PPS equ 0E52h");
[; <" RA0PPS equ 0E52h ;# ">
[; ;pic18f67k40.h: 7530: typedef union {
[; ;pic18f67k40.h: 7531: struct {
[; ;pic18f67k40.h: 7532: unsigned RA0PPS0 :1;
[; ;pic18f67k40.h: 7533: unsigned RA0PPS1 :1;
[; ;pic18f67k40.h: 7534: unsigned RA0PPS2 :1;
[; ;pic18f67k40.h: 7535: unsigned RA0PPS3 :1;
[; ;pic18f67k40.h: 7536: unsigned RA0PPS4 :1;
[; ;pic18f67k40.h: 7537: unsigned RA0PPS5 :1;
[; ;pic18f67k40.h: 7538: };
[; ;pic18f67k40.h: 7539: } RA0PPSbits_t;
[; ;pic18f67k40.h: 7540: extern volatile RA0PPSbits_t RA0PPSbits @ 0xE52;
[; ;pic18f67k40.h: 7575: extern volatile unsigned char RA1PPS @ 0xE53;
"7577
[; ;pic18f67k40.h: 7577: asm("RA1PPS equ 0E53h");
[; <" RA1PPS equ 0E53h ;# ">
[; ;pic18f67k40.h: 7580: typedef union {
[; ;pic18f67k40.h: 7581: struct {
[; ;pic18f67k40.h: 7582: unsigned RA1PPS0 :1;
[; ;pic18f67k40.h: 7583: unsigned RA1PPS1 :1;
[; ;pic18f67k40.h: 7584: unsigned RA1PPS2 :1;
[; ;pic18f67k40.h: 7585: unsigned RA1PPS3 :1;
[; ;pic18f67k40.h: 7586: unsigned RA1PPS4 :1;
[; ;pic18f67k40.h: 7587: unsigned RA1PPS5 :1;
[; ;pic18f67k40.h: 7588: };
[; ;pic18f67k40.h: 7589: } RA1PPSbits_t;
[; ;pic18f67k40.h: 7590: extern volatile RA1PPSbits_t RA1PPSbits @ 0xE53;
[; ;pic18f67k40.h: 7625: extern volatile unsigned char RA2PPS @ 0xE54;
"7627
[; ;pic18f67k40.h: 7627: asm("RA2PPS equ 0E54h");
[; <" RA2PPS equ 0E54h ;# ">
[; ;pic18f67k40.h: 7630: typedef union {
[; ;pic18f67k40.h: 7631: struct {
[; ;pic18f67k40.h: 7632: unsigned RA2PPS0 :1;
[; ;pic18f67k40.h: 7633: unsigned RA2PPS1 :1;
[; ;pic18f67k40.h: 7634: unsigned RA2PPS2 :1;
[; ;pic18f67k40.h: 7635: unsigned RA2PPS3 :1;
[; ;pic18f67k40.h: 7636: unsigned RA2PPS4 :1;
[; ;pic18f67k40.h: 7637: unsigned RA2PPS5 :1;
[; ;pic18f67k40.h: 7638: };
[; ;pic18f67k40.h: 7639: } RA2PPSbits_t;
[; ;pic18f67k40.h: 7640: extern volatile RA2PPSbits_t RA2PPSbits @ 0xE54;
[; ;pic18f67k40.h: 7675: extern volatile unsigned char RA3PPS @ 0xE55;
"7677
[; ;pic18f67k40.h: 7677: asm("RA3PPS equ 0E55h");
[; <" RA3PPS equ 0E55h ;# ">
[; ;pic18f67k40.h: 7680: typedef union {
[; ;pic18f67k40.h: 7681: struct {
[; ;pic18f67k40.h: 7682: unsigned RA3PPS0 :1;
[; ;pic18f67k40.h: 7683: unsigned RA3PPS1 :1;
[; ;pic18f67k40.h: 7684: unsigned RA3PPS2 :1;
[; ;pic18f67k40.h: 7685: unsigned RA3PPS3 :1;
[; ;pic18f67k40.h: 7686: unsigned RA3PPS4 :1;
[; ;pic18f67k40.h: 7687: unsigned RA3PPS5 :1;
[; ;pic18f67k40.h: 7688: };
[; ;pic18f67k40.h: 7689: } RA3PPSbits_t;
[; ;pic18f67k40.h: 7690: extern volatile RA3PPSbits_t RA3PPSbits @ 0xE55;
[; ;pic18f67k40.h: 7725: extern volatile unsigned char RA4PPS @ 0xE56;
"7727
[; ;pic18f67k40.h: 7727: asm("RA4PPS equ 0E56h");
[; <" RA4PPS equ 0E56h ;# ">
[; ;pic18f67k40.h: 7730: typedef union {
[; ;pic18f67k40.h: 7731: struct {
[; ;pic18f67k40.h: 7732: unsigned RA4PPS0 :1;
[; ;pic18f67k40.h: 7733: unsigned RA4PPS1 :1;
[; ;pic18f67k40.h: 7734: unsigned RA4PPS2 :1;
[; ;pic18f67k40.h: 7735: unsigned RA4PPS3 :1;
[; ;pic18f67k40.h: 7736: unsigned RA4PPS4 :1;
[; ;pic18f67k40.h: 7737: unsigned RA4PPS5 :1;
[; ;pic18f67k40.h: 7738: };
[; ;pic18f67k40.h: 7739: } RA4PPSbits_t;
[; ;pic18f67k40.h: 7740: extern volatile RA4PPSbits_t RA4PPSbits @ 0xE56;
[; ;pic18f67k40.h: 7775: extern volatile unsigned char RA5PPS @ 0xE57;
"7777
[; ;pic18f67k40.h: 7777: asm("RA5PPS equ 0E57h");
[; <" RA5PPS equ 0E57h ;# ">
[; ;pic18f67k40.h: 7780: typedef union {
[; ;pic18f67k40.h: 7781: struct {
[; ;pic18f67k40.h: 7782: unsigned RA5PPS0 :1;
[; ;pic18f67k40.h: 7783: unsigned RA5PPS1 :1;
[; ;pic18f67k40.h: 7784: unsigned RA5PPS2 :1;
[; ;pic18f67k40.h: 7785: unsigned RA5PPS3 :1;
[; ;pic18f67k40.h: 7786: unsigned RA5PPS4 :1;
[; ;pic18f67k40.h: 7787: unsigned RA5PPS5 :1;
[; ;pic18f67k40.h: 7788: };
[; ;pic18f67k40.h: 7789: } RA5PPSbits_t;
[; ;pic18f67k40.h: 7790: extern volatile RA5PPSbits_t RA5PPSbits @ 0xE57;
[; ;pic18f67k40.h: 7825: extern volatile unsigned char RA6PPS @ 0xE58;
"7827
[; ;pic18f67k40.h: 7827: asm("RA6PPS equ 0E58h");
[; <" RA6PPS equ 0E58h ;# ">
[; ;pic18f67k40.h: 7830: typedef union {
[; ;pic18f67k40.h: 7831: struct {
[; ;pic18f67k40.h: 7832: unsigned RA6PPS0 :1;
[; ;pic18f67k40.h: 7833: unsigned RA6PPS1 :1;
[; ;pic18f67k40.h: 7834: unsigned RA6PPS2 :1;
[; ;pic18f67k40.h: 7835: unsigned RA6PPS3 :1;
[; ;pic18f67k40.h: 7836: unsigned RA6PPS4 :1;
[; ;pic18f67k40.h: 7837: unsigned RA6PPS5 :1;
[; ;pic18f67k40.h: 7838: };
[; ;pic18f67k40.h: 7839: } RA6PPSbits_t;
[; ;pic18f67k40.h: 7840: extern volatile RA6PPSbits_t RA6PPSbits @ 0xE58;
[; ;pic18f67k40.h: 7875: extern volatile unsigned char RA7PPS @ 0xE59;
"7877
[; ;pic18f67k40.h: 7877: asm("RA7PPS equ 0E59h");
[; <" RA7PPS equ 0E59h ;# ">
[; ;pic18f67k40.h: 7880: typedef union {
[; ;pic18f67k40.h: 7881: struct {
[; ;pic18f67k40.h: 7882: unsigned RA7PPS0 :1;
[; ;pic18f67k40.h: 7883: unsigned RA7PPS1 :1;
[; ;pic18f67k40.h: 7884: unsigned RA7PPS2 :1;
[; ;pic18f67k40.h: 7885: unsigned RA7PPS3 :1;
[; ;pic18f67k40.h: 7886: unsigned RA7PPS4 :1;
[; ;pic18f67k40.h: 7887: unsigned RA7PPS5 :1;
[; ;pic18f67k40.h: 7888: };
[; ;pic18f67k40.h: 7889: } RA7PPSbits_t;
[; ;pic18f67k40.h: 7890: extern volatile RA7PPSbits_t RA7PPSbits @ 0xE59;
[; ;pic18f67k40.h: 7925: extern volatile unsigned char RB0PPS @ 0xE5A;
"7927
[; ;pic18f67k40.h: 7927: asm("RB0PPS equ 0E5Ah");
[; <" RB0PPS equ 0E5Ah ;# ">
[; ;pic18f67k40.h: 7930: typedef union {
[; ;pic18f67k40.h: 7931: struct {
[; ;pic18f67k40.h: 7932: unsigned RB0PPS0 :1;
[; ;pic18f67k40.h: 7933: unsigned RB0PPS1 :1;
[; ;pic18f67k40.h: 7934: unsigned RB0PPS2 :1;
[; ;pic18f67k40.h: 7935: unsigned RB0PPS3 :1;
[; ;pic18f67k40.h: 7936: unsigned RB0PPS4 :1;
[; ;pic18f67k40.h: 7937: unsigned RB0PPS5 :1;
[; ;pic18f67k40.h: 7938: };
[; ;pic18f67k40.h: 7939: } RB0PPSbits_t;
[; ;pic18f67k40.h: 7940: extern volatile RB0PPSbits_t RB0PPSbits @ 0xE5A;
[; ;pic18f67k40.h: 7975: extern volatile unsigned char RB1PPS @ 0xE5B;
"7977
[; ;pic18f67k40.h: 7977: asm("RB1PPS equ 0E5Bh");
[; <" RB1PPS equ 0E5Bh ;# ">
[; ;pic18f67k40.h: 7980: typedef union {
[; ;pic18f67k40.h: 7981: struct {
[; ;pic18f67k40.h: 7982: unsigned RB1PPS0 :1;
[; ;pic18f67k40.h: 7983: unsigned RB1PPS1 :1;
[; ;pic18f67k40.h: 7984: unsigned RB1PPS2 :1;
[; ;pic18f67k40.h: 7985: unsigned RB1PPS3 :1;
[; ;pic18f67k40.h: 7986: unsigned RB1PPS4 :1;
[; ;pic18f67k40.h: 7987: unsigned RB1PPS5 :1;
[; ;pic18f67k40.h: 7988: };
[; ;pic18f67k40.h: 7989: } RB1PPSbits_t;
[; ;pic18f67k40.h: 7990: extern volatile RB1PPSbits_t RB1PPSbits @ 0xE5B;
[; ;pic18f67k40.h: 8025: extern volatile unsigned char RB2PPS @ 0xE5C;
"8027
[; ;pic18f67k40.h: 8027: asm("RB2PPS equ 0E5Ch");
[; <" RB2PPS equ 0E5Ch ;# ">
[; ;pic18f67k40.h: 8030: typedef union {
[; ;pic18f67k40.h: 8031: struct {
[; ;pic18f67k40.h: 8032: unsigned RB2PPS0 :1;
[; ;pic18f67k40.h: 8033: unsigned RB2PPS1 :1;
[; ;pic18f67k40.h: 8034: unsigned RB2PPS2 :1;
[; ;pic18f67k40.h: 8035: unsigned RB2PPS3 :1;
[; ;pic18f67k40.h: 8036: unsigned RB2PPS4 :1;
[; ;pic18f67k40.h: 8037: unsigned RB2PPS5 :1;
[; ;pic18f67k40.h: 8038: };
[; ;pic18f67k40.h: 8039: } RB2PPSbits_t;
[; ;pic18f67k40.h: 8040: extern volatile RB2PPSbits_t RB2PPSbits @ 0xE5C;
[; ;pic18f67k40.h: 8075: extern volatile unsigned char RB3PPS @ 0xE5D;
"8077
[; ;pic18f67k40.h: 8077: asm("RB3PPS equ 0E5Dh");
[; <" RB3PPS equ 0E5Dh ;# ">
[; ;pic18f67k40.h: 8080: typedef union {
[; ;pic18f67k40.h: 8081: struct {
[; ;pic18f67k40.h: 8082: unsigned RB3PPS0 :1;
[; ;pic18f67k40.h: 8083: unsigned RB3PPS1 :1;
[; ;pic18f67k40.h: 8084: unsigned RB3PPS2 :1;
[; ;pic18f67k40.h: 8085: unsigned RB3PPS3 :1;
[; ;pic18f67k40.h: 8086: unsigned RB3PPS4 :1;
[; ;pic18f67k40.h: 8087: unsigned RB3PPS5 :1;
[; ;pic18f67k40.h: 8088: };
[; ;pic18f67k40.h: 8089: } RB3PPSbits_t;
[; ;pic18f67k40.h: 8090: extern volatile RB3PPSbits_t RB3PPSbits @ 0xE5D;
[; ;pic18f67k40.h: 8125: extern volatile unsigned char RB4PPS @ 0xE5E;
"8127
[; ;pic18f67k40.h: 8127: asm("RB4PPS equ 0E5Eh");
[; <" RB4PPS equ 0E5Eh ;# ">
[; ;pic18f67k40.h: 8130: typedef union {
[; ;pic18f67k40.h: 8131: struct {
[; ;pic18f67k40.h: 8132: unsigned RB4PPS0 :1;
[; ;pic18f67k40.h: 8133: unsigned RB4PPS1 :1;
[; ;pic18f67k40.h: 8134: unsigned RB4PPS2 :1;
[; ;pic18f67k40.h: 8135: unsigned RB4PPS3 :1;
[; ;pic18f67k40.h: 8136: unsigned RB4PPS4 :1;
[; ;pic18f67k40.h: 8137: unsigned RB4PPS5 :1;
[; ;pic18f67k40.h: 8138: };
[; ;pic18f67k40.h: 8139: } RB4PPSbits_t;
[; ;pic18f67k40.h: 8140: extern volatile RB4PPSbits_t RB4PPSbits @ 0xE5E;
[; ;pic18f67k40.h: 8175: extern volatile unsigned char RB5PPS @ 0xE5F;
"8177
[; ;pic18f67k40.h: 8177: asm("RB5PPS equ 0E5Fh");
[; <" RB5PPS equ 0E5Fh ;# ">
[; ;pic18f67k40.h: 8180: typedef union {
[; ;pic18f67k40.h: 8181: struct {
[; ;pic18f67k40.h: 8182: unsigned RB5PPS0 :1;
[; ;pic18f67k40.h: 8183: unsigned RB5PPS1 :1;
[; ;pic18f67k40.h: 8184: unsigned RB5PPS2 :1;
[; ;pic18f67k40.h: 8185: unsigned RB5PPS3 :1;
[; ;pic18f67k40.h: 8186: unsigned RB5PPS4 :1;
[; ;pic18f67k40.h: 8187: unsigned RB5PPS5 :1;
[; ;pic18f67k40.h: 8188: };
[; ;pic18f67k40.h: 8189: } RB5PPSbits_t;
[; ;pic18f67k40.h: 8190: extern volatile RB5PPSbits_t RB5PPSbits @ 0xE5F;
[; ;pic18f67k40.h: 8225: extern volatile unsigned char RB6PPS @ 0xE60;
"8227
[; ;pic18f67k40.h: 8227: asm("RB6PPS equ 0E60h");
[; <" RB6PPS equ 0E60h ;# ">
[; ;pic18f67k40.h: 8230: typedef union {
[; ;pic18f67k40.h: 8231: struct {
[; ;pic18f67k40.h: 8232: unsigned RB6PPS0 :1;
[; ;pic18f67k40.h: 8233: unsigned RB6PPS1 :1;
[; ;pic18f67k40.h: 8234: unsigned RB6PPS2 :1;
[; ;pic18f67k40.h: 8235: unsigned RB6PPS3 :1;
[; ;pic18f67k40.h: 8236: unsigned RB6PPS4 :1;
[; ;pic18f67k40.h: 8237: unsigned RB6PPS5 :1;
[; ;pic18f67k40.h: 8238: };
[; ;pic18f67k40.h: 8239: } RB6PPSbits_t;
[; ;pic18f67k40.h: 8240: extern volatile RB6PPSbits_t RB6PPSbits @ 0xE60;
[; ;pic18f67k40.h: 8275: extern volatile unsigned char RB7PPS @ 0xE61;
"8277
[; ;pic18f67k40.h: 8277: asm("RB7PPS equ 0E61h");
[; <" RB7PPS equ 0E61h ;# ">
[; ;pic18f67k40.h: 8280: typedef union {
[; ;pic18f67k40.h: 8281: struct {
[; ;pic18f67k40.h: 8282: unsigned RB7PPS0 :1;
[; ;pic18f67k40.h: 8283: unsigned RB7PPS1 :1;
[; ;pic18f67k40.h: 8284: unsigned RB7PPS2 :1;
[; ;pic18f67k40.h: 8285: unsigned RB7PPS3 :1;
[; ;pic18f67k40.h: 8286: unsigned RB7PPS4 :1;
[; ;pic18f67k40.h: 8287: unsigned RB7PPS5 :1;
[; ;pic18f67k40.h: 8288: };
[; ;pic18f67k40.h: 8289: } RB7PPSbits_t;
[; ;pic18f67k40.h: 8290: extern volatile RB7PPSbits_t RB7PPSbits @ 0xE61;
[; ;pic18f67k40.h: 8325: extern volatile unsigned char RC0PPS @ 0xE62;
"8327
[; ;pic18f67k40.h: 8327: asm("RC0PPS equ 0E62h");
[; <" RC0PPS equ 0E62h ;# ">
[; ;pic18f67k40.h: 8330: typedef union {
[; ;pic18f67k40.h: 8331: struct {
[; ;pic18f67k40.h: 8332: unsigned RC0PPS0 :1;
[; ;pic18f67k40.h: 8333: unsigned RC0PPS1 :1;
[; ;pic18f67k40.h: 8334: unsigned RC0PPS2 :1;
[; ;pic18f67k40.h: 8335: unsigned RC0PPS3 :1;
[; ;pic18f67k40.h: 8336: unsigned RC0PPS4 :1;
[; ;pic18f67k40.h: 8337: unsigned RC0PPS5 :1;
[; ;pic18f67k40.h: 8338: };
[; ;pic18f67k40.h: 8339: } RC0PPSbits_t;
[; ;pic18f67k40.h: 8340: extern volatile RC0PPSbits_t RC0PPSbits @ 0xE62;
[; ;pic18f67k40.h: 8375: extern volatile unsigned char RC1PPS @ 0xE63;
"8377
[; ;pic18f67k40.h: 8377: asm("RC1PPS equ 0E63h");
[; <" RC1PPS equ 0E63h ;# ">
[; ;pic18f67k40.h: 8380: typedef union {
[; ;pic18f67k40.h: 8381: struct {
[; ;pic18f67k40.h: 8382: unsigned RC1PPS0 :1;
[; ;pic18f67k40.h: 8383: unsigned RC1PPS1 :1;
[; ;pic18f67k40.h: 8384: unsigned RC1PPS2 :1;
[; ;pic18f67k40.h: 8385: unsigned RC1PPS3 :1;
[; ;pic18f67k40.h: 8386: unsigned RC1PPS4 :1;
[; ;pic18f67k40.h: 8387: unsigned RC1PPS5 :1;
[; ;pic18f67k40.h: 8388: };
[; ;pic18f67k40.h: 8389: } RC1PPSbits_t;
[; ;pic18f67k40.h: 8390: extern volatile RC1PPSbits_t RC1PPSbits @ 0xE63;
[; ;pic18f67k40.h: 8425: extern volatile unsigned char RC2PPS @ 0xE64;
"8427
[; ;pic18f67k40.h: 8427: asm("RC2PPS equ 0E64h");
[; <" RC2PPS equ 0E64h ;# ">
[; ;pic18f67k40.h: 8430: typedef union {
[; ;pic18f67k40.h: 8431: struct {
[; ;pic18f67k40.h: 8432: unsigned RC2PPS0 :1;
[; ;pic18f67k40.h: 8433: unsigned RC2PPS1 :1;
[; ;pic18f67k40.h: 8434: unsigned RC2PPS2 :1;
[; ;pic18f67k40.h: 8435: unsigned RC2PPS3 :1;
[; ;pic18f67k40.h: 8436: unsigned RC2PPS4 :1;
[; ;pic18f67k40.h: 8437: unsigned RC2PPS5 :1;
[; ;pic18f67k40.h: 8438: };
[; ;pic18f67k40.h: 8439: } RC2PPSbits_t;
[; ;pic18f67k40.h: 8440: extern volatile RC2PPSbits_t RC2PPSbits @ 0xE64;
[; ;pic18f67k40.h: 8475: extern volatile unsigned char RC3PPS @ 0xE65;
"8477
[; ;pic18f67k40.h: 8477: asm("RC3PPS equ 0E65h");
[; <" RC3PPS equ 0E65h ;# ">
[; ;pic18f67k40.h: 8480: typedef union {
[; ;pic18f67k40.h: 8481: struct {
[; ;pic18f67k40.h: 8482: unsigned RC3PPS0 :1;
[; ;pic18f67k40.h: 8483: unsigned RC3PPS1 :1;
[; ;pic18f67k40.h: 8484: unsigned RC3PPS2 :1;
[; ;pic18f67k40.h: 8485: unsigned RC3PPS3 :1;
[; ;pic18f67k40.h: 8486: unsigned RC3PPS4 :1;
[; ;pic18f67k40.h: 8487: unsigned RC3PPS5 :1;
[; ;pic18f67k40.h: 8488: };
[; ;pic18f67k40.h: 8489: } RC3PPSbits_t;
[; ;pic18f67k40.h: 8490: extern volatile RC3PPSbits_t RC3PPSbits @ 0xE65;
[; ;pic18f67k40.h: 8525: extern volatile unsigned char RC4PPS @ 0xE66;
"8527
[; ;pic18f67k40.h: 8527: asm("RC4PPS equ 0E66h");
[; <" RC4PPS equ 0E66h ;# ">
[; ;pic18f67k40.h: 8530: typedef union {
[; ;pic18f67k40.h: 8531: struct {
[; ;pic18f67k40.h: 8532: unsigned RC4PPS0 :1;
[; ;pic18f67k40.h: 8533: unsigned RC4PPS1 :1;
[; ;pic18f67k40.h: 8534: unsigned RC4PPS2 :1;
[; ;pic18f67k40.h: 8535: unsigned RC4PPS3 :1;
[; ;pic18f67k40.h: 8536: unsigned RC4PPS4 :1;
[; ;pic18f67k40.h: 8537: unsigned RC4PPS5 :1;
[; ;pic18f67k40.h: 8538: };
[; ;pic18f67k40.h: 8539: } RC4PPSbits_t;
[; ;pic18f67k40.h: 8540: extern volatile RC4PPSbits_t RC4PPSbits @ 0xE66;
[; ;pic18f67k40.h: 8575: extern volatile unsigned char RC5PPS @ 0xE67;
"8577
[; ;pic18f67k40.h: 8577: asm("RC5PPS equ 0E67h");
[; <" RC5PPS equ 0E67h ;# ">
[; ;pic18f67k40.h: 8580: typedef union {
[; ;pic18f67k40.h: 8581: struct {
[; ;pic18f67k40.h: 8582: unsigned RC5PPS0 :1;
[; ;pic18f67k40.h: 8583: unsigned RC5PPS1 :1;
[; ;pic18f67k40.h: 8584: unsigned RC5PPS2 :1;
[; ;pic18f67k40.h: 8585: unsigned RC5PPS3 :1;
[; ;pic18f67k40.h: 8586: unsigned RC5PPS4 :1;
[; ;pic18f67k40.h: 8587: unsigned RC5PPS5 :1;
[; ;pic18f67k40.h: 8588: };
[; ;pic18f67k40.h: 8589: } RC5PPSbits_t;
[; ;pic18f67k40.h: 8590: extern volatile RC5PPSbits_t RC5PPSbits @ 0xE67;
[; ;pic18f67k40.h: 8625: extern volatile unsigned char RC6PPS @ 0xE68;
"8627
[; ;pic18f67k40.h: 8627: asm("RC6PPS equ 0E68h");
[; <" RC6PPS equ 0E68h ;# ">
[; ;pic18f67k40.h: 8630: typedef union {
[; ;pic18f67k40.h: 8631: struct {
[; ;pic18f67k40.h: 8632: unsigned RC6PPS0 :1;
[; ;pic18f67k40.h: 8633: unsigned RC6PPS1 :1;
[; ;pic18f67k40.h: 8634: unsigned RC6PPS2 :1;
[; ;pic18f67k40.h: 8635: unsigned RC6PPS3 :1;
[; ;pic18f67k40.h: 8636: unsigned RC6PPS4 :1;
[; ;pic18f67k40.h: 8637: unsigned RC6PPS5 :1;
[; ;pic18f67k40.h: 8638: };
[; ;pic18f67k40.h: 8639: } RC6PPSbits_t;
[; ;pic18f67k40.h: 8640: extern volatile RC6PPSbits_t RC6PPSbits @ 0xE68;
[; ;pic18f67k40.h: 8675: extern volatile unsigned char RC7PPS @ 0xE69;
"8677
[; ;pic18f67k40.h: 8677: asm("RC7PPS equ 0E69h");
[; <" RC7PPS equ 0E69h ;# ">
[; ;pic18f67k40.h: 8680: typedef union {
[; ;pic18f67k40.h: 8681: struct {
[; ;pic18f67k40.h: 8682: unsigned RC7PPS0 :1;
[; ;pic18f67k40.h: 8683: unsigned RC7PPS1 :1;
[; ;pic18f67k40.h: 8684: unsigned RC7PPS2 :1;
[; ;pic18f67k40.h: 8685: unsigned RC7PPS3 :1;
[; ;pic18f67k40.h: 8686: unsigned RC7PPS4 :1;
[; ;pic18f67k40.h: 8687: unsigned RC7PPS5 :1;
[; ;pic18f67k40.h: 8688: };
[; ;pic18f67k40.h: 8689: } RC7PPSbits_t;
[; ;pic18f67k40.h: 8690: extern volatile RC7PPSbits_t RC7PPSbits @ 0xE69;
[; ;pic18f67k40.h: 8725: extern volatile unsigned char RD0PPS @ 0xE6A;
"8727
[; ;pic18f67k40.h: 8727: asm("RD0PPS equ 0E6Ah");
[; <" RD0PPS equ 0E6Ah ;# ">
[; ;pic18f67k40.h: 8730: typedef union {
[; ;pic18f67k40.h: 8731: struct {
[; ;pic18f67k40.h: 8732: unsigned RD0PPS0 :1;
[; ;pic18f67k40.h: 8733: unsigned RD0PPS1 :1;
[; ;pic18f67k40.h: 8734: unsigned RD0PPS2 :1;
[; ;pic18f67k40.h: 8735: unsigned RD0PPS3 :1;
[; ;pic18f67k40.h: 8736: unsigned RD0PPS4 :1;
[; ;pic18f67k40.h: 8737: unsigned RD0PPS5 :1;
[; ;pic18f67k40.h: 8738: };
[; ;pic18f67k40.h: 8739: } RD0PPSbits_t;
[; ;pic18f67k40.h: 8740: extern volatile RD0PPSbits_t RD0PPSbits @ 0xE6A;
[; ;pic18f67k40.h: 8775: extern volatile unsigned char RD1PPS @ 0xE6B;
"8777
[; ;pic18f67k40.h: 8777: asm("RD1PPS equ 0E6Bh");
[; <" RD1PPS equ 0E6Bh ;# ">
[; ;pic18f67k40.h: 8780: typedef union {
[; ;pic18f67k40.h: 8781: struct {
[; ;pic18f67k40.h: 8782: unsigned RD1PPS0 :1;
[; ;pic18f67k40.h: 8783: unsigned RD1PPS1 :1;
[; ;pic18f67k40.h: 8784: unsigned RD1PPS2 :1;
[; ;pic18f67k40.h: 8785: unsigned RD1PPS3 :1;
[; ;pic18f67k40.h: 8786: unsigned RD1PPS4 :1;
[; ;pic18f67k40.h: 8787: unsigned RD1PPS5 :1;
[; ;pic18f67k40.h: 8788: };
[; ;pic18f67k40.h: 8789: } RD1PPSbits_t;
[; ;pic18f67k40.h: 8790: extern volatile RD1PPSbits_t RD1PPSbits @ 0xE6B;
[; ;pic18f67k40.h: 8825: extern volatile unsigned char RD2PPS @ 0xE6C;
"8827
[; ;pic18f67k40.h: 8827: asm("RD2PPS equ 0E6Ch");
[; <" RD2PPS equ 0E6Ch ;# ">
[; ;pic18f67k40.h: 8830: typedef union {
[; ;pic18f67k40.h: 8831: struct {
[; ;pic18f67k40.h: 8832: unsigned RD2PPS0 :1;
[; ;pic18f67k40.h: 8833: unsigned RD2PPS1 :1;
[; ;pic18f67k40.h: 8834: unsigned RD2PPS2 :1;
[; ;pic18f67k40.h: 8835: unsigned RD2PPS3 :1;
[; ;pic18f67k40.h: 8836: unsigned RD2PPS4 :1;
[; ;pic18f67k40.h: 8837: unsigned RD2PPS5 :1;
[; ;pic18f67k40.h: 8838: };
[; ;pic18f67k40.h: 8839: } RD2PPSbits_t;
[; ;pic18f67k40.h: 8840: extern volatile RD2PPSbits_t RD2PPSbits @ 0xE6C;
[; ;pic18f67k40.h: 8875: extern volatile unsigned char RD3PPS @ 0xE6D;
"8877
[; ;pic18f67k40.h: 8877: asm("RD3PPS equ 0E6Dh");
[; <" RD3PPS equ 0E6Dh ;# ">
[; ;pic18f67k40.h: 8880: typedef union {
[; ;pic18f67k40.h: 8881: struct {
[; ;pic18f67k40.h: 8882: unsigned RD3PPS0 :1;
[; ;pic18f67k40.h: 8883: unsigned RD3PPS1 :1;
[; ;pic18f67k40.h: 8884: unsigned RD3PPS2 :1;
[; ;pic18f67k40.h: 8885: unsigned RD3PPS3 :1;
[; ;pic18f67k40.h: 8886: unsigned RD3PPS4 :1;
[; ;pic18f67k40.h: 8887: unsigned RD3PPS5 :1;
[; ;pic18f67k40.h: 8888: };
[; ;pic18f67k40.h: 8889: } RD3PPSbits_t;
[; ;pic18f67k40.h: 8890: extern volatile RD3PPSbits_t RD3PPSbits @ 0xE6D;
[; ;pic18f67k40.h: 8925: extern volatile unsigned char RD4PPS @ 0xE6E;
"8927
[; ;pic18f67k40.h: 8927: asm("RD4PPS equ 0E6Eh");
[; <" RD4PPS equ 0E6Eh ;# ">
[; ;pic18f67k40.h: 8930: typedef union {
[; ;pic18f67k40.h: 8931: struct {
[; ;pic18f67k40.h: 8932: unsigned RD4PPS0 :1;
[; ;pic18f67k40.h: 8933: unsigned RD4PPS1 :1;
[; ;pic18f67k40.h: 8934: unsigned RD4PPS2 :1;
[; ;pic18f67k40.h: 8935: unsigned RD4PPS3 :1;
[; ;pic18f67k40.h: 8936: unsigned RD4PPS4 :1;
[; ;pic18f67k40.h: 8937: unsigned RD4PPS5 :1;
[; ;pic18f67k40.h: 8938: };
[; ;pic18f67k40.h: 8939: } RD4PPSbits_t;
[; ;pic18f67k40.h: 8940: extern volatile RD4PPSbits_t RD4PPSbits @ 0xE6E;
[; ;pic18f67k40.h: 8975: extern volatile unsigned char RD5PPS @ 0xE6F;
"8977
[; ;pic18f67k40.h: 8977: asm("RD5PPS equ 0E6Fh");
[; <" RD5PPS equ 0E6Fh ;# ">
[; ;pic18f67k40.h: 8980: typedef union {
[; ;pic18f67k40.h: 8981: struct {
[; ;pic18f67k40.h: 8982: unsigned RD5PPS0 :1;
[; ;pic18f67k40.h: 8983: unsigned RD5PPS1 :1;
[; ;pic18f67k40.h: 8984: unsigned RD5PPS2 :1;
[; ;pic18f67k40.h: 8985: unsigned RD5PPS3 :1;
[; ;pic18f67k40.h: 8986: unsigned RD5PPS4 :1;
[; ;pic18f67k40.h: 8987: unsigned RD5PPS5 :1;
[; ;pic18f67k40.h: 8988: };
[; ;pic18f67k40.h: 8989: } RD5PPSbits_t;
[; ;pic18f67k40.h: 8990: extern volatile RD5PPSbits_t RD5PPSbits @ 0xE6F;
[; ;pic18f67k40.h: 9025: extern volatile unsigned char RD6PPS @ 0xE70;
"9027
[; ;pic18f67k40.h: 9027: asm("RD6PPS equ 0E70h");
[; <" RD6PPS equ 0E70h ;# ">
[; ;pic18f67k40.h: 9030: typedef union {
[; ;pic18f67k40.h: 9031: struct {
[; ;pic18f67k40.h: 9032: unsigned RD6PPS0 :1;
[; ;pic18f67k40.h: 9033: unsigned RD6PPS1 :1;
[; ;pic18f67k40.h: 9034: unsigned RD6PPS2 :1;
[; ;pic18f67k40.h: 9035: unsigned RD6PPS3 :1;
[; ;pic18f67k40.h: 9036: unsigned RD6PPS4 :1;
[; ;pic18f67k40.h: 9037: unsigned RD6PPS5 :1;
[; ;pic18f67k40.h: 9038: };
[; ;pic18f67k40.h: 9039: } RD6PPSbits_t;
[; ;pic18f67k40.h: 9040: extern volatile RD6PPSbits_t RD6PPSbits @ 0xE70;
[; ;pic18f67k40.h: 9075: extern volatile unsigned char RD7PPS @ 0xE71;
"9077
[; ;pic18f67k40.h: 9077: asm("RD7PPS equ 0E71h");
[; <" RD7PPS equ 0E71h ;# ">
[; ;pic18f67k40.h: 9080: typedef union {
[; ;pic18f67k40.h: 9081: struct {
[; ;pic18f67k40.h: 9082: unsigned RD7PPS0 :1;
[; ;pic18f67k40.h: 9083: unsigned RD7PPS1 :1;
[; ;pic18f67k40.h: 9084: unsigned RD7PPS2 :1;
[; ;pic18f67k40.h: 9085: unsigned RD7PPS3 :1;
[; ;pic18f67k40.h: 9086: unsigned RD7PPS4 :1;
[; ;pic18f67k40.h: 9087: unsigned RD7PPS5 :1;
[; ;pic18f67k40.h: 9088: };
[; ;pic18f67k40.h: 9089: } RD7PPSbits_t;
[; ;pic18f67k40.h: 9090: extern volatile RD7PPSbits_t RD7PPSbits @ 0xE71;
[; ;pic18f67k40.h: 9125: extern volatile unsigned char RE0PPS @ 0xE72;
"9127
[; ;pic18f67k40.h: 9127: asm("RE0PPS equ 0E72h");
[; <" RE0PPS equ 0E72h ;# ">
[; ;pic18f67k40.h: 9130: typedef union {
[; ;pic18f67k40.h: 9131: struct {
[; ;pic18f67k40.h: 9132: unsigned RE0PPS0 :1;
[; ;pic18f67k40.h: 9133: unsigned RE0PPS1 :1;
[; ;pic18f67k40.h: 9134: unsigned RE0PPS2 :1;
[; ;pic18f67k40.h: 9135: unsigned RE0PPS3 :1;
[; ;pic18f67k40.h: 9136: unsigned RE0PPS4 :1;
[; ;pic18f67k40.h: 9137: unsigned RE0PPS5 :1;
[; ;pic18f67k40.h: 9138: };
[; ;pic18f67k40.h: 9139: } RE0PPSbits_t;
[; ;pic18f67k40.h: 9140: extern volatile RE0PPSbits_t RE0PPSbits @ 0xE72;
[; ;pic18f67k40.h: 9175: extern volatile unsigned char RE1PPS @ 0xE73;
"9177
[; ;pic18f67k40.h: 9177: asm("RE1PPS equ 0E73h");
[; <" RE1PPS equ 0E73h ;# ">
[; ;pic18f67k40.h: 9180: typedef union {
[; ;pic18f67k40.h: 9181: struct {
[; ;pic18f67k40.h: 9182: unsigned RE1PPS0 :1;
[; ;pic18f67k40.h: 9183: unsigned RE1PPS1 :1;
[; ;pic18f67k40.h: 9184: unsigned RE1PPS2 :1;
[; ;pic18f67k40.h: 9185: unsigned RE1PPS3 :1;
[; ;pic18f67k40.h: 9186: unsigned RE1PPS4 :1;
[; ;pic18f67k40.h: 9187: unsigned RE1PPS5 :1;
[; ;pic18f67k40.h: 9188: };
[; ;pic18f67k40.h: 9189: } RE1PPSbits_t;
[; ;pic18f67k40.h: 9190: extern volatile RE1PPSbits_t RE1PPSbits @ 0xE73;
[; ;pic18f67k40.h: 9225: extern volatile unsigned char RE2PPS @ 0xE74;
"9227
[; ;pic18f67k40.h: 9227: asm("RE2PPS equ 0E74h");
[; <" RE2PPS equ 0E74h ;# ">
[; ;pic18f67k40.h: 9230: typedef union {
[; ;pic18f67k40.h: 9231: struct {
[; ;pic18f67k40.h: 9232: unsigned RE2PPS0 :1;
[; ;pic18f67k40.h: 9233: unsigned RE2PPS1 :1;
[; ;pic18f67k40.h: 9234: unsigned RE2PPS2 :1;
[; ;pic18f67k40.h: 9235: unsigned RE2PPS3 :1;
[; ;pic18f67k40.h: 9236: unsigned RE2PPS4 :1;
[; ;pic18f67k40.h: 9237: unsigned RE2PPS5 :1;
[; ;pic18f67k40.h: 9238: };
[; ;pic18f67k40.h: 9239: } RE2PPSbits_t;
[; ;pic18f67k40.h: 9240: extern volatile RE2PPSbits_t RE2PPSbits @ 0xE74;
[; ;pic18f67k40.h: 9275: extern volatile unsigned char RE3PPS @ 0xE75;
"9277
[; ;pic18f67k40.h: 9277: asm("RE3PPS equ 0E75h");
[; <" RE3PPS equ 0E75h ;# ">
[; ;pic18f67k40.h: 9280: typedef union {
[; ;pic18f67k40.h: 9281: struct {
[; ;pic18f67k40.h: 9282: unsigned RE3PPS0 :1;
[; ;pic18f67k40.h: 9283: unsigned RE3PPS1 :1;
[; ;pic18f67k40.h: 9284: unsigned RE3PPS2 :1;
[; ;pic18f67k40.h: 9285: unsigned RE3PPS3 :1;
[; ;pic18f67k40.h: 9286: unsigned RE3PPS4 :1;
[; ;pic18f67k40.h: 9287: unsigned RE3PPS5 :1;
[; ;pic18f67k40.h: 9288: };
[; ;pic18f67k40.h: 9289: } RE3PPSbits_t;
[; ;pic18f67k40.h: 9290: extern volatile RE3PPSbits_t RE3PPSbits @ 0xE75;
[; ;pic18f67k40.h: 9325: extern volatile unsigned char RE4PPS @ 0xE76;
"9327
[; ;pic18f67k40.h: 9327: asm("RE4PPS equ 0E76h");
[; <" RE4PPS equ 0E76h ;# ">
[; ;pic18f67k40.h: 9330: typedef union {
[; ;pic18f67k40.h: 9331: struct {
[; ;pic18f67k40.h: 9332: unsigned RE4PPS0 :1;
[; ;pic18f67k40.h: 9333: unsigned RE4PPS1 :1;
[; ;pic18f67k40.h: 9334: unsigned RE4PPS2 :1;
[; ;pic18f67k40.h: 9335: unsigned RE4PPS3 :1;
[; ;pic18f67k40.h: 9336: unsigned RE4PPS4 :1;
[; ;pic18f67k40.h: 9337: unsigned RE4PPS5 :1;
[; ;pic18f67k40.h: 9338: };
[; ;pic18f67k40.h: 9339: } RE4PPSbits_t;
[; ;pic18f67k40.h: 9340: extern volatile RE4PPSbits_t RE4PPSbits @ 0xE76;
[; ;pic18f67k40.h: 9375: extern volatile unsigned char RE5PPS @ 0xE77;
"9377
[; ;pic18f67k40.h: 9377: asm("RE5PPS equ 0E77h");
[; <" RE5PPS equ 0E77h ;# ">
[; ;pic18f67k40.h: 9380: typedef union {
[; ;pic18f67k40.h: 9381: struct {
[; ;pic18f67k40.h: 9382: unsigned RE5PPS0 :1;
[; ;pic18f67k40.h: 9383: unsigned RE5PPS1 :1;
[; ;pic18f67k40.h: 9384: unsigned RE5PPS2 :1;
[; ;pic18f67k40.h: 9385: unsigned RE5PPS3 :1;
[; ;pic18f67k40.h: 9386: unsigned RE5PPS4 :1;
[; ;pic18f67k40.h: 9387: unsigned RE5PPS5 :1;
[; ;pic18f67k40.h: 9388: };
[; ;pic18f67k40.h: 9389: } RE5PPSbits_t;
[; ;pic18f67k40.h: 9390: extern volatile RE5PPSbits_t RE5PPSbits @ 0xE77;
[; ;pic18f67k40.h: 9425: extern volatile unsigned char RE6PPS @ 0xE78;
"9427
[; ;pic18f67k40.h: 9427: asm("RE6PPS equ 0E78h");
[; <" RE6PPS equ 0E78h ;# ">
[; ;pic18f67k40.h: 9430: typedef union {
[; ;pic18f67k40.h: 9431: struct {
[; ;pic18f67k40.h: 9432: unsigned RE6PPS0 :1;
[; ;pic18f67k40.h: 9433: unsigned RE6PPS1 :1;
[; ;pic18f67k40.h: 9434: unsigned RE6PPS2 :1;
[; ;pic18f67k40.h: 9435: unsigned RE6PPS3 :1;
[; ;pic18f67k40.h: 9436: unsigned RE6PPS4 :1;
[; ;pic18f67k40.h: 9437: unsigned RE6PPS5 :1;
[; ;pic18f67k40.h: 9438: };
[; ;pic18f67k40.h: 9439: } RE6PPSbits_t;
[; ;pic18f67k40.h: 9440: extern volatile RE6PPSbits_t RE6PPSbits @ 0xE78;
[; ;pic18f67k40.h: 9475: extern volatile unsigned char RE7PPS @ 0xE79;
"9477
[; ;pic18f67k40.h: 9477: asm("RE7PPS equ 0E79h");
[; <" RE7PPS equ 0E79h ;# ">
[; ;pic18f67k40.h: 9480: typedef union {
[; ;pic18f67k40.h: 9481: struct {
[; ;pic18f67k40.h: 9482: unsigned RE7PPS0 :1;
[; ;pic18f67k40.h: 9483: unsigned RE7PPS1 :1;
[; ;pic18f67k40.h: 9484: unsigned RE7PPS2 :1;
[; ;pic18f67k40.h: 9485: unsigned RE7PPS3 :1;
[; ;pic18f67k40.h: 9486: unsigned RE7PPS4 :1;
[; ;pic18f67k40.h: 9487: unsigned RE7PPS5 :1;
[; ;pic18f67k40.h: 9488: };
[; ;pic18f67k40.h: 9489: } RE7PPSbits_t;
[; ;pic18f67k40.h: 9490: extern volatile RE7PPSbits_t RE7PPSbits @ 0xE79;
[; ;pic18f67k40.h: 9525: extern volatile unsigned char RF0PPS @ 0xE7A;
"9527
[; ;pic18f67k40.h: 9527: asm("RF0PPS equ 0E7Ah");
[; <" RF0PPS equ 0E7Ah ;# ">
[; ;pic18f67k40.h: 9530: typedef union {
[; ;pic18f67k40.h: 9531: struct {
[; ;pic18f67k40.h: 9532: unsigned RF0PPS0 :1;
[; ;pic18f67k40.h: 9533: unsigned RF0PPS1 :1;
[; ;pic18f67k40.h: 9534: unsigned RF0PPS2 :1;
[; ;pic18f67k40.h: 9535: unsigned RF0PPS3 :1;
[; ;pic18f67k40.h: 9536: unsigned RF0PPS4 :1;
[; ;pic18f67k40.h: 9537: unsigned RF0PPS5 :1;
[; ;pic18f67k40.h: 9538: };
[; ;pic18f67k40.h: 9539: } RF0PPSbits_t;
[; ;pic18f67k40.h: 9540: extern volatile RF0PPSbits_t RF0PPSbits @ 0xE7A;
[; ;pic18f67k40.h: 9575: extern volatile unsigned char RF1PPS @ 0xE7B;
"9577
[; ;pic18f67k40.h: 9577: asm("RF1PPS equ 0E7Bh");
[; <" RF1PPS equ 0E7Bh ;# ">
[; ;pic18f67k40.h: 9580: typedef union {
[; ;pic18f67k40.h: 9581: struct {
[; ;pic18f67k40.h: 9582: unsigned RF1PPS0 :1;
[; ;pic18f67k40.h: 9583: unsigned RF1PPS1 :1;
[; ;pic18f67k40.h: 9584: unsigned RF1PPS2 :1;
[; ;pic18f67k40.h: 9585: unsigned RF1PPS3 :1;
[; ;pic18f67k40.h: 9586: unsigned RF1PPS4 :1;
[; ;pic18f67k40.h: 9587: unsigned RF1PPS5 :1;
[; ;pic18f67k40.h: 9588: };
[; ;pic18f67k40.h: 9589: } RF1PPSbits_t;
[; ;pic18f67k40.h: 9590: extern volatile RF1PPSbits_t RF1PPSbits @ 0xE7B;
[; ;pic18f67k40.h: 9625: extern volatile unsigned char RF2PPS @ 0xE7C;
"9627
[; ;pic18f67k40.h: 9627: asm("RF2PPS equ 0E7Ch");
[; <" RF2PPS equ 0E7Ch ;# ">
[; ;pic18f67k40.h: 9630: typedef union {
[; ;pic18f67k40.h: 9631: struct {
[; ;pic18f67k40.h: 9632: unsigned RF2PPS0 :1;
[; ;pic18f67k40.h: 9633: unsigned RF2PPS1 :1;
[; ;pic18f67k40.h: 9634: unsigned RF2PPS2 :1;
[; ;pic18f67k40.h: 9635: unsigned RF2PPS3 :1;
[; ;pic18f67k40.h: 9636: unsigned RF2PPS4 :1;
[; ;pic18f67k40.h: 9637: unsigned RF2PPS5 :1;
[; ;pic18f67k40.h: 9638: };
[; ;pic18f67k40.h: 9639: } RF2PPSbits_t;
[; ;pic18f67k40.h: 9640: extern volatile RF2PPSbits_t RF2PPSbits @ 0xE7C;
[; ;pic18f67k40.h: 9675: extern volatile unsigned char RF3PPS @ 0xE7D;
"9677
[; ;pic18f67k40.h: 9677: asm("RF3PPS equ 0E7Dh");
[; <" RF3PPS equ 0E7Dh ;# ">
[; ;pic18f67k40.h: 9680: typedef union {
[; ;pic18f67k40.h: 9681: struct {
[; ;pic18f67k40.h: 9682: unsigned RF3PPS0 :1;
[; ;pic18f67k40.h: 9683: unsigned RF3PPS1 :1;
[; ;pic18f67k40.h: 9684: unsigned RF3PPS2 :1;
[; ;pic18f67k40.h: 9685: unsigned RF3PPS3 :1;
[; ;pic18f67k40.h: 9686: unsigned RF3PPS4 :1;
[; ;pic18f67k40.h: 9687: unsigned RF3PPS5 :1;
[; ;pic18f67k40.h: 9688: };
[; ;pic18f67k40.h: 9689: } RF3PPSbits_t;
[; ;pic18f67k40.h: 9690: extern volatile RF3PPSbits_t RF3PPSbits @ 0xE7D;
[; ;pic18f67k40.h: 9725: extern volatile unsigned char RF4PPS @ 0xE7E;
"9727
[; ;pic18f67k40.h: 9727: asm("RF4PPS equ 0E7Eh");
[; <" RF4PPS equ 0E7Eh ;# ">
[; ;pic18f67k40.h: 9730: typedef union {
[; ;pic18f67k40.h: 9731: struct {
[; ;pic18f67k40.h: 9732: unsigned RF4PPS0 :1;
[; ;pic18f67k40.h: 9733: unsigned RF4PPS1 :1;
[; ;pic18f67k40.h: 9734: unsigned RF4PPS2 :1;
[; ;pic18f67k40.h: 9735: unsigned RF4PPS3 :1;
[; ;pic18f67k40.h: 9736: unsigned RF4PPS4 :1;
[; ;pic18f67k40.h: 9737: unsigned RF4PPS5 :1;
[; ;pic18f67k40.h: 9738: };
[; ;pic18f67k40.h: 9739: } RF4PPSbits_t;
[; ;pic18f67k40.h: 9740: extern volatile RF4PPSbits_t RF4PPSbits @ 0xE7E;
[; ;pic18f67k40.h: 9775: extern volatile unsigned char RF5PPS @ 0xE7F;
"9777
[; ;pic18f67k40.h: 9777: asm("RF5PPS equ 0E7Fh");
[; <" RF5PPS equ 0E7Fh ;# ">
[; ;pic18f67k40.h: 9780: typedef union {
[; ;pic18f67k40.h: 9781: struct {
[; ;pic18f67k40.h: 9782: unsigned RF5PPS0 :1;
[; ;pic18f67k40.h: 9783: unsigned RF5PPS1 :1;
[; ;pic18f67k40.h: 9784: unsigned RF5PPS2 :1;
[; ;pic18f67k40.h: 9785: unsigned RF5PPS3 :1;
[; ;pic18f67k40.h: 9786: unsigned RF5PPS4 :1;
[; ;pic18f67k40.h: 9787: unsigned RF5PPS5 :1;
[; ;pic18f67k40.h: 9788: };
[; ;pic18f67k40.h: 9789: } RF5PPSbits_t;
[; ;pic18f67k40.h: 9790: extern volatile RF5PPSbits_t RF5PPSbits @ 0xE7F;
[; ;pic18f67k40.h: 9825: extern volatile unsigned char RF6PPS @ 0xE80;
"9827
[; ;pic18f67k40.h: 9827: asm("RF6PPS equ 0E80h");
[; <" RF6PPS equ 0E80h ;# ">
[; ;pic18f67k40.h: 9830: typedef union {
[; ;pic18f67k40.h: 9831: struct {
[; ;pic18f67k40.h: 9832: unsigned RF6PPS0 :1;
[; ;pic18f67k40.h: 9833: unsigned RF6PPS1 :1;
[; ;pic18f67k40.h: 9834: unsigned RF6PPS2 :1;
[; ;pic18f67k40.h: 9835: unsigned RF6PPS3 :1;
[; ;pic18f67k40.h: 9836: unsigned RF6PPS4 :1;
[; ;pic18f67k40.h: 9837: unsigned RF6PPS5 :1;
[; ;pic18f67k40.h: 9838: };
[; ;pic18f67k40.h: 9839: } RF6PPSbits_t;
[; ;pic18f67k40.h: 9840: extern volatile RF6PPSbits_t RF6PPSbits @ 0xE80;
[; ;pic18f67k40.h: 9875: extern volatile unsigned char RF7PPS @ 0xE81;
"9877
[; ;pic18f67k40.h: 9877: asm("RF7PPS equ 0E81h");
[; <" RF7PPS equ 0E81h ;# ">
[; ;pic18f67k40.h: 9880: typedef union {
[; ;pic18f67k40.h: 9881: struct {
[; ;pic18f67k40.h: 9882: unsigned RF7PPS0 :1;
[; ;pic18f67k40.h: 9883: unsigned RF7PPS1 :1;
[; ;pic18f67k40.h: 9884: unsigned RF7PPS2 :1;
[; ;pic18f67k40.h: 9885: unsigned RF7PPS3 :1;
[; ;pic18f67k40.h: 9886: unsigned RF7PPS4 :1;
[; ;pic18f67k40.h: 9887: unsigned RF7PPS5 :1;
[; ;pic18f67k40.h: 9888: };
[; ;pic18f67k40.h: 9889: } RF7PPSbits_t;
[; ;pic18f67k40.h: 9890: extern volatile RF7PPSbits_t RF7PPSbits @ 0xE81;
[; ;pic18f67k40.h: 9925: extern volatile unsigned char RG0PPS @ 0xE82;
"9927
[; ;pic18f67k40.h: 9927: asm("RG0PPS equ 0E82h");
[; <" RG0PPS equ 0E82h ;# ">
[; ;pic18f67k40.h: 9930: typedef union {
[; ;pic18f67k40.h: 9931: struct {
[; ;pic18f67k40.h: 9932: unsigned RG0PPS0 :1;
[; ;pic18f67k40.h: 9933: unsigned RG0PPS1 :1;
[; ;pic18f67k40.h: 9934: unsigned RG0PPS2 :1;
[; ;pic18f67k40.h: 9935: unsigned RG0PPS3 :1;
[; ;pic18f67k40.h: 9936: unsigned RG0PPS4 :1;
[; ;pic18f67k40.h: 9937: unsigned RG0PPS5 :1;
[; ;pic18f67k40.h: 9938: };
[; ;pic18f67k40.h: 9939: } RG0PPSbits_t;
[; ;pic18f67k40.h: 9940: extern volatile RG0PPSbits_t RG0PPSbits @ 0xE82;
[; ;pic18f67k40.h: 9975: extern volatile unsigned char RG1PPS @ 0xE83;
"9977
[; ;pic18f67k40.h: 9977: asm("RG1PPS equ 0E83h");
[; <" RG1PPS equ 0E83h ;# ">
[; ;pic18f67k40.h: 9980: typedef union {
[; ;pic18f67k40.h: 9981: struct {
[; ;pic18f67k40.h: 9982: unsigned RG1PPS0 :1;
[; ;pic18f67k40.h: 9983: unsigned RG1PPS1 :1;
[; ;pic18f67k40.h: 9984: unsigned RG1PPS2 :1;
[; ;pic18f67k40.h: 9985: unsigned RG1PPS3 :1;
[; ;pic18f67k40.h: 9986: unsigned RG1PPS4 :1;
[; ;pic18f67k40.h: 9987: unsigned RG1PPS5 :1;
[; ;pic18f67k40.h: 9988: };
[; ;pic18f67k40.h: 9989: } RG1PPSbits_t;
[; ;pic18f67k40.h: 9990: extern volatile RG1PPSbits_t RG1PPSbits @ 0xE83;
[; ;pic18f67k40.h: 10025: extern volatile unsigned char RG2PPS @ 0xE84;
"10027
[; ;pic18f67k40.h: 10027: asm("RG2PPS equ 0E84h");
[; <" RG2PPS equ 0E84h ;# ">
[; ;pic18f67k40.h: 10030: typedef union {
[; ;pic18f67k40.h: 10031: struct {
[; ;pic18f67k40.h: 10032: unsigned RG2PPS0 :1;
[; ;pic18f67k40.h: 10033: unsigned RG2PPS1 :1;
[; ;pic18f67k40.h: 10034: unsigned RG2PPS2 :1;
[; ;pic18f67k40.h: 10035: unsigned RG2PPS3 :1;
[; ;pic18f67k40.h: 10036: unsigned RG2PPS4 :1;
[; ;pic18f67k40.h: 10037: unsigned RG2PPS5 :1;
[; ;pic18f67k40.h: 10038: };
[; ;pic18f67k40.h: 10039: } RG2PPSbits_t;
[; ;pic18f67k40.h: 10040: extern volatile RG2PPSbits_t RG2PPSbits @ 0xE84;
[; ;pic18f67k40.h: 10075: extern volatile unsigned char RG3PPS @ 0xE85;
"10077
[; ;pic18f67k40.h: 10077: asm("RG3PPS equ 0E85h");
[; <" RG3PPS equ 0E85h ;# ">
[; ;pic18f67k40.h: 10080: typedef union {
[; ;pic18f67k40.h: 10081: struct {
[; ;pic18f67k40.h: 10082: unsigned RG3PPS0 :1;
[; ;pic18f67k40.h: 10083: unsigned RG3PPS1 :1;
[; ;pic18f67k40.h: 10084: unsigned RG3PPS2 :1;
[; ;pic18f67k40.h: 10085: unsigned RG3PPS3 :1;
[; ;pic18f67k40.h: 10086: unsigned RG3PPS4 :1;
[; ;pic18f67k40.h: 10087: unsigned RG3PPS5 :1;
[; ;pic18f67k40.h: 10088: };
[; ;pic18f67k40.h: 10089: } RG3PPSbits_t;
[; ;pic18f67k40.h: 10090: extern volatile RG3PPSbits_t RG3PPSbits @ 0xE85;
[; ;pic18f67k40.h: 10125: extern volatile unsigned char RG4PPS @ 0xE86;
"10127
[; ;pic18f67k40.h: 10127: asm("RG4PPS equ 0E86h");
[; <" RG4PPS equ 0E86h ;# ">
[; ;pic18f67k40.h: 10130: typedef union {
[; ;pic18f67k40.h: 10131: struct {
[; ;pic18f67k40.h: 10132: unsigned RG4PPS0 :1;
[; ;pic18f67k40.h: 10133: unsigned RG4PPS1 :1;
[; ;pic18f67k40.h: 10134: unsigned RG4PPS2 :1;
[; ;pic18f67k40.h: 10135: unsigned RG4PPS3 :1;
[; ;pic18f67k40.h: 10136: unsigned RG4PPS4 :1;
[; ;pic18f67k40.h: 10137: unsigned RG4PPS5 :1;
[; ;pic18f67k40.h: 10138: };
[; ;pic18f67k40.h: 10139: } RG4PPSbits_t;
[; ;pic18f67k40.h: 10140: extern volatile RG4PPSbits_t RG4PPSbits @ 0xE86;
[; ;pic18f67k40.h: 10175: extern volatile unsigned char RG6PPS @ 0xE88;
"10177
[; ;pic18f67k40.h: 10177: asm("RG6PPS equ 0E88h");
[; <" RG6PPS equ 0E88h ;# ">
[; ;pic18f67k40.h: 10180: typedef union {
[; ;pic18f67k40.h: 10181: struct {
[; ;pic18f67k40.h: 10182: unsigned RG6PPS0 :1;
[; ;pic18f67k40.h: 10183: unsigned RG6PPS1 :1;
[; ;pic18f67k40.h: 10184: unsigned RG6PPS2 :1;
[; ;pic18f67k40.h: 10185: unsigned RG6PPS3 :1;
[; ;pic18f67k40.h: 10186: unsigned RG6PPS4 :1;
[; ;pic18f67k40.h: 10187: unsigned RG6PPS5 :1;
[; ;pic18f67k40.h: 10188: };
[; ;pic18f67k40.h: 10189: } RG6PPSbits_t;
[; ;pic18f67k40.h: 10190: extern volatile RG6PPSbits_t RG6PPSbits @ 0xE88;
[; ;pic18f67k40.h: 10225: extern volatile unsigned char RG7PPS @ 0xE89;
"10227
[; ;pic18f67k40.h: 10227: asm("RG7PPS equ 0E89h");
[; <" RG7PPS equ 0E89h ;# ">
[; ;pic18f67k40.h: 10230: typedef union {
[; ;pic18f67k40.h: 10231: struct {
[; ;pic18f67k40.h: 10232: unsigned RG7PPS0 :1;
[; ;pic18f67k40.h: 10233: unsigned RG7PPS1 :1;
[; ;pic18f67k40.h: 10234: unsigned RG7PPS2 :1;
[; ;pic18f67k40.h: 10235: unsigned RG7PPS3 :1;
[; ;pic18f67k40.h: 10236: unsigned RG7PPS4 :1;
[; ;pic18f67k40.h: 10237: unsigned RG7PPS5 :1;
[; ;pic18f67k40.h: 10238: };
[; ;pic18f67k40.h: 10239: } RG7PPSbits_t;
[; ;pic18f67k40.h: 10240: extern volatile RG7PPSbits_t RG7PPSbits @ 0xE89;
[; ;pic18f67k40.h: 10275: extern volatile unsigned char RH0PPS @ 0xE8A;
"10277
[; ;pic18f67k40.h: 10277: asm("RH0PPS equ 0E8Ah");
[; <" RH0PPS equ 0E8Ah ;# ">
[; ;pic18f67k40.h: 10280: typedef union {
[; ;pic18f67k40.h: 10281: struct {
[; ;pic18f67k40.h: 10282: unsigned RH0PPS0 :1;
[; ;pic18f67k40.h: 10283: unsigned RH0PPS1 :1;
[; ;pic18f67k40.h: 10284: unsigned RH0PPS2 :1;
[; ;pic18f67k40.h: 10285: unsigned RH0PPS3 :1;
[; ;pic18f67k40.h: 10286: unsigned RH0PPS4 :1;
[; ;pic18f67k40.h: 10287: unsigned RH0PPS5 :1;
[; ;pic18f67k40.h: 10288: };
[; ;pic18f67k40.h: 10289: } RH0PPSbits_t;
[; ;pic18f67k40.h: 10290: extern volatile RH0PPSbits_t RH0PPSbits @ 0xE8A;
[; ;pic18f67k40.h: 10325: extern volatile unsigned char RH1PPS @ 0xE8B;
"10327
[; ;pic18f67k40.h: 10327: asm("RH1PPS equ 0E8Bh");
[; <" RH1PPS equ 0E8Bh ;# ">
[; ;pic18f67k40.h: 10330: typedef union {
[; ;pic18f67k40.h: 10331: struct {
[; ;pic18f67k40.h: 10332: unsigned RH1PPS0 :1;
[; ;pic18f67k40.h: 10333: unsigned RH1PPS1 :1;
[; ;pic18f67k40.h: 10334: unsigned RH1PPS2 :1;
[; ;pic18f67k40.h: 10335: unsigned RH1PPS3 :1;
[; ;pic18f67k40.h: 10336: unsigned RH1PPS4 :1;
[; ;pic18f67k40.h: 10337: unsigned RH1PPS5 :1;
[; ;pic18f67k40.h: 10338: };
[; ;pic18f67k40.h: 10339: } RH1PPSbits_t;
[; ;pic18f67k40.h: 10340: extern volatile RH1PPSbits_t RH1PPSbits @ 0xE8B;
[; ;pic18f67k40.h: 10375: extern volatile unsigned char RH2PPS @ 0xE8C;
"10377
[; ;pic18f67k40.h: 10377: asm("RH2PPS equ 0E8Ch");
[; <" RH2PPS equ 0E8Ch ;# ">
[; ;pic18f67k40.h: 10380: typedef union {
[; ;pic18f67k40.h: 10381: struct {
[; ;pic18f67k40.h: 10382: unsigned RH2PPS0 :1;
[; ;pic18f67k40.h: 10383: unsigned RH2PPS1 :1;
[; ;pic18f67k40.h: 10384: unsigned RH2PPS2 :1;
[; ;pic18f67k40.h: 10385: unsigned RH2PPS3 :1;
[; ;pic18f67k40.h: 10386: unsigned RH2PPS4 :1;
[; ;pic18f67k40.h: 10387: unsigned RH2PPS5 :1;
[; ;pic18f67k40.h: 10388: };
[; ;pic18f67k40.h: 10389: } RH2PPSbits_t;
[; ;pic18f67k40.h: 10390: extern volatile RH2PPSbits_t RH2PPSbits @ 0xE8C;
[; ;pic18f67k40.h: 10425: extern volatile unsigned char RH3PPS @ 0xE8D;
"10427
[; ;pic18f67k40.h: 10427: asm("RH3PPS equ 0E8Dh");
[; <" RH3PPS equ 0E8Dh ;# ">
[; ;pic18f67k40.h: 10430: typedef union {
[; ;pic18f67k40.h: 10431: struct {
[; ;pic18f67k40.h: 10432: unsigned RH3PPS0 :1;
[; ;pic18f67k40.h: 10433: unsigned RH3PPS1 :1;
[; ;pic18f67k40.h: 10434: unsigned RH3PPS2 :1;
[; ;pic18f67k40.h: 10435: unsigned RH3PPS3 :1;
[; ;pic18f67k40.h: 10436: unsigned RH3PPS4 :1;
[; ;pic18f67k40.h: 10437: unsigned RH3PPS5 :1;
[; ;pic18f67k40.h: 10438: };
[; ;pic18f67k40.h: 10439: } RH3PPSbits_t;
[; ;pic18f67k40.h: 10440: extern volatile RH3PPSbits_t RH3PPSbits @ 0xE8D;
[; ;pic18f67k40.h: 10475: extern volatile unsigned char INLVLA @ 0xE8E;
"10477
[; ;pic18f67k40.h: 10477: asm("INLVLA equ 0E8Eh");
[; <" INLVLA equ 0E8Eh ;# ">
[; ;pic18f67k40.h: 10480: typedef union {
[; ;pic18f67k40.h: 10481: struct {
[; ;pic18f67k40.h: 10482: unsigned INLVLA0 :1;
[; ;pic18f67k40.h: 10483: unsigned INLVLA1 :1;
[; ;pic18f67k40.h: 10484: unsigned INLVLA2 :1;
[; ;pic18f67k40.h: 10485: unsigned INLVLA3 :1;
[; ;pic18f67k40.h: 10486: unsigned INLVLA4 :1;
[; ;pic18f67k40.h: 10487: unsigned INLVLA5 :1;
[; ;pic18f67k40.h: 10488: unsigned INLVLA6 :1;
[; ;pic18f67k40.h: 10489: unsigned INLVLA7 :1;
[; ;pic18f67k40.h: 10490: };
[; ;pic18f67k40.h: 10491: } INLVLAbits_t;
[; ;pic18f67k40.h: 10492: extern volatile INLVLAbits_t INLVLAbits @ 0xE8E;
[; ;pic18f67k40.h: 10537: extern volatile unsigned char SLRCONA @ 0xE8F;
"10539
[; ;pic18f67k40.h: 10539: asm("SLRCONA equ 0E8Fh");
[; <" SLRCONA equ 0E8Fh ;# ">
[; ;pic18f67k40.h: 10542: typedef union {
[; ;pic18f67k40.h: 10543: struct {
[; ;pic18f67k40.h: 10544: unsigned SLRA0 :1;
[; ;pic18f67k40.h: 10545: unsigned SLRA1 :1;
[; ;pic18f67k40.h: 10546: unsigned SLRA2 :1;
[; ;pic18f67k40.h: 10547: unsigned SLRA3 :1;
[; ;pic18f67k40.h: 10548: unsigned SLRA4 :1;
[; ;pic18f67k40.h: 10549: unsigned SLRA5 :1;
[; ;pic18f67k40.h: 10550: unsigned SLRA6 :1;
[; ;pic18f67k40.h: 10551: unsigned SLRA7 :1;
[; ;pic18f67k40.h: 10552: };
[; ;pic18f67k40.h: 10553: } SLRCONAbits_t;
[; ;pic18f67k40.h: 10554: extern volatile SLRCONAbits_t SLRCONAbits @ 0xE8F;
[; ;pic18f67k40.h: 10599: extern volatile unsigned char ODCONA @ 0xE90;
"10601
[; ;pic18f67k40.h: 10601: asm("ODCONA equ 0E90h");
[; <" ODCONA equ 0E90h ;# ">
[; ;pic18f67k40.h: 10604: typedef union {
[; ;pic18f67k40.h: 10605: struct {
[; ;pic18f67k40.h: 10606: unsigned ODCA0 :1;
[; ;pic18f67k40.h: 10607: unsigned ODCA1 :1;
[; ;pic18f67k40.h: 10608: unsigned ODCA2 :1;
[; ;pic18f67k40.h: 10609: unsigned ODCA3 :1;
[; ;pic18f67k40.h: 10610: unsigned ODCA4 :1;
[; ;pic18f67k40.h: 10611: unsigned ODCA5 :1;
[; ;pic18f67k40.h: 10612: unsigned ODCA6 :1;
[; ;pic18f67k40.h: 10613: unsigned ODCA7 :1;
[; ;pic18f67k40.h: 10614: };
[; ;pic18f67k40.h: 10615: } ODCONAbits_t;
[; ;pic18f67k40.h: 10616: extern volatile ODCONAbits_t ODCONAbits @ 0xE90;
[; ;pic18f67k40.h: 10661: extern volatile unsigned char WPUA @ 0xE91;
"10663
[; ;pic18f67k40.h: 10663: asm("WPUA equ 0E91h");
[; <" WPUA equ 0E91h ;# ">
[; ;pic18f67k40.h: 10666: typedef union {
[; ;pic18f67k40.h: 10667: struct {
[; ;pic18f67k40.h: 10668: unsigned WPUA0 :1;
[; ;pic18f67k40.h: 10669: unsigned WPUA1 :1;
[; ;pic18f67k40.h: 10670: unsigned WPUA2 :1;
[; ;pic18f67k40.h: 10671: unsigned WPUA3 :1;
[; ;pic18f67k40.h: 10672: unsigned WPUA4 :1;
[; ;pic18f67k40.h: 10673: unsigned WPUA5 :1;
[; ;pic18f67k40.h: 10674: unsigned WPUA6 :1;
[; ;pic18f67k40.h: 10675: unsigned WPUA7 :1;
[; ;pic18f67k40.h: 10676: };
[; ;pic18f67k40.h: 10677: } WPUAbits_t;
[; ;pic18f67k40.h: 10678: extern volatile WPUAbits_t WPUAbits @ 0xE91;
[; ;pic18f67k40.h: 10723: extern volatile unsigned char ANSELA @ 0xE92;
"10725
[; ;pic18f67k40.h: 10725: asm("ANSELA equ 0E92h");
[; <" ANSELA equ 0E92h ;# ">
[; ;pic18f67k40.h: 10728: typedef union {
[; ;pic18f67k40.h: 10729: struct {
[; ;pic18f67k40.h: 10730: unsigned ANSELA0 :1;
[; ;pic18f67k40.h: 10731: unsigned ANSELA1 :1;
[; ;pic18f67k40.h: 10732: unsigned ANSELA2 :1;
[; ;pic18f67k40.h: 10733: unsigned ANSELA3 :1;
[; ;pic18f67k40.h: 10734: unsigned ANSELA4 :1;
[; ;pic18f67k40.h: 10735: unsigned ANSELA5 :1;
[; ;pic18f67k40.h: 10736: unsigned ANSELA6 :1;
[; ;pic18f67k40.h: 10737: unsigned ANSELA7 :1;
[; ;pic18f67k40.h: 10738: };
[; ;pic18f67k40.h: 10739: } ANSELAbits_t;
[; ;pic18f67k40.h: 10740: extern volatile ANSELAbits_t ANSELAbits @ 0xE92;
[; ;pic18f67k40.h: 10785: extern volatile unsigned char IOCBF @ 0xE93;
"10787
[; ;pic18f67k40.h: 10787: asm("IOCBF equ 0E93h");
[; <" IOCBF equ 0E93h ;# ">
[; ;pic18f67k40.h: 10790: typedef union {
[; ;pic18f67k40.h: 10791: struct {
[; ;pic18f67k40.h: 10792: unsigned IOCBF0 :1;
[; ;pic18f67k40.h: 10793: unsigned IOCBF1 :1;
[; ;pic18f67k40.h: 10794: unsigned IOCBF2 :1;
[; ;pic18f67k40.h: 10795: unsigned IOCBF3 :1;
[; ;pic18f67k40.h: 10796: unsigned IOCBF4 :1;
[; ;pic18f67k40.h: 10797: unsigned IOCBF5 :1;
[; ;pic18f67k40.h: 10798: unsigned IOCBF6 :1;
[; ;pic18f67k40.h: 10799: unsigned IOCBF7 :1;
[; ;pic18f67k40.h: 10800: };
[; ;pic18f67k40.h: 10801: } IOCBFbits_t;
[; ;pic18f67k40.h: 10802: extern volatile IOCBFbits_t IOCBFbits @ 0xE93;
[; ;pic18f67k40.h: 10847: extern volatile unsigned char IOCBN @ 0xE94;
"10849
[; ;pic18f67k40.h: 10849: asm("IOCBN equ 0E94h");
[; <" IOCBN equ 0E94h ;# ">
[; ;pic18f67k40.h: 10852: typedef union {
[; ;pic18f67k40.h: 10853: struct {
[; ;pic18f67k40.h: 10854: unsigned IOCBN0 :1;
[; ;pic18f67k40.h: 10855: unsigned IOCBN1 :1;
[; ;pic18f67k40.h: 10856: unsigned IOCBN2 :1;
[; ;pic18f67k40.h: 10857: unsigned IOCBN3 :1;
[; ;pic18f67k40.h: 10858: unsigned IOCBN4 :1;
[; ;pic18f67k40.h: 10859: unsigned IOCBN5 :1;
[; ;pic18f67k40.h: 10860: unsigned IOCBN6 :1;
[; ;pic18f67k40.h: 10861: unsigned IOCBN7 :1;
[; ;pic18f67k40.h: 10862: };
[; ;pic18f67k40.h: 10863: } IOCBNbits_t;
[; ;pic18f67k40.h: 10864: extern volatile IOCBNbits_t IOCBNbits @ 0xE94;
[; ;pic18f67k40.h: 10909: extern volatile unsigned char IOCBP @ 0xE95;
"10911
[; ;pic18f67k40.h: 10911: asm("IOCBP equ 0E95h");
[; <" IOCBP equ 0E95h ;# ">
[; ;pic18f67k40.h: 10914: typedef union {
[; ;pic18f67k40.h: 10915: struct {
[; ;pic18f67k40.h: 10916: unsigned IOCBP0 :1;
[; ;pic18f67k40.h: 10917: unsigned IOCBP1 :1;
[; ;pic18f67k40.h: 10918: unsigned IOCBP2 :1;
[; ;pic18f67k40.h: 10919: unsigned IOCBP3 :1;
[; ;pic18f67k40.h: 10920: unsigned IOCBP4 :1;
[; ;pic18f67k40.h: 10921: unsigned IOCBP5 :1;
[; ;pic18f67k40.h: 10922: unsigned IOCBP6 :1;
[; ;pic18f67k40.h: 10923: unsigned IOCBP7 :1;
[; ;pic18f67k40.h: 10924: };
[; ;pic18f67k40.h: 10925: } IOCBPbits_t;
[; ;pic18f67k40.h: 10926: extern volatile IOCBPbits_t IOCBPbits @ 0xE95;
[; ;pic18f67k40.h: 10971: extern volatile unsigned char INLVLB @ 0xE96;
"10973
[; ;pic18f67k40.h: 10973: asm("INLVLB equ 0E96h");
[; <" INLVLB equ 0E96h ;# ">
[; ;pic18f67k40.h: 10976: typedef union {
[; ;pic18f67k40.h: 10977: struct {
[; ;pic18f67k40.h: 10978: unsigned INLVLB0 :1;
[; ;pic18f67k40.h: 10979: unsigned INLVLB1 :1;
[; ;pic18f67k40.h: 10980: unsigned INLVLB2 :1;
[; ;pic18f67k40.h: 10981: unsigned INLVLB3 :1;
[; ;pic18f67k40.h: 10982: unsigned INLVLB4 :1;
[; ;pic18f67k40.h: 10983: unsigned INLVLB5 :1;
[; ;pic18f67k40.h: 10984: unsigned INLVLB6 :1;
[; ;pic18f67k40.h: 10985: unsigned INLVLB7 :1;
[; ;pic18f67k40.h: 10986: };
[; ;pic18f67k40.h: 10987: } INLVLBbits_t;
[; ;pic18f67k40.h: 10988: extern volatile INLVLBbits_t INLVLBbits @ 0xE96;
[; ;pic18f67k40.h: 11033: extern volatile unsigned char SLRCONB @ 0xE97;
"11035
[; ;pic18f67k40.h: 11035: asm("SLRCONB equ 0E97h");
[; <" SLRCONB equ 0E97h ;# ">
[; ;pic18f67k40.h: 11038: typedef union {
[; ;pic18f67k40.h: 11039: struct {
[; ;pic18f67k40.h: 11040: unsigned SLRB0 :1;
[; ;pic18f67k40.h: 11041: unsigned SLRB1 :1;
[; ;pic18f67k40.h: 11042: unsigned SLRB2 :1;
[; ;pic18f67k40.h: 11043: unsigned SLRB3 :1;
[; ;pic18f67k40.h: 11044: unsigned SLRB4 :1;
[; ;pic18f67k40.h: 11045: unsigned SLRB5 :1;
[; ;pic18f67k40.h: 11046: unsigned SLRB6 :1;
[; ;pic18f67k40.h: 11047: unsigned SLRB7 :1;
[; ;pic18f67k40.h: 11048: };
[; ;pic18f67k40.h: 11049: } SLRCONBbits_t;
[; ;pic18f67k40.h: 11050: extern volatile SLRCONBbits_t SLRCONBbits @ 0xE97;
[; ;pic18f67k40.h: 11095: extern volatile unsigned char ODCONB @ 0xE98;
"11097
[; ;pic18f67k40.h: 11097: asm("ODCONB equ 0E98h");
[; <" ODCONB equ 0E98h ;# ">
[; ;pic18f67k40.h: 11100: typedef union {
[; ;pic18f67k40.h: 11101: struct {
[; ;pic18f67k40.h: 11102: unsigned ODCB0 :1;
[; ;pic18f67k40.h: 11103: unsigned ODCB1 :1;
[; ;pic18f67k40.h: 11104: unsigned ODCB2 :1;
[; ;pic18f67k40.h: 11105: unsigned ODCB3 :1;
[; ;pic18f67k40.h: 11106: unsigned ODCB4 :1;
[; ;pic18f67k40.h: 11107: unsigned ODCB5 :1;
[; ;pic18f67k40.h: 11108: unsigned ODCB6 :1;
[; ;pic18f67k40.h: 11109: unsigned ODCB7 :1;
[; ;pic18f67k40.h: 11110: };
[; ;pic18f67k40.h: 11111: } ODCONBbits_t;
[; ;pic18f67k40.h: 11112: extern volatile ODCONBbits_t ODCONBbits @ 0xE98;
[; ;pic18f67k40.h: 11157: extern volatile unsigned char WPUB @ 0xE99;
"11159
[; ;pic18f67k40.h: 11159: asm("WPUB equ 0E99h");
[; <" WPUB equ 0E99h ;# ">
[; ;pic18f67k40.h: 11162: typedef union {
[; ;pic18f67k40.h: 11163: struct {
[; ;pic18f67k40.h: 11164: unsigned WPUB0 :1;
[; ;pic18f67k40.h: 11165: unsigned WPUB1 :1;
[; ;pic18f67k40.h: 11166: unsigned WPUB2 :1;
[; ;pic18f67k40.h: 11167: unsigned WPUB3 :1;
[; ;pic18f67k40.h: 11168: unsigned WPUB4 :1;
[; ;pic18f67k40.h: 11169: unsigned WPUB5 :1;
[; ;pic18f67k40.h: 11170: unsigned WPUB6 :1;
[; ;pic18f67k40.h: 11171: unsigned WPUB7 :1;
[; ;pic18f67k40.h: 11172: };
[; ;pic18f67k40.h: 11173: } WPUBbits_t;
[; ;pic18f67k40.h: 11174: extern volatile WPUBbits_t WPUBbits @ 0xE99;
[; ;pic18f67k40.h: 11219: extern volatile unsigned char ANSELB @ 0xE9A;
"11221
[; ;pic18f67k40.h: 11221: asm("ANSELB equ 0E9Ah");
[; <" ANSELB equ 0E9Ah ;# ">
[; ;pic18f67k40.h: 11224: typedef union {
[; ;pic18f67k40.h: 11225: struct {
[; ;pic18f67k40.h: 11226: unsigned ANSELB0 :1;
[; ;pic18f67k40.h: 11227: unsigned ANSELB1 :1;
[; ;pic18f67k40.h: 11228: unsigned ANSELB2 :1;
[; ;pic18f67k40.h: 11229: unsigned ANSELB3 :1;
[; ;pic18f67k40.h: 11230: unsigned ANSELB4 :1;
[; ;pic18f67k40.h: 11231: unsigned ANSELB5 :1;
[; ;pic18f67k40.h: 11232: unsigned ANSELB6 :1;
[; ;pic18f67k40.h: 11233: unsigned ANSELB7 :1;
[; ;pic18f67k40.h: 11234: };
[; ;pic18f67k40.h: 11235: } ANSELBbits_t;
[; ;pic18f67k40.h: 11236: extern volatile ANSELBbits_t ANSELBbits @ 0xE9A;
[; ;pic18f67k40.h: 11281: extern volatile unsigned char IOCCF @ 0xE9B;
"11283
[; ;pic18f67k40.h: 11283: asm("IOCCF equ 0E9Bh");
[; <" IOCCF equ 0E9Bh ;# ">
[; ;pic18f67k40.h: 11286: typedef union {
[; ;pic18f67k40.h: 11287: struct {
[; ;pic18f67k40.h: 11288: unsigned IOCCF0 :1;
[; ;pic18f67k40.h: 11289: unsigned IOCCF1 :1;
[; ;pic18f67k40.h: 11290: unsigned IOCCF2 :1;
[; ;pic18f67k40.h: 11291: unsigned IOCCF3 :1;
[; ;pic18f67k40.h: 11292: unsigned IOCCF4 :1;
[; ;pic18f67k40.h: 11293: unsigned IOCCF5 :1;
[; ;pic18f67k40.h: 11294: unsigned IOCCF6 :1;
[; ;pic18f67k40.h: 11295: unsigned IOCCF7 :1;
[; ;pic18f67k40.h: 11296: };
[; ;pic18f67k40.h: 11297: } IOCCFbits_t;
[; ;pic18f67k40.h: 11298: extern volatile IOCCFbits_t IOCCFbits @ 0xE9B;
[; ;pic18f67k40.h: 11343: extern volatile unsigned char IOCCN @ 0xE9C;
"11345
[; ;pic18f67k40.h: 11345: asm("IOCCN equ 0E9Ch");
[; <" IOCCN equ 0E9Ch ;# ">
[; ;pic18f67k40.h: 11348: typedef union {
[; ;pic18f67k40.h: 11349: struct {
[; ;pic18f67k40.h: 11350: unsigned IOCCN0 :1;
[; ;pic18f67k40.h: 11351: unsigned IOCCN1 :1;
[; ;pic18f67k40.h: 11352: unsigned IOCCN2 :1;
[; ;pic18f67k40.h: 11353: unsigned IOCCN3 :1;
[; ;pic18f67k40.h: 11354: unsigned IOCCN4 :1;
[; ;pic18f67k40.h: 11355: unsigned IOCCN5 :1;
[; ;pic18f67k40.h: 11356: unsigned IOCCN6 :1;
[; ;pic18f67k40.h: 11357: unsigned IOCCN7 :1;
[; ;pic18f67k40.h: 11358: };
[; ;pic18f67k40.h: 11359: } IOCCNbits_t;
[; ;pic18f67k40.h: 11360: extern volatile IOCCNbits_t IOCCNbits @ 0xE9C;
[; ;pic18f67k40.h: 11405: extern volatile unsigned char IOCCP @ 0xE9D;
"11407
[; ;pic18f67k40.h: 11407: asm("IOCCP equ 0E9Dh");
[; <" IOCCP equ 0E9Dh ;# ">
[; ;pic18f67k40.h: 11410: typedef union {
[; ;pic18f67k40.h: 11411: struct {
[; ;pic18f67k40.h: 11412: unsigned IOCCP0 :1;
[; ;pic18f67k40.h: 11413: unsigned IOCCP1 :1;
[; ;pic18f67k40.h: 11414: unsigned IOCCP2 :1;
[; ;pic18f67k40.h: 11415: unsigned IOCCP3 :1;
[; ;pic18f67k40.h: 11416: unsigned IOCCP4 :1;
[; ;pic18f67k40.h: 11417: unsigned IOCCP5 :1;
[; ;pic18f67k40.h: 11418: unsigned IOCCP6 :1;
[; ;pic18f67k40.h: 11419: unsigned IOCCP7 :1;
[; ;pic18f67k40.h: 11420: };
[; ;pic18f67k40.h: 11421: } IOCCPbits_t;
[; ;pic18f67k40.h: 11422: extern volatile IOCCPbits_t IOCCPbits @ 0xE9D;
[; ;pic18f67k40.h: 11467: extern volatile unsigned char INLVLC @ 0xE9E;
"11469
[; ;pic18f67k40.h: 11469: asm("INLVLC equ 0E9Eh");
[; <" INLVLC equ 0E9Eh ;# ">
[; ;pic18f67k40.h: 11472: typedef union {
[; ;pic18f67k40.h: 11473: struct {
[; ;pic18f67k40.h: 11474: unsigned INLVLC0 :1;
[; ;pic18f67k40.h: 11475: unsigned INLVLC1 :1;
[; ;pic18f67k40.h: 11476: unsigned INLVLC2 :1;
[; ;pic18f67k40.h: 11477: unsigned INLVLC3 :1;
[; ;pic18f67k40.h: 11478: unsigned INLVLC4 :1;
[; ;pic18f67k40.h: 11479: unsigned INLVLC5 :1;
[; ;pic18f67k40.h: 11480: unsigned INLVLC6 :1;
[; ;pic18f67k40.h: 11481: unsigned INLVLC7 :1;
[; ;pic18f67k40.h: 11482: };
[; ;pic18f67k40.h: 11483: } INLVLCbits_t;
[; ;pic18f67k40.h: 11484: extern volatile INLVLCbits_t INLVLCbits @ 0xE9E;
[; ;pic18f67k40.h: 11529: extern volatile unsigned char SLRCONC @ 0xE9F;
"11531
[; ;pic18f67k40.h: 11531: asm("SLRCONC equ 0E9Fh");
[; <" SLRCONC equ 0E9Fh ;# ">
[; ;pic18f67k40.h: 11534: typedef union {
[; ;pic18f67k40.h: 11535: struct {
[; ;pic18f67k40.h: 11536: unsigned SLRC0 :1;
[; ;pic18f67k40.h: 11537: unsigned SLRC1 :1;
[; ;pic18f67k40.h: 11538: unsigned SLRC2 :1;
[; ;pic18f67k40.h: 11539: unsigned SLRC3 :1;
[; ;pic18f67k40.h: 11540: unsigned SLRC4 :1;
[; ;pic18f67k40.h: 11541: unsigned SLRC5 :1;
[; ;pic18f67k40.h: 11542: unsigned SLRC6 :1;
[; ;pic18f67k40.h: 11543: unsigned SLRC7 :1;
[; ;pic18f67k40.h: 11544: };
[; ;pic18f67k40.h: 11545: } SLRCONCbits_t;
[; ;pic18f67k40.h: 11546: extern volatile SLRCONCbits_t SLRCONCbits @ 0xE9F;
[; ;pic18f67k40.h: 11591: extern volatile unsigned char ODCONC @ 0xEA0;
"11593
[; ;pic18f67k40.h: 11593: asm("ODCONC equ 0EA0h");
[; <" ODCONC equ 0EA0h ;# ">
[; ;pic18f67k40.h: 11596: typedef union {
[; ;pic18f67k40.h: 11597: struct {
[; ;pic18f67k40.h: 11598: unsigned ODCC0 :1;
[; ;pic18f67k40.h: 11599: unsigned ODCC1 :1;
[; ;pic18f67k40.h: 11600: unsigned ODCC2 :1;
[; ;pic18f67k40.h: 11601: unsigned ODCC3 :1;
[; ;pic18f67k40.h: 11602: unsigned ODCC4 :1;
[; ;pic18f67k40.h: 11603: unsigned ODCC5 :1;
[; ;pic18f67k40.h: 11604: unsigned ODCC6 :1;
[; ;pic18f67k40.h: 11605: unsigned ODCC7 :1;
[; ;pic18f67k40.h: 11606: };
[; ;pic18f67k40.h: 11607: } ODCONCbits_t;
[; ;pic18f67k40.h: 11608: extern volatile ODCONCbits_t ODCONCbits @ 0xEA0;
[; ;pic18f67k40.h: 11653: extern volatile unsigned char WPUC @ 0xEA1;
"11655
[; ;pic18f67k40.h: 11655: asm("WPUC equ 0EA1h");
[; <" WPUC equ 0EA1h ;# ">
[; ;pic18f67k40.h: 11658: typedef union {
[; ;pic18f67k40.h: 11659: struct {
[; ;pic18f67k40.h: 11660: unsigned WPUC0 :1;
[; ;pic18f67k40.h: 11661: unsigned WPUC1 :1;
[; ;pic18f67k40.h: 11662: unsigned WPUC2 :1;
[; ;pic18f67k40.h: 11663: unsigned WPUC3 :1;
[; ;pic18f67k40.h: 11664: unsigned WPUC4 :1;
[; ;pic18f67k40.h: 11665: unsigned WPUC5 :1;
[; ;pic18f67k40.h: 11666: unsigned WPUC6 :1;
[; ;pic18f67k40.h: 11667: unsigned WPUC7 :1;
[; ;pic18f67k40.h: 11668: };
[; ;pic18f67k40.h: 11669: } WPUCbits_t;
[; ;pic18f67k40.h: 11670: extern volatile WPUCbits_t WPUCbits @ 0xEA1;
[; ;pic18f67k40.h: 11715: extern volatile unsigned char INLVLD @ 0xEA3;
"11717
[; ;pic18f67k40.h: 11717: asm("INLVLD equ 0EA3h");
[; <" INLVLD equ 0EA3h ;# ">
[; ;pic18f67k40.h: 11720: typedef union {
[; ;pic18f67k40.h: 11721: struct {
[; ;pic18f67k40.h: 11722: unsigned INLVLD0 :1;
[; ;pic18f67k40.h: 11723: unsigned INLVLD1 :1;
[; ;pic18f67k40.h: 11724: unsigned INLVLD2 :1;
[; ;pic18f67k40.h: 11725: unsigned INLVLD3 :1;
[; ;pic18f67k40.h: 11726: unsigned INLVLD4 :1;
[; ;pic18f67k40.h: 11727: unsigned INLVLD5 :1;
[; ;pic18f67k40.h: 11728: unsigned INLVLD6 :1;
[; ;pic18f67k40.h: 11729: unsigned INLVLD7 :1;
[; ;pic18f67k40.h: 11730: };
[; ;pic18f67k40.h: 11731: } INLVLDbits_t;
[; ;pic18f67k40.h: 11732: extern volatile INLVLDbits_t INLVLDbits @ 0xEA3;
[; ;pic18f67k40.h: 11777: extern volatile unsigned char SLRCOND @ 0xEA4;
"11779
[; ;pic18f67k40.h: 11779: asm("SLRCOND equ 0EA4h");
[; <" SLRCOND equ 0EA4h ;# ">
[; ;pic18f67k40.h: 11782: typedef union {
[; ;pic18f67k40.h: 11783: struct {
[; ;pic18f67k40.h: 11784: unsigned SLRD0 :1;
[; ;pic18f67k40.h: 11785: unsigned SLRD1 :1;
[; ;pic18f67k40.h: 11786: unsigned SLRD2 :1;
[; ;pic18f67k40.h: 11787: unsigned SLRD3 :1;
[; ;pic18f67k40.h: 11788: unsigned SLRD4 :1;
[; ;pic18f67k40.h: 11789: unsigned SLRD5 :1;
[; ;pic18f67k40.h: 11790: unsigned SLRD6 :1;
[; ;pic18f67k40.h: 11791: unsigned SLRD7 :1;
[; ;pic18f67k40.h: 11792: };
[; ;pic18f67k40.h: 11793: } SLRCONDbits_t;
[; ;pic18f67k40.h: 11794: extern volatile SLRCONDbits_t SLRCONDbits @ 0xEA4;
[; ;pic18f67k40.h: 11839: extern volatile unsigned char ODCOND @ 0xEA5;
"11841
[; ;pic18f67k40.h: 11841: asm("ODCOND equ 0EA5h");
[; <" ODCOND equ 0EA5h ;# ">
[; ;pic18f67k40.h: 11844: typedef union {
[; ;pic18f67k40.h: 11845: struct {
[; ;pic18f67k40.h: 11846: unsigned ODCD0 :1;
[; ;pic18f67k40.h: 11847: unsigned ODCD1 :1;
[; ;pic18f67k40.h: 11848: unsigned ODCD2 :1;
[; ;pic18f67k40.h: 11849: unsigned ODCD3 :1;
[; ;pic18f67k40.h: 11850: unsigned ODCD4 :1;
[; ;pic18f67k40.h: 11851: unsigned ODCD5 :1;
[; ;pic18f67k40.h: 11852: unsigned ODCD6 :1;
[; ;pic18f67k40.h: 11853: unsigned ODCD7 :1;
[; ;pic18f67k40.h: 11854: };
[; ;pic18f67k40.h: 11855: } ODCONDbits_t;
[; ;pic18f67k40.h: 11856: extern volatile ODCONDbits_t ODCONDbits @ 0xEA5;
[; ;pic18f67k40.h: 11901: extern volatile unsigned char WPUD @ 0xEA6;
"11903
[; ;pic18f67k40.h: 11903: asm("WPUD equ 0EA6h");
[; <" WPUD equ 0EA6h ;# ">
[; ;pic18f67k40.h: 11906: typedef union {
[; ;pic18f67k40.h: 11907: struct {
[; ;pic18f67k40.h: 11908: unsigned WPUD0 :1;
[; ;pic18f67k40.h: 11909: unsigned WPUD1 :1;
[; ;pic18f67k40.h: 11910: unsigned WPUD2 :1;
[; ;pic18f67k40.h: 11911: unsigned WPUD3 :1;
[; ;pic18f67k40.h: 11912: unsigned WPUD4 :1;
[; ;pic18f67k40.h: 11913: unsigned WPUD5 :1;
[; ;pic18f67k40.h: 11914: unsigned WPUD6 :1;
[; ;pic18f67k40.h: 11915: unsigned WPUD7 :1;
[; ;pic18f67k40.h: 11916: };
[; ;pic18f67k40.h: 11917: } WPUDbits_t;
[; ;pic18f67k40.h: 11918: extern volatile WPUDbits_t WPUDbits @ 0xEA6;
[; ;pic18f67k40.h: 11963: extern volatile unsigned char ANSELD @ 0xEA7;
"11965
[; ;pic18f67k40.h: 11965: asm("ANSELD equ 0EA7h");
[; <" ANSELD equ 0EA7h ;# ">
[; ;pic18f67k40.h: 11968: typedef union {
[; ;pic18f67k40.h: 11969: struct {
[; ;pic18f67k40.h: 11970: unsigned ANSELD0 :1;
[; ;pic18f67k40.h: 11971: unsigned ANSELD1 :1;
[; ;pic18f67k40.h: 11972: unsigned ANSELD2 :1;
[; ;pic18f67k40.h: 11973: unsigned ANSELD3 :1;
[; ;pic18f67k40.h: 11974: unsigned ANSELD4 :1;
[; ;pic18f67k40.h: 11975: unsigned ANSELD5 :1;
[; ;pic18f67k40.h: 11976: unsigned ANSELD6 :1;
[; ;pic18f67k40.h: 11977: unsigned ANSELD7 :1;
[; ;pic18f67k40.h: 11978: };
[; ;pic18f67k40.h: 11979: } ANSELDbits_t;
[; ;pic18f67k40.h: 11980: extern volatile ANSELDbits_t ANSELDbits @ 0xEA7;
[; ;pic18f67k40.h: 12025: extern volatile unsigned char IOCEF @ 0xEA8;
"12027
[; ;pic18f67k40.h: 12027: asm("IOCEF equ 0EA8h");
[; <" IOCEF equ 0EA8h ;# ">
[; ;pic18f67k40.h: 12030: typedef union {
[; ;pic18f67k40.h: 12031: struct {
[; ;pic18f67k40.h: 12032: unsigned IOCEF0 :1;
[; ;pic18f67k40.h: 12033: unsigned IOCEF1 :1;
[; ;pic18f67k40.h: 12034: unsigned IOCEF2 :1;
[; ;pic18f67k40.h: 12035: unsigned IOCEF3 :1;
[; ;pic18f67k40.h: 12036: unsigned IOCEF4 :1;
[; ;pic18f67k40.h: 12037: unsigned IOCEF5 :1;
[; ;pic18f67k40.h: 12038: unsigned IOCEF6 :1;
[; ;pic18f67k40.h: 12039: unsigned IOCEF7 :1;
[; ;pic18f67k40.h: 12040: };
[; ;pic18f67k40.h: 12041: } IOCEFbits_t;
[; ;pic18f67k40.h: 12042: extern volatile IOCEFbits_t IOCEFbits @ 0xEA8;
[; ;pic18f67k40.h: 12087: extern volatile unsigned char IOCEN @ 0xEA9;
"12089
[; ;pic18f67k40.h: 12089: asm("IOCEN equ 0EA9h");
[; <" IOCEN equ 0EA9h ;# ">
[; ;pic18f67k40.h: 12092: typedef union {
[; ;pic18f67k40.h: 12093: struct {
[; ;pic18f67k40.h: 12094: unsigned IOCEN0 :1;
[; ;pic18f67k40.h: 12095: unsigned IOCEN1 :1;
[; ;pic18f67k40.h: 12096: unsigned IOCEN2 :1;
[; ;pic18f67k40.h: 12097: unsigned IOCEN3 :1;
[; ;pic18f67k40.h: 12098: unsigned IOCEN4 :1;
[; ;pic18f67k40.h: 12099: unsigned IOCEN5 :1;
[; ;pic18f67k40.h: 12100: unsigned IOCEN6 :1;
[; ;pic18f67k40.h: 12101: unsigned IOCEN7 :1;
[; ;pic18f67k40.h: 12102: };
[; ;pic18f67k40.h: 12103: } IOCENbits_t;
[; ;pic18f67k40.h: 12104: extern volatile IOCENbits_t IOCENbits @ 0xEA9;
[; ;pic18f67k40.h: 12149: extern volatile unsigned char IOCEP @ 0xEAA;
"12151
[; ;pic18f67k40.h: 12151: asm("IOCEP equ 0EAAh");
[; <" IOCEP equ 0EAAh ;# ">
[; ;pic18f67k40.h: 12154: typedef union {
[; ;pic18f67k40.h: 12155: struct {
[; ;pic18f67k40.h: 12156: unsigned IOCEP0 :1;
[; ;pic18f67k40.h: 12157: unsigned IOCEP1 :1;
[; ;pic18f67k40.h: 12158: unsigned IOCEP2 :1;
[; ;pic18f67k40.h: 12159: unsigned IOCEP3 :1;
[; ;pic18f67k40.h: 12160: unsigned IOCEP4 :1;
[; ;pic18f67k40.h: 12161: unsigned IOCEP5 :1;
[; ;pic18f67k40.h: 12162: unsigned IOCEP6 :1;
[; ;pic18f67k40.h: 12163: unsigned IOCEP7 :1;
[; ;pic18f67k40.h: 12164: };
[; ;pic18f67k40.h: 12165: } IOCEPbits_t;
[; ;pic18f67k40.h: 12166: extern volatile IOCEPbits_t IOCEPbits @ 0xEAA;
[; ;pic18f67k40.h: 12211: extern volatile unsigned char INLVLE @ 0xEAB;
"12213
[; ;pic18f67k40.h: 12213: asm("INLVLE equ 0EABh");
[; <" INLVLE equ 0EABh ;# ">
[; ;pic18f67k40.h: 12216: typedef union {
[; ;pic18f67k40.h: 12217: struct {
[; ;pic18f67k40.h: 12218: unsigned INLVLE0 :1;
[; ;pic18f67k40.h: 12219: unsigned INLVLE1 :1;
[; ;pic18f67k40.h: 12220: unsigned INLVLE2 :1;
[; ;pic18f67k40.h: 12221: unsigned INLVLE3 :1;
[; ;pic18f67k40.h: 12222: unsigned INLVLE4 :1;
[; ;pic18f67k40.h: 12223: unsigned INLVLE5 :1;
[; ;pic18f67k40.h: 12224: unsigned INLVLE6 :1;
[; ;pic18f67k40.h: 12225: unsigned INLVLE7 :1;
[; ;pic18f67k40.h: 12226: };
[; ;pic18f67k40.h: 12227: } INLVLEbits_t;
[; ;pic18f67k40.h: 12228: extern volatile INLVLEbits_t INLVLEbits @ 0xEAB;
[; ;pic18f67k40.h: 12273: extern volatile unsigned char SLRCONE @ 0xEAC;
"12275
[; ;pic18f67k40.h: 12275: asm("SLRCONE equ 0EACh");
[; <" SLRCONE equ 0EACh ;# ">
[; ;pic18f67k40.h: 12278: typedef union {
[; ;pic18f67k40.h: 12279: struct {
[; ;pic18f67k40.h: 12280: unsigned SLRE0 :1;
[; ;pic18f67k40.h: 12281: unsigned SLRE1 :1;
[; ;pic18f67k40.h: 12282: unsigned SLRE2 :1;
[; ;pic18f67k40.h: 12283: unsigned SLRE3 :1;
[; ;pic18f67k40.h: 12284: unsigned SLRE4 :1;
[; ;pic18f67k40.h: 12285: unsigned SLRE5 :1;
[; ;pic18f67k40.h: 12286: unsigned SLRE6 :1;
[; ;pic18f67k40.h: 12287: unsigned SLRE7 :1;
[; ;pic18f67k40.h: 12288: };
[; ;pic18f67k40.h: 12289: } SLRCONEbits_t;
[; ;pic18f67k40.h: 12290: extern volatile SLRCONEbits_t SLRCONEbits @ 0xEAC;
[; ;pic18f67k40.h: 12335: extern volatile unsigned char ODCONE @ 0xEAD;
"12337
[; ;pic18f67k40.h: 12337: asm("ODCONE equ 0EADh");
[; <" ODCONE equ 0EADh ;# ">
[; ;pic18f67k40.h: 12340: typedef union {
[; ;pic18f67k40.h: 12341: struct {
[; ;pic18f67k40.h: 12342: unsigned ODCE0 :1;
[; ;pic18f67k40.h: 12343: unsigned ODCE1 :1;
[; ;pic18f67k40.h: 12344: unsigned ODCE2 :1;
[; ;pic18f67k40.h: 12345: unsigned ODCE3 :1;
[; ;pic18f67k40.h: 12346: unsigned ODCE4 :1;
[; ;pic18f67k40.h: 12347: unsigned ODCE5 :1;
[; ;pic18f67k40.h: 12348: unsigned ODCE6 :1;
[; ;pic18f67k40.h: 12349: unsigned ODCE7 :1;
[; ;pic18f67k40.h: 12350: };
[; ;pic18f67k40.h: 12351: } ODCONEbits_t;
[; ;pic18f67k40.h: 12352: extern volatile ODCONEbits_t ODCONEbits @ 0xEAD;
[; ;pic18f67k40.h: 12397: extern volatile unsigned char WPUE @ 0xEAE;
"12399
[; ;pic18f67k40.h: 12399: asm("WPUE equ 0EAEh");
[; <" WPUE equ 0EAEh ;# ">
[; ;pic18f67k40.h: 12402: typedef union {
[; ;pic18f67k40.h: 12403: struct {
[; ;pic18f67k40.h: 12404: unsigned WPUE0 :1;
[; ;pic18f67k40.h: 12405: unsigned WPUE1 :1;
[; ;pic18f67k40.h: 12406: unsigned WPUE2 :1;
[; ;pic18f67k40.h: 12407: unsigned WPUE3 :1;
[; ;pic18f67k40.h: 12408: unsigned WPUE4 :1;
[; ;pic18f67k40.h: 12409: unsigned WPUE5 :1;
[; ;pic18f67k40.h: 12410: unsigned WPUE6 :1;
[; ;pic18f67k40.h: 12411: unsigned WPUE7 :1;
[; ;pic18f67k40.h: 12412: };
[; ;pic18f67k40.h: 12413: } WPUEbits_t;
[; ;pic18f67k40.h: 12414: extern volatile WPUEbits_t WPUEbits @ 0xEAE;
[; ;pic18f67k40.h: 12459: extern volatile unsigned char ANSELE @ 0xEAF;
"12461
[; ;pic18f67k40.h: 12461: asm("ANSELE equ 0EAFh");
[; <" ANSELE equ 0EAFh ;# ">
[; ;pic18f67k40.h: 12464: typedef union {
[; ;pic18f67k40.h: 12465: struct {
[; ;pic18f67k40.h: 12466: unsigned ANSELE0 :1;
[; ;pic18f67k40.h: 12467: unsigned ANSELE1 :1;
[; ;pic18f67k40.h: 12468: unsigned ANSELE2 :1;
[; ;pic18f67k40.h: 12469: unsigned ANSELE3 :1;
[; ;pic18f67k40.h: 12470: unsigned ANSELE4 :1;
[; ;pic18f67k40.h: 12471: unsigned ANSELE5 :1;
[; ;pic18f67k40.h: 12472: unsigned ANSELE6 :1;
[; ;pic18f67k40.h: 12473: unsigned ANSELE7 :1;
[; ;pic18f67k40.h: 12474: };
[; ;pic18f67k40.h: 12475: } ANSELEbits_t;
[; ;pic18f67k40.h: 12476: extern volatile ANSELEbits_t ANSELEbits @ 0xEAF;
[; ;pic18f67k40.h: 12521: extern volatile unsigned char INLVLF @ 0xEB0;
"12523
[; ;pic18f67k40.h: 12523: asm("INLVLF equ 0EB0h");
[; <" INLVLF equ 0EB0h ;# ">
[; ;pic18f67k40.h: 12526: typedef union {
[; ;pic18f67k40.h: 12527: struct {
[; ;pic18f67k40.h: 12528: unsigned INLVLF0 :1;
[; ;pic18f67k40.h: 12529: unsigned INLVLF1 :1;
[; ;pic18f67k40.h: 12530: unsigned INLVLF2 :1;
[; ;pic18f67k40.h: 12531: unsigned INLVLF3 :1;
[; ;pic18f67k40.h: 12532: unsigned INLVLF4 :1;
[; ;pic18f67k40.h: 12533: unsigned INLVLF5 :1;
[; ;pic18f67k40.h: 12534: unsigned INLVLF6 :1;
[; ;pic18f67k40.h: 12535: unsigned INLVLF7 :1;
[; ;pic18f67k40.h: 12536: };
[; ;pic18f67k40.h: 12537: } INLVLFbits_t;
[; ;pic18f67k40.h: 12538: extern volatile INLVLFbits_t INLVLFbits @ 0xEB0;
[; ;pic18f67k40.h: 12583: extern volatile unsigned char SLRCONF @ 0xEB1;
"12585
[; ;pic18f67k40.h: 12585: asm("SLRCONF equ 0EB1h");
[; <" SLRCONF equ 0EB1h ;# ">
[; ;pic18f67k40.h: 12588: typedef union {
[; ;pic18f67k40.h: 12589: struct {
[; ;pic18f67k40.h: 12590: unsigned SLRF0 :1;
[; ;pic18f67k40.h: 12591: unsigned SLRF1 :1;
[; ;pic18f67k40.h: 12592: unsigned SLRF2 :1;
[; ;pic18f67k40.h: 12593: unsigned SLRF3 :1;
[; ;pic18f67k40.h: 12594: unsigned SLRF4 :1;
[; ;pic18f67k40.h: 12595: unsigned SLRF5 :1;
[; ;pic18f67k40.h: 12596: unsigned SLRF6 :1;
[; ;pic18f67k40.h: 12597: unsigned SLRF7 :1;
[; ;pic18f67k40.h: 12598: };
[; ;pic18f67k40.h: 12599: } SLRCONFbits_t;
[; ;pic18f67k40.h: 12600: extern volatile SLRCONFbits_t SLRCONFbits @ 0xEB1;
[; ;pic18f67k40.h: 12645: extern volatile unsigned char ODCONF @ 0xEB2;
"12647
[; ;pic18f67k40.h: 12647: asm("ODCONF equ 0EB2h");
[; <" ODCONF equ 0EB2h ;# ">
[; ;pic18f67k40.h: 12650: typedef union {
[; ;pic18f67k40.h: 12651: struct {
[; ;pic18f67k40.h: 12652: unsigned ODCF0 :1;
[; ;pic18f67k40.h: 12653: unsigned ODCF1 :1;
[; ;pic18f67k40.h: 12654: unsigned ODCF2 :1;
[; ;pic18f67k40.h: 12655: unsigned ODCF3 :1;
[; ;pic18f67k40.h: 12656: unsigned ODCF4 :1;
[; ;pic18f67k40.h: 12657: unsigned ODCF5 :1;
[; ;pic18f67k40.h: 12658: unsigned ODCF6 :1;
[; ;pic18f67k40.h: 12659: unsigned ODCF7 :1;
[; ;pic18f67k40.h: 12660: };
[; ;pic18f67k40.h: 12661: } ODCONFbits_t;
[; ;pic18f67k40.h: 12662: extern volatile ODCONFbits_t ODCONFbits @ 0xEB2;
[; ;pic18f67k40.h: 12707: extern volatile unsigned char WPUF @ 0xEB3;
"12709
[; ;pic18f67k40.h: 12709: asm("WPUF equ 0EB3h");
[; <" WPUF equ 0EB3h ;# ">
[; ;pic18f67k40.h: 12712: typedef union {
[; ;pic18f67k40.h: 12713: struct {
[; ;pic18f67k40.h: 12714: unsigned WPUF0 :1;
[; ;pic18f67k40.h: 12715: unsigned WPUF1 :1;
[; ;pic18f67k40.h: 12716: unsigned WPUF2 :1;
[; ;pic18f67k40.h: 12717: unsigned WPUF3 :1;
[; ;pic18f67k40.h: 12718: unsigned WPUF4 :1;
[; ;pic18f67k40.h: 12719: unsigned WPUF5 :1;
[; ;pic18f67k40.h: 12720: unsigned WPUF6 :1;
[; ;pic18f67k40.h: 12721: unsigned WPUF7 :1;
[; ;pic18f67k40.h: 12722: };
[; ;pic18f67k40.h: 12723: } WPUFbits_t;
[; ;pic18f67k40.h: 12724: extern volatile WPUFbits_t WPUFbits @ 0xEB3;
[; ;pic18f67k40.h: 12769: extern volatile unsigned char ANSELF @ 0xEB4;
"12771
[; ;pic18f67k40.h: 12771: asm("ANSELF equ 0EB4h");
[; <" ANSELF equ 0EB4h ;# ">
[; ;pic18f67k40.h: 12774: typedef union {
[; ;pic18f67k40.h: 12775: struct {
[; ;pic18f67k40.h: 12776: unsigned ANSELF0 :1;
[; ;pic18f67k40.h: 12777: unsigned ANSELF1 :1;
[; ;pic18f67k40.h: 12778: unsigned ANSELF2 :1;
[; ;pic18f67k40.h: 12779: unsigned ANSELF3 :1;
[; ;pic18f67k40.h: 12780: unsigned ANSELF4 :1;
[; ;pic18f67k40.h: 12781: unsigned ANSELF5 :1;
[; ;pic18f67k40.h: 12782: unsigned ANSELF6 :1;
[; ;pic18f67k40.h: 12783: unsigned ANSELF7 :1;
[; ;pic18f67k40.h: 12784: };
[; ;pic18f67k40.h: 12785: } ANSELFbits_t;
[; ;pic18f67k40.h: 12786: extern volatile ANSELFbits_t ANSELFbits @ 0xEB4;
[; ;pic18f67k40.h: 12831: extern volatile unsigned char IOCGF @ 0xEB5;
"12833
[; ;pic18f67k40.h: 12833: asm("IOCGF equ 0EB5h");
[; <" IOCGF equ 0EB5h ;# ">
[; ;pic18f67k40.h: 12836: typedef union {
[; ;pic18f67k40.h: 12837: struct {
[; ;pic18f67k40.h: 12838: unsigned :5;
[; ;pic18f67k40.h: 12839: unsigned IOCGF5 :1;
[; ;pic18f67k40.h: 12840: };
[; ;pic18f67k40.h: 12841: } IOCGFbits_t;
[; ;pic18f67k40.h: 12842: extern volatile IOCGFbits_t IOCGFbits @ 0xEB5;
[; ;pic18f67k40.h: 12852: extern volatile unsigned char IOCGN @ 0xEB6;
"12854
[; ;pic18f67k40.h: 12854: asm("IOCGN equ 0EB6h");
[; <" IOCGN equ 0EB6h ;# ">
[; ;pic18f67k40.h: 12857: typedef union {
[; ;pic18f67k40.h: 12858: struct {
[; ;pic18f67k40.h: 12859: unsigned :5;
[; ;pic18f67k40.h: 12860: unsigned IOCGN5 :1;
[; ;pic18f67k40.h: 12861: };
[; ;pic18f67k40.h: 12862: } IOCGNbits_t;
[; ;pic18f67k40.h: 12863: extern volatile IOCGNbits_t IOCGNbits @ 0xEB6;
[; ;pic18f67k40.h: 12873: extern volatile unsigned char IOCGP @ 0xEB7;
"12875
[; ;pic18f67k40.h: 12875: asm("IOCGP equ 0EB7h");
[; <" IOCGP equ 0EB7h ;# ">
[; ;pic18f67k40.h: 12878: typedef union {
[; ;pic18f67k40.h: 12879: struct {
[; ;pic18f67k40.h: 12880: unsigned :5;
[; ;pic18f67k40.h: 12881: unsigned IOCGP5 :1;
[; ;pic18f67k40.h: 12882: };
[; ;pic18f67k40.h: 12883: } IOCGPbits_t;
[; ;pic18f67k40.h: 12884: extern volatile IOCGPbits_t IOCGPbits @ 0xEB7;
[; ;pic18f67k40.h: 12894: extern volatile unsigned char INLVLG @ 0xEB8;
"12896
[; ;pic18f67k40.h: 12896: asm("INLVLG equ 0EB8h");
[; <" INLVLG equ 0EB8h ;# ">
[; ;pic18f67k40.h: 12899: typedef union {
[; ;pic18f67k40.h: 12900: struct {
[; ;pic18f67k40.h: 12901: unsigned INLVLG0 :1;
[; ;pic18f67k40.h: 12902: unsigned INLVLG1 :1;
[; ;pic18f67k40.h: 12903: unsigned INLVLG2 :1;
[; ;pic18f67k40.h: 12904: unsigned INLVLG3 :1;
[; ;pic18f67k40.h: 12905: unsigned INLVLG4 :1;
[; ;pic18f67k40.h: 12906: unsigned INLVLG5 :1;
[; ;pic18f67k40.h: 12907: unsigned INLVLG6 :1;
[; ;pic18f67k40.h: 12908: unsigned INLVLG7 :1;
[; ;pic18f67k40.h: 12909: };
[; ;pic18f67k40.h: 12910: } INLVLGbits_t;
[; ;pic18f67k40.h: 12911: extern volatile INLVLGbits_t INLVLGbits @ 0xEB8;
[; ;pic18f67k40.h: 12956: extern volatile unsigned char SLRCONG @ 0xEB9;
"12958
[; ;pic18f67k40.h: 12958: asm("SLRCONG equ 0EB9h");
[; <" SLRCONG equ 0EB9h ;# ">
[; ;pic18f67k40.h: 12961: typedef union {
[; ;pic18f67k40.h: 12962: struct {
[; ;pic18f67k40.h: 12963: unsigned SLRG0 :1;
[; ;pic18f67k40.h: 12964: unsigned SLRG1 :1;
[; ;pic18f67k40.h: 12965: unsigned SLRG2 :1;
[; ;pic18f67k40.h: 12966: unsigned SLRG3 :1;
[; ;pic18f67k40.h: 12967: unsigned SLRG4 :1;
[; ;pic18f67k40.h: 12968: unsigned :1;
[; ;pic18f67k40.h: 12969: unsigned SLRG6 :1;
[; ;pic18f67k40.h: 12970: unsigned SLRG7 :1;
[; ;pic18f67k40.h: 12971: };
[; ;pic18f67k40.h: 12972: } SLRCONGbits_t;
[; ;pic18f67k40.h: 12973: extern volatile SLRCONGbits_t SLRCONGbits @ 0xEB9;
[; ;pic18f67k40.h: 13013: extern volatile unsigned char ODCONG @ 0xEBA;
"13015
[; ;pic18f67k40.h: 13015: asm("ODCONG equ 0EBAh");
[; <" ODCONG equ 0EBAh ;# ">
[; ;pic18f67k40.h: 13018: typedef union {
[; ;pic18f67k40.h: 13019: struct {
[; ;pic18f67k40.h: 13020: unsigned ODCG0 :1;
[; ;pic18f67k40.h: 13021: unsigned ODCG1 :1;
[; ;pic18f67k40.h: 13022: unsigned ODCG2 :1;
[; ;pic18f67k40.h: 13023: unsigned ODCG3 :1;
[; ;pic18f67k40.h: 13024: unsigned ODCG4 :1;
[; ;pic18f67k40.h: 13025: unsigned :1;
[; ;pic18f67k40.h: 13026: unsigned ODCG6 :1;
[; ;pic18f67k40.h: 13027: unsigned ODCG7 :1;
[; ;pic18f67k40.h: 13028: };
[; ;pic18f67k40.h: 13029: } ODCONGbits_t;
[; ;pic18f67k40.h: 13030: extern volatile ODCONGbits_t ODCONGbits @ 0xEBA;
[; ;pic18f67k40.h: 13070: extern volatile unsigned char WPUG @ 0xEBB;
"13072
[; ;pic18f67k40.h: 13072: asm("WPUG equ 0EBBh");
[; <" WPUG equ 0EBBh ;# ">
[; ;pic18f67k40.h: 13075: typedef union {
[; ;pic18f67k40.h: 13076: struct {
[; ;pic18f67k40.h: 13077: unsigned WPUG0 :1;
[; ;pic18f67k40.h: 13078: unsigned WPUG1 :1;
[; ;pic18f67k40.h: 13079: unsigned WPUG2 :1;
[; ;pic18f67k40.h: 13080: unsigned WPUG3 :1;
[; ;pic18f67k40.h: 13081: unsigned WPUG4 :1;
[; ;pic18f67k40.h: 13082: unsigned WPUG5 :1;
[; ;pic18f67k40.h: 13083: unsigned WPUG6 :1;
[; ;pic18f67k40.h: 13084: unsigned WPUG7 :1;
[; ;pic18f67k40.h: 13085: };
[; ;pic18f67k40.h: 13086: } WPUGbits_t;
[; ;pic18f67k40.h: 13087: extern volatile WPUGbits_t WPUGbits @ 0xEBB;
[; ;pic18f67k40.h: 13132: extern volatile unsigned char ANSELG @ 0xEBC;
"13134
[; ;pic18f67k40.h: 13134: asm("ANSELG equ 0EBCh");
[; <" ANSELG equ 0EBCh ;# ">
[; ;pic18f67k40.h: 13137: typedef union {
[; ;pic18f67k40.h: 13138: struct {
[; ;pic18f67k40.h: 13139: unsigned ANSELG0 :1;
[; ;pic18f67k40.h: 13140: unsigned ANSELG1 :1;
[; ;pic18f67k40.h: 13141: unsigned ANSELG2 :1;
[; ;pic18f67k40.h: 13142: unsigned ANSELG3 :1;
[; ;pic18f67k40.h: 13143: unsigned ANSELG4 :1;
[; ;pic18f67k40.h: 13144: unsigned :1;
[; ;pic18f67k40.h: 13145: unsigned ANSELG6 :1;
[; ;pic18f67k40.h: 13146: unsigned ANSELG7 :1;
[; ;pic18f67k40.h: 13147: };
[; ;pic18f67k40.h: 13148: } ANSELGbits_t;
[; ;pic18f67k40.h: 13149: extern volatile ANSELGbits_t ANSELGbits @ 0xEBC;
[; ;pic18f67k40.h: 13189: extern volatile unsigned char INLVLH @ 0xEBD;
"13191
[; ;pic18f67k40.h: 13191: asm("INLVLH equ 0EBDh");
[; <" INLVLH equ 0EBDh ;# ">
[; ;pic18f67k40.h: 13194: typedef union {
[; ;pic18f67k40.h: 13195: struct {
[; ;pic18f67k40.h: 13196: unsigned INLVLH0 :1;
[; ;pic18f67k40.h: 13197: unsigned INLVLH1 :1;
[; ;pic18f67k40.h: 13198: unsigned INLVLH2 :1;
[; ;pic18f67k40.h: 13199: unsigned INLVLH3 :1;
[; ;pic18f67k40.h: 13200: unsigned INLVLH4 :1;
[; ;pic18f67k40.h: 13201: unsigned INLVLH5 :1;
[; ;pic18f67k40.h: 13202: unsigned INLVLH6 :1;
[; ;pic18f67k40.h: 13203: unsigned INLVLH7 :1;
[; ;pic18f67k40.h: 13204: };
[; ;pic18f67k40.h: 13205: } INLVLHbits_t;
[; ;pic18f67k40.h: 13206: extern volatile INLVLHbits_t INLVLHbits @ 0xEBD;
[; ;pic18f67k40.h: 13251: extern volatile unsigned char SLRCONH @ 0xEBE;
"13253
[; ;pic18f67k40.h: 13253: asm("SLRCONH equ 0EBEh");
[; <" SLRCONH equ 0EBEh ;# ">
[; ;pic18f67k40.h: 13256: typedef union {
[; ;pic18f67k40.h: 13257: struct {
[; ;pic18f67k40.h: 13258: unsigned SLRH0 :1;
[; ;pic18f67k40.h: 13259: unsigned SLRH1 :1;
[; ;pic18f67k40.h: 13260: unsigned SLRH2 :1;
[; ;pic18f67k40.h: 13261: unsigned SLRH3 :1;
[; ;pic18f67k40.h: 13262: unsigned SLRH4 :1;
[; ;pic18f67k40.h: 13263: unsigned SLRH5 :1;
[; ;pic18f67k40.h: 13264: unsigned SLRH6 :1;
[; ;pic18f67k40.h: 13265: unsigned SLRH7 :1;
[; ;pic18f67k40.h: 13266: };
[; ;pic18f67k40.h: 13267: } SLRCONHbits_t;
[; ;pic18f67k40.h: 13268: extern volatile SLRCONHbits_t SLRCONHbits @ 0xEBE;
[; ;pic18f67k40.h: 13313: extern volatile unsigned char ODCONH @ 0xEBF;
"13315
[; ;pic18f67k40.h: 13315: asm("ODCONH equ 0EBFh");
[; <" ODCONH equ 0EBFh ;# ">
[; ;pic18f67k40.h: 13318: typedef union {
[; ;pic18f67k40.h: 13319: struct {
[; ;pic18f67k40.h: 13320: unsigned ODCH0 :1;
[; ;pic18f67k40.h: 13321: unsigned ODCH1 :1;
[; ;pic18f67k40.h: 13322: unsigned ODCH2 :1;
[; ;pic18f67k40.h: 13323: unsigned ODCH3 :1;
[; ;pic18f67k40.h: 13324: unsigned ODCH4 :1;
[; ;pic18f67k40.h: 13325: unsigned ODCH5 :1;
[; ;pic18f67k40.h: 13326: unsigned ODCH6 :1;
[; ;pic18f67k40.h: 13327: unsigned ODCH7 :1;
[; ;pic18f67k40.h: 13328: };
[; ;pic18f67k40.h: 13329: } ODCONHbits_t;
[; ;pic18f67k40.h: 13330: extern volatile ODCONHbits_t ODCONHbits @ 0xEBF;
[; ;pic18f67k40.h: 13375: extern volatile unsigned char WPUH @ 0xEC0;
"13377
[; ;pic18f67k40.h: 13377: asm("WPUH equ 0EC0h");
[; <" WPUH equ 0EC0h ;# ">
[; ;pic18f67k40.h: 13380: typedef union {
[; ;pic18f67k40.h: 13381: struct {
[; ;pic18f67k40.h: 13382: unsigned WPUH0 :1;
[; ;pic18f67k40.h: 13383: unsigned WPUH1 :1;
[; ;pic18f67k40.h: 13384: unsigned WPUH2 :1;
[; ;pic18f67k40.h: 13385: unsigned WPUH3 :1;
[; ;pic18f67k40.h: 13386: unsigned WPUH4 :1;
[; ;pic18f67k40.h: 13387: unsigned WPUH5 :1;
[; ;pic18f67k40.h: 13388: unsigned WPUH6 :1;
[; ;pic18f67k40.h: 13389: unsigned WPUH7 :1;
[; ;pic18f67k40.h: 13390: };
[; ;pic18f67k40.h: 13391: } WPUHbits_t;
[; ;pic18f67k40.h: 13392: extern volatile WPUHbits_t WPUHbits @ 0xEC0;
[; ;pic18f67k40.h: 13437: extern volatile unsigned char HLVDCON0 @ 0xEC2;
"13439
[; ;pic18f67k40.h: 13439: asm("HLVDCON0 equ 0EC2h");
[; <" HLVDCON0 equ 0EC2h ;# ">
[; ;pic18f67k40.h: 13442: typedef union {
[; ;pic18f67k40.h: 13443: struct {
[; ;pic18f67k40.h: 13444: unsigned INTL :1;
[; ;pic18f67k40.h: 13445: unsigned INTH :1;
[; ;pic18f67k40.h: 13446: unsigned :2;
[; ;pic18f67k40.h: 13447: unsigned RDY :1;
[; ;pic18f67k40.h: 13448: unsigned OUT :1;
[; ;pic18f67k40.h: 13449: unsigned :1;
[; ;pic18f67k40.h: 13450: unsigned EN :1;
[; ;pic18f67k40.h: 13451: };
[; ;pic18f67k40.h: 13452: struct {
[; ;pic18f67k40.h: 13453: unsigned HLVDINTL :1;
[; ;pic18f67k40.h: 13454: unsigned HLVDINTH :1;
[; ;pic18f67k40.h: 13455: unsigned :2;
[; ;pic18f67k40.h: 13456: unsigned HLVDRDY :1;
[; ;pic18f67k40.h: 13457: unsigned HLVDOUT :1;
[; ;pic18f67k40.h: 13458: unsigned :1;
[; ;pic18f67k40.h: 13459: unsigned HLVDEN :1;
[; ;pic18f67k40.h: 13460: };
[; ;pic18f67k40.h: 13461: } HLVDCON0bits_t;
[; ;pic18f67k40.h: 13462: extern volatile HLVDCON0bits_t HLVDCON0bits @ 0xEC2;
[; ;pic18f67k40.h: 13517: extern volatile unsigned char HLVDCON1 @ 0xEC3;
"13519
[; ;pic18f67k40.h: 13519: asm("HLVDCON1 equ 0EC3h");
[; <" HLVDCON1 equ 0EC3h ;# ">
[; ;pic18f67k40.h: 13522: typedef union {
[; ;pic18f67k40.h: 13523: struct {
[; ;pic18f67k40.h: 13524: unsigned SEL :4;
[; ;pic18f67k40.h: 13525: };
[; ;pic18f67k40.h: 13526: struct {
[; ;pic18f67k40.h: 13527: unsigned SEL0 :1;
[; ;pic18f67k40.h: 13528: unsigned SEL1 :1;
[; ;pic18f67k40.h: 13529: unsigned SEL2 :1;
[; ;pic18f67k40.h: 13530: unsigned SEL3 :1;
[; ;pic18f67k40.h: 13531: };
[; ;pic18f67k40.h: 13532: struct {
[; ;pic18f67k40.h: 13533: unsigned HLVDSEL0 :1;
[; ;pic18f67k40.h: 13534: unsigned HLVDSEL1 :1;
[; ;pic18f67k40.h: 13535: unsigned HLVDSEL2 :1;
[; ;pic18f67k40.h: 13536: unsigned HLVDSEL3 :1;
[; ;pic18f67k40.h: 13537: };
[; ;pic18f67k40.h: 13538: } HLVDCON1bits_t;
[; ;pic18f67k40.h: 13539: extern volatile HLVDCON1bits_t HLVDCON1bits @ 0xEC3;
[; ;pic18f67k40.h: 13589: extern volatile unsigned char FVRCON @ 0xEC4;
"13591
[; ;pic18f67k40.h: 13591: asm("FVRCON equ 0EC4h");
[; <" FVRCON equ 0EC4h ;# ">
[; ;pic18f67k40.h: 13594: typedef union {
[; ;pic18f67k40.h: 13595: struct {
[; ;pic18f67k40.h: 13596: unsigned ADFVR :2;
[; ;pic18f67k40.h: 13597: unsigned CDAFVR :2;
[; ;pic18f67k40.h: 13598: unsigned TSRNG :1;
[; ;pic18f67k40.h: 13599: unsigned TSEN :1;
[; ;pic18f67k40.h: 13600: unsigned RDY :1;
[; ;pic18f67k40.h: 13601: unsigned EN :1;
[; ;pic18f67k40.h: 13602: };
[; ;pic18f67k40.h: 13603: struct {
[; ;pic18f67k40.h: 13604: unsigned ADFVR0 :1;
[; ;pic18f67k40.h: 13605: unsigned ADFVR1 :1;
[; ;pic18f67k40.h: 13606: unsigned CDAFVR0 :1;
[; ;pic18f67k40.h: 13607: unsigned CDAFVR1 :1;
[; ;pic18f67k40.h: 13608: unsigned :2;
[; ;pic18f67k40.h: 13609: unsigned FVRRDY :1;
[; ;pic18f67k40.h: 13610: unsigned FVREN :1;
[; ;pic18f67k40.h: 13611: };
[; ;pic18f67k40.h: 13612: } FVRCONbits_t;
[; ;pic18f67k40.h: 13613: extern volatile FVRCONbits_t FVRCONbits @ 0xEC4;
[; ;pic18f67k40.h: 13678: extern volatile unsigned char ZCDCON @ 0xEC5;
"13680
[; ;pic18f67k40.h: 13680: asm("ZCDCON equ 0EC5h");
[; <" ZCDCON equ 0EC5h ;# ">
[; ;pic18f67k40.h: 13683: typedef union {
[; ;pic18f67k40.h: 13684: struct {
[; ;pic18f67k40.h: 13685: unsigned INTN :1;
[; ;pic18f67k40.h: 13686: unsigned INTP :1;
[; ;pic18f67k40.h: 13687: unsigned :2;
[; ;pic18f67k40.h: 13688: unsigned POL :1;
[; ;pic18f67k40.h: 13689: unsigned OUT :1;
[; ;pic18f67k40.h: 13690: unsigned :1;
[; ;pic18f67k40.h: 13691: unsigned SEN :1;
[; ;pic18f67k40.h: 13692: };
[; ;pic18f67k40.h: 13693: struct {
[; ;pic18f67k40.h: 13694: unsigned ZCDINTN :1;
[; ;pic18f67k40.h: 13695: unsigned ZCDINTP :1;
[; ;pic18f67k40.h: 13696: unsigned :2;
[; ;pic18f67k40.h: 13697: unsigned ZCDPOL :1;
[; ;pic18f67k40.h: 13698: unsigned ZCDOUT :1;
[; ;pic18f67k40.h: 13699: unsigned :1;
[; ;pic18f67k40.h: 13700: unsigned ZCDSEN :1;
[; ;pic18f67k40.h: 13701: };
[; ;pic18f67k40.h: 13702: } ZCDCONbits_t;
[; ;pic18f67k40.h: 13703: extern volatile ZCDCONbits_t ZCDCONbits @ 0xEC5;
[; ;pic18f67k40.h: 13758: extern volatile unsigned char DAC1CON0 @ 0xEC6;
"13760
[; ;pic18f67k40.h: 13760: asm("DAC1CON0 equ 0EC6h");
[; <" DAC1CON0 equ 0EC6h ;# ">
[; ;pic18f67k40.h: 13763: typedef union {
[; ;pic18f67k40.h: 13764: struct {
[; ;pic18f67k40.h: 13765: unsigned NSS :1;
[; ;pic18f67k40.h: 13766: unsigned :1;
[; ;pic18f67k40.h: 13767: unsigned PSS :2;
[; ;pic18f67k40.h: 13768: unsigned OE2 :1;
[; ;pic18f67k40.h: 13769: unsigned OE1 :1;
[; ;pic18f67k40.h: 13770: unsigned :1;
[; ;pic18f67k40.h: 13771: unsigned EN :1;
[; ;pic18f67k40.h: 13772: };
[; ;pic18f67k40.h: 13773: struct {
[; ;pic18f67k40.h: 13774: unsigned DAC1NSS :1;
[; ;pic18f67k40.h: 13775: unsigned :1;
[; ;pic18f67k40.h: 13776: unsigned DAC1PSS0 :1;
[; ;pic18f67k40.h: 13777: unsigned DAC1PSS1 :1;
[; ;pic18f67k40.h: 13778: unsigned DAC1OE2 :1;
[; ;pic18f67k40.h: 13779: unsigned DAC1OE1 :1;
[; ;pic18f67k40.h: 13780: unsigned :1;
[; ;pic18f67k40.h: 13781: unsigned DAC1EN :1;
[; ;pic18f67k40.h: 13782: };
[; ;pic18f67k40.h: 13783: struct {
[; ;pic18f67k40.h: 13784: unsigned :2;
[; ;pic18f67k40.h: 13785: unsigned PSS0 :1;
[; ;pic18f67k40.h: 13786: unsigned PSS1 :1;
[; ;pic18f67k40.h: 13787: };
[; ;pic18f67k40.h: 13788: } DAC1CON0bits_t;
[; ;pic18f67k40.h: 13789: extern volatile DAC1CON0bits_t DAC1CON0bits @ 0xEC6;
[; ;pic18f67k40.h: 13859: extern volatile unsigned char DAC1CON1 @ 0xEC7;
"13861
[; ;pic18f67k40.h: 13861: asm("DAC1CON1 equ 0EC7h");
[; <" DAC1CON1 equ 0EC7h ;# ">
[; ;pic18f67k40.h: 13864: typedef union {
[; ;pic18f67k40.h: 13865: struct {
[; ;pic18f67k40.h: 13866: unsigned DAC1R :5;
[; ;pic18f67k40.h: 13867: };
[; ;pic18f67k40.h: 13868: struct {
[; ;pic18f67k40.h: 13869: unsigned DAC1R0 :1;
[; ;pic18f67k40.h: 13870: unsigned DAC1R1 :1;
[; ;pic18f67k40.h: 13871: unsigned DAC1R2 :1;
[; ;pic18f67k40.h: 13872: unsigned DAC1R3 :1;
[; ;pic18f67k40.h: 13873: unsigned DAC1R4 :1;
[; ;pic18f67k40.h: 13874: };
[; ;pic18f67k40.h: 13875: } DAC1CON1bits_t;
[; ;pic18f67k40.h: 13876: extern volatile DAC1CON1bits_t DAC1CON1bits @ 0xEC7;
[; ;pic18f67k40.h: 13911: extern volatile unsigned char CM3CON0 @ 0xEC8;
"13913
[; ;pic18f67k40.h: 13913: asm("CM3CON0 equ 0EC8h");
[; <" CM3CON0 equ 0EC8h ;# ">
[; ;pic18f67k40.h: 13916: typedef union {
[; ;pic18f67k40.h: 13917: struct {
[; ;pic18f67k40.h: 13918: unsigned SYNC :1;
[; ;pic18f67k40.h: 13919: unsigned HYS :1;
[; ;pic18f67k40.h: 13920: unsigned :2;
[; ;pic18f67k40.h: 13921: unsigned POL :1;
[; ;pic18f67k40.h: 13922: unsigned :1;
[; ;pic18f67k40.h: 13923: unsigned OUT :1;
[; ;pic18f67k40.h: 13924: unsigned EN :1;
[; ;pic18f67k40.h: 13925: };
[; ;pic18f67k40.h: 13926: struct {
[; ;pic18f67k40.h: 13927: unsigned C3SYNC :1;
[; ;pic18f67k40.h: 13928: unsigned C3HYS :1;
[; ;pic18f67k40.h: 13929: unsigned :2;
[; ;pic18f67k40.h: 13930: unsigned C3POL :1;
[; ;pic18f67k40.h: 13931: unsigned :1;
[; ;pic18f67k40.h: 13932: unsigned C3OUT :1;
[; ;pic18f67k40.h: 13933: unsigned C3EN :1;
[; ;pic18f67k40.h: 13934: };
[; ;pic18f67k40.h: 13935: } CM3CON0bits_t;
[; ;pic18f67k40.h: 13936: extern volatile CM3CON0bits_t CM3CON0bits @ 0xEC8;
[; ;pic18f67k40.h: 13991: extern volatile unsigned char CM3CON1 @ 0xEC9;
"13993
[; ;pic18f67k40.h: 13993: asm("CM3CON1 equ 0EC9h");
[; <" CM3CON1 equ 0EC9h ;# ">
[; ;pic18f67k40.h: 13996: typedef union {
[; ;pic18f67k40.h: 13997: struct {
[; ;pic18f67k40.h: 13998: unsigned INTN :1;
[; ;pic18f67k40.h: 13999: unsigned INTP :1;
[; ;pic18f67k40.h: 14000: };
[; ;pic18f67k40.h: 14001: struct {
[; ;pic18f67k40.h: 14002: unsigned C3INTN :1;
[; ;pic18f67k40.h: 14003: unsigned C3INTP :1;
[; ;pic18f67k40.h: 14004: };
[; ;pic18f67k40.h: 14005: } CM3CON1bits_t;
[; ;pic18f67k40.h: 14006: extern volatile CM3CON1bits_t CM3CON1bits @ 0xEC9;
[; ;pic18f67k40.h: 14031: extern volatile unsigned char CM3NCH @ 0xECA;
"14033
[; ;pic18f67k40.h: 14033: asm("CM3NCH equ 0ECAh");
[; <" CM3NCH equ 0ECAh ;# ">
[; ;pic18f67k40.h: 14036: typedef union {
[; ;pic18f67k40.h: 14037: struct {
[; ;pic18f67k40.h: 14038: unsigned NCH :3;
[; ;pic18f67k40.h: 14039: };
[; ;pic18f67k40.h: 14040: struct {
[; ;pic18f67k40.h: 14041: unsigned NCH0 :1;
[; ;pic18f67k40.h: 14042: unsigned NCH1 :1;
[; ;pic18f67k40.h: 14043: unsigned NCH2 :1;
[; ;pic18f67k40.h: 14044: };
[; ;pic18f67k40.h: 14045: struct {
[; ;pic18f67k40.h: 14046: unsigned C3NCH0 :1;
[; ;pic18f67k40.h: 14047: unsigned C3NCH1 :1;
[; ;pic18f67k40.h: 14048: unsigned C3NCH2 :1;
[; ;pic18f67k40.h: 14049: };
[; ;pic18f67k40.h: 14050: } CM3NCHbits_t;
[; ;pic18f67k40.h: 14051: extern volatile CM3NCHbits_t CM3NCHbits @ 0xECA;
[; ;pic18f67k40.h: 14091: extern volatile unsigned char CM3PCH @ 0xECB;
"14093
[; ;pic18f67k40.h: 14093: asm("CM3PCH equ 0ECBh");
[; <" CM3PCH equ 0ECBh ;# ">
[; ;pic18f67k40.h: 14096: typedef union {
[; ;pic18f67k40.h: 14097: struct {
[; ;pic18f67k40.h: 14098: unsigned PCH :3;
[; ;pic18f67k40.h: 14099: };
[; ;pic18f67k40.h: 14100: struct {
[; ;pic18f67k40.h: 14101: unsigned PCH0 :1;
[; ;pic18f67k40.h: 14102: unsigned PCH1 :1;
[; ;pic18f67k40.h: 14103: unsigned PCH2 :1;
[; ;pic18f67k40.h: 14104: };
[; ;pic18f67k40.h: 14105: struct {
[; ;pic18f67k40.h: 14106: unsigned C3PCH0 :1;
[; ;pic18f67k40.h: 14107: unsigned C3PCH1 :1;
[; ;pic18f67k40.h: 14108: unsigned C3PCH2 :1;
[; ;pic18f67k40.h: 14109: };
[; ;pic18f67k40.h: 14110: } CM3PCHbits_t;
[; ;pic18f67k40.h: 14111: extern volatile CM3PCHbits_t CM3PCHbits @ 0xECB;
[; ;pic18f67k40.h: 14151: extern volatile unsigned char CM2CON0 @ 0xECC;
"14153
[; ;pic18f67k40.h: 14153: asm("CM2CON0 equ 0ECCh");
[; <" CM2CON0 equ 0ECCh ;# ">
[; ;pic18f67k40.h: 14156: typedef union {
[; ;pic18f67k40.h: 14157: struct {
[; ;pic18f67k40.h: 14158: unsigned SYNC :1;
[; ;pic18f67k40.h: 14159: unsigned HYS :1;
[; ;pic18f67k40.h: 14160: unsigned :2;
[; ;pic18f67k40.h: 14161: unsigned POL :1;
[; ;pic18f67k40.h: 14162: unsigned :1;
[; ;pic18f67k40.h: 14163: unsigned OUT :1;
[; ;pic18f67k40.h: 14164: unsigned EN :1;
[; ;pic18f67k40.h: 14165: };
[; ;pic18f67k40.h: 14166: struct {
[; ;pic18f67k40.h: 14167: unsigned C2SYNC :1;
[; ;pic18f67k40.h: 14168: unsigned C2HYS :1;
[; ;pic18f67k40.h: 14169: unsigned :2;
[; ;pic18f67k40.h: 14170: unsigned C2POL :1;
[; ;pic18f67k40.h: 14171: unsigned :1;
[; ;pic18f67k40.h: 14172: unsigned C2OUT :1;
[; ;pic18f67k40.h: 14173: unsigned C2EN :1;
[; ;pic18f67k40.h: 14174: };
[; ;pic18f67k40.h: 14175: } CM2CON0bits_t;
[; ;pic18f67k40.h: 14176: extern volatile CM2CON0bits_t CM2CON0bits @ 0xECC;
[; ;pic18f67k40.h: 14231: extern volatile unsigned char CM2CON1 @ 0xECD;
"14233
[; ;pic18f67k40.h: 14233: asm("CM2CON1 equ 0ECDh");
[; <" CM2CON1 equ 0ECDh ;# ">
[; ;pic18f67k40.h: 14236: typedef union {
[; ;pic18f67k40.h: 14237: struct {
[; ;pic18f67k40.h: 14238: unsigned INTN :1;
[; ;pic18f67k40.h: 14239: unsigned INTP :1;
[; ;pic18f67k40.h: 14240: };
[; ;pic18f67k40.h: 14241: struct {
[; ;pic18f67k40.h: 14242: unsigned C2INTN :1;
[; ;pic18f67k40.h: 14243: unsigned C2INTP :1;
[; ;pic18f67k40.h: 14244: };
[; ;pic18f67k40.h: 14245: } CM2CON1bits_t;
[; ;pic18f67k40.h: 14246: extern volatile CM2CON1bits_t CM2CON1bits @ 0xECD;
[; ;pic18f67k40.h: 14271: extern volatile unsigned char CM2NCH @ 0xECE;
"14273
[; ;pic18f67k40.h: 14273: asm("CM2NCH equ 0ECEh");
[; <" CM2NCH equ 0ECEh ;# ">
[; ;pic18f67k40.h: 14276: typedef union {
[; ;pic18f67k40.h: 14277: struct {
[; ;pic18f67k40.h: 14278: unsigned NCH :3;
[; ;pic18f67k40.h: 14279: };
[; ;pic18f67k40.h: 14280: struct {
[; ;pic18f67k40.h: 14281: unsigned NCH0 :1;
[; ;pic18f67k40.h: 14282: unsigned NCH1 :1;
[; ;pic18f67k40.h: 14283: unsigned NCH2 :1;
[; ;pic18f67k40.h: 14284: };
[; ;pic18f67k40.h: 14285: struct {
[; ;pic18f67k40.h: 14286: unsigned C2NCH0 :1;
[; ;pic18f67k40.h: 14287: unsigned C2NCH1 :1;
[; ;pic18f67k40.h: 14288: unsigned C2NCH2 :1;
[; ;pic18f67k40.h: 14289: };
[; ;pic18f67k40.h: 14290: } CM2NCHbits_t;
[; ;pic18f67k40.h: 14291: extern volatile CM2NCHbits_t CM2NCHbits @ 0xECE;
[; ;pic18f67k40.h: 14331: extern volatile unsigned char CM2PCH @ 0xECF;
"14333
[; ;pic18f67k40.h: 14333: asm("CM2PCH equ 0ECFh");
[; <" CM2PCH equ 0ECFh ;# ">
[; ;pic18f67k40.h: 14336: typedef union {
[; ;pic18f67k40.h: 14337: struct {
[; ;pic18f67k40.h: 14338: unsigned PCH :3;
[; ;pic18f67k40.h: 14339: };
[; ;pic18f67k40.h: 14340: struct {
[; ;pic18f67k40.h: 14341: unsigned PCH0 :1;
[; ;pic18f67k40.h: 14342: unsigned PCH1 :1;
[; ;pic18f67k40.h: 14343: unsigned PCH2 :1;
[; ;pic18f67k40.h: 14344: };
[; ;pic18f67k40.h: 14345: struct {
[; ;pic18f67k40.h: 14346: unsigned C2PCH0 :1;
[; ;pic18f67k40.h: 14347: unsigned C2PCH1 :1;
[; ;pic18f67k40.h: 14348: unsigned C2PCH2 :1;
[; ;pic18f67k40.h: 14349: };
[; ;pic18f67k40.h: 14350: } CM2PCHbits_t;
[; ;pic18f67k40.h: 14351: extern volatile CM2PCHbits_t CM2PCHbits @ 0xECF;
[; ;pic18f67k40.h: 14391: extern volatile unsigned char CM1CON0 @ 0xED0;
"14393
[; ;pic18f67k40.h: 14393: asm("CM1CON0 equ 0ED0h");
[; <" CM1CON0 equ 0ED0h ;# ">
[; ;pic18f67k40.h: 14396: typedef union {
[; ;pic18f67k40.h: 14397: struct {
[; ;pic18f67k40.h: 14398: unsigned SYNC :1;
[; ;pic18f67k40.h: 14399: unsigned HYS :1;
[; ;pic18f67k40.h: 14400: unsigned :2;
[; ;pic18f67k40.h: 14401: unsigned POL :1;
[; ;pic18f67k40.h: 14402: unsigned :1;
[; ;pic18f67k40.h: 14403: unsigned OUT :1;
[; ;pic18f67k40.h: 14404: unsigned EN :1;
[; ;pic18f67k40.h: 14405: };
[; ;pic18f67k40.h: 14406: struct {
[; ;pic18f67k40.h: 14407: unsigned C1SYNC :1;
[; ;pic18f67k40.h: 14408: unsigned C1HYS :1;
[; ;pic18f67k40.h: 14409: unsigned :2;
[; ;pic18f67k40.h: 14410: unsigned C1POL :1;
[; ;pic18f67k40.h: 14411: unsigned :1;
[; ;pic18f67k40.h: 14412: unsigned C1OUT :1;
[; ;pic18f67k40.h: 14413: unsigned C1EN :1;
[; ;pic18f67k40.h: 14414: };
[; ;pic18f67k40.h: 14415: } CM1CON0bits_t;
[; ;pic18f67k40.h: 14416: extern volatile CM1CON0bits_t CM1CON0bits @ 0xED0;
[; ;pic18f67k40.h: 14471: extern volatile unsigned char CM1CON1 @ 0xED1;
"14473
[; ;pic18f67k40.h: 14473: asm("CM1CON1 equ 0ED1h");
[; <" CM1CON1 equ 0ED1h ;# ">
[; ;pic18f67k40.h: 14476: typedef union {
[; ;pic18f67k40.h: 14477: struct {
[; ;pic18f67k40.h: 14478: unsigned INTN :1;
[; ;pic18f67k40.h: 14479: unsigned INTP :1;
[; ;pic18f67k40.h: 14480: };
[; ;pic18f67k40.h: 14481: struct {
[; ;pic18f67k40.h: 14482: unsigned C1INTN :1;
[; ;pic18f67k40.h: 14483: unsigned C1INTP :1;
[; ;pic18f67k40.h: 14484: };
[; ;pic18f67k40.h: 14485: } CM1CON1bits_t;
[; ;pic18f67k40.h: 14486: extern volatile CM1CON1bits_t CM1CON1bits @ 0xED1;
[; ;pic18f67k40.h: 14511: extern volatile unsigned char CM1NCH @ 0xED2;
"14513
[; ;pic18f67k40.h: 14513: asm("CM1NCH equ 0ED2h");
[; <" CM1NCH equ 0ED2h ;# ">
[; ;pic18f67k40.h: 14516: typedef union {
[; ;pic18f67k40.h: 14517: struct {
[; ;pic18f67k40.h: 14518: unsigned NCH :3;
[; ;pic18f67k40.h: 14519: };
[; ;pic18f67k40.h: 14520: struct {
[; ;pic18f67k40.h: 14521: unsigned NCH0 :1;
[; ;pic18f67k40.h: 14522: unsigned NCH1 :1;
[; ;pic18f67k40.h: 14523: unsigned NCH2 :1;
[; ;pic18f67k40.h: 14524: };
[; ;pic18f67k40.h: 14525: struct {
[; ;pic18f67k40.h: 14526: unsigned C1NCH0 :1;
[; ;pic18f67k40.h: 14527: unsigned C1NCH1 :1;
[; ;pic18f67k40.h: 14528: unsigned C1NCH2 :1;
[; ;pic18f67k40.h: 14529: };
[; ;pic18f67k40.h: 14530: } CM1NCHbits_t;
[; ;pic18f67k40.h: 14531: extern volatile CM1NCHbits_t CM1NCHbits @ 0xED2;
[; ;pic18f67k40.h: 14571: extern volatile unsigned char CM1PCH @ 0xED3;
"14573
[; ;pic18f67k40.h: 14573: asm("CM1PCH equ 0ED3h");
[; <" CM1PCH equ 0ED3h ;# ">
[; ;pic18f67k40.h: 14576: typedef union {
[; ;pic18f67k40.h: 14577: struct {
[; ;pic18f67k40.h: 14578: unsigned PCH :3;
[; ;pic18f67k40.h: 14579: };
[; ;pic18f67k40.h: 14580: struct {
[; ;pic18f67k40.h: 14581: unsigned PCH0 :1;
[; ;pic18f67k40.h: 14582: unsigned PCH1 :1;
[; ;pic18f67k40.h: 14583: unsigned PCH2 :1;
[; ;pic18f67k40.h: 14584: };
[; ;pic18f67k40.h: 14585: struct {
[; ;pic18f67k40.h: 14586: unsigned C1PCH0 :1;
[; ;pic18f67k40.h: 14587: unsigned C1PCH1 :1;
[; ;pic18f67k40.h: 14588: unsigned C1PCH2 :1;
[; ;pic18f67k40.h: 14589: };
[; ;pic18f67k40.h: 14590: } CM1PCHbits_t;
[; ;pic18f67k40.h: 14591: extern volatile CM1PCHbits_t CM1PCHbits @ 0xED3;
[; ;pic18f67k40.h: 14631: extern volatile unsigned char CMOUT @ 0xED4;
"14633
[; ;pic18f67k40.h: 14633: asm("CMOUT equ 0ED4h");
[; <" CMOUT equ 0ED4h ;# ">
[; ;pic18f67k40.h: 14636: typedef union {
[; ;pic18f67k40.h: 14637: struct {
[; ;pic18f67k40.h: 14638: unsigned MC1OUT :1;
[; ;pic18f67k40.h: 14639: unsigned MC2OUT :1;
[; ;pic18f67k40.h: 14640: unsigned MC3OUT :1;
[; ;pic18f67k40.h: 14641: };
[; ;pic18f67k40.h: 14642: } CMOUTbits_t;
[; ;pic18f67k40.h: 14643: extern volatile CMOUTbits_t CMOUTbits @ 0xED4;
[; ;pic18f67k40.h: 14663: extern volatile unsigned char SSP2BUF @ 0xED5;
"14665
[; ;pic18f67k40.h: 14665: asm("SSP2BUF equ 0ED5h");
[; <" SSP2BUF equ 0ED5h ;# ">
[; ;pic18f67k40.h: 14668: typedef union {
[; ;pic18f67k40.h: 14669: struct {
[; ;pic18f67k40.h: 14670: unsigned SSPBUF :8;
[; ;pic18f67k40.h: 14671: };
[; ;pic18f67k40.h: 14672: } SSP2BUFbits_t;
[; ;pic18f67k40.h: 14673: extern volatile SSP2BUFbits_t SSP2BUFbits @ 0xED5;
[; ;pic18f67k40.h: 14683: extern volatile unsigned char SSP2ADD @ 0xED6;
"14685
[; ;pic18f67k40.h: 14685: asm("SSP2ADD equ 0ED6h");
[; <" SSP2ADD equ 0ED6h ;# ">
[; ;pic18f67k40.h: 14688: typedef union {
[; ;pic18f67k40.h: 14689: struct {
[; ;pic18f67k40.h: 14690: unsigned SSPADD :8;
[; ;pic18f67k40.h: 14691: };
[; ;pic18f67k40.h: 14692: struct {
[; ;pic18f67k40.h: 14693: unsigned MSK0 :1;
[; ;pic18f67k40.h: 14694: unsigned MSK1 :1;
[; ;pic18f67k40.h: 14695: unsigned MSK2 :1;
[; ;pic18f67k40.h: 14696: unsigned MSK3 :1;
[; ;pic18f67k40.h: 14697: unsigned MSK4 :1;
[; ;pic18f67k40.h: 14698: unsigned MSK5 :1;
[; ;pic18f67k40.h: 14699: unsigned MSK6 :1;
[; ;pic18f67k40.h: 14700: unsigned MSK7 :1;
[; ;pic18f67k40.h: 14701: };
[; ;pic18f67k40.h: 14702: struct {
[; ;pic18f67k40.h: 14703: unsigned MSK02 :1;
[; ;pic18f67k40.h: 14704: unsigned MSK12 :1;
[; ;pic18f67k40.h: 14705: unsigned MSK22 :1;
[; ;pic18f67k40.h: 14706: unsigned MSK32 :1;
[; ;pic18f67k40.h: 14707: unsigned MSK42 :1;
[; ;pic18f67k40.h: 14708: unsigned MSK52 :1;
[; ;pic18f67k40.h: 14709: unsigned MSK62 :1;
[; ;pic18f67k40.h: 14710: unsigned MSK72 :1;
[; ;pic18f67k40.h: 14711: };
[; ;pic18f67k40.h: 14712: } SSP2ADDbits_t;
[; ;pic18f67k40.h: 14713: extern volatile SSP2ADDbits_t SSP2ADDbits @ 0xED6;
[; ;pic18f67k40.h: 14803: extern volatile unsigned char SSP2MSK @ 0xED7;
"14805
[; ;pic18f67k40.h: 14805: asm("SSP2MSK equ 0ED7h");
[; <" SSP2MSK equ 0ED7h ;# ">
[; ;pic18f67k40.h: 14808: typedef union {
[; ;pic18f67k40.h: 14809: struct {
[; ;pic18f67k40.h: 14810: unsigned SSPMSK :8;
[; ;pic18f67k40.h: 14811: };
[; ;pic18f67k40.h: 14812: struct {
[; ;pic18f67k40.h: 14813: unsigned MSK0 :1;
[; ;pic18f67k40.h: 14814: unsigned MSK1 :1;
[; ;pic18f67k40.h: 14815: unsigned MSK2 :1;
[; ;pic18f67k40.h: 14816: unsigned MSK3 :1;
[; ;pic18f67k40.h: 14817: unsigned MSK4 :1;
[; ;pic18f67k40.h: 14818: unsigned MSK5 :1;
[; ;pic18f67k40.h: 14819: unsigned MSK6 :1;
[; ;pic18f67k40.h: 14820: unsigned MSK7 :1;
[; ;pic18f67k40.h: 14821: };
[; ;pic18f67k40.h: 14822: } SSP2MSKbits_t;
[; ;pic18f67k40.h: 14823: extern volatile SSP2MSKbits_t SSP2MSKbits @ 0xED7;
[; ;pic18f67k40.h: 14873: extern volatile unsigned char SSP2STAT @ 0xED8;
"14875
[; ;pic18f67k40.h: 14875: asm("SSP2STAT equ 0ED8h");
[; <" SSP2STAT equ 0ED8h ;# ">
[; ;pic18f67k40.h: 14878: typedef union {
[; ;pic18f67k40.h: 14879: struct {
[; ;pic18f67k40.h: 14880: unsigned :2;
[; ;pic18f67k40.h: 14881: unsigned R_NOT_W :1;
[; ;pic18f67k40.h: 14882: };
[; ;pic18f67k40.h: 14883: struct {
[; ;pic18f67k40.h: 14884: unsigned :5;
[; ;pic18f67k40.h: 14885: unsigned D_NOT_A :1;
[; ;pic18f67k40.h: 14886: };
[; ;pic18f67k40.h: 14887: struct {
[; ;pic18f67k40.h: 14888: unsigned BF :1;
[; ;pic18f67k40.h: 14889: unsigned UA :1;
[; ;pic18f67k40.h: 14890: unsigned R_nW :1;
[; ;pic18f67k40.h: 14891: unsigned S :1;
[; ;pic18f67k40.h: 14892: unsigned P :1;
[; ;pic18f67k40.h: 14893: unsigned D_nA :1;
[; ;pic18f67k40.h: 14894: unsigned CKE :1;
[; ;pic18f67k40.h: 14895: unsigned SMP :1;
[; ;pic18f67k40.h: 14896: };
[; ;pic18f67k40.h: 14897: struct {
[; ;pic18f67k40.h: 14898: unsigned :2;
[; ;pic18f67k40.h: 14899: unsigned R_W :1;
[; ;pic18f67k40.h: 14900: unsigned :2;
[; ;pic18f67k40.h: 14901: unsigned D_A :1;
[; ;pic18f67k40.h: 14902: };
[; ;pic18f67k40.h: 14903: struct {
[; ;pic18f67k40.h: 14904: unsigned :2;
[; ;pic18f67k40.h: 14905: unsigned nW :1;
[; ;pic18f67k40.h: 14906: unsigned :2;
[; ;pic18f67k40.h: 14907: unsigned nA :1;
[; ;pic18f67k40.h: 14908: };
[; ;pic18f67k40.h: 14909: struct {
[; ;pic18f67k40.h: 14910: unsigned :2;
[; ;pic18f67k40.h: 14911: unsigned NOT_WRITE :1;
[; ;pic18f67k40.h: 14912: };
[; ;pic18f67k40.h: 14913: struct {
[; ;pic18f67k40.h: 14914: unsigned :5;
[; ;pic18f67k40.h: 14915: unsigned NOT_ADDRESS :1;
[; ;pic18f67k40.h: 14916: };
[; ;pic18f67k40.h: 14917: struct {
[; ;pic18f67k40.h: 14918: unsigned :2;
[; ;pic18f67k40.h: 14919: unsigned nWRITE :1;
[; ;pic18f67k40.h: 14920: unsigned :2;
[; ;pic18f67k40.h: 14921: unsigned nADDRESS :1;
[; ;pic18f67k40.h: 14922: };
[; ;pic18f67k40.h: 14923: struct {
[; ;pic18f67k40.h: 14924: unsigned :2;
[; ;pic18f67k40.h: 14925: unsigned READ_WRITE :1;
[; ;pic18f67k40.h: 14926: unsigned :2;
[; ;pic18f67k40.h: 14927: unsigned DATA_ADDRESS :1;
[; ;pic18f67k40.h: 14928: };
[; ;pic18f67k40.h: 14929: struct {
[; ;pic18f67k40.h: 14930: unsigned :2;
[; ;pic18f67k40.h: 14931: unsigned I2C_READ :1;
[; ;pic18f67k40.h: 14932: unsigned I2C_START :1;
[; ;pic18f67k40.h: 14933: unsigned I2C_STOP :1;
[; ;pic18f67k40.h: 14934: unsigned I2C_DAT :1;
[; ;pic18f67k40.h: 14935: };
[; ;pic18f67k40.h: 14936: struct {
[; ;pic18f67k40.h: 14937: unsigned BF2 :1;
[; ;pic18f67k40.h: 14938: unsigned UA2 :1;
[; ;pic18f67k40.h: 14939: unsigned R :1;
[; ;pic18f67k40.h: 14940: unsigned START :1;
[; ;pic18f67k40.h: 14941: unsigned STOP :1;
[; ;pic18f67k40.h: 14942: unsigned D :1;
[; ;pic18f67k40.h: 14943: unsigned CKE2 :1;
[; ;pic18f67k40.h: 14944: unsigned SMP2 :1;
[; ;pic18f67k40.h: 14945: };
[; ;pic18f67k40.h: 14946: struct {
[; ;pic18f67k40.h: 14947: unsigned :2;
[; ;pic18f67k40.h: 14948: unsigned RW :1;
[; ;pic18f67k40.h: 14949: unsigned START2 :1;
[; ;pic18f67k40.h: 14950: unsigned STOP2 :1;
[; ;pic18f67k40.h: 14951: unsigned DA :1;
[; ;pic18f67k40.h: 14952: };
[; ;pic18f67k40.h: 14953: struct {
[; ;pic18f67k40.h: 14954: unsigned :2;
[; ;pic18f67k40.h: 14955: unsigned RW2 :1;
[; ;pic18f67k40.h: 14956: unsigned I2C_START2 :1;
[; ;pic18f67k40.h: 14957: unsigned I2C_STOP2 :1;
[; ;pic18f67k40.h: 14958: unsigned DA2 :1;
[; ;pic18f67k40.h: 14959: };
[; ;pic18f67k40.h: 14960: struct {
[; ;pic18f67k40.h: 14961: unsigned :2;
[; ;pic18f67k40.h: 14962: unsigned I2C_READ2 :1;
[; ;pic18f67k40.h: 14963: unsigned S2 :1;
[; ;pic18f67k40.h: 14964: unsigned P2 :1;
[; ;pic18f67k40.h: 14965: unsigned DATA_ADDRESS2 :1;
[; ;pic18f67k40.h: 14966: };
[; ;pic18f67k40.h: 14967: struct {
[; ;pic18f67k40.h: 14968: unsigned :2;
[; ;pic18f67k40.h: 14969: unsigned READ_WRITE2 :1;
[; ;pic18f67k40.h: 14970: unsigned :2;
[; ;pic18f67k40.h: 14971: unsigned D_A2 :1;
[; ;pic18f67k40.h: 14972: };
[; ;pic18f67k40.h: 14973: struct {
[; ;pic18f67k40.h: 14974: unsigned :5;
[; ;pic18f67k40.h: 14975: unsigned D_NOT_A2 :1;
[; ;pic18f67k40.h: 14976: };
[; ;pic18f67k40.h: 14977: struct {
[; ;pic18f67k40.h: 14978: unsigned :2;
[; ;pic18f67k40.h: 14979: unsigned R_W2 :1;
[; ;pic18f67k40.h: 14980: unsigned :2;
[; ;pic18f67k40.h: 14981: unsigned D_nA2 :1;
[; ;pic18f67k40.h: 14982: };
[; ;pic18f67k40.h: 14983: struct {
[; ;pic18f67k40.h: 14984: unsigned :2;
[; ;pic18f67k40.h: 14985: unsigned R_NOT_W2 :1;
[; ;pic18f67k40.h: 14986: };
[; ;pic18f67k40.h: 14987: struct {
[; ;pic18f67k40.h: 14988: unsigned :2;
[; ;pic18f67k40.h: 14989: unsigned R_nW2 :1;
[; ;pic18f67k40.h: 14990: unsigned :2;
[; ;pic18f67k40.h: 14991: unsigned I2C_DAT2 :1;
[; ;pic18f67k40.h: 14992: };
[; ;pic18f67k40.h: 14993: struct {
[; ;pic18f67k40.h: 14994: unsigned :2;
[; ;pic18f67k40.h: 14995: unsigned NOT_W2 :1;
[; ;pic18f67k40.h: 14996: };
[; ;pic18f67k40.h: 14997: struct {
[; ;pic18f67k40.h: 14998: unsigned :5;
[; ;pic18f67k40.h: 14999: unsigned NOT_A2 :1;
[; ;pic18f67k40.h: 15000: };
[; ;pic18f67k40.h: 15001: struct {
[; ;pic18f67k40.h: 15002: unsigned :2;
[; ;pic18f67k40.h: 15003: unsigned nW2 :1;
[; ;pic18f67k40.h: 15004: unsigned :2;
[; ;pic18f67k40.h: 15005: unsigned nA2 :1;
[; ;pic18f67k40.h: 15006: };
[; ;pic18f67k40.h: 15007: struct {
[; ;pic18f67k40.h: 15008: unsigned :2;
[; ;pic18f67k40.h: 15009: unsigned NOT_WRITE2 :1;
[; ;pic18f67k40.h: 15010: };
[; ;pic18f67k40.h: 15011: struct {
[; ;pic18f67k40.h: 15012: unsigned :5;
[; ;pic18f67k40.h: 15013: unsigned NOT_ADDRESS2 :1;
[; ;pic18f67k40.h: 15014: };
[; ;pic18f67k40.h: 15015: struct {
[; ;pic18f67k40.h: 15016: unsigned :2;
[; ;pic18f67k40.h: 15017: unsigned nWRITE2 :1;
[; ;pic18f67k40.h: 15018: unsigned :2;
[; ;pic18f67k40.h: 15019: unsigned nADDRESS2 :1;
[; ;pic18f67k40.h: 15020: };
[; ;pic18f67k40.h: 15021: } SSP2STATbits_t;
[; ;pic18f67k40.h: 15022: extern volatile SSP2STATbits_t SSP2STATbits @ 0xED8;
[; ;pic18f67k40.h: 15327: extern volatile unsigned char SSP2CON1 @ 0xED9;
"15329
[; ;pic18f67k40.h: 15329: asm("SSP2CON1 equ 0ED9h");
[; <" SSP2CON1 equ 0ED9h ;# ">
[; ;pic18f67k40.h: 15332: typedef union {
[; ;pic18f67k40.h: 15333: struct {
[; ;pic18f67k40.h: 15334: unsigned SSPM :4;
[; ;pic18f67k40.h: 15335: unsigned CKP :1;
[; ;pic18f67k40.h: 15336: unsigned SSPEN :1;
[; ;pic18f67k40.h: 15337: unsigned SSPOV :1;
[; ;pic18f67k40.h: 15338: unsigned WCOL :1;
[; ;pic18f67k40.h: 15339: };
[; ;pic18f67k40.h: 15340: struct {
[; ;pic18f67k40.h: 15341: unsigned SSPM0 :1;
[; ;pic18f67k40.h: 15342: unsigned SSPM1 :1;
[; ;pic18f67k40.h: 15343: unsigned SSPM2 :1;
[; ;pic18f67k40.h: 15344: unsigned SSPM3 :1;
[; ;pic18f67k40.h: 15345: };
[; ;pic18f67k40.h: 15346: struct {
[; ;pic18f67k40.h: 15347: unsigned SSPM02 :1;
[; ;pic18f67k40.h: 15348: unsigned SSPM12 :1;
[; ;pic18f67k40.h: 15349: unsigned SSPM22 :1;
[; ;pic18f67k40.h: 15350: unsigned SSPM32 :1;
[; ;pic18f67k40.h: 15351: unsigned CKP2 :1;
[; ;pic18f67k40.h: 15352: unsigned SSPEN2 :1;
[; ;pic18f67k40.h: 15353: unsigned SSPOV2 :1;
[; ;pic18f67k40.h: 15354: unsigned WCOL2 :1;
[; ;pic18f67k40.h: 15355: };
[; ;pic18f67k40.h: 15356: } SSP2CON1bits_t;
[; ;pic18f67k40.h: 15357: extern volatile SSP2CON1bits_t SSP2CON1bits @ 0xED9;
[; ;pic18f67k40.h: 15447: extern volatile unsigned char SSP2CON2 @ 0xEDA;
"15449
[; ;pic18f67k40.h: 15449: asm("SSP2CON2 equ 0EDAh");
[; <" SSP2CON2 equ 0EDAh ;# ">
[; ;pic18f67k40.h: 15452: typedef union {
[; ;pic18f67k40.h: 15453: struct {
[; ;pic18f67k40.h: 15454: unsigned SEN :1;
[; ;pic18f67k40.h: 15455: unsigned RSEN :1;
[; ;pic18f67k40.h: 15456: unsigned PEN :1;
[; ;pic18f67k40.h: 15457: unsigned RCEN :1;
[; ;pic18f67k40.h: 15458: unsigned ACKEN :1;
[; ;pic18f67k40.h: 15459: unsigned ACKDT :1;
[; ;pic18f67k40.h: 15460: unsigned ACKSTAT :1;
[; ;pic18f67k40.h: 15461: unsigned GCEN :1;
[; ;pic18f67k40.h: 15462: };
[; ;pic18f67k40.h: 15463: struct {
[; ;pic18f67k40.h: 15464: unsigned :1;
[; ;pic18f67k40.h: 15465: unsigned ADMSK :5;
[; ;pic18f67k40.h: 15466: };
[; ;pic18f67k40.h: 15467: struct {
[; ;pic18f67k40.h: 15468: unsigned :1;
[; ;pic18f67k40.h: 15469: unsigned ADMSK1 :1;
[; ;pic18f67k40.h: 15470: unsigned ADMSK2 :1;
[; ;pic18f67k40.h: 15471: unsigned ADMSK3 :1;
[; ;pic18f67k40.h: 15472: unsigned ADMSK4 :1;
[; ;pic18f67k40.h: 15473: unsigned ADMSK5 :1;
[; ;pic18f67k40.h: 15474: };
[; ;pic18f67k40.h: 15475: struct {
[; ;pic18f67k40.h: 15476: unsigned SEN2 :1;
[; ;pic18f67k40.h: 15477: unsigned ADMSK12 :1;
[; ;pic18f67k40.h: 15478: unsigned ADMSK22 :1;
[; ;pic18f67k40.h: 15479: unsigned ADMSK32 :1;
[; ;pic18f67k40.h: 15480: unsigned ACKEN2 :1;
[; ;pic18f67k40.h: 15481: unsigned ACKDT2 :1;
[; ;pic18f67k40.h: 15482: unsigned ACKSTAT2 :1;
[; ;pic18f67k40.h: 15483: unsigned GCEN2 :1;
[; ;pic18f67k40.h: 15484: };
[; ;pic18f67k40.h: 15485: struct {
[; ;pic18f67k40.h: 15486: unsigned :1;
[; ;pic18f67k40.h: 15487: unsigned RSEN2 :1;
[; ;pic18f67k40.h: 15488: unsigned PEN2 :1;
[; ;pic18f67k40.h: 15489: unsigned RCEN2 :1;
[; ;pic18f67k40.h: 15490: unsigned ADMSK42 :1;
[; ;pic18f67k40.h: 15491: unsigned ADMSK52 :1;
[; ;pic18f67k40.h: 15492: };
[; ;pic18f67k40.h: 15493: } SSP2CON2bits_t;
[; ;pic18f67k40.h: 15494: extern volatile SSP2CON2bits_t SSP2CON2bits @ 0xEDA;
[; ;pic18f67k40.h: 15634: extern volatile unsigned char SSP2CON3 @ 0xEDB;
"15636
[; ;pic18f67k40.h: 15636: asm("SSP2CON3 equ 0EDBh");
[; <" SSP2CON3 equ 0EDBh ;# ">
[; ;pic18f67k40.h: 15639: typedef union {
[; ;pic18f67k40.h: 15640: struct {
[; ;pic18f67k40.h: 15641: unsigned DHEN :1;
[; ;pic18f67k40.h: 15642: unsigned AHEN :1;
[; ;pic18f67k40.h: 15643: unsigned SBCDE :1;
[; ;pic18f67k40.h: 15644: unsigned SDAHT :1;
[; ;pic18f67k40.h: 15645: unsigned BOEN :1;
[; ;pic18f67k40.h: 15646: unsigned SCIE :1;
[; ;pic18f67k40.h: 15647: unsigned PCIE :1;
[; ;pic18f67k40.h: 15648: unsigned ACKTIM :1;
[; ;pic18f67k40.h: 15649: };
[; ;pic18f67k40.h: 15650: } SSP2CON3bits_t;
[; ;pic18f67k40.h: 15651: extern volatile SSP2CON3bits_t SSP2CON3bits @ 0xEDB;
[; ;pic18f67k40.h: 15696: extern volatile unsigned char RC5REG @ 0xEDC;
"15698
[; ;pic18f67k40.h: 15698: asm("RC5REG equ 0EDCh");
[; <" RC5REG equ 0EDCh ;# ">
[; ;pic18f67k40.h: 15701: extern volatile unsigned char RCREG5 @ 0xEDC;
"15703
[; ;pic18f67k40.h: 15703: asm("RCREG5 equ 0EDCh");
[; <" RCREG5 equ 0EDCh ;# ">
[; ;pic18f67k40.h: 15706: typedef union {
[; ;pic18f67k40.h: 15707: struct {
[; ;pic18f67k40.h: 15708: unsigned RC5REG :8;
[; ;pic18f67k40.h: 15709: };
[; ;pic18f67k40.h: 15710: } RC5REGbits_t;
[; ;pic18f67k40.h: 15711: extern volatile RC5REGbits_t RC5REGbits @ 0xEDC;
[; ;pic18f67k40.h: 15719: typedef union {
[; ;pic18f67k40.h: 15720: struct {
[; ;pic18f67k40.h: 15721: unsigned RC5REG :8;
[; ;pic18f67k40.h: 15722: };
[; ;pic18f67k40.h: 15723: } RCREG5bits_t;
[; ;pic18f67k40.h: 15724: extern volatile RCREG5bits_t RCREG5bits @ 0xEDC;
[; ;pic18f67k40.h: 15734: extern volatile unsigned char TX5REG @ 0xEDD;
"15736
[; ;pic18f67k40.h: 15736: asm("TX5REG equ 0EDDh");
[; <" TX5REG equ 0EDDh ;# ">
[; ;pic18f67k40.h: 15739: extern volatile unsigned char TXREG5 @ 0xEDD;
"15741
[; ;pic18f67k40.h: 15741: asm("TXREG5 equ 0EDDh");
[; <" TXREG5 equ 0EDDh ;# ">
[; ;pic18f67k40.h: 15744: typedef union {
[; ;pic18f67k40.h: 15745: struct {
[; ;pic18f67k40.h: 15746: unsigned TX5REG :8;
[; ;pic18f67k40.h: 15747: };
[; ;pic18f67k40.h: 15748: } TX5REGbits_t;
[; ;pic18f67k40.h: 15749: extern volatile TX5REGbits_t TX5REGbits @ 0xEDD;
[; ;pic18f67k40.h: 15757: typedef union {
[; ;pic18f67k40.h: 15758: struct {
[; ;pic18f67k40.h: 15759: unsigned TX5REG :8;
[; ;pic18f67k40.h: 15760: };
[; ;pic18f67k40.h: 15761: } TXREG5bits_t;
[; ;pic18f67k40.h: 15762: extern volatile TXREG5bits_t TXREG5bits @ 0xEDD;
[; ;pic18f67k40.h: 15772: extern volatile unsigned short SP5BRG @ 0xEDE;
"15774
[; ;pic18f67k40.h: 15774: asm("SP5BRG equ 0EDEh");
[; <" SP5BRG equ 0EDEh ;# ">
[; ;pic18f67k40.h: 15779: extern volatile unsigned char SP5BRGL @ 0xEDE;
"15781
[; ;pic18f67k40.h: 15781: asm("SP5BRGL equ 0EDEh");
[; <" SP5BRGL equ 0EDEh ;# ">
[; ;pic18f67k40.h: 15784: extern volatile unsigned char SPBRG5 @ 0xEDE;
"15786
[; ;pic18f67k40.h: 15786: asm("SPBRG5 equ 0EDEh");
[; <" SPBRG5 equ 0EDEh ;# ">
[; ;pic18f67k40.h: 15789: typedef union {
[; ;pic18f67k40.h: 15790: struct {
[; ;pic18f67k40.h: 15791: unsigned SP5BRGL :8;
[; ;pic18f67k40.h: 15792: };
[; ;pic18f67k40.h: 15793: } SP5BRGLbits_t;
[; ;pic18f67k40.h: 15794: extern volatile SP5BRGLbits_t SP5BRGLbits @ 0xEDE;
[; ;pic18f67k40.h: 15802: typedef union {
[; ;pic18f67k40.h: 15803: struct {
[; ;pic18f67k40.h: 15804: unsigned SP5BRGL :8;
[; ;pic18f67k40.h: 15805: };
[; ;pic18f67k40.h: 15806: } SPBRG5bits_t;
[; ;pic18f67k40.h: 15807: extern volatile SPBRG5bits_t SPBRG5bits @ 0xEDE;
[; ;pic18f67k40.h: 15817: extern volatile unsigned char SP5BRGH @ 0xEDF;
"15819
[; ;pic18f67k40.h: 15819: asm("SP5BRGH equ 0EDFh");
[; <" SP5BRGH equ 0EDFh ;# ">
[; ;pic18f67k40.h: 15822: extern volatile unsigned char SPBRGH5 @ 0xEDF;
"15824
[; ;pic18f67k40.h: 15824: asm("SPBRGH5 equ 0EDFh");
[; <" SPBRGH5 equ 0EDFh ;# ">
[; ;pic18f67k40.h: 15827: typedef union {
[; ;pic18f67k40.h: 15828: struct {
[; ;pic18f67k40.h: 15829: unsigned SP5BRGH :8;
[; ;pic18f67k40.h: 15830: };
[; ;pic18f67k40.h: 15831: } SP5BRGHbits_t;
[; ;pic18f67k40.h: 15832: extern volatile SP5BRGHbits_t SP5BRGHbits @ 0xEDF;
[; ;pic18f67k40.h: 15840: typedef union {
[; ;pic18f67k40.h: 15841: struct {
[; ;pic18f67k40.h: 15842: unsigned SP5BRGH :8;
[; ;pic18f67k40.h: 15843: };
[; ;pic18f67k40.h: 15844: } SPBRGH5bits_t;
[; ;pic18f67k40.h: 15845: extern volatile SPBRGH5bits_t SPBRGH5bits @ 0xEDF;
[; ;pic18f67k40.h: 15855: extern volatile unsigned char RC5STA @ 0xEE0;
"15857
[; ;pic18f67k40.h: 15857: asm("RC5STA equ 0EE0h");
[; <" RC5STA equ 0EE0h ;# ">
[; ;pic18f67k40.h: 15860: extern volatile unsigned char RCSTA5 @ 0xEE0;
"15862
[; ;pic18f67k40.h: 15862: asm("RCSTA5 equ 0EE0h");
[; <" RCSTA5 equ 0EE0h ;# ">
[; ;pic18f67k40.h: 15865: typedef union {
[; ;pic18f67k40.h: 15866: struct {
[; ;pic18f67k40.h: 15867: unsigned RX9D :1;
[; ;pic18f67k40.h: 15868: unsigned OERR :1;
[; ;pic18f67k40.h: 15869: unsigned FERR :1;
[; ;pic18f67k40.h: 15870: unsigned ADDEN :1;
[; ;pic18f67k40.h: 15871: unsigned CREN :1;
[; ;pic18f67k40.h: 15872: unsigned SREN :1;
[; ;pic18f67k40.h: 15873: unsigned RX9 :1;
[; ;pic18f67k40.h: 15874: unsigned SPEN :1;
[; ;pic18f67k40.h: 15875: };
[; ;pic18f67k40.h: 15876: } RC5STAbits_t;
[; ;pic18f67k40.h: 15877: extern volatile RC5STAbits_t RC5STAbits @ 0xEE0;
[; ;pic18f67k40.h: 15920: typedef union {
[; ;pic18f67k40.h: 15921: struct {
[; ;pic18f67k40.h: 15922: unsigned RX9D :1;
[; ;pic18f67k40.h: 15923: unsigned OERR :1;
[; ;pic18f67k40.h: 15924: unsigned FERR :1;
[; ;pic18f67k40.h: 15925: unsigned ADDEN :1;
[; ;pic18f67k40.h: 15926: unsigned CREN :1;
[; ;pic18f67k40.h: 15927: unsigned SREN :1;
[; ;pic18f67k40.h: 15928: unsigned RX9 :1;
[; ;pic18f67k40.h: 15929: unsigned SPEN :1;
[; ;pic18f67k40.h: 15930: };
[; ;pic18f67k40.h: 15931: } RCSTA5bits_t;
[; ;pic18f67k40.h: 15932: extern volatile RCSTA5bits_t RCSTA5bits @ 0xEE0;
[; ;pic18f67k40.h: 15977: extern volatile unsigned char TX5STA @ 0xEE1;
"15979
[; ;pic18f67k40.h: 15979: asm("TX5STA equ 0EE1h");
[; <" TX5STA equ 0EE1h ;# ">
[; ;pic18f67k40.h: 15982: extern volatile unsigned char TXSTA5 @ 0xEE1;
"15984
[; ;pic18f67k40.h: 15984: asm("TXSTA5 equ 0EE1h");
[; <" TXSTA5 equ 0EE1h ;# ">
[; ;pic18f67k40.h: 15987: typedef union {
[; ;pic18f67k40.h: 15988: struct {
[; ;pic18f67k40.h: 15989: unsigned TX9D :1;
[; ;pic18f67k40.h: 15990: unsigned TRMT :1;
[; ;pic18f67k40.h: 15991: unsigned BRGH :1;
[; ;pic18f67k40.h: 15992: unsigned SENDB :1;
[; ;pic18f67k40.h: 15993: unsigned SYNC :1;
[; ;pic18f67k40.h: 15994: unsigned TXEN :1;
[; ;pic18f67k40.h: 15995: unsigned TX9 :1;
[; ;pic18f67k40.h: 15996: unsigned CSRC :1;
[; ;pic18f67k40.h: 15997: };
[; ;pic18f67k40.h: 15998: } TX5STAbits_t;
[; ;pic18f67k40.h: 15999: extern volatile TX5STAbits_t TX5STAbits @ 0xEE1;
[; ;pic18f67k40.h: 16042: typedef union {
[; ;pic18f67k40.h: 16043: struct {
[; ;pic18f67k40.h: 16044: unsigned TX9D :1;
[; ;pic18f67k40.h: 16045: unsigned TRMT :1;
[; ;pic18f67k40.h: 16046: unsigned BRGH :1;
[; ;pic18f67k40.h: 16047: unsigned SENDB :1;
[; ;pic18f67k40.h: 16048: unsigned SYNC :1;
[; ;pic18f67k40.h: 16049: unsigned TXEN :1;
[; ;pic18f67k40.h: 16050: unsigned TX9 :1;
[; ;pic18f67k40.h: 16051: unsigned CSRC :1;
[; ;pic18f67k40.h: 16052: };
[; ;pic18f67k40.h: 16053: } TXSTA5bits_t;
[; ;pic18f67k40.h: 16054: extern volatile TXSTA5bits_t TXSTA5bits @ 0xEE1;
[; ;pic18f67k40.h: 16099: extern volatile unsigned char BAUD5CON @ 0xEE2;
"16101
[; ;pic18f67k40.h: 16101: asm("BAUD5CON equ 0EE2h");
[; <" BAUD5CON equ 0EE2h ;# ">
[; ;pic18f67k40.h: 16104: extern volatile unsigned char BAUDCON5 @ 0xEE2;
"16106
[; ;pic18f67k40.h: 16106: asm("BAUDCON5 equ 0EE2h");
[; <" BAUDCON5 equ 0EE2h ;# ">
[; ;pic18f67k40.h: 16108: extern volatile unsigned char BAUDCTL5 @ 0xEE2;
"16110
[; ;pic18f67k40.h: 16110: asm("BAUDCTL5 equ 0EE2h");
[; <" BAUDCTL5 equ 0EE2h ;# ">
[; ;pic18f67k40.h: 16113: typedef union {
[; ;pic18f67k40.h: 16114: struct {
[; ;pic18f67k40.h: 16115: unsigned ABDEN :1;
[; ;pic18f67k40.h: 16116: unsigned WUE :1;
[; ;pic18f67k40.h: 16117: unsigned :1;
[; ;pic18f67k40.h: 16118: unsigned BRG16 :1;
[; ;pic18f67k40.h: 16119: unsigned SCKP :1;
[; ;pic18f67k40.h: 16120: unsigned :1;
[; ;pic18f67k40.h: 16121: unsigned RCIDL :1;
[; ;pic18f67k40.h: 16122: unsigned ABDOVF :1;
[; ;pic18f67k40.h: 16123: };
[; ;pic18f67k40.h: 16124: } BAUD5CONbits_t;
[; ;pic18f67k40.h: 16125: extern volatile BAUD5CONbits_t BAUD5CONbits @ 0xEE2;
[; ;pic18f67k40.h: 16158: typedef union {
[; ;pic18f67k40.h: 16159: struct {
[; ;pic18f67k40.h: 16160: unsigned ABDEN :1;
[; ;pic18f67k40.h: 16161: unsigned WUE :1;
[; ;pic18f67k40.h: 16162: unsigned :1;
[; ;pic18f67k40.h: 16163: unsigned BRG16 :1;
[; ;pic18f67k40.h: 16164: unsigned SCKP :1;
[; ;pic18f67k40.h: 16165: unsigned :1;
[; ;pic18f67k40.h: 16166: unsigned RCIDL :1;
[; ;pic18f67k40.h: 16167: unsigned ABDOVF :1;
[; ;pic18f67k40.h: 16168: };
[; ;pic18f67k40.h: 16169: } BAUDCON5bits_t;
[; ;pic18f67k40.h: 16170: extern volatile BAUDCON5bits_t BAUDCON5bits @ 0xEE2;
[; ;pic18f67k40.h: 16202: typedef union {
[; ;pic18f67k40.h: 16203: struct {
[; ;pic18f67k40.h: 16204: unsigned ABDEN :1;
[; ;pic18f67k40.h: 16205: unsigned WUE :1;
[; ;pic18f67k40.h: 16206: unsigned :1;
[; ;pic18f67k40.h: 16207: unsigned BRG16 :1;
[; ;pic18f67k40.h: 16208: unsigned SCKP :1;
[; ;pic18f67k40.h: 16209: unsigned :1;
[; ;pic18f67k40.h: 16210: unsigned RCIDL :1;
[; ;pic18f67k40.h: 16211: unsigned ABDOVF :1;
[; ;pic18f67k40.h: 16212: };
[; ;pic18f67k40.h: 16213: } BAUDCTL5bits_t;
[; ;pic18f67k40.h: 16214: extern volatile BAUDCTL5bits_t BAUDCTL5bits @ 0xEE2;
[; ;pic18f67k40.h: 16249: extern volatile unsigned char RC4REG @ 0xEE3;
"16251
[; ;pic18f67k40.h: 16251: asm("RC4REG equ 0EE3h");
[; <" RC4REG equ 0EE3h ;# ">
[; ;pic18f67k40.h: 16254: extern volatile unsigned char RCREG4 @ 0xEE3;
"16256
[; ;pic18f67k40.h: 16256: asm("RCREG4 equ 0EE3h");
[; <" RCREG4 equ 0EE3h ;# ">
[; ;pic18f67k40.h: 16259: typedef union {
[; ;pic18f67k40.h: 16260: struct {
[; ;pic18f67k40.h: 16261: unsigned RC4REG :8;
[; ;pic18f67k40.h: 16262: };
[; ;pic18f67k40.h: 16263: } RC4REGbits_t;
[; ;pic18f67k40.h: 16264: extern volatile RC4REGbits_t RC4REGbits @ 0xEE3;
[; ;pic18f67k40.h: 16272: typedef union {
[; ;pic18f67k40.h: 16273: struct {
[; ;pic18f67k40.h: 16274: unsigned RC4REG :8;
[; ;pic18f67k40.h: 16275: };
[; ;pic18f67k40.h: 16276: } RCREG4bits_t;
[; ;pic18f67k40.h: 16277: extern volatile RCREG4bits_t RCREG4bits @ 0xEE3;
[; ;pic18f67k40.h: 16287: extern volatile unsigned char TX4REG @ 0xEE4;
"16289
[; ;pic18f67k40.h: 16289: asm("TX4REG equ 0EE4h");
[; <" TX4REG equ 0EE4h ;# ">
[; ;pic18f67k40.h: 16292: extern volatile unsigned char TXREG4 @ 0xEE4;
"16294
[; ;pic18f67k40.h: 16294: asm("TXREG4 equ 0EE4h");
[; <" TXREG4 equ 0EE4h ;# ">
[; ;pic18f67k40.h: 16297: typedef union {
[; ;pic18f67k40.h: 16298: struct {
[; ;pic18f67k40.h: 16299: unsigned TX4REG :8;
[; ;pic18f67k40.h: 16300: };
[; ;pic18f67k40.h: 16301: } TX4REGbits_t;
[; ;pic18f67k40.h: 16302: extern volatile TX4REGbits_t TX4REGbits @ 0xEE4;
[; ;pic18f67k40.h: 16310: typedef union {
[; ;pic18f67k40.h: 16311: struct {
[; ;pic18f67k40.h: 16312: unsigned TX4REG :8;
[; ;pic18f67k40.h: 16313: };
[; ;pic18f67k40.h: 16314: } TXREG4bits_t;
[; ;pic18f67k40.h: 16315: extern volatile TXREG4bits_t TXREG4bits @ 0xEE4;
[; ;pic18f67k40.h: 16325: extern volatile unsigned short SP4BRG @ 0xEE5;
"16327
[; ;pic18f67k40.h: 16327: asm("SP4BRG equ 0EE5h");
[; <" SP4BRG equ 0EE5h ;# ">
[; ;pic18f67k40.h: 16332: extern volatile unsigned char SP4BRGL @ 0xEE5;
"16334
[; ;pic18f67k40.h: 16334: asm("SP4BRGL equ 0EE5h");
[; <" SP4BRGL equ 0EE5h ;# ">
[; ;pic18f67k40.h: 16337: extern volatile unsigned char SPBRG4 @ 0xEE5;
"16339
[; ;pic18f67k40.h: 16339: asm("SPBRG4 equ 0EE5h");
[; <" SPBRG4 equ 0EE5h ;# ">
[; ;pic18f67k40.h: 16342: typedef union {
[; ;pic18f67k40.h: 16343: struct {
[; ;pic18f67k40.h: 16344: unsigned SP4BRGL :8;
[; ;pic18f67k40.h: 16345: };
[; ;pic18f67k40.h: 16346: } SP4BRGLbits_t;
[; ;pic18f67k40.h: 16347: extern volatile SP4BRGLbits_t SP4BRGLbits @ 0xEE5;
[; ;pic18f67k40.h: 16355: typedef union {
[; ;pic18f67k40.h: 16356: struct {
[; ;pic18f67k40.h: 16357: unsigned SP4BRGL :8;
[; ;pic18f67k40.h: 16358: };
[; ;pic18f67k40.h: 16359: } SPBRG4bits_t;
[; ;pic18f67k40.h: 16360: extern volatile SPBRG4bits_t SPBRG4bits @ 0xEE5;
[; ;pic18f67k40.h: 16370: extern volatile unsigned char SP4BRGH @ 0xEE6;
"16372
[; ;pic18f67k40.h: 16372: asm("SP4BRGH equ 0EE6h");
[; <" SP4BRGH equ 0EE6h ;# ">
[; ;pic18f67k40.h: 16375: extern volatile unsigned char SPBRGH4 @ 0xEE6;
"16377
[; ;pic18f67k40.h: 16377: asm("SPBRGH4 equ 0EE6h");
[; <" SPBRGH4 equ 0EE6h ;# ">
[; ;pic18f67k40.h: 16380: typedef union {
[; ;pic18f67k40.h: 16381: struct {
[; ;pic18f67k40.h: 16382: unsigned SP4BRGH :8;
[; ;pic18f67k40.h: 16383: };
[; ;pic18f67k40.h: 16384: } SP4BRGHbits_t;
[; ;pic18f67k40.h: 16385: extern volatile SP4BRGHbits_t SP4BRGHbits @ 0xEE6;
[; ;pic18f67k40.h: 16393: typedef union {
[; ;pic18f67k40.h: 16394: struct {
[; ;pic18f67k40.h: 16395: unsigned SP4BRGH :8;
[; ;pic18f67k40.h: 16396: };
[; ;pic18f67k40.h: 16397: } SPBRGH4bits_t;
[; ;pic18f67k40.h: 16398: extern volatile SPBRGH4bits_t SPBRGH4bits @ 0xEE6;
[; ;pic18f67k40.h: 16408: extern volatile unsigned char RC4STA @ 0xEE7;
"16410
[; ;pic18f67k40.h: 16410: asm("RC4STA equ 0EE7h");
[; <" RC4STA equ 0EE7h ;# ">
[; ;pic18f67k40.h: 16413: extern volatile unsigned char RCSTA4 @ 0xEE7;
"16415
[; ;pic18f67k40.h: 16415: asm("RCSTA4 equ 0EE7h");
[; <" RCSTA4 equ 0EE7h ;# ">
[; ;pic18f67k40.h: 16418: typedef union {
[; ;pic18f67k40.h: 16419: struct {
[; ;pic18f67k40.h: 16420: unsigned RX9D :1;
[; ;pic18f67k40.h: 16421: unsigned OERR :1;
[; ;pic18f67k40.h: 16422: unsigned FERR :1;
[; ;pic18f67k40.h: 16423: unsigned ADDEN :1;
[; ;pic18f67k40.h: 16424: unsigned CREN :1;
[; ;pic18f67k40.h: 16425: unsigned SREN :1;
[; ;pic18f67k40.h: 16426: unsigned RX9 :1;
[; ;pic18f67k40.h: 16427: unsigned SPEN :1;
[; ;pic18f67k40.h: 16428: };
[; ;pic18f67k40.h: 16429: } RC4STAbits_t;
[; ;pic18f67k40.h: 16430: extern volatile RC4STAbits_t RC4STAbits @ 0xEE7;
[; ;pic18f67k40.h: 16473: typedef union {
[; ;pic18f67k40.h: 16474: struct {
[; ;pic18f67k40.h: 16475: unsigned RX9D :1;
[; ;pic18f67k40.h: 16476: unsigned OERR :1;
[; ;pic18f67k40.h: 16477: unsigned FERR :1;
[; ;pic18f67k40.h: 16478: unsigned ADDEN :1;
[; ;pic18f67k40.h: 16479: unsigned CREN :1;
[; ;pic18f67k40.h: 16480: unsigned SREN :1;
[; ;pic18f67k40.h: 16481: unsigned RX9 :1;
[; ;pic18f67k40.h: 16482: unsigned SPEN :1;
[; ;pic18f67k40.h: 16483: };
[; ;pic18f67k40.h: 16484: } RCSTA4bits_t;
[; ;pic18f67k40.h: 16485: extern volatile RCSTA4bits_t RCSTA4bits @ 0xEE7;
[; ;pic18f67k40.h: 16530: extern volatile unsigned char TX4STA @ 0xEE8;
"16532
[; ;pic18f67k40.h: 16532: asm("TX4STA equ 0EE8h");
[; <" TX4STA equ 0EE8h ;# ">
[; ;pic18f67k40.h: 16535: extern volatile unsigned char TXSTA4 @ 0xEE8;
"16537
[; ;pic18f67k40.h: 16537: asm("TXSTA4 equ 0EE8h");
[; <" TXSTA4 equ 0EE8h ;# ">
[; ;pic18f67k40.h: 16540: typedef union {
[; ;pic18f67k40.h: 16541: struct {
[; ;pic18f67k40.h: 16542: unsigned TX9D :1;
[; ;pic18f67k40.h: 16543: unsigned TRMT :1;
[; ;pic18f67k40.h: 16544: unsigned BRGH :1;
[; ;pic18f67k40.h: 16545: unsigned SENDB :1;
[; ;pic18f67k40.h: 16546: unsigned SYNC :1;
[; ;pic18f67k40.h: 16547: unsigned TXEN :1;
[; ;pic18f67k40.h: 16548: unsigned TX9 :1;
[; ;pic18f67k40.h: 16549: unsigned CSRC :1;
[; ;pic18f67k40.h: 16550: };
[; ;pic18f67k40.h: 16551: } TX4STAbits_t;
[; ;pic18f67k40.h: 16552: extern volatile TX4STAbits_t TX4STAbits @ 0xEE8;
[; ;pic18f67k40.h: 16595: typedef union {
[; ;pic18f67k40.h: 16596: struct {
[; ;pic18f67k40.h: 16597: unsigned TX9D :1;
[; ;pic18f67k40.h: 16598: unsigned TRMT :1;
[; ;pic18f67k40.h: 16599: unsigned BRGH :1;
[; ;pic18f67k40.h: 16600: unsigned SENDB :1;
[; ;pic18f67k40.h: 16601: unsigned SYNC :1;
[; ;pic18f67k40.h: 16602: unsigned TXEN :1;
[; ;pic18f67k40.h: 16603: unsigned TX9 :1;
[; ;pic18f67k40.h: 16604: unsigned CSRC :1;
[; ;pic18f67k40.h: 16605: };
[; ;pic18f67k40.h: 16606: } TXSTA4bits_t;
[; ;pic18f67k40.h: 16607: extern volatile TXSTA4bits_t TXSTA4bits @ 0xEE8;
[; ;pic18f67k40.h: 16652: extern volatile unsigned char BAUD4CON @ 0xEE9;
"16654
[; ;pic18f67k40.h: 16654: asm("BAUD4CON equ 0EE9h");
[; <" BAUD4CON equ 0EE9h ;# ">
[; ;pic18f67k40.h: 16657: extern volatile unsigned char BAUDCON4 @ 0xEE9;
"16659
[; ;pic18f67k40.h: 16659: asm("BAUDCON4 equ 0EE9h");
[; <" BAUDCON4 equ 0EE9h ;# ">
[; ;pic18f67k40.h: 16661: extern volatile unsigned char BAUDCTL4 @ 0xEE9;
"16663
[; ;pic18f67k40.h: 16663: asm("BAUDCTL4 equ 0EE9h");
[; <" BAUDCTL4 equ 0EE9h ;# ">
[; ;pic18f67k40.h: 16666: typedef union {
[; ;pic18f67k40.h: 16667: struct {
[; ;pic18f67k40.h: 16668: unsigned ABDEN :1;
[; ;pic18f67k40.h: 16669: unsigned WUE :1;
[; ;pic18f67k40.h: 16670: unsigned :1;
[; ;pic18f67k40.h: 16671: unsigned BRG16 :1;
[; ;pic18f67k40.h: 16672: unsigned SCKP :1;
[; ;pic18f67k40.h: 16673: unsigned :1;
[; ;pic18f67k40.h: 16674: unsigned RCIDL :1;
[; ;pic18f67k40.h: 16675: unsigned ABDOVF :1;
[; ;pic18f67k40.h: 16676: };
[; ;pic18f67k40.h: 16677: } BAUD4CONbits_t;
[; ;pic18f67k40.h: 16678: extern volatile BAUD4CONbits_t BAUD4CONbits @ 0xEE9;
[; ;pic18f67k40.h: 16711: typedef union {
[; ;pic18f67k40.h: 16712: struct {
[; ;pic18f67k40.h: 16713: unsigned ABDEN :1;
[; ;pic18f67k40.h: 16714: unsigned WUE :1;
[; ;pic18f67k40.h: 16715: unsigned :1;
[; ;pic18f67k40.h: 16716: unsigned BRG16 :1;
[; ;pic18f67k40.h: 16717: unsigned SCKP :1;
[; ;pic18f67k40.h: 16718: unsigned :1;
[; ;pic18f67k40.h: 16719: unsigned RCIDL :1;
[; ;pic18f67k40.h: 16720: unsigned ABDOVF :1;
[; ;pic18f67k40.h: 16721: };
[; ;pic18f67k40.h: 16722: } BAUDCON4bits_t;
[; ;pic18f67k40.h: 16723: extern volatile BAUDCON4bits_t BAUDCON4bits @ 0xEE9;
[; ;pic18f67k40.h: 16755: typedef union {
[; ;pic18f67k40.h: 16756: struct {
[; ;pic18f67k40.h: 16757: unsigned ABDEN :1;
[; ;pic18f67k40.h: 16758: unsigned WUE :1;
[; ;pic18f67k40.h: 16759: unsigned :1;
[; ;pic18f67k40.h: 16760: unsigned BRG16 :1;
[; ;pic18f67k40.h: 16761: unsigned SCKP :1;
[; ;pic18f67k40.h: 16762: unsigned :1;
[; ;pic18f67k40.h: 16763: unsigned RCIDL :1;
[; ;pic18f67k40.h: 16764: unsigned ABDOVF :1;
[; ;pic18f67k40.h: 16765: };
[; ;pic18f67k40.h: 16766: } BAUDCTL4bits_t;
[; ;pic18f67k40.h: 16767: extern volatile BAUDCTL4bits_t BAUDCTL4bits @ 0xEE9;
[; ;pic18f67k40.h: 16802: extern volatile unsigned char RC3REG @ 0xEEA;
"16804
[; ;pic18f67k40.h: 16804: asm("RC3REG equ 0EEAh");
[; <" RC3REG equ 0EEAh ;# ">
[; ;pic18f67k40.h: 16807: extern volatile unsigned char RCREG3 @ 0xEEA;
"16809
[; ;pic18f67k40.h: 16809: asm("RCREG3 equ 0EEAh");
[; <" RCREG3 equ 0EEAh ;# ">
[; ;pic18f67k40.h: 16812: typedef union {
[; ;pic18f67k40.h: 16813: struct {
[; ;pic18f67k40.h: 16814: unsigned RC3REG :8;
[; ;pic18f67k40.h: 16815: };
[; ;pic18f67k40.h: 16816: } RC3REGbits_t;
[; ;pic18f67k40.h: 16817: extern volatile RC3REGbits_t RC3REGbits @ 0xEEA;
[; ;pic18f67k40.h: 16825: typedef union {
[; ;pic18f67k40.h: 16826: struct {
[; ;pic18f67k40.h: 16827: unsigned RC3REG :8;
[; ;pic18f67k40.h: 16828: };
[; ;pic18f67k40.h: 16829: } RCREG3bits_t;
[; ;pic18f67k40.h: 16830: extern volatile RCREG3bits_t RCREG3bits @ 0xEEA;
[; ;pic18f67k40.h: 16840: extern volatile unsigned char TX3REG @ 0xEEB;
"16842
[; ;pic18f67k40.h: 16842: asm("TX3REG equ 0EEBh");
[; <" TX3REG equ 0EEBh ;# ">
[; ;pic18f67k40.h: 16845: extern volatile unsigned char TXREG3 @ 0xEEB;
"16847
[; ;pic18f67k40.h: 16847: asm("TXREG3 equ 0EEBh");
[; <" TXREG3 equ 0EEBh ;# ">
[; ;pic18f67k40.h: 16850: typedef union {
[; ;pic18f67k40.h: 16851: struct {
[; ;pic18f67k40.h: 16852: unsigned TX3REG :8;
[; ;pic18f67k40.h: 16853: };
[; ;pic18f67k40.h: 16854: } TX3REGbits_t;
[; ;pic18f67k40.h: 16855: extern volatile TX3REGbits_t TX3REGbits @ 0xEEB;
[; ;pic18f67k40.h: 16863: typedef union {
[; ;pic18f67k40.h: 16864: struct {
[; ;pic18f67k40.h: 16865: unsigned TX3REG :8;
[; ;pic18f67k40.h: 16866: };
[; ;pic18f67k40.h: 16867: } TXREG3bits_t;
[; ;pic18f67k40.h: 16868: extern volatile TXREG3bits_t TXREG3bits @ 0xEEB;
[; ;pic18f67k40.h: 16878: extern volatile unsigned short SP3BRG @ 0xEEC;
"16880
[; ;pic18f67k40.h: 16880: asm("SP3BRG equ 0EECh");
[; <" SP3BRG equ 0EECh ;# ">
[; ;pic18f67k40.h: 16885: extern volatile unsigned char SP3BRGL @ 0xEEC;
"16887
[; ;pic18f67k40.h: 16887: asm("SP3BRGL equ 0EECh");
[; <" SP3BRGL equ 0EECh ;# ">
[; ;pic18f67k40.h: 16890: extern volatile unsigned char SPBRG3 @ 0xEEC;
"16892
[; ;pic18f67k40.h: 16892: asm("SPBRG3 equ 0EECh");
[; <" SPBRG3 equ 0EECh ;# ">
[; ;pic18f67k40.h: 16895: typedef union {
[; ;pic18f67k40.h: 16896: struct {
[; ;pic18f67k40.h: 16897: unsigned SP3BRGL :8;
[; ;pic18f67k40.h: 16898: };
[; ;pic18f67k40.h: 16899: } SP3BRGLbits_t;
[; ;pic18f67k40.h: 16900: extern volatile SP3BRGLbits_t SP3BRGLbits @ 0xEEC;
[; ;pic18f67k40.h: 16908: typedef union {
[; ;pic18f67k40.h: 16909: struct {
[; ;pic18f67k40.h: 16910: unsigned SP3BRGL :8;
[; ;pic18f67k40.h: 16911: };
[; ;pic18f67k40.h: 16912: } SPBRG3bits_t;
[; ;pic18f67k40.h: 16913: extern volatile SPBRG3bits_t SPBRG3bits @ 0xEEC;
[; ;pic18f67k40.h: 16923: extern volatile unsigned char SP3BRGH @ 0xEED;
"16925
[; ;pic18f67k40.h: 16925: asm("SP3BRGH equ 0EEDh");
[; <" SP3BRGH equ 0EEDh ;# ">
[; ;pic18f67k40.h: 16928: extern volatile unsigned char SPBRGH3 @ 0xEED;
"16930
[; ;pic18f67k40.h: 16930: asm("SPBRGH3 equ 0EEDh");
[; <" SPBRGH3 equ 0EEDh ;# ">
[; ;pic18f67k40.h: 16933: typedef union {
[; ;pic18f67k40.h: 16934: struct {
[; ;pic18f67k40.h: 16935: unsigned SP3BRGH :8;
[; ;pic18f67k40.h: 16936: };
[; ;pic18f67k40.h: 16937: } SP3BRGHbits_t;
[; ;pic18f67k40.h: 16938: extern volatile SP3BRGHbits_t SP3BRGHbits @ 0xEED;
[; ;pic18f67k40.h: 16946: typedef union {
[; ;pic18f67k40.h: 16947: struct {
[; ;pic18f67k40.h: 16948: unsigned SP3BRGH :8;
[; ;pic18f67k40.h: 16949: };
[; ;pic18f67k40.h: 16950: } SPBRGH3bits_t;
[; ;pic18f67k40.h: 16951: extern volatile SPBRGH3bits_t SPBRGH3bits @ 0xEED;
[; ;pic18f67k40.h: 16961: extern volatile unsigned char RC3STA @ 0xEEE;
"16963
[; ;pic18f67k40.h: 16963: asm("RC3STA equ 0EEEh");
[; <" RC3STA equ 0EEEh ;# ">
[; ;pic18f67k40.h: 16966: extern volatile unsigned char RCSTA3 @ 0xEEE;
"16968
[; ;pic18f67k40.h: 16968: asm("RCSTA3 equ 0EEEh");
[; <" RCSTA3 equ 0EEEh ;# ">
[; ;pic18f67k40.h: 16971: typedef union {
[; ;pic18f67k40.h: 16972: struct {
[; ;pic18f67k40.h: 16973: unsigned RX9D :1;
[; ;pic18f67k40.h: 16974: unsigned OERR :1;
[; ;pic18f67k40.h: 16975: unsigned FERR :1;
[; ;pic18f67k40.h: 16976: unsigned ADDEN :1;
[; ;pic18f67k40.h: 16977: unsigned CREN :1;
[; ;pic18f67k40.h: 16978: unsigned SREN :1;
[; ;pic18f67k40.h: 16979: unsigned RX9 :1;
[; ;pic18f67k40.h: 16980: unsigned SPEN :1;
[; ;pic18f67k40.h: 16981: };
[; ;pic18f67k40.h: 16982: } RC3STAbits_t;
[; ;pic18f67k40.h: 16983: extern volatile RC3STAbits_t RC3STAbits @ 0xEEE;
[; ;pic18f67k40.h: 17026: typedef union {
[; ;pic18f67k40.h: 17027: struct {
[; ;pic18f67k40.h: 17028: unsigned RX9D :1;
[; ;pic18f67k40.h: 17029: unsigned OERR :1;
[; ;pic18f67k40.h: 17030: unsigned FERR :1;
[; ;pic18f67k40.h: 17031: unsigned ADDEN :1;
[; ;pic18f67k40.h: 17032: unsigned CREN :1;
[; ;pic18f67k40.h: 17033: unsigned SREN :1;
[; ;pic18f67k40.h: 17034: unsigned RX9 :1;
[; ;pic18f67k40.h: 17035: unsigned SPEN :1;
[; ;pic18f67k40.h: 17036: };
[; ;pic18f67k40.h: 17037: } RCSTA3bits_t;
[; ;pic18f67k40.h: 17038: extern volatile RCSTA3bits_t RCSTA3bits @ 0xEEE;
[; ;pic18f67k40.h: 17083: extern volatile unsigned char TX3STA @ 0xEEF;
"17085
[; ;pic18f67k40.h: 17085: asm("TX3STA equ 0EEFh");
[; <" TX3STA equ 0EEFh ;# ">
[; ;pic18f67k40.h: 17088: extern volatile unsigned char TXSTA3 @ 0xEEF;
"17090
[; ;pic18f67k40.h: 17090: asm("TXSTA3 equ 0EEFh");
[; <" TXSTA3 equ 0EEFh ;# ">
[; ;pic18f67k40.h: 17093: typedef union {
[; ;pic18f67k40.h: 17094: struct {
[; ;pic18f67k40.h: 17095: unsigned TX9D :1;
[; ;pic18f67k40.h: 17096: unsigned TRMT :1;
[; ;pic18f67k40.h: 17097: unsigned BRGH :1;
[; ;pic18f67k40.h: 17098: unsigned SENDB :1;
[; ;pic18f67k40.h: 17099: unsigned SYNC :1;
[; ;pic18f67k40.h: 17100: unsigned TXEN :1;
[; ;pic18f67k40.h: 17101: unsigned TX9 :1;
[; ;pic18f67k40.h: 17102: unsigned CSRC :1;
[; ;pic18f67k40.h: 17103: };
[; ;pic18f67k40.h: 17104: } TX3STAbits_t;
[; ;pic18f67k40.h: 17105: extern volatile TX3STAbits_t TX3STAbits @ 0xEEF;
[; ;pic18f67k40.h: 17148: typedef union {
[; ;pic18f67k40.h: 17149: struct {
[; ;pic18f67k40.h: 17150: unsigned TX9D :1;
[; ;pic18f67k40.h: 17151: unsigned TRMT :1;
[; ;pic18f67k40.h: 17152: unsigned BRGH :1;
[; ;pic18f67k40.h: 17153: unsigned SENDB :1;
[; ;pic18f67k40.h: 17154: unsigned SYNC :1;
[; ;pic18f67k40.h: 17155: unsigned TXEN :1;
[; ;pic18f67k40.h: 17156: unsigned TX9 :1;
[; ;pic18f67k40.h: 17157: unsigned CSRC :1;
[; ;pic18f67k40.h: 17158: };
[; ;pic18f67k40.h: 17159: } TXSTA3bits_t;
[; ;pic18f67k40.h: 17160: extern volatile TXSTA3bits_t TXSTA3bits @ 0xEEF;
[; ;pic18f67k40.h: 17205: extern volatile unsigned char BAUD3CON @ 0xEF0;
"17207
[; ;pic18f67k40.h: 17207: asm("BAUD3CON equ 0EF0h");
[; <" BAUD3CON equ 0EF0h ;# ">
[; ;pic18f67k40.h: 17210: extern volatile unsigned char BAUDCON3 @ 0xEF0;
"17212
[; ;pic18f67k40.h: 17212: asm("BAUDCON3 equ 0EF0h");
[; <" BAUDCON3 equ 0EF0h ;# ">
[; ;pic18f67k40.h: 17214: extern volatile unsigned char BAUDCTL3 @ 0xEF0;
"17216
[; ;pic18f67k40.h: 17216: asm("BAUDCTL3 equ 0EF0h");
[; <" BAUDCTL3 equ 0EF0h ;# ">
[; ;pic18f67k40.h: 17219: typedef union {
[; ;pic18f67k40.h: 17220: struct {
[; ;pic18f67k40.h: 17221: unsigned ABDEN :1;
[; ;pic18f67k40.h: 17222: unsigned WUE :1;
[; ;pic18f67k40.h: 17223: unsigned :1;
[; ;pic18f67k40.h: 17224: unsigned BRG16 :1;
[; ;pic18f67k40.h: 17225: unsigned SCKP :1;
[; ;pic18f67k40.h: 17226: unsigned :1;
[; ;pic18f67k40.h: 17227: unsigned RCIDL :1;
[; ;pic18f67k40.h: 17228: unsigned ABDOVF :1;
[; ;pic18f67k40.h: 17229: };
[; ;pic18f67k40.h: 17230: } BAUD3CONbits_t;
[; ;pic18f67k40.h: 17231: extern volatile BAUD3CONbits_t BAUD3CONbits @ 0xEF0;
[; ;pic18f67k40.h: 17264: typedef union {
[; ;pic18f67k40.h: 17265: struct {
[; ;pic18f67k40.h: 17266: unsigned ABDEN :1;
[; ;pic18f67k40.h: 17267: unsigned WUE :1;
[; ;pic18f67k40.h: 17268: unsigned :1;
[; ;pic18f67k40.h: 17269: unsigned BRG16 :1;
[; ;pic18f67k40.h: 17270: unsigned SCKP :1;
[; ;pic18f67k40.h: 17271: unsigned :1;
[; ;pic18f67k40.h: 17272: unsigned RCIDL :1;
[; ;pic18f67k40.h: 17273: unsigned ABDOVF :1;
[; ;pic18f67k40.h: 17274: };
[; ;pic18f67k40.h: 17275: } BAUDCON3bits_t;
[; ;pic18f67k40.h: 17276: extern volatile BAUDCON3bits_t BAUDCON3bits @ 0xEF0;
[; ;pic18f67k40.h: 17308: typedef union {
[; ;pic18f67k40.h: 17309: struct {
[; ;pic18f67k40.h: 17310: unsigned ABDEN :1;
[; ;pic18f67k40.h: 17311: unsigned WUE :1;
[; ;pic18f67k40.h: 17312: unsigned :1;
[; ;pic18f67k40.h: 17313: unsigned BRG16 :1;
[; ;pic18f67k40.h: 17314: unsigned SCKP :1;
[; ;pic18f67k40.h: 17315: unsigned :1;
[; ;pic18f67k40.h: 17316: unsigned RCIDL :1;
[; ;pic18f67k40.h: 17317: unsigned ABDOVF :1;
[; ;pic18f67k40.h: 17318: };
[; ;pic18f67k40.h: 17319: } BAUDCTL3bits_t;
[; ;pic18f67k40.h: 17320: extern volatile BAUDCTL3bits_t BAUDCTL3bits @ 0xEF0;
[; ;pic18f67k40.h: 17355: extern volatile unsigned char RC2REG @ 0xEF1;
"17357
[; ;pic18f67k40.h: 17357: asm("RC2REG equ 0EF1h");
[; <" RC2REG equ 0EF1h ;# ">
[; ;pic18f67k40.h: 17360: extern volatile unsigned char RCREG2 @ 0xEF1;
"17362
[; ;pic18f67k40.h: 17362: asm("RCREG2 equ 0EF1h");
[; <" RCREG2 equ 0EF1h ;# ">
[; ;pic18f67k40.h: 17365: typedef union {
[; ;pic18f67k40.h: 17366: struct {
[; ;pic18f67k40.h: 17367: unsigned RC2REG :8;
[; ;pic18f67k40.h: 17368: };
[; ;pic18f67k40.h: 17369: } RC2REGbits_t;
[; ;pic18f67k40.h: 17370: extern volatile RC2REGbits_t RC2REGbits @ 0xEF1;
[; ;pic18f67k40.h: 17378: typedef union {
[; ;pic18f67k40.h: 17379: struct {
[; ;pic18f67k40.h: 17380: unsigned RC2REG :8;
[; ;pic18f67k40.h: 17381: };
[; ;pic18f67k40.h: 17382: } RCREG2bits_t;
[; ;pic18f67k40.h: 17383: extern volatile RCREG2bits_t RCREG2bits @ 0xEF1;
[; ;pic18f67k40.h: 17393: extern volatile unsigned char TX2REG @ 0xEF2;
"17395
[; ;pic18f67k40.h: 17395: asm("TX2REG equ 0EF2h");
[; <" TX2REG equ 0EF2h ;# ">
[; ;pic18f67k40.h: 17398: extern volatile unsigned char TXREG2 @ 0xEF2;
"17400
[; ;pic18f67k40.h: 17400: asm("TXREG2 equ 0EF2h");
[; <" TXREG2 equ 0EF2h ;# ">
[; ;pic18f67k40.h: 17403: typedef union {
[; ;pic18f67k40.h: 17404: struct {
[; ;pic18f67k40.h: 17405: unsigned TX2REG :8;
[; ;pic18f67k40.h: 17406: };
[; ;pic18f67k40.h: 17407: } TX2REGbits_t;
[; ;pic18f67k40.h: 17408: extern volatile TX2REGbits_t TX2REGbits @ 0xEF2;
[; ;pic18f67k40.h: 17416: typedef union {
[; ;pic18f67k40.h: 17417: struct {
[; ;pic18f67k40.h: 17418: unsigned TX2REG :8;
[; ;pic18f67k40.h: 17419: };
[; ;pic18f67k40.h: 17420: } TXREG2bits_t;
[; ;pic18f67k40.h: 17421: extern volatile TXREG2bits_t TXREG2bits @ 0xEF2;
[; ;pic18f67k40.h: 17431: extern volatile unsigned short SP2BRG @ 0xEF3;
"17433
[; ;pic18f67k40.h: 17433: asm("SP2BRG equ 0EF3h");
[; <" SP2BRG equ 0EF3h ;# ">
[; ;pic18f67k40.h: 17438: extern volatile unsigned char SP2BRGL @ 0xEF3;
"17440
[; ;pic18f67k40.h: 17440: asm("SP2BRGL equ 0EF3h");
[; <" SP2BRGL equ 0EF3h ;# ">
[; ;pic18f67k40.h: 17443: extern volatile unsigned char SPBRG2 @ 0xEF3;
"17445
[; ;pic18f67k40.h: 17445: asm("SPBRG2 equ 0EF3h");
[; <" SPBRG2 equ 0EF3h ;# ">
[; ;pic18f67k40.h: 17448: typedef union {
[; ;pic18f67k40.h: 17449: struct {
[; ;pic18f67k40.h: 17450: unsigned SP2BRGL :8;
[; ;pic18f67k40.h: 17451: };
[; ;pic18f67k40.h: 17452: } SP2BRGLbits_t;
[; ;pic18f67k40.h: 17453: extern volatile SP2BRGLbits_t SP2BRGLbits @ 0xEF3;
[; ;pic18f67k40.h: 17461: typedef union {
[; ;pic18f67k40.h: 17462: struct {
[; ;pic18f67k40.h: 17463: unsigned SP2BRGL :8;
[; ;pic18f67k40.h: 17464: };
[; ;pic18f67k40.h: 17465: } SPBRG2bits_t;
[; ;pic18f67k40.h: 17466: extern volatile SPBRG2bits_t SPBRG2bits @ 0xEF3;
[; ;pic18f67k40.h: 17476: extern volatile unsigned char SP2BRGH @ 0xEF4;
"17478
[; ;pic18f67k40.h: 17478: asm("SP2BRGH equ 0EF4h");
[; <" SP2BRGH equ 0EF4h ;# ">
[; ;pic18f67k40.h: 17481: extern volatile unsigned char SPBRGH2 @ 0xEF4;
"17483
[; ;pic18f67k40.h: 17483: asm("SPBRGH2 equ 0EF4h");
[; <" SPBRGH2 equ 0EF4h ;# ">
[; ;pic18f67k40.h: 17486: typedef union {
[; ;pic18f67k40.h: 17487: struct {
[; ;pic18f67k40.h: 17488: unsigned SP2BRGH :8;
[; ;pic18f67k40.h: 17489: };
[; ;pic18f67k40.h: 17490: } SP2BRGHbits_t;
[; ;pic18f67k40.h: 17491: extern volatile SP2BRGHbits_t SP2BRGHbits @ 0xEF4;
[; ;pic18f67k40.h: 17499: typedef union {
[; ;pic18f67k40.h: 17500: struct {
[; ;pic18f67k40.h: 17501: unsigned SP2BRGH :8;
[; ;pic18f67k40.h: 17502: };
[; ;pic18f67k40.h: 17503: } SPBRGH2bits_t;
[; ;pic18f67k40.h: 17504: extern volatile SPBRGH2bits_t SPBRGH2bits @ 0xEF4;
[; ;pic18f67k40.h: 17514: extern volatile unsigned char RC2STA @ 0xEF5;
"17516
[; ;pic18f67k40.h: 17516: asm("RC2STA equ 0EF5h");
[; <" RC2STA equ 0EF5h ;# ">
[; ;pic18f67k40.h: 17519: extern volatile unsigned char RCSTA2 @ 0xEF5;
"17521
[; ;pic18f67k40.h: 17521: asm("RCSTA2 equ 0EF5h");
[; <" RCSTA2 equ 0EF5h ;# ">
[; ;pic18f67k40.h: 17524: typedef union {
[; ;pic18f67k40.h: 17525: struct {
[; ;pic18f67k40.h: 17526: unsigned RX9D :1;
[; ;pic18f67k40.h: 17527: unsigned OERR :1;
[; ;pic18f67k40.h: 17528: unsigned FERR :1;
[; ;pic18f67k40.h: 17529: unsigned ADDEN :1;
[; ;pic18f67k40.h: 17530: unsigned CREN :1;
[; ;pic18f67k40.h: 17531: unsigned SREN :1;
[; ;pic18f67k40.h: 17532: unsigned RX9 :1;
[; ;pic18f67k40.h: 17533: unsigned SPEN :1;
[; ;pic18f67k40.h: 17534: };
[; ;pic18f67k40.h: 17535: struct {
[; ;pic18f67k40.h: 17536: unsigned :6;
[; ;pic18f67k40.h: 17537: unsigned RC8_92 :1;
[; ;pic18f67k40.h: 17538: };
[; ;pic18f67k40.h: 17539: struct {
[; ;pic18f67k40.h: 17540: unsigned :6;
[; ;pic18f67k40.h: 17541: unsigned RC92 :1;
[; ;pic18f67k40.h: 17542: };
[; ;pic18f67k40.h: 17543: struct {
[; ;pic18f67k40.h: 17544: unsigned RCD82 :1;
[; ;pic18f67k40.h: 17545: };
[; ;pic18f67k40.h: 17546: } RC2STAbits_t;
[; ;pic18f67k40.h: 17547: extern volatile RC2STAbits_t RC2STAbits @ 0xEF5;
[; ;pic18f67k40.h: 17605: typedef union {
[; ;pic18f67k40.h: 17606: struct {
[; ;pic18f67k40.h: 17607: unsigned RX9D :1;
[; ;pic18f67k40.h: 17608: unsigned OERR :1;
[; ;pic18f67k40.h: 17609: unsigned FERR :1;
[; ;pic18f67k40.h: 17610: unsigned ADDEN :1;
[; ;pic18f67k40.h: 17611: unsigned CREN :1;
[; ;pic18f67k40.h: 17612: unsigned SREN :1;
[; ;pic18f67k40.h: 17613: unsigned RX9 :1;
[; ;pic18f67k40.h: 17614: unsigned SPEN :1;
[; ;pic18f67k40.h: 17615: };
[; ;pic18f67k40.h: 17616: struct {
[; ;pic18f67k40.h: 17617: unsigned :6;
[; ;pic18f67k40.h: 17618: unsigned RC8_92 :1;
[; ;pic18f67k40.h: 17619: };
[; ;pic18f67k40.h: 17620: struct {
[; ;pic18f67k40.h: 17621: unsigned :6;
[; ;pic18f67k40.h: 17622: unsigned RC92 :1;
[; ;pic18f67k40.h: 17623: };
[; ;pic18f67k40.h: 17624: struct {
[; ;pic18f67k40.h: 17625: unsigned RCD82 :1;
[; ;pic18f67k40.h: 17626: };
[; ;pic18f67k40.h: 17627: } RCSTA2bits_t;
[; ;pic18f67k40.h: 17628: extern volatile RCSTA2bits_t RCSTA2bits @ 0xEF5;
[; ;pic18f67k40.h: 17688: extern volatile unsigned char TX2STA @ 0xEF6;
"17690
[; ;pic18f67k40.h: 17690: asm("TX2STA equ 0EF6h");
[; <" TX2STA equ 0EF6h ;# ">
[; ;pic18f67k40.h: 17693: extern volatile unsigned char TXSTA2 @ 0xEF6;
"17695
[; ;pic18f67k40.h: 17695: asm("TXSTA2 equ 0EF6h");
[; <" TXSTA2 equ 0EF6h ;# ">
[; ;pic18f67k40.h: 17698: typedef union {
[; ;pic18f67k40.h: 17699: struct {
[; ;pic18f67k40.h: 17700: unsigned TX9D :1;
[; ;pic18f67k40.h: 17701: unsigned TRMT :1;
[; ;pic18f67k40.h: 17702: unsigned BRGH :1;
[; ;pic18f67k40.h: 17703: unsigned SENDB :1;
[; ;pic18f67k40.h: 17704: unsigned SYNC :1;
[; ;pic18f67k40.h: 17705: unsigned TXEN :1;
[; ;pic18f67k40.h: 17706: unsigned TX9 :1;
[; ;pic18f67k40.h: 17707: unsigned CSRC :1;
[; ;pic18f67k40.h: 17708: };
[; ;pic18f67k40.h: 17709: struct {
[; ;pic18f67k40.h: 17710: unsigned :6;
[; ;pic18f67k40.h: 17711: unsigned TX8_92 :1;
[; ;pic18f67k40.h: 17712: };
[; ;pic18f67k40.h: 17713: struct {
[; ;pic18f67k40.h: 17714: unsigned TXD82 :1;
[; ;pic18f67k40.h: 17715: };
[; ;pic18f67k40.h: 17716: } TX2STAbits_t;
[; ;pic18f67k40.h: 17717: extern volatile TX2STAbits_t TX2STAbits @ 0xEF6;
[; ;pic18f67k40.h: 17770: typedef union {
[; ;pic18f67k40.h: 17771: struct {
[; ;pic18f67k40.h: 17772: unsigned TX9D :1;
[; ;pic18f67k40.h: 17773: unsigned TRMT :1;
[; ;pic18f67k40.h: 17774: unsigned BRGH :1;
[; ;pic18f67k40.h: 17775: unsigned SENDB :1;
[; ;pic18f67k40.h: 17776: unsigned SYNC :1;
[; ;pic18f67k40.h: 17777: unsigned TXEN :1;
[; ;pic18f67k40.h: 17778: unsigned TX9 :1;
[; ;pic18f67k40.h: 17779: unsigned CSRC :1;
[; ;pic18f67k40.h: 17780: };
[; ;pic18f67k40.h: 17781: struct {
[; ;pic18f67k40.h: 17782: unsigned :6;
[; ;pic18f67k40.h: 17783: unsigned TX8_92 :1;
[; ;pic18f67k40.h: 17784: };
[; ;pic18f67k40.h: 17785: struct {
[; ;pic18f67k40.h: 17786: unsigned TXD82 :1;
[; ;pic18f67k40.h: 17787: };
[; ;pic18f67k40.h: 17788: } TXSTA2bits_t;
[; ;pic18f67k40.h: 17789: extern volatile TXSTA2bits_t TXSTA2bits @ 0xEF6;
[; ;pic18f67k40.h: 17844: extern volatile unsigned char BAUD2CON @ 0xEF7;
"17846
[; ;pic18f67k40.h: 17846: asm("BAUD2CON equ 0EF7h");
[; <" BAUD2CON equ 0EF7h ;# ">
[; ;pic18f67k40.h: 17849: extern volatile unsigned char BAUDCON2 @ 0xEF7;
"17851
[; ;pic18f67k40.h: 17851: asm("BAUDCON2 equ 0EF7h");
[; <" BAUDCON2 equ 0EF7h ;# ">
[; ;pic18f67k40.h: 17853: extern volatile unsigned char BAUDCTL2 @ 0xEF7;
"17855
[; ;pic18f67k40.h: 17855: asm("BAUDCTL2 equ 0EF7h");
[; <" BAUDCTL2 equ 0EF7h ;# ">
[; ;pic18f67k40.h: 17858: typedef union {
[; ;pic18f67k40.h: 17859: struct {
[; ;pic18f67k40.h: 17860: unsigned ABDEN :1;
[; ;pic18f67k40.h: 17861: unsigned WUE :1;
[; ;pic18f67k40.h: 17862: unsigned :1;
[; ;pic18f67k40.h: 17863: unsigned BRG16 :1;
[; ;pic18f67k40.h: 17864: unsigned SCKP :1;
[; ;pic18f67k40.h: 17865: unsigned :1;
[; ;pic18f67k40.h: 17866: unsigned RCIDL :1;
[; ;pic18f67k40.h: 17867: unsigned ABDOVF :1;
[; ;pic18f67k40.h: 17868: };
[; ;pic18f67k40.h: 17869: struct {
[; ;pic18f67k40.h: 17870: unsigned ABDEN2 :1;
[; ;pic18f67k40.h: 17871: };
[; ;pic18f67k40.h: 17872: struct {
[; ;pic18f67k40.h: 17873: unsigned :7;
[; ;pic18f67k40.h: 17874: unsigned ABDOVF2 :1;
[; ;pic18f67k40.h: 17875: };
[; ;pic18f67k40.h: 17876: struct {
[; ;pic18f67k40.h: 17877: unsigned :3;
[; ;pic18f67k40.h: 17878: unsigned BRG162 :1;
[; ;pic18f67k40.h: 17879: };
[; ;pic18f67k40.h: 17880: struct {
[; ;pic18f67k40.h: 17881: unsigned :6;
[; ;pic18f67k40.h: 17882: unsigned RCIDL2 :1;
[; ;pic18f67k40.h: 17883: };
[; ;pic18f67k40.h: 17884: struct {
[; ;pic18f67k40.h: 17885: unsigned :6;
[; ;pic18f67k40.h: 17886: unsigned RCMT2 :1;
[; ;pic18f67k40.h: 17887: };
[; ;pic18f67k40.h: 17888: struct {
[; ;pic18f67k40.h: 17889: unsigned :4;
[; ;pic18f67k40.h: 17890: unsigned SCKP2 :1;
[; ;pic18f67k40.h: 17891: };
[; ;pic18f67k40.h: 17892: struct {
[; ;pic18f67k40.h: 17893: unsigned :4;
[; ;pic18f67k40.h: 17894: unsigned TXCKP2 :1;
[; ;pic18f67k40.h: 17895: };
[; ;pic18f67k40.h: 17896: struct {
[; ;pic18f67k40.h: 17897: unsigned :1;
[; ;pic18f67k40.h: 17898: unsigned WUE2 :1;
[; ;pic18f67k40.h: 17899: };
[; ;pic18f67k40.h: 17900: } BAUD2CONbits_t;
[; ;pic18f67k40.h: 17901: extern volatile BAUD2CONbits_t BAUD2CONbits @ 0xEF7;
[; ;pic18f67k40.h: 17974: typedef union {
[; ;pic18f67k40.h: 17975: struct {
[; ;pic18f67k40.h: 17976: unsigned ABDEN :1;
[; ;pic18f67k40.h: 17977: unsigned WUE :1;
[; ;pic18f67k40.h: 17978: unsigned :1;
[; ;pic18f67k40.h: 17979: unsigned BRG16 :1;
[; ;pic18f67k40.h: 17980: unsigned SCKP :1;
[; ;pic18f67k40.h: 17981: unsigned :1;
[; ;pic18f67k40.h: 17982: unsigned RCIDL :1;
[; ;pic18f67k40.h: 17983: unsigned ABDOVF :1;
[; ;pic18f67k40.h: 17984: };
[; ;pic18f67k40.h: 17985: struct {
[; ;pic18f67k40.h: 17986: unsigned ABDEN2 :1;
[; ;pic18f67k40.h: 17987: };
[; ;pic18f67k40.h: 17988: struct {
[; ;pic18f67k40.h: 17989: unsigned :7;
[; ;pic18f67k40.h: 17990: unsigned ABDOVF2 :1;
[; ;pic18f67k40.h: 17991: };
[; ;pic18f67k40.h: 17992: struct {
[; ;pic18f67k40.h: 17993: unsigned :3;
[; ;pic18f67k40.h: 17994: unsigned BRG162 :1;
[; ;pic18f67k40.h: 17995: };
[; ;pic18f67k40.h: 17996: struct {
[; ;pic18f67k40.h: 17997: unsigned :6;
[; ;pic18f67k40.h: 17998: unsigned RCIDL2 :1;
[; ;pic18f67k40.h: 17999: };
[; ;pic18f67k40.h: 18000: struct {
[; ;pic18f67k40.h: 18001: unsigned :6;
[; ;pic18f67k40.h: 18002: unsigned RCMT2 :1;
[; ;pic18f67k40.h: 18003: };
[; ;pic18f67k40.h: 18004: struct {
[; ;pic18f67k40.h: 18005: unsigned :4;
[; ;pic18f67k40.h: 18006: unsigned SCKP2 :1;
[; ;pic18f67k40.h: 18007: };
[; ;pic18f67k40.h: 18008: struct {
[; ;pic18f67k40.h: 18009: unsigned :4;
[; ;pic18f67k40.h: 18010: unsigned TXCKP2 :1;
[; ;pic18f67k40.h: 18011: };
[; ;pic18f67k40.h: 18012: struct {
[; ;pic18f67k40.h: 18013: unsigned :1;
[; ;pic18f67k40.h: 18014: unsigned WUE2 :1;
[; ;pic18f67k40.h: 18015: };
[; ;pic18f67k40.h: 18016: } BAUDCON2bits_t;
[; ;pic18f67k40.h: 18017: extern volatile BAUDCON2bits_t BAUDCON2bits @ 0xEF7;
[; ;pic18f67k40.h: 18089: typedef union {
[; ;pic18f67k40.h: 18090: struct {
[; ;pic18f67k40.h: 18091: unsigned ABDEN :1;
[; ;pic18f67k40.h: 18092: unsigned WUE :1;
[; ;pic18f67k40.h: 18093: unsigned :1;
[; ;pic18f67k40.h: 18094: unsigned BRG16 :1;
[; ;pic18f67k40.h: 18095: unsigned SCKP :1;
[; ;pic18f67k40.h: 18096: unsigned :1;
[; ;pic18f67k40.h: 18097: unsigned RCIDL :1;
[; ;pic18f67k40.h: 18098: unsigned ABDOVF :1;
[; ;pic18f67k40.h: 18099: };
[; ;pic18f67k40.h: 18100: struct {
[; ;pic18f67k40.h: 18101: unsigned ABDEN2 :1;
[; ;pic18f67k40.h: 18102: };
[; ;pic18f67k40.h: 18103: struct {
[; ;pic18f67k40.h: 18104: unsigned :7;
[; ;pic18f67k40.h: 18105: unsigned ABDOVF2 :1;
[; ;pic18f67k40.h: 18106: };
[; ;pic18f67k40.h: 18107: struct {
[; ;pic18f67k40.h: 18108: unsigned :3;
[; ;pic18f67k40.h: 18109: unsigned BRG162 :1;
[; ;pic18f67k40.h: 18110: };
[; ;pic18f67k40.h: 18111: struct {
[; ;pic18f67k40.h: 18112: unsigned :6;
[; ;pic18f67k40.h: 18113: unsigned RCIDL2 :1;
[; ;pic18f67k40.h: 18114: };
[; ;pic18f67k40.h: 18115: struct {
[; ;pic18f67k40.h: 18116: unsigned :6;
[; ;pic18f67k40.h: 18117: unsigned RCMT2 :1;
[; ;pic18f67k40.h: 18118: };
[; ;pic18f67k40.h: 18119: struct {
[; ;pic18f67k40.h: 18120: unsigned :4;
[; ;pic18f67k40.h: 18121: unsigned SCKP2 :1;
[; ;pic18f67k40.h: 18122: };
[; ;pic18f67k40.h: 18123: struct {
[; ;pic18f67k40.h: 18124: unsigned :4;
[; ;pic18f67k40.h: 18125: unsigned TXCKP2 :1;
[; ;pic18f67k40.h: 18126: };
[; ;pic18f67k40.h: 18127: struct {
[; ;pic18f67k40.h: 18128: unsigned :1;
[; ;pic18f67k40.h: 18129: unsigned WUE2 :1;
[; ;pic18f67k40.h: 18130: };
[; ;pic18f67k40.h: 18131: } BAUDCTL2bits_t;
[; ;pic18f67k40.h: 18132: extern volatile BAUDCTL2bits_t BAUDCTL2bits @ 0xEF7;
[; ;pic18f67k40.h: 18208: extern volatile unsigned short long SMT2TMR @ 0xEF8;
"18211
[; ;pic18f67k40.h: 18211: asm("SMT2TMR equ 0EF8h");
[; <" SMT2TMR equ 0EF8h ;# ">
[; ;pic18f67k40.h: 18216: extern volatile unsigned char SMT2TMRL @ 0xEF8;
"18218
[; ;pic18f67k40.h: 18218: asm("SMT2TMRL equ 0EF8h");
[; <" SMT2TMRL equ 0EF8h ;# ">
[; ;pic18f67k40.h: 18221: typedef union {
[; ;pic18f67k40.h: 18222: struct {
[; ;pic18f67k40.h: 18223: unsigned SMT2TMR :8;
[; ;pic18f67k40.h: 18224: };
[; ;pic18f67k40.h: 18225: struct {
[; ;pic18f67k40.h: 18226: unsigned SMT2TMR0 :1;
[; ;pic18f67k40.h: 18227: unsigned SMT2TMR1 :1;
[; ;pic18f67k40.h: 18228: unsigned SMT2TMR2 :1;
[; ;pic18f67k40.h: 18229: unsigned SMT2TMR3 :1;
[; ;pic18f67k40.h: 18230: unsigned SMT2TMR4 :1;
[; ;pic18f67k40.h: 18231: unsigned SMT2TMR5 :1;
[; ;pic18f67k40.h: 18232: unsigned SMT2TMR6 :1;
[; ;pic18f67k40.h: 18233: unsigned SMT2TMR7 :1;
[; ;pic18f67k40.h: 18234: };
[; ;pic18f67k40.h: 18235: } SMT2TMRLbits_t;
[; ;pic18f67k40.h: 18236: extern volatile SMT2TMRLbits_t SMT2TMRLbits @ 0xEF8;
[; ;pic18f67k40.h: 18286: extern volatile unsigned char SMT2TMRH @ 0xEF9;
"18288
[; ;pic18f67k40.h: 18288: asm("SMT2TMRH equ 0EF9h");
[; <" SMT2TMRH equ 0EF9h ;# ">
[; ;pic18f67k40.h: 18291: typedef union {
[; ;pic18f67k40.h: 18292: struct {
[; ;pic18f67k40.h: 18293: unsigned SMT2TMR :8;
[; ;pic18f67k40.h: 18294: };
[; ;pic18f67k40.h: 18295: struct {
[; ;pic18f67k40.h: 18296: unsigned SMT2TMR8 :1;
[; ;pic18f67k40.h: 18297: unsigned SMT2TMR9 :1;
[; ;pic18f67k40.h: 18298: unsigned SMT2TMR10 :1;
[; ;pic18f67k40.h: 18299: unsigned SMT2TMR11 :1;
[; ;pic18f67k40.h: 18300: unsigned SMT2TMR12 :1;
[; ;pic18f67k40.h: 18301: unsigned SMT2TMR13 :1;
[; ;pic18f67k40.h: 18302: unsigned SMT2TMR14 :1;
[; ;pic18f67k40.h: 18303: unsigned SMT2TMR15 :1;
[; ;pic18f67k40.h: 18304: };
[; ;pic18f67k40.h: 18305: } SMT2TMRHbits_t;
[; ;pic18f67k40.h: 18306: extern volatile SMT2TMRHbits_t SMT2TMRHbits @ 0xEF9;
[; ;pic18f67k40.h: 18356: extern volatile unsigned char SMT2TMRU @ 0xEFA;
"18358
[; ;pic18f67k40.h: 18358: asm("SMT2TMRU equ 0EFAh");
[; <" SMT2TMRU equ 0EFAh ;# ">
[; ;pic18f67k40.h: 18361: typedef union {
[; ;pic18f67k40.h: 18362: struct {
[; ;pic18f67k40.h: 18363: unsigned SMT2TMR :8;
[; ;pic18f67k40.h: 18364: };
[; ;pic18f67k40.h: 18365: struct {
[; ;pic18f67k40.h: 18366: unsigned SMT2TMR16 :1;
[; ;pic18f67k40.h: 18367: unsigned SMT2TMR17 :1;
[; ;pic18f67k40.h: 18368: unsigned SMT2TMR18 :1;
[; ;pic18f67k40.h: 18369: unsigned SMT2TMR19 :1;
[; ;pic18f67k40.h: 18370: unsigned SMT2TMR20 :1;
[; ;pic18f67k40.h: 18371: unsigned SMT2TMR21 :1;
[; ;pic18f67k40.h: 18372: unsigned SMT2TMR22 :1;
[; ;pic18f67k40.h: 18373: unsigned SMT2TMR23 :1;
[; ;pic18f67k40.h: 18374: };
[; ;pic18f67k40.h: 18375: } SMT2TMRUbits_t;
[; ;pic18f67k40.h: 18376: extern volatile SMT2TMRUbits_t SMT2TMRUbits @ 0xEFA;
[; ;pic18f67k40.h: 18427: extern volatile unsigned short long SMT2CPR @ 0xEFB;
"18430
[; ;pic18f67k40.h: 18430: asm("SMT2CPR equ 0EFBh");
[; <" SMT2CPR equ 0EFBh ;# ">
[; ;pic18f67k40.h: 18435: extern volatile unsigned char SMT2CPRL @ 0xEFB;
"18437
[; ;pic18f67k40.h: 18437: asm("SMT2CPRL equ 0EFBh");
[; <" SMT2CPRL equ 0EFBh ;# ">
[; ;pic18f67k40.h: 18440: typedef union {
[; ;pic18f67k40.h: 18441: struct {
[; ;pic18f67k40.h: 18442: unsigned SMT2CPR :8;
[; ;pic18f67k40.h: 18443: };
[; ;pic18f67k40.h: 18444: struct {
[; ;pic18f67k40.h: 18445: unsigned SMT2CPR0 :1;
[; ;pic18f67k40.h: 18446: unsigned SMT2CPR1 :1;
[; ;pic18f67k40.h: 18447: unsigned SMT2CPR2 :1;
[; ;pic18f67k40.h: 18448: unsigned SMT2CPR3 :1;
[; ;pic18f67k40.h: 18449: unsigned SMT2CPR4 :1;
[; ;pic18f67k40.h: 18450: unsigned SMT2CPR5 :1;
[; ;pic18f67k40.h: 18451: unsigned SMT2CPR6 :1;
[; ;pic18f67k40.h: 18452: unsigned SMT2CPR7 :1;
[; ;pic18f67k40.h: 18453: };
[; ;pic18f67k40.h: 18454: } SMT2CPRLbits_t;
[; ;pic18f67k40.h: 18455: extern volatile SMT2CPRLbits_t SMT2CPRLbits @ 0xEFB;
[; ;pic18f67k40.h: 18505: extern volatile unsigned char SMT2CPRH @ 0xEFC;
"18507
[; ;pic18f67k40.h: 18507: asm("SMT2CPRH equ 0EFCh");
[; <" SMT2CPRH equ 0EFCh ;# ">
[; ;pic18f67k40.h: 18510: typedef union {
[; ;pic18f67k40.h: 18511: struct {
[; ;pic18f67k40.h: 18512: unsigned SMT2CPR :8;
[; ;pic18f67k40.h: 18513: };
[; ;pic18f67k40.h: 18514: struct {
[; ;pic18f67k40.h: 18515: unsigned SMT2CPR8 :1;
[; ;pic18f67k40.h: 18516: unsigned SMT2CPR9 :1;
[; ;pic18f67k40.h: 18517: unsigned SMT2CPR10 :1;
[; ;pic18f67k40.h: 18518: unsigned SMT2CPR11 :1;
[; ;pic18f67k40.h: 18519: unsigned SMT2CPR12 :1;
[; ;pic18f67k40.h: 18520: unsigned SMT2CPR13 :1;
[; ;pic18f67k40.h: 18521: unsigned SMT2CPR14 :1;
[; ;pic18f67k40.h: 18522: unsigned SMT2CPR15 :1;
[; ;pic18f67k40.h: 18523: };
[; ;pic18f67k40.h: 18524: } SMT2CPRHbits_t;
[; ;pic18f67k40.h: 18525: extern volatile SMT2CPRHbits_t SMT2CPRHbits @ 0xEFC;
[; ;pic18f67k40.h: 18575: extern volatile unsigned char SMT2CPRU @ 0xEFD;
"18577
[; ;pic18f67k40.h: 18577: asm("SMT2CPRU equ 0EFDh");
[; <" SMT2CPRU equ 0EFDh ;# ">
[; ;pic18f67k40.h: 18580: typedef union {
[; ;pic18f67k40.h: 18581: struct {
[; ;pic18f67k40.h: 18582: unsigned SMT2CPR :8;
[; ;pic18f67k40.h: 18583: };
[; ;pic18f67k40.h: 18584: struct {
[; ;pic18f67k40.h: 18585: unsigned SMT2CPR16 :1;
[; ;pic18f67k40.h: 18586: unsigned SMT2CPR17 :1;
[; ;pic18f67k40.h: 18587: unsigned SMT2CPR18 :1;
[; ;pic18f67k40.h: 18588: unsigned SMT2CPR19 :1;
[; ;pic18f67k40.h: 18589: unsigned SMT2CPR20 :1;
[; ;pic18f67k40.h: 18590: unsigned SMT2CPR21 :1;
[; ;pic18f67k40.h: 18591: unsigned SMT2CPR22 :1;
[; ;pic18f67k40.h: 18592: unsigned SMT2CPR23 :1;
[; ;pic18f67k40.h: 18593: };
[; ;pic18f67k40.h: 18594: } SMT2CPRUbits_t;
[; ;pic18f67k40.h: 18595: extern volatile SMT2CPRUbits_t SMT2CPRUbits @ 0xEFD;
[; ;pic18f67k40.h: 18645: extern volatile unsigned short SMT2CPW @ 0xEFE;
"18647
[; ;pic18f67k40.h: 18647: asm("SMT2CPW equ 0EFEh");
[; <" SMT2CPW equ 0EFEh ;# ">
[; ;pic18f67k40.h: 18652: extern volatile unsigned char SMT2CPWL @ 0xEFE;
"18654
[; ;pic18f67k40.h: 18654: asm("SMT2CPWL equ 0EFEh");
[; <" SMT2CPWL equ 0EFEh ;# ">
[; ;pic18f67k40.h: 18657: typedef union {
[; ;pic18f67k40.h: 18658: struct {
[; ;pic18f67k40.h: 18659: unsigned SMT2CPW :8;
[; ;pic18f67k40.h: 18660: };
[; ;pic18f67k40.h: 18661: struct {
[; ;pic18f67k40.h: 18662: unsigned SMT2CPW0 :1;
[; ;pic18f67k40.h: 18663: unsigned SMT2CPW1 :1;
[; ;pic18f67k40.h: 18664: unsigned SMT2CPW2 :1;
[; ;pic18f67k40.h: 18665: unsigned SMT2CPW3 :1;
[; ;pic18f67k40.h: 18666: unsigned SMT2CPW4 :1;
[; ;pic18f67k40.h: 18667: unsigned SMT2CPW5 :1;
[; ;pic18f67k40.h: 18668: unsigned SMT2CPW6 :1;
[; ;pic18f67k40.h: 18669: unsigned SMT2CPW7 :1;
[; ;pic18f67k40.h: 18670: };
[; ;pic18f67k40.h: 18671: } SMT2CPWLbits_t;
[; ;pic18f67k40.h: 18672: extern volatile SMT2CPWLbits_t SMT2CPWLbits @ 0xEFE;
[; ;pic18f67k40.h: 18722: extern volatile unsigned char SMT2CPWH @ 0xEFF;
"18724
[; ;pic18f67k40.h: 18724: asm("SMT2CPWH equ 0EFFh");
[; <" SMT2CPWH equ 0EFFh ;# ">
[; ;pic18f67k40.h: 18727: typedef union {
[; ;pic18f67k40.h: 18728: struct {
[; ;pic18f67k40.h: 18729: unsigned SMT2CPW :8;
[; ;pic18f67k40.h: 18730: };
[; ;pic18f67k40.h: 18731: struct {
[; ;pic18f67k40.h: 18732: unsigned SMT2CPW8 :1;
[; ;pic18f67k40.h: 18733: unsigned SMT2CPW9 :1;
[; ;pic18f67k40.h: 18734: unsigned SMT2CPW10 :1;
[; ;pic18f67k40.h: 18735: unsigned SMT2CPW11 :1;
[; ;pic18f67k40.h: 18736: unsigned SMT2CPW12 :1;
[; ;pic18f67k40.h: 18737: unsigned SMT2CPW13 :1;
[; ;pic18f67k40.h: 18738: unsigned SMT2CPW14 :1;
[; ;pic18f67k40.h: 18739: unsigned SMT2CPW15 :1;
[; ;pic18f67k40.h: 18740: };
[; ;pic18f67k40.h: 18741: } SMT2CPWHbits_t;
[; ;pic18f67k40.h: 18742: extern volatile SMT2CPWHbits_t SMT2CPWHbits @ 0xEFF;
[; ;pic18f67k40.h: 18792: extern volatile unsigned char SMT2CPWU @ 0xF00;
"18794
[; ;pic18f67k40.h: 18794: asm("SMT2CPWU equ 0F00h");
[; <" SMT2CPWU equ 0F00h ;# ">
[; ;pic18f67k40.h: 18797: typedef union {
[; ;pic18f67k40.h: 18798: struct {
[; ;pic18f67k40.h: 18799: unsigned SMT2CPW :8;
[; ;pic18f67k40.h: 18800: };
[; ;pic18f67k40.h: 18801: struct {
[; ;pic18f67k40.h: 18802: unsigned SMT2CPW16 :1;
[; ;pic18f67k40.h: 18803: unsigned SMT2CPW17 :1;
[; ;pic18f67k40.h: 18804: unsigned SMT2CPW18 :1;
[; ;pic18f67k40.h: 18805: unsigned SMT2CPW19 :1;
[; ;pic18f67k40.h: 18806: unsigned SMT2CPW20 :1;
[; ;pic18f67k40.h: 18807: unsigned SMT2CPW21 :1;
[; ;pic18f67k40.h: 18808: unsigned SMT2CPW22 :1;
[; ;pic18f67k40.h: 18809: unsigned SMT2CPW23 :1;
[; ;pic18f67k40.h: 18810: };
[; ;pic18f67k40.h: 18811: } SMT2CPWUbits_t;
[; ;pic18f67k40.h: 18812: extern volatile SMT2CPWUbits_t SMT2CPWUbits @ 0xF00;
[; ;pic18f67k40.h: 18863: extern volatile unsigned short long SMT2PR @ 0xF01;
"18866
[; ;pic18f67k40.h: 18866: asm("SMT2PR equ 0F01h");
[; <" SMT2PR equ 0F01h ;# ">
[; ;pic18f67k40.h: 18871: extern volatile unsigned char SMT2PRL @ 0xF01;
"18873
[; ;pic18f67k40.h: 18873: asm("SMT2PRL equ 0F01h");
[; <" SMT2PRL equ 0F01h ;# ">
[; ;pic18f67k40.h: 18876: typedef union {
[; ;pic18f67k40.h: 18877: struct {
[; ;pic18f67k40.h: 18878: unsigned SMT2PR :8;
[; ;pic18f67k40.h: 18879: };
[; ;pic18f67k40.h: 18880: struct {
[; ;pic18f67k40.h: 18881: unsigned SMT2PR0 :1;
[; ;pic18f67k40.h: 18882: unsigned SMT2PR1 :1;
[; ;pic18f67k40.h: 18883: unsigned SMT2PR2 :1;
[; ;pic18f67k40.h: 18884: unsigned SMT2PR3 :1;
[; ;pic18f67k40.h: 18885: unsigned SMT2PR4 :1;
[; ;pic18f67k40.h: 18886: unsigned SMT2PR5 :1;
[; ;pic18f67k40.h: 18887: unsigned SMT2PR6 :1;
[; ;pic18f67k40.h: 18888: unsigned SMT2PR7 :1;
[; ;pic18f67k40.h: 18889: };
[; ;pic18f67k40.h: 18890: } SMT2PRLbits_t;
[; ;pic18f67k40.h: 18891: extern volatile SMT2PRLbits_t SMT2PRLbits @ 0xF01;
[; ;pic18f67k40.h: 18941: extern volatile unsigned char SMT2PRH @ 0xF02;
"18943
[; ;pic18f67k40.h: 18943: asm("SMT2PRH equ 0F02h");
[; <" SMT2PRH equ 0F02h ;# ">
[; ;pic18f67k40.h: 18946: typedef union {
[; ;pic18f67k40.h: 18947: struct {
[; ;pic18f67k40.h: 18948: unsigned SMT2PR :8;
[; ;pic18f67k40.h: 18949: };
[; ;pic18f67k40.h: 18950: struct {
[; ;pic18f67k40.h: 18951: unsigned SMT2PR8 :1;
[; ;pic18f67k40.h: 18952: unsigned SMT2PR9 :1;
[; ;pic18f67k40.h: 18953: unsigned SMT2PR10 :1;
[; ;pic18f67k40.h: 18954: unsigned SMT2PR11 :1;
[; ;pic18f67k40.h: 18955: unsigned SMT2PR12 :1;
[; ;pic18f67k40.h: 18956: unsigned SMT2PR13 :1;
[; ;pic18f67k40.h: 18957: unsigned SMT2PR14 :1;
[; ;pic18f67k40.h: 18958: unsigned SMT2PR15 :1;
[; ;pic18f67k40.h: 18959: };
[; ;pic18f67k40.h: 18960: } SMT2PRHbits_t;
[; ;pic18f67k40.h: 18961: extern volatile SMT2PRHbits_t SMT2PRHbits @ 0xF02;
[; ;pic18f67k40.h: 19011: extern volatile unsigned char SMT2PRU @ 0xF03;
"19013
[; ;pic18f67k40.h: 19013: asm("SMT2PRU equ 0F03h");
[; <" SMT2PRU equ 0F03h ;# ">
[; ;pic18f67k40.h: 19016: typedef union {
[; ;pic18f67k40.h: 19017: struct {
[; ;pic18f67k40.h: 19018: unsigned SMT2PR :8;
[; ;pic18f67k40.h: 19019: };
[; ;pic18f67k40.h: 19020: struct {
[; ;pic18f67k40.h: 19021: unsigned SMT2PR16 :1;
[; ;pic18f67k40.h: 19022: unsigned SMT2PR17 :1;
[; ;pic18f67k40.h: 19023: unsigned SMT2PR18 :1;
[; ;pic18f67k40.h: 19024: unsigned SMT2PR19 :1;
[; ;pic18f67k40.h: 19025: unsigned SMT2PR20 :1;
[; ;pic18f67k40.h: 19026: unsigned SMT2PR21 :1;
[; ;pic18f67k40.h: 19027: unsigned SMT2PR22 :1;
[; ;pic18f67k40.h: 19028: unsigned SMT2PR23 :1;
[; ;pic18f67k40.h: 19029: };
[; ;pic18f67k40.h: 19030: } SMT2PRUbits_t;
[; ;pic18f67k40.h: 19031: extern volatile SMT2PRUbits_t SMT2PRUbits @ 0xF03;
[; ;pic18f67k40.h: 19081: extern volatile unsigned char SMT2CON0 @ 0xF04;
"19083
[; ;pic18f67k40.h: 19083: asm("SMT2CON0 equ 0F04h");
[; <" SMT2CON0 equ 0F04h ;# ">
[; ;pic18f67k40.h: 19086: typedef union {
[; ;pic18f67k40.h: 19087: struct {
[; ;pic18f67k40.h: 19088: unsigned SMT2PS :2;
[; ;pic18f67k40.h: 19089: unsigned CPOL :1;
[; ;pic18f67k40.h: 19090: unsigned SPOL :1;
[; ;pic18f67k40.h: 19091: unsigned WPOL :1;
[; ;pic18f67k40.h: 19092: unsigned STP :1;
[; ;pic18f67k40.h: 19093: unsigned :1;
[; ;pic18f67k40.h: 19094: unsigned EN :1;
[; ;pic18f67k40.h: 19095: };
[; ;pic18f67k40.h: 19096: struct {
[; ;pic18f67k40.h: 19097: unsigned SMT2PS0 :1;
[; ;pic18f67k40.h: 19098: unsigned SMT2PS1 :1;
[; ;pic18f67k40.h: 19099: };
[; ;pic18f67k40.h: 19100: } SMT2CON0bits_t;
[; ;pic18f67k40.h: 19101: extern volatile SMT2CON0bits_t SMT2CON0bits @ 0xF04;
[; ;pic18f67k40.h: 19146: extern volatile unsigned char SMT2CON1 @ 0xF05;
"19148
[; ;pic18f67k40.h: 19148: asm("SMT2CON1 equ 0F05h");
[; <" SMT2CON1 equ 0F05h ;# ">
[; ;pic18f67k40.h: 19151: typedef union {
[; ;pic18f67k40.h: 19152: struct {
[; ;pic18f67k40.h: 19153: unsigned MODE :4;
[; ;pic18f67k40.h: 19154: unsigned :2;
[; ;pic18f67k40.h: 19155: unsigned REPEAT :1;
[; ;pic18f67k40.h: 19156: unsigned SMT2GO :1;
[; ;pic18f67k40.h: 19157: };
[; ;pic18f67k40.h: 19158: struct {
[; ;pic18f67k40.h: 19159: unsigned MODE0 :1;
[; ;pic18f67k40.h: 19160: unsigned MODE1 :1;
[; ;pic18f67k40.h: 19161: unsigned MODE2 :1;
[; ;pic18f67k40.h: 19162: unsigned MODE3 :1;
[; ;pic18f67k40.h: 19163: };
[; ;pic18f67k40.h: 19164: struct {
[; ;pic18f67k40.h: 19165: unsigned SMT2MODE :4;
[; ;pic18f67k40.h: 19166: unsigned :2;
[; ;pic18f67k40.h: 19167: unsigned SMT2REPEAT :1;
[; ;pic18f67k40.h: 19168: };
[; ;pic18f67k40.h: 19169: struct {
[; ;pic18f67k40.h: 19170: unsigned SMT2MODE0 :1;
[; ;pic18f67k40.h: 19171: unsigned SMT2MODE1 :1;
[; ;pic18f67k40.h: 19172: unsigned SMT2MODE2 :1;
[; ;pic18f67k40.h: 19173: unsigned SMT2MODE3 :1;
[; ;pic18f67k40.h: 19174: };
[; ;pic18f67k40.h: 19175: } SMT2CON1bits_t;
[; ;pic18f67k40.h: 19176: extern volatile SMT2CON1bits_t SMT2CON1bits @ 0xF05;
[; ;pic18f67k40.h: 19246: extern volatile unsigned char SMT2STAT @ 0xF06;
"19248
[; ;pic18f67k40.h: 19248: asm("SMT2STAT equ 0F06h");
[; <" SMT2STAT equ 0F06h ;# ">
[; ;pic18f67k40.h: 19251: typedef union {
[; ;pic18f67k40.h: 19252: struct {
[; ;pic18f67k40.h: 19253: unsigned AS :1;
[; ;pic18f67k40.h: 19254: unsigned WS :1;
[; ;pic18f67k40.h: 19255: unsigned TS :1;
[; ;pic18f67k40.h: 19256: unsigned :2;
[; ;pic18f67k40.h: 19257: unsigned RST :1;
[; ;pic18f67k40.h: 19258: unsigned CPWUP :1;
[; ;pic18f67k40.h: 19259: unsigned CPRUP :1;
[; ;pic18f67k40.h: 19260: };
[; ;pic18f67k40.h: 19261: struct {
[; ;pic18f67k40.h: 19262: unsigned SMT2AS :1;
[; ;pic18f67k40.h: 19263: unsigned SMT2WS :1;
[; ;pic18f67k40.h: 19264: unsigned SMT2TS :1;
[; ;pic18f67k40.h: 19265: unsigned :2;
[; ;pic18f67k40.h: 19266: unsigned SMT2RESET :1;
[; ;pic18f67k40.h: 19267: unsigned SMT2CPWUP :1;
[; ;pic18f67k40.h: 19268: unsigned SMT2CPRUP :1;
[; ;pic18f67k40.h: 19269: };
[; ;pic18f67k40.h: 19270: } SMT2STATbits_t;
[; ;pic18f67k40.h: 19271: extern volatile SMT2STATbits_t SMT2STATbits @ 0xF06;
[; ;pic18f67k40.h: 19336: extern volatile unsigned char SMT2CLK @ 0xF07;
"19338
[; ;pic18f67k40.h: 19338: asm("SMT2CLK equ 0F07h");
[; <" SMT2CLK equ 0F07h ;# ">
[; ;pic18f67k40.h: 19341: typedef union {
[; ;pic18f67k40.h: 19342: struct {
[; ;pic18f67k40.h: 19343: unsigned CSEL :8;
[; ;pic18f67k40.h: 19344: };
[; ;pic18f67k40.h: 19345: struct {
[; ;pic18f67k40.h: 19346: unsigned CSEL0 :1;
[; ;pic18f67k40.h: 19347: unsigned CSEL1 :1;
[; ;pic18f67k40.h: 19348: unsigned CSEL2 :1;
[; ;pic18f67k40.h: 19349: unsigned CSEL3 :1;
[; ;pic18f67k40.h: 19350: unsigned CSEL4 :1;
[; ;pic18f67k40.h: 19351: unsigned CSEL5 :1;
[; ;pic18f67k40.h: 19352: unsigned CSEL6 :1;
[; ;pic18f67k40.h: 19353: unsigned CSEL7 :1;
[; ;pic18f67k40.h: 19354: };
[; ;pic18f67k40.h: 19355: struct {
[; ;pic18f67k40.h: 19356: unsigned SMT2CSEL :8;
[; ;pic18f67k40.h: 19357: };
[; ;pic18f67k40.h: 19358: struct {
[; ;pic18f67k40.h: 19359: unsigned SMT2CSEL0 :1;
[; ;pic18f67k40.h: 19360: unsigned SMT2CSEL1 :1;
[; ;pic18f67k40.h: 19361: unsigned SMT2CSEL2 :1;
[; ;pic18f67k40.h: 19362: unsigned SMT2CSEL3 :1;
[; ;pic18f67k40.h: 19363: unsigned SMT2CSEL4 :1;
[; ;pic18f67k40.h: 19364: unsigned SMT2CSEL5 :1;
[; ;pic18f67k40.h: 19365: unsigned SMT2CSEL6 :1;
[; ;pic18f67k40.h: 19366: unsigned SMT2CSEL7 :1;
[; ;pic18f67k40.h: 19367: };
[; ;pic18f67k40.h: 19368: } SMT2CLKbits_t;
[; ;pic18f67k40.h: 19369: extern volatile SMT2CLKbits_t SMT2CLKbits @ 0xF07;
[; ;pic18f67k40.h: 19464: extern volatile unsigned char SMT2SIG @ 0xF08;
"19466
[; ;pic18f67k40.h: 19466: asm("SMT2SIG equ 0F08h");
[; <" SMT2SIG equ 0F08h ;# ">
[; ;pic18f67k40.h: 19469: typedef union {
[; ;pic18f67k40.h: 19470: struct {
[; ;pic18f67k40.h: 19471: unsigned SSEL :8;
[; ;pic18f67k40.h: 19472: };
[; ;pic18f67k40.h: 19473: struct {
[; ;pic18f67k40.h: 19474: unsigned SSEL0 :1;
[; ;pic18f67k40.h: 19475: unsigned SSEL1 :1;
[; ;pic18f67k40.h: 19476: unsigned SSEL2 :1;
[; ;pic18f67k40.h: 19477: unsigned SSEL3 :1;
[; ;pic18f67k40.h: 19478: unsigned SSEL4 :1;
[; ;pic18f67k40.h: 19479: unsigned SSEL5 :1;
[; ;pic18f67k40.h: 19480: unsigned SSEL6 :1;
[; ;pic18f67k40.h: 19481: unsigned SSEL7 :1;
[; ;pic18f67k40.h: 19482: };
[; ;pic18f67k40.h: 19483: struct {
[; ;pic18f67k40.h: 19484: unsigned SMT2SSEL :8;
[; ;pic18f67k40.h: 19485: };
[; ;pic18f67k40.h: 19486: struct {
[; ;pic18f67k40.h: 19487: unsigned SMT2SSEL0 :1;
[; ;pic18f67k40.h: 19488: unsigned SMT2SSEL1 :1;
[; ;pic18f67k40.h: 19489: unsigned SMT2SSEL2 :1;
[; ;pic18f67k40.h: 19490: unsigned SMT2SSEL3 :1;
[; ;pic18f67k40.h: 19491: unsigned SMT2SSEL4 :1;
[; ;pic18f67k40.h: 19492: unsigned SMT2SSEL5 :1;
[; ;pic18f67k40.h: 19493: unsigned SMT2SSEL6 :1;
[; ;pic18f67k40.h: 19494: unsigned SMT2SSEL7 :1;
[; ;pic18f67k40.h: 19495: };
[; ;pic18f67k40.h: 19496: } SMT2SIGbits_t;
[; ;pic18f67k40.h: 19497: extern volatile SMT2SIGbits_t SMT2SIGbits @ 0xF08;
[; ;pic18f67k40.h: 19592: extern volatile unsigned char SMT2WIN @ 0xF09;
"19594
[; ;pic18f67k40.h: 19594: asm("SMT2WIN equ 0F09h");
[; <" SMT2WIN equ 0F09h ;# ">
[; ;pic18f67k40.h: 19597: typedef union {
[; ;pic18f67k40.h: 19598: struct {
[; ;pic18f67k40.h: 19599: unsigned WSEL :8;
[; ;pic18f67k40.h: 19600: };
[; ;pic18f67k40.h: 19601: struct {
[; ;pic18f67k40.h: 19602: unsigned WSEL0 :1;
[; ;pic18f67k40.h: 19603: unsigned WSEL1 :1;
[; ;pic18f67k40.h: 19604: unsigned WSEL2 :1;
[; ;pic18f67k40.h: 19605: unsigned WSEL3 :1;
[; ;pic18f67k40.h: 19606: unsigned WSEL4 :1;
[; ;pic18f67k40.h: 19607: unsigned WSEL5 :1;
[; ;pic18f67k40.h: 19608: unsigned WSEL6 :1;
[; ;pic18f67k40.h: 19609: unsigned WSEL7 :1;
[; ;pic18f67k40.h: 19610: };
[; ;pic18f67k40.h: 19611: struct {
[; ;pic18f67k40.h: 19612: unsigned SMT2WSEL :8;
[; ;pic18f67k40.h: 19613: };
[; ;pic18f67k40.h: 19614: struct {
[; ;pic18f67k40.h: 19615: unsigned SMT2WSEL0 :1;
[; ;pic18f67k40.h: 19616: unsigned SMT2WSEL1 :1;
[; ;pic18f67k40.h: 19617: unsigned SMT2WSEL2 :1;
[; ;pic18f67k40.h: 19618: unsigned SMT2WSEL3 :1;
[; ;pic18f67k40.h: 19619: unsigned SMT2WSEL4 :1;
[; ;pic18f67k40.h: 19620: unsigned SMT2WSEL5 :1;
[; ;pic18f67k40.h: 19621: unsigned SMT2WSEL6 :1;
[; ;pic18f67k40.h: 19622: unsigned SMT2WSEL7 :1;
[; ;pic18f67k40.h: 19623: };
[; ;pic18f67k40.h: 19624: } SMT2WINbits_t;
[; ;pic18f67k40.h: 19625: extern volatile SMT2WINbits_t SMT2WINbits @ 0xF09;
[; ;pic18f67k40.h: 19721: extern volatile unsigned short long SMT1TMR @ 0xF0A;
"19724
[; ;pic18f67k40.h: 19724: asm("SMT1TMR equ 0F0Ah");
[; <" SMT1TMR equ 0F0Ah ;# ">
[; ;pic18f67k40.h: 19729: extern volatile unsigned char SMT1TMRL @ 0xF0A;
"19731
[; ;pic18f67k40.h: 19731: asm("SMT1TMRL equ 0F0Ah");
[; <" SMT1TMRL equ 0F0Ah ;# ">
[; ;pic18f67k40.h: 19734: typedef union {
[; ;pic18f67k40.h: 19735: struct {
[; ;pic18f67k40.h: 19736: unsigned SMT1TMR :8;
[; ;pic18f67k40.h: 19737: };
[; ;pic18f67k40.h: 19738: struct {
[; ;pic18f67k40.h: 19739: unsigned SMT1TMR0 :1;
[; ;pic18f67k40.h: 19740: unsigned SMT1TMR1 :1;
[; ;pic18f67k40.h: 19741: unsigned SMT1TMR2 :1;
[; ;pic18f67k40.h: 19742: unsigned SMT1TMR3 :1;
[; ;pic18f67k40.h: 19743: unsigned SMT1TMR4 :1;
[; ;pic18f67k40.h: 19744: unsigned SMT1TMR5 :1;
[; ;pic18f67k40.h: 19745: unsigned SMT1TMR6 :1;
[; ;pic18f67k40.h: 19746: unsigned SMT1TMR7 :1;
[; ;pic18f67k40.h: 19747: };
[; ;pic18f67k40.h: 19748: } SMT1TMRLbits_t;
[; ;pic18f67k40.h: 19749: extern volatile SMT1TMRLbits_t SMT1TMRLbits @ 0xF0A;
[; ;pic18f67k40.h: 19799: extern volatile unsigned char SMT1TMRH @ 0xF0B;
"19801
[; ;pic18f67k40.h: 19801: asm("SMT1TMRH equ 0F0Bh");
[; <" SMT1TMRH equ 0F0Bh ;# ">
[; ;pic18f67k40.h: 19804: typedef union {
[; ;pic18f67k40.h: 19805: struct {
[; ;pic18f67k40.h: 19806: unsigned SMT1TMR :8;
[; ;pic18f67k40.h: 19807: };
[; ;pic18f67k40.h: 19808: struct {
[; ;pic18f67k40.h: 19809: unsigned SMT1TMR8 :1;
[; ;pic18f67k40.h: 19810: unsigned SMT1TMR9 :1;
[; ;pic18f67k40.h: 19811: unsigned SMT1TMR10 :1;
[; ;pic18f67k40.h: 19812: unsigned SMT1TMR11 :1;
[; ;pic18f67k40.h: 19813: unsigned SMT1TMR12 :1;
[; ;pic18f67k40.h: 19814: unsigned SMT1TMR13 :1;
[; ;pic18f67k40.h: 19815: unsigned SMT1TMR14 :1;
[; ;pic18f67k40.h: 19816: unsigned SMT1TMR15 :1;
[; ;pic18f67k40.h: 19817: };
[; ;pic18f67k40.h: 19818: } SMT1TMRHbits_t;
[; ;pic18f67k40.h: 19819: extern volatile SMT1TMRHbits_t SMT1TMRHbits @ 0xF0B;
[; ;pic18f67k40.h: 19869: extern volatile unsigned char SMT1TMRU @ 0xF0C;
"19871
[; ;pic18f67k40.h: 19871: asm("SMT1TMRU equ 0F0Ch");
[; <" SMT1TMRU equ 0F0Ch ;# ">
[; ;pic18f67k40.h: 19874: typedef union {
[; ;pic18f67k40.h: 19875: struct {
[; ;pic18f67k40.h: 19876: unsigned SMT1TMR :8;
[; ;pic18f67k40.h: 19877: };
[; ;pic18f67k40.h: 19878: struct {
[; ;pic18f67k40.h: 19879: unsigned SMT1TMR16 :1;
[; ;pic18f67k40.h: 19880: unsigned SMT1TMR17 :1;
[; ;pic18f67k40.h: 19881: unsigned SMT1TMR18 :1;
[; ;pic18f67k40.h: 19882: unsigned SMT1TMR19 :1;
[; ;pic18f67k40.h: 19883: unsigned SMT1TMR20 :1;
[; ;pic18f67k40.h: 19884: unsigned SMT1TMR21 :1;
[; ;pic18f67k40.h: 19885: unsigned SMT1TMR22 :1;
[; ;pic18f67k40.h: 19886: unsigned SMT1TMR23 :1;
[; ;pic18f67k40.h: 19887: };
[; ;pic18f67k40.h: 19888: } SMT1TMRUbits_t;
[; ;pic18f67k40.h: 19889: extern volatile SMT1TMRUbits_t SMT1TMRUbits @ 0xF0C;
[; ;pic18f67k40.h: 19940: extern volatile unsigned short long SMT1CPR @ 0xF0D;
"19943
[; ;pic18f67k40.h: 19943: asm("SMT1CPR equ 0F0Dh");
[; <" SMT1CPR equ 0F0Dh ;# ">
[; ;pic18f67k40.h: 19948: extern volatile unsigned char SMT1CPRL @ 0xF0D;
"19950
[; ;pic18f67k40.h: 19950: asm("SMT1CPRL equ 0F0Dh");
[; <" SMT1CPRL equ 0F0Dh ;# ">
[; ;pic18f67k40.h: 19953: typedef union {
[; ;pic18f67k40.h: 19954: struct {
[; ;pic18f67k40.h: 19955: unsigned SMT1CPR :8;
[; ;pic18f67k40.h: 19956: };
[; ;pic18f67k40.h: 19957: struct {
[; ;pic18f67k40.h: 19958: unsigned SMT1CPR0 :1;
[; ;pic18f67k40.h: 19959: unsigned SMT1CPR1 :1;
[; ;pic18f67k40.h: 19960: unsigned SMT1CPR2 :1;
[; ;pic18f67k40.h: 19961: unsigned SMT1CPR3 :1;
[; ;pic18f67k40.h: 19962: unsigned SMT1CPR4 :1;
[; ;pic18f67k40.h: 19963: unsigned SMT1CPR5 :1;
[; ;pic18f67k40.h: 19964: unsigned SMT1CPR6 :1;
[; ;pic18f67k40.h: 19965: unsigned SMT1CPR7 :1;
[; ;pic18f67k40.h: 19966: };
[; ;pic18f67k40.h: 19967: } SMT1CPRLbits_t;
[; ;pic18f67k40.h: 19968: extern volatile SMT1CPRLbits_t SMT1CPRLbits @ 0xF0D;
[; ;pic18f67k40.h: 20018: extern volatile unsigned char SMT1CPRH @ 0xF0E;
"20020
[; ;pic18f67k40.h: 20020: asm("SMT1CPRH equ 0F0Eh");
[; <" SMT1CPRH equ 0F0Eh ;# ">
[; ;pic18f67k40.h: 20023: typedef union {
[; ;pic18f67k40.h: 20024: struct {
[; ;pic18f67k40.h: 20025: unsigned SMT1CPR :8;
[; ;pic18f67k40.h: 20026: };
[; ;pic18f67k40.h: 20027: struct {
[; ;pic18f67k40.h: 20028: unsigned SMT1CPR8 :1;
[; ;pic18f67k40.h: 20029: unsigned SMT1CPR9 :1;
[; ;pic18f67k40.h: 20030: unsigned SMT1CPR10 :1;
[; ;pic18f67k40.h: 20031: unsigned SMT1CPR11 :1;
[; ;pic18f67k40.h: 20032: unsigned SMT1CPR12 :1;
[; ;pic18f67k40.h: 20033: unsigned SMT1CPR13 :1;
[; ;pic18f67k40.h: 20034: unsigned SMT1CPR14 :1;
[; ;pic18f67k40.h: 20035: unsigned SMT1CPR15 :1;
[; ;pic18f67k40.h: 20036: };
[; ;pic18f67k40.h: 20037: } SMT1CPRHbits_t;
[; ;pic18f67k40.h: 20038: extern volatile SMT1CPRHbits_t SMT1CPRHbits @ 0xF0E;
[; ;pic18f67k40.h: 20088: extern volatile unsigned char SMT1CPRU @ 0xF0F;
"20090
[; ;pic18f67k40.h: 20090: asm("SMT1CPRU equ 0F0Fh");
[; <" SMT1CPRU equ 0F0Fh ;# ">
[; ;pic18f67k40.h: 20093: typedef union {
[; ;pic18f67k40.h: 20094: struct {
[; ;pic18f67k40.h: 20095: unsigned SMT1CPR :8;
[; ;pic18f67k40.h: 20096: };
[; ;pic18f67k40.h: 20097: struct {
[; ;pic18f67k40.h: 20098: unsigned SMT1CPR16 :1;
[; ;pic18f67k40.h: 20099: unsigned SMT1CPR17 :1;
[; ;pic18f67k40.h: 20100: unsigned SMT1CPR18 :1;
[; ;pic18f67k40.h: 20101: unsigned SMT1CPR19 :1;
[; ;pic18f67k40.h: 20102: unsigned SMT1CPR20 :1;
[; ;pic18f67k40.h: 20103: unsigned SMT1CPR21 :1;
[; ;pic18f67k40.h: 20104: unsigned SMT1CPR22 :1;
[; ;pic18f67k40.h: 20105: unsigned SMT1CPR23 :1;
[; ;pic18f67k40.h: 20106: };
[; ;pic18f67k40.h: 20107: } SMT1CPRUbits_t;
[; ;pic18f67k40.h: 20108: extern volatile SMT1CPRUbits_t SMT1CPRUbits @ 0xF0F;
[; ;pic18f67k40.h: 20159: extern volatile unsigned short long SMT1CPW @ 0xF10;
"20162
[; ;pic18f67k40.h: 20162: asm("SMT1CPW equ 0F10h");
[; <" SMT1CPW equ 0F10h ;# ">
[; ;pic18f67k40.h: 20167: extern volatile unsigned char SMT1CPWL @ 0xF10;
"20169
[; ;pic18f67k40.h: 20169: asm("SMT1CPWL equ 0F10h");
[; <" SMT1CPWL equ 0F10h ;# ">
[; ;pic18f67k40.h: 20172: typedef union {
[; ;pic18f67k40.h: 20173: struct {
[; ;pic18f67k40.h: 20174: unsigned SMT1CPW :8;
[; ;pic18f67k40.h: 20175: };
[; ;pic18f67k40.h: 20176: struct {
[; ;pic18f67k40.h: 20177: unsigned SMT1CPW0 :1;
[; ;pic18f67k40.h: 20178: unsigned SMT1CPW1 :1;
[; ;pic18f67k40.h: 20179: unsigned SMT1CPW2 :1;
[; ;pic18f67k40.h: 20180: unsigned SMT1CPW3 :1;
[; ;pic18f67k40.h: 20181: unsigned SMT1CPW4 :1;
[; ;pic18f67k40.h: 20182: unsigned SMT1CPW5 :1;
[; ;pic18f67k40.h: 20183: unsigned SMT1CPW6 :1;
[; ;pic18f67k40.h: 20184: unsigned SMT1CPW7 :1;
[; ;pic18f67k40.h: 20185: };
[; ;pic18f67k40.h: 20186: } SMT1CPWLbits_t;
[; ;pic18f67k40.h: 20187: extern volatile SMT1CPWLbits_t SMT1CPWLbits @ 0xF10;
[; ;pic18f67k40.h: 20237: extern volatile unsigned char SMT1CPWH @ 0xF11;
"20239
[; ;pic18f67k40.h: 20239: asm("SMT1CPWH equ 0F11h");
[; <" SMT1CPWH equ 0F11h ;# ">
[; ;pic18f67k40.h: 20242: typedef union {
[; ;pic18f67k40.h: 20243: struct {
[; ;pic18f67k40.h: 20244: unsigned SMT1CPW :8;
[; ;pic18f67k40.h: 20245: };
[; ;pic18f67k40.h: 20246: struct {
[; ;pic18f67k40.h: 20247: unsigned SMT1CPW8 :1;
[; ;pic18f67k40.h: 20248: unsigned SMT1CPW9 :1;
[; ;pic18f67k40.h: 20249: unsigned SMT1CPW10 :1;
[; ;pic18f67k40.h: 20250: unsigned SMT1CPW11 :1;
[; ;pic18f67k40.h: 20251: unsigned SMT1CPW12 :1;
[; ;pic18f67k40.h: 20252: unsigned SMT1CPW13 :1;
[; ;pic18f67k40.h: 20253: unsigned SMT1CPW14 :1;
[; ;pic18f67k40.h: 20254: unsigned SMT1CPW15 :1;
[; ;pic18f67k40.h: 20255: };
[; ;pic18f67k40.h: 20256: } SMT1CPWHbits_t;
[; ;pic18f67k40.h: 20257: extern volatile SMT1CPWHbits_t SMT1CPWHbits @ 0xF11;
[; ;pic18f67k40.h: 20307: extern volatile unsigned char SMT1CPWU @ 0xF12;
"20309
[; ;pic18f67k40.h: 20309: asm("SMT1CPWU equ 0F12h");
[; <" SMT1CPWU equ 0F12h ;# ">
[; ;pic18f67k40.h: 20312: typedef union {
[; ;pic18f67k40.h: 20313: struct {
[; ;pic18f67k40.h: 20314: unsigned SMT1CPW :8;
[; ;pic18f67k40.h: 20315: };
[; ;pic18f67k40.h: 20316: struct {
[; ;pic18f67k40.h: 20317: unsigned SMT1CPW16 :1;
[; ;pic18f67k40.h: 20318: unsigned SMT1CPW17 :1;
[; ;pic18f67k40.h: 20319: unsigned SMT1CPW18 :1;
[; ;pic18f67k40.h: 20320: unsigned SMT1CPW19 :1;
[; ;pic18f67k40.h: 20321: unsigned SMT1CPW20 :1;
[; ;pic18f67k40.h: 20322: unsigned SMT1CPW21 :1;
[; ;pic18f67k40.h: 20323: unsigned SMT1CPW22 :1;
[; ;pic18f67k40.h: 20324: unsigned SMT1CPW23 :1;
[; ;pic18f67k40.h: 20325: };
[; ;pic18f67k40.h: 20326: } SMT1CPWUbits_t;
[; ;pic18f67k40.h: 20327: extern volatile SMT1CPWUbits_t SMT1CPWUbits @ 0xF12;
[; ;pic18f67k40.h: 20378: extern volatile unsigned short long SMT1PR @ 0xF13;
"20381
[; ;pic18f67k40.h: 20381: asm("SMT1PR equ 0F13h");
[; <" SMT1PR equ 0F13h ;# ">
[; ;pic18f67k40.h: 20386: extern volatile unsigned char SMT1PRL @ 0xF13;
"20388
[; ;pic18f67k40.h: 20388: asm("SMT1PRL equ 0F13h");
[; <" SMT1PRL equ 0F13h ;# ">
[; ;pic18f67k40.h: 20391: typedef union {
[; ;pic18f67k40.h: 20392: struct {
[; ;pic18f67k40.h: 20393: unsigned SMT1PR :8;
[; ;pic18f67k40.h: 20394: };
[; ;pic18f67k40.h: 20395: struct {
[; ;pic18f67k40.h: 20396: unsigned SMT1PR0 :1;
[; ;pic18f67k40.h: 20397: unsigned SMT1PR1 :1;
[; ;pic18f67k40.h: 20398: unsigned SMT1PR2 :1;
[; ;pic18f67k40.h: 20399: unsigned SMT1PR3 :1;
[; ;pic18f67k40.h: 20400: unsigned SMT1PR4 :1;
[; ;pic18f67k40.h: 20401: unsigned SMT1PR5 :1;
[; ;pic18f67k40.h: 20402: unsigned SMT1PR6 :1;
[; ;pic18f67k40.h: 20403: unsigned SMT1PR7 :1;
[; ;pic18f67k40.h: 20404: };
[; ;pic18f67k40.h: 20405: } SMT1PRLbits_t;
[; ;pic18f67k40.h: 20406: extern volatile SMT1PRLbits_t SMT1PRLbits @ 0xF13;
[; ;pic18f67k40.h: 20456: extern volatile unsigned char SMT1PRH @ 0xF14;
"20458
[; ;pic18f67k40.h: 20458: asm("SMT1PRH equ 0F14h");
[; <" SMT1PRH equ 0F14h ;# ">
[; ;pic18f67k40.h: 20461: typedef union {
[; ;pic18f67k40.h: 20462: struct {
[; ;pic18f67k40.h: 20463: unsigned SMT1PR :8;
[; ;pic18f67k40.h: 20464: };
[; ;pic18f67k40.h: 20465: struct {
[; ;pic18f67k40.h: 20466: unsigned SMT1PR8 :1;
[; ;pic18f67k40.h: 20467: unsigned SMT1PR9 :1;
[; ;pic18f67k40.h: 20468: unsigned SMT1PR10 :1;
[; ;pic18f67k40.h: 20469: unsigned SMT1PR11 :1;
[; ;pic18f67k40.h: 20470: unsigned SMT1PR12 :1;
[; ;pic18f67k40.h: 20471: unsigned SMT1PR13 :1;
[; ;pic18f67k40.h: 20472: unsigned SMT1PR14 :1;
[; ;pic18f67k40.h: 20473: unsigned SMT1PR15 :1;
[; ;pic18f67k40.h: 20474: };
[; ;pic18f67k40.h: 20475: } SMT1PRHbits_t;
[; ;pic18f67k40.h: 20476: extern volatile SMT1PRHbits_t SMT1PRHbits @ 0xF14;
[; ;pic18f67k40.h: 20526: extern volatile unsigned char SMT1PRU @ 0xF15;
"20528
[; ;pic18f67k40.h: 20528: asm("SMT1PRU equ 0F15h");
[; <" SMT1PRU equ 0F15h ;# ">
[; ;pic18f67k40.h: 20531: typedef union {
[; ;pic18f67k40.h: 20532: struct {
[; ;pic18f67k40.h: 20533: unsigned SMT1PR :8;
[; ;pic18f67k40.h: 20534: };
[; ;pic18f67k40.h: 20535: struct {
[; ;pic18f67k40.h: 20536: unsigned SMT1PR16 :1;
[; ;pic18f67k40.h: 20537: unsigned SMT1PR17 :1;
[; ;pic18f67k40.h: 20538: unsigned SMT1PR18 :1;
[; ;pic18f67k40.h: 20539: unsigned SMT1PR19 :1;
[; ;pic18f67k40.h: 20540: unsigned SMT1PR20 :1;
[; ;pic18f67k40.h: 20541: unsigned SMT1PR21 :1;
[; ;pic18f67k40.h: 20542: unsigned SMT1PR22 :1;
[; ;pic18f67k40.h: 20543: unsigned SMT1PR23 :1;
[; ;pic18f67k40.h: 20544: };
[; ;pic18f67k40.h: 20545: } SMT1PRUbits_t;
[; ;pic18f67k40.h: 20546: extern volatile SMT1PRUbits_t SMT1PRUbits @ 0xF15;
[; ;pic18f67k40.h: 20596: extern volatile unsigned char SMT1CON0 @ 0xF16;
"20598
[; ;pic18f67k40.h: 20598: asm("SMT1CON0 equ 0F16h");
[; <" SMT1CON0 equ 0F16h ;# ">
[; ;pic18f67k40.h: 20601: typedef union {
[; ;pic18f67k40.h: 20602: struct {
[; ;pic18f67k40.h: 20603: unsigned SMT1PS :2;
[; ;pic18f67k40.h: 20604: unsigned CPOL :1;
[; ;pic18f67k40.h: 20605: unsigned SPOL :1;
[; ;pic18f67k40.h: 20606: unsigned WPOL :1;
[; ;pic18f67k40.h: 20607: unsigned STP :1;
[; ;pic18f67k40.h: 20608: unsigned :1;
[; ;pic18f67k40.h: 20609: unsigned EN :1;
[; ;pic18f67k40.h: 20610: };
[; ;pic18f67k40.h: 20611: struct {
[; ;pic18f67k40.h: 20612: unsigned SMT1PS0 :1;
[; ;pic18f67k40.h: 20613: unsigned SMT1PS1 :1;
[; ;pic18f67k40.h: 20614: };
[; ;pic18f67k40.h: 20615: } SMT1CON0bits_t;
[; ;pic18f67k40.h: 20616: extern volatile SMT1CON0bits_t SMT1CON0bits @ 0xF16;
[; ;pic18f67k40.h: 20661: extern volatile unsigned char SMT1CON1 @ 0xF17;
"20663
[; ;pic18f67k40.h: 20663: asm("SMT1CON1 equ 0F17h");
[; <" SMT1CON1 equ 0F17h ;# ">
[; ;pic18f67k40.h: 20666: typedef union {
[; ;pic18f67k40.h: 20667: struct {
[; ;pic18f67k40.h: 20668: unsigned MODE :4;
[; ;pic18f67k40.h: 20669: unsigned :2;
[; ;pic18f67k40.h: 20670: unsigned REPEAT :1;
[; ;pic18f67k40.h: 20671: unsigned SMT1GO :1;
[; ;pic18f67k40.h: 20672: };
[; ;pic18f67k40.h: 20673: struct {
[; ;pic18f67k40.h: 20674: unsigned MODE0 :1;
[; ;pic18f67k40.h: 20675: unsigned MODE1 :1;
[; ;pic18f67k40.h: 20676: unsigned MODE2 :1;
[; ;pic18f67k40.h: 20677: unsigned MODE3 :1;
[; ;pic18f67k40.h: 20678: };
[; ;pic18f67k40.h: 20679: struct {
[; ;pic18f67k40.h: 20680: unsigned SMT1MODE :4;
[; ;pic18f67k40.h: 20681: unsigned :2;
[; ;pic18f67k40.h: 20682: unsigned SMT1REPEAT :1;
[; ;pic18f67k40.h: 20683: };
[; ;pic18f67k40.h: 20684: struct {
[; ;pic18f67k40.h: 20685: unsigned SMT1MODE0 :1;
[; ;pic18f67k40.h: 20686: unsigned SMT1MODE1 :1;
[; ;pic18f67k40.h: 20687: unsigned SMT1MODE2 :1;
[; ;pic18f67k40.h: 20688: unsigned SMT1MODE3 :1;
[; ;pic18f67k40.h: 20689: };
[; ;pic18f67k40.h: 20690: } SMT1CON1bits_t;
[; ;pic18f67k40.h: 20691: extern volatile SMT1CON1bits_t SMT1CON1bits @ 0xF17;
[; ;pic18f67k40.h: 20761: extern volatile unsigned char SMT1STAT @ 0xF18;
"20763
[; ;pic18f67k40.h: 20763: asm("SMT1STAT equ 0F18h");
[; <" SMT1STAT equ 0F18h ;# ">
[; ;pic18f67k40.h: 20766: typedef union {
[; ;pic18f67k40.h: 20767: struct {
[; ;pic18f67k40.h: 20768: unsigned AS :1;
[; ;pic18f67k40.h: 20769: unsigned WS :1;
[; ;pic18f67k40.h: 20770: unsigned TS :1;
[; ;pic18f67k40.h: 20771: unsigned :2;
[; ;pic18f67k40.h: 20772: unsigned RST :1;
[; ;pic18f67k40.h: 20773: unsigned CPWUP :1;
[; ;pic18f67k40.h: 20774: unsigned CPRUP :1;
[; ;pic18f67k40.h: 20775: };
[; ;pic18f67k40.h: 20776: struct {
[; ;pic18f67k40.h: 20777: unsigned SMT1AS :1;
[; ;pic18f67k40.h: 20778: unsigned SMT1WS :1;
[; ;pic18f67k40.h: 20779: unsigned SMT1TS :1;
[; ;pic18f67k40.h: 20780: unsigned :2;
[; ;pic18f67k40.h: 20781: unsigned SMT1RESET :1;
[; ;pic18f67k40.h: 20782: unsigned SMT1CPWUP :1;
[; ;pic18f67k40.h: 20783: unsigned SMT1CPRUP :1;
[; ;pic18f67k40.h: 20784: };
[; ;pic18f67k40.h: 20785: } SMT1STATbits_t;
[; ;pic18f67k40.h: 20786: extern volatile SMT1STATbits_t SMT1STATbits @ 0xF18;
[; ;pic18f67k40.h: 20851: extern volatile unsigned char SMT1CLK @ 0xF19;
"20853
[; ;pic18f67k40.h: 20853: asm("SMT1CLK equ 0F19h");
[; <" SMT1CLK equ 0F19h ;# ">
[; ;pic18f67k40.h: 20856: typedef union {
[; ;pic18f67k40.h: 20857: struct {
[; ;pic18f67k40.h: 20858: unsigned CSEL :8;
[; ;pic18f67k40.h: 20859: };
[; ;pic18f67k40.h: 20860: struct {
[; ;pic18f67k40.h: 20861: unsigned CSEL0 :1;
[; ;pic18f67k40.h: 20862: unsigned CSEL1 :1;
[; ;pic18f67k40.h: 20863: unsigned CSEL2 :1;
[; ;pic18f67k40.h: 20864: unsigned CSEL3 :1;
[; ;pic18f67k40.h: 20865: unsigned CSEL4 :1;
[; ;pic18f67k40.h: 20866: unsigned CSEL5 :1;
[; ;pic18f67k40.h: 20867: unsigned CSEL6 :1;
[; ;pic18f67k40.h: 20868: unsigned CSEL7 :1;
[; ;pic18f67k40.h: 20869: };
[; ;pic18f67k40.h: 20870: struct {
[; ;pic18f67k40.h: 20871: unsigned SMT1CSEL :8;
[; ;pic18f67k40.h: 20872: };
[; ;pic18f67k40.h: 20873: struct {
[; ;pic18f67k40.h: 20874: unsigned SMT1CSEL0 :1;
[; ;pic18f67k40.h: 20875: unsigned SMT1CSEL1 :1;
[; ;pic18f67k40.h: 20876: unsigned SMT1CSEL2 :1;
[; ;pic18f67k40.h: 20877: unsigned SMT1CSEL3 :1;
[; ;pic18f67k40.h: 20878: unsigned SMT1CSEL4 :1;
[; ;pic18f67k40.h: 20879: unsigned SMT1CSEL5 :1;
[; ;pic18f67k40.h: 20880: unsigned SMT1CSEL6 :1;
[; ;pic18f67k40.h: 20881: unsigned SMT1CSEL7 :1;
[; ;pic18f67k40.h: 20882: };
[; ;pic18f67k40.h: 20883: } SMT1CLKbits_t;
[; ;pic18f67k40.h: 20884: extern volatile SMT1CLKbits_t SMT1CLKbits @ 0xF19;
[; ;pic18f67k40.h: 20979: extern volatile unsigned char SMT1SIG @ 0xF1A;
"20981
[; ;pic18f67k40.h: 20981: asm("SMT1SIG equ 0F1Ah");
[; <" SMT1SIG equ 0F1Ah ;# ">
[; ;pic18f67k40.h: 20984: typedef union {
[; ;pic18f67k40.h: 20985: struct {
[; ;pic18f67k40.h: 20986: unsigned SSEL :8;
[; ;pic18f67k40.h: 20987: };
[; ;pic18f67k40.h: 20988: struct {
[; ;pic18f67k40.h: 20989: unsigned SSEL0 :1;
[; ;pic18f67k40.h: 20990: unsigned SSEL1 :1;
[; ;pic18f67k40.h: 20991: unsigned SSEL2 :1;
[; ;pic18f67k40.h: 20992: unsigned SSEL3 :1;
[; ;pic18f67k40.h: 20993: unsigned SSEL4 :1;
[; ;pic18f67k40.h: 20994: unsigned SSEL5 :1;
[; ;pic18f67k40.h: 20995: unsigned SSEL6 :1;
[; ;pic18f67k40.h: 20996: unsigned SSEL7 :1;
[; ;pic18f67k40.h: 20997: };
[; ;pic18f67k40.h: 20998: struct {
[; ;pic18f67k40.h: 20999: unsigned SMT1SSEL :8;
[; ;pic18f67k40.h: 21000: };
[; ;pic18f67k40.h: 21001: struct {
[; ;pic18f67k40.h: 21002: unsigned SMT1SSEL0 :1;
[; ;pic18f67k40.h: 21003: unsigned SMT1SSEL1 :1;
[; ;pic18f67k40.h: 21004: unsigned SMT1SSEL2 :1;
[; ;pic18f67k40.h: 21005: unsigned SMT1SSEL3 :1;
[; ;pic18f67k40.h: 21006: unsigned SMT1SSEL4 :1;
[; ;pic18f67k40.h: 21007: unsigned SMT1SSEL5 :1;
[; ;pic18f67k40.h: 21008: unsigned SMT1SSEL6 :1;
[; ;pic18f67k40.h: 21009: unsigned SMT1SSEL7 :1;
[; ;pic18f67k40.h: 21010: };
[; ;pic18f67k40.h: 21011: } SMT1SIGbits_t;
[; ;pic18f67k40.h: 21012: extern volatile SMT1SIGbits_t SMT1SIGbits @ 0xF1A;
[; ;pic18f67k40.h: 21107: extern volatile unsigned char SMT1WIN @ 0xF1B;
"21109
[; ;pic18f67k40.h: 21109: asm("SMT1WIN equ 0F1Bh");
[; <" SMT1WIN equ 0F1Bh ;# ">
[; ;pic18f67k40.h: 21112: typedef union {
[; ;pic18f67k40.h: 21113: struct {
[; ;pic18f67k40.h: 21114: unsigned WSEL :8;
[; ;pic18f67k40.h: 21115: };
[; ;pic18f67k40.h: 21116: struct {
[; ;pic18f67k40.h: 21117: unsigned WSEL0 :1;
[; ;pic18f67k40.h: 21118: unsigned WSEL1 :1;
[; ;pic18f67k40.h: 21119: unsigned WSEL2 :1;
[; ;pic18f67k40.h: 21120: unsigned WSEL3 :1;
[; ;pic18f67k40.h: 21121: unsigned WSEL4 :1;
[; ;pic18f67k40.h: 21122: unsigned WSEL5 :1;
[; ;pic18f67k40.h: 21123: unsigned WSEL6 :1;
[; ;pic18f67k40.h: 21124: unsigned WSEL7 :1;
[; ;pic18f67k40.h: 21125: };
[; ;pic18f67k40.h: 21126: struct {
[; ;pic18f67k40.h: 21127: unsigned SMT1WSEL :8;
[; ;pic18f67k40.h: 21128: };
[; ;pic18f67k40.h: 21129: struct {
[; ;pic18f67k40.h: 21130: unsigned SMT1WSEL0 :1;
[; ;pic18f67k40.h: 21131: unsigned SMT1WSEL1 :1;
[; ;pic18f67k40.h: 21132: unsigned SMT1WSEL2 :1;
[; ;pic18f67k40.h: 21133: unsigned SMT1WSEL3 :1;
[; ;pic18f67k40.h: 21134: unsigned SMT1WSEL4 :1;
[; ;pic18f67k40.h: 21135: unsigned SMT1WSEL5 :1;
[; ;pic18f67k40.h: 21136: unsigned SMT1WSEL6 :1;
[; ;pic18f67k40.h: 21137: unsigned SMT1WSEL7 :1;
[; ;pic18f67k40.h: 21138: };
[; ;pic18f67k40.h: 21139: } SMT1WINbits_t;
[; ;pic18f67k40.h: 21140: extern volatile SMT1WINbits_t SMT1WINbits @ 0xF1B;
[; ;pic18f67k40.h: 21235: extern volatile unsigned short CCPR5 @ 0xF1C;
"21237
[; ;pic18f67k40.h: 21237: asm("CCPR5 equ 0F1Ch");
[; <" CCPR5 equ 0F1Ch ;# ">
[; ;pic18f67k40.h: 21242: extern volatile unsigned char CCPR5L @ 0xF1C;
"21244
[; ;pic18f67k40.h: 21244: asm("CCPR5L equ 0F1Ch");
[; <" CCPR5L equ 0F1Ch ;# ">
[; ;pic18f67k40.h: 21247: typedef union {
[; ;pic18f67k40.h: 21248: struct {
[; ;pic18f67k40.h: 21249: unsigned RL :8;
[; ;pic18f67k40.h: 21250: };
[; ;pic18f67k40.h: 21251: } CCPR5Lbits_t;
[; ;pic18f67k40.h: 21252: extern volatile CCPR5Lbits_t CCPR5Lbits @ 0xF1C;
[; ;pic18f67k40.h: 21262: extern volatile unsigned char CCPR5H @ 0xF1D;
"21264
[; ;pic18f67k40.h: 21264: asm("CCPR5H equ 0F1Dh");
[; <" CCPR5H equ 0F1Dh ;# ">
[; ;pic18f67k40.h: 21267: typedef union {
[; ;pic18f67k40.h: 21268: struct {
[; ;pic18f67k40.h: 21269: unsigned RH :8;
[; ;pic18f67k40.h: 21270: };
[; ;pic18f67k40.h: 21271: } CCPR5Hbits_t;
[; ;pic18f67k40.h: 21272: extern volatile CCPR5Hbits_t CCPR5Hbits @ 0xF1D;
[; ;pic18f67k40.h: 21282: extern volatile unsigned char CCP5CON @ 0xF1E;
"21284
[; ;pic18f67k40.h: 21284: asm("CCP5CON equ 0F1Eh");
[; <" CCP5CON equ 0F1Eh ;# ">
[; ;pic18f67k40.h: 21287: typedef union {
[; ;pic18f67k40.h: 21288: struct {
[; ;pic18f67k40.h: 21289: unsigned MODE :4;
[; ;pic18f67k40.h: 21290: unsigned FMT :1;
[; ;pic18f67k40.h: 21291: unsigned OUT :1;
[; ;pic18f67k40.h: 21292: unsigned OE :1;
[; ;pic18f67k40.h: 21293: unsigned EN :1;
[; ;pic18f67k40.h: 21294: };
[; ;pic18f67k40.h: 21295: struct {
[; ;pic18f67k40.h: 21296: unsigned MODE0 :1;
[; ;pic18f67k40.h: 21297: unsigned MODE1 :1;
[; ;pic18f67k40.h: 21298: unsigned MODE2 :1;
[; ;pic18f67k40.h: 21299: unsigned MODE3 :1;
[; ;pic18f67k40.h: 21300: };
[; ;pic18f67k40.h: 21301: struct {
[; ;pic18f67k40.h: 21302: unsigned CCP5MODE :4;
[; ;pic18f67k40.h: 21303: unsigned CCP5FMT :1;
[; ;pic18f67k40.h: 21304: unsigned CCP5OUT :1;
[; ;pic18f67k40.h: 21305: unsigned CCP5OE :1;
[; ;pic18f67k40.h: 21306: unsigned CCP5EN :1;
[; ;pic18f67k40.h: 21307: };
[; ;pic18f67k40.h: 21308: struct {
[; ;pic18f67k40.h: 21309: unsigned CCP5MODE0 :1;
[; ;pic18f67k40.h: 21310: unsigned CCP5MODE1 :1;
[; ;pic18f67k40.h: 21311: unsigned CCP5MODE2 :1;
[; ;pic18f67k40.h: 21312: unsigned CCP5MODE3 :1;
[; ;pic18f67k40.h: 21313: };
[; ;pic18f67k40.h: 21314: struct {
[; ;pic18f67k40.h: 21315: unsigned :6;
[; ;pic18f67k40.h: 21316: unsigned P5M0 :1;
[; ;pic18f67k40.h: 21317: unsigned P5M1 :1;
[; ;pic18f67k40.h: 21318: };
[; ;pic18f67k40.h: 21319: } CCP5CONbits_t;
[; ;pic18f67k40.h: 21320: extern volatile CCP5CONbits_t CCP5CONbits @ 0xF1E;
[; ;pic18f67k40.h: 21425: extern volatile unsigned char CCP5CAP @ 0xF1F;
"21427
[; ;pic18f67k40.h: 21427: asm("CCP5CAP equ 0F1Fh");
[; <" CCP5CAP equ 0F1Fh ;# ">
[; ;pic18f67k40.h: 21430: typedef union {
[; ;pic18f67k40.h: 21431: struct {
[; ;pic18f67k40.h: 21432: unsigned CTS :8;
[; ;pic18f67k40.h: 21433: };
[; ;pic18f67k40.h: 21434: struct {
[; ;pic18f67k40.h: 21435: unsigned CTS0 :1;
[; ;pic18f67k40.h: 21436: unsigned CTS1 :1;
[; ;pic18f67k40.h: 21437: unsigned CTS2 :1;
[; ;pic18f67k40.h: 21438: unsigned CTS3 :1;
[; ;pic18f67k40.h: 21439: unsigned CTS4 :1;
[; ;pic18f67k40.h: 21440: unsigned CTS5 :1;
[; ;pic18f67k40.h: 21441: unsigned CTS6 :1;
[; ;pic18f67k40.h: 21442: unsigned CTS7 :1;
[; ;pic18f67k40.h: 21443: };
[; ;pic18f67k40.h: 21444: struct {
[; ;pic18f67k40.h: 21445: unsigned CCP5CTS :8;
[; ;pic18f67k40.h: 21446: };
[; ;pic18f67k40.h: 21447: struct {
[; ;pic18f67k40.h: 21448: unsigned CCP5CTS0 :1;
[; ;pic18f67k40.h: 21449: unsigned CCP5CTS1 :1;
[; ;pic18f67k40.h: 21450: unsigned CCP5CTS2 :1;
[; ;pic18f67k40.h: 21451: unsigned CCP5CTS3 :1;
[; ;pic18f67k40.h: 21452: unsigned CCP5CTS4 :1;
[; ;pic18f67k40.h: 21453: unsigned CCP5CTS5 :1;
[; ;pic18f67k40.h: 21454: unsigned CCP5CTS6 :1;
[; ;pic18f67k40.h: 21455: unsigned CCP5CTS7 :1;
[; ;pic18f67k40.h: 21456: };
[; ;pic18f67k40.h: 21457: } CCP5CAPbits_t;
[; ;pic18f67k40.h: 21458: extern volatile CCP5CAPbits_t CCP5CAPbits @ 0xF1F;
[; ;pic18f67k40.h: 21553: extern volatile unsigned short CCPR4 @ 0xF20;
"21555
[; ;pic18f67k40.h: 21555: asm("CCPR4 equ 0F20h");
[; <" CCPR4 equ 0F20h ;# ">
[; ;pic18f67k40.h: 21560: extern volatile unsigned char CCPR4L @ 0xF20;
"21562
[; ;pic18f67k40.h: 21562: asm("CCPR4L equ 0F20h");
[; <" CCPR4L equ 0F20h ;# ">
[; ;pic18f67k40.h: 21565: typedef union {
[; ;pic18f67k40.h: 21566: struct {
[; ;pic18f67k40.h: 21567: unsigned RL :8;
[; ;pic18f67k40.h: 21568: };
[; ;pic18f67k40.h: 21569: } CCPR4Lbits_t;
[; ;pic18f67k40.h: 21570: extern volatile CCPR4Lbits_t CCPR4Lbits @ 0xF20;
[; ;pic18f67k40.h: 21580: extern volatile unsigned char CCPR4H @ 0xF21;
"21582
[; ;pic18f67k40.h: 21582: asm("CCPR4H equ 0F21h");
[; <" CCPR4H equ 0F21h ;# ">
[; ;pic18f67k40.h: 21585: typedef union {
[; ;pic18f67k40.h: 21586: struct {
[; ;pic18f67k40.h: 21587: unsigned RH :8;
[; ;pic18f67k40.h: 21588: };
[; ;pic18f67k40.h: 21589: } CCPR4Hbits_t;
[; ;pic18f67k40.h: 21590: extern volatile CCPR4Hbits_t CCPR4Hbits @ 0xF21;
[; ;pic18f67k40.h: 21600: extern volatile unsigned char CCP4CON @ 0xF22;
"21602
[; ;pic18f67k40.h: 21602: asm("CCP4CON equ 0F22h");
[; <" CCP4CON equ 0F22h ;# ">
[; ;pic18f67k40.h: 21605: typedef union {
[; ;pic18f67k40.h: 21606: struct {
[; ;pic18f67k40.h: 21607: unsigned MODE :4;
[; ;pic18f67k40.h: 21608: unsigned FMT :1;
[; ;pic18f67k40.h: 21609: unsigned OUT :1;
[; ;pic18f67k40.h: 21610: unsigned OE :1;
[; ;pic18f67k40.h: 21611: unsigned EN :1;
[; ;pic18f67k40.h: 21612: };
[; ;pic18f67k40.h: 21613: struct {
[; ;pic18f67k40.h: 21614: unsigned MODE0 :1;
[; ;pic18f67k40.h: 21615: unsigned MODE1 :1;
[; ;pic18f67k40.h: 21616: unsigned MODE2 :1;
[; ;pic18f67k40.h: 21617: unsigned MODE3 :1;
[; ;pic18f67k40.h: 21618: };
[; ;pic18f67k40.h: 21619: struct {
[; ;pic18f67k40.h: 21620: unsigned CCP4MODE :4;
[; ;pic18f67k40.h: 21621: unsigned CCP4FMT :1;
[; ;pic18f67k40.h: 21622: unsigned CCP4OUT :1;
[; ;pic18f67k40.h: 21623: unsigned CCP4OE :1;
[; ;pic18f67k40.h: 21624: unsigned CCP4EN :1;
[; ;pic18f67k40.h: 21625: };
[; ;pic18f67k40.h: 21626: struct {
[; ;pic18f67k40.h: 21627: unsigned CCP4MODE0 :1;
[; ;pic18f67k40.h: 21628: unsigned CCP4MODE1 :1;
[; ;pic18f67k40.h: 21629: unsigned CCP4MODE2 :1;
[; ;pic18f67k40.h: 21630: unsigned CCP4MODE3 :1;
[; ;pic18f67k40.h: 21631: };
[; ;pic18f67k40.h: 21632: struct {
[; ;pic18f67k40.h: 21633: unsigned :6;
[; ;pic18f67k40.h: 21634: unsigned P4M0 :1;
[; ;pic18f67k40.h: 21635: unsigned P4M1 :1;
[; ;pic18f67k40.h: 21636: };
[; ;pic18f67k40.h: 21637: } CCP4CONbits_t;
[; ;pic18f67k40.h: 21638: extern volatile CCP4CONbits_t CCP4CONbits @ 0xF22;
[; ;pic18f67k40.h: 21743: extern volatile unsigned char CCP4CAP @ 0xF23;
"21745
[; ;pic18f67k40.h: 21745: asm("CCP4CAP equ 0F23h");
[; <" CCP4CAP equ 0F23h ;# ">
[; ;pic18f67k40.h: 21748: typedef union {
[; ;pic18f67k40.h: 21749: struct {
[; ;pic18f67k40.h: 21750: unsigned CTS :8;
[; ;pic18f67k40.h: 21751: };
[; ;pic18f67k40.h: 21752: struct {
[; ;pic18f67k40.h: 21753: unsigned CTS0 :1;
[; ;pic18f67k40.h: 21754: unsigned CTS1 :1;
[; ;pic18f67k40.h: 21755: unsigned CTS2 :1;
[; ;pic18f67k40.h: 21756: unsigned CTS3 :1;
[; ;pic18f67k40.h: 21757: unsigned CTS4 :1;
[; ;pic18f67k40.h: 21758: unsigned CTS5 :1;
[; ;pic18f67k40.h: 21759: unsigned CTS6 :1;
[; ;pic18f67k40.h: 21760: unsigned CTS7 :1;
[; ;pic18f67k40.h: 21761: };
[; ;pic18f67k40.h: 21762: struct {
[; ;pic18f67k40.h: 21763: unsigned CCP4CTS :8;
[; ;pic18f67k40.h: 21764: };
[; ;pic18f67k40.h: 21765: struct {
[; ;pic18f67k40.h: 21766: unsigned CCP4CTS0 :1;
[; ;pic18f67k40.h: 21767: unsigned CCP4CTS1 :1;
[; ;pic18f67k40.h: 21768: unsigned CCP4CTS2 :1;
[; ;pic18f67k40.h: 21769: unsigned CCP4CTS3 :1;
[; ;pic18f67k40.h: 21770: unsigned CCP4CTS4 :1;
[; ;pic18f67k40.h: 21771: unsigned CCP4CTS5 :1;
[; ;pic18f67k40.h: 21772: unsigned CCP4CTS6 :1;
[; ;pic18f67k40.h: 21773: unsigned CCP4CTS7 :1;
[; ;pic18f67k40.h: 21774: };
[; ;pic18f67k40.h: 21775: } CCP4CAPbits_t;
[; ;pic18f67k40.h: 21776: extern volatile CCP4CAPbits_t CCP4CAPbits @ 0xF23;
[; ;pic18f67k40.h: 21871: extern volatile unsigned short CCPR3 @ 0xF24;
"21873
[; ;pic18f67k40.h: 21873: asm("CCPR3 equ 0F24h");
[; <" CCPR3 equ 0F24h ;# ">
[; ;pic18f67k40.h: 21878: extern volatile unsigned char CCPR3L @ 0xF24;
"21880
[; ;pic18f67k40.h: 21880: asm("CCPR3L equ 0F24h");
[; <" CCPR3L equ 0F24h ;# ">
[; ;pic18f67k40.h: 21883: typedef union {
[; ;pic18f67k40.h: 21884: struct {
[; ;pic18f67k40.h: 21885: unsigned RL :8;
[; ;pic18f67k40.h: 21886: };
[; ;pic18f67k40.h: 21887: } CCPR3Lbits_t;
[; ;pic18f67k40.h: 21888: extern volatile CCPR3Lbits_t CCPR3Lbits @ 0xF24;
[; ;pic18f67k40.h: 21898: extern volatile unsigned char CCPR3H @ 0xF25;
"21900
[; ;pic18f67k40.h: 21900: asm("CCPR3H equ 0F25h");
[; <" CCPR3H equ 0F25h ;# ">
[; ;pic18f67k40.h: 21903: typedef union {
[; ;pic18f67k40.h: 21904: struct {
[; ;pic18f67k40.h: 21905: unsigned RH :8;
[; ;pic18f67k40.h: 21906: };
[; ;pic18f67k40.h: 21907: } CCPR3Hbits_t;
[; ;pic18f67k40.h: 21908: extern volatile CCPR3Hbits_t CCPR3Hbits @ 0xF25;
[; ;pic18f67k40.h: 21918: extern volatile unsigned char CCP3CON @ 0xF26;
"21920
[; ;pic18f67k40.h: 21920: asm("CCP3CON equ 0F26h");
[; <" CCP3CON equ 0F26h ;# ">
[; ;pic18f67k40.h: 21923: typedef union {
[; ;pic18f67k40.h: 21924: struct {
[; ;pic18f67k40.h: 21925: unsigned MODE :4;
[; ;pic18f67k40.h: 21926: unsigned FMT :1;
[; ;pic18f67k40.h: 21927: unsigned OUT :1;
[; ;pic18f67k40.h: 21928: unsigned OE :1;
[; ;pic18f67k40.h: 21929: unsigned EN :1;
[; ;pic18f67k40.h: 21930: };
[; ;pic18f67k40.h: 21931: struct {
[; ;pic18f67k40.h: 21932: unsigned MODE0 :1;
[; ;pic18f67k40.h: 21933: unsigned MODE1 :1;
[; ;pic18f67k40.h: 21934: unsigned MODE2 :1;
[; ;pic18f67k40.h: 21935: unsigned MODE3 :1;
[; ;pic18f67k40.h: 21936: };
[; ;pic18f67k40.h: 21937: struct {
[; ;pic18f67k40.h: 21938: unsigned CCP3MODE :4;
[; ;pic18f67k40.h: 21939: unsigned CCP3FMT :1;
[; ;pic18f67k40.h: 21940: unsigned CCP3OUT :1;
[; ;pic18f67k40.h: 21941: unsigned CCP3OE :1;
[; ;pic18f67k40.h: 21942: unsigned CCP3EN :1;
[; ;pic18f67k40.h: 21943: };
[; ;pic18f67k40.h: 21944: struct {
[; ;pic18f67k40.h: 21945: unsigned CCP3MODE0 :1;
[; ;pic18f67k40.h: 21946: unsigned CCP3MODE1 :1;
[; ;pic18f67k40.h: 21947: unsigned CCP3MODE2 :1;
[; ;pic18f67k40.h: 21948: unsigned CCP3MODE3 :1;
[; ;pic18f67k40.h: 21949: };
[; ;pic18f67k40.h: 21950: struct {
[; ;pic18f67k40.h: 21951: unsigned :6;
[; ;pic18f67k40.h: 21952: unsigned P3M0 :1;
[; ;pic18f67k40.h: 21953: unsigned P3M1 :1;
[; ;pic18f67k40.h: 21954: };
[; ;pic18f67k40.h: 21955: } CCP3CONbits_t;
[; ;pic18f67k40.h: 21956: extern volatile CCP3CONbits_t CCP3CONbits @ 0xF26;
[; ;pic18f67k40.h: 22061: extern volatile unsigned char CCP3CAP @ 0xF27;
"22063
[; ;pic18f67k40.h: 22063: asm("CCP3CAP equ 0F27h");
[; <" CCP3CAP equ 0F27h ;# ">
[; ;pic18f67k40.h: 22066: typedef union {
[; ;pic18f67k40.h: 22067: struct {
[; ;pic18f67k40.h: 22068: unsigned CTS :8;
[; ;pic18f67k40.h: 22069: };
[; ;pic18f67k40.h: 22070: struct {
[; ;pic18f67k40.h: 22071: unsigned CTS0 :1;
[; ;pic18f67k40.h: 22072: unsigned CTS1 :1;
[; ;pic18f67k40.h: 22073: unsigned CTS2 :1;
[; ;pic18f67k40.h: 22074: unsigned CTS3 :1;
[; ;pic18f67k40.h: 22075: unsigned CTS4 :1;
[; ;pic18f67k40.h: 22076: unsigned CTS5 :1;
[; ;pic18f67k40.h: 22077: unsigned CTS6 :1;
[; ;pic18f67k40.h: 22078: unsigned CTS7 :1;
[; ;pic18f67k40.h: 22079: };
[; ;pic18f67k40.h: 22080: struct {
[; ;pic18f67k40.h: 22081: unsigned CCP3CTS :8;
[; ;pic18f67k40.h: 22082: };
[; ;pic18f67k40.h: 22083: struct {
[; ;pic18f67k40.h: 22084: unsigned CCP3CTS0 :1;
[; ;pic18f67k40.h: 22085: unsigned CCP3CTS1 :1;
[; ;pic18f67k40.h: 22086: unsigned CCP3CTS2 :1;
[; ;pic18f67k40.h: 22087: unsigned CCP3CTS3 :1;
[; ;pic18f67k40.h: 22088: unsigned CCP3CTS4 :1;
[; ;pic18f67k40.h: 22089: unsigned CCP3CTS5 :1;
[; ;pic18f67k40.h: 22090: unsigned CCP3CTS6 :1;
[; ;pic18f67k40.h: 22091: unsigned CCP3CTS7 :1;
[; ;pic18f67k40.h: 22092: };
[; ;pic18f67k40.h: 22093: } CCP3CAPbits_t;
[; ;pic18f67k40.h: 22094: extern volatile CCP3CAPbits_t CCP3CAPbits @ 0xF27;
[; ;pic18f67k40.h: 22189: extern volatile unsigned char T8TMR @ 0xF28;
"22191
[; ;pic18f67k40.h: 22191: asm("T8TMR equ 0F28h");
[; <" T8TMR equ 0F28h ;# ">
[; ;pic18f67k40.h: 22194: extern volatile unsigned char TMR8 @ 0xF28;
"22196
[; ;pic18f67k40.h: 22196: asm("TMR8 equ 0F28h");
[; <" TMR8 equ 0F28h ;# ">
[; ;pic18f67k40.h: 22199: typedef union {
[; ;pic18f67k40.h: 22200: struct {
[; ;pic18f67k40.h: 22201: unsigned TMR :8;
[; ;pic18f67k40.h: 22202: };
[; ;pic18f67k40.h: 22203: struct {
[; ;pic18f67k40.h: 22204: unsigned TMR8 :8;
[; ;pic18f67k40.h: 22205: };
[; ;pic18f67k40.h: 22206: } T8TMRbits_t;
[; ;pic18f67k40.h: 22207: extern volatile T8TMRbits_t T8TMRbits @ 0xF28;
[; ;pic18f67k40.h: 22220: typedef union {
[; ;pic18f67k40.h: 22221: struct {
[; ;pic18f67k40.h: 22222: unsigned TMR :8;
[; ;pic18f67k40.h: 22223: };
[; ;pic18f67k40.h: 22224: struct {
[; ;pic18f67k40.h: 22225: unsigned TMR8 :8;
[; ;pic18f67k40.h: 22226: };
[; ;pic18f67k40.h: 22227: } TMR8bits_t;
[; ;pic18f67k40.h: 22228: extern volatile TMR8bits_t TMR8bits @ 0xF28;
[; ;pic18f67k40.h: 22243: extern volatile unsigned char T8PR @ 0xF29;
"22245
[; ;pic18f67k40.h: 22245: asm("T8PR equ 0F29h");
[; <" T8PR equ 0F29h ;# ">
[; ;pic18f67k40.h: 22248: extern volatile unsigned char PR8 @ 0xF29;
"22250
[; ;pic18f67k40.h: 22250: asm("PR8 equ 0F29h");
[; <" PR8 equ 0F29h ;# ">
[; ;pic18f67k40.h: 22253: typedef union {
[; ;pic18f67k40.h: 22254: struct {
[; ;pic18f67k40.h: 22255: unsigned PR :8;
[; ;pic18f67k40.h: 22256: };
[; ;pic18f67k40.h: 22257: struct {
[; ;pic18f67k40.h: 22258: unsigned T8PR :8;
[; ;pic18f67k40.h: 22259: };
[; ;pic18f67k40.h: 22260: } T8PRbits_t;
[; ;pic18f67k40.h: 22261: extern volatile T8PRbits_t T8PRbits @ 0xF29;
[; ;pic18f67k40.h: 22274: typedef union {
[; ;pic18f67k40.h: 22275: struct {
[; ;pic18f67k40.h: 22276: unsigned PR :8;
[; ;pic18f67k40.h: 22277: };
[; ;pic18f67k40.h: 22278: struct {
[; ;pic18f67k40.h: 22279: unsigned T8PR :8;
[; ;pic18f67k40.h: 22280: };
[; ;pic18f67k40.h: 22281: } PR8bits_t;
[; ;pic18f67k40.h: 22282: extern volatile PR8bits_t PR8bits @ 0xF29;
[; ;pic18f67k40.h: 22297: extern volatile unsigned char T8CON @ 0xF2A;
"22299
[; ;pic18f67k40.h: 22299: asm("T8CON equ 0F2Ah");
[; <" T8CON equ 0F2Ah ;# ">
[; ;pic18f67k40.h: 22302: typedef union {
[; ;pic18f67k40.h: 22303: struct {
[; ;pic18f67k40.h: 22304: unsigned OUTPS :4;
[; ;pic18f67k40.h: 22305: unsigned CKPS :3;
[; ;pic18f67k40.h: 22306: unsigned ON :1;
[; ;pic18f67k40.h: 22307: };
[; ;pic18f67k40.h: 22308: struct {
[; ;pic18f67k40.h: 22309: unsigned OUTPS0 :1;
[; ;pic18f67k40.h: 22310: unsigned OUTPS1 :1;
[; ;pic18f67k40.h: 22311: unsigned OUTPS2 :1;
[; ;pic18f67k40.h: 22312: unsigned OUTPS3 :1;
[; ;pic18f67k40.h: 22313: unsigned CKPS0 :1;
[; ;pic18f67k40.h: 22314: unsigned CKPS1 :1;
[; ;pic18f67k40.h: 22315: unsigned CKPS2 :1;
[; ;pic18f67k40.h: 22316: };
[; ;pic18f67k40.h: 22317: struct {
[; ;pic18f67k40.h: 22318: unsigned T8OUTPS :4;
[; ;pic18f67k40.h: 22319: unsigned T8CKPS :3;
[; ;pic18f67k40.h: 22320: unsigned T8ON :1;
[; ;pic18f67k40.h: 22321: };
[; ;pic18f67k40.h: 22322: struct {
[; ;pic18f67k40.h: 22323: unsigned T8OUTPS0 :1;
[; ;pic18f67k40.h: 22324: unsigned T8OUTPS1 :1;
[; ;pic18f67k40.h: 22325: unsigned T8OUTPS2 :1;
[; ;pic18f67k40.h: 22326: unsigned T8OUTPS3 :1;
[; ;pic18f67k40.h: 22327: unsigned T8CKPS0 :1;
[; ;pic18f67k40.h: 22328: unsigned T8CKPS1 :1;
[; ;pic18f67k40.h: 22329: unsigned T8CKPS2 :1;
[; ;pic18f67k40.h: 22330: unsigned TMR8ON :1;
[; ;pic18f67k40.h: 22331: };
[; ;pic18f67k40.h: 22332: } T8CONbits_t;
[; ;pic18f67k40.h: 22333: extern volatile T8CONbits_t T8CONbits @ 0xF2A;
[; ;pic18f67k40.h: 22443: extern volatile unsigned char T8HLT @ 0xF2B;
"22445
[; ;pic18f67k40.h: 22445: asm("T8HLT equ 0F2Bh");
[; <" T8HLT equ 0F2Bh ;# ">
[; ;pic18f67k40.h: 22448: typedef union {
[; ;pic18f67k40.h: 22449: struct {
[; ;pic18f67k40.h: 22450: unsigned MODE :5;
[; ;pic18f67k40.h: 22451: unsigned CKSYNC :1;
[; ;pic18f67k40.h: 22452: unsigned CKPOL :1;
[; ;pic18f67k40.h: 22453: unsigned PSYNC :1;
[; ;pic18f67k40.h: 22454: };
[; ;pic18f67k40.h: 22455: struct {
[; ;pic18f67k40.h: 22456: unsigned MODE0 :1;
[; ;pic18f67k40.h: 22457: unsigned MODE1 :1;
[; ;pic18f67k40.h: 22458: unsigned MODE2 :1;
[; ;pic18f67k40.h: 22459: unsigned MODE3 :1;
[; ;pic18f67k40.h: 22460: unsigned MODE4 :1;
[; ;pic18f67k40.h: 22461: };
[; ;pic18f67k40.h: 22462: struct {
[; ;pic18f67k40.h: 22463: unsigned T8MODE :5;
[; ;pic18f67k40.h: 22464: unsigned T8CKSYNC :1;
[; ;pic18f67k40.h: 22465: unsigned T8CKPOL :1;
[; ;pic18f67k40.h: 22466: unsigned T8PSYNC :1;
[; ;pic18f67k40.h: 22467: };
[; ;pic18f67k40.h: 22468: struct {
[; ;pic18f67k40.h: 22469: unsigned T8MODE0 :1;
[; ;pic18f67k40.h: 22470: unsigned T8MODE1 :1;
[; ;pic18f67k40.h: 22471: unsigned T8MODE2 :1;
[; ;pic18f67k40.h: 22472: unsigned T8MODE3 :1;
[; ;pic18f67k40.h: 22473: unsigned T8MODE4 :1;
[; ;pic18f67k40.h: 22474: };
[; ;pic18f67k40.h: 22475: } T8HLTbits_t;
[; ;pic18f67k40.h: 22476: extern volatile T8HLTbits_t T8HLTbits @ 0xF2B;
[; ;pic18f67k40.h: 22571: extern volatile unsigned char T8CLKCON @ 0xF2C;
"22573
[; ;pic18f67k40.h: 22573: asm("T8CLKCON equ 0F2Ch");
[; <" T8CLKCON equ 0F2Ch ;# ">
[; ;pic18f67k40.h: 22576: typedef union {
[; ;pic18f67k40.h: 22577: struct {
[; ;pic18f67k40.h: 22578: unsigned CS :4;
[; ;pic18f67k40.h: 22579: };
[; ;pic18f67k40.h: 22580: struct {
[; ;pic18f67k40.h: 22581: unsigned CS0 :1;
[; ;pic18f67k40.h: 22582: unsigned CS1 :1;
[; ;pic18f67k40.h: 22583: unsigned CS2 :1;
[; ;pic18f67k40.h: 22584: unsigned CS3 :1;
[; ;pic18f67k40.h: 22585: };
[; ;pic18f67k40.h: 22586: struct {
[; ;pic18f67k40.h: 22587: unsigned T8CS :4;
[; ;pic18f67k40.h: 22588: };
[; ;pic18f67k40.h: 22589: struct {
[; ;pic18f67k40.h: 22590: unsigned T8CS0 :1;
[; ;pic18f67k40.h: 22591: unsigned T8CS1 :1;
[; ;pic18f67k40.h: 22592: unsigned T8CS2 :1;
[; ;pic18f67k40.h: 22593: unsigned T8CS3 :1;
[; ;pic18f67k40.h: 22594: };
[; ;pic18f67k40.h: 22595: } T8CLKCONbits_t;
[; ;pic18f67k40.h: 22596: extern volatile T8CLKCONbits_t T8CLKCONbits @ 0xF2C;
[; ;pic18f67k40.h: 22651: extern volatile unsigned char T8RST @ 0xF2D;
"22653
[; ;pic18f67k40.h: 22653: asm("T8RST equ 0F2Dh");
[; <" T8RST equ 0F2Dh ;# ">
[; ;pic18f67k40.h: 22656: typedef union {
[; ;pic18f67k40.h: 22657: struct {
[; ;pic18f67k40.h: 22658: unsigned RSEL :4;
[; ;pic18f67k40.h: 22659: };
[; ;pic18f67k40.h: 22660: struct {
[; ;pic18f67k40.h: 22661: unsigned RSEL0 :1;
[; ;pic18f67k40.h: 22662: unsigned RSEL1 :1;
[; ;pic18f67k40.h: 22663: unsigned RSEL2 :1;
[; ;pic18f67k40.h: 22664: unsigned RSEL3 :1;
[; ;pic18f67k40.h: 22665: };
[; ;pic18f67k40.h: 22666: struct {
[; ;pic18f67k40.h: 22667: unsigned T8RSEL :4;
[; ;pic18f67k40.h: 22668: };
[; ;pic18f67k40.h: 22669: struct {
[; ;pic18f67k40.h: 22670: unsigned T8RSEL0 :1;
[; ;pic18f67k40.h: 22671: unsigned T8RSEL1 :1;
[; ;pic18f67k40.h: 22672: unsigned T8RSEL2 :1;
[; ;pic18f67k40.h: 22673: unsigned T8RSEL3 :1;
[; ;pic18f67k40.h: 22674: };
[; ;pic18f67k40.h: 22675: } T8RSTbits_t;
[; ;pic18f67k40.h: 22676: extern volatile T8RSTbits_t T8RSTbits @ 0xF2D;
[; ;pic18f67k40.h: 22731: extern volatile unsigned short TMR7 @ 0xF2E;
"22733
[; ;pic18f67k40.h: 22733: asm("TMR7 equ 0F2Eh");
[; <" TMR7 equ 0F2Eh ;# ">
[; ;pic18f67k40.h: 22738: extern volatile unsigned char TMR7L @ 0xF2E;
"22740
[; ;pic18f67k40.h: 22740: asm("TMR7L equ 0F2Eh");
[; <" TMR7L equ 0F2Eh ;# ">
[; ;pic18f67k40.h: 22743: typedef union {
[; ;pic18f67k40.h: 22744: struct {
[; ;pic18f67k40.h: 22745: unsigned TMR7L0 :1;
[; ;pic18f67k40.h: 22746: unsigned TMR7L1 :1;
[; ;pic18f67k40.h: 22747: unsigned TMR7L2 :1;
[; ;pic18f67k40.h: 22748: unsigned TMR7L3 :1;
[; ;pic18f67k40.h: 22749: unsigned TMR7L4 :1;
[; ;pic18f67k40.h: 22750: unsigned TMR7L5 :1;
[; ;pic18f67k40.h: 22751: unsigned TMR7L6 :1;
[; ;pic18f67k40.h: 22752: unsigned TMR7L7 :1;
[; ;pic18f67k40.h: 22753: };
[; ;pic18f67k40.h: 22754: struct {
[; ;pic18f67k40.h: 22755: unsigned TMR7L :8;
[; ;pic18f67k40.h: 22756: };
[; ;pic18f67k40.h: 22757: struct {
[; ;pic18f67k40.h: 22758: unsigned TMR70 :1;
[; ;pic18f67k40.h: 22759: unsigned TMR71 :1;
[; ;pic18f67k40.h: 22760: unsigned TMR72 :1;
[; ;pic18f67k40.h: 22761: unsigned TMR73 :1;
[; ;pic18f67k40.h: 22762: unsigned TMR74 :1;
[; ;pic18f67k40.h: 22763: unsigned TMR75 :1;
[; ;pic18f67k40.h: 22764: unsigned TMR76 :1;
[; ;pic18f67k40.h: 22765: unsigned TMR77 :1;
[; ;pic18f67k40.h: 22766: };
[; ;pic18f67k40.h: 22767: struct {
[; ;pic18f67k40.h: 22768: unsigned CAL07 :1;
[; ;pic18f67k40.h: 22769: unsigned CAL17 :1;
[; ;pic18f67k40.h: 22770: unsigned CAL27 :1;
[; ;pic18f67k40.h: 22771: unsigned CAL37 :1;
[; ;pic18f67k40.h: 22772: unsigned CAL47 :1;
[; ;pic18f67k40.h: 22773: unsigned CAL57 :1;
[; ;pic18f67k40.h: 22774: unsigned CAL67 :1;
[; ;pic18f67k40.h: 22775: unsigned CAL77 :1;
[; ;pic18f67k40.h: 22776: };
[; ;pic18f67k40.h: 22777: } TMR7Lbits_t;
[; ;pic18f67k40.h: 22778: extern volatile TMR7Lbits_t TMR7Lbits @ 0xF2E;
[; ;pic18f67k40.h: 22908: extern volatile unsigned char TMR7H @ 0xF2F;
"22910
[; ;pic18f67k40.h: 22910: asm("TMR7H equ 0F2Fh");
[; <" TMR7H equ 0F2Fh ;# ">
[; ;pic18f67k40.h: 22913: typedef union {
[; ;pic18f67k40.h: 22914: struct {
[; ;pic18f67k40.h: 22915: unsigned TMR7H0 :1;
[; ;pic18f67k40.h: 22916: unsigned TMR7H1 :1;
[; ;pic18f67k40.h: 22917: unsigned TMR7H2 :1;
[; ;pic18f67k40.h: 22918: unsigned TMR7H3 :1;
[; ;pic18f67k40.h: 22919: unsigned TMR7H4 :1;
[; ;pic18f67k40.h: 22920: unsigned TMR7H5 :1;
[; ;pic18f67k40.h: 22921: unsigned TMR7H6 :1;
[; ;pic18f67k40.h: 22922: unsigned TMR7H7 :1;
[; ;pic18f67k40.h: 22923: };
[; ;pic18f67k40.h: 22924: struct {
[; ;pic18f67k40.h: 22925: unsigned TMR7H :8;
[; ;pic18f67k40.h: 22926: };
[; ;pic18f67k40.h: 22927: struct {
[; ;pic18f67k40.h: 22928: unsigned TMR78 :1;
[; ;pic18f67k40.h: 22929: unsigned TMR79 :1;
[; ;pic18f67k40.h: 22930: unsigned TMR710 :1;
[; ;pic18f67k40.h: 22931: unsigned TMR711 :1;
[; ;pic18f67k40.h: 22932: unsigned TMR712 :1;
[; ;pic18f67k40.h: 22933: unsigned TMR713 :1;
[; ;pic18f67k40.h: 22934: unsigned TMR714 :1;
[; ;pic18f67k40.h: 22935: unsigned TMR715 :1;
[; ;pic18f67k40.h: 22936: };
[; ;pic18f67k40.h: 22937: } TMR7Hbits_t;
[; ;pic18f67k40.h: 22938: extern volatile TMR7Hbits_t TMR7Hbits @ 0xF2F;
[; ;pic18f67k40.h: 23028: extern volatile unsigned char T7CON @ 0xF30;
"23030
[; ;pic18f67k40.h: 23030: asm("T7CON equ 0F30h");
[; <" T7CON equ 0F30h ;# ">
[; ;pic18f67k40.h: 23033: typedef union {
[; ;pic18f67k40.h: 23034: struct {
[; ;pic18f67k40.h: 23035: unsigned :2;
[; ;pic18f67k40.h: 23036: unsigned NOT_SYNC :1;
[; ;pic18f67k40.h: 23037: };
[; ;pic18f67k40.h: 23038: struct {
[; ;pic18f67k40.h: 23039: unsigned ON :1;
[; ;pic18f67k40.h: 23040: unsigned RD16 :1;
[; ;pic18f67k40.h: 23041: unsigned nSYNC :1;
[; ;pic18f67k40.h: 23042: unsigned :1;
[; ;pic18f67k40.h: 23043: unsigned CKPS :2;
[; ;pic18f67k40.h: 23044: };
[; ;pic18f67k40.h: 23045: struct {
[; ;pic18f67k40.h: 23046: unsigned :2;
[; ;pic18f67k40.h: 23047: unsigned NOT_T7SYNC :1;
[; ;pic18f67k40.h: 23048: };
[; ;pic18f67k40.h: 23049: struct {
[; ;pic18f67k40.h: 23050: unsigned TMR7ON :1;
[; ;pic18f67k40.h: 23051: unsigned T7RD16 :1;
[; ;pic18f67k40.h: 23052: unsigned nT7SYNC :1;
[; ;pic18f67k40.h: 23053: unsigned :1;
[; ;pic18f67k40.h: 23054: unsigned T7CKPS0 :1;
[; ;pic18f67k40.h: 23055: unsigned T7CKPS1 :1;
[; ;pic18f67k40.h: 23056: };
[; ;pic18f67k40.h: 23057: struct {
[; ;pic18f67k40.h: 23058: unsigned :4;
[; ;pic18f67k40.h: 23059: unsigned CKPS0 :1;
[; ;pic18f67k40.h: 23060: unsigned CKPS1 :1;
[; ;pic18f67k40.h: 23061: };
[; ;pic18f67k40.h: 23062: struct {
[; ;pic18f67k40.h: 23063: unsigned :1;
[; ;pic18f67k40.h: 23064: unsigned RD167 :1;
[; ;pic18f67k40.h: 23065: };
[; ;pic18f67k40.h: 23066: } T7CONbits_t;
[; ;pic18f67k40.h: 23067: extern volatile T7CONbits_t T7CONbits @ 0xF30;
[; ;pic18f67k40.h: 23142: extern volatile unsigned char T7GCON @ 0xF31;
"23144
[; ;pic18f67k40.h: 23144: asm("T7GCON equ 0F31h");
[; <" T7GCON equ 0F31h ;# ">
[; ;pic18f67k40.h: 23147: extern volatile unsigned char PR7 @ 0xF31;
"23149
[; ;pic18f67k40.h: 23149: asm("PR7 equ 0F31h");
[; <" PR7 equ 0F31h ;# ">
[; ;pic18f67k40.h: 23152: typedef union {
[; ;pic18f67k40.h: 23153: struct {
[; ;pic18f67k40.h: 23154: unsigned :3;
[; ;pic18f67k40.h: 23155: unsigned GGO_NOT_DONE :1;
[; ;pic18f67k40.h: 23156: };
[; ;pic18f67k40.h: 23157: struct {
[; ;pic18f67k40.h: 23158: unsigned :2;
[; ;pic18f67k40.h: 23159: unsigned GVAL :1;
[; ;pic18f67k40.h: 23160: unsigned GGO_nDONE :1;
[; ;pic18f67k40.h: 23161: unsigned GSPM :1;
[; ;pic18f67k40.h: 23162: unsigned GTM :1;
[; ;pic18f67k40.h: 23163: unsigned GPOL :1;
[; ;pic18f67k40.h: 23164: unsigned GE :1;
[; ;pic18f67k40.h: 23165: };
[; ;pic18f67k40.h: 23166: struct {
[; ;pic18f67k40.h: 23167: unsigned :3;
[; ;pic18f67k40.h: 23168: unsigned T7GGO_NOT_DONE :1;
[; ;pic18f67k40.h: 23169: };
[; ;pic18f67k40.h: 23170: struct {
[; ;pic18f67k40.h: 23171: unsigned :2;
[; ;pic18f67k40.h: 23172: unsigned T7GVAL :1;
[; ;pic18f67k40.h: 23173: unsigned T7GGO_nDONE :1;
[; ;pic18f67k40.h: 23174: unsigned T7GSPM :1;
[; ;pic18f67k40.h: 23175: unsigned T7GTM :1;
[; ;pic18f67k40.h: 23176: unsigned T7GPOL :1;
[; ;pic18f67k40.h: 23177: unsigned T7GE :1;
[; ;pic18f67k40.h: 23178: };
[; ;pic18f67k40.h: 23179: struct {
[; ;pic18f67k40.h: 23180: unsigned :3;
[; ;pic18f67k40.h: 23181: unsigned T7GGO :1;
[; ;pic18f67k40.h: 23182: };
[; ;pic18f67k40.h: 23183: } T7GCONbits_t;
[; ;pic18f67k40.h: 23184: extern volatile T7GCONbits_t T7GCONbits @ 0xF31;
[; ;pic18f67k40.h: 23262: typedef union {
[; ;pic18f67k40.h: 23263: struct {
[; ;pic18f67k40.h: 23264: unsigned :3;
[; ;pic18f67k40.h: 23265: unsigned GGO_NOT_DONE :1;
[; ;pic18f67k40.h: 23266: };
[; ;pic18f67k40.h: 23267: struct {
[; ;pic18f67k40.h: 23268: unsigned :2;
[; ;pic18f67k40.h: 23269: unsigned GVAL :1;
[; ;pic18f67k40.h: 23270: unsigned GGO_nDONE :1;
[; ;pic18f67k40.h: 23271: unsigned GSPM :1;
[; ;pic18f67k40.h: 23272: unsigned GTM :1;
[; ;pic18f67k40.h: 23273: unsigned GPOL :1;
[; ;pic18f67k40.h: 23274: unsigned GE :1;
[; ;pic18f67k40.h: 23275: };
[; ;pic18f67k40.h: 23276: struct {
[; ;pic18f67k40.h: 23277: unsigned :3;
[; ;pic18f67k40.h: 23278: unsigned T7GGO_NOT_DONE :1;
[; ;pic18f67k40.h: 23279: };
[; ;pic18f67k40.h: 23280: struct {
[; ;pic18f67k40.h: 23281: unsigned :2;
[; ;pic18f67k40.h: 23282: unsigned T7GVAL :1;
[; ;pic18f67k40.h: 23283: unsigned T7GGO_nDONE :1;
[; ;pic18f67k40.h: 23284: unsigned T7GSPM :1;
[; ;pic18f67k40.h: 23285: unsigned T7GTM :1;
[; ;pic18f67k40.h: 23286: unsigned T7GPOL :1;
[; ;pic18f67k40.h: 23287: unsigned T7GE :1;
[; ;pic18f67k40.h: 23288: };
[; ;pic18f67k40.h: 23289: struct {
[; ;pic18f67k40.h: 23290: unsigned :3;
[; ;pic18f67k40.h: 23291: unsigned T7GGO :1;
[; ;pic18f67k40.h: 23292: };
[; ;pic18f67k40.h: 23293: } PR7bits_t;
[; ;pic18f67k40.h: 23294: extern volatile PR7bits_t PR7bits @ 0xF31;
[; ;pic18f67k40.h: 23374: extern volatile unsigned char T7GATE @ 0xF32;
"23376
[; ;pic18f67k40.h: 23376: asm("T7GATE equ 0F32h");
[; <" T7GATE equ 0F32h ;# ">
[; ;pic18f67k40.h: 23379: extern volatile unsigned char TMR7GATE @ 0xF32;
"23381
[; ;pic18f67k40.h: 23381: asm("TMR7GATE equ 0F32h");
[; <" TMR7GATE equ 0F32h ;# ">
[; ;pic18f67k40.h: 23384: typedef union {
[; ;pic18f67k40.h: 23385: struct {
[; ;pic18f67k40.h: 23386: unsigned GSS :5;
[; ;pic18f67k40.h: 23387: };
[; ;pic18f67k40.h: 23388: struct {
[; ;pic18f67k40.h: 23389: unsigned GSS0 :1;
[; ;pic18f67k40.h: 23390: unsigned GSS1 :1;
[; ;pic18f67k40.h: 23391: unsigned GSS2 :1;
[; ;pic18f67k40.h: 23392: unsigned GSS3 :1;
[; ;pic18f67k40.h: 23393: unsigned GSS4 :1;
[; ;pic18f67k40.h: 23394: };
[; ;pic18f67k40.h: 23395: struct {
[; ;pic18f67k40.h: 23396: unsigned T7GSS0 :1;
[; ;pic18f67k40.h: 23397: unsigned T7GSS1 :1;
[; ;pic18f67k40.h: 23398: unsigned T7GSS2 :1;
[; ;pic18f67k40.h: 23399: unsigned T7GSS3 :1;
[; ;pic18f67k40.h: 23400: unsigned T7GSS4 :1;
[; ;pic18f67k40.h: 23401: };
[; ;pic18f67k40.h: 23402: } T7GATEbits_t;
[; ;pic18f67k40.h: 23403: extern volatile T7GATEbits_t T7GATEbits @ 0xF32;
[; ;pic18f67k40.h: 23461: typedef union {
[; ;pic18f67k40.h: 23462: struct {
[; ;pic18f67k40.h: 23463: unsigned GSS :5;
[; ;pic18f67k40.h: 23464: };
[; ;pic18f67k40.h: 23465: struct {
[; ;pic18f67k40.h: 23466: unsigned GSS0 :1;
[; ;pic18f67k40.h: 23467: unsigned GSS1 :1;
[; ;pic18f67k40.h: 23468: unsigned GSS2 :1;
[; ;pic18f67k40.h: 23469: unsigned GSS3 :1;
[; ;pic18f67k40.h: 23470: unsigned GSS4 :1;
[; ;pic18f67k40.h: 23471: };
[; ;pic18f67k40.h: 23472: struct {
[; ;pic18f67k40.h: 23473: unsigned T7GSS0 :1;
[; ;pic18f67k40.h: 23474: unsigned T7GSS1 :1;
[; ;pic18f67k40.h: 23475: unsigned T7GSS2 :1;
[; ;pic18f67k40.h: 23476: unsigned T7GSS3 :1;
[; ;pic18f67k40.h: 23477: unsigned T7GSS4 :1;
[; ;pic18f67k40.h: 23478: };
[; ;pic18f67k40.h: 23479: } TMR7GATEbits_t;
[; ;pic18f67k40.h: 23480: extern volatile TMR7GATEbits_t TMR7GATEbits @ 0xF32;
[; ;pic18f67k40.h: 23540: extern volatile unsigned char T7CLK @ 0xF33;
"23542
[; ;pic18f67k40.h: 23542: asm("T7CLK equ 0F33h");
[; <" T7CLK equ 0F33h ;# ">
[; ;pic18f67k40.h: 23545: extern volatile unsigned char TMR7CLK @ 0xF33;
"23547
[; ;pic18f67k40.h: 23547: asm("TMR7CLK equ 0F33h");
[; <" TMR7CLK equ 0F33h ;# ">
[; ;pic18f67k40.h: 23550: typedef union {
[; ;pic18f67k40.h: 23551: struct {
[; ;pic18f67k40.h: 23552: unsigned CS :4;
[; ;pic18f67k40.h: 23553: };
[; ;pic18f67k40.h: 23554: struct {
[; ;pic18f67k40.h: 23555: unsigned T7CS0 :1;
[; ;pic18f67k40.h: 23556: unsigned T7CS1 :1;
[; ;pic18f67k40.h: 23557: unsigned T7CS2 :1;
[; ;pic18f67k40.h: 23558: unsigned T7CS3 :1;
[; ;pic18f67k40.h: 23559: };
[; ;pic18f67k40.h: 23560: struct {
[; ;pic18f67k40.h: 23561: unsigned CS0 :1;
[; ;pic18f67k40.h: 23562: unsigned CS1 :1;
[; ;pic18f67k40.h: 23563: unsigned CS2 :1;
[; ;pic18f67k40.h: 23564: unsigned CS3 :1;
[; ;pic18f67k40.h: 23565: };
[; ;pic18f67k40.h: 23566: } T7CLKbits_t;
[; ;pic18f67k40.h: 23567: extern volatile T7CLKbits_t T7CLKbits @ 0xF33;
[; ;pic18f67k40.h: 23615: typedef union {
[; ;pic18f67k40.h: 23616: struct {
[; ;pic18f67k40.h: 23617: unsigned CS :4;
[; ;pic18f67k40.h: 23618: };
[; ;pic18f67k40.h: 23619: struct {
[; ;pic18f67k40.h: 23620: unsigned T7CS0 :1;
[; ;pic18f67k40.h: 23621: unsigned T7CS1 :1;
[; ;pic18f67k40.h: 23622: unsigned T7CS2 :1;
[; ;pic18f67k40.h: 23623: unsigned T7CS3 :1;
[; ;pic18f67k40.h: 23624: };
[; ;pic18f67k40.h: 23625: struct {
[; ;pic18f67k40.h: 23626: unsigned CS0 :1;
[; ;pic18f67k40.h: 23627: unsigned CS1 :1;
[; ;pic18f67k40.h: 23628: unsigned CS2 :1;
[; ;pic18f67k40.h: 23629: unsigned CS3 :1;
[; ;pic18f67k40.h: 23630: };
[; ;pic18f67k40.h: 23631: } TMR7CLKbits_t;
[; ;pic18f67k40.h: 23632: extern volatile TMR7CLKbits_t TMR7CLKbits @ 0xF33;
[; ;pic18f67k40.h: 23682: extern volatile unsigned char CLKRCON @ 0xF34;
"23684
[; ;pic18f67k40.h: 23684: asm("CLKRCON equ 0F34h");
[; <" CLKRCON equ 0F34h ;# ">
[; ;pic18f67k40.h: 23687: typedef union {
[; ;pic18f67k40.h: 23688: struct {
[; ;pic18f67k40.h: 23689: unsigned DIV :3;
[; ;pic18f67k40.h: 23690: unsigned DC :2;
[; ;pic18f67k40.h: 23691: unsigned :2;
[; ;pic18f67k40.h: 23692: unsigned EN :1;
[; ;pic18f67k40.h: 23693: };
[; ;pic18f67k40.h: 23694: struct {
[; ;pic18f67k40.h: 23695: unsigned CLKRDIV0 :1;
[; ;pic18f67k40.h: 23696: unsigned CLKRDIV1 :1;
[; ;pic18f67k40.h: 23697: unsigned CLKRDIV2 :1;
[; ;pic18f67k40.h: 23698: unsigned CLKRDC0 :1;
[; ;pic18f67k40.h: 23699: unsigned CLKRDC1 :1;
[; ;pic18f67k40.h: 23700: unsigned :2;
[; ;pic18f67k40.h: 23701: unsigned CLKREN :1;
[; ;pic18f67k40.h: 23702: };
[; ;pic18f67k40.h: 23703: struct {
[; ;pic18f67k40.h: 23704: unsigned DIV0 :1;
[; ;pic18f67k40.h: 23705: unsigned DIV1 :1;
[; ;pic18f67k40.h: 23706: unsigned DIV2 :1;
[; ;pic18f67k40.h: 23707: unsigned DC0 :1;
[; ;pic18f67k40.h: 23708: unsigned DC1 :1;
[; ;pic18f67k40.h: 23709: };
[; ;pic18f67k40.h: 23710: } CLKRCONbits_t;
[; ;pic18f67k40.h: 23711: extern volatile CLKRCONbits_t CLKRCONbits @ 0xF34;
[; ;pic18f67k40.h: 23786: extern volatile unsigned char CLKRCLK @ 0xF35;
"23788
[; ;pic18f67k40.h: 23788: asm("CLKRCLK equ 0F35h");
[; <" CLKRCLK equ 0F35h ;# ">
[; ;pic18f67k40.h: 23791: typedef union {
[; ;pic18f67k40.h: 23792: struct {
[; ;pic18f67k40.h: 23793: unsigned CLK :3;
[; ;pic18f67k40.h: 23794: };
[; ;pic18f67k40.h: 23795: struct {
[; ;pic18f67k40.h: 23796: unsigned CLKRCLK0 :1;
[; ;pic18f67k40.h: 23797: unsigned CLKRCLK1 :1;
[; ;pic18f67k40.h: 23798: unsigned CLKRCLK2 :1;
[; ;pic18f67k40.h: 23799: };
[; ;pic18f67k40.h: 23800: struct {
[; ;pic18f67k40.h: 23801: unsigned CLK0 :1;
[; ;pic18f67k40.h: 23802: unsigned CLK1 :1;
[; ;pic18f67k40.h: 23803: unsigned CLK2 :1;
[; ;pic18f67k40.h: 23804: };
[; ;pic18f67k40.h: 23805: } CLKRCLKbits_t;
[; ;pic18f67k40.h: 23806: extern volatile CLKRCLKbits_t CLKRCLKbits @ 0xF35;
[; ;pic18f67k40.h: 23846: extern volatile unsigned char CWG1CLK @ 0xF36;
"23848
[; ;pic18f67k40.h: 23848: asm("CWG1CLK equ 0F36h");
[; <" CWG1CLK equ 0F36h ;# ">
[; ;pic18f67k40.h: 23851: extern volatile unsigned char CWG1CLKCON @ 0xF36;
"23853
[; ;pic18f67k40.h: 23853: asm("CWG1CLKCON equ 0F36h");
[; <" CWG1CLKCON equ 0F36h ;# ">
[; ;pic18f67k40.h: 23856: typedef union {
[; ;pic18f67k40.h: 23857: struct {
[; ;pic18f67k40.h: 23858: unsigned CS :1;
[; ;pic18f67k40.h: 23859: };
[; ;pic18f67k40.h: 23860: struct {
[; ;pic18f67k40.h: 23861: unsigned CWG1CS :1;
[; ;pic18f67k40.h: 23862: };
[; ;pic18f67k40.h: 23863: } CWG1CLKbits_t;
[; ;pic18f67k40.h: 23864: extern volatile CWG1CLKbits_t CWG1CLKbits @ 0xF36;
[; ;pic18f67k40.h: 23877: typedef union {
[; ;pic18f67k40.h: 23878: struct {
[; ;pic18f67k40.h: 23879: unsigned CS :1;
[; ;pic18f67k40.h: 23880: };
[; ;pic18f67k40.h: 23881: struct {
[; ;pic18f67k40.h: 23882: unsigned CWG1CS :1;
[; ;pic18f67k40.h: 23883: };
[; ;pic18f67k40.h: 23884: } CWG1CLKCONbits_t;
[; ;pic18f67k40.h: 23885: extern volatile CWG1CLKCONbits_t CWG1CLKCONbits @ 0xF36;
[; ;pic18f67k40.h: 23900: extern volatile unsigned char CWG1ISM @ 0xF37;
"23902
[; ;pic18f67k40.h: 23902: asm("CWG1ISM equ 0F37h");
[; <" CWG1ISM equ 0F37h ;# ">
[; ;pic18f67k40.h: 23905: typedef union {
[; ;pic18f67k40.h: 23906: struct {
[; ;pic18f67k40.h: 23907: unsigned IS :4;
[; ;pic18f67k40.h: 23908: };
[; ;pic18f67k40.h: 23909: struct {
[; ;pic18f67k40.h: 23910: unsigned CWG1ISM0 :1;
[; ;pic18f67k40.h: 23911: unsigned CWG1ISM1 :1;
[; ;pic18f67k40.h: 23912: unsigned CWG1ISM2 :1;
[; ;pic18f67k40.h: 23913: unsigned CWG1ISM3 :1;
[; ;pic18f67k40.h: 23914: };
[; ;pic18f67k40.h: 23915: } CWG1ISMbits_t;
[; ;pic18f67k40.h: 23916: extern volatile CWG1ISMbits_t CWG1ISMbits @ 0xF37;
[; ;pic18f67k40.h: 23946: extern volatile unsigned char CWG1DBR @ 0xF38;
"23948
[; ;pic18f67k40.h: 23948: asm("CWG1DBR equ 0F38h");
[; <" CWG1DBR equ 0F38h ;# ">
[; ;pic18f67k40.h: 23951: typedef union {
[; ;pic18f67k40.h: 23952: struct {
[; ;pic18f67k40.h: 23953: unsigned DBR :6;
[; ;pic18f67k40.h: 23954: };
[; ;pic18f67k40.h: 23955: struct {
[; ;pic18f67k40.h: 23956: unsigned DBR0 :1;
[; ;pic18f67k40.h: 23957: unsigned DBR1 :1;
[; ;pic18f67k40.h: 23958: unsigned DBR2 :1;
[; ;pic18f67k40.h: 23959: unsigned DBR3 :1;
[; ;pic18f67k40.h: 23960: unsigned DBR4 :1;
[; ;pic18f67k40.h: 23961: unsigned DBR5 :1;
[; ;pic18f67k40.h: 23962: };
[; ;pic18f67k40.h: 23963: struct {
[; ;pic18f67k40.h: 23964: unsigned CWG1DBR :6;
[; ;pic18f67k40.h: 23965: };
[; ;pic18f67k40.h: 23966: struct {
[; ;pic18f67k40.h: 23967: unsigned CWG1DBR0 :1;
[; ;pic18f67k40.h: 23968: unsigned CWG1DBR1 :1;
[; ;pic18f67k40.h: 23969: unsigned CWG1DBR2 :1;
[; ;pic18f67k40.h: 23970: unsigned CWG1DBR3 :1;
[; ;pic18f67k40.h: 23971: unsigned CWG1DBR4 :1;
[; ;pic18f67k40.h: 23972: unsigned CWG1DBR5 :1;
[; ;pic18f67k40.h: 23973: };
[; ;pic18f67k40.h: 23974: } CWG1DBRbits_t;
[; ;pic18f67k40.h: 23975: extern volatile CWG1DBRbits_t CWG1DBRbits @ 0xF38;
[; ;pic18f67k40.h: 24050: extern volatile unsigned char CWG1DBF @ 0xF39;
"24052
[; ;pic18f67k40.h: 24052: asm("CWG1DBF equ 0F39h");
[; <" CWG1DBF equ 0F39h ;# ">
[; ;pic18f67k40.h: 24055: typedef union {
[; ;pic18f67k40.h: 24056: struct {
[; ;pic18f67k40.h: 24057: unsigned DBF :6;
[; ;pic18f67k40.h: 24058: };
[; ;pic18f67k40.h: 24059: struct {
[; ;pic18f67k40.h: 24060: unsigned DBF0 :1;
[; ;pic18f67k40.h: 24061: unsigned DBF1 :1;
[; ;pic18f67k40.h: 24062: unsigned DBF2 :1;
[; ;pic18f67k40.h: 24063: unsigned DBF3 :1;
[; ;pic18f67k40.h: 24064: unsigned DBF4 :1;
[; ;pic18f67k40.h: 24065: unsigned DBF5 :1;
[; ;pic18f67k40.h: 24066: };
[; ;pic18f67k40.h: 24067: struct {
[; ;pic18f67k40.h: 24068: unsigned CWG1DBF :6;
[; ;pic18f67k40.h: 24069: };
[; ;pic18f67k40.h: 24070: struct {
[; ;pic18f67k40.h: 24071: unsigned CWG1DBF0 :1;
[; ;pic18f67k40.h: 24072: unsigned CWG1DBF1 :1;
[; ;pic18f67k40.h: 24073: unsigned CWG1DBF2 :1;
[; ;pic18f67k40.h: 24074: unsigned CWG1DBF3 :1;
[; ;pic18f67k40.h: 24075: unsigned CWG1DBF4 :1;
[; ;pic18f67k40.h: 24076: unsigned CWG1DBF5 :1;
[; ;pic18f67k40.h: 24077: };
[; ;pic18f67k40.h: 24078: } CWG1DBFbits_t;
[; ;pic18f67k40.h: 24079: extern volatile CWG1DBFbits_t CWG1DBFbits @ 0xF39;
[; ;pic18f67k40.h: 24154: extern volatile unsigned char CWG1CON0 @ 0xF3A;
"24156
[; ;pic18f67k40.h: 24156: asm("CWG1CON0 equ 0F3Ah");
[; <" CWG1CON0 equ 0F3Ah ;# ">
[; ;pic18f67k40.h: 24159: typedef union {
[; ;pic18f67k40.h: 24160: struct {
[; ;pic18f67k40.h: 24161: unsigned MODE :3;
[; ;pic18f67k40.h: 24162: unsigned :3;
[; ;pic18f67k40.h: 24163: unsigned LD :1;
[; ;pic18f67k40.h: 24164: unsigned EN :1;
[; ;pic18f67k40.h: 24165: };
[; ;pic18f67k40.h: 24166: struct {
[; ;pic18f67k40.h: 24167: unsigned MODE0 :1;
[; ;pic18f67k40.h: 24168: unsigned MODE1 :1;
[; ;pic18f67k40.h: 24169: unsigned MODE2 :1;
[; ;pic18f67k40.h: 24170: unsigned :4;
[; ;pic18f67k40.h: 24171: unsigned G1EN :1;
[; ;pic18f67k40.h: 24172: };
[; ;pic18f67k40.h: 24173: struct {
[; ;pic18f67k40.h: 24174: unsigned CWG1MODE :3;
[; ;pic18f67k40.h: 24175: unsigned :3;
[; ;pic18f67k40.h: 24176: unsigned CWG1LD :1;
[; ;pic18f67k40.h: 24177: unsigned CWG1EN :1;
[; ;pic18f67k40.h: 24178: };
[; ;pic18f67k40.h: 24179: struct {
[; ;pic18f67k40.h: 24180: unsigned CWG1MODE0 :1;
[; ;pic18f67k40.h: 24181: unsigned CWG1MODE1 :1;
[; ;pic18f67k40.h: 24182: unsigned CWG1MODE2 :1;
[; ;pic18f67k40.h: 24183: };
[; ;pic18f67k40.h: 24184: } CWG1CON0bits_t;
[; ;pic18f67k40.h: 24185: extern volatile CWG1CON0bits_t CWG1CON0bits @ 0xF3A;
[; ;pic18f67k40.h: 24255: extern volatile unsigned char CWG1CON1 @ 0xF3B;
"24257
[; ;pic18f67k40.h: 24257: asm("CWG1CON1 equ 0F3Bh");
[; <" CWG1CON1 equ 0F3Bh ;# ">
[; ;pic18f67k40.h: 24260: typedef union {
[; ;pic18f67k40.h: 24261: struct {
[; ;pic18f67k40.h: 24262: unsigned POLA :1;
[; ;pic18f67k40.h: 24263: unsigned POLB :1;
[; ;pic18f67k40.h: 24264: unsigned POLC :1;
[; ;pic18f67k40.h: 24265: unsigned POLD :1;
[; ;pic18f67k40.h: 24266: unsigned :1;
[; ;pic18f67k40.h: 24267: unsigned IN :1;
[; ;pic18f67k40.h: 24268: };
[; ;pic18f67k40.h: 24269: struct {
[; ;pic18f67k40.h: 24270: unsigned CWG1POLA :1;
[; ;pic18f67k40.h: 24271: unsigned CWG1POLB :1;
[; ;pic18f67k40.h: 24272: unsigned CWG1POLC :1;
[; ;pic18f67k40.h: 24273: unsigned CWG1POLD :1;
[; ;pic18f67k40.h: 24274: unsigned :1;
[; ;pic18f67k40.h: 24275: unsigned CWG1IN :1;
[; ;pic18f67k40.h: 24276: };
[; ;pic18f67k40.h: 24277: } CWG1CON1bits_t;
[; ;pic18f67k40.h: 24278: extern volatile CWG1CON1bits_t CWG1CON1bits @ 0xF3B;
[; ;pic18f67k40.h: 24333: extern volatile unsigned char CWG1AS0 @ 0xF3C;
"24335
[; ;pic18f67k40.h: 24335: asm("CWG1AS0 equ 0F3Ch");
[; <" CWG1AS0 equ 0F3Ch ;# ">
[; ;pic18f67k40.h: 24338: typedef union {
[; ;pic18f67k40.h: 24339: struct {
[; ;pic18f67k40.h: 24340: unsigned :2;
[; ;pic18f67k40.h: 24341: unsigned LSAC :2;
[; ;pic18f67k40.h: 24342: unsigned LSBD :2;
[; ;pic18f67k40.h: 24343: unsigned REN :1;
[; ;pic18f67k40.h: 24344: unsigned SHUTDOWN :1;
[; ;pic18f67k40.h: 24345: };
[; ;pic18f67k40.h: 24346: struct {
[; ;pic18f67k40.h: 24347: unsigned :2;
[; ;pic18f67k40.h: 24348: unsigned LSAC0 :1;
[; ;pic18f67k40.h: 24349: unsigned LSAC1 :1;
[; ;pic18f67k40.h: 24350: unsigned LSBD0 :1;
[; ;pic18f67k40.h: 24351: unsigned LSBD1 :1;
[; ;pic18f67k40.h: 24352: };
[; ;pic18f67k40.h: 24353: struct {
[; ;pic18f67k40.h: 24354: unsigned :2;
[; ;pic18f67k40.h: 24355: unsigned CWG1LSAC :2;
[; ;pic18f67k40.h: 24356: unsigned CWG1LSBD :2;
[; ;pic18f67k40.h: 24357: unsigned CWG1REN :1;
[; ;pic18f67k40.h: 24358: unsigned CWG1SHUTDOWN :1;
[; ;pic18f67k40.h: 24359: };
[; ;pic18f67k40.h: 24360: struct {
[; ;pic18f67k40.h: 24361: unsigned :2;
[; ;pic18f67k40.h: 24362: unsigned CWG1LSAC0 :1;
[; ;pic18f67k40.h: 24363: unsigned CWG1LSAC1 :1;
[; ;pic18f67k40.h: 24364: unsigned CWG1LSBD0 :1;
[; ;pic18f67k40.h: 24365: unsigned CWG1LSBD1 :1;
[; ;pic18f67k40.h: 24366: };
[; ;pic18f67k40.h: 24367: } CWG1AS0bits_t;
[; ;pic18f67k40.h: 24368: extern volatile CWG1AS0bits_t CWG1AS0bits @ 0xF3C;
[; ;pic18f67k40.h: 24453: extern volatile unsigned char CWG1AS1 @ 0xF3D;
"24455
[; ;pic18f67k40.h: 24455: asm("CWG1AS1 equ 0F3Dh");
[; <" CWG1AS1 equ 0F3Dh ;# ">
[; ;pic18f67k40.h: 24458: typedef union {
[; ;pic18f67k40.h: 24459: struct {
[; ;pic18f67k40.h: 24460: unsigned AS0E :1;
[; ;pic18f67k40.h: 24461: unsigned AS1E :1;
[; ;pic18f67k40.h: 24462: unsigned AS2E :1;
[; ;pic18f67k40.h: 24463: unsigned AS3E :1;
[; ;pic18f67k40.h: 24464: unsigned AS4E :1;
[; ;pic18f67k40.h: 24465: unsigned AS5E :1;
[; ;pic18f67k40.h: 24466: unsigned AS6E :1;
[; ;pic18f67k40.h: 24467: unsigned AS7E :1;
[; ;pic18f67k40.h: 24468: };
[; ;pic18f67k40.h: 24469: } CWG1AS1bits_t;
[; ;pic18f67k40.h: 24470: extern volatile CWG1AS1bits_t CWG1AS1bits @ 0xF3D;
[; ;pic18f67k40.h: 24515: extern volatile unsigned char CWG1STR @ 0xF3E;
"24517
[; ;pic18f67k40.h: 24517: asm("CWG1STR equ 0F3Eh");
[; <" CWG1STR equ 0F3Eh ;# ">
[; ;pic18f67k40.h: 24520: typedef union {
[; ;pic18f67k40.h: 24521: struct {
[; ;pic18f67k40.h: 24522: unsigned STRA :1;
[; ;pic18f67k40.h: 24523: unsigned STRB :1;
[; ;pic18f67k40.h: 24524: unsigned STRC :1;
[; ;pic18f67k40.h: 24525: unsigned STRD :1;
[; ;pic18f67k40.h: 24526: unsigned OVRA :1;
[; ;pic18f67k40.h: 24527: unsigned OVRB :1;
[; ;pic18f67k40.h: 24528: unsigned OVRC :1;
[; ;pic18f67k40.h: 24529: unsigned OVRD :1;
[; ;pic18f67k40.h: 24530: };
[; ;pic18f67k40.h: 24531: struct {
[; ;pic18f67k40.h: 24532: unsigned CWG1STRA :1;
[; ;pic18f67k40.h: 24533: unsigned CWG1STRB :1;
[; ;pic18f67k40.h: 24534: unsigned CWG1STRC :1;
[; ;pic18f67k40.h: 24535: unsigned CWG1STRD :1;
[; ;pic18f67k40.h: 24536: unsigned CWG1OVRA :1;
[; ;pic18f67k40.h: 24537: unsigned CWG1OVRB :1;
[; ;pic18f67k40.h: 24538: unsigned CWG1OVRC :1;
[; ;pic18f67k40.h: 24539: unsigned CWG1OVRD :1;
[; ;pic18f67k40.h: 24540: };
[; ;pic18f67k40.h: 24541: } CWG1STRbits_t;
[; ;pic18f67k40.h: 24542: extern volatile CWG1STRbits_t CWG1STRbits @ 0xF3E;
[; ;pic18f67k40.h: 24627: extern volatile unsigned short CRCDATA @ 0xF3F;
"24629
[; ;pic18f67k40.h: 24629: asm("CRCDATA equ 0F3Fh");
[; <" CRCDATA equ 0F3Fh ;# ">
[; ;pic18f67k40.h: 24634: extern volatile unsigned char CRCDATL @ 0xF3F;
"24636
[; ;pic18f67k40.h: 24636: asm("CRCDATL equ 0F3Fh");
[; <" CRCDATL equ 0F3Fh ;# ">
[; ;pic18f67k40.h: 24639: typedef union {
[; ;pic18f67k40.h: 24640: struct {
[; ;pic18f67k40.h: 24641: unsigned DATA0 :1;
[; ;pic18f67k40.h: 24642: unsigned DATA1 :1;
[; ;pic18f67k40.h: 24643: unsigned DATA2 :1;
[; ;pic18f67k40.h: 24644: unsigned DATA3 :1;
[; ;pic18f67k40.h: 24645: unsigned DATA4 :1;
[; ;pic18f67k40.h: 24646: unsigned DATA5 :1;
[; ;pic18f67k40.h: 24647: unsigned DATA6 :1;
[; ;pic18f67k40.h: 24648: unsigned DATA7 :1;
[; ;pic18f67k40.h: 24649: };
[; ;pic18f67k40.h: 24650: } CRCDATLbits_t;
[; ;pic18f67k40.h: 24651: extern volatile CRCDATLbits_t CRCDATLbits @ 0xF3F;
[; ;pic18f67k40.h: 24696: extern volatile unsigned char CRCDATH @ 0xF40;
"24698
[; ;pic18f67k40.h: 24698: asm("CRCDATH equ 0F40h");
[; <" CRCDATH equ 0F40h ;# ">
[; ;pic18f67k40.h: 24701: typedef union {
[; ;pic18f67k40.h: 24702: struct {
[; ;pic18f67k40.h: 24703: unsigned DATA8 :1;
[; ;pic18f67k40.h: 24704: unsigned DATA9 :1;
[; ;pic18f67k40.h: 24705: unsigned DATA10 :1;
[; ;pic18f67k40.h: 24706: unsigned DATA11 :1;
[; ;pic18f67k40.h: 24707: unsigned DATA12 :1;
[; ;pic18f67k40.h: 24708: unsigned DATA13 :1;
[; ;pic18f67k40.h: 24709: unsigned DATA14 :1;
[; ;pic18f67k40.h: 24710: unsigned DATA15 :1;
[; ;pic18f67k40.h: 24711: };
[; ;pic18f67k40.h: 24712: } CRCDATHbits_t;
[; ;pic18f67k40.h: 24713: extern volatile CRCDATHbits_t CRCDATHbits @ 0xF40;
[; ;pic18f67k40.h: 24758: extern volatile unsigned short CRCACC @ 0xF41;
"24760
[; ;pic18f67k40.h: 24760: asm("CRCACC equ 0F41h");
[; <" CRCACC equ 0F41h ;# ">
[; ;pic18f67k40.h: 24765: extern volatile unsigned char CRCACCL @ 0xF41;
"24767
[; ;pic18f67k40.h: 24767: asm("CRCACCL equ 0F41h");
[; <" CRCACCL equ 0F41h ;# ">
[; ;pic18f67k40.h: 24770: typedef union {
[; ;pic18f67k40.h: 24771: struct {
[; ;pic18f67k40.h: 24772: unsigned ACC0 :1;
[; ;pic18f67k40.h: 24773: unsigned ACC1 :1;
[; ;pic18f67k40.h: 24774: unsigned ACC2 :1;
[; ;pic18f67k40.h: 24775: unsigned ACC3 :1;
[; ;pic18f67k40.h: 24776: unsigned ACC4 :1;
[; ;pic18f67k40.h: 24777: unsigned ACC5 :1;
[; ;pic18f67k40.h: 24778: unsigned ACC6 :1;
[; ;pic18f67k40.h: 24779: unsigned ACC7 :1;
[; ;pic18f67k40.h: 24780: };
[; ;pic18f67k40.h: 24781: } CRCACCLbits_t;
[; ;pic18f67k40.h: 24782: extern volatile CRCACCLbits_t CRCACCLbits @ 0xF41;
[; ;pic18f67k40.h: 24827: extern volatile unsigned char CRCACCH @ 0xF42;
"24829
[; ;pic18f67k40.h: 24829: asm("CRCACCH equ 0F42h");
[; <" CRCACCH equ 0F42h ;# ">
[; ;pic18f67k40.h: 24832: typedef union {
[; ;pic18f67k40.h: 24833: struct {
[; ;pic18f67k40.h: 24834: unsigned ACC8 :1;
[; ;pic18f67k40.h: 24835: unsigned ACC9 :1;
[; ;pic18f67k40.h: 24836: unsigned ACC10 :1;
[; ;pic18f67k40.h: 24837: unsigned ACC11 :1;
[; ;pic18f67k40.h: 24838: unsigned ACC12 :1;
[; ;pic18f67k40.h: 24839: unsigned ACC13 :1;
[; ;pic18f67k40.h: 24840: unsigned ACC14 :1;
[; ;pic18f67k40.h: 24841: unsigned ACC15 :1;
[; ;pic18f67k40.h: 24842: };
[; ;pic18f67k40.h: 24843: } CRCACCHbits_t;
[; ;pic18f67k40.h: 24844: extern volatile CRCACCHbits_t CRCACCHbits @ 0xF42;
[; ;pic18f67k40.h: 24889: extern volatile unsigned short CRCSHFT @ 0xF43;
"24891
[; ;pic18f67k40.h: 24891: asm("CRCSHFT equ 0F43h");
[; <" CRCSHFT equ 0F43h ;# ">
[; ;pic18f67k40.h: 24896: extern volatile unsigned char CRCSHIFTL @ 0xF43;
"24898
[; ;pic18f67k40.h: 24898: asm("CRCSHIFTL equ 0F43h");
[; <" CRCSHIFTL equ 0F43h ;# ">
[; ;pic18f67k40.h: 24901: typedef union {
[; ;pic18f67k40.h: 24902: struct {
[; ;pic18f67k40.h: 24903: unsigned SHFT0 :1;
[; ;pic18f67k40.h: 24904: unsigned SHFT1 :1;
[; ;pic18f67k40.h: 24905: unsigned SHFT2 :1;
[; ;pic18f67k40.h: 24906: unsigned SHFT3 :1;
[; ;pic18f67k40.h: 24907: unsigned SHFT4 :1;
[; ;pic18f67k40.h: 24908: unsigned SHFT5 :1;
[; ;pic18f67k40.h: 24909: unsigned SHFT6 :1;
[; ;pic18f67k40.h: 24910: unsigned SHFT7 :1;
[; ;pic18f67k40.h: 24911: };
[; ;pic18f67k40.h: 24912: } CRCSHIFTLbits_t;
[; ;pic18f67k40.h: 24913: extern volatile CRCSHIFTLbits_t CRCSHIFTLbits @ 0xF43;
[; ;pic18f67k40.h: 24958: extern volatile unsigned char CRCSHIFTH @ 0xF44;
"24960
[; ;pic18f67k40.h: 24960: asm("CRCSHIFTH equ 0F44h");
[; <" CRCSHIFTH equ 0F44h ;# ">
[; ;pic18f67k40.h: 24963: typedef union {
[; ;pic18f67k40.h: 24964: struct {
[; ;pic18f67k40.h: 24965: unsigned SHFT8 :1;
[; ;pic18f67k40.h: 24966: unsigned SHFT9 :1;
[; ;pic18f67k40.h: 24967: unsigned SHFT10 :1;
[; ;pic18f67k40.h: 24968: unsigned SHFT11 :1;
[; ;pic18f67k40.h: 24969: unsigned SHFT12 :1;
[; ;pic18f67k40.h: 24970: unsigned SHFT13 :1;
[; ;pic18f67k40.h: 24971: unsigned SHFT14 :1;
[; ;pic18f67k40.h: 24972: unsigned SHFT15 :1;
[; ;pic18f67k40.h: 24973: };
[; ;pic18f67k40.h: 24974: } CRCSHIFTHbits_t;
[; ;pic18f67k40.h: 24975: extern volatile CRCSHIFTHbits_t CRCSHIFTHbits @ 0xF44;
[; ;pic18f67k40.h: 25020: extern volatile unsigned short CRCXOR @ 0xF45;
"25022
[; ;pic18f67k40.h: 25022: asm("CRCXOR equ 0F45h");
[; <" CRCXOR equ 0F45h ;# ">
[; ;pic18f67k40.h: 25027: extern volatile unsigned char CRCXORL @ 0xF45;
"25029
[; ;pic18f67k40.h: 25029: asm("CRCXORL equ 0F45h");
[; <" CRCXORL equ 0F45h ;# ">
[; ;pic18f67k40.h: 25032: typedef union {
[; ;pic18f67k40.h: 25033: struct {
[; ;pic18f67k40.h: 25034: unsigned :1;
[; ;pic18f67k40.h: 25035: unsigned X1 :1;
[; ;pic18f67k40.h: 25036: unsigned X2 :1;
[; ;pic18f67k40.h: 25037: unsigned X3 :1;
[; ;pic18f67k40.h: 25038: unsigned X4 :1;
[; ;pic18f67k40.h: 25039: unsigned X5 :1;
[; ;pic18f67k40.h: 25040: unsigned X6 :1;
[; ;pic18f67k40.h: 25041: unsigned X7 :1;
[; ;pic18f67k40.h: 25042: };
[; ;pic18f67k40.h: 25043: } CRCXORLbits_t;
[; ;pic18f67k40.h: 25044: extern volatile CRCXORLbits_t CRCXORLbits @ 0xF45;
[; ;pic18f67k40.h: 25084: extern volatile unsigned char CRCXORH @ 0xF46;
"25086
[; ;pic18f67k40.h: 25086: asm("CRCXORH equ 0F46h");
[; <" CRCXORH equ 0F46h ;# ">
[; ;pic18f67k40.h: 25089: typedef union {
[; ;pic18f67k40.h: 25090: struct {
[; ;pic18f67k40.h: 25091: unsigned X8 :1;
[; ;pic18f67k40.h: 25092: unsigned X9 :1;
[; ;pic18f67k40.h: 25093: unsigned X10 :1;
[; ;pic18f67k40.h: 25094: unsigned X11 :1;
[; ;pic18f67k40.h: 25095: unsigned X12 :1;
[; ;pic18f67k40.h: 25096: unsigned X13 :1;
[; ;pic18f67k40.h: 25097: unsigned X14 :1;
[; ;pic18f67k40.h: 25098: unsigned X15 :1;
[; ;pic18f67k40.h: 25099: };
[; ;pic18f67k40.h: 25100: } CRCXORHbits_t;
[; ;pic18f67k40.h: 25101: extern volatile CRCXORHbits_t CRCXORHbits @ 0xF46;
[; ;pic18f67k40.h: 25146: extern volatile unsigned char CRCCON0 @ 0xF47;
"25148
[; ;pic18f67k40.h: 25148: asm("CRCCON0 equ 0F47h");
[; <" CRCCON0 equ 0F47h ;# ">
[; ;pic18f67k40.h: 25151: typedef union {
[; ;pic18f67k40.h: 25152: struct {
[; ;pic18f67k40.h: 25153: unsigned FULL :1;
[; ;pic18f67k40.h: 25154: unsigned SHIFTM :1;
[; ;pic18f67k40.h: 25155: unsigned :2;
[; ;pic18f67k40.h: 25156: unsigned ACCM :1;
[; ;pic18f67k40.h: 25157: unsigned BUSY :1;
[; ;pic18f67k40.h: 25158: unsigned CRCGO :1;
[; ;pic18f67k40.h: 25159: unsigned EN :1;
[; ;pic18f67k40.h: 25160: };
[; ;pic18f67k40.h: 25161: struct {
[; ;pic18f67k40.h: 25162: unsigned :7;
[; ;pic18f67k40.h: 25163: unsigned CRCEN :1;
[; ;pic18f67k40.h: 25164: };
[; ;pic18f67k40.h: 25165: } CRCCON0bits_t;
[; ;pic18f67k40.h: 25166: extern volatile CRCCON0bits_t CRCCON0bits @ 0xF47;
[; ;pic18f67k40.h: 25206: extern volatile unsigned char CRCCON1 @ 0xF48;
"25208
[; ;pic18f67k40.h: 25208: asm("CRCCON1 equ 0F48h");
[; <" CRCCON1 equ 0F48h ;# ">
[; ;pic18f67k40.h: 25211: typedef union {
[; ;pic18f67k40.h: 25212: struct {
[; ;pic18f67k40.h: 25213: unsigned PLEN :4;
[; ;pic18f67k40.h: 25214: unsigned DLEN :4;
[; ;pic18f67k40.h: 25215: };
[; ;pic18f67k40.h: 25216: struct {
[; ;pic18f67k40.h: 25217: unsigned PLEN0 :1;
[; ;pic18f67k40.h: 25218: unsigned PLEN1 :1;
[; ;pic18f67k40.h: 25219: unsigned PLEN2 :1;
[; ;pic18f67k40.h: 25220: unsigned PLEN3 :1;
[; ;pic18f67k40.h: 25221: unsigned DLEN0 :1;
[; ;pic18f67k40.h: 25222: unsigned DLEN1 :1;
[; ;pic18f67k40.h: 25223: unsigned DLEN2 :1;
[; ;pic18f67k40.h: 25224: unsigned DLEN3 :1;
[; ;pic18f67k40.h: 25225: };
[; ;pic18f67k40.h: 25226: } CRCCON1bits_t;
[; ;pic18f67k40.h: 25227: extern volatile CRCCON1bits_t CRCCON1bits @ 0xF48;
[; ;pic18f67k40.h: 25283: extern volatile unsigned short long SCANLADR @ 0xF49;
"25286
[; ;pic18f67k40.h: 25286: asm("SCANLADR equ 0F49h");
[; <" SCANLADR equ 0F49h ;# ">
[; ;pic18f67k40.h: 25291: extern volatile unsigned char SCANLADRL @ 0xF49;
"25293
[; ;pic18f67k40.h: 25293: asm("SCANLADRL equ 0F49h");
[; <" SCANLADRL equ 0F49h ;# ">
[; ;pic18f67k40.h: 25296: typedef union {
[; ;pic18f67k40.h: 25297: struct {
[; ;pic18f67k40.h: 25298: unsigned LADR :8;
[; ;pic18f67k40.h: 25299: };
[; ;pic18f67k40.h: 25300: struct {
[; ;pic18f67k40.h: 25301: unsigned LADR0 :1;
[; ;pic18f67k40.h: 25302: unsigned LADR1 :1;
[; ;pic18f67k40.h: 25303: unsigned LADR2 :1;
[; ;pic18f67k40.h: 25304: unsigned LADR3 :1;
[; ;pic18f67k40.h: 25305: unsigned LADR4 :1;
[; ;pic18f67k40.h: 25306: unsigned LADR5 :1;
[; ;pic18f67k40.h: 25307: unsigned LADR6 :1;
[; ;pic18f67k40.h: 25308: unsigned LADR7 :1;
[; ;pic18f67k40.h: 25309: };
[; ;pic18f67k40.h: 25310: struct {
[; ;pic18f67k40.h: 25311: unsigned SCANLADR :8;
[; ;pic18f67k40.h: 25312: };
[; ;pic18f67k40.h: 25313: struct {
[; ;pic18f67k40.h: 25314: unsigned SCANLADR0 :1;
[; ;pic18f67k40.h: 25315: unsigned SCANLADR1 :1;
[; ;pic18f67k40.h: 25316: unsigned SCANLADR2 :1;
[; ;pic18f67k40.h: 25317: unsigned SCANLADR3 :1;
[; ;pic18f67k40.h: 25318: unsigned SCANLADR4 :1;
[; ;pic18f67k40.h: 25319: unsigned SCANLADR5 :1;
[; ;pic18f67k40.h: 25320: unsigned SCANLADR6 :1;
[; ;pic18f67k40.h: 25321: unsigned SCANLADR7 :1;
[; ;pic18f67k40.h: 25322: };
[; ;pic18f67k40.h: 25323: } SCANLADRLbits_t;
[; ;pic18f67k40.h: 25324: extern volatile SCANLADRLbits_t SCANLADRLbits @ 0xF49;
[; ;pic18f67k40.h: 25419: extern volatile unsigned char SCANLADRH @ 0xF4A;
"25421
[; ;pic18f67k40.h: 25421: asm("SCANLADRH equ 0F4Ah");
[; <" SCANLADRH equ 0F4Ah ;# ">
[; ;pic18f67k40.h: 25424: typedef union {
[; ;pic18f67k40.h: 25425: struct {
[; ;pic18f67k40.h: 25426: unsigned LADR :8;
[; ;pic18f67k40.h: 25427: };
[; ;pic18f67k40.h: 25428: struct {
[; ;pic18f67k40.h: 25429: unsigned LADR8 :1;
[; ;pic18f67k40.h: 25430: unsigned LADR9 :1;
[; ;pic18f67k40.h: 25431: unsigned LADR10 :1;
[; ;pic18f67k40.h: 25432: unsigned LADR11 :1;
[; ;pic18f67k40.h: 25433: unsigned LADR12 :1;
[; ;pic18f67k40.h: 25434: unsigned LADR13 :1;
[; ;pic18f67k40.h: 25435: unsigned LADR14 :1;
[; ;pic18f67k40.h: 25436: unsigned LADR15 :1;
[; ;pic18f67k40.h: 25437: };
[; ;pic18f67k40.h: 25438: struct {
[; ;pic18f67k40.h: 25439: unsigned SCANLADR :8;
[; ;pic18f67k40.h: 25440: };
[; ;pic18f67k40.h: 25441: struct {
[; ;pic18f67k40.h: 25442: unsigned SCANLADR8 :1;
[; ;pic18f67k40.h: 25443: unsigned SCANLADR9 :1;
[; ;pic18f67k40.h: 25444: unsigned SCANLADR10 :1;
[; ;pic18f67k40.h: 25445: unsigned SCANLADR11 :1;
[; ;pic18f67k40.h: 25446: unsigned SCANLADR12 :1;
[; ;pic18f67k40.h: 25447: unsigned SCANLADR13 :1;
[; ;pic18f67k40.h: 25448: unsigned SCANLADR14 :1;
[; ;pic18f67k40.h: 25449: unsigned SCANLADR15 :1;
[; ;pic18f67k40.h: 25450: };
[; ;pic18f67k40.h: 25451: } SCANLADRHbits_t;
[; ;pic18f67k40.h: 25452: extern volatile SCANLADRHbits_t SCANLADRHbits @ 0xF4A;
[; ;pic18f67k40.h: 25547: extern volatile unsigned char SCANLADRU @ 0xF4B;
"25549
[; ;pic18f67k40.h: 25549: asm("SCANLADRU equ 0F4Bh");
[; <" SCANLADRU equ 0F4Bh ;# ">
[; ;pic18f67k40.h: 25552: typedef union {
[; ;pic18f67k40.h: 25553: struct {
[; ;pic18f67k40.h: 25554: unsigned LADR :6;
[; ;pic18f67k40.h: 25555: };
[; ;pic18f67k40.h: 25556: struct {
[; ;pic18f67k40.h: 25557: unsigned LADR16 :1;
[; ;pic18f67k40.h: 25558: unsigned LADR17 :1;
[; ;pic18f67k40.h: 25559: unsigned LADR18 :1;
[; ;pic18f67k40.h: 25560: unsigned LADR19 :1;
[; ;pic18f67k40.h: 25561: unsigned LADR20 :1;
[; ;pic18f67k40.h: 25562: unsigned LADR21 :1;
[; ;pic18f67k40.h: 25563: };
[; ;pic18f67k40.h: 25564: struct {
[; ;pic18f67k40.h: 25565: unsigned SCANLADR :6;
[; ;pic18f67k40.h: 25566: };
[; ;pic18f67k40.h: 25567: struct {
[; ;pic18f67k40.h: 25568: unsigned SCANLADR16 :1;
[; ;pic18f67k40.h: 25569: unsigned SCANLADR17 :1;
[; ;pic18f67k40.h: 25570: unsigned SCANLADR18 :1;
[; ;pic18f67k40.h: 25571: unsigned SCANLADR19 :1;
[; ;pic18f67k40.h: 25572: unsigned SCANLADR20 :1;
[; ;pic18f67k40.h: 25573: unsigned SCANLADR21 :1;
[; ;pic18f67k40.h: 25574: };
[; ;pic18f67k40.h: 25575: } SCANLADRUbits_t;
[; ;pic18f67k40.h: 25576: extern volatile SCANLADRUbits_t SCANLADRUbits @ 0xF4B;
[; ;pic18f67k40.h: 25652: extern volatile unsigned short long SCANHADR @ 0xF4C;
"25655
[; ;pic18f67k40.h: 25655: asm("SCANHADR equ 0F4Ch");
[; <" SCANHADR equ 0F4Ch ;# ">
[; ;pic18f67k40.h: 25660: extern volatile unsigned char SCANHADRL @ 0xF4C;
"25662
[; ;pic18f67k40.h: 25662: asm("SCANHADRL equ 0F4Ch");
[; <" SCANHADRL equ 0F4Ch ;# ">
[; ;pic18f67k40.h: 25665: typedef union {
[; ;pic18f67k40.h: 25666: struct {
[; ;pic18f67k40.h: 25667: unsigned HADR :8;
[; ;pic18f67k40.h: 25668: };
[; ;pic18f67k40.h: 25669: struct {
[; ;pic18f67k40.h: 25670: unsigned HADR0 :1;
[; ;pic18f67k40.h: 25671: unsigned HADR1 :1;
[; ;pic18f67k40.h: 25672: unsigned HADR2 :1;
[; ;pic18f67k40.h: 25673: unsigned HADR3 :1;
[; ;pic18f67k40.h: 25674: unsigned HADR4 :1;
[; ;pic18f67k40.h: 25675: unsigned HADR5 :1;
[; ;pic18f67k40.h: 25676: unsigned HADR6 :1;
[; ;pic18f67k40.h: 25677: unsigned HADR7 :1;
[; ;pic18f67k40.h: 25678: };
[; ;pic18f67k40.h: 25679: struct {
[; ;pic18f67k40.h: 25680: unsigned SCANHADR :8;
[; ;pic18f67k40.h: 25681: };
[; ;pic18f67k40.h: 25682: struct {
[; ;pic18f67k40.h: 25683: unsigned SCANHADR0 :1;
[; ;pic18f67k40.h: 25684: unsigned SCANHADR1 :1;
[; ;pic18f67k40.h: 25685: unsigned SCANHADR2 :1;
[; ;pic18f67k40.h: 25686: unsigned SCANHADR3 :1;
[; ;pic18f67k40.h: 25687: unsigned SCANHADR4 :1;
[; ;pic18f67k40.h: 25688: unsigned SCANHADR5 :1;
[; ;pic18f67k40.h: 25689: unsigned SCANHADR6 :1;
[; ;pic18f67k40.h: 25690: unsigned SCANHADR7 :1;
[; ;pic18f67k40.h: 25691: };
[; ;pic18f67k40.h: 25692: } SCANHADRLbits_t;
[; ;pic18f67k40.h: 25693: extern volatile SCANHADRLbits_t SCANHADRLbits @ 0xF4C;
[; ;pic18f67k40.h: 25788: extern volatile unsigned char SCANHADRH @ 0xF4D;
"25790
[; ;pic18f67k40.h: 25790: asm("SCANHADRH equ 0F4Dh");
[; <" SCANHADRH equ 0F4Dh ;# ">
[; ;pic18f67k40.h: 25793: typedef union {
[; ;pic18f67k40.h: 25794: struct {
[; ;pic18f67k40.h: 25795: unsigned HADR :8;
[; ;pic18f67k40.h: 25796: };
[; ;pic18f67k40.h: 25797: struct {
[; ;pic18f67k40.h: 25798: unsigned HADR8 :1;
[; ;pic18f67k40.h: 25799: unsigned HADR9 :1;
[; ;pic18f67k40.h: 25800: unsigned HADR10 :1;
[; ;pic18f67k40.h: 25801: unsigned HADR11 :1;
[; ;pic18f67k40.h: 25802: unsigned HADR12 :1;
[; ;pic18f67k40.h: 25803: unsigned HADR13 :1;
[; ;pic18f67k40.h: 25804: unsigned HADR14 :1;
[; ;pic18f67k40.h: 25805: unsigned HADR15 :1;
[; ;pic18f67k40.h: 25806: };
[; ;pic18f67k40.h: 25807: struct {
[; ;pic18f67k40.h: 25808: unsigned SCANHADR :8;
[; ;pic18f67k40.h: 25809: };
[; ;pic18f67k40.h: 25810: struct {
[; ;pic18f67k40.h: 25811: unsigned SCANHADR8 :1;
[; ;pic18f67k40.h: 25812: unsigned SCANHADR9 :1;
[; ;pic18f67k40.h: 25813: unsigned SCANHADR10 :1;
[; ;pic18f67k40.h: 25814: unsigned SCANHADR11 :1;
[; ;pic18f67k40.h: 25815: unsigned SCANHADR12 :1;
[; ;pic18f67k40.h: 25816: unsigned SCANHADR13 :1;
[; ;pic18f67k40.h: 25817: unsigned SCANHADR14 :1;
[; ;pic18f67k40.h: 25818: unsigned SCANHADR15 :1;
[; ;pic18f67k40.h: 25819: };
[; ;pic18f67k40.h: 25820: } SCANHADRHbits_t;
[; ;pic18f67k40.h: 25821: extern volatile SCANHADRHbits_t SCANHADRHbits @ 0xF4D;
[; ;pic18f67k40.h: 25916: extern volatile unsigned char SCANHADRU @ 0xF4E;
"25918
[; ;pic18f67k40.h: 25918: asm("SCANHADRU equ 0F4Eh");
[; <" SCANHADRU equ 0F4Eh ;# ">
[; ;pic18f67k40.h: 25921: typedef union {
[; ;pic18f67k40.h: 25922: struct {
[; ;pic18f67k40.h: 25923: unsigned HADR :6;
[; ;pic18f67k40.h: 25924: };
[; ;pic18f67k40.h: 25925: struct {
[; ;pic18f67k40.h: 25926: unsigned HADR16 :1;
[; ;pic18f67k40.h: 25927: unsigned HADR17 :1;
[; ;pic18f67k40.h: 25928: unsigned HADR18 :1;
[; ;pic18f67k40.h: 25929: unsigned HADR19 :1;
[; ;pic18f67k40.h: 25930: unsigned HADR20 :1;
[; ;pic18f67k40.h: 25931: unsigned HADR21 :1;
[; ;pic18f67k40.h: 25932: };
[; ;pic18f67k40.h: 25933: struct {
[; ;pic18f67k40.h: 25934: unsigned SCANHADR :6;
[; ;pic18f67k40.h: 25935: };
[; ;pic18f67k40.h: 25936: struct {
[; ;pic18f67k40.h: 25937: unsigned SCANHADR16 :1;
[; ;pic18f67k40.h: 25938: unsigned SCANHADR17 :1;
[; ;pic18f67k40.h: 25939: unsigned SCANHADR18 :1;
[; ;pic18f67k40.h: 25940: unsigned SCANHADR19 :1;
[; ;pic18f67k40.h: 25941: unsigned SCANHADR20 :1;
[; ;pic18f67k40.h: 25942: unsigned SCANHADR21 :1;
[; ;pic18f67k40.h: 25943: };
[; ;pic18f67k40.h: 25944: } SCANHADRUbits_t;
[; ;pic18f67k40.h: 25945: extern volatile SCANHADRUbits_t SCANHADRUbits @ 0xF4E;
[; ;pic18f67k40.h: 26020: extern volatile unsigned char SCANCON0 @ 0xF4F;
"26022
[; ;pic18f67k40.h: 26022: asm("SCANCON0 equ 0F4Fh");
[; <" SCANCON0 equ 0F4Fh ;# ">
[; ;pic18f67k40.h: 26025: typedef union {
[; ;pic18f67k40.h: 26026: struct {
[; ;pic18f67k40.h: 26027: unsigned MODE :2;
[; ;pic18f67k40.h: 26028: unsigned :1;
[; ;pic18f67k40.h: 26029: unsigned INTM :1;
[; ;pic18f67k40.h: 26030: unsigned INVALID :1;
[; ;pic18f67k40.h: 26031: unsigned BUSY :1;
[; ;pic18f67k40.h: 26032: unsigned GO :1;
[; ;pic18f67k40.h: 26033: unsigned EN :1;
[; ;pic18f67k40.h: 26034: };
[; ;pic18f67k40.h: 26035: struct {
[; ;pic18f67k40.h: 26036: unsigned MODE0 :1;
[; ;pic18f67k40.h: 26037: unsigned MODE1 :1;
[; ;pic18f67k40.h: 26038: };
[; ;pic18f67k40.h: 26039: struct {
[; ;pic18f67k40.h: 26040: unsigned SCANMODE :2;
[; ;pic18f67k40.h: 26041: unsigned :1;
[; ;pic18f67k40.h: 26042: unsigned SCANINTM :1;
[; ;pic18f67k40.h: 26043: unsigned SCANINVALID :1;
[; ;pic18f67k40.h: 26044: unsigned SCANBUSY :1;
[; ;pic18f67k40.h: 26045: unsigned SCANGO :1;
[; ;pic18f67k40.h: 26046: unsigned SCANEN :1;
[; ;pic18f67k40.h: 26047: };
[; ;pic18f67k40.h: 26048: struct {
[; ;pic18f67k40.h: 26049: unsigned SCANMODE0 :1;
[; ;pic18f67k40.h: 26050: unsigned SCANMODE1 :1;
[; ;pic18f67k40.h: 26051: };
[; ;pic18f67k40.h: 26052: struct {
[; ;pic18f67k40.h: 26053: unsigned :4;
[; ;pic18f67k40.h: 26054: unsigned DABORT :1;
[; ;pic18f67k40.h: 26055: };
[; ;pic18f67k40.h: 26056: } SCANCON0bits_t;
[; ;pic18f67k40.h: 26057: extern volatile SCANCON0bits_t SCANCON0bits @ 0xF4F;
[; ;pic18f67k40.h: 26147: extern volatile unsigned char SCANTRIG @ 0xF50;
"26149
[; ;pic18f67k40.h: 26149: asm("SCANTRIG equ 0F50h");
[; <" SCANTRIG equ 0F50h ;# ">
[; ;pic18f67k40.h: 26152: typedef union {
[; ;pic18f67k40.h: 26153: struct {
[; ;pic18f67k40.h: 26154: unsigned TSEL :4;
[; ;pic18f67k40.h: 26155: };
[; ;pic18f67k40.h: 26156: struct {
[; ;pic18f67k40.h: 26157: unsigned TSEL0 :1;
[; ;pic18f67k40.h: 26158: unsigned TSEL1 :1;
[; ;pic18f67k40.h: 26159: unsigned TSEL2 :1;
[; ;pic18f67k40.h: 26160: unsigned TSEL3 :1;
[; ;pic18f67k40.h: 26161: };
[; ;pic18f67k40.h: 26162: struct {
[; ;pic18f67k40.h: 26163: unsigned SCANTSEL :4;
[; ;pic18f67k40.h: 26164: };
[; ;pic18f67k40.h: 26165: struct {
[; ;pic18f67k40.h: 26166: unsigned SCANTSEL0 :1;
[; ;pic18f67k40.h: 26167: unsigned SCANTSEL1 :1;
[; ;pic18f67k40.h: 26168: unsigned SCANTSEL2 :1;
[; ;pic18f67k40.h: 26169: unsigned SCANTSEL3 :1;
[; ;pic18f67k40.h: 26170: };
[; ;pic18f67k40.h: 26171: } SCANTRIGbits_t;
[; ;pic18f67k40.h: 26172: extern volatile SCANTRIGbits_t SCANTRIGbits @ 0xF50;
[; ;pic18f67k40.h: 26227: extern volatile unsigned char MDCON0 @ 0xF51;
"26229
[; ;pic18f67k40.h: 26229: asm("MDCON0 equ 0F51h");
[; <" MDCON0 equ 0F51h ;# ">
[; ;pic18f67k40.h: 26232: typedef union {
[; ;pic18f67k40.h: 26233: struct {
[; ;pic18f67k40.h: 26234: unsigned BIT :1;
[; ;pic18f67k40.h: 26235: unsigned :3;
[; ;pic18f67k40.h: 26236: unsigned OPOL :1;
[; ;pic18f67k40.h: 26237: unsigned OUT :1;
[; ;pic18f67k40.h: 26238: unsigned :1;
[; ;pic18f67k40.h: 26239: unsigned EN :1;
[; ;pic18f67k40.h: 26240: };
[; ;pic18f67k40.h: 26241: struct {
[; ;pic18f67k40.h: 26242: unsigned MDBIT :1;
[; ;pic18f67k40.h: 26243: unsigned :3;
[; ;pic18f67k40.h: 26244: unsigned MDOPOL :1;
[; ;pic18f67k40.h: 26245: unsigned MDOUT :1;
[; ;pic18f67k40.h: 26246: unsigned :1;
[; ;pic18f67k40.h: 26247: unsigned MDEN :1;
[; ;pic18f67k40.h: 26248: };
[; ;pic18f67k40.h: 26249: } MDCON0bits_t;
[; ;pic18f67k40.h: 26250: extern volatile MDCON0bits_t MDCON0bits @ 0xF51;
[; ;pic18f67k40.h: 26295: extern volatile unsigned char MDCON1 @ 0xF52;
"26297
[; ;pic18f67k40.h: 26297: asm("MDCON1 equ 0F52h");
[; <" MDCON1 equ 0F52h ;# ">
[; ;pic18f67k40.h: 26300: typedef union {
[; ;pic18f67k40.h: 26301: struct {
[; ;pic18f67k40.h: 26302: unsigned CLSYNC :1;
[; ;pic18f67k40.h: 26303: unsigned CLPOL :1;
[; ;pic18f67k40.h: 26304: unsigned :2;
[; ;pic18f67k40.h: 26305: unsigned CHSYNC :1;
[; ;pic18f67k40.h: 26306: unsigned CHPOL :1;
[; ;pic18f67k40.h: 26307: };
[; ;pic18f67k40.h: 26308: struct {
[; ;pic18f67k40.h: 26309: unsigned MDCLSYNC :1;
[; ;pic18f67k40.h: 26310: unsigned MDCLPOL :1;
[; ;pic18f67k40.h: 26311: unsigned :2;
[; ;pic18f67k40.h: 26312: unsigned MDCHSYNC :1;
[; ;pic18f67k40.h: 26313: unsigned MDCHPOL :1;
[; ;pic18f67k40.h: 26314: };
[; ;pic18f67k40.h: 26315: } MDCON1bits_t;
[; ;pic18f67k40.h: 26316: extern volatile MDCON1bits_t MDCON1bits @ 0xF52;
[; ;pic18f67k40.h: 26361: extern volatile unsigned char MDSRC @ 0xF53;
"26363
[; ;pic18f67k40.h: 26363: asm("MDSRC equ 0F53h");
[; <" MDSRC equ 0F53h ;# ">
[; ;pic18f67k40.h: 26366: typedef union {
[; ;pic18f67k40.h: 26367: struct {
[; ;pic18f67k40.h: 26368: unsigned SRCS :5;
[; ;pic18f67k40.h: 26369: };
[; ;pic18f67k40.h: 26370: struct {
[; ;pic18f67k40.h: 26371: unsigned SRCS0 :1;
[; ;pic18f67k40.h: 26372: unsigned SRCS1 :1;
[; ;pic18f67k40.h: 26373: unsigned SRCS2 :1;
[; ;pic18f67k40.h: 26374: unsigned SRCS3 :1;
[; ;pic18f67k40.h: 26375: };
[; ;pic18f67k40.h: 26376: struct {
[; ;pic18f67k40.h: 26377: unsigned MDSRCS :4;
[; ;pic18f67k40.h: 26378: };
[; ;pic18f67k40.h: 26379: struct {
[; ;pic18f67k40.h: 26380: unsigned MDSRCS0 :1;
[; ;pic18f67k40.h: 26381: unsigned MDSRCS1 :1;
[; ;pic18f67k40.h: 26382: unsigned MDSRCS2 :1;
[; ;pic18f67k40.h: 26383: unsigned MDSRCS3 :1;
[; ;pic18f67k40.h: 26384: };
[; ;pic18f67k40.h: 26385: } MDSRCbits_t;
[; ;pic18f67k40.h: 26386: extern volatile MDSRCbits_t MDSRCbits @ 0xF53;
[; ;pic18f67k40.h: 26441: extern volatile unsigned char MDCARL @ 0xF54;
"26443
[; ;pic18f67k40.h: 26443: asm("MDCARL equ 0F54h");
[; <" MDCARL equ 0F54h ;# ">
[; ;pic18f67k40.h: 26446: typedef union {
[; ;pic18f67k40.h: 26447: struct {
[; ;pic18f67k40.h: 26448: unsigned CLS :4;
[; ;pic18f67k40.h: 26449: };
[; ;pic18f67k40.h: 26450: struct {
[; ;pic18f67k40.h: 26451: unsigned CLS0 :1;
[; ;pic18f67k40.h: 26452: unsigned CLS1 :1;
[; ;pic18f67k40.h: 26453: unsigned CLS2 :1;
[; ;pic18f67k40.h: 26454: };
[; ;pic18f67k40.h: 26455: struct {
[; ;pic18f67k40.h: 26456: unsigned MDCLS :3;
[; ;pic18f67k40.h: 26457: };
[; ;pic18f67k40.h: 26458: struct {
[; ;pic18f67k40.h: 26459: unsigned MDCLS0 :1;
[; ;pic18f67k40.h: 26460: unsigned MDCLS1 :1;
[; ;pic18f67k40.h: 26461: unsigned MDCLS2 :1;
[; ;pic18f67k40.h: 26462: };
[; ;pic18f67k40.h: 26463: } MDCARLbits_t;
[; ;pic18f67k40.h: 26464: extern volatile MDCARLbits_t MDCARLbits @ 0xF54;
[; ;pic18f67k40.h: 26509: extern volatile unsigned char MDCARH @ 0xF55;
"26511
[; ;pic18f67k40.h: 26511: asm("MDCARH equ 0F55h");
[; <" MDCARH equ 0F55h ;# ">
[; ;pic18f67k40.h: 26514: typedef union {
[; ;pic18f67k40.h: 26515: struct {
[; ;pic18f67k40.h: 26516: unsigned CHS :4;
[; ;pic18f67k40.h: 26517: };
[; ;pic18f67k40.h: 26518: struct {
[; ;pic18f67k40.h: 26519: unsigned CHS0 :1;
[; ;pic18f67k40.h: 26520: unsigned CHS1 :1;
[; ;pic18f67k40.h: 26521: unsigned CHS2 :1;
[; ;pic18f67k40.h: 26522: };
[; ;pic18f67k40.h: 26523: struct {
[; ;pic18f67k40.h: 26524: unsigned MDCHS :4;
[; ;pic18f67k40.h: 26525: };
[; ;pic18f67k40.h: 26526: struct {
[; ;pic18f67k40.h: 26527: unsigned MDCHS0 :1;
[; ;pic18f67k40.h: 26528: unsigned MDCHS1 :1;
[; ;pic18f67k40.h: 26529: unsigned MDCHS2 :1;
[; ;pic18f67k40.h: 26530: };
[; ;pic18f67k40.h: 26531: } MDCARHbits_t;
[; ;pic18f67k40.h: 26532: extern volatile MDCARHbits_t MDCARHbits @ 0xF55;
[; ;pic18f67k40.h: 26577: extern volatile unsigned char ADACT @ 0xF56;
"26579
[; ;pic18f67k40.h: 26579: asm("ADACT equ 0F56h");
[; <" ADACT equ 0F56h ;# ">
[; ;pic18f67k40.h: 26582: typedef union {
[; ;pic18f67k40.h: 26583: struct {
[; ;pic18f67k40.h: 26584: unsigned ADACT :5;
[; ;pic18f67k40.h: 26585: };
[; ;pic18f67k40.h: 26586: struct {
[; ;pic18f67k40.h: 26587: unsigned ADACT0 :1;
[; ;pic18f67k40.h: 26588: unsigned ADACT1 :1;
[; ;pic18f67k40.h: 26589: unsigned ADACT2 :1;
[; ;pic18f67k40.h: 26590: unsigned ADACT3 :1;
[; ;pic18f67k40.h: 26591: unsigned ADACT4 :1;
[; ;pic18f67k40.h: 26592: };
[; ;pic18f67k40.h: 26593: } ADACTbits_t;
[; ;pic18f67k40.h: 26594: extern volatile ADACTbits_t ADACTbits @ 0xF56;
[; ;pic18f67k40.h: 26629: extern volatile unsigned char ADCLK @ 0xF57;
"26631
[; ;pic18f67k40.h: 26631: asm("ADCLK equ 0F57h");
[; <" ADCLK equ 0F57h ;# ">
[; ;pic18f67k40.h: 26634: typedef union {
[; ;pic18f67k40.h: 26635: struct {
[; ;pic18f67k40.h: 26636: unsigned ADCS :6;
[; ;pic18f67k40.h: 26637: };
[; ;pic18f67k40.h: 26638: struct {
[; ;pic18f67k40.h: 26639: unsigned ADCS0 :1;
[; ;pic18f67k40.h: 26640: unsigned ADCS1 :1;
[; ;pic18f67k40.h: 26641: unsigned ADCS2 :1;
[; ;pic18f67k40.h: 26642: unsigned ADCS3 :1;
[; ;pic18f67k40.h: 26643: unsigned ADCS4 :1;
[; ;pic18f67k40.h: 26644: unsigned ADCS5 :1;
[; ;pic18f67k40.h: 26645: };
[; ;pic18f67k40.h: 26646: } ADCLKbits_t;
[; ;pic18f67k40.h: 26647: extern volatile ADCLKbits_t ADCLKbits @ 0xF57;
[; ;pic18f67k40.h: 26687: extern volatile unsigned char ADREF @ 0xF58;
"26689
[; ;pic18f67k40.h: 26689: asm("ADREF equ 0F58h");
[; <" ADREF equ 0F58h ;# ">
[; ;pic18f67k40.h: 26692: typedef union {
[; ;pic18f67k40.h: 26693: struct {
[; ;pic18f67k40.h: 26694: unsigned ADPREF :2;
[; ;pic18f67k40.h: 26695: unsigned :2;
[; ;pic18f67k40.h: 26696: unsigned ADNREF :1;
[; ;pic18f67k40.h: 26697: };
[; ;pic18f67k40.h: 26698: struct {
[; ;pic18f67k40.h: 26699: unsigned ADPREF0 :1;
[; ;pic18f67k40.h: 26700: unsigned ADPREF1 :1;
[; ;pic18f67k40.h: 26701: };
[; ;pic18f67k40.h: 26702: } ADREFbits_t;
[; ;pic18f67k40.h: 26703: extern volatile ADREFbits_t ADREFbits @ 0xF58;
[; ;pic18f67k40.h: 26728: extern volatile unsigned char ADCON1 @ 0xF59;
"26730
[; ;pic18f67k40.h: 26730: asm("ADCON1 equ 0F59h");
[; <" ADCON1 equ 0F59h ;# ">
[; ;pic18f67k40.h: 26733: typedef union {
[; ;pic18f67k40.h: 26734: struct {
[; ;pic18f67k40.h: 26735: unsigned ADDSEN :1;
[; ;pic18f67k40.h: 26736: unsigned :4;
[; ;pic18f67k40.h: 26737: unsigned ADGPOL :1;
[; ;pic18f67k40.h: 26738: unsigned ADIPEN :1;
[; ;pic18f67k40.h: 26739: unsigned ADPPOL :1;
[; ;pic18f67k40.h: 26740: };
[; ;pic18f67k40.h: 26741: struct {
[; ;pic18f67k40.h: 26742: unsigned NVCFG0 :1;
[; ;pic18f67k40.h: 26743: unsigned NVCFG1 :1;
[; ;pic18f67k40.h: 26744: unsigned PVCFG0 :1;
[; ;pic18f67k40.h: 26745: unsigned PVCFG1 :1;
[; ;pic18f67k40.h: 26746: };
[; ;pic18f67k40.h: 26747: struct {
[; ;pic18f67k40.h: 26748: unsigned :5;
[; ;pic18f67k40.h: 26749: unsigned VCFG11 :1;
[; ;pic18f67k40.h: 26750: };
[; ;pic18f67k40.h: 26751: struct {
[; ;pic18f67k40.h: 26752: unsigned :3;
[; ;pic18f67k40.h: 26753: unsigned CHSN3 :1;
[; ;pic18f67k40.h: 26754: };
[; ;pic18f67k40.h: 26755: } ADCON1bits_t;
[; ;pic18f67k40.h: 26756: extern volatile ADCON1bits_t ADCON1bits @ 0xF59;
[; ;pic18f67k40.h: 26811: extern volatile unsigned char ADCON2 @ 0xF5A;
"26813
[; ;pic18f67k40.h: 26813: asm("ADCON2 equ 0F5Ah");
[; <" ADCON2 equ 0F5Ah ;# ">
[; ;pic18f67k40.h: 26816: typedef union {
[; ;pic18f67k40.h: 26817: struct {
[; ;pic18f67k40.h: 26818: unsigned ADMD :3;
[; ;pic18f67k40.h: 26819: unsigned ADACLR :1;
[; ;pic18f67k40.h: 26820: unsigned ADCRS :3;
[; ;pic18f67k40.h: 26821: unsigned ADPSIS :1;
[; ;pic18f67k40.h: 26822: };
[; ;pic18f67k40.h: 26823: struct {
[; ;pic18f67k40.h: 26824: unsigned ADMD0 :1;
[; ;pic18f67k40.h: 26825: unsigned ADMD1 :1;
[; ;pic18f67k40.h: 26826: unsigned ADMD2 :1;
[; ;pic18f67k40.h: 26827: unsigned :1;
[; ;pic18f67k40.h: 26828: unsigned ADCRS0 :1;
[; ;pic18f67k40.h: 26829: unsigned ADCRS1 :1;
[; ;pic18f67k40.h: 26830: unsigned ADCRS2 :1;
[; ;pic18f67k40.h: 26831: };
[; ;pic18f67k40.h: 26832: } ADCON2bits_t;
[; ;pic18f67k40.h: 26833: extern volatile ADCON2bits_t ADCON2bits @ 0xF5A;
[; ;pic18f67k40.h: 26888: extern volatile unsigned char ADCON3 @ 0xF5B;
"26890
[; ;pic18f67k40.h: 26890: asm("ADCON3 equ 0F5Bh");
[; <" ADCON3 equ 0F5Bh ;# ">
[; ;pic18f67k40.h: 26893: typedef union {
[; ;pic18f67k40.h: 26894: struct {
[; ;pic18f67k40.h: 26895: unsigned ADTMD :3;
[; ;pic18f67k40.h: 26896: unsigned ADSOI :1;
[; ;pic18f67k40.h: 26897: unsigned ADCALC :3;
[; ;pic18f67k40.h: 26898: };
[; ;pic18f67k40.h: 26899: struct {
[; ;pic18f67k40.h: 26900: unsigned ADTMD0 :1;
[; ;pic18f67k40.h: 26901: unsigned ADTMD1 :1;
[; ;pic18f67k40.h: 26902: unsigned ADTMD2 :1;
[; ;pic18f67k40.h: 26903: unsigned :1;
[; ;pic18f67k40.h: 26904: unsigned ADCALC0 :1;
[; ;pic18f67k40.h: 26905: unsigned ADCALC1 :1;
[; ;pic18f67k40.h: 26906: unsigned ADCALC2 :1;
[; ;pic18f67k40.h: 26907: };
[; ;pic18f67k40.h: 26908: } ADCON3bits_t;
[; ;pic18f67k40.h: 26909: extern volatile ADCON3bits_t ADCON3bits @ 0xF5B;
[; ;pic18f67k40.h: 26959: extern volatile unsigned char ADACQ @ 0xF5C;
"26961
[; ;pic18f67k40.h: 26961: asm("ADACQ equ 0F5Ch");
[; <" ADACQ equ 0F5Ch ;# ">
[; ;pic18f67k40.h: 26964: typedef union {
[; ;pic18f67k40.h: 26965: struct {
[; ;pic18f67k40.h: 26966: unsigned ADACQ :8;
[; ;pic18f67k40.h: 26967: };
[; ;pic18f67k40.h: 26968: struct {
[; ;pic18f67k40.h: 26969: unsigned ADACQ0 :1;
[; ;pic18f67k40.h: 26970: unsigned ADACQ1 :1;
[; ;pic18f67k40.h: 26971: unsigned ADACQ2 :1;
[; ;pic18f67k40.h: 26972: unsigned ADACQ3 :1;
[; ;pic18f67k40.h: 26973: unsigned ADACQ4 :1;
[; ;pic18f67k40.h: 26974: unsigned ADACQ5 :1;
[; ;pic18f67k40.h: 26975: unsigned ADACQ6 :1;
[; ;pic18f67k40.h: 26976: unsigned ADACQ7 :1;
[; ;pic18f67k40.h: 26977: };
[; ;pic18f67k40.h: 26978: } ADACQbits_t;
[; ;pic18f67k40.h: 26979: extern volatile ADACQbits_t ADACQbits @ 0xF5C;
[; ;pic18f67k40.h: 27029: extern volatile unsigned char ADCAP @ 0xF5D;
"27031
[; ;pic18f67k40.h: 27031: asm("ADCAP equ 0F5Dh");
[; <" ADCAP equ 0F5Dh ;# ">
[; ;pic18f67k40.h: 27034: typedef union {
[; ;pic18f67k40.h: 27035: struct {
[; ;pic18f67k40.h: 27036: unsigned ADCAP :5;
[; ;pic18f67k40.h: 27037: };
[; ;pic18f67k40.h: 27038: struct {
[; ;pic18f67k40.h: 27039: unsigned ADCAP0 :1;
[; ;pic18f67k40.h: 27040: unsigned ADCAP1 :1;
[; ;pic18f67k40.h: 27041: unsigned ADCAP2 :1;
[; ;pic18f67k40.h: 27042: unsigned ADCAP3 :1;
[; ;pic18f67k40.h: 27043: unsigned ADCAP4 :1;
[; ;pic18f67k40.h: 27044: };
[; ;pic18f67k40.h: 27045: } ADCAPbits_t;
[; ;pic18f67k40.h: 27046: extern volatile ADCAPbits_t ADCAPbits @ 0xF5D;
[; ;pic18f67k40.h: 27081: extern volatile unsigned char ADPRE @ 0xF5E;
"27083
[; ;pic18f67k40.h: 27083: asm("ADPRE equ 0F5Eh");
[; <" ADPRE equ 0F5Eh ;# ">
[; ;pic18f67k40.h: 27086: typedef union {
[; ;pic18f67k40.h: 27087: struct {
[; ;pic18f67k40.h: 27088: unsigned ADPRE :8;
[; ;pic18f67k40.h: 27089: };
[; ;pic18f67k40.h: 27090: struct {
[; ;pic18f67k40.h: 27091: unsigned ADPRE0 :1;
[; ;pic18f67k40.h: 27092: unsigned ADPRE1 :1;
[; ;pic18f67k40.h: 27093: unsigned ADPRE2 :1;
[; ;pic18f67k40.h: 27094: unsigned ADPRE3 :1;
[; ;pic18f67k40.h: 27095: unsigned ADPRE4 :1;
[; ;pic18f67k40.h: 27096: unsigned ADPRE5 :1;
[; ;pic18f67k40.h: 27097: unsigned ADPRE6 :1;
[; ;pic18f67k40.h: 27098: unsigned ADPRE7 :1;
[; ;pic18f67k40.h: 27099: };
[; ;pic18f67k40.h: 27100: } ADPREbits_t;
[; ;pic18f67k40.h: 27101: extern volatile ADPREbits_t ADPREbits @ 0xF5E;
[; ;pic18f67k40.h: 27151: extern volatile unsigned char ADPCH @ 0xF5F;
"27153
[; ;pic18f67k40.h: 27153: asm("ADPCH equ 0F5Fh");
[; <" ADPCH equ 0F5Fh ;# ">
[; ;pic18f67k40.h: 27156: typedef union {
[; ;pic18f67k40.h: 27157: struct {
[; ;pic18f67k40.h: 27158: unsigned ADPCH :6;
[; ;pic18f67k40.h: 27159: };
[; ;pic18f67k40.h: 27160: struct {
[; ;pic18f67k40.h: 27161: unsigned ADPCH0 :1;
[; ;pic18f67k40.h: 27162: unsigned ADPCH1 :1;
[; ;pic18f67k40.h: 27163: unsigned ADPCH2 :1;
[; ;pic18f67k40.h: 27164: unsigned ADPCH3 :1;
[; ;pic18f67k40.h: 27165: unsigned ADPCH4 :1;
[; ;pic18f67k40.h: 27166: unsigned ADPCH5 :1;
[; ;pic18f67k40.h: 27167: };
[; ;pic18f67k40.h: 27168: } ADPCHbits_t;
[; ;pic18f67k40.h: 27169: extern volatile ADPCHbits_t ADPCHbits @ 0xF5F;
[; ;pic18f67k40.h: 27209: extern volatile unsigned char ADCON0 @ 0xF60;
"27211
[; ;pic18f67k40.h: 27211: asm("ADCON0 equ 0F60h");
[; <" ADCON0 equ 0F60h ;# ">
[; ;pic18f67k40.h: 27214: typedef union {
[; ;pic18f67k40.h: 27215: struct {
[; ;pic18f67k40.h: 27216: unsigned ADGO :1;
[; ;pic18f67k40.h: 27217: unsigned :1;
[; ;pic18f67k40.h: 27218: unsigned ADFM :1;
[; ;pic18f67k40.h: 27219: unsigned :1;
[; ;pic18f67k40.h: 27220: unsigned ADCS :1;
[; ;pic18f67k40.h: 27221: unsigned :1;
[; ;pic18f67k40.h: 27222: unsigned ADCONT :1;
[; ;pic18f67k40.h: 27223: unsigned ADON :1;
[; ;pic18f67k40.h: 27224: };
[; ;pic18f67k40.h: 27225: struct {
[; ;pic18f67k40.h: 27226: unsigned GO :1;
[; ;pic18f67k40.h: 27227: unsigned :1;
[; ;pic18f67k40.h: 27228: unsigned ADFM0 :1;
[; ;pic18f67k40.h: 27229: };
[; ;pic18f67k40.h: 27230: struct {
[; ;pic18f67k40.h: 27231: unsigned DONE :1;
[; ;pic18f67k40.h: 27232: };
[; ;pic18f67k40.h: 27233: struct {
[; ;pic18f67k40.h: 27234: unsigned GO_NOT_DONE :1;
[; ;pic18f67k40.h: 27235: };
[; ;pic18f67k40.h: 27236: struct {
[; ;pic18f67k40.h: 27237: unsigned GO_nDONE :1;
[; ;pic18f67k40.h: 27238: };
[; ;pic18f67k40.h: 27239: struct {
[; ;pic18f67k40.h: 27240: unsigned :7;
[; ;pic18f67k40.h: 27241: unsigned ADCAL :1;
[; ;pic18f67k40.h: 27242: };
[; ;pic18f67k40.h: 27243: } ADCON0bits_t;
[; ;pic18f67k40.h: 27244: extern volatile ADCON0bits_t ADCON0bits @ 0xF60;
[; ;pic18f67k40.h: 27304: extern volatile unsigned short ADPREV @ 0xF61;
"27306
[; ;pic18f67k40.h: 27306: asm("ADPREV equ 0F61h");
[; <" ADPREV equ 0F61h ;# ">
[; ;pic18f67k40.h: 27311: extern volatile unsigned char ADPREVL @ 0xF61;
"27313
[; ;pic18f67k40.h: 27313: asm("ADPREVL equ 0F61h");
[; <" ADPREVL equ 0F61h ;# ">
[; ;pic18f67k40.h: 27316: typedef union {
[; ;pic18f67k40.h: 27317: struct {
[; ;pic18f67k40.h: 27318: unsigned ADPREVL :8;
[; ;pic18f67k40.h: 27319: };
[; ;pic18f67k40.h: 27320: struct {
[; ;pic18f67k40.h: 27321: unsigned ADPREV0 :1;
[; ;pic18f67k40.h: 27322: unsigned ADPREV1 :1;
[; ;pic18f67k40.h: 27323: unsigned ADPREV2 :1;
[; ;pic18f67k40.h: 27324: unsigned ADPREV3 :1;
[; ;pic18f67k40.h: 27325: unsigned ADPREV4 :1;
[; ;pic18f67k40.h: 27326: unsigned ADPREV5 :1;
[; ;pic18f67k40.h: 27327: unsigned ADPREV6 :1;
[; ;pic18f67k40.h: 27328: unsigned ADPREV7 :1;
[; ;pic18f67k40.h: 27329: };
[; ;pic18f67k40.h: 27330: } ADPREVLbits_t;
[; ;pic18f67k40.h: 27331: extern volatile ADPREVLbits_t ADPREVLbits @ 0xF61;
[; ;pic18f67k40.h: 27381: extern volatile unsigned char ADPREVH @ 0xF62;
"27383
[; ;pic18f67k40.h: 27383: asm("ADPREVH equ 0F62h");
[; <" ADPREVH equ 0F62h ;# ">
[; ;pic18f67k40.h: 27386: typedef union {
[; ;pic18f67k40.h: 27387: struct {
[; ;pic18f67k40.h: 27388: unsigned ADPREVH :8;
[; ;pic18f67k40.h: 27389: };
[; ;pic18f67k40.h: 27390: struct {
[; ;pic18f67k40.h: 27391: unsigned ADPREV8 :1;
[; ;pic18f67k40.h: 27392: unsigned ADPREV9 :1;
[; ;pic18f67k40.h: 27393: unsigned ADPREV10 :1;
[; ;pic18f67k40.h: 27394: unsigned ADPREV11 :1;
[; ;pic18f67k40.h: 27395: unsigned ADPREV12 :1;
[; ;pic18f67k40.h: 27396: unsigned ADPREV13 :1;
[; ;pic18f67k40.h: 27397: unsigned ADPREV14 :1;
[; ;pic18f67k40.h: 27398: unsigned ADPREV15 :1;
[; ;pic18f67k40.h: 27399: };
[; ;pic18f67k40.h: 27400: } ADPREVHbits_t;
[; ;pic18f67k40.h: 27401: extern volatile ADPREVHbits_t ADPREVHbits @ 0xF62;
[; ;pic18f67k40.h: 27451: extern volatile unsigned short ADRES @ 0xF63;
"27453
[; ;pic18f67k40.h: 27453: asm("ADRES equ 0F63h");
[; <" ADRES equ 0F63h ;# ">
[; ;pic18f67k40.h: 27458: extern volatile unsigned char ADRESL @ 0xF63;
"27460
[; ;pic18f67k40.h: 27460: asm("ADRESL equ 0F63h");
[; <" ADRESL equ 0F63h ;# ">
[; ;pic18f67k40.h: 27463: typedef union {
[; ;pic18f67k40.h: 27464: struct {
[; ;pic18f67k40.h: 27465: unsigned ADRESL :8;
[; ;pic18f67k40.h: 27466: };
[; ;pic18f67k40.h: 27467: struct {
[; ;pic18f67k40.h: 27468: unsigned ADRES0 :1;
[; ;pic18f67k40.h: 27469: unsigned ADRES1 :1;
[; ;pic18f67k40.h: 27470: unsigned ADRES2 :1;
[; ;pic18f67k40.h: 27471: unsigned ADRES3 :1;
[; ;pic18f67k40.h: 27472: unsigned ADRES4 :1;
[; ;pic18f67k40.h: 27473: unsigned ADRES5 :1;
[; ;pic18f67k40.h: 27474: unsigned ADRES6 :1;
[; ;pic18f67k40.h: 27475: unsigned ADRES7 :1;
[; ;pic18f67k40.h: 27476: };
[; ;pic18f67k40.h: 27477: } ADRESLbits_t;
[; ;pic18f67k40.h: 27478: extern volatile ADRESLbits_t ADRESLbits @ 0xF63;
[; ;pic18f67k40.h: 27528: extern volatile unsigned char ADRESH @ 0xF64;
"27530
[; ;pic18f67k40.h: 27530: asm("ADRESH equ 0F64h");
[; <" ADRESH equ 0F64h ;# ">
[; ;pic18f67k40.h: 27533: typedef union {
[; ;pic18f67k40.h: 27534: struct {
[; ;pic18f67k40.h: 27535: unsigned ADRES8 :1;
[; ;pic18f67k40.h: 27536: unsigned ADRES9 :1;
[; ;pic18f67k40.h: 27537: unsigned ADRES10 :1;
[; ;pic18f67k40.h: 27538: unsigned ADRES11 :1;
[; ;pic18f67k40.h: 27539: unsigned ADRES12 :1;
[; ;pic18f67k40.h: 27540: unsigned ADRES13 :1;
[; ;pic18f67k40.h: 27541: unsigned ADRES14 :1;
[; ;pic18f67k40.h: 27542: unsigned ADRES15 :1;
[; ;pic18f67k40.h: 27543: };
[; ;pic18f67k40.h: 27544: } ADRESHbits_t;
[; ;pic18f67k40.h: 27545: extern volatile ADRESHbits_t ADRESHbits @ 0xF64;
[; ;pic18f67k40.h: 27590: extern volatile unsigned char ADSTAT @ 0xF65;
"27592
[; ;pic18f67k40.h: 27592: asm("ADSTAT equ 0F65h");
[; <" ADSTAT equ 0F65h ;# ">
[; ;pic18f67k40.h: 27595: typedef union {
[; ;pic18f67k40.h: 27596: struct {
[; ;pic18f67k40.h: 27597: unsigned ADSTAT :3;
[; ;pic18f67k40.h: 27598: unsigned :1;
[; ;pic18f67k40.h: 27599: unsigned ADMATH :1;
[; ;pic18f67k40.h: 27600: unsigned ADLTHR :1;
[; ;pic18f67k40.h: 27601: unsigned ADUTHR :1;
[; ;pic18f67k40.h: 27602: unsigned ADAOV :1;
[; ;pic18f67k40.h: 27603: };
[; ;pic18f67k40.h: 27604: struct {
[; ;pic18f67k40.h: 27605: unsigned ADSTAT0 :1;
[; ;pic18f67k40.h: 27606: unsigned ADSTAT1 :1;
[; ;pic18f67k40.h: 27607: unsigned ADSTAT2 :1;
[; ;pic18f67k40.h: 27608: };
[; ;pic18f67k40.h: 27609: } ADSTATbits_t;
[; ;pic18f67k40.h: 27610: extern volatile ADSTATbits_t ADSTATbits @ 0xF65;
[; ;pic18f67k40.h: 27655: extern volatile unsigned char ADRPT @ 0xF66;
"27657
[; ;pic18f67k40.h: 27657: asm("ADRPT equ 0F66h");
[; <" ADRPT equ 0F66h ;# ">
[; ;pic18f67k40.h: 27660: typedef union {
[; ;pic18f67k40.h: 27661: struct {
[; ;pic18f67k40.h: 27662: unsigned ADRPT :8;
[; ;pic18f67k40.h: 27663: };
[; ;pic18f67k40.h: 27664: struct {
[; ;pic18f67k40.h: 27665: unsigned ADRPT0 :1;
[; ;pic18f67k40.h: 27666: unsigned ADRPT1 :1;
[; ;pic18f67k40.h: 27667: unsigned ADRPT2 :1;
[; ;pic18f67k40.h: 27668: unsigned ADRPT3 :1;
[; ;pic18f67k40.h: 27669: unsigned ADRPT4 :1;
[; ;pic18f67k40.h: 27670: unsigned ADRPT5 :1;
[; ;pic18f67k40.h: 27671: unsigned ADRPT6 :1;
[; ;pic18f67k40.h: 27672: unsigned ADRPT7 :1;
[; ;pic18f67k40.h: 27673: };
[; ;pic18f67k40.h: 27674: } ADRPTbits_t;
[; ;pic18f67k40.h: 27675: extern volatile ADRPTbits_t ADRPTbits @ 0xF66;
[; ;pic18f67k40.h: 27725: extern volatile unsigned char ADCNT @ 0xF67;
"27727
[; ;pic18f67k40.h: 27727: asm("ADCNT equ 0F67h");
[; <" ADCNT equ 0F67h ;# ">
[; ;pic18f67k40.h: 27730: typedef union {
[; ;pic18f67k40.h: 27731: struct {
[; ;pic18f67k40.h: 27732: unsigned ADCNT :8;
[; ;pic18f67k40.h: 27733: };
[; ;pic18f67k40.h: 27734: struct {
[; ;pic18f67k40.h: 27735: unsigned ADCNT0 :1;
[; ;pic18f67k40.h: 27736: unsigned ADCNT1 :1;
[; ;pic18f67k40.h: 27737: unsigned ADCNT2 :1;
[; ;pic18f67k40.h: 27738: unsigned ADCNT3 :1;
[; ;pic18f67k40.h: 27739: unsigned ADCNT4 :1;
[; ;pic18f67k40.h: 27740: unsigned ADCNT5 :1;
[; ;pic18f67k40.h: 27741: unsigned ADCNT6 :1;
[; ;pic18f67k40.h: 27742: unsigned ADCNT7 :1;
[; ;pic18f67k40.h: 27743: };
[; ;pic18f67k40.h: 27744: } ADCNTbits_t;
[; ;pic18f67k40.h: 27745: extern volatile ADCNTbits_t ADCNTbits @ 0xF67;
[; ;pic18f67k40.h: 27795: extern volatile unsigned short ADSTPT @ 0xF68;
"27797
[; ;pic18f67k40.h: 27797: asm("ADSTPT equ 0F68h");
[; <" ADSTPT equ 0F68h ;# ">
[; ;pic18f67k40.h: 27802: extern volatile unsigned char ADSTPTL @ 0xF68;
"27804
[; ;pic18f67k40.h: 27804: asm("ADSTPTL equ 0F68h");
[; <" ADSTPTL equ 0F68h ;# ">
[; ;pic18f67k40.h: 27807: typedef union {
[; ;pic18f67k40.h: 27808: struct {
[; ;pic18f67k40.h: 27809: unsigned ADSTPTL :8;
[; ;pic18f67k40.h: 27810: };
[; ;pic18f67k40.h: 27811: struct {
[; ;pic18f67k40.h: 27812: unsigned ADSTPT0 :1;
[; ;pic18f67k40.h: 27813: unsigned ADSTPT1 :1;
[; ;pic18f67k40.h: 27814: unsigned ADSTPT2 :1;
[; ;pic18f67k40.h: 27815: unsigned ADSTPT3 :1;
[; ;pic18f67k40.h: 27816: unsigned ADSTPT4 :1;
[; ;pic18f67k40.h: 27817: unsigned ADSTPT5 :1;
[; ;pic18f67k40.h: 27818: unsigned ADSTPT6 :1;
[; ;pic18f67k40.h: 27819: unsigned ADSTPT7 :1;
[; ;pic18f67k40.h: 27820: };
[; ;pic18f67k40.h: 27821: } ADSTPTLbits_t;
[; ;pic18f67k40.h: 27822: extern volatile ADSTPTLbits_t ADSTPTLbits @ 0xF68;
[; ;pic18f67k40.h: 27872: extern volatile unsigned char ADSTPTH @ 0xF69;
"27874
[; ;pic18f67k40.h: 27874: asm("ADSTPTH equ 0F69h");
[; <" ADSTPTH equ 0F69h ;# ">
[; ;pic18f67k40.h: 27877: typedef union {
[; ;pic18f67k40.h: 27878: struct {
[; ;pic18f67k40.h: 27879: unsigned ADSTPTH :8;
[; ;pic18f67k40.h: 27880: };
[; ;pic18f67k40.h: 27881: struct {
[; ;pic18f67k40.h: 27882: unsigned ADSTPT8 :1;
[; ;pic18f67k40.h: 27883: unsigned ADSTPT9 :1;
[; ;pic18f67k40.h: 27884: unsigned ADSTPT10 :1;
[; ;pic18f67k40.h: 27885: unsigned ADSTPT11 :1;
[; ;pic18f67k40.h: 27886: unsigned ADSTPT12 :1;
[; ;pic18f67k40.h: 27887: unsigned ADSTPT13 :1;
[; ;pic18f67k40.h: 27888: unsigned ADSTPT14 :1;
[; ;pic18f67k40.h: 27889: unsigned ADSTPT15 :1;
[; ;pic18f67k40.h: 27890: };
[; ;pic18f67k40.h: 27891: } ADSTPTHbits_t;
[; ;pic18f67k40.h: 27892: extern volatile ADSTPTHbits_t ADSTPTHbits @ 0xF69;
[; ;pic18f67k40.h: 27942: extern volatile unsigned short ADLTH @ 0xF6A;
"27944
[; ;pic18f67k40.h: 27944: asm("ADLTH equ 0F6Ah");
[; <" ADLTH equ 0F6Ah ;# ">
[; ;pic18f67k40.h: 27949: extern volatile unsigned char ADLTHL @ 0xF6A;
"27951
[; ;pic18f67k40.h: 27951: asm("ADLTHL equ 0F6Ah");
[; <" ADLTHL equ 0F6Ah ;# ">
[; ;pic18f67k40.h: 27954: typedef union {
[; ;pic18f67k40.h: 27955: struct {
[; ;pic18f67k40.h: 27956: unsigned ADLTHL :8;
[; ;pic18f67k40.h: 27957: };
[; ;pic18f67k40.h: 27958: struct {
[; ;pic18f67k40.h: 27959: unsigned ADLTH0 :1;
[; ;pic18f67k40.h: 27960: unsigned ADLTH1 :1;
[; ;pic18f67k40.h: 27961: unsigned ADLTH2 :1;
[; ;pic18f67k40.h: 27962: unsigned ADLTH3 :1;
[; ;pic18f67k40.h: 27963: unsigned ADLTH4 :1;
[; ;pic18f67k40.h: 27964: unsigned ADLTH5 :1;
[; ;pic18f67k40.h: 27965: unsigned ADLTH6 :1;
[; ;pic18f67k40.h: 27966: unsigned ADLTH7 :1;
[; ;pic18f67k40.h: 27967: };
[; ;pic18f67k40.h: 27968: } ADLTHLbits_t;
[; ;pic18f67k40.h: 27969: extern volatile ADLTHLbits_t ADLTHLbits @ 0xF6A;
[; ;pic18f67k40.h: 28019: extern volatile unsigned char ADLTHH @ 0xF6B;
"28021
[; ;pic18f67k40.h: 28021: asm("ADLTHH equ 0F6Bh");
[; <" ADLTHH equ 0F6Bh ;# ">
[; ;pic18f67k40.h: 28024: typedef union {
[; ;pic18f67k40.h: 28025: struct {
[; ;pic18f67k40.h: 28026: unsigned ADLTHH :8;
[; ;pic18f67k40.h: 28027: };
[; ;pic18f67k40.h: 28028: struct {
[; ;pic18f67k40.h: 28029: unsigned ADLTH8 :1;
[; ;pic18f67k40.h: 28030: unsigned ADLTH9 :1;
[; ;pic18f67k40.h: 28031: unsigned ADLTH10 :1;
[; ;pic18f67k40.h: 28032: unsigned ADLTH11 :1;
[; ;pic18f67k40.h: 28033: unsigned ADLTH12 :1;
[; ;pic18f67k40.h: 28034: unsigned ADLTH13 :1;
[; ;pic18f67k40.h: 28035: unsigned ADLTH14 :1;
[; ;pic18f67k40.h: 28036: unsigned ADLTH15 :1;
[; ;pic18f67k40.h: 28037: };
[; ;pic18f67k40.h: 28038: } ADLTHHbits_t;
[; ;pic18f67k40.h: 28039: extern volatile ADLTHHbits_t ADLTHHbits @ 0xF6B;
[; ;pic18f67k40.h: 28089: extern volatile unsigned short ADUTH @ 0xF6C;
"28091
[; ;pic18f67k40.h: 28091: asm("ADUTH equ 0F6Ch");
[; <" ADUTH equ 0F6Ch ;# ">
[; ;pic18f67k40.h: 28096: extern volatile unsigned char ADUTHL @ 0xF6C;
"28098
[; ;pic18f67k40.h: 28098: asm("ADUTHL equ 0F6Ch");
[; <" ADUTHL equ 0F6Ch ;# ">
[; ;pic18f67k40.h: 28101: typedef union {
[; ;pic18f67k40.h: 28102: struct {
[; ;pic18f67k40.h: 28103: unsigned ADUTHL :8;
[; ;pic18f67k40.h: 28104: };
[; ;pic18f67k40.h: 28105: struct {
[; ;pic18f67k40.h: 28106: unsigned ADUTH0 :1;
[; ;pic18f67k40.h: 28107: unsigned ADUTH1 :1;
[; ;pic18f67k40.h: 28108: unsigned ADUTH2 :1;
[; ;pic18f67k40.h: 28109: unsigned ADUTH3 :1;
[; ;pic18f67k40.h: 28110: unsigned ADUTH4 :1;
[; ;pic18f67k40.h: 28111: unsigned ADUTH5 :1;
[; ;pic18f67k40.h: 28112: unsigned ADUTH6 :1;
[; ;pic18f67k40.h: 28113: unsigned ADUTH7 :1;
[; ;pic18f67k40.h: 28114: };
[; ;pic18f67k40.h: 28115: } ADUTHLbits_t;
[; ;pic18f67k40.h: 28116: extern volatile ADUTHLbits_t ADUTHLbits @ 0xF6C;
[; ;pic18f67k40.h: 28166: extern volatile unsigned char ADUTHH @ 0xF6D;
"28168
[; ;pic18f67k40.h: 28168: asm("ADUTHH equ 0F6Dh");
[; <" ADUTHH equ 0F6Dh ;# ">
[; ;pic18f67k40.h: 28171: typedef union {
[; ;pic18f67k40.h: 28172: struct {
[; ;pic18f67k40.h: 28173: unsigned ADUTHH :8;
[; ;pic18f67k40.h: 28174: };
[; ;pic18f67k40.h: 28175: struct {
[; ;pic18f67k40.h: 28176: unsigned ADUTH8 :1;
[; ;pic18f67k40.h: 28177: unsigned ADUTH9 :1;
[; ;pic18f67k40.h: 28178: unsigned ADUTH10 :1;
[; ;pic18f67k40.h: 28179: unsigned ADUTH11 :1;
[; ;pic18f67k40.h: 28180: unsigned ADUTH12 :1;
[; ;pic18f67k40.h: 28181: unsigned ADUTH13 :1;
[; ;pic18f67k40.h: 28182: unsigned ADUTH14 :1;
[; ;pic18f67k40.h: 28183: unsigned ADUTH15 :1;
[; ;pic18f67k40.h: 28184: };
[; ;pic18f67k40.h: 28185: } ADUTHHbits_t;
[; ;pic18f67k40.h: 28186: extern volatile ADUTHHbits_t ADUTHHbits @ 0xF6D;
[; ;pic18f67k40.h: 28236: extern volatile unsigned short ADERR @ 0xF6E;
"28238
[; ;pic18f67k40.h: 28238: asm("ADERR equ 0F6Eh");
[; <" ADERR equ 0F6Eh ;# ">
[; ;pic18f67k40.h: 28243: extern volatile unsigned char ADERRL @ 0xF6E;
"28245
[; ;pic18f67k40.h: 28245: asm("ADERRL equ 0F6Eh");
[; <" ADERRL equ 0F6Eh ;# ">
[; ;pic18f67k40.h: 28248: typedef union {
[; ;pic18f67k40.h: 28249: struct {
[; ;pic18f67k40.h: 28250: unsigned ADERRL :8;
[; ;pic18f67k40.h: 28251: };
[; ;pic18f67k40.h: 28252: struct {
[; ;pic18f67k40.h: 28253: unsigned ADERR0 :1;
[; ;pic18f67k40.h: 28254: unsigned ADERR1 :1;
[; ;pic18f67k40.h: 28255: unsigned ADERR2 :1;
[; ;pic18f67k40.h: 28256: unsigned ADERR3 :1;
[; ;pic18f67k40.h: 28257: unsigned ADERR4 :1;
[; ;pic18f67k40.h: 28258: unsigned ADERR5 :1;
[; ;pic18f67k40.h: 28259: unsigned ADERR6 :1;
[; ;pic18f67k40.h: 28260: unsigned ADERR7 :1;
[; ;pic18f67k40.h: 28261: };
[; ;pic18f67k40.h: 28262: } ADERRLbits_t;
[; ;pic18f67k40.h: 28263: extern volatile ADERRLbits_t ADERRLbits @ 0xF6E;
[; ;pic18f67k40.h: 28313: extern volatile unsigned char ADERRH @ 0xF6F;
"28315
[; ;pic18f67k40.h: 28315: asm("ADERRH equ 0F6Fh");
[; <" ADERRH equ 0F6Fh ;# ">
[; ;pic18f67k40.h: 28318: typedef union {
[; ;pic18f67k40.h: 28319: struct {
[; ;pic18f67k40.h: 28320: unsigned ADERRH :8;
[; ;pic18f67k40.h: 28321: };
[; ;pic18f67k40.h: 28322: struct {
[; ;pic18f67k40.h: 28323: unsigned ADERR8 :1;
[; ;pic18f67k40.h: 28324: unsigned ADERR9 :1;
[; ;pic18f67k40.h: 28325: unsigned ADERR10 :1;
[; ;pic18f67k40.h: 28326: unsigned ADERR11 :1;
[; ;pic18f67k40.h: 28327: unsigned ADERR12 :1;
[; ;pic18f67k40.h: 28328: unsigned ADERR13 :1;
[; ;pic18f67k40.h: 28329: unsigned ADERR14 :1;
[; ;pic18f67k40.h: 28330: unsigned ADERR15 :1;
[; ;pic18f67k40.h: 28331: };
[; ;pic18f67k40.h: 28332: } ADERRHbits_t;
[; ;pic18f67k40.h: 28333: extern volatile ADERRHbits_t ADERRHbits @ 0xF6F;
[; ;pic18f67k40.h: 28383: extern volatile unsigned short ADACC @ 0xF70;
"28385
[; ;pic18f67k40.h: 28385: asm("ADACC equ 0F70h");
[; <" ADACC equ 0F70h ;# ">
[; ;pic18f67k40.h: 28390: extern volatile unsigned char ADACCL @ 0xF70;
"28392
[; ;pic18f67k40.h: 28392: asm("ADACCL equ 0F70h");
[; <" ADACCL equ 0F70h ;# ">
[; ;pic18f67k40.h: 28395: typedef union {
[; ;pic18f67k40.h: 28396: struct {
[; ;pic18f67k40.h: 28397: unsigned ADACCL :8;
[; ;pic18f67k40.h: 28398: };
[; ;pic18f67k40.h: 28399: struct {
[; ;pic18f67k40.h: 28400: unsigned ADACC0 :1;
[; ;pic18f67k40.h: 28401: unsigned ADACC1 :1;
[; ;pic18f67k40.h: 28402: unsigned ADACC2 :1;
[; ;pic18f67k40.h: 28403: unsigned ADACC3 :1;
[; ;pic18f67k40.h: 28404: unsigned ADACC4 :1;
[; ;pic18f67k40.h: 28405: unsigned ADACC5 :1;
[; ;pic18f67k40.h: 28406: unsigned ADACC6 :1;
[; ;pic18f67k40.h: 28407: unsigned ADACC7 :1;
[; ;pic18f67k40.h: 28408: };
[; ;pic18f67k40.h: 28409: } ADACCLbits_t;
[; ;pic18f67k40.h: 28410: extern volatile ADACCLbits_t ADACCLbits @ 0xF70;
[; ;pic18f67k40.h: 28460: extern volatile unsigned char ADACCH @ 0xF71;
"28462
[; ;pic18f67k40.h: 28462: asm("ADACCH equ 0F71h");
[; <" ADACCH equ 0F71h ;# ">
[; ;pic18f67k40.h: 28465: typedef union {
[; ;pic18f67k40.h: 28466: struct {
[; ;pic18f67k40.h: 28467: unsigned ADACCH :8;
[; ;pic18f67k40.h: 28468: };
[; ;pic18f67k40.h: 28469: struct {
[; ;pic18f67k40.h: 28470: unsigned ADACC8 :1;
[; ;pic18f67k40.h: 28471: unsigned ADACC9 :1;
[; ;pic18f67k40.h: 28472: unsigned ADACC10 :1;
[; ;pic18f67k40.h: 28473: unsigned ADACC11 :1;
[; ;pic18f67k40.h: 28474: unsigned ADACC12 :1;
[; ;pic18f67k40.h: 28475: unsigned ADACC13 :1;
[; ;pic18f67k40.h: 28476: unsigned ADACC14 :1;
[; ;pic18f67k40.h: 28477: unsigned ADACC15 :1;
[; ;pic18f67k40.h: 28478: };
[; ;pic18f67k40.h: 28479: } ADACCHbits_t;
[; ;pic18f67k40.h: 28480: extern volatile ADACCHbits_t ADACCHbits @ 0xF71;
[; ;pic18f67k40.h: 28530: extern volatile unsigned short ADFLTR @ 0xF72;
"28532
[; ;pic18f67k40.h: 28532: asm("ADFLTR equ 0F72h");
[; <" ADFLTR equ 0F72h ;# ">
[; ;pic18f67k40.h: 28537: extern volatile unsigned char ADFLTRL @ 0xF72;
"28539
[; ;pic18f67k40.h: 28539: asm("ADFLTRL equ 0F72h");
[; <" ADFLTRL equ 0F72h ;# ">
[; ;pic18f67k40.h: 28542: typedef union {
[; ;pic18f67k40.h: 28543: struct {
[; ;pic18f67k40.h: 28544: unsigned ADFLTRL :8;
[; ;pic18f67k40.h: 28545: };
[; ;pic18f67k40.h: 28546: struct {
[; ;pic18f67k40.h: 28547: unsigned ADFLTR0 :1;
[; ;pic18f67k40.h: 28548: unsigned ADFLTR1 :1;
[; ;pic18f67k40.h: 28549: unsigned ADFLTR2 :1;
[; ;pic18f67k40.h: 28550: unsigned ADFLTR3 :1;
[; ;pic18f67k40.h: 28551: unsigned ADFLTR4 :1;
[; ;pic18f67k40.h: 28552: unsigned ADFLTR5 :1;
[; ;pic18f67k40.h: 28553: unsigned ADFLTR6 :1;
[; ;pic18f67k40.h: 28554: unsigned ADFLTR7 :1;
[; ;pic18f67k40.h: 28555: };
[; ;pic18f67k40.h: 28556: } ADFLTRLbits_t;
[; ;pic18f67k40.h: 28557: extern volatile ADFLTRLbits_t ADFLTRLbits @ 0xF72;
[; ;pic18f67k40.h: 28607: extern volatile unsigned char ADFLTRH @ 0xF73;
"28609
[; ;pic18f67k40.h: 28609: asm("ADFLTRH equ 0F73h");
[; <" ADFLTRH equ 0F73h ;# ">
[; ;pic18f67k40.h: 28612: typedef union {
[; ;pic18f67k40.h: 28613: struct {
[; ;pic18f67k40.h: 28614: unsigned ADFLTRH :8;
[; ;pic18f67k40.h: 28615: };
[; ;pic18f67k40.h: 28616: struct {
[; ;pic18f67k40.h: 28617: unsigned ADFLTR8 :1;
[; ;pic18f67k40.h: 28618: unsigned ADFLTR9 :1;
[; ;pic18f67k40.h: 28619: unsigned ADFLTR10 :1;
[; ;pic18f67k40.h: 28620: unsigned ADFLTR11 :1;
[; ;pic18f67k40.h: 28621: unsigned ADFLTR12 :1;
[; ;pic18f67k40.h: 28622: unsigned ADFLTR13 :1;
[; ;pic18f67k40.h: 28623: unsigned ADFLTR14 :1;
[; ;pic18f67k40.h: 28624: unsigned ADFLTR15 :1;
[; ;pic18f67k40.h: 28625: };
[; ;pic18f67k40.h: 28626: } ADFLTRHbits_t;
[; ;pic18f67k40.h: 28627: extern volatile ADFLTRHbits_t ADFLTRHbits @ 0xF73;
[; ;pic18f67k40.h: 28677: extern volatile unsigned char NVMADRL @ 0xF74;
"28679
[; ;pic18f67k40.h: 28679: asm("NVMADRL equ 0F74h");
[; <" NVMADRL equ 0F74h ;# ">
[; ;pic18f67k40.h: 28682: extern volatile unsigned char NVMADR @ 0xF74;
"28684
[; ;pic18f67k40.h: 28684: asm("NVMADR equ 0F74h");
[; <" NVMADR equ 0F74h ;# ">
[; ;pic18f67k40.h: 28687: typedef union {
[; ;pic18f67k40.h: 28688: struct {
[; ;pic18f67k40.h: 28689: unsigned ADR :8;
[; ;pic18f67k40.h: 28690: };
[; ;pic18f67k40.h: 28691: struct {
[; ;pic18f67k40.h: 28692: unsigned ADR0 :1;
[; ;pic18f67k40.h: 28693: unsigned ADR1 :1;
[; ;pic18f67k40.h: 28694: unsigned ADR2 :1;
[; ;pic18f67k40.h: 28695: unsigned ADR3 :1;
[; ;pic18f67k40.h: 28696: unsigned ADR4 :1;
[; ;pic18f67k40.h: 28697: unsigned ADR5 :1;
[; ;pic18f67k40.h: 28698: unsigned ADR6 :1;
[; ;pic18f67k40.h: 28699: unsigned ADR7 :1;
[; ;pic18f67k40.h: 28700: };
[; ;pic18f67k40.h: 28701: struct {
[; ;pic18f67k40.h: 28702: unsigned NVMADR0 :1;
[; ;pic18f67k40.h: 28703: unsigned NVMADR1 :1;
[; ;pic18f67k40.h: 28704: unsigned NVMADR2 :1;
[; ;pic18f67k40.h: 28705: unsigned NVMADR3 :1;
[; ;pic18f67k40.h: 28706: unsigned NVMADR4 :1;
[; ;pic18f67k40.h: 28707: unsigned NVMADR5 :1;
[; ;pic18f67k40.h: 28708: unsigned NVMADR6 :1;
[; ;pic18f67k40.h: 28709: unsigned NVMADR7 :1;
[; ;pic18f67k40.h: 28710: };
[; ;pic18f67k40.h: 28711: struct {
[; ;pic18f67k40.h: 28712: unsigned ADRL :8;
[; ;pic18f67k40.h: 28713: };
[; ;pic18f67k40.h: 28714: } NVMADRLbits_t;
[; ;pic18f67k40.h: 28715: extern volatile NVMADRLbits_t NVMADRLbits @ 0xF74;
[; ;pic18f67k40.h: 28808: typedef union {
[; ;pic18f67k40.h: 28809: struct {
[; ;pic18f67k40.h: 28810: unsigned ADR :8;
[; ;pic18f67k40.h: 28811: };
[; ;pic18f67k40.h: 28812: struct {
[; ;pic18f67k40.h: 28813: unsigned ADR0 :1;
[; ;pic18f67k40.h: 28814: unsigned ADR1 :1;
[; ;pic18f67k40.h: 28815: unsigned ADR2 :1;
[; ;pic18f67k40.h: 28816: unsigned ADR3 :1;
[; ;pic18f67k40.h: 28817: unsigned ADR4 :1;
[; ;pic18f67k40.h: 28818: unsigned ADR5 :1;
[; ;pic18f67k40.h: 28819: unsigned ADR6 :1;
[; ;pic18f67k40.h: 28820: unsigned ADR7 :1;
[; ;pic18f67k40.h: 28821: };
[; ;pic18f67k40.h: 28822: struct {
[; ;pic18f67k40.h: 28823: unsigned NVMADR0 :1;
[; ;pic18f67k40.h: 28824: unsigned NVMADR1 :1;
[; ;pic18f67k40.h: 28825: unsigned NVMADR2 :1;
[; ;pic18f67k40.h: 28826: unsigned NVMADR3 :1;
[; ;pic18f67k40.h: 28827: unsigned NVMADR4 :1;
[; ;pic18f67k40.h: 28828: unsigned NVMADR5 :1;
[; ;pic18f67k40.h: 28829: unsigned NVMADR6 :1;
[; ;pic18f67k40.h: 28830: unsigned NVMADR7 :1;
[; ;pic18f67k40.h: 28831: };
[; ;pic18f67k40.h: 28832: struct {
[; ;pic18f67k40.h: 28833: unsigned ADRL :8;
[; ;pic18f67k40.h: 28834: };
[; ;pic18f67k40.h: 28835: } NVMADRbits_t;
[; ;pic18f67k40.h: 28836: extern volatile NVMADRbits_t NVMADRbits @ 0xF74;
[; ;pic18f67k40.h: 28931: extern volatile unsigned char NVMADRH @ 0xF75;
"28933
[; ;pic18f67k40.h: 28933: asm("NVMADRH equ 0F75h");
[; <" NVMADRH equ 0F75h ;# ">
[; ;pic18f67k40.h: 28936: typedef union {
[; ;pic18f67k40.h: 28937: struct {
[; ;pic18f67k40.h: 28938: unsigned ADR :2;
[; ;pic18f67k40.h: 28939: };
[; ;pic18f67k40.h: 28940: struct {
[; ;pic18f67k40.h: 28941: unsigned NVMADR8 :1;
[; ;pic18f67k40.h: 28942: unsigned NVMADR9 :1;
[; ;pic18f67k40.h: 28943: };
[; ;pic18f67k40.h: 28944: struct {
[; ;pic18f67k40.h: 28945: unsigned ADR8 :1;
[; ;pic18f67k40.h: 28946: unsigned ADR9 :1;
[; ;pic18f67k40.h: 28947: };
[; ;pic18f67k40.h: 28948: struct {
[; ;pic18f67k40.h: 28949: unsigned ADRH :2;
[; ;pic18f67k40.h: 28950: };
[; ;pic18f67k40.h: 28951: } NVMADRHbits_t;
[; ;pic18f67k40.h: 28952: extern volatile NVMADRHbits_t NVMADRHbits @ 0xF75;
[; ;pic18f67k40.h: 28987: extern volatile unsigned char NVMDAT @ 0xF76;
"28989
[; ;pic18f67k40.h: 28989: asm("NVMDAT equ 0F76h");
[; <" NVMDAT equ 0F76h ;# ">
[; ;pic18f67k40.h: 28992: typedef union {
[; ;pic18f67k40.h: 28993: struct {
[; ;pic18f67k40.h: 28994: unsigned NVMDAT :8;
[; ;pic18f67k40.h: 28995: };
[; ;pic18f67k40.h: 28996: struct {
[; ;pic18f67k40.h: 28997: unsigned NVMDAT0 :1;
[; ;pic18f67k40.h: 28998: unsigned NVMDAT1 :1;
[; ;pic18f67k40.h: 28999: unsigned NVMDAT2 :1;
[; ;pic18f67k40.h: 29000: unsigned NVMDAT3 :1;
[; ;pic18f67k40.h: 29001: unsigned NVMDAT4 :1;
[; ;pic18f67k40.h: 29002: unsigned NVMDAT5 :1;
[; ;pic18f67k40.h: 29003: unsigned NVMDAT6 :1;
[; ;pic18f67k40.h: 29004: unsigned NVMDAT7 :1;
[; ;pic18f67k40.h: 29005: };
[; ;pic18f67k40.h: 29006: } NVMDATbits_t;
[; ;pic18f67k40.h: 29007: extern volatile NVMDATbits_t NVMDATbits @ 0xF76;
[; ;pic18f67k40.h: 29057: extern volatile unsigned char NVMCON1 @ 0xF77;
"29059
[; ;pic18f67k40.h: 29059: asm("NVMCON1 equ 0F77h");
[; <" NVMCON1 equ 0F77h ;# ">
[; ;pic18f67k40.h: 29062: typedef union {
[; ;pic18f67k40.h: 29063: struct {
[; ;pic18f67k40.h: 29064: unsigned RD :1;
[; ;pic18f67k40.h: 29065: unsigned WR :1;
[; ;pic18f67k40.h: 29066: unsigned WREN :1;
[; ;pic18f67k40.h: 29067: unsigned WRERR :1;
[; ;pic18f67k40.h: 29068: unsigned FREE :1;
[; ;pic18f67k40.h: 29069: unsigned :1;
[; ;pic18f67k40.h: 29070: unsigned NVMREG :2;
[; ;pic18f67k40.h: 29071: };
[; ;pic18f67k40.h: 29072: struct {
[; ;pic18f67k40.h: 29073: unsigned :6;
[; ;pic18f67k40.h: 29074: unsigned NVMREG0 :1;
[; ;pic18f67k40.h: 29075: unsigned NVMREG1 :1;
[; ;pic18f67k40.h: 29076: };
[; ;pic18f67k40.h: 29077: } NVMCON1bits_t;
[; ;pic18f67k40.h: 29078: extern volatile NVMCON1bits_t NVMCON1bits @ 0xF77;
[; ;pic18f67k40.h: 29123: extern volatile unsigned char NVMCON2 @ 0xF78;
"29125
[; ;pic18f67k40.h: 29125: asm("NVMCON2 equ 0F78h");
[; <" NVMCON2 equ 0F78h ;# ">
[; ;pic18f67k40.h: 29128: typedef union {
[; ;pic18f67k40.h: 29129: struct {
[; ;pic18f67k40.h: 29130: unsigned NVMCON2 :8;
[; ;pic18f67k40.h: 29131: };
[; ;pic18f67k40.h: 29132: } NVMCON2bits_t;
[; ;pic18f67k40.h: 29133: extern volatile NVMCON2bits_t NVMCON2bits @ 0xF78;
[; ;pic18f67k40.h: 29143: extern volatile unsigned char LATA @ 0xF79;
"29145
[; ;pic18f67k40.h: 29145: asm("LATA equ 0F79h");
[; <" LATA equ 0F79h ;# ">
[; ;pic18f67k40.h: 29148: typedef union {
[; ;pic18f67k40.h: 29149: struct {
[; ;pic18f67k40.h: 29150: unsigned LATA0 :1;
[; ;pic18f67k40.h: 29151: unsigned LATA1 :1;
[; ;pic18f67k40.h: 29152: unsigned LATA2 :1;
[; ;pic18f67k40.h: 29153: unsigned LATA3 :1;
[; ;pic18f67k40.h: 29154: unsigned LATA4 :1;
[; ;pic18f67k40.h: 29155: unsigned LATA5 :1;
[; ;pic18f67k40.h: 29156: unsigned LATA6 :1;
[; ;pic18f67k40.h: 29157: unsigned LATA7 :1;
[; ;pic18f67k40.h: 29158: };
[; ;pic18f67k40.h: 29159: struct {
[; ;pic18f67k40.h: 29160: unsigned LA0 :1;
[; ;pic18f67k40.h: 29161: unsigned LA1 :1;
[; ;pic18f67k40.h: 29162: unsigned LA2 :1;
[; ;pic18f67k40.h: 29163: unsigned LA3 :1;
[; ;pic18f67k40.h: 29164: unsigned LA4 :1;
[; ;pic18f67k40.h: 29165: unsigned LA5 :1;
[; ;pic18f67k40.h: 29166: unsigned LA6 :1;
[; ;pic18f67k40.h: 29167: unsigned LA7 :1;
[; ;pic18f67k40.h: 29168: };
[; ;pic18f67k40.h: 29169: } LATAbits_t;
[; ;pic18f67k40.h: 29170: extern volatile LATAbits_t LATAbits @ 0xF79;
[; ;pic18f67k40.h: 29255: extern volatile unsigned char LATB @ 0xF7A;
"29257
[; ;pic18f67k40.h: 29257: asm("LATB equ 0F7Ah");
[; <" LATB equ 0F7Ah ;# ">
[; ;pic18f67k40.h: 29260: typedef union {
[; ;pic18f67k40.h: 29261: struct {
[; ;pic18f67k40.h: 29262: unsigned LATB0 :1;
[; ;pic18f67k40.h: 29263: unsigned LATB1 :1;
[; ;pic18f67k40.h: 29264: unsigned LATB2 :1;
[; ;pic18f67k40.h: 29265: unsigned LATB3 :1;
[; ;pic18f67k40.h: 29266: unsigned LATB4 :1;
[; ;pic18f67k40.h: 29267: unsigned LATB5 :1;
[; ;pic18f67k40.h: 29268: unsigned LATB6 :1;
[; ;pic18f67k40.h: 29269: unsigned LATB7 :1;
[; ;pic18f67k40.h: 29270: };
[; ;pic18f67k40.h: 29271: struct {
[; ;pic18f67k40.h: 29272: unsigned LB0 :1;
[; ;pic18f67k40.h: 29273: unsigned LB1 :1;
[; ;pic18f67k40.h: 29274: unsigned LB2 :1;
[; ;pic18f67k40.h: 29275: unsigned LB3 :1;
[; ;pic18f67k40.h: 29276: unsigned LB4 :1;
[; ;pic18f67k40.h: 29277: unsigned LB5 :1;
[; ;pic18f67k40.h: 29278: unsigned LB6 :1;
[; ;pic18f67k40.h: 29279: unsigned LB7 :1;
[; ;pic18f67k40.h: 29280: };
[; ;pic18f67k40.h: 29281: } LATBbits_t;
[; ;pic18f67k40.h: 29282: extern volatile LATBbits_t LATBbits @ 0xF7A;
[; ;pic18f67k40.h: 29367: extern volatile unsigned char LATC @ 0xF7B;
"29369
[; ;pic18f67k40.h: 29369: asm("LATC equ 0F7Bh");
[; <" LATC equ 0F7Bh ;# ">
[; ;pic18f67k40.h: 29372: typedef union {
[; ;pic18f67k40.h: 29373: struct {
[; ;pic18f67k40.h: 29374: unsigned LATC0 :1;
[; ;pic18f67k40.h: 29375: unsigned LATC1 :1;
[; ;pic18f67k40.h: 29376: unsigned LATC2 :1;
[; ;pic18f67k40.h: 29377: unsigned LATC3 :1;
[; ;pic18f67k40.h: 29378: unsigned LATC4 :1;
[; ;pic18f67k40.h: 29379: unsigned LATC5 :1;
[; ;pic18f67k40.h: 29380: unsigned LATC6 :1;
[; ;pic18f67k40.h: 29381: unsigned LATC7 :1;
[; ;pic18f67k40.h: 29382: };
[; ;pic18f67k40.h: 29383: struct {
[; ;pic18f67k40.h: 29384: unsigned LC0 :1;
[; ;pic18f67k40.h: 29385: unsigned LC1 :1;
[; ;pic18f67k40.h: 29386: unsigned LC2 :1;
[; ;pic18f67k40.h: 29387: unsigned LC3 :1;
[; ;pic18f67k40.h: 29388: unsigned LC4 :1;
[; ;pic18f67k40.h: 29389: unsigned LC5 :1;
[; ;pic18f67k40.h: 29390: unsigned LC6 :1;
[; ;pic18f67k40.h: 29391: unsigned LC7 :1;
[; ;pic18f67k40.h: 29392: };
[; ;pic18f67k40.h: 29393: } LATCbits_t;
[; ;pic18f67k40.h: 29394: extern volatile LATCbits_t LATCbits @ 0xF7B;
[; ;pic18f67k40.h: 29479: extern volatile unsigned char LATD @ 0xF7C;
"29481
[; ;pic18f67k40.h: 29481: asm("LATD equ 0F7Ch");
[; <" LATD equ 0F7Ch ;# ">
[; ;pic18f67k40.h: 29484: typedef union {
[; ;pic18f67k40.h: 29485: struct {
[; ;pic18f67k40.h: 29486: unsigned LATD0 :1;
[; ;pic18f67k40.h: 29487: unsigned LATD1 :1;
[; ;pic18f67k40.h: 29488: unsigned LATD2 :1;
[; ;pic18f67k40.h: 29489: unsigned LATD3 :1;
[; ;pic18f67k40.h: 29490: unsigned LATD4 :1;
[; ;pic18f67k40.h: 29491: unsigned LATD5 :1;
[; ;pic18f67k40.h: 29492: unsigned LATD6 :1;
[; ;pic18f67k40.h: 29493: unsigned LATD7 :1;
[; ;pic18f67k40.h: 29494: };
[; ;pic18f67k40.h: 29495: struct {
[; ;pic18f67k40.h: 29496: unsigned LD0 :1;
[; ;pic18f67k40.h: 29497: unsigned LD1 :1;
[; ;pic18f67k40.h: 29498: unsigned LD2 :1;
[; ;pic18f67k40.h: 29499: unsigned LD3 :1;
[; ;pic18f67k40.h: 29500: unsigned LD4 :1;
[; ;pic18f67k40.h: 29501: unsigned LD5 :1;
[; ;pic18f67k40.h: 29502: unsigned LD6 :1;
[; ;pic18f67k40.h: 29503: unsigned LD7 :1;
[; ;pic18f67k40.h: 29504: };
[; ;pic18f67k40.h: 29505: } LATDbits_t;
[; ;pic18f67k40.h: 29506: extern volatile LATDbits_t LATDbits @ 0xF7C;
[; ;pic18f67k40.h: 29591: extern volatile unsigned char LATE @ 0xF7D;
"29593
[; ;pic18f67k40.h: 29593: asm("LATE equ 0F7Dh");
[; <" LATE equ 0F7Dh ;# ">
[; ;pic18f67k40.h: 29596: typedef union {
[; ;pic18f67k40.h: 29597: struct {
[; ;pic18f67k40.h: 29598: unsigned LATE0 :1;
[; ;pic18f67k40.h: 29599: unsigned LATE1 :1;
[; ;pic18f67k40.h: 29600: unsigned LATE2 :1;
[; ;pic18f67k40.h: 29601: unsigned LATE3 :1;
[; ;pic18f67k40.h: 29602: unsigned LATE4 :1;
[; ;pic18f67k40.h: 29603: unsigned LATE5 :1;
[; ;pic18f67k40.h: 29604: unsigned LATE6 :1;
[; ;pic18f67k40.h: 29605: unsigned LATE7 :1;
[; ;pic18f67k40.h: 29606: };
[; ;pic18f67k40.h: 29607: struct {
[; ;pic18f67k40.h: 29608: unsigned LE0 :1;
[; ;pic18f67k40.h: 29609: unsigned LE1 :1;
[; ;pic18f67k40.h: 29610: unsigned LE2 :1;
[; ;pic18f67k40.h: 29611: unsigned LE3 :1;
[; ;pic18f67k40.h: 29612: unsigned LE4 :1;
[; ;pic18f67k40.h: 29613: unsigned LE5 :1;
[; ;pic18f67k40.h: 29614: unsigned LE6 :1;
[; ;pic18f67k40.h: 29615: unsigned LE7 :1;
[; ;pic18f67k40.h: 29616: };
[; ;pic18f67k40.h: 29617: } LATEbits_t;
[; ;pic18f67k40.h: 29618: extern volatile LATEbits_t LATEbits @ 0xF7D;
[; ;pic18f67k40.h: 29703: extern volatile unsigned char LATF @ 0xF7E;
"29705
[; ;pic18f67k40.h: 29705: asm("LATF equ 0F7Eh");
[; <" LATF equ 0F7Eh ;# ">
[; ;pic18f67k40.h: 29708: typedef union {
[; ;pic18f67k40.h: 29709: struct {
[; ;pic18f67k40.h: 29710: unsigned LATF0 :1;
[; ;pic18f67k40.h: 29711: unsigned LATF1 :1;
[; ;pic18f67k40.h: 29712: unsigned LATF2 :1;
[; ;pic18f67k40.h: 29713: unsigned LATF3 :1;
[; ;pic18f67k40.h: 29714: unsigned LATF4 :1;
[; ;pic18f67k40.h: 29715: unsigned LATF5 :1;
[; ;pic18f67k40.h: 29716: unsigned LATF6 :1;
[; ;pic18f67k40.h: 29717: unsigned LATF7 :1;
[; ;pic18f67k40.h: 29718: };
[; ;pic18f67k40.h: 29719: struct {
[; ;pic18f67k40.h: 29720: unsigned LF0 :1;
[; ;pic18f67k40.h: 29721: unsigned LF1 :1;
[; ;pic18f67k40.h: 29722: unsigned LF2 :1;
[; ;pic18f67k40.h: 29723: unsigned LF3 :1;
[; ;pic18f67k40.h: 29724: unsigned LF4 :1;
[; ;pic18f67k40.h: 29725: unsigned LF5 :1;
[; ;pic18f67k40.h: 29726: unsigned LF6 :1;
[; ;pic18f67k40.h: 29727: unsigned LF7 :1;
[; ;pic18f67k40.h: 29728: };
[; ;pic18f67k40.h: 29729: } LATFbits_t;
[; ;pic18f67k40.h: 29730: extern volatile LATFbits_t LATFbits @ 0xF7E;
[; ;pic18f67k40.h: 29815: extern volatile unsigned char LATG @ 0xF7F;
"29817
[; ;pic18f67k40.h: 29817: asm("LATG equ 0F7Fh");
[; <" LATG equ 0F7Fh ;# ">
[; ;pic18f67k40.h: 29820: typedef union {
[; ;pic18f67k40.h: 29821: struct {
[; ;pic18f67k40.h: 29822: unsigned LATG0 :1;
[; ;pic18f67k40.h: 29823: unsigned LATG1 :1;
[; ;pic18f67k40.h: 29824: unsigned LATG2 :1;
[; ;pic18f67k40.h: 29825: unsigned LATG3 :1;
[; ;pic18f67k40.h: 29826: unsigned LATG4 :1;
[; ;pic18f67k40.h: 29827: unsigned :1;
[; ;pic18f67k40.h: 29828: unsigned LATG6 :1;
[; ;pic18f67k40.h: 29829: unsigned LATG7 :1;
[; ;pic18f67k40.h: 29830: };
[; ;pic18f67k40.h: 29831: struct {
[; ;pic18f67k40.h: 29832: unsigned LG0 :1;
[; ;pic18f67k40.h: 29833: unsigned LG1 :1;
[; ;pic18f67k40.h: 29834: unsigned LG2 :1;
[; ;pic18f67k40.h: 29835: unsigned LG3 :1;
[; ;pic18f67k40.h: 29836: unsigned LG4 :1;
[; ;pic18f67k40.h: 29837: };
[; ;pic18f67k40.h: 29838: } LATGbits_t;
[; ;pic18f67k40.h: 29839: extern volatile LATGbits_t LATGbits @ 0xF7F;
[; ;pic18f67k40.h: 29904: extern volatile unsigned char LATH @ 0xF80;
"29906
[; ;pic18f67k40.h: 29906: asm("LATH equ 0F80h");
[; <" LATH equ 0F80h ;# ">
[; ;pic18f67k40.h: 29909: typedef union {
[; ;pic18f67k40.h: 29910: struct {
[; ;pic18f67k40.h: 29911: unsigned LATH0 :1;
[; ;pic18f67k40.h: 29912: unsigned LATH1 :1;
[; ;pic18f67k40.h: 29913: unsigned LATH2 :1;
[; ;pic18f67k40.h: 29914: unsigned LATH3 :1;
[; ;pic18f67k40.h: 29915: };
[; ;pic18f67k40.h: 29916: struct {
[; ;pic18f67k40.h: 29917: unsigned LH0 :1;
[; ;pic18f67k40.h: 29918: unsigned LH1 :1;
[; ;pic18f67k40.h: 29919: unsigned LH2 :1;
[; ;pic18f67k40.h: 29920: unsigned LH3 :1;
[; ;pic18f67k40.h: 29921: };
[; ;pic18f67k40.h: 29922: struct {
[; ;pic18f67k40.h: 29923: unsigned :4;
[; ;pic18f67k40.h: 29924: unsigned LH4 :1;
[; ;pic18f67k40.h: 29925: };
[; ;pic18f67k40.h: 29926: struct {
[; ;pic18f67k40.h: 29927: unsigned :5;
[; ;pic18f67k40.h: 29928: unsigned LH5 :1;
[; ;pic18f67k40.h: 29929: };
[; ;pic18f67k40.h: 29930: struct {
[; ;pic18f67k40.h: 29931: unsigned :6;
[; ;pic18f67k40.h: 29932: unsigned LH6 :1;
[; ;pic18f67k40.h: 29933: };
[; ;pic18f67k40.h: 29934: struct {
[; ;pic18f67k40.h: 29935: unsigned :7;
[; ;pic18f67k40.h: 29936: unsigned LH7 :1;
[; ;pic18f67k40.h: 29937: };
[; ;pic18f67k40.h: 29938: } LATHbits_t;
[; ;pic18f67k40.h: 29939: extern volatile LATHbits_t LATHbits @ 0xF80;
[; ;pic18f67k40.h: 30004: extern volatile unsigned char TRISA @ 0xF81;
"30006
[; ;pic18f67k40.h: 30006: asm("TRISA equ 0F81h");
[; <" TRISA equ 0F81h ;# ">
[; ;pic18f67k40.h: 30009: extern volatile unsigned char DDRA @ 0xF81;
"30011
[; ;pic18f67k40.h: 30011: asm("DDRA equ 0F81h");
[; <" DDRA equ 0F81h ;# ">
[; ;pic18f67k40.h: 30014: typedef union {
[; ;pic18f67k40.h: 30015: struct {
[; ;pic18f67k40.h: 30016: unsigned TRISA0 :1;
[; ;pic18f67k40.h: 30017: unsigned TRISA1 :1;
[; ;pic18f67k40.h: 30018: unsigned TRISA2 :1;
[; ;pic18f67k40.h: 30019: unsigned TRISA3 :1;
[; ;pic18f67k40.h: 30020: unsigned TRISA4 :1;
[; ;pic18f67k40.h: 30021: unsigned TRISA5 :1;
[; ;pic18f67k40.h: 30022: unsigned TRISA6 :1;
[; ;pic18f67k40.h: 30023: unsigned TRISA7 :1;
[; ;pic18f67k40.h: 30024: };
[; ;pic18f67k40.h: 30025: } TRISAbits_t;
[; ;pic18f67k40.h: 30026: extern volatile TRISAbits_t TRISAbits @ 0xF81;
[; ;pic18f67k40.h: 30069: typedef union {
[; ;pic18f67k40.h: 30070: struct {
[; ;pic18f67k40.h: 30071: unsigned TRISA0 :1;
[; ;pic18f67k40.h: 30072: unsigned TRISA1 :1;
[; ;pic18f67k40.h: 30073: unsigned TRISA2 :1;
[; ;pic18f67k40.h: 30074: unsigned TRISA3 :1;
[; ;pic18f67k40.h: 30075: unsigned TRISA4 :1;
[; ;pic18f67k40.h: 30076: unsigned TRISA5 :1;
[; ;pic18f67k40.h: 30077: unsigned TRISA6 :1;
[; ;pic18f67k40.h: 30078: unsigned TRISA7 :1;
[; ;pic18f67k40.h: 30079: };
[; ;pic18f67k40.h: 30080: } DDRAbits_t;
[; ;pic18f67k40.h: 30081: extern volatile DDRAbits_t DDRAbits @ 0xF81;
[; ;pic18f67k40.h: 30126: extern volatile unsigned char TRISB @ 0xF82;
"30128
[; ;pic18f67k40.h: 30128: asm("TRISB equ 0F82h");
[; <" TRISB equ 0F82h ;# ">
[; ;pic18f67k40.h: 30131: extern volatile unsigned char DDRB @ 0xF82;
"30133
[; ;pic18f67k40.h: 30133: asm("DDRB equ 0F82h");
[; <" DDRB equ 0F82h ;# ">
[; ;pic18f67k40.h: 30136: typedef union {
[; ;pic18f67k40.h: 30137: struct {
[; ;pic18f67k40.h: 30138: unsigned TRISB0 :1;
[; ;pic18f67k40.h: 30139: unsigned TRISB1 :1;
[; ;pic18f67k40.h: 30140: unsigned TRISB2 :1;
[; ;pic18f67k40.h: 30141: unsigned TRISB3 :1;
[; ;pic18f67k40.h: 30142: unsigned TRISB4 :1;
[; ;pic18f67k40.h: 30143: unsigned TRISB5 :1;
[; ;pic18f67k40.h: 30144: unsigned TRISB6 :1;
[; ;pic18f67k40.h: 30145: unsigned TRISB7 :1;
[; ;pic18f67k40.h: 30146: };
[; ;pic18f67k40.h: 30147: } TRISBbits_t;
[; ;pic18f67k40.h: 30148: extern volatile TRISBbits_t TRISBbits @ 0xF82;
[; ;pic18f67k40.h: 30191: typedef union {
[; ;pic18f67k40.h: 30192: struct {
[; ;pic18f67k40.h: 30193: unsigned TRISB0 :1;
[; ;pic18f67k40.h: 30194: unsigned TRISB1 :1;
[; ;pic18f67k40.h: 30195: unsigned TRISB2 :1;
[; ;pic18f67k40.h: 30196: unsigned TRISB3 :1;
[; ;pic18f67k40.h: 30197: unsigned TRISB4 :1;
[; ;pic18f67k40.h: 30198: unsigned TRISB5 :1;
[; ;pic18f67k40.h: 30199: unsigned TRISB6 :1;
[; ;pic18f67k40.h: 30200: unsigned TRISB7 :1;
[; ;pic18f67k40.h: 30201: };
[; ;pic18f67k40.h: 30202: } DDRBbits_t;
[; ;pic18f67k40.h: 30203: extern volatile DDRBbits_t DDRBbits @ 0xF82;
[; ;pic18f67k40.h: 30248: extern volatile unsigned char TRISC @ 0xF83;
"30250
[; ;pic18f67k40.h: 30250: asm("TRISC equ 0F83h");
[; <" TRISC equ 0F83h ;# ">
[; ;pic18f67k40.h: 30253: extern volatile unsigned char DDRC @ 0xF83;
"30255
[; ;pic18f67k40.h: 30255: asm("DDRC equ 0F83h");
[; <" DDRC equ 0F83h ;# ">
[; ;pic18f67k40.h: 30258: typedef union {
[; ;pic18f67k40.h: 30259: struct {
[; ;pic18f67k40.h: 30260: unsigned TRISC0 :1;
[; ;pic18f67k40.h: 30261: unsigned TRISC1 :1;
[; ;pic18f67k40.h: 30262: unsigned TRISC2 :1;
[; ;pic18f67k40.h: 30263: unsigned TRISC3 :1;
[; ;pic18f67k40.h: 30264: unsigned TRISC4 :1;
[; ;pic18f67k40.h: 30265: unsigned TRISC5 :1;
[; ;pic18f67k40.h: 30266: unsigned TRISC6 :1;
[; ;pic18f67k40.h: 30267: unsigned TRISC7 :1;
[; ;pic18f67k40.h: 30268: };
[; ;pic18f67k40.h: 30269: } TRISCbits_t;
[; ;pic18f67k40.h: 30270: extern volatile TRISCbits_t TRISCbits @ 0xF83;
[; ;pic18f67k40.h: 30313: typedef union {
[; ;pic18f67k40.h: 30314: struct {
[; ;pic18f67k40.h: 30315: unsigned TRISC0 :1;
[; ;pic18f67k40.h: 30316: unsigned TRISC1 :1;
[; ;pic18f67k40.h: 30317: unsigned TRISC2 :1;
[; ;pic18f67k40.h: 30318: unsigned TRISC3 :1;
[; ;pic18f67k40.h: 30319: unsigned TRISC4 :1;
[; ;pic18f67k40.h: 30320: unsigned TRISC5 :1;
[; ;pic18f67k40.h: 30321: unsigned TRISC6 :1;
[; ;pic18f67k40.h: 30322: unsigned TRISC7 :1;
[; ;pic18f67k40.h: 30323: };
[; ;pic18f67k40.h: 30324: } DDRCbits_t;
[; ;pic18f67k40.h: 30325: extern volatile DDRCbits_t DDRCbits @ 0xF83;
[; ;pic18f67k40.h: 30370: extern volatile unsigned char TRISD @ 0xF84;
"30372
[; ;pic18f67k40.h: 30372: asm("TRISD equ 0F84h");
[; <" TRISD equ 0F84h ;# ">
[; ;pic18f67k40.h: 30375: extern volatile unsigned char DDRD @ 0xF84;
"30377
[; ;pic18f67k40.h: 30377: asm("DDRD equ 0F84h");
[; <" DDRD equ 0F84h ;# ">
[; ;pic18f67k40.h: 30380: typedef union {
[; ;pic18f67k40.h: 30381: struct {
[; ;pic18f67k40.h: 30382: unsigned TRISD0 :1;
[; ;pic18f67k40.h: 30383: unsigned TRISD1 :1;
[; ;pic18f67k40.h: 30384: unsigned TRISD2 :1;
[; ;pic18f67k40.h: 30385: unsigned TRISD3 :1;
[; ;pic18f67k40.h: 30386: unsigned TRISD4 :1;
[; ;pic18f67k40.h: 30387: unsigned TRISD5 :1;
[; ;pic18f67k40.h: 30388: unsigned TRISD6 :1;
[; ;pic18f67k40.h: 30389: unsigned TRISD7 :1;
[; ;pic18f67k40.h: 30390: };
[; ;pic18f67k40.h: 30391: } TRISDbits_t;
[; ;pic18f67k40.h: 30392: extern volatile TRISDbits_t TRISDbits @ 0xF84;
[; ;pic18f67k40.h: 30435: typedef union {
[; ;pic18f67k40.h: 30436: struct {
[; ;pic18f67k40.h: 30437: unsigned TRISD0 :1;
[; ;pic18f67k40.h: 30438: unsigned TRISD1 :1;
[; ;pic18f67k40.h: 30439: unsigned TRISD2 :1;
[; ;pic18f67k40.h: 30440: unsigned TRISD3 :1;
[; ;pic18f67k40.h: 30441: unsigned TRISD4 :1;
[; ;pic18f67k40.h: 30442: unsigned TRISD5 :1;
[; ;pic18f67k40.h: 30443: unsigned TRISD6 :1;
[; ;pic18f67k40.h: 30444: unsigned TRISD7 :1;
[; ;pic18f67k40.h: 30445: };
[; ;pic18f67k40.h: 30446: } DDRDbits_t;
[; ;pic18f67k40.h: 30447: extern volatile DDRDbits_t DDRDbits @ 0xF84;
[; ;pic18f67k40.h: 30492: extern volatile unsigned char TRISE @ 0xF85;
"30494
[; ;pic18f67k40.h: 30494: asm("TRISE equ 0F85h");
[; <" TRISE equ 0F85h ;# ">
[; ;pic18f67k40.h: 30497: extern volatile unsigned char DDRE @ 0xF85;
"30499
[; ;pic18f67k40.h: 30499: asm("DDRE equ 0F85h");
[; <" DDRE equ 0F85h ;# ">
[; ;pic18f67k40.h: 30502: typedef union {
[; ;pic18f67k40.h: 30503: struct {
[; ;pic18f67k40.h: 30504: unsigned TRISE0 :1;
[; ;pic18f67k40.h: 30505: unsigned TRISE1 :1;
[; ;pic18f67k40.h: 30506: unsigned TRISE2 :1;
[; ;pic18f67k40.h: 30507: unsigned TRISE3 :1;
[; ;pic18f67k40.h: 30508: unsigned TRISE4 :1;
[; ;pic18f67k40.h: 30509: unsigned TRISE5 :1;
[; ;pic18f67k40.h: 30510: unsigned TRISE6 :1;
[; ;pic18f67k40.h: 30511: unsigned TRISE7 :1;
[; ;pic18f67k40.h: 30512: };
[; ;pic18f67k40.h: 30513: } TRISEbits_t;
[; ;pic18f67k40.h: 30514: extern volatile TRISEbits_t TRISEbits @ 0xF85;
[; ;pic18f67k40.h: 30557: typedef union {
[; ;pic18f67k40.h: 30558: struct {
[; ;pic18f67k40.h: 30559: unsigned TRISE0 :1;
[; ;pic18f67k40.h: 30560: unsigned TRISE1 :1;
[; ;pic18f67k40.h: 30561: unsigned TRISE2 :1;
[; ;pic18f67k40.h: 30562: unsigned TRISE3 :1;
[; ;pic18f67k40.h: 30563: unsigned TRISE4 :1;
[; ;pic18f67k40.h: 30564: unsigned TRISE5 :1;
[; ;pic18f67k40.h: 30565: unsigned TRISE6 :1;
[; ;pic18f67k40.h: 30566: unsigned TRISE7 :1;
[; ;pic18f67k40.h: 30567: };
[; ;pic18f67k40.h: 30568: } DDREbits_t;
[; ;pic18f67k40.h: 30569: extern volatile DDREbits_t DDREbits @ 0xF85;
[; ;pic18f67k40.h: 30614: extern volatile unsigned char TRISF @ 0xF86;
"30616
[; ;pic18f67k40.h: 30616: asm("TRISF equ 0F86h");
[; <" TRISF equ 0F86h ;# ">
[; ;pic18f67k40.h: 30619: typedef union {
[; ;pic18f67k40.h: 30620: struct {
[; ;pic18f67k40.h: 30621: unsigned TRISF0 :1;
[; ;pic18f67k40.h: 30622: unsigned TRISF1 :1;
[; ;pic18f67k40.h: 30623: unsigned TRISF2 :1;
[; ;pic18f67k40.h: 30624: unsigned TRISF3 :1;
[; ;pic18f67k40.h: 30625: unsigned TRISF4 :1;
[; ;pic18f67k40.h: 30626: unsigned TRISF5 :1;
[; ;pic18f67k40.h: 30627: unsigned TRISF6 :1;
[; ;pic18f67k40.h: 30628: unsigned TRISF7 :1;
[; ;pic18f67k40.h: 30629: };
[; ;pic18f67k40.h: 30630: } TRISFbits_t;
[; ;pic18f67k40.h: 30631: extern volatile TRISFbits_t TRISFbits @ 0xF86;
[; ;pic18f67k40.h: 30676: extern volatile unsigned char TRISG @ 0xF87;
"30678
[; ;pic18f67k40.h: 30678: asm("TRISG equ 0F87h");
[; <" TRISG equ 0F87h ;# ">
[; ;pic18f67k40.h: 30681: typedef union {
[; ;pic18f67k40.h: 30682: struct {
[; ;pic18f67k40.h: 30683: unsigned TRISG0 :1;
[; ;pic18f67k40.h: 30684: unsigned TRISG1 :1;
[; ;pic18f67k40.h: 30685: unsigned TRISG2 :1;
[; ;pic18f67k40.h: 30686: unsigned TRISG3 :1;
[; ;pic18f67k40.h: 30687: unsigned TRISG4 :1;
[; ;pic18f67k40.h: 30688: unsigned :1;
[; ;pic18f67k40.h: 30689: unsigned TRISG6 :1;
[; ;pic18f67k40.h: 30690: unsigned TRISG7 :1;
[; ;pic18f67k40.h: 30691: };
[; ;pic18f67k40.h: 30692: } TRISGbits_t;
[; ;pic18f67k40.h: 30693: extern volatile TRISGbits_t TRISGbits @ 0xF87;
[; ;pic18f67k40.h: 30733: extern volatile unsigned char TRISH @ 0xF88;
"30735
[; ;pic18f67k40.h: 30735: asm("TRISH equ 0F88h");
[; <" TRISH equ 0F88h ;# ">
[; ;pic18f67k40.h: 30738: typedef union {
[; ;pic18f67k40.h: 30739: struct {
[; ;pic18f67k40.h: 30740: unsigned TRISH0 :1;
[; ;pic18f67k40.h: 30741: unsigned TRISH1 :1;
[; ;pic18f67k40.h: 30742: unsigned TRISH2 :1;
[; ;pic18f67k40.h: 30743: unsigned TRISH3 :1;
[; ;pic18f67k40.h: 30744: };
[; ;pic18f67k40.h: 30745: } TRISHbits_t;
[; ;pic18f67k40.h: 30746: extern volatile TRISHbits_t TRISHbits @ 0xF88;
[; ;pic18f67k40.h: 30771: extern volatile unsigned char PORTA @ 0xF89;
"30773
[; ;pic18f67k40.h: 30773: asm("PORTA equ 0F89h");
[; <" PORTA equ 0F89h ;# ">
[; ;pic18f67k40.h: 30776: typedef union {
[; ;pic18f67k40.h: 30777: struct {
[; ;pic18f67k40.h: 30778: unsigned RA0 :1;
[; ;pic18f67k40.h: 30779: unsigned RA1 :1;
[; ;pic18f67k40.h: 30780: unsigned RA2 :1;
[; ;pic18f67k40.h: 30781: unsigned RA3 :1;
[; ;pic18f67k40.h: 30782: unsigned RA4 :1;
[; ;pic18f67k40.h: 30783: unsigned RA5 :1;
[; ;pic18f67k40.h: 30784: unsigned RA6 :1;
[; ;pic18f67k40.h: 30785: unsigned RA7 :1;
[; ;pic18f67k40.h: 30786: };
[; ;pic18f67k40.h: 30787: struct {
[; ;pic18f67k40.h: 30788: unsigned ULPWUIN :1;
[; ;pic18f67k40.h: 30789: unsigned :4;
[; ;pic18f67k40.h: 30790: unsigned LVDIN :1;
[; ;pic18f67k40.h: 30791: unsigned :1;
[; ;pic18f67k40.h: 30792: unsigned RJPU :1;
[; ;pic18f67k40.h: 30793: };
[; ;pic18f67k40.h: 30794: } PORTAbits_t;
[; ;pic18f67k40.h: 30795: extern volatile PORTAbits_t PORTAbits @ 0xF89;
[; ;pic18f67k40.h: 30855: extern volatile unsigned char PORTB @ 0xF8A;
"30857
[; ;pic18f67k40.h: 30857: asm("PORTB equ 0F8Ah");
[; <" PORTB equ 0F8Ah ;# ">
[; ;pic18f67k40.h: 30860: typedef union {
[; ;pic18f67k40.h: 30861: struct {
[; ;pic18f67k40.h: 30862: unsigned RB0 :1;
[; ;pic18f67k40.h: 30863: unsigned RB1 :1;
[; ;pic18f67k40.h: 30864: unsigned RB2 :1;
[; ;pic18f67k40.h: 30865: unsigned RB3 :1;
[; ;pic18f67k40.h: 30866: unsigned RB4 :1;
[; ;pic18f67k40.h: 30867: unsigned RB5 :1;
[; ;pic18f67k40.h: 30868: unsigned RB6 :1;
[; ;pic18f67k40.h: 30869: unsigned RB7 :1;
[; ;pic18f67k40.h: 30870: };
[; ;pic18f67k40.h: 30871: struct {
[; ;pic18f67k40.h: 30872: unsigned :3;
[; ;pic18f67k40.h: 30873: unsigned CCP2_PA2 :1;
[; ;pic18f67k40.h: 30874: };
[; ;pic18f67k40.h: 30875: } PORTBbits_t;
[; ;pic18f67k40.h: 30876: extern volatile PORTBbits_t PORTBbits @ 0xF8A;
[; ;pic18f67k40.h: 30926: extern volatile unsigned char PORTC @ 0xF8B;
"30928
[; ;pic18f67k40.h: 30928: asm("PORTC equ 0F8Bh");
[; <" PORTC equ 0F8Bh ;# ">
[; ;pic18f67k40.h: 30931: typedef union {
[; ;pic18f67k40.h: 30932: struct {
[; ;pic18f67k40.h: 30933: unsigned RC0 :1;
[; ;pic18f67k40.h: 30934: unsigned RC1 :1;
[; ;pic18f67k40.h: 30935: unsigned RC2 :1;
[; ;pic18f67k40.h: 30936: unsigned RC3 :1;
[; ;pic18f67k40.h: 30937: unsigned RC4 :1;
[; ;pic18f67k40.h: 30938: unsigned RC5 :1;
[; ;pic18f67k40.h: 30939: unsigned RC6 :1;
[; ;pic18f67k40.h: 30940: unsigned RC7 :1;
[; ;pic18f67k40.h: 30941: };
[; ;pic18f67k40.h: 30942: struct {
[; ;pic18f67k40.h: 30943: unsigned :1;
[; ;pic18f67k40.h: 30944: unsigned CCP2 :1;
[; ;pic18f67k40.h: 30945: unsigned PA1 :1;
[; ;pic18f67k40.h: 30946: };
[; ;pic18f67k40.h: 30947: struct {
[; ;pic18f67k40.h: 30948: unsigned :1;
[; ;pic18f67k40.h: 30949: unsigned PA2 :1;
[; ;pic18f67k40.h: 30950: };
[; ;pic18f67k40.h: 30951: } PORTCbits_t;
[; ;pic18f67k40.h: 30952: extern volatile PORTCbits_t PORTCbits @ 0xF8B;
[; ;pic18f67k40.h: 31012: extern volatile unsigned char PORTD @ 0xF8C;
"31014
[; ;pic18f67k40.h: 31014: asm("PORTD equ 0F8Ch");
[; <" PORTD equ 0F8Ch ;# ">
[; ;pic18f67k40.h: 31017: typedef union {
[; ;pic18f67k40.h: 31018: struct {
[; ;pic18f67k40.h: 31019: unsigned RD0 :1;
[; ;pic18f67k40.h: 31020: unsigned RD1 :1;
[; ;pic18f67k40.h: 31021: unsigned RD2 :1;
[; ;pic18f67k40.h: 31022: unsigned RD3 :1;
[; ;pic18f67k40.h: 31023: unsigned RD4 :1;
[; ;pic18f67k40.h: 31024: unsigned RD5 :1;
[; ;pic18f67k40.h: 31025: unsigned RD6 :1;
[; ;pic18f67k40.h: 31026: unsigned RD7 :1;
[; ;pic18f67k40.h: 31027: };
[; ;pic18f67k40.h: 31028: struct {
[; ;pic18f67k40.h: 31029: unsigned :7;
[; ;pic18f67k40.h: 31030: unsigned SS2 :1;
[; ;pic18f67k40.h: 31031: };
[; ;pic18f67k40.h: 31032: } PORTDbits_t;
[; ;pic18f67k40.h: 31033: extern volatile PORTDbits_t PORTDbits @ 0xF8C;
[; ;pic18f67k40.h: 31083: extern volatile unsigned char PORTE @ 0xF8D;
"31085
[; ;pic18f67k40.h: 31085: asm("PORTE equ 0F8Dh");
[; <" PORTE equ 0F8Dh ;# ">
[; ;pic18f67k40.h: 31088: typedef union {
[; ;pic18f67k40.h: 31089: struct {
[; ;pic18f67k40.h: 31090: unsigned RE0 :1;
[; ;pic18f67k40.h: 31091: unsigned RE1 :1;
[; ;pic18f67k40.h: 31092: unsigned RE2 :1;
[; ;pic18f67k40.h: 31093: unsigned RE3 :1;
[; ;pic18f67k40.h: 31094: unsigned RE4 :1;
[; ;pic18f67k40.h: 31095: unsigned RE5 :1;
[; ;pic18f67k40.h: 31096: unsigned RE6 :1;
[; ;pic18f67k40.h: 31097: unsigned RE7 :1;
[; ;pic18f67k40.h: 31098: };
[; ;pic18f67k40.h: 31099: struct {
[; ;pic18f67k40.h: 31100: unsigned PD2 :1;
[; ;pic18f67k40.h: 31101: unsigned PC2 :1;
[; ;pic18f67k40.h: 31102: unsigned CCP10 :1;
[; ;pic18f67k40.h: 31103: unsigned CCP9E :1;
[; ;pic18f67k40.h: 31104: unsigned CCP8E :1;
[; ;pic18f67k40.h: 31105: unsigned CCP7E :1;
[; ;pic18f67k40.h: 31106: unsigned CCP6E :1;
[; ;pic18f67k40.h: 31107: unsigned CCP2E :1;
[; ;pic18f67k40.h: 31108: };
[; ;pic18f67k40.h: 31109: struct {
[; ;pic18f67k40.h: 31110: unsigned RDE :1;
[; ;pic18f67k40.h: 31111: unsigned WRE :1;
[; ;pic18f67k40.h: 31112: unsigned CS :1;
[; ;pic18f67k40.h: 31113: unsigned PC3E :1;
[; ;pic18f67k40.h: 31114: unsigned PB3E :1;
[; ;pic18f67k40.h: 31115: unsigned PC1E :1;
[; ;pic18f67k40.h: 31116: unsigned PB1E :1;
[; ;pic18f67k40.h: 31117: unsigned PA2E :1;
[; ;pic18f67k40.h: 31118: };
[; ;pic18f67k40.h: 31119: struct {
[; ;pic18f67k40.h: 31120: unsigned :2;
[; ;pic18f67k40.h: 31121: unsigned PB2 :1;
[; ;pic18f67k40.h: 31122: };
[; ;pic18f67k40.h: 31123: } PORTEbits_t;
[; ;pic18f67k40.h: 31124: extern volatile PORTEbits_t PORTEbits @ 0xF8D;
[; ;pic18f67k40.h: 31254: extern volatile unsigned char PORTF @ 0xF8E;
"31256
[; ;pic18f67k40.h: 31256: asm("PORTF equ 0F8Eh");
[; <" PORTF equ 0F8Eh ;# ">
[; ;pic18f67k40.h: 31259: typedef union {
[; ;pic18f67k40.h: 31260: struct {
[; ;pic18f67k40.h: 31261: unsigned RF0 :1;
[; ;pic18f67k40.h: 31262: unsigned RF1 :1;
[; ;pic18f67k40.h: 31263: unsigned RF2 :1;
[; ;pic18f67k40.h: 31264: unsigned RF3 :1;
[; ;pic18f67k40.h: 31265: unsigned RF4 :1;
[; ;pic18f67k40.h: 31266: unsigned RF5 :1;
[; ;pic18f67k40.h: 31267: unsigned RF6 :1;
[; ;pic18f67k40.h: 31268: unsigned RF7 :1;
[; ;pic18f67k40.h: 31269: };
[; ;pic18f67k40.h: 31270: struct {
[; ;pic18f67k40.h: 31271: unsigned :1;
[; ;pic18f67k40.h: 31272: unsigned C2OUTF :1;
[; ;pic18f67k40.h: 31273: unsigned C1OUTF :1;
[; ;pic18f67k40.h: 31274: };
[; ;pic18f67k40.h: 31275: } PORTFbits_t;
[; ;pic18f67k40.h: 31276: extern volatile PORTFbits_t PORTFbits @ 0xF8E;
[; ;pic18f67k40.h: 31331: extern volatile unsigned char PORTG @ 0xF8F;
"31333
[; ;pic18f67k40.h: 31333: asm("PORTG equ 0F8Fh");
[; <" PORTG equ 0F8Fh ;# ">
[; ;pic18f67k40.h: 31336: typedef union {
[; ;pic18f67k40.h: 31337: struct {
[; ;pic18f67k40.h: 31338: unsigned RG0 :1;
[; ;pic18f67k40.h: 31339: unsigned RG1 :1;
[; ;pic18f67k40.h: 31340: unsigned RG2 :1;
[; ;pic18f67k40.h: 31341: unsigned RG3 :1;
[; ;pic18f67k40.h: 31342: unsigned RG4 :1;
[; ;pic18f67k40.h: 31343: unsigned RG5 :1;
[; ;pic18f67k40.h: 31344: unsigned RG6 :1;
[; ;pic18f67k40.h: 31345: unsigned RG7 :1;
[; ;pic18f67k40.h: 31346: };
[; ;pic18f67k40.h: 31347: struct {
[; ;pic18f67k40.h: 31348: unsigned :1;
[; ;pic18f67k40.h: 31349: unsigned C3OUTG :1;
[; ;pic18f67k40.h: 31350: unsigned :3;
[; ;pic18f67k40.h: 31351: unsigned RJPU :1;
[; ;pic18f67k40.h: 31352: };
[; ;pic18f67k40.h: 31353: } PORTGbits_t;
[; ;pic18f67k40.h: 31354: extern volatile PORTGbits_t PORTGbits @ 0xF8F;
[; ;pic18f67k40.h: 31409: extern volatile unsigned char PORTH @ 0xF90;
"31411
[; ;pic18f67k40.h: 31411: asm("PORTH equ 0F90h");
[; <" PORTH equ 0F90h ;# ">
[; ;pic18f67k40.h: 31414: typedef union {
[; ;pic18f67k40.h: 31415: struct {
[; ;pic18f67k40.h: 31416: unsigned RH0 :1;
[; ;pic18f67k40.h: 31417: unsigned RH1 :1;
[; ;pic18f67k40.h: 31418: unsigned RH2 :1;
[; ;pic18f67k40.h: 31419: unsigned RH3 :1;
[; ;pic18f67k40.h: 31420: };
[; ;pic18f67k40.h: 31421: } PORTHbits_t;
[; ;pic18f67k40.h: 31422: extern volatile PORTHbits_t PORTHbits @ 0xF90;
[; ;pic18f67k40.h: 31447: extern volatile unsigned char SSP1BUF @ 0xF91;
"31449
[; ;pic18f67k40.h: 31449: asm("SSP1BUF equ 0F91h");
[; <" SSP1BUF equ 0F91h ;# ">
[; ;pic18f67k40.h: 31452: typedef union {
[; ;pic18f67k40.h: 31453: struct {
[; ;pic18f67k40.h: 31454: unsigned SSPBUF :8;
[; ;pic18f67k40.h: 31455: };
[; ;pic18f67k40.h: 31456: } SSP1BUFbits_t;
[; ;pic18f67k40.h: 31457: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0xF91;
[; ;pic18f67k40.h: 31467: extern volatile unsigned char SSP1ADD @ 0xF92;
"31469
[; ;pic18f67k40.h: 31469: asm("SSP1ADD equ 0F92h");
[; <" SSP1ADD equ 0F92h ;# ">
[; ;pic18f67k40.h: 31472: typedef union {
[; ;pic18f67k40.h: 31473: struct {
[; ;pic18f67k40.h: 31474: unsigned SSPADD :8;
[; ;pic18f67k40.h: 31475: };
[; ;pic18f67k40.h: 31476: struct {
[; ;pic18f67k40.h: 31477: unsigned MSK0 :1;
[; ;pic18f67k40.h: 31478: unsigned MSK1 :1;
[; ;pic18f67k40.h: 31479: unsigned MSK2 :1;
[; ;pic18f67k40.h: 31480: unsigned MSK3 :1;
[; ;pic18f67k40.h: 31481: unsigned MSK4 :1;
[; ;pic18f67k40.h: 31482: unsigned MSK5 :1;
[; ;pic18f67k40.h: 31483: unsigned MSK6 :1;
[; ;pic18f67k40.h: 31484: unsigned MSK7 :1;
[; ;pic18f67k40.h: 31485: };
[; ;pic18f67k40.h: 31486: struct {
[; ;pic18f67k40.h: 31487: unsigned MSK01 :1;
[; ;pic18f67k40.h: 31488: unsigned MSK11 :1;
[; ;pic18f67k40.h: 31489: unsigned MSK21 :1;
[; ;pic18f67k40.h: 31490: unsigned MSK31 :1;
[; ;pic18f67k40.h: 31491: unsigned MSK41 :1;
[; ;pic18f67k40.h: 31492: unsigned MSK51 :1;
[; ;pic18f67k40.h: 31493: unsigned MSK61 :1;
[; ;pic18f67k40.h: 31494: unsigned MSK71 :1;
[; ;pic18f67k40.h: 31495: };
[; ;pic18f67k40.h: 31496: } SSP1ADDbits_t;
[; ;pic18f67k40.h: 31497: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0xF92;
[; ;pic18f67k40.h: 31587: extern volatile unsigned char SSP1MSK @ 0xF93;
"31589
[; ;pic18f67k40.h: 31589: asm("SSP1MSK equ 0F93h");
[; <" SSP1MSK equ 0F93h ;# ">
[; ;pic18f67k40.h: 31592: typedef union {
[; ;pic18f67k40.h: 31593: struct {
[; ;pic18f67k40.h: 31594: unsigned SSPMSK :8;
[; ;pic18f67k40.h: 31595: };
[; ;pic18f67k40.h: 31596: struct {
[; ;pic18f67k40.h: 31597: unsigned MSK0 :1;
[; ;pic18f67k40.h: 31598: unsigned MSK1 :1;
[; ;pic18f67k40.h: 31599: unsigned MSK2 :1;
[; ;pic18f67k40.h: 31600: unsigned MSK3 :1;
[; ;pic18f67k40.h: 31601: unsigned MSK4 :1;
[; ;pic18f67k40.h: 31602: unsigned MSK5 :1;
[; ;pic18f67k40.h: 31603: unsigned MSK6 :1;
[; ;pic18f67k40.h: 31604: unsigned MSK7 :1;
[; ;pic18f67k40.h: 31605: };
[; ;pic18f67k40.h: 31606: } SSP1MSKbits_t;
[; ;pic18f67k40.h: 31607: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0xF93;
[; ;pic18f67k40.h: 31657: extern volatile unsigned char SSP1STAT @ 0xF94;
"31659
[; ;pic18f67k40.h: 31659: asm("SSP1STAT equ 0F94h");
[; <" SSP1STAT equ 0F94h ;# ">
[; ;pic18f67k40.h: 31662: typedef union {
[; ;pic18f67k40.h: 31663: struct {
[; ;pic18f67k40.h: 31664: unsigned :2;
[; ;pic18f67k40.h: 31665: unsigned R_NOT_W :1;
[; ;pic18f67k40.h: 31666: };
[; ;pic18f67k40.h: 31667: struct {
[; ;pic18f67k40.h: 31668: unsigned :5;
[; ;pic18f67k40.h: 31669: unsigned D_NOT_A :1;
[; ;pic18f67k40.h: 31670: };
[; ;pic18f67k40.h: 31671: struct {
[; ;pic18f67k40.h: 31672: unsigned BF :1;
[; ;pic18f67k40.h: 31673: unsigned UA :1;
[; ;pic18f67k40.h: 31674: unsigned R_nW :1;
[; ;pic18f67k40.h: 31675: unsigned S :1;
[; ;pic18f67k40.h: 31676: unsigned P :1;
[; ;pic18f67k40.h: 31677: unsigned D_nA :1;
[; ;pic18f67k40.h: 31678: unsigned CKE :1;
[; ;pic18f67k40.h: 31679: unsigned SMP :1;
[; ;pic18f67k40.h: 31680: };
[; ;pic18f67k40.h: 31681: struct {
[; ;pic18f67k40.h: 31682: unsigned :2;
[; ;pic18f67k40.h: 31683: unsigned R_W :1;
[; ;pic18f67k40.h: 31684: unsigned :2;
[; ;pic18f67k40.h: 31685: unsigned D_A :1;
[; ;pic18f67k40.h: 31686: };
[; ;pic18f67k40.h: 31687: struct {
[; ;pic18f67k40.h: 31688: unsigned :2;
[; ;pic18f67k40.h: 31689: unsigned nW :1;
[; ;pic18f67k40.h: 31690: unsigned :2;
[; ;pic18f67k40.h: 31691: unsigned nA :1;
[; ;pic18f67k40.h: 31692: };
[; ;pic18f67k40.h: 31693: struct {
[; ;pic18f67k40.h: 31694: unsigned :2;
[; ;pic18f67k40.h: 31695: unsigned NOT_WRITE :1;
[; ;pic18f67k40.h: 31696: };
[; ;pic18f67k40.h: 31697: struct {
[; ;pic18f67k40.h: 31698: unsigned :5;
[; ;pic18f67k40.h: 31699: unsigned NOT_ADDRESS :1;
[; ;pic18f67k40.h: 31700: };
[; ;pic18f67k40.h: 31701: struct {
[; ;pic18f67k40.h: 31702: unsigned :2;
[; ;pic18f67k40.h: 31703: unsigned nWRITE :1;
[; ;pic18f67k40.h: 31704: unsigned :2;
[; ;pic18f67k40.h: 31705: unsigned nADDRESS :1;
[; ;pic18f67k40.h: 31706: };
[; ;pic18f67k40.h: 31707: struct {
[; ;pic18f67k40.h: 31708: unsigned :2;
[; ;pic18f67k40.h: 31709: unsigned READ_WRITE :1;
[; ;pic18f67k40.h: 31710: unsigned :2;
[; ;pic18f67k40.h: 31711: unsigned DATA_ADDRESS :1;
[; ;pic18f67k40.h: 31712: };
[; ;pic18f67k40.h: 31713: struct {
[; ;pic18f67k40.h: 31714: unsigned :2;
[; ;pic18f67k40.h: 31715: unsigned I2C_READ :1;
[; ;pic18f67k40.h: 31716: unsigned I2C_START :1;
[; ;pic18f67k40.h: 31717: unsigned I2C_STOP :1;
[; ;pic18f67k40.h: 31718: unsigned I2C_DAT :1;
[; ;pic18f67k40.h: 31719: };
[; ;pic18f67k40.h: 31720: struct {
[; ;pic18f67k40.h: 31721: unsigned BF1 :1;
[; ;pic18f67k40.h: 31722: unsigned UA1 :1;
[; ;pic18f67k40.h: 31723: unsigned R :1;
[; ;pic18f67k40.h: 31724: unsigned START :1;
[; ;pic18f67k40.h: 31725: unsigned STOP :1;
[; ;pic18f67k40.h: 31726: unsigned D :1;
[; ;pic18f67k40.h: 31727: unsigned CKE1 :1;
[; ;pic18f67k40.h: 31728: unsigned SMP1 :1;
[; ;pic18f67k40.h: 31729: };
[; ;pic18f67k40.h: 31730: struct {
[; ;pic18f67k40.h: 31731: unsigned :2;
[; ;pic18f67k40.h: 31732: unsigned RW :1;
[; ;pic18f67k40.h: 31733: unsigned START1 :1;
[; ;pic18f67k40.h: 31734: unsigned STOP1 :1;
[; ;pic18f67k40.h: 31735: unsigned DA :1;
[; ;pic18f67k40.h: 31736: };
[; ;pic18f67k40.h: 31737: struct {
[; ;pic18f67k40.h: 31738: unsigned :2;
[; ;pic18f67k40.h: 31739: unsigned RW1 :1;
[; ;pic18f67k40.h: 31740: unsigned I2C_START1 :1;
[; ;pic18f67k40.h: 31741: unsigned I2C_STOP2 :1;
[; ;pic18f67k40.h: 31742: unsigned DA1 :1;
[; ;pic18f67k40.h: 31743: };
[; ;pic18f67k40.h: 31744: struct {
[; ;pic18f67k40.h: 31745: unsigned :2;
[; ;pic18f67k40.h: 31746: unsigned I2C_READ1 :1;
[; ;pic18f67k40.h: 31747: unsigned S2 :1;
[; ;pic18f67k40.h: 31748: unsigned P2 :1;
[; ;pic18f67k40.h: 31749: unsigned DATA_ADDRESS1 :1;
[; ;pic18f67k40.h: 31750: };
[; ;pic18f67k40.h: 31751: struct {
[; ;pic18f67k40.h: 31752: unsigned :2;
[; ;pic18f67k40.h: 31753: unsigned READ_WRITE1 :1;
[; ;pic18f67k40.h: 31754: unsigned :2;
[; ;pic18f67k40.h: 31755: unsigned D_A1 :1;
[; ;pic18f67k40.h: 31756: };
[; ;pic18f67k40.h: 31757: struct {
[; ;pic18f67k40.h: 31758: unsigned :5;
[; ;pic18f67k40.h: 31759: unsigned D_NOT_A1 :1;
[; ;pic18f67k40.h: 31760: };
[; ;pic18f67k40.h: 31761: struct {
[; ;pic18f67k40.h: 31762: unsigned :2;
[; ;pic18f67k40.h: 31763: unsigned R_W1 :1;
[; ;pic18f67k40.h: 31764: unsigned :2;
[; ;pic18f67k40.h: 31765: unsigned D_nA1 :1;
[; ;pic18f67k40.h: 31766: };
[; ;pic18f67k40.h: 31767: struct {
[; ;pic18f67k40.h: 31768: unsigned :2;
[; ;pic18f67k40.h: 31769: unsigned R_NOT_W1 :1;
[; ;pic18f67k40.h: 31770: };
[; ;pic18f67k40.h: 31771: struct {
[; ;pic18f67k40.h: 31772: unsigned :2;
[; ;pic18f67k40.h: 31773: unsigned R_nW1 :1;
[; ;pic18f67k40.h: 31774: unsigned :2;
[; ;pic18f67k40.h: 31775: unsigned I2C_DAT1 :1;
[; ;pic18f67k40.h: 31776: };
[; ;pic18f67k40.h: 31777: struct {
[; ;pic18f67k40.h: 31778: unsigned :2;
[; ;pic18f67k40.h: 31779: unsigned NOT_W2 :1;
[; ;pic18f67k40.h: 31780: };
[; ;pic18f67k40.h: 31781: struct {
[; ;pic18f67k40.h: 31782: unsigned :5;
[; ;pic18f67k40.h: 31783: unsigned NOT_A2 :1;
[; ;pic18f67k40.h: 31784: };
[; ;pic18f67k40.h: 31785: struct {
[; ;pic18f67k40.h: 31786: unsigned :2;
[; ;pic18f67k40.h: 31787: unsigned nW2 :1;
[; ;pic18f67k40.h: 31788: unsigned :2;
[; ;pic18f67k40.h: 31789: unsigned nA2 :1;
[; ;pic18f67k40.h: 31790: };
[; ;pic18f67k40.h: 31791: struct {
[; ;pic18f67k40.h: 31792: unsigned :2;
[; ;pic18f67k40.h: 31793: unsigned NOT_WRITE1 :1;
[; ;pic18f67k40.h: 31794: };
[; ;pic18f67k40.h: 31795: struct {
[; ;pic18f67k40.h: 31796: unsigned :5;
[; ;pic18f67k40.h: 31797: unsigned NOT_ADDRESS1 :1;
[; ;pic18f67k40.h: 31798: };
[; ;pic18f67k40.h: 31799: struct {
[; ;pic18f67k40.h: 31800: unsigned :2;
[; ;pic18f67k40.h: 31801: unsigned nWRITE1 :1;
[; ;pic18f67k40.h: 31802: unsigned :2;
[; ;pic18f67k40.h: 31803: unsigned nADDRESS1 :1;
[; ;pic18f67k40.h: 31804: };
[; ;pic18f67k40.h: 31805: } SSP1STATbits_t;
[; ;pic18f67k40.h: 31806: extern volatile SSP1STATbits_t SSP1STATbits @ 0xF94;
[; ;pic18f67k40.h: 32111: extern volatile unsigned char SSP1CON1 @ 0xF95;
"32113
[; ;pic18f67k40.h: 32113: asm("SSP1CON1 equ 0F95h");
[; <" SSP1CON1 equ 0F95h ;# ">
[; ;pic18f67k40.h: 32116: typedef union {
[; ;pic18f67k40.h: 32117: struct {
[; ;pic18f67k40.h: 32118: unsigned SSPM :4;
[; ;pic18f67k40.h: 32119: unsigned CKP :1;
[; ;pic18f67k40.h: 32120: unsigned SSPEN :1;
[; ;pic18f67k40.h: 32121: unsigned SSPOV :1;
[; ;pic18f67k40.h: 32122: unsigned WCOL :1;
[; ;pic18f67k40.h: 32123: };
[; ;pic18f67k40.h: 32124: struct {
[; ;pic18f67k40.h: 32125: unsigned SSPM0 :1;
[; ;pic18f67k40.h: 32126: unsigned SSPM1 :1;
[; ;pic18f67k40.h: 32127: unsigned SSPM2 :1;
[; ;pic18f67k40.h: 32128: unsigned SSPM3 :1;
[; ;pic18f67k40.h: 32129: };
[; ;pic18f67k40.h: 32130: struct {
[; ;pic18f67k40.h: 32131: unsigned SSPM01 :1;
[; ;pic18f67k40.h: 32132: unsigned SSPM11 :1;
[; ;pic18f67k40.h: 32133: unsigned SSPM21 :1;
[; ;pic18f67k40.h: 32134: unsigned SSPM31 :1;
[; ;pic18f67k40.h: 32135: unsigned CKP1 :1;
[; ;pic18f67k40.h: 32136: unsigned SSPEN1 :1;
[; ;pic18f67k40.h: 32137: unsigned SSPOV1 :1;
[; ;pic18f67k40.h: 32138: unsigned WCOL1 :1;
[; ;pic18f67k40.h: 32139: };
[; ;pic18f67k40.h: 32140: } SSP1CON1bits_t;
[; ;pic18f67k40.h: 32141: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0xF95;
[; ;pic18f67k40.h: 32231: extern volatile unsigned char SSP1CON2 @ 0xF96;
"32233
[; ;pic18f67k40.h: 32233: asm("SSP1CON2 equ 0F96h");
[; <" SSP1CON2 equ 0F96h ;# ">
[; ;pic18f67k40.h: 32236: typedef union {
[; ;pic18f67k40.h: 32237: struct {
[; ;pic18f67k40.h: 32238: unsigned SEN :1;
[; ;pic18f67k40.h: 32239: unsigned RSEN :1;
[; ;pic18f67k40.h: 32240: unsigned PEN :1;
[; ;pic18f67k40.h: 32241: unsigned RCEN :1;
[; ;pic18f67k40.h: 32242: unsigned ACKEN :1;
[; ;pic18f67k40.h: 32243: unsigned ACKDT :1;
[; ;pic18f67k40.h: 32244: unsigned ACKSTAT :1;
[; ;pic18f67k40.h: 32245: unsigned GCEN :1;
[; ;pic18f67k40.h: 32246: };
[; ;pic18f67k40.h: 32247: struct {
[; ;pic18f67k40.h: 32248: unsigned :1;
[; ;pic18f67k40.h: 32249: unsigned ADMSK :5;
[; ;pic18f67k40.h: 32250: };
[; ;pic18f67k40.h: 32251: struct {
[; ;pic18f67k40.h: 32252: unsigned :1;
[; ;pic18f67k40.h: 32253: unsigned ADMSK1 :1;
[; ;pic18f67k40.h: 32254: unsigned ADMSK2 :1;
[; ;pic18f67k40.h: 32255: unsigned ADMSK3 :1;
[; ;pic18f67k40.h: 32256: unsigned ADMSK4 :1;
[; ;pic18f67k40.h: 32257: unsigned ADMSK5 :1;
[; ;pic18f67k40.h: 32258: };
[; ;pic18f67k40.h: 32259: struct {
[; ;pic18f67k40.h: 32260: unsigned SEN1 :1;
[; ;pic18f67k40.h: 32261: unsigned ADMSK11 :1;
[; ;pic18f67k40.h: 32262: unsigned ADMSK21 :1;
[; ;pic18f67k40.h: 32263: unsigned ADMSK31 :1;
[; ;pic18f67k40.h: 32264: unsigned ACKEN1 :1;
[; ;pic18f67k40.h: 32265: unsigned ACKDT1 :1;
[; ;pic18f67k40.h: 32266: unsigned ACKSTAT1 :1;
[; ;pic18f67k40.h: 32267: unsigned GCEN1 :1;
[; ;pic18f67k40.h: 32268: };
[; ;pic18f67k40.h: 32269: struct {
[; ;pic18f67k40.h: 32270: unsigned :1;
[; ;pic18f67k40.h: 32271: unsigned RSEN1 :1;
[; ;pic18f67k40.h: 32272: unsigned PEN1 :1;
[; ;pic18f67k40.h: 32273: unsigned RCEN1 :1;
[; ;pic18f67k40.h: 32274: unsigned ADMSK41 :1;
[; ;pic18f67k40.h: 32275: unsigned ADMSK51 :1;
[; ;pic18f67k40.h: 32276: };
[; ;pic18f67k40.h: 32277: } SSP1CON2bits_t;
[; ;pic18f67k40.h: 32278: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0xF96;
[; ;pic18f67k40.h: 32418: extern volatile unsigned char SSP1CON3 @ 0xF97;
"32420
[; ;pic18f67k40.h: 32420: asm("SSP1CON3 equ 0F97h");
[; <" SSP1CON3 equ 0F97h ;# ">
[; ;pic18f67k40.h: 32423: typedef union {
[; ;pic18f67k40.h: 32424: struct {
[; ;pic18f67k40.h: 32425: unsigned DHEN :1;
[; ;pic18f67k40.h: 32426: unsigned AHEN :1;
[; ;pic18f67k40.h: 32427: unsigned SBCDE :1;
[; ;pic18f67k40.h: 32428: unsigned SDAHT :1;
[; ;pic18f67k40.h: 32429: unsigned BOEN :1;
[; ;pic18f67k40.h: 32430: unsigned SCIE :1;
[; ;pic18f67k40.h: 32431: unsigned PCIE :1;
[; ;pic18f67k40.h: 32432: unsigned ACKTIM :1;
[; ;pic18f67k40.h: 32433: };
[; ;pic18f67k40.h: 32434: } SSP1CON3bits_t;
[; ;pic18f67k40.h: 32435: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0xF97;
[; ;pic18f67k40.h: 32480: extern volatile unsigned char RC1REG @ 0xF98;
"32482
[; ;pic18f67k40.h: 32482: asm("RC1REG equ 0F98h");
[; <" RC1REG equ 0F98h ;# ">
[; ;pic18f67k40.h: 32485: extern volatile unsigned char RCREG1 @ 0xF98;
"32487
[; ;pic18f67k40.h: 32487: asm("RCREG1 equ 0F98h");
[; <" RCREG1 equ 0F98h ;# ">
[; ;pic18f67k40.h: 32490: typedef union {
[; ;pic18f67k40.h: 32491: struct {
[; ;pic18f67k40.h: 32492: unsigned RC1REG :8;
[; ;pic18f67k40.h: 32493: };
[; ;pic18f67k40.h: 32494: } RC1REGbits_t;
[; ;pic18f67k40.h: 32495: extern volatile RC1REGbits_t RC1REGbits @ 0xF98;
[; ;pic18f67k40.h: 32503: typedef union {
[; ;pic18f67k40.h: 32504: struct {
[; ;pic18f67k40.h: 32505: unsigned RC1REG :8;
[; ;pic18f67k40.h: 32506: };
[; ;pic18f67k40.h: 32507: } RCREG1bits_t;
[; ;pic18f67k40.h: 32508: extern volatile RCREG1bits_t RCREG1bits @ 0xF98;
[; ;pic18f67k40.h: 32518: extern volatile unsigned char TX1REG @ 0xF99;
"32520
[; ;pic18f67k40.h: 32520: asm("TX1REG equ 0F99h");
[; <" TX1REG equ 0F99h ;# ">
[; ;pic18f67k40.h: 32523: extern volatile unsigned char TXREG1 @ 0xF99;
"32525
[; ;pic18f67k40.h: 32525: asm("TXREG1 equ 0F99h");
[; <" TXREG1 equ 0F99h ;# ">
[; ;pic18f67k40.h: 32528: typedef union {
[; ;pic18f67k40.h: 32529: struct {
[; ;pic18f67k40.h: 32530: unsigned TX1REG :8;
[; ;pic18f67k40.h: 32531: };
[; ;pic18f67k40.h: 32532: } TX1REGbits_t;
[; ;pic18f67k40.h: 32533: extern volatile TX1REGbits_t TX1REGbits @ 0xF99;
[; ;pic18f67k40.h: 32541: typedef union {
[; ;pic18f67k40.h: 32542: struct {
[; ;pic18f67k40.h: 32543: unsigned TX1REG :8;
[; ;pic18f67k40.h: 32544: };
[; ;pic18f67k40.h: 32545: } TXREG1bits_t;
[; ;pic18f67k40.h: 32546: extern volatile TXREG1bits_t TXREG1bits @ 0xF99;
[; ;pic18f67k40.h: 32556: extern volatile unsigned short SP1BRG @ 0xF9A;
"32558
[; ;pic18f67k40.h: 32558: asm("SP1BRG equ 0F9Ah");
[; <" SP1BRG equ 0F9Ah ;# ">
[; ;pic18f67k40.h: 32563: extern volatile unsigned char SP1BRGL @ 0xF9A;
"32565
[; ;pic18f67k40.h: 32565: asm("SP1BRGL equ 0F9Ah");
[; <" SP1BRGL equ 0F9Ah ;# ">
[; ;pic18f67k40.h: 32568: extern volatile unsigned char SPBRG1 @ 0xF9A;
"32570
[; ;pic18f67k40.h: 32570: asm("SPBRG1 equ 0F9Ah");
[; <" SPBRG1 equ 0F9Ah ;# ">
[; ;pic18f67k40.h: 32573: typedef union {
[; ;pic18f67k40.h: 32574: struct {
[; ;pic18f67k40.h: 32575: unsigned SP1BRGL :8;
[; ;pic18f67k40.h: 32576: };
[; ;pic18f67k40.h: 32577: } SP1BRGLbits_t;
[; ;pic18f67k40.h: 32578: extern volatile SP1BRGLbits_t SP1BRGLbits @ 0xF9A;
[; ;pic18f67k40.h: 32586: typedef union {
[; ;pic18f67k40.h: 32587: struct {
[; ;pic18f67k40.h: 32588: unsigned SP1BRGL :8;
[; ;pic18f67k40.h: 32589: };
[; ;pic18f67k40.h: 32590: } SPBRG1bits_t;
[; ;pic18f67k40.h: 32591: extern volatile SPBRG1bits_t SPBRG1bits @ 0xF9A;
[; ;pic18f67k40.h: 32601: extern volatile unsigned char SP1BRGH @ 0xF9B;
"32603
[; ;pic18f67k40.h: 32603: asm("SP1BRGH equ 0F9Bh");
[; <" SP1BRGH equ 0F9Bh ;# ">
[; ;pic18f67k40.h: 32606: extern volatile unsigned char SPBRGH1 @ 0xF9B;
"32608
[; ;pic18f67k40.h: 32608: asm("SPBRGH1 equ 0F9Bh");
[; <" SPBRGH1 equ 0F9Bh ;# ">
[; ;pic18f67k40.h: 32611: typedef union {
[; ;pic18f67k40.h: 32612: struct {
[; ;pic18f67k40.h: 32613: unsigned SP1BRGH :8;
[; ;pic18f67k40.h: 32614: };
[; ;pic18f67k40.h: 32615: } SP1BRGHbits_t;
[; ;pic18f67k40.h: 32616: extern volatile SP1BRGHbits_t SP1BRGHbits @ 0xF9B;
[; ;pic18f67k40.h: 32624: typedef union {
[; ;pic18f67k40.h: 32625: struct {
[; ;pic18f67k40.h: 32626: unsigned SP1BRGH :8;
[; ;pic18f67k40.h: 32627: };
[; ;pic18f67k40.h: 32628: } SPBRGH1bits_t;
[; ;pic18f67k40.h: 32629: extern volatile SPBRGH1bits_t SPBRGH1bits @ 0xF9B;
[; ;pic18f67k40.h: 32639: extern volatile unsigned char RC1STA @ 0xF9C;
"32641
[; ;pic18f67k40.h: 32641: asm("RC1STA equ 0F9Ch");
[; <" RC1STA equ 0F9Ch ;# ">
[; ;pic18f67k40.h: 32644: extern volatile unsigned char RCSTA1 @ 0xF9C;
"32646
[; ;pic18f67k40.h: 32646: asm("RCSTA1 equ 0F9Ch");
[; <" RCSTA1 equ 0F9Ch ;# ">
[; ;pic18f67k40.h: 32649: typedef union {
[; ;pic18f67k40.h: 32650: struct {
[; ;pic18f67k40.h: 32651: unsigned RX9D :1;
[; ;pic18f67k40.h: 32652: unsigned OERR :1;
[; ;pic18f67k40.h: 32653: unsigned FERR :1;
[; ;pic18f67k40.h: 32654: unsigned ADDEN :1;
[; ;pic18f67k40.h: 32655: unsigned CREN :1;
[; ;pic18f67k40.h: 32656: unsigned SREN :1;
[; ;pic18f67k40.h: 32657: unsigned RX9 :1;
[; ;pic18f67k40.h: 32658: unsigned SPEN :1;
[; ;pic18f67k40.h: 32659: };
[; ;pic18f67k40.h: 32660: struct {
[; ;pic18f67k40.h: 32661: unsigned :6;
[; ;pic18f67k40.h: 32662: unsigned RC8_9 :1;
[; ;pic18f67k40.h: 32663: };
[; ;pic18f67k40.h: 32664: struct {
[; ;pic18f67k40.h: 32665: unsigned :6;
[; ;pic18f67k40.h: 32666: unsigned RC9 :1;
[; ;pic18f67k40.h: 32667: };
[; ;pic18f67k40.h: 32668: struct {
[; ;pic18f67k40.h: 32669: unsigned RCD8 :1;
[; ;pic18f67k40.h: 32670: };
[; ;pic18f67k40.h: 32671: } RC1STAbits_t;
[; ;pic18f67k40.h: 32672: extern volatile RC1STAbits_t RC1STAbits @ 0xF9C;
[; ;pic18f67k40.h: 32730: typedef union {
[; ;pic18f67k40.h: 32731: struct {
[; ;pic18f67k40.h: 32732: unsigned RX9D :1;
[; ;pic18f67k40.h: 32733: unsigned OERR :1;
[; ;pic18f67k40.h: 32734: unsigned FERR :1;
[; ;pic18f67k40.h: 32735: unsigned ADDEN :1;
[; ;pic18f67k40.h: 32736: unsigned CREN :1;
[; ;pic18f67k40.h: 32737: unsigned SREN :1;
[; ;pic18f67k40.h: 32738: unsigned RX9 :1;
[; ;pic18f67k40.h: 32739: unsigned SPEN :1;
[; ;pic18f67k40.h: 32740: };
[; ;pic18f67k40.h: 32741: struct {
[; ;pic18f67k40.h: 32742: unsigned :6;
[; ;pic18f67k40.h: 32743: unsigned RC8_9 :1;
[; ;pic18f67k40.h: 32744: };
[; ;pic18f67k40.h: 32745: struct {
[; ;pic18f67k40.h: 32746: unsigned :6;
[; ;pic18f67k40.h: 32747: unsigned RC9 :1;
[; ;pic18f67k40.h: 32748: };
[; ;pic18f67k40.h: 32749: struct {
[; ;pic18f67k40.h: 32750: unsigned RCD8 :1;
[; ;pic18f67k40.h: 32751: };
[; ;pic18f67k40.h: 32752: } RCSTA1bits_t;
[; ;pic18f67k40.h: 32753: extern volatile RCSTA1bits_t RCSTA1bits @ 0xF9C;
[; ;pic18f67k40.h: 32813: extern volatile unsigned char TX1STA @ 0xF9D;
"32815
[; ;pic18f67k40.h: 32815: asm("TX1STA equ 0F9Dh");
[; <" TX1STA equ 0F9Dh ;# ">
[; ;pic18f67k40.h: 32818: extern volatile unsigned char TXSTA1 @ 0xF9D;
"32820
[; ;pic18f67k40.h: 32820: asm("TXSTA1 equ 0F9Dh");
[; <" TXSTA1 equ 0F9Dh ;# ">
[; ;pic18f67k40.h: 32823: typedef union {
[; ;pic18f67k40.h: 32824: struct {
[; ;pic18f67k40.h: 32825: unsigned TX9D :1;
[; ;pic18f67k40.h: 32826: unsigned TRMT :1;
[; ;pic18f67k40.h: 32827: unsigned BRGH :1;
[; ;pic18f67k40.h: 32828: unsigned SENDB :1;
[; ;pic18f67k40.h: 32829: unsigned SYNC :1;
[; ;pic18f67k40.h: 32830: unsigned TXEN :1;
[; ;pic18f67k40.h: 32831: unsigned TX9 :1;
[; ;pic18f67k40.h: 32832: unsigned CSRC :1;
[; ;pic18f67k40.h: 32833: };
[; ;pic18f67k40.h: 32834: struct {
[; ;pic18f67k40.h: 32835: unsigned :6;
[; ;pic18f67k40.h: 32836: unsigned TX8_9 :1;
[; ;pic18f67k40.h: 32837: };
[; ;pic18f67k40.h: 32838: struct {
[; ;pic18f67k40.h: 32839: unsigned TXD8 :1;
[; ;pic18f67k40.h: 32840: };
[; ;pic18f67k40.h: 32841: } TX1STAbits_t;
[; ;pic18f67k40.h: 32842: extern volatile TX1STAbits_t TX1STAbits @ 0xF9D;
[; ;pic18f67k40.h: 32895: typedef union {
[; ;pic18f67k40.h: 32896: struct {
[; ;pic18f67k40.h: 32897: unsigned TX9D :1;
[; ;pic18f67k40.h: 32898: unsigned TRMT :1;
[; ;pic18f67k40.h: 32899: unsigned BRGH :1;
[; ;pic18f67k40.h: 32900: unsigned SENDB :1;
[; ;pic18f67k40.h: 32901: unsigned SYNC :1;
[; ;pic18f67k40.h: 32902: unsigned TXEN :1;
[; ;pic18f67k40.h: 32903: unsigned TX9 :1;
[; ;pic18f67k40.h: 32904: unsigned CSRC :1;
[; ;pic18f67k40.h: 32905: };
[; ;pic18f67k40.h: 32906: struct {
[; ;pic18f67k40.h: 32907: unsigned :6;
[; ;pic18f67k40.h: 32908: unsigned TX8_9 :1;
[; ;pic18f67k40.h: 32909: };
[; ;pic18f67k40.h: 32910: struct {
[; ;pic18f67k40.h: 32911: unsigned TXD8 :1;
[; ;pic18f67k40.h: 32912: };
[; ;pic18f67k40.h: 32913: } TXSTA1bits_t;
[; ;pic18f67k40.h: 32914: extern volatile TXSTA1bits_t TXSTA1bits @ 0xF9D;
[; ;pic18f67k40.h: 32969: extern volatile unsigned char BAUD1CON @ 0xF9E;
"32971
[; ;pic18f67k40.h: 32971: asm("BAUD1CON equ 0F9Eh");
[; <" BAUD1CON equ 0F9Eh ;# ">
[; ;pic18f67k40.h: 32974: extern volatile unsigned char BAUDCON1 @ 0xF9E;
"32976
[; ;pic18f67k40.h: 32976: asm("BAUDCON1 equ 0F9Eh");
[; <" BAUDCON1 equ 0F9Eh ;# ">
[; ;pic18f67k40.h: 32978: extern volatile unsigned char BAUDCTL1 @ 0xF9E;
"32980
[; ;pic18f67k40.h: 32980: asm("BAUDCTL1 equ 0F9Eh");
[; <" BAUDCTL1 equ 0F9Eh ;# ">
[; ;pic18f67k40.h: 32983: typedef union {
[; ;pic18f67k40.h: 32984: struct {
[; ;pic18f67k40.h: 32985: unsigned ABDEN :1;
[; ;pic18f67k40.h: 32986: unsigned WUE :1;
[; ;pic18f67k40.h: 32987: unsigned :1;
[; ;pic18f67k40.h: 32988: unsigned BRG16 :1;
[; ;pic18f67k40.h: 32989: unsigned SCKP :1;
[; ;pic18f67k40.h: 32990: unsigned :1;
[; ;pic18f67k40.h: 32991: unsigned RCIDL :1;
[; ;pic18f67k40.h: 32992: unsigned ABDOVF :1;
[; ;pic18f67k40.h: 32993: };
[; ;pic18f67k40.h: 32994: struct {
[; ;pic18f67k40.h: 32995: unsigned ABDEN1 :1;
[; ;pic18f67k40.h: 32996: };
[; ;pic18f67k40.h: 32997: struct {
[; ;pic18f67k40.h: 32998: unsigned :7;
[; ;pic18f67k40.h: 32999: unsigned ABDOVF1 :1;
[; ;pic18f67k40.h: 33000: };
[; ;pic18f67k40.h: 33001: struct {
[; ;pic18f67k40.h: 33002: unsigned :3;
[; ;pic18f67k40.h: 33003: unsigned BRG161 :1;
[; ;pic18f67k40.h: 33004: };
[; ;pic18f67k40.h: 33005: struct {
[; ;pic18f67k40.h: 33006: unsigned :4;
[; ;pic18f67k40.h: 33007: unsigned CKTXP :1;
[; ;pic18f67k40.h: 33008: };
[; ;pic18f67k40.h: 33009: struct {
[; ;pic18f67k40.h: 33010: unsigned :6;
[; ;pic18f67k40.h: 33011: unsigned RCIDL1 :1;
[; ;pic18f67k40.h: 33012: };
[; ;pic18f67k40.h: 33013: struct {
[; ;pic18f67k40.h: 33014: unsigned :6;
[; ;pic18f67k40.h: 33015: unsigned RCMT :1;
[; ;pic18f67k40.h: 33016: };
[; ;pic18f67k40.h: 33017: struct {
[; ;pic18f67k40.h: 33018: unsigned :6;
[; ;pic18f67k40.h: 33019: unsigned RCMT1 :1;
[; ;pic18f67k40.h: 33020: };
[; ;pic18f67k40.h: 33021: struct {
[; ;pic18f67k40.h: 33022: unsigned :4;
[; ;pic18f67k40.h: 33023: unsigned SCKP1 :1;
[; ;pic18f67k40.h: 33024: };
[; ;pic18f67k40.h: 33025: struct {
[; ;pic18f67k40.h: 33026: unsigned :4;
[; ;pic18f67k40.h: 33027: unsigned TXCKP :1;
[; ;pic18f67k40.h: 33028: };
[; ;pic18f67k40.h: 33029: struct {
[; ;pic18f67k40.h: 33030: unsigned :4;
[; ;pic18f67k40.h: 33031: unsigned TXCKP1 :1;
[; ;pic18f67k40.h: 33032: };
[; ;pic18f67k40.h: 33033: struct {
[; ;pic18f67k40.h: 33034: unsigned :1;
[; ;pic18f67k40.h: 33035: unsigned WUE1 :1;
[; ;pic18f67k40.h: 33036: };
[; ;pic18f67k40.h: 33037: } BAUD1CONbits_t;
[; ;pic18f67k40.h: 33038: extern volatile BAUD1CONbits_t BAUD1CONbits @ 0xF9E;
[; ;pic18f67k40.h: 33126: typedef union {
[; ;pic18f67k40.h: 33127: struct {
[; ;pic18f67k40.h: 33128: unsigned ABDEN :1;
[; ;pic18f67k40.h: 33129: unsigned WUE :1;
[; ;pic18f67k40.h: 33130: unsigned :1;
[; ;pic18f67k40.h: 33131: unsigned BRG16 :1;
[; ;pic18f67k40.h: 33132: unsigned SCKP :1;
[; ;pic18f67k40.h: 33133: unsigned :1;
[; ;pic18f67k40.h: 33134: unsigned RCIDL :1;
[; ;pic18f67k40.h: 33135: unsigned ABDOVF :1;
[; ;pic18f67k40.h: 33136: };
[; ;pic18f67k40.h: 33137: struct {
[; ;pic18f67k40.h: 33138: unsigned ABDEN1 :1;
[; ;pic18f67k40.h: 33139: };
[; ;pic18f67k40.h: 33140: struct {
[; ;pic18f67k40.h: 33141: unsigned :7;
[; ;pic18f67k40.h: 33142: unsigned ABDOVF1 :1;
[; ;pic18f67k40.h: 33143: };
[; ;pic18f67k40.h: 33144: struct {
[; ;pic18f67k40.h: 33145: unsigned :3;
[; ;pic18f67k40.h: 33146: unsigned BRG161 :1;
[; ;pic18f67k40.h: 33147: };
[; ;pic18f67k40.h: 33148: struct {
[; ;pic18f67k40.h: 33149: unsigned :4;
[; ;pic18f67k40.h: 33150: unsigned CKTXP :1;
[; ;pic18f67k40.h: 33151: };
[; ;pic18f67k40.h: 33152: struct {
[; ;pic18f67k40.h: 33153: unsigned :6;
[; ;pic18f67k40.h: 33154: unsigned RCIDL1 :1;
[; ;pic18f67k40.h: 33155: };
[; ;pic18f67k40.h: 33156: struct {
[; ;pic18f67k40.h: 33157: unsigned :6;
[; ;pic18f67k40.h: 33158: unsigned RCMT :1;
[; ;pic18f67k40.h: 33159: };
[; ;pic18f67k40.h: 33160: struct {
[; ;pic18f67k40.h: 33161: unsigned :6;
[; ;pic18f67k40.h: 33162: unsigned RCMT1 :1;
[; ;pic18f67k40.h: 33163: };
[; ;pic18f67k40.h: 33164: struct {
[; ;pic18f67k40.h: 33165: unsigned :4;
[; ;pic18f67k40.h: 33166: unsigned SCKP1 :1;
[; ;pic18f67k40.h: 33167: };
[; ;pic18f67k40.h: 33168: struct {
[; ;pic18f67k40.h: 33169: unsigned :4;
[; ;pic18f67k40.h: 33170: unsigned TXCKP :1;
[; ;pic18f67k40.h: 33171: };
[; ;pic18f67k40.h: 33172: struct {
[; ;pic18f67k40.h: 33173: unsigned :4;
[; ;pic18f67k40.h: 33174: unsigned TXCKP1 :1;
[; ;pic18f67k40.h: 33175: };
[; ;pic18f67k40.h: 33176: struct {
[; ;pic18f67k40.h: 33177: unsigned :1;
[; ;pic18f67k40.h: 33178: unsigned WUE1 :1;
[; ;pic18f67k40.h: 33179: };
[; ;pic18f67k40.h: 33180: } BAUDCON1bits_t;
[; ;pic18f67k40.h: 33181: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0xF9E;
[; ;pic18f67k40.h: 33268: typedef union {
[; ;pic18f67k40.h: 33269: struct {
[; ;pic18f67k40.h: 33270: unsigned ABDEN :1;
[; ;pic18f67k40.h: 33271: unsigned WUE :1;
[; ;pic18f67k40.h: 33272: unsigned :1;
[; ;pic18f67k40.h: 33273: unsigned BRG16 :1;
[; ;pic18f67k40.h: 33274: unsigned SCKP :1;
[; ;pic18f67k40.h: 33275: unsigned :1;
[; ;pic18f67k40.h: 33276: unsigned RCIDL :1;
[; ;pic18f67k40.h: 33277: unsigned ABDOVF :1;
[; ;pic18f67k40.h: 33278: };
[; ;pic18f67k40.h: 33279: struct {
[; ;pic18f67k40.h: 33280: unsigned ABDEN1 :1;
[; ;pic18f67k40.h: 33281: };
[; ;pic18f67k40.h: 33282: struct {
[; ;pic18f67k40.h: 33283: unsigned :7;
[; ;pic18f67k40.h: 33284: unsigned ABDOVF1 :1;
[; ;pic18f67k40.h: 33285: };
[; ;pic18f67k40.h: 33286: struct {
[; ;pic18f67k40.h: 33287: unsigned :3;
[; ;pic18f67k40.h: 33288: unsigned BRG161 :1;
[; ;pic18f67k40.h: 33289: };
[; ;pic18f67k40.h: 33290: struct {
[; ;pic18f67k40.h: 33291: unsigned :4;
[; ;pic18f67k40.h: 33292: unsigned CKTXP :1;
[; ;pic18f67k40.h: 33293: };
[; ;pic18f67k40.h: 33294: struct {
[; ;pic18f67k40.h: 33295: unsigned :6;
[; ;pic18f67k40.h: 33296: unsigned RCIDL1 :1;
[; ;pic18f67k40.h: 33297: };
[; ;pic18f67k40.h: 33298: struct {
[; ;pic18f67k40.h: 33299: unsigned :6;
[; ;pic18f67k40.h: 33300: unsigned RCMT :1;
[; ;pic18f67k40.h: 33301: };
[; ;pic18f67k40.h: 33302: struct {
[; ;pic18f67k40.h: 33303: unsigned :6;
[; ;pic18f67k40.h: 33304: unsigned RCMT1 :1;
[; ;pic18f67k40.h: 33305: };
[; ;pic18f67k40.h: 33306: struct {
[; ;pic18f67k40.h: 33307: unsigned :4;
[; ;pic18f67k40.h: 33308: unsigned SCKP1 :1;
[; ;pic18f67k40.h: 33309: };
[; ;pic18f67k40.h: 33310: struct {
[; ;pic18f67k40.h: 33311: unsigned :4;
[; ;pic18f67k40.h: 33312: unsigned TXCKP :1;
[; ;pic18f67k40.h: 33313: };
[; ;pic18f67k40.h: 33314: struct {
[; ;pic18f67k40.h: 33315: unsigned :4;
[; ;pic18f67k40.h: 33316: unsigned TXCKP1 :1;
[; ;pic18f67k40.h: 33317: };
[; ;pic18f67k40.h: 33318: struct {
[; ;pic18f67k40.h: 33319: unsigned :1;
[; ;pic18f67k40.h: 33320: unsigned WUE1 :1;
[; ;pic18f67k40.h: 33321: };
[; ;pic18f67k40.h: 33322: } BAUDCTL1bits_t;
[; ;pic18f67k40.h: 33323: extern volatile BAUDCTL1bits_t BAUDCTL1bits @ 0xF9E;
[; ;pic18f67k40.h: 33413: extern volatile unsigned char PWM7DCL @ 0xF9F;
"33415
[; ;pic18f67k40.h: 33415: asm("PWM7DCL equ 0F9Fh");
[; <" PWM7DCL equ 0F9Fh ;# ">
[; ;pic18f67k40.h: 33418: typedef union {
[; ;pic18f67k40.h: 33419: struct {
[; ;pic18f67k40.h: 33420: unsigned :6;
[; ;pic18f67k40.h: 33421: unsigned DC :2;
[; ;pic18f67k40.h: 33422: };
[; ;pic18f67k40.h: 33423: struct {
[; ;pic18f67k40.h: 33424: unsigned :6;
[; ;pic18f67k40.h: 33425: unsigned DC0 :1;
[; ;pic18f67k40.h: 33426: unsigned DC1 :1;
[; ;pic18f67k40.h: 33427: };
[; ;pic18f67k40.h: 33428: struct {
[; ;pic18f67k40.h: 33429: unsigned :6;
[; ;pic18f67k40.h: 33430: unsigned PWM7DC0 :1;
[; ;pic18f67k40.h: 33431: unsigned PWM7DC1 :1;
[; ;pic18f67k40.h: 33432: };
[; ;pic18f67k40.h: 33433: struct {
[; ;pic18f67k40.h: 33434: unsigned :6;
[; ;pic18f67k40.h: 33435: unsigned PWMPW0 :1;
[; ;pic18f67k40.h: 33436: unsigned PWMPW1 :1;
[; ;pic18f67k40.h: 33437: };
[; ;pic18f67k40.h: 33438: } PWM7DCLbits_t;
[; ;pic18f67k40.h: 33439: extern volatile PWM7DCLbits_t PWM7DCLbits @ 0xF9F;
[; ;pic18f67k40.h: 33479: extern volatile unsigned char PWM7DCH @ 0xFA0;
"33481
[; ;pic18f67k40.h: 33481: asm("PWM7DCH equ 0FA0h");
[; <" PWM7DCH equ 0FA0h ;# ">
[; ;pic18f67k40.h: 33484: typedef union {
[; ;pic18f67k40.h: 33485: struct {
[; ;pic18f67k40.h: 33486: unsigned DC :8;
[; ;pic18f67k40.h: 33487: };
[; ;pic18f67k40.h: 33488: struct {
[; ;pic18f67k40.h: 33489: unsigned DC2 :1;
[; ;pic18f67k40.h: 33490: unsigned DC3 :1;
[; ;pic18f67k40.h: 33491: unsigned DC4 :1;
[; ;pic18f67k40.h: 33492: unsigned DC5 :1;
[; ;pic18f67k40.h: 33493: unsigned DC6 :1;
[; ;pic18f67k40.h: 33494: unsigned DC7 :1;
[; ;pic18f67k40.h: 33495: unsigned DC8 :1;
[; ;pic18f67k40.h: 33496: unsigned DC9 :1;
[; ;pic18f67k40.h: 33497: };
[; ;pic18f67k40.h: 33498: struct {
[; ;pic18f67k40.h: 33499: unsigned PWM7DC2 :1;
[; ;pic18f67k40.h: 33500: unsigned PWM7DC3 :1;
[; ;pic18f67k40.h: 33501: unsigned PWM7DC4 :1;
[; ;pic18f67k40.h: 33502: unsigned PWM7DC5 :1;
[; ;pic18f67k40.h: 33503: unsigned PWM7DC6 :1;
[; ;pic18f67k40.h: 33504: unsigned PWM7DC7 :1;
[; ;pic18f67k40.h: 33505: unsigned PWM7DC8 :1;
[; ;pic18f67k40.h: 33506: unsigned PWM7DC9 :1;
[; ;pic18f67k40.h: 33507: };
[; ;pic18f67k40.h: 33508: struct {
[; ;pic18f67k40.h: 33509: unsigned PWMPW2 :1;
[; ;pic18f67k40.h: 33510: unsigned PWMPW3 :1;
[; ;pic18f67k40.h: 33511: unsigned PWMPW4 :1;
[; ;pic18f67k40.h: 33512: unsigned PWMPW5 :1;
[; ;pic18f67k40.h: 33513: unsigned PWMPW6 :1;
[; ;pic18f67k40.h: 33514: unsigned PWMPW7 :1;
[; ;pic18f67k40.h: 33515: unsigned PWMPW8 :1;
[; ;pic18f67k40.h: 33516: unsigned PWMPW9 :1;
[; ;pic18f67k40.h: 33517: };
[; ;pic18f67k40.h: 33518: } PWM7DCHbits_t;
[; ;pic18f67k40.h: 33519: extern volatile PWM7DCHbits_t PWM7DCHbits @ 0xFA0;
[; ;pic18f67k40.h: 33649: extern volatile unsigned char PWM7CON @ 0xFA1;
"33651
[; ;pic18f67k40.h: 33651: asm("PWM7CON equ 0FA1h");
[; <" PWM7CON equ 0FA1h ;# ">
[; ;pic18f67k40.h: 33654: typedef union {
[; ;pic18f67k40.h: 33655: struct {
[; ;pic18f67k40.h: 33656: unsigned :4;
[; ;pic18f67k40.h: 33657: unsigned POL :1;
[; ;pic18f67k40.h: 33658: unsigned OUT :1;
[; ;pic18f67k40.h: 33659: unsigned OE :1;
[; ;pic18f67k40.h: 33660: unsigned EN :1;
[; ;pic18f67k40.h: 33661: };
[; ;pic18f67k40.h: 33662: struct {
[; ;pic18f67k40.h: 33663: unsigned :4;
[; ;pic18f67k40.h: 33664: unsigned PWM7POL :1;
[; ;pic18f67k40.h: 33665: unsigned PWM7OUT :1;
[; ;pic18f67k40.h: 33666: unsigned PWM7OE :1;
[; ;pic18f67k40.h: 33667: unsigned PWM7EN :1;
[; ;pic18f67k40.h: 33668: };
[; ;pic18f67k40.h: 33669: } PWM7CONbits_t;
[; ;pic18f67k40.h: 33670: extern volatile PWM7CONbits_t PWM7CONbits @ 0xFA1;
[; ;pic18f67k40.h: 33715: extern volatile unsigned char PWM6DCL @ 0xFA2;
"33717
[; ;pic18f67k40.h: 33717: asm("PWM6DCL equ 0FA2h");
[; <" PWM6DCL equ 0FA2h ;# ">
[; ;pic18f67k40.h: 33720: typedef union {
[; ;pic18f67k40.h: 33721: struct {
[; ;pic18f67k40.h: 33722: unsigned :6;
[; ;pic18f67k40.h: 33723: unsigned DC :2;
[; ;pic18f67k40.h: 33724: };
[; ;pic18f67k40.h: 33725: struct {
[; ;pic18f67k40.h: 33726: unsigned :6;
[; ;pic18f67k40.h: 33727: unsigned DC0 :1;
[; ;pic18f67k40.h: 33728: unsigned DC1 :1;
[; ;pic18f67k40.h: 33729: };
[; ;pic18f67k40.h: 33730: struct {
[; ;pic18f67k40.h: 33731: unsigned :6;
[; ;pic18f67k40.h: 33732: unsigned PWM6DC0 :1;
[; ;pic18f67k40.h: 33733: unsigned PWM6DC1 :1;
[; ;pic18f67k40.h: 33734: };
[; ;pic18f67k40.h: 33735: struct {
[; ;pic18f67k40.h: 33736: unsigned :6;
[; ;pic18f67k40.h: 33737: unsigned PWMPW0 :1;
[; ;pic18f67k40.h: 33738: unsigned PWMPW1 :1;
[; ;pic18f67k40.h: 33739: };
[; ;pic18f67k40.h: 33740: } PWM6DCLbits_t;
[; ;pic18f67k40.h: 33741: extern volatile PWM6DCLbits_t PWM6DCLbits @ 0xFA2;
[; ;pic18f67k40.h: 33781: extern volatile unsigned char PWM6DCH @ 0xFA3;
"33783
[; ;pic18f67k40.h: 33783: asm("PWM6DCH equ 0FA3h");
[; <" PWM6DCH equ 0FA3h ;# ">
[; ;pic18f67k40.h: 33786: typedef union {
[; ;pic18f67k40.h: 33787: struct {
[; ;pic18f67k40.h: 33788: unsigned DC :8;
[; ;pic18f67k40.h: 33789: };
[; ;pic18f67k40.h: 33790: struct {
[; ;pic18f67k40.h: 33791: unsigned DC2 :1;
[; ;pic18f67k40.h: 33792: unsigned DC3 :1;
[; ;pic18f67k40.h: 33793: unsigned DC4 :1;
[; ;pic18f67k40.h: 33794: unsigned DC5 :1;
[; ;pic18f67k40.h: 33795: unsigned DC6 :1;
[; ;pic18f67k40.h: 33796: unsigned DC7 :1;
[; ;pic18f67k40.h: 33797: unsigned DC8 :1;
[; ;pic18f67k40.h: 33798: unsigned DC9 :1;
[; ;pic18f67k40.h: 33799: };
[; ;pic18f67k40.h: 33800: struct {
[; ;pic18f67k40.h: 33801: unsigned PWM6DC2 :1;
[; ;pic18f67k40.h: 33802: unsigned PWM6DC3 :1;
[; ;pic18f67k40.h: 33803: unsigned PWM6DC4 :1;
[; ;pic18f67k40.h: 33804: unsigned PWM6DC5 :1;
[; ;pic18f67k40.h: 33805: unsigned PWM6DC6 :1;
[; ;pic18f67k40.h: 33806: unsigned PWM6DC7 :1;
[; ;pic18f67k40.h: 33807: unsigned PWM6DC8 :1;
[; ;pic18f67k40.h: 33808: unsigned PWM6DC9 :1;
[; ;pic18f67k40.h: 33809: };
[; ;pic18f67k40.h: 33810: struct {
[; ;pic18f67k40.h: 33811: unsigned PWMPW2 :1;
[; ;pic18f67k40.h: 33812: unsigned PWMPW3 :1;
[; ;pic18f67k40.h: 33813: unsigned PWMPW4 :1;
[; ;pic18f67k40.h: 33814: unsigned PWMPW5 :1;
[; ;pic18f67k40.h: 33815: unsigned PWMPW6 :1;
[; ;pic18f67k40.h: 33816: unsigned PWMPW7 :1;
[; ;pic18f67k40.h: 33817: unsigned PWMPW8 :1;
[; ;pic18f67k40.h: 33818: unsigned PWMPW9 :1;
[; ;pic18f67k40.h: 33819: };
[; ;pic18f67k40.h: 33820: } PWM6DCHbits_t;
[; ;pic18f67k40.h: 33821: extern volatile PWM6DCHbits_t PWM6DCHbits @ 0xFA3;
[; ;pic18f67k40.h: 33951: extern volatile unsigned char PWM6CON @ 0xFA4;
"33953
[; ;pic18f67k40.h: 33953: asm("PWM6CON equ 0FA4h");
[; <" PWM6CON equ 0FA4h ;# ">
[; ;pic18f67k40.h: 33956: typedef union {
[; ;pic18f67k40.h: 33957: struct {
[; ;pic18f67k40.h: 33958: unsigned :4;
[; ;pic18f67k40.h: 33959: unsigned POL :1;
[; ;pic18f67k40.h: 33960: unsigned OUT :1;
[; ;pic18f67k40.h: 33961: unsigned OE :1;
[; ;pic18f67k40.h: 33962: unsigned EN :1;
[; ;pic18f67k40.h: 33963: };
[; ;pic18f67k40.h: 33964: struct {
[; ;pic18f67k40.h: 33965: unsigned :4;
[; ;pic18f67k40.h: 33966: unsigned PWM6POL :1;
[; ;pic18f67k40.h: 33967: unsigned PWM6OUT :1;
[; ;pic18f67k40.h: 33968: unsigned PWM6OE :1;
[; ;pic18f67k40.h: 33969: unsigned PWM6EN :1;
[; ;pic18f67k40.h: 33970: };
[; ;pic18f67k40.h: 33971: } PWM6CONbits_t;
[; ;pic18f67k40.h: 33972: extern volatile PWM6CONbits_t PWM6CONbits @ 0xFA4;
[; ;pic18f67k40.h: 34017: extern volatile unsigned short CCPR2 @ 0xFA5;
"34019
[; ;pic18f67k40.h: 34019: asm("CCPR2 equ 0FA5h");
[; <" CCPR2 equ 0FA5h ;# ">
[; ;pic18f67k40.h: 34024: extern volatile unsigned char CCPR2L @ 0xFA5;
"34026
[; ;pic18f67k40.h: 34026: asm("CCPR2L equ 0FA5h");
[; <" CCPR2L equ 0FA5h ;# ">
[; ;pic18f67k40.h: 34029: typedef union {
[; ;pic18f67k40.h: 34030: struct {
[; ;pic18f67k40.h: 34031: unsigned RL :8;
[; ;pic18f67k40.h: 34032: };
[; ;pic18f67k40.h: 34033: } CCPR2Lbits_t;
[; ;pic18f67k40.h: 34034: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0xFA5;
[; ;pic18f67k40.h: 34044: extern volatile unsigned char CCPR2H @ 0xFA6;
"34046
[; ;pic18f67k40.h: 34046: asm("CCPR2H equ 0FA6h");
[; <" CCPR2H equ 0FA6h ;# ">
[; ;pic18f67k40.h: 34049: typedef union {
[; ;pic18f67k40.h: 34050: struct {
[; ;pic18f67k40.h: 34051: unsigned RH :8;
[; ;pic18f67k40.h: 34052: };
[; ;pic18f67k40.h: 34053: } CCPR2Hbits_t;
[; ;pic18f67k40.h: 34054: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0xFA6;
[; ;pic18f67k40.h: 34064: extern volatile unsigned char CCP2CON @ 0xFA7;
"34066
[; ;pic18f67k40.h: 34066: asm("CCP2CON equ 0FA7h");
[; <" CCP2CON equ 0FA7h ;# ">
[; ;pic18f67k40.h: 34069: typedef union {
[; ;pic18f67k40.h: 34070: struct {
[; ;pic18f67k40.h: 34071: unsigned MODE :4;
[; ;pic18f67k40.h: 34072: unsigned FMT :1;
[; ;pic18f67k40.h: 34073: unsigned OUT :1;
[; ;pic18f67k40.h: 34074: unsigned :1;
[; ;pic18f67k40.h: 34075: unsigned EN :1;
[; ;pic18f67k40.h: 34076: };
[; ;pic18f67k40.h: 34077: struct {
[; ;pic18f67k40.h: 34078: unsigned MODE0 :1;
[; ;pic18f67k40.h: 34079: unsigned MODE1 :1;
[; ;pic18f67k40.h: 34080: unsigned MODE2 :1;
[; ;pic18f67k40.h: 34081: unsigned MODE3 :1;
[; ;pic18f67k40.h: 34082: };
[; ;pic18f67k40.h: 34083: struct {
[; ;pic18f67k40.h: 34084: unsigned CCP2MODE :4;
[; ;pic18f67k40.h: 34085: unsigned CCP2FMT :1;
[; ;pic18f67k40.h: 34086: unsigned CCP2OUT :1;
[; ;pic18f67k40.h: 34087: unsigned :1;
[; ;pic18f67k40.h: 34088: unsigned CCP2EN :1;
[; ;pic18f67k40.h: 34089: };
[; ;pic18f67k40.h: 34090: struct {
[; ;pic18f67k40.h: 34091: unsigned CCP2MODE0 :1;
[; ;pic18f67k40.h: 34092: unsigned CCP2MODE1 :1;
[; ;pic18f67k40.h: 34093: unsigned CCP2MODE2 :1;
[; ;pic18f67k40.h: 34094: unsigned CCP2MODE3 :1;
[; ;pic18f67k40.h: 34095: };
[; ;pic18f67k40.h: 34096: struct {
[; ;pic18f67k40.h: 34097: unsigned :7;
[; ;pic18f67k40.h: 34098: unsigned P2M1 :1;
[; ;pic18f67k40.h: 34099: };
[; ;pic18f67k40.h: 34100: } CCP2CONbits_t;
[; ;pic18f67k40.h: 34101: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFA7;
[; ;pic18f67k40.h: 34191: extern volatile unsigned char CCP2CAP @ 0xFA8;
"34193
[; ;pic18f67k40.h: 34193: asm("CCP2CAP equ 0FA8h");
[; <" CCP2CAP equ 0FA8h ;# ">
[; ;pic18f67k40.h: 34196: typedef union {
[; ;pic18f67k40.h: 34197: struct {
[; ;pic18f67k40.h: 34198: unsigned CTS :8;
[; ;pic18f67k40.h: 34199: };
[; ;pic18f67k40.h: 34200: struct {
[; ;pic18f67k40.h: 34201: unsigned CTS0 :1;
[; ;pic18f67k40.h: 34202: unsigned CTS1 :1;
[; ;pic18f67k40.h: 34203: };
[; ;pic18f67k40.h: 34204: struct {
[; ;pic18f67k40.h: 34205: unsigned CCP2CTS :8;
[; ;pic18f67k40.h: 34206: };
[; ;pic18f67k40.h: 34207: struct {
[; ;pic18f67k40.h: 34208: unsigned CCP2CTS0 :1;
[; ;pic18f67k40.h: 34209: unsigned CCP2CTS1 :1;
[; ;pic18f67k40.h: 34210: };
[; ;pic18f67k40.h: 34211: } CCP2CAPbits_t;
[; ;pic18f67k40.h: 34212: extern volatile CCP2CAPbits_t CCP2CAPbits @ 0xFA8;
[; ;pic18f67k40.h: 34247: extern volatile unsigned short CCPR1 @ 0xFA9;
"34249
[; ;pic18f67k40.h: 34249: asm("CCPR1 equ 0FA9h");
[; <" CCPR1 equ 0FA9h ;# ">
[; ;pic18f67k40.h: 34254: extern volatile unsigned char CCPR1L @ 0xFA9;
"34256
[; ;pic18f67k40.h: 34256: asm("CCPR1L equ 0FA9h");
[; <" CCPR1L equ 0FA9h ;# ">
[; ;pic18f67k40.h: 34259: typedef union {
[; ;pic18f67k40.h: 34260: struct {
[; ;pic18f67k40.h: 34261: unsigned RL :8;
[; ;pic18f67k40.h: 34262: };
[; ;pic18f67k40.h: 34263: } CCPR1Lbits_t;
[; ;pic18f67k40.h: 34264: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0xFA9;
[; ;pic18f67k40.h: 34274: extern volatile unsigned char CCPR1H @ 0xFAA;
"34276
[; ;pic18f67k40.h: 34276: asm("CCPR1H equ 0FAAh");
[; <" CCPR1H equ 0FAAh ;# ">
[; ;pic18f67k40.h: 34279: typedef union {
[; ;pic18f67k40.h: 34280: struct {
[; ;pic18f67k40.h: 34281: unsigned RH :8;
[; ;pic18f67k40.h: 34282: };
[; ;pic18f67k40.h: 34283: } CCPR1Hbits_t;
[; ;pic18f67k40.h: 34284: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0xFAA;
[; ;pic18f67k40.h: 34294: extern volatile unsigned char CCP1CON @ 0xFAB;
"34296
[; ;pic18f67k40.h: 34296: asm("CCP1CON equ 0FABh");
[; <" CCP1CON equ 0FABh ;# ">
[; ;pic18f67k40.h: 34299: typedef union {
[; ;pic18f67k40.h: 34300: struct {
[; ;pic18f67k40.h: 34301: unsigned MODE :4;
[; ;pic18f67k40.h: 34302: unsigned FMT :1;
[; ;pic18f67k40.h: 34303: unsigned OUT :1;
[; ;pic18f67k40.h: 34304: unsigned :1;
[; ;pic18f67k40.h: 34305: unsigned EN :1;
[; ;pic18f67k40.h: 34306: };
[; ;pic18f67k40.h: 34307: struct {
[; ;pic18f67k40.h: 34308: unsigned MODE0 :1;
[; ;pic18f67k40.h: 34309: unsigned MODE1 :1;
[; ;pic18f67k40.h: 34310: unsigned MODE2 :1;
[; ;pic18f67k40.h: 34311: unsigned MODE3 :1;
[; ;pic18f67k40.h: 34312: };
[; ;pic18f67k40.h: 34313: struct {
[; ;pic18f67k40.h: 34314: unsigned CCP1MODE :4;
[; ;pic18f67k40.h: 34315: unsigned CCP1FMT :1;
[; ;pic18f67k40.h: 34316: unsigned CCP1OUT :1;
[; ;pic18f67k40.h: 34317: unsigned :1;
[; ;pic18f67k40.h: 34318: unsigned CCP1EN :1;
[; ;pic18f67k40.h: 34319: };
[; ;pic18f67k40.h: 34320: struct {
[; ;pic18f67k40.h: 34321: unsigned CCP1MODE0 :1;
[; ;pic18f67k40.h: 34322: unsigned CCP1MODE1 :1;
[; ;pic18f67k40.h: 34323: unsigned CCP1MODE2 :1;
[; ;pic18f67k40.h: 34324: unsigned CCP1MODE3 :1;
[; ;pic18f67k40.h: 34325: };
[; ;pic18f67k40.h: 34326: struct {
[; ;pic18f67k40.h: 34327: unsigned :7;
[; ;pic18f67k40.h: 34328: unsigned P1M1 :1;
[; ;pic18f67k40.h: 34329: };
[; ;pic18f67k40.h: 34330: } CCP1CONbits_t;
[; ;pic18f67k40.h: 34331: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFAB;
[; ;pic18f67k40.h: 34421: extern volatile unsigned char CCP1CAP @ 0xFAC;
"34423
[; ;pic18f67k40.h: 34423: asm("CCP1CAP equ 0FACh");
[; <" CCP1CAP equ 0FACh ;# ">
[; ;pic18f67k40.h: 34426: typedef union {
[; ;pic18f67k40.h: 34427: struct {
[; ;pic18f67k40.h: 34428: unsigned CTS :8;
[; ;pic18f67k40.h: 34429: };
[; ;pic18f67k40.h: 34430: struct {
[; ;pic18f67k40.h: 34431: unsigned CTS0 :1;
[; ;pic18f67k40.h: 34432: unsigned CTS1 :1;
[; ;pic18f67k40.h: 34433: };
[; ;pic18f67k40.h: 34434: struct {
[; ;pic18f67k40.h: 34435: unsigned CCP1CTS :8;
[; ;pic18f67k40.h: 34436: };
[; ;pic18f67k40.h: 34437: struct {
[; ;pic18f67k40.h: 34438: unsigned CCP1CTS0 :1;
[; ;pic18f67k40.h: 34439: unsigned CCP1CTS1 :1;
[; ;pic18f67k40.h: 34440: };
[; ;pic18f67k40.h: 34441: } CCP1CAPbits_t;
[; ;pic18f67k40.h: 34442: extern volatile CCP1CAPbits_t CCP1CAPbits @ 0xFAC;
[; ;pic18f67k40.h: 34477: extern volatile unsigned char CCPTMRS0 @ 0xFAD;
"34479
[; ;pic18f67k40.h: 34479: asm("CCPTMRS0 equ 0FADh");
[; <" CCPTMRS0 equ 0FADh ;# ">
[; ;pic18f67k40.h: 34482: typedef union {
[; ;pic18f67k40.h: 34483: struct {
[; ;pic18f67k40.h: 34484: unsigned C1TSEL0 :1;
[; ;pic18f67k40.h: 34485: unsigned C1TSEL1 :1;
[; ;pic18f67k40.h: 34486: unsigned C2TSEL0 :1;
[; ;pic18f67k40.h: 34487: unsigned C2TSEL1 :1;
[; ;pic18f67k40.h: 34488: unsigned C3TSEL0 :1;
[; ;pic18f67k40.h: 34489: unsigned C3TSEL1 :1;
[; ;pic18f67k40.h: 34490: unsigned C4TSEL0 :1;
[; ;pic18f67k40.h: 34491: unsigned C4TSEL1 :1;
[; ;pic18f67k40.h: 34492: };
[; ;pic18f67k40.h: 34493: struct {
[; ;pic18f67k40.h: 34494: unsigned C1TSEL :2;
[; ;pic18f67k40.h: 34495: unsigned C2TSEL :2;
[; ;pic18f67k40.h: 34496: unsigned C3TSEL :2;
[; ;pic18f67k40.h: 34497: unsigned C4TSEL :2;
[; ;pic18f67k40.h: 34498: };
[; ;pic18f67k40.h: 34499: } CCPTMRS0bits_t;
[; ;pic18f67k40.h: 34500: extern volatile CCPTMRS0bits_t CCPTMRS0bits @ 0xFAD;
[; ;pic18f67k40.h: 34565: extern volatile unsigned char CCPTMRS1 @ 0xFAE;
"34567
[; ;pic18f67k40.h: 34567: asm("CCPTMRS1 equ 0FAEh");
[; <" CCPTMRS1 equ 0FAEh ;# ">
[; ;pic18f67k40.h: 34570: typedef union {
[; ;pic18f67k40.h: 34571: struct {
[; ;pic18f67k40.h: 34572: unsigned C5TSEL0 :1;
[; ;pic18f67k40.h: 34573: unsigned C5TSEL1 :1;
[; ;pic18f67k40.h: 34574: unsigned P6TSEL0 :1;
[; ;pic18f67k40.h: 34575: unsigned P6TSEL1 :1;
[; ;pic18f67k40.h: 34576: unsigned P7TSEL0 :1;
[; ;pic18f67k40.h: 34577: unsigned P7TSEL1 :1;
[; ;pic18f67k40.h: 34578: };
[; ;pic18f67k40.h: 34579: struct {
[; ;pic18f67k40.h: 34580: unsigned C5TSEL :2;
[; ;pic18f67k40.h: 34581: unsigned P6TSEL :2;
[; ;pic18f67k40.h: 34582: unsigned P7TSEL :2;
[; ;pic18f67k40.h: 34583: };
[; ;pic18f67k40.h: 34584: } CCPTMRS1bits_t;
[; ;pic18f67k40.h: 34585: extern volatile CCPTMRS1bits_t CCPTMRS1bits @ 0xFAE;
[; ;pic18f67k40.h: 34635: extern volatile unsigned char T6TMR @ 0xFAF;
"34637
[; ;pic18f67k40.h: 34637: asm("T6TMR equ 0FAFh");
[; <" T6TMR equ 0FAFh ;# ">
[; ;pic18f67k40.h: 34640: extern volatile unsigned char TMR6 @ 0xFAF;
"34642
[; ;pic18f67k40.h: 34642: asm("TMR6 equ 0FAFh");
[; <" TMR6 equ 0FAFh ;# ">
[; ;pic18f67k40.h: 34645: typedef union {
[; ;pic18f67k40.h: 34646: struct {
[; ;pic18f67k40.h: 34647: unsigned TMR :8;
[; ;pic18f67k40.h: 34648: };
[; ;pic18f67k40.h: 34649: struct {
[; ;pic18f67k40.h: 34650: unsigned TMR6 :8;
[; ;pic18f67k40.h: 34651: };
[; ;pic18f67k40.h: 34652: } T6TMRbits_t;
[; ;pic18f67k40.h: 34653: extern volatile T6TMRbits_t T6TMRbits @ 0xFAF;
[; ;pic18f67k40.h: 34666: typedef union {
[; ;pic18f67k40.h: 34667: struct {
[; ;pic18f67k40.h: 34668: unsigned TMR :8;
[; ;pic18f67k40.h: 34669: };
[; ;pic18f67k40.h: 34670: struct {
[; ;pic18f67k40.h: 34671: unsigned TMR6 :8;
[; ;pic18f67k40.h: 34672: };
[; ;pic18f67k40.h: 34673: } TMR6bits_t;
[; ;pic18f67k40.h: 34674: extern volatile TMR6bits_t TMR6bits @ 0xFAF;
[; ;pic18f67k40.h: 34689: extern volatile unsigned char T6PR @ 0xFB0;
"34691
[; ;pic18f67k40.h: 34691: asm("T6PR equ 0FB0h");
[; <" T6PR equ 0FB0h ;# ">
[; ;pic18f67k40.h: 34694: extern volatile unsigned char PR6 @ 0xFB0;
"34696
[; ;pic18f67k40.h: 34696: asm("PR6 equ 0FB0h");
[; <" PR6 equ 0FB0h ;# ">
[; ;pic18f67k40.h: 34699: typedef union {
[; ;pic18f67k40.h: 34700: struct {
[; ;pic18f67k40.h: 34701: unsigned PR :8;
[; ;pic18f67k40.h: 34702: };
[; ;pic18f67k40.h: 34703: struct {
[; ;pic18f67k40.h: 34704: unsigned T6PR :8;
[; ;pic18f67k40.h: 34705: };
[; ;pic18f67k40.h: 34706: } T6PRbits_t;
[; ;pic18f67k40.h: 34707: extern volatile T6PRbits_t T6PRbits @ 0xFB0;
[; ;pic18f67k40.h: 34720: typedef union {
[; ;pic18f67k40.h: 34721: struct {
[; ;pic18f67k40.h: 34722: unsigned PR :8;
[; ;pic18f67k40.h: 34723: };
[; ;pic18f67k40.h: 34724: struct {
[; ;pic18f67k40.h: 34725: unsigned T6PR :8;
[; ;pic18f67k40.h: 34726: };
[; ;pic18f67k40.h: 34727: } PR6bits_t;
[; ;pic18f67k40.h: 34728: extern volatile PR6bits_t PR6bits @ 0xFB0;
[; ;pic18f67k40.h: 34743: extern volatile unsigned char T6CON @ 0xFB1;
"34745
[; ;pic18f67k40.h: 34745: asm("T6CON equ 0FB1h");
[; <" T6CON equ 0FB1h ;# ">
[; ;pic18f67k40.h: 34748: typedef union {
[; ;pic18f67k40.h: 34749: struct {
[; ;pic18f67k40.h: 34750: unsigned OUTPS :4;
[; ;pic18f67k40.h: 34751: unsigned CKPS :3;
[; ;pic18f67k40.h: 34752: unsigned ON :1;
[; ;pic18f67k40.h: 34753: };
[; ;pic18f67k40.h: 34754: struct {
[; ;pic18f67k40.h: 34755: unsigned OUTPS0 :1;
[; ;pic18f67k40.h: 34756: unsigned OUTPS1 :1;
[; ;pic18f67k40.h: 34757: unsigned OUTPS2 :1;
[; ;pic18f67k40.h: 34758: unsigned OUTPS3 :1;
[; ;pic18f67k40.h: 34759: unsigned CKPS0 :1;
[; ;pic18f67k40.h: 34760: unsigned CKPS1 :1;
[; ;pic18f67k40.h: 34761: unsigned CKPS2 :1;
[; ;pic18f67k40.h: 34762: };
[; ;pic18f67k40.h: 34763: struct {
[; ;pic18f67k40.h: 34764: unsigned T6OUTPS :4;
[; ;pic18f67k40.h: 34765: unsigned T6CKPS :3;
[; ;pic18f67k40.h: 34766: unsigned T6ON :1;
[; ;pic18f67k40.h: 34767: };
[; ;pic18f67k40.h: 34768: struct {
[; ;pic18f67k40.h: 34769: unsigned T6OUTPS0 :1;
[; ;pic18f67k40.h: 34770: unsigned T6OUTPS1 :1;
[; ;pic18f67k40.h: 34771: unsigned T6OUTPS2 :1;
[; ;pic18f67k40.h: 34772: unsigned T6OUTPS3 :1;
[; ;pic18f67k40.h: 34773: unsigned T6CKPS0 :1;
[; ;pic18f67k40.h: 34774: unsigned T6CKPS1 :1;
[; ;pic18f67k40.h: 34775: unsigned T6CKPS2 :1;
[; ;pic18f67k40.h: 34776: unsigned TMR6ON :1;
[; ;pic18f67k40.h: 34777: };
[; ;pic18f67k40.h: 34778: } T6CONbits_t;
[; ;pic18f67k40.h: 34779: extern volatile T6CONbits_t T6CONbits @ 0xFB1;
[; ;pic18f67k40.h: 34889: extern volatile unsigned char T6HLT @ 0xFB2;
"34891
[; ;pic18f67k40.h: 34891: asm("T6HLT equ 0FB2h");
[; <" T6HLT equ 0FB2h ;# ">
[; ;pic18f67k40.h: 34894: typedef union {
[; ;pic18f67k40.h: 34895: struct {
[; ;pic18f67k40.h: 34896: unsigned MODE :5;
[; ;pic18f67k40.h: 34897: unsigned CKSYNC :1;
[; ;pic18f67k40.h: 34898: unsigned CKPOL :1;
[; ;pic18f67k40.h: 34899: unsigned PSYNC :1;
[; ;pic18f67k40.h: 34900: };
[; ;pic18f67k40.h: 34901: struct {
[; ;pic18f67k40.h: 34902: unsigned MODE0 :1;
[; ;pic18f67k40.h: 34903: unsigned MODE1 :1;
[; ;pic18f67k40.h: 34904: unsigned MODE2 :1;
[; ;pic18f67k40.h: 34905: unsigned MODE3 :1;
[; ;pic18f67k40.h: 34906: unsigned MODE4 :1;
[; ;pic18f67k40.h: 34907: };
[; ;pic18f67k40.h: 34908: struct {
[; ;pic18f67k40.h: 34909: unsigned T6MODE :5;
[; ;pic18f67k40.h: 34910: unsigned T6CKSYNC :1;
[; ;pic18f67k40.h: 34911: unsigned T6CKPOL :1;
[; ;pic18f67k40.h: 34912: unsigned T6PSYNC :1;
[; ;pic18f67k40.h: 34913: };
[; ;pic18f67k40.h: 34914: struct {
[; ;pic18f67k40.h: 34915: unsigned T6MODE0 :1;
[; ;pic18f67k40.h: 34916: unsigned T6MODE1 :1;
[; ;pic18f67k40.h: 34917: unsigned T6MODE2 :1;
[; ;pic18f67k40.h: 34918: unsigned T6MODE3 :1;
[; ;pic18f67k40.h: 34919: unsigned T6MODE4 :1;
[; ;pic18f67k40.h: 34920: };
[; ;pic18f67k40.h: 34921: } T6HLTbits_t;
[; ;pic18f67k40.h: 34922: extern volatile T6HLTbits_t T6HLTbits @ 0xFB2;
[; ;pic18f67k40.h: 35017: extern volatile unsigned char T6CLKCON @ 0xFB3;
"35019
[; ;pic18f67k40.h: 35019: asm("T6CLKCON equ 0FB3h");
[; <" T6CLKCON equ 0FB3h ;# ">
[; ;pic18f67k40.h: 35022: typedef union {
[; ;pic18f67k40.h: 35023: struct {
[; ;pic18f67k40.h: 35024: unsigned CS :4;
[; ;pic18f67k40.h: 35025: };
[; ;pic18f67k40.h: 35026: struct {
[; ;pic18f67k40.h: 35027: unsigned CS0 :1;
[; ;pic18f67k40.h: 35028: unsigned CS1 :1;
[; ;pic18f67k40.h: 35029: unsigned CS2 :1;
[; ;pic18f67k40.h: 35030: unsigned CS3 :1;
[; ;pic18f67k40.h: 35031: };
[; ;pic18f67k40.h: 35032: struct {
[; ;pic18f67k40.h: 35033: unsigned T6CS :4;
[; ;pic18f67k40.h: 35034: };
[; ;pic18f67k40.h: 35035: struct {
[; ;pic18f67k40.h: 35036: unsigned T6CS0 :1;
[; ;pic18f67k40.h: 35037: unsigned T6CS1 :1;
[; ;pic18f67k40.h: 35038: unsigned T6CS2 :1;
[; ;pic18f67k40.h: 35039: unsigned T6CS3 :1;
[; ;pic18f67k40.h: 35040: };
[; ;pic18f67k40.h: 35041: } T6CLKCONbits_t;
[; ;pic18f67k40.h: 35042: extern volatile T6CLKCONbits_t T6CLKCONbits @ 0xFB3;
[; ;pic18f67k40.h: 35097: extern volatile unsigned char T6RST @ 0xFB4;
"35099
[; ;pic18f67k40.h: 35099: asm("T6RST equ 0FB4h");
[; <" T6RST equ 0FB4h ;# ">
[; ;pic18f67k40.h: 35102: typedef union {
[; ;pic18f67k40.h: 35103: struct {
[; ;pic18f67k40.h: 35104: unsigned RSEL :4;
[; ;pic18f67k40.h: 35105: };
[; ;pic18f67k40.h: 35106: struct {
[; ;pic18f67k40.h: 35107: unsigned RSEL0 :1;
[; ;pic18f67k40.h: 35108: unsigned RSEL1 :1;
[; ;pic18f67k40.h: 35109: unsigned RSEL2 :1;
[; ;pic18f67k40.h: 35110: unsigned RSEL3 :1;
[; ;pic18f67k40.h: 35111: };
[; ;pic18f67k40.h: 35112: struct {
[; ;pic18f67k40.h: 35113: unsigned T6RSEL :4;
[; ;pic18f67k40.h: 35114: };
[; ;pic18f67k40.h: 35115: struct {
[; ;pic18f67k40.h: 35116: unsigned T6RSEL0 :1;
[; ;pic18f67k40.h: 35117: unsigned T6RSEL1 :1;
[; ;pic18f67k40.h: 35118: unsigned T6RSEL2 :1;
[; ;pic18f67k40.h: 35119: unsigned T6RSEL3 :1;
[; ;pic18f67k40.h: 35120: };
[; ;pic18f67k40.h: 35121: } T6RSTbits_t;
[; ;pic18f67k40.h: 35122: extern volatile T6RSTbits_t T6RSTbits @ 0xFB4;
[; ;pic18f67k40.h: 35177: extern volatile unsigned char T4TMR @ 0xFB5;
"35179
[; ;pic18f67k40.h: 35179: asm("T4TMR equ 0FB5h");
[; <" T4TMR equ 0FB5h ;# ">
[; ;pic18f67k40.h: 35182: extern volatile unsigned char TMR4 @ 0xFB5;
"35184
[; ;pic18f67k40.h: 35184: asm("TMR4 equ 0FB5h");
[; <" TMR4 equ 0FB5h ;# ">
[; ;pic18f67k40.h: 35187: typedef union {
[; ;pic18f67k40.h: 35188: struct {
[; ;pic18f67k40.h: 35189: unsigned TMR :8;
[; ;pic18f67k40.h: 35190: };
[; ;pic18f67k40.h: 35191: struct {
[; ;pic18f67k40.h: 35192: unsigned TMR4 :8;
[; ;pic18f67k40.h: 35193: };
[; ;pic18f67k40.h: 35194: } T4TMRbits_t;
[; ;pic18f67k40.h: 35195: extern volatile T4TMRbits_t T4TMRbits @ 0xFB5;
[; ;pic18f67k40.h: 35208: typedef union {
[; ;pic18f67k40.h: 35209: struct {
[; ;pic18f67k40.h: 35210: unsigned TMR :8;
[; ;pic18f67k40.h: 35211: };
[; ;pic18f67k40.h: 35212: struct {
[; ;pic18f67k40.h: 35213: unsigned TMR4 :8;
[; ;pic18f67k40.h: 35214: };
[; ;pic18f67k40.h: 35215: } TMR4bits_t;
[; ;pic18f67k40.h: 35216: extern volatile TMR4bits_t TMR4bits @ 0xFB5;
[; ;pic18f67k40.h: 35231: extern volatile unsigned char T4PR @ 0xFB6;
"35233
[; ;pic18f67k40.h: 35233: asm("T4PR equ 0FB6h");
[; <" T4PR equ 0FB6h ;# ">
[; ;pic18f67k40.h: 35236: extern volatile unsigned char PR4 @ 0xFB6;
"35238
[; ;pic18f67k40.h: 35238: asm("PR4 equ 0FB6h");
[; <" PR4 equ 0FB6h ;# ">
[; ;pic18f67k40.h: 35241: typedef union {
[; ;pic18f67k40.h: 35242: struct {
[; ;pic18f67k40.h: 35243: unsigned PR :8;
[; ;pic18f67k40.h: 35244: };
[; ;pic18f67k40.h: 35245: struct {
[; ;pic18f67k40.h: 35246: unsigned T4PR :8;
[; ;pic18f67k40.h: 35247: };
[; ;pic18f67k40.h: 35248: } T4PRbits_t;
[; ;pic18f67k40.h: 35249: extern volatile T4PRbits_t T4PRbits @ 0xFB6;
[; ;pic18f67k40.h: 35262: typedef union {
[; ;pic18f67k40.h: 35263: struct {
[; ;pic18f67k40.h: 35264: unsigned PR :8;
[; ;pic18f67k40.h: 35265: };
[; ;pic18f67k40.h: 35266: struct {
[; ;pic18f67k40.h: 35267: unsigned T4PR :8;
[; ;pic18f67k40.h: 35268: };
[; ;pic18f67k40.h: 35269: } PR4bits_t;
[; ;pic18f67k40.h: 35270: extern volatile PR4bits_t PR4bits @ 0xFB6;
[; ;pic18f67k40.h: 35285: extern volatile unsigned char T4CON @ 0xFB7;
"35287
[; ;pic18f67k40.h: 35287: asm("T4CON equ 0FB7h");
[; <" T4CON equ 0FB7h ;# ">
[; ;pic18f67k40.h: 35290: typedef union {
[; ;pic18f67k40.h: 35291: struct {
[; ;pic18f67k40.h: 35292: unsigned OUTPS :4;
[; ;pic18f67k40.h: 35293: unsigned CKPS :3;
[; ;pic18f67k40.h: 35294: unsigned ON :1;
[; ;pic18f67k40.h: 35295: };
[; ;pic18f67k40.h: 35296: struct {
[; ;pic18f67k40.h: 35297: unsigned OUTPS0 :1;
[; ;pic18f67k40.h: 35298: unsigned OUTPS1 :1;
[; ;pic18f67k40.h: 35299: unsigned OUTPS2 :1;
[; ;pic18f67k40.h: 35300: unsigned OUTPS3 :1;
[; ;pic18f67k40.h: 35301: unsigned CKPS0 :1;
[; ;pic18f67k40.h: 35302: unsigned CKPS1 :1;
[; ;pic18f67k40.h: 35303: unsigned CKPS2 :1;
[; ;pic18f67k40.h: 35304: };
[; ;pic18f67k40.h: 35305: struct {
[; ;pic18f67k40.h: 35306: unsigned T4OUTPS :4;
[; ;pic18f67k40.h: 35307: unsigned T4CKPS :3;
[; ;pic18f67k40.h: 35308: unsigned T4ON :1;
[; ;pic18f67k40.h: 35309: };
[; ;pic18f67k40.h: 35310: struct {
[; ;pic18f67k40.h: 35311: unsigned T4OUTPS0 :1;
[; ;pic18f67k40.h: 35312: unsigned T4OUTPS1 :1;
[; ;pic18f67k40.h: 35313: unsigned T4OUTPS2 :1;
[; ;pic18f67k40.h: 35314: unsigned T4OUTPS3 :1;
[; ;pic18f67k40.h: 35315: unsigned T4CKPS0 :1;
[; ;pic18f67k40.h: 35316: unsigned T4CKPS1 :1;
[; ;pic18f67k40.h: 35317: unsigned T4CKPS2 :1;
[; ;pic18f67k40.h: 35318: unsigned TMR4ON :1;
[; ;pic18f67k40.h: 35319: };
[; ;pic18f67k40.h: 35320: } T4CONbits_t;
[; ;pic18f67k40.h: 35321: extern volatile T4CONbits_t T4CONbits @ 0xFB7;
[; ;pic18f67k40.h: 35431: extern volatile unsigned char T4HLT @ 0xFB8;
"35433
[; ;pic18f67k40.h: 35433: asm("T4HLT equ 0FB8h");
[; <" T4HLT equ 0FB8h ;# ">
[; ;pic18f67k40.h: 35436: typedef union {
[; ;pic18f67k40.h: 35437: struct {
[; ;pic18f67k40.h: 35438: unsigned MODE :5;
[; ;pic18f67k40.h: 35439: unsigned CKSYNC :1;
[; ;pic18f67k40.h: 35440: unsigned CKPOL :1;
[; ;pic18f67k40.h: 35441: unsigned PSYNC :1;
[; ;pic18f67k40.h: 35442: };
[; ;pic18f67k40.h: 35443: struct {
[; ;pic18f67k40.h: 35444: unsigned MODE0 :1;
[; ;pic18f67k40.h: 35445: unsigned MODE1 :1;
[; ;pic18f67k40.h: 35446: unsigned MODE2 :1;
[; ;pic18f67k40.h: 35447: unsigned MODE3 :1;
[; ;pic18f67k40.h: 35448: unsigned MODE4 :1;
[; ;pic18f67k40.h: 35449: };
[; ;pic18f67k40.h: 35450: struct {
[; ;pic18f67k40.h: 35451: unsigned T4MODE :5;
[; ;pic18f67k40.h: 35452: unsigned T4CKSYNC :1;
[; ;pic18f67k40.h: 35453: unsigned T4CKPOL :1;
[; ;pic18f67k40.h: 35454: unsigned T4PSYNC :1;
[; ;pic18f67k40.h: 35455: };
[; ;pic18f67k40.h: 35456: struct {
[; ;pic18f67k40.h: 35457: unsigned T4MODE0 :1;
[; ;pic18f67k40.h: 35458: unsigned T4MODE1 :1;
[; ;pic18f67k40.h: 35459: unsigned T4MODE2 :1;
[; ;pic18f67k40.h: 35460: unsigned T4MODE3 :1;
[; ;pic18f67k40.h: 35461: unsigned T4MODE4 :1;
[; ;pic18f67k40.h: 35462: };
[; ;pic18f67k40.h: 35463: } T4HLTbits_t;
[; ;pic18f67k40.h: 35464: extern volatile T4HLTbits_t T4HLTbits @ 0xFB8;
[; ;pic18f67k40.h: 35559: extern volatile unsigned char T4CLKCON @ 0xFB9;
"35561
[; ;pic18f67k40.h: 35561: asm("T4CLKCON equ 0FB9h");
[; <" T4CLKCON equ 0FB9h ;# ">
[; ;pic18f67k40.h: 35564: typedef union {
[; ;pic18f67k40.h: 35565: struct {
[; ;pic18f67k40.h: 35566: unsigned CS :4;
[; ;pic18f67k40.h: 35567: };
[; ;pic18f67k40.h: 35568: struct {
[; ;pic18f67k40.h: 35569: unsigned CS0 :1;
[; ;pic18f67k40.h: 35570: unsigned CS1 :1;
[; ;pic18f67k40.h: 35571: unsigned CS2 :1;
[; ;pic18f67k40.h: 35572: unsigned CS3 :1;
[; ;pic18f67k40.h: 35573: };
[; ;pic18f67k40.h: 35574: struct {
[; ;pic18f67k40.h: 35575: unsigned T4CS :4;
[; ;pic18f67k40.h: 35576: };
[; ;pic18f67k40.h: 35577: struct {
[; ;pic18f67k40.h: 35578: unsigned T4CS0 :1;
[; ;pic18f67k40.h: 35579: unsigned T4CS1 :1;
[; ;pic18f67k40.h: 35580: unsigned T4CS2 :1;
[; ;pic18f67k40.h: 35581: unsigned T4CS3 :1;
[; ;pic18f67k40.h: 35582: };
[; ;pic18f67k40.h: 35583: } T4CLKCONbits_t;
[; ;pic18f67k40.h: 35584: extern volatile T4CLKCONbits_t T4CLKCONbits @ 0xFB9;
[; ;pic18f67k40.h: 35639: extern volatile unsigned char T4RST @ 0xFBA;
"35641
[; ;pic18f67k40.h: 35641: asm("T4RST equ 0FBAh");
[; <" T4RST equ 0FBAh ;# ">
[; ;pic18f67k40.h: 35644: typedef union {
[; ;pic18f67k40.h: 35645: struct {
[; ;pic18f67k40.h: 35646: unsigned RSEL :4;
[; ;pic18f67k40.h: 35647: };
[; ;pic18f67k40.h: 35648: struct {
[; ;pic18f67k40.h: 35649: unsigned RSEL0 :1;
[; ;pic18f67k40.h: 35650: unsigned RSEL1 :1;
[; ;pic18f67k40.h: 35651: unsigned RSEL2 :1;
[; ;pic18f67k40.h: 35652: unsigned RSEL3 :1;
[; ;pic18f67k40.h: 35653: };
[; ;pic18f67k40.h: 35654: struct {
[; ;pic18f67k40.h: 35655: unsigned T4RSEL :4;
[; ;pic18f67k40.h: 35656: };
[; ;pic18f67k40.h: 35657: struct {
[; ;pic18f67k40.h: 35658: unsigned T4RSEL0 :1;
[; ;pic18f67k40.h: 35659: unsigned T4RSEL1 :1;
[; ;pic18f67k40.h: 35660: unsigned T4RSEL2 :1;
[; ;pic18f67k40.h: 35661: unsigned T4RSEL3 :1;
[; ;pic18f67k40.h: 35662: };
[; ;pic18f67k40.h: 35663: } T4RSTbits_t;
[; ;pic18f67k40.h: 35664: extern volatile T4RSTbits_t T4RSTbits @ 0xFBA;
[; ;pic18f67k40.h: 35719: extern volatile unsigned char T2TMR @ 0xFBB;
"35721
[; ;pic18f67k40.h: 35721: asm("T2TMR equ 0FBBh");
[; <" T2TMR equ 0FBBh ;# ">
[; ;pic18f67k40.h: 35724: extern volatile unsigned char TMR2 @ 0xFBB;
"35726
[; ;pic18f67k40.h: 35726: asm("TMR2 equ 0FBBh");
[; <" TMR2 equ 0FBBh ;# ">
[; ;pic18f67k40.h: 35729: typedef union {
[; ;pic18f67k40.h: 35730: struct {
[; ;pic18f67k40.h: 35731: unsigned TMR :8;
[; ;pic18f67k40.h: 35732: };
[; ;pic18f67k40.h: 35733: struct {
[; ;pic18f67k40.h: 35734: unsigned TMR2 :8;
[; ;pic18f67k40.h: 35735: };
[; ;pic18f67k40.h: 35736: } T2TMRbits_t;
[; ;pic18f67k40.h: 35737: extern volatile T2TMRbits_t T2TMRbits @ 0xFBB;
[; ;pic18f67k40.h: 35750: typedef union {
[; ;pic18f67k40.h: 35751: struct {
[; ;pic18f67k40.h: 35752: unsigned TMR :8;
[; ;pic18f67k40.h: 35753: };
[; ;pic18f67k40.h: 35754: struct {
[; ;pic18f67k40.h: 35755: unsigned TMR2 :8;
[; ;pic18f67k40.h: 35756: };
[; ;pic18f67k40.h: 35757: } TMR2bits_t;
[; ;pic18f67k40.h: 35758: extern volatile TMR2bits_t TMR2bits @ 0xFBB;
[; ;pic18f67k40.h: 35773: extern volatile unsigned char T2PR @ 0xFBC;
"35775
[; ;pic18f67k40.h: 35775: asm("T2PR equ 0FBCh");
[; <" T2PR equ 0FBCh ;# ">
[; ;pic18f67k40.h: 35778: extern volatile unsigned char PR2 @ 0xFBC;
"35780
[; ;pic18f67k40.h: 35780: asm("PR2 equ 0FBCh");
[; <" PR2 equ 0FBCh ;# ">
[; ;pic18f67k40.h: 35783: typedef union {
[; ;pic18f67k40.h: 35784: struct {
[; ;pic18f67k40.h: 35785: unsigned PR :8;
[; ;pic18f67k40.h: 35786: };
[; ;pic18f67k40.h: 35787: struct {
[; ;pic18f67k40.h: 35788: unsigned T2PR :8;
[; ;pic18f67k40.h: 35789: };
[; ;pic18f67k40.h: 35790: } T2PRbits_t;
[; ;pic18f67k40.h: 35791: extern volatile T2PRbits_t T2PRbits @ 0xFBC;
[; ;pic18f67k40.h: 35804: typedef union {
[; ;pic18f67k40.h: 35805: struct {
[; ;pic18f67k40.h: 35806: unsigned PR :8;
[; ;pic18f67k40.h: 35807: };
[; ;pic18f67k40.h: 35808: struct {
[; ;pic18f67k40.h: 35809: unsigned T2PR :8;
[; ;pic18f67k40.h: 35810: };
[; ;pic18f67k40.h: 35811: } PR2bits_t;
[; ;pic18f67k40.h: 35812: extern volatile PR2bits_t PR2bits @ 0xFBC;
[; ;pic18f67k40.h: 35827: extern volatile unsigned char T2CON @ 0xFBD;
"35829
[; ;pic18f67k40.h: 35829: asm("T2CON equ 0FBDh");
[; <" T2CON equ 0FBDh ;# ">
[; ;pic18f67k40.h: 35832: typedef union {
[; ;pic18f67k40.h: 35833: struct {
[; ;pic18f67k40.h: 35834: unsigned OUTPS :4;
[; ;pic18f67k40.h: 35835: unsigned CKPS :3;
[; ;pic18f67k40.h: 35836: unsigned ON :1;
[; ;pic18f67k40.h: 35837: };
[; ;pic18f67k40.h: 35838: struct {
[; ;pic18f67k40.h: 35839: unsigned OUTPS0 :1;
[; ;pic18f67k40.h: 35840: unsigned OUTPS1 :1;
[; ;pic18f67k40.h: 35841: unsigned OUTPS2 :1;
[; ;pic18f67k40.h: 35842: unsigned OUTPS3 :1;
[; ;pic18f67k40.h: 35843: unsigned CKPS0 :1;
[; ;pic18f67k40.h: 35844: unsigned CKPS1 :1;
[; ;pic18f67k40.h: 35845: unsigned CKPS2 :1;
[; ;pic18f67k40.h: 35846: };
[; ;pic18f67k40.h: 35847: struct {
[; ;pic18f67k40.h: 35848: unsigned T2OUTPS :4;
[; ;pic18f67k40.h: 35849: unsigned T2CKPS :3;
[; ;pic18f67k40.h: 35850: unsigned T2ON :1;
[; ;pic18f67k40.h: 35851: };
[; ;pic18f67k40.h: 35852: struct {
[; ;pic18f67k40.h: 35853: unsigned T2OUTPS0 :1;
[; ;pic18f67k40.h: 35854: unsigned T2OUTPS1 :1;
[; ;pic18f67k40.h: 35855: unsigned T2OUTPS2 :1;
[; ;pic18f67k40.h: 35856: unsigned T2OUTPS3 :1;
[; ;pic18f67k40.h: 35857: unsigned T2CKPS0 :1;
[; ;pic18f67k40.h: 35858: unsigned T2CKPS1 :1;
[; ;pic18f67k40.h: 35859: unsigned T2CKPS2 :1;
[; ;pic18f67k40.h: 35860: unsigned TMR2ON :1;
[; ;pic18f67k40.h: 35861: };
[; ;pic18f67k40.h: 35862: } T2CONbits_t;
[; ;pic18f67k40.h: 35863: extern volatile T2CONbits_t T2CONbits @ 0xFBD;
[; ;pic18f67k40.h: 35973: extern volatile unsigned char T2HLT @ 0xFBE;
"35975
[; ;pic18f67k40.h: 35975: asm("T2HLT equ 0FBEh");
[; <" T2HLT equ 0FBEh ;# ">
[; ;pic18f67k40.h: 35978: typedef union {
[; ;pic18f67k40.h: 35979: struct {
[; ;pic18f67k40.h: 35980: unsigned MODE :5;
[; ;pic18f67k40.h: 35981: unsigned CKSYNC :1;
[; ;pic18f67k40.h: 35982: unsigned CKPOL :1;
[; ;pic18f67k40.h: 35983: unsigned PSYNC :1;
[; ;pic18f67k40.h: 35984: };
[; ;pic18f67k40.h: 35985: struct {
[; ;pic18f67k40.h: 35986: unsigned MODE0 :1;
[; ;pic18f67k40.h: 35987: unsigned MODE1 :1;
[; ;pic18f67k40.h: 35988: unsigned MODE2 :1;
[; ;pic18f67k40.h: 35989: unsigned MODE3 :1;
[; ;pic18f67k40.h: 35990: unsigned MODE4 :1;
[; ;pic18f67k40.h: 35991: };
[; ;pic18f67k40.h: 35992: struct {
[; ;pic18f67k40.h: 35993: unsigned T2MODE :5;
[; ;pic18f67k40.h: 35994: unsigned T2CKSYNC :1;
[; ;pic18f67k40.h: 35995: unsigned T2CKPOL :1;
[; ;pic18f67k40.h: 35996: unsigned T2PSYNC :1;
[; ;pic18f67k40.h: 35997: };
[; ;pic18f67k40.h: 35998: struct {
[; ;pic18f67k40.h: 35999: unsigned T2MODE0 :1;
[; ;pic18f67k40.h: 36000: unsigned T2MODE1 :1;
[; ;pic18f67k40.h: 36001: unsigned T2MODE2 :1;
[; ;pic18f67k40.h: 36002: unsigned T2MODE3 :1;
[; ;pic18f67k40.h: 36003: unsigned T2MODE4 :1;
[; ;pic18f67k40.h: 36004: };
[; ;pic18f67k40.h: 36005: } T2HLTbits_t;
[; ;pic18f67k40.h: 36006: extern volatile T2HLTbits_t T2HLTbits @ 0xFBE;
[; ;pic18f67k40.h: 36101: extern volatile unsigned char T2CLKCON @ 0xFBF;
"36103
[; ;pic18f67k40.h: 36103: asm("T2CLKCON equ 0FBFh");
[; <" T2CLKCON equ 0FBFh ;# ">
[; ;pic18f67k40.h: 36106: typedef union {
[; ;pic18f67k40.h: 36107: struct {
[; ;pic18f67k40.h: 36108: unsigned CS :4;
[; ;pic18f67k40.h: 36109: };
[; ;pic18f67k40.h: 36110: struct {
[; ;pic18f67k40.h: 36111: unsigned CS0 :1;
[; ;pic18f67k40.h: 36112: unsigned CS1 :1;
[; ;pic18f67k40.h: 36113: unsigned CS2 :1;
[; ;pic18f67k40.h: 36114: unsigned CS3 :1;
[; ;pic18f67k40.h: 36115: };
[; ;pic18f67k40.h: 36116: struct {
[; ;pic18f67k40.h: 36117: unsigned T2CS :4;
[; ;pic18f67k40.h: 36118: };
[; ;pic18f67k40.h: 36119: struct {
[; ;pic18f67k40.h: 36120: unsigned T2CS0 :1;
[; ;pic18f67k40.h: 36121: unsigned T2CS1 :1;
[; ;pic18f67k40.h: 36122: unsigned T2CS2 :1;
[; ;pic18f67k40.h: 36123: unsigned T2CS3 :1;
[; ;pic18f67k40.h: 36124: };
[; ;pic18f67k40.h: 36125: } T2CLKCONbits_t;
[; ;pic18f67k40.h: 36126: extern volatile T2CLKCONbits_t T2CLKCONbits @ 0xFBF;
[; ;pic18f67k40.h: 36181: extern volatile unsigned char T2RST @ 0xFC0;
"36183
[; ;pic18f67k40.h: 36183: asm("T2RST equ 0FC0h");
[; <" T2RST equ 0FC0h ;# ">
[; ;pic18f67k40.h: 36186: typedef union {
[; ;pic18f67k40.h: 36187: struct {
[; ;pic18f67k40.h: 36188: unsigned RSEL :4;
[; ;pic18f67k40.h: 36189: };
[; ;pic18f67k40.h: 36190: struct {
[; ;pic18f67k40.h: 36191: unsigned RSEL0 :1;
[; ;pic18f67k40.h: 36192: unsigned RSEL1 :1;
[; ;pic18f67k40.h: 36193: unsigned RSEL2 :1;
[; ;pic18f67k40.h: 36194: unsigned RSEL3 :1;
[; ;pic18f67k40.h: 36195: };
[; ;pic18f67k40.h: 36196: struct {
[; ;pic18f67k40.h: 36197: unsigned T2RSEL :4;
[; ;pic18f67k40.h: 36198: };
[; ;pic18f67k40.h: 36199: struct {
[; ;pic18f67k40.h: 36200: unsigned T2RSEL0 :1;
[; ;pic18f67k40.h: 36201: unsigned T2RSEL1 :1;
[; ;pic18f67k40.h: 36202: unsigned T2RSEL2 :1;
[; ;pic18f67k40.h: 36203: unsigned T2RSEL3 :1;
[; ;pic18f67k40.h: 36204: };
[; ;pic18f67k40.h: 36205: } T2RSTbits_t;
[; ;pic18f67k40.h: 36206: extern volatile T2RSTbits_t T2RSTbits @ 0xFC0;
[; ;pic18f67k40.h: 36261: extern volatile unsigned short TMR5 @ 0xFC1;
"36263
[; ;pic18f67k40.h: 36263: asm("TMR5 equ 0FC1h");
[; <" TMR5 equ 0FC1h ;# ">
[; ;pic18f67k40.h: 36268: extern volatile unsigned char TMR5L @ 0xFC1;
"36270
[; ;pic18f67k40.h: 36270: asm("TMR5L equ 0FC1h");
[; <" TMR5L equ 0FC1h ;# ">
[; ;pic18f67k40.h: 36273: typedef union {
[; ;pic18f67k40.h: 36274: struct {
[; ;pic18f67k40.h: 36275: unsigned TMR5L0 :1;
[; ;pic18f67k40.h: 36276: unsigned TMR5L1 :1;
[; ;pic18f67k40.h: 36277: unsigned TMR5L2 :1;
[; ;pic18f67k40.h: 36278: unsigned TMR5L3 :1;
[; ;pic18f67k40.h: 36279: unsigned TMR5L4 :1;
[; ;pic18f67k40.h: 36280: unsigned TMR5L5 :1;
[; ;pic18f67k40.h: 36281: unsigned TMR5L6 :1;
[; ;pic18f67k40.h: 36282: unsigned TMR5L7 :1;
[; ;pic18f67k40.h: 36283: };
[; ;pic18f67k40.h: 36284: struct {
[; ;pic18f67k40.h: 36285: unsigned TMR5L :8;
[; ;pic18f67k40.h: 36286: };
[; ;pic18f67k40.h: 36287: struct {
[; ;pic18f67k40.h: 36288: unsigned TMR50 :1;
[; ;pic18f67k40.h: 36289: unsigned TMR51 :1;
[; ;pic18f67k40.h: 36290: unsigned TMR52 :1;
[; ;pic18f67k40.h: 36291: unsigned TMR53 :1;
[; ;pic18f67k40.h: 36292: unsigned TMR54 :1;
[; ;pic18f67k40.h: 36293: unsigned TMR55 :1;
[; ;pic18f67k40.h: 36294: unsigned TMR56 :1;
[; ;pic18f67k40.h: 36295: unsigned TMR57 :1;
[; ;pic18f67k40.h: 36296: };
[; ;pic18f67k40.h: 36297: struct {
[; ;pic18f67k40.h: 36298: unsigned CAL05 :1;
[; ;pic18f67k40.h: 36299: unsigned CAL15 :1;
[; ;pic18f67k40.h: 36300: unsigned CAL25 :1;
[; ;pic18f67k40.h: 36301: unsigned CAL35 :1;
[; ;pic18f67k40.h: 36302: unsigned CAL45 :1;
[; ;pic18f67k40.h: 36303: unsigned CAL55 :1;
[; ;pic18f67k40.h: 36304: unsigned CAL65 :1;
[; ;pic18f67k40.h: 36305: unsigned CAL75 :1;
[; ;pic18f67k40.h: 36306: };
[; ;pic18f67k40.h: 36307: } TMR5Lbits_t;
[; ;pic18f67k40.h: 36308: extern volatile TMR5Lbits_t TMR5Lbits @ 0xFC1;
[; ;pic18f67k40.h: 36438: extern volatile unsigned char TMR5H @ 0xFC2;
"36440
[; ;pic18f67k40.h: 36440: asm("TMR5H equ 0FC2h");
[; <" TMR5H equ 0FC2h ;# ">
[; ;pic18f67k40.h: 36443: typedef union {
[; ;pic18f67k40.h: 36444: struct {
[; ;pic18f67k40.h: 36445: unsigned TMR5H0 :1;
[; ;pic18f67k40.h: 36446: unsigned TMR5H1 :1;
[; ;pic18f67k40.h: 36447: unsigned TMR5H2 :1;
[; ;pic18f67k40.h: 36448: unsigned TMR5H3 :1;
[; ;pic18f67k40.h: 36449: unsigned TMR5H4 :1;
[; ;pic18f67k40.h: 36450: unsigned TMR5H5 :1;
[; ;pic18f67k40.h: 36451: unsigned TMR5H6 :1;
[; ;pic18f67k40.h: 36452: unsigned TMR5H7 :1;
[; ;pic18f67k40.h: 36453: };
[; ;pic18f67k40.h: 36454: struct {
[; ;pic18f67k40.h: 36455: unsigned TMR5H :8;
[; ;pic18f67k40.h: 36456: };
[; ;pic18f67k40.h: 36457: struct {
[; ;pic18f67k40.h: 36458: unsigned TMR58 :1;
[; ;pic18f67k40.h: 36459: unsigned TMR59 :1;
[; ;pic18f67k40.h: 36460: unsigned TMR510 :1;
[; ;pic18f67k40.h: 36461: unsigned TMR511 :1;
[; ;pic18f67k40.h: 36462: unsigned TMR512 :1;
[; ;pic18f67k40.h: 36463: unsigned TMR513 :1;
[; ;pic18f67k40.h: 36464: unsigned TMR514 :1;
[; ;pic18f67k40.h: 36465: unsigned TMR515 :1;
[; ;pic18f67k40.h: 36466: };
[; ;pic18f67k40.h: 36467: } TMR5Hbits_t;
[; ;pic18f67k40.h: 36468: extern volatile TMR5Hbits_t TMR5Hbits @ 0xFC2;
[; ;pic18f67k40.h: 36558: extern volatile unsigned char T5CON @ 0xFC3;
"36560
[; ;pic18f67k40.h: 36560: asm("T5CON equ 0FC3h");
[; <" T5CON equ 0FC3h ;# ">
[; ;pic18f67k40.h: 36563: typedef union {
[; ;pic18f67k40.h: 36564: struct {
[; ;pic18f67k40.h: 36565: unsigned :2;
[; ;pic18f67k40.h: 36566: unsigned NOT_SYNC :1;
[; ;pic18f67k40.h: 36567: };
[; ;pic18f67k40.h: 36568: struct {
[; ;pic18f67k40.h: 36569: unsigned ON :1;
[; ;pic18f67k40.h: 36570: unsigned RD16 :1;
[; ;pic18f67k40.h: 36571: unsigned nSYNC :1;
[; ;pic18f67k40.h: 36572: unsigned :1;
[; ;pic18f67k40.h: 36573: unsigned CKPS :2;
[; ;pic18f67k40.h: 36574: };
[; ;pic18f67k40.h: 36575: struct {
[; ;pic18f67k40.h: 36576: unsigned :2;
[; ;pic18f67k40.h: 36577: unsigned NOT_T5SYNC :1;
[; ;pic18f67k40.h: 36578: };
[; ;pic18f67k40.h: 36579: struct {
[; ;pic18f67k40.h: 36580: unsigned TMR5ON :1;
[; ;pic18f67k40.h: 36581: unsigned T5RD16 :1;
[; ;pic18f67k40.h: 36582: unsigned nT5SYNC :1;
[; ;pic18f67k40.h: 36583: unsigned :1;
[; ;pic18f67k40.h: 36584: unsigned T5CKPS0 :1;
[; ;pic18f67k40.h: 36585: unsigned T5CKPS1 :1;
[; ;pic18f67k40.h: 36586: };
[; ;pic18f67k40.h: 36587: struct {
[; ;pic18f67k40.h: 36588: unsigned :4;
[; ;pic18f67k40.h: 36589: unsigned CKPS0 :1;
[; ;pic18f67k40.h: 36590: unsigned CKPS1 :1;
[; ;pic18f67k40.h: 36591: };
[; ;pic18f67k40.h: 36592: struct {
[; ;pic18f67k40.h: 36593: unsigned :1;
[; ;pic18f67k40.h: 36594: unsigned RD165 :1;
[; ;pic18f67k40.h: 36595: };
[; ;pic18f67k40.h: 36596: } T5CONbits_t;
[; ;pic18f67k40.h: 36597: extern volatile T5CONbits_t T5CONbits @ 0xFC3;
[; ;pic18f67k40.h: 36672: extern volatile unsigned char T5GCON @ 0xFC4;
"36674
[; ;pic18f67k40.h: 36674: asm("T5GCON equ 0FC4h");
[; <" T5GCON equ 0FC4h ;# ">
[; ;pic18f67k40.h: 36677: extern volatile unsigned char PR5 @ 0xFC4;
"36679
[; ;pic18f67k40.h: 36679: asm("PR5 equ 0FC4h");
[; <" PR5 equ 0FC4h ;# ">
[; ;pic18f67k40.h: 36682: typedef union {
[; ;pic18f67k40.h: 36683: struct {
[; ;pic18f67k40.h: 36684: unsigned :3;
[; ;pic18f67k40.h: 36685: unsigned GGO_NOT_DONE :1;
[; ;pic18f67k40.h: 36686: };
[; ;pic18f67k40.h: 36687: struct {
[; ;pic18f67k40.h: 36688: unsigned :2;
[; ;pic18f67k40.h: 36689: unsigned GVAL :1;
[; ;pic18f67k40.h: 36690: unsigned GGO_nDONE :1;
[; ;pic18f67k40.h: 36691: unsigned GSPM :1;
[; ;pic18f67k40.h: 36692: unsigned GTM :1;
[; ;pic18f67k40.h: 36693: unsigned GPOL :1;
[; ;pic18f67k40.h: 36694: unsigned GE :1;
[; ;pic18f67k40.h: 36695: };
[; ;pic18f67k40.h: 36696: struct {
[; ;pic18f67k40.h: 36697: unsigned :3;
[; ;pic18f67k40.h: 36698: unsigned T5GGO_NOT_DONE :1;
[; ;pic18f67k40.h: 36699: };
[; ;pic18f67k40.h: 36700: struct {
[; ;pic18f67k40.h: 36701: unsigned :2;
[; ;pic18f67k40.h: 36702: unsigned T5GVAL :1;
[; ;pic18f67k40.h: 36703: unsigned T5GGO_nDONE :1;
[; ;pic18f67k40.h: 36704: unsigned T5GSPM :1;
[; ;pic18f67k40.h: 36705: unsigned T5GTM :1;
[; ;pic18f67k40.h: 36706: unsigned T5GPOL :1;
[; ;pic18f67k40.h: 36707: unsigned T5GE :1;
[; ;pic18f67k40.h: 36708: };
[; ;pic18f67k40.h: 36709: struct {
[; ;pic18f67k40.h: 36710: unsigned :3;
[; ;pic18f67k40.h: 36711: unsigned T5GGO :1;
[; ;pic18f67k40.h: 36712: };
[; ;pic18f67k40.h: 36713: } T5GCONbits_t;
[; ;pic18f67k40.h: 36714: extern volatile T5GCONbits_t T5GCONbits @ 0xFC4;
[; ;pic18f67k40.h: 36792: typedef union {
[; ;pic18f67k40.h: 36793: struct {
[; ;pic18f67k40.h: 36794: unsigned :3;
[; ;pic18f67k40.h: 36795: unsigned GGO_NOT_DONE :1;
[; ;pic18f67k40.h: 36796: };
[; ;pic18f67k40.h: 36797: struct {
[; ;pic18f67k40.h: 36798: unsigned :2;
[; ;pic18f67k40.h: 36799: unsigned GVAL :1;
[; ;pic18f67k40.h: 36800: unsigned GGO_nDONE :1;
[; ;pic18f67k40.h: 36801: unsigned GSPM :1;
[; ;pic18f67k40.h: 36802: unsigned GTM :1;
[; ;pic18f67k40.h: 36803: unsigned GPOL :1;
[; ;pic18f67k40.h: 36804: unsigned GE :1;
[; ;pic18f67k40.h: 36805: };
[; ;pic18f67k40.h: 36806: struct {
[; ;pic18f67k40.h: 36807: unsigned :3;
[; ;pic18f67k40.h: 36808: unsigned T5GGO_NOT_DONE :1;
[; ;pic18f67k40.h: 36809: };
[; ;pic18f67k40.h: 36810: struct {
[; ;pic18f67k40.h: 36811: unsigned :2;
[; ;pic18f67k40.h: 36812: unsigned T5GVAL :1;
[; ;pic18f67k40.h: 36813: unsigned T5GGO_nDONE :1;
[; ;pic18f67k40.h: 36814: unsigned T5GSPM :1;
[; ;pic18f67k40.h: 36815: unsigned T5GTM :1;
[; ;pic18f67k40.h: 36816: unsigned T5GPOL :1;
[; ;pic18f67k40.h: 36817: unsigned T5GE :1;
[; ;pic18f67k40.h: 36818: };
[; ;pic18f67k40.h: 36819: struct {
[; ;pic18f67k40.h: 36820: unsigned :3;
[; ;pic18f67k40.h: 36821: unsigned T5GGO :1;
[; ;pic18f67k40.h: 36822: };
[; ;pic18f67k40.h: 36823: } PR5bits_t;
[; ;pic18f67k40.h: 36824: extern volatile PR5bits_t PR5bits @ 0xFC4;
[; ;pic18f67k40.h: 36904: extern volatile unsigned char T5GATE @ 0xFC5;
"36906
[; ;pic18f67k40.h: 36906: asm("T5GATE equ 0FC5h");
[; <" T5GATE equ 0FC5h ;# ">
[; ;pic18f67k40.h: 36909: extern volatile unsigned char TMR5GATE @ 0xFC5;
"36911
[; ;pic18f67k40.h: 36911: asm("TMR5GATE equ 0FC5h");
[; <" TMR5GATE equ 0FC5h ;# ">
[; ;pic18f67k40.h: 36914: typedef union {
[; ;pic18f67k40.h: 36915: struct {
[; ;pic18f67k40.h: 36916: unsigned GSS :5;
[; ;pic18f67k40.h: 36917: };
[; ;pic18f67k40.h: 36918: struct {
[; ;pic18f67k40.h: 36919: unsigned GSS0 :1;
[; ;pic18f67k40.h: 36920: unsigned GSS1 :1;
[; ;pic18f67k40.h: 36921: unsigned GSS2 :1;
[; ;pic18f67k40.h: 36922: unsigned GSS3 :1;
[; ;pic18f67k40.h: 36923: };
[; ;pic18f67k40.h: 36924: struct {
[; ;pic18f67k40.h: 36925: unsigned T5GSS0 :1;
[; ;pic18f67k40.h: 36926: unsigned T5GSS1 :1;
[; ;pic18f67k40.h: 36927: unsigned T5GSS2 :1;
[; ;pic18f67k40.h: 36928: unsigned T5GSS3 :1;
[; ;pic18f67k40.h: 36929: };
[; ;pic18f67k40.h: 36930: } T5GATEbits_t;
[; ;pic18f67k40.h: 36931: extern volatile T5GATEbits_t T5GATEbits @ 0xFC5;
[; ;pic18f67k40.h: 36979: typedef union {
[; ;pic18f67k40.h: 36980: struct {
[; ;pic18f67k40.h: 36981: unsigned GSS :5;
[; ;pic18f67k40.h: 36982: };
[; ;pic18f67k40.h: 36983: struct {
[; ;pic18f67k40.h: 36984: unsigned GSS0 :1;
[; ;pic18f67k40.h: 36985: unsigned GSS1 :1;
[; ;pic18f67k40.h: 36986: unsigned GSS2 :1;
[; ;pic18f67k40.h: 36987: unsigned GSS3 :1;
[; ;pic18f67k40.h: 36988: };
[; ;pic18f67k40.h: 36989: struct {
[; ;pic18f67k40.h: 36990: unsigned T5GSS0 :1;
[; ;pic18f67k40.h: 36991: unsigned T5GSS1 :1;
[; ;pic18f67k40.h: 36992: unsigned T5GSS2 :1;
[; ;pic18f67k40.h: 36993: unsigned T5GSS3 :1;
[; ;pic18f67k40.h: 36994: };
[; ;pic18f67k40.h: 36995: } TMR5GATEbits_t;
[; ;pic18f67k40.h: 36996: extern volatile TMR5GATEbits_t TMR5GATEbits @ 0xFC5;
[; ;pic18f67k40.h: 37046: extern volatile unsigned char T5CLK @ 0xFC6;
"37048
[; ;pic18f67k40.h: 37048: asm("T5CLK equ 0FC6h");
[; <" T5CLK equ 0FC6h ;# ">
[; ;pic18f67k40.h: 37051: extern volatile unsigned char TMR5CLK @ 0xFC6;
"37053
[; ;pic18f67k40.h: 37053: asm("TMR5CLK equ 0FC6h");
[; <" TMR5CLK equ 0FC6h ;# ">
[; ;pic18f67k40.h: 37056: typedef union {
[; ;pic18f67k40.h: 37057: struct {
[; ;pic18f67k40.h: 37058: unsigned CS :4;
[; ;pic18f67k40.h: 37059: };
[; ;pic18f67k40.h: 37060: struct {
[; ;pic18f67k40.h: 37061: unsigned T5CS0 :1;
[; ;pic18f67k40.h: 37062: unsigned T5CS1 :1;
[; ;pic18f67k40.h: 37063: unsigned T5CS2 :1;
[; ;pic18f67k40.h: 37064: unsigned T5CS3 :1;
[; ;pic18f67k40.h: 37065: };
[; ;pic18f67k40.h: 37066: struct {
[; ;pic18f67k40.h: 37067: unsigned CS0 :1;
[; ;pic18f67k40.h: 37068: unsigned CS1 :1;
[; ;pic18f67k40.h: 37069: unsigned CS2 :1;
[; ;pic18f67k40.h: 37070: unsigned CS3 :1;
[; ;pic18f67k40.h: 37071: };
[; ;pic18f67k40.h: 37072: } T5CLKbits_t;
[; ;pic18f67k40.h: 37073: extern volatile T5CLKbits_t T5CLKbits @ 0xFC6;
[; ;pic18f67k40.h: 37121: typedef union {
[; ;pic18f67k40.h: 37122: struct {
[; ;pic18f67k40.h: 37123: unsigned CS :4;
[; ;pic18f67k40.h: 37124: };
[; ;pic18f67k40.h: 37125: struct {
[; ;pic18f67k40.h: 37126: unsigned T5CS0 :1;
[; ;pic18f67k40.h: 37127: unsigned T5CS1 :1;
[; ;pic18f67k40.h: 37128: unsigned T5CS2 :1;
[; ;pic18f67k40.h: 37129: unsigned T5CS3 :1;
[; ;pic18f67k40.h: 37130: };
[; ;pic18f67k40.h: 37131: struct {
[; ;pic18f67k40.h: 37132: unsigned CS0 :1;
[; ;pic18f67k40.h: 37133: unsigned CS1 :1;
[; ;pic18f67k40.h: 37134: unsigned CS2 :1;
[; ;pic18f67k40.h: 37135: unsigned CS3 :1;
[; ;pic18f67k40.h: 37136: };
[; ;pic18f67k40.h: 37137: } TMR5CLKbits_t;
[; ;pic18f67k40.h: 37138: extern volatile TMR5CLKbits_t TMR5CLKbits @ 0xFC6;
[; ;pic18f67k40.h: 37188: extern volatile unsigned short TMR3 @ 0xFC7;
"37190
[; ;pic18f67k40.h: 37190: asm("TMR3 equ 0FC7h");
[; <" TMR3 equ 0FC7h ;# ">
[; ;pic18f67k40.h: 37195: extern volatile unsigned char TMR3L @ 0xFC7;
"37197
[; ;pic18f67k40.h: 37197: asm("TMR3L equ 0FC7h");
[; <" TMR3L equ 0FC7h ;# ">
[; ;pic18f67k40.h: 37200: typedef union {
[; ;pic18f67k40.h: 37201: struct {
[; ;pic18f67k40.h: 37202: unsigned TMR3L0 :1;
[; ;pic18f67k40.h: 37203: unsigned TMR3L1 :1;
[; ;pic18f67k40.h: 37204: unsigned TMR3L2 :1;
[; ;pic18f67k40.h: 37205: unsigned TMR3L3 :1;
[; ;pic18f67k40.h: 37206: unsigned TMR3L4 :1;
[; ;pic18f67k40.h: 37207: unsigned TMR3L5 :1;
[; ;pic18f67k40.h: 37208: unsigned TMR3L6 :1;
[; ;pic18f67k40.h: 37209: unsigned TMR3L7 :1;
[; ;pic18f67k40.h: 37210: };
[; ;pic18f67k40.h: 37211: struct {
[; ;pic18f67k40.h: 37212: unsigned TMR3L :8;
[; ;pic18f67k40.h: 37213: };
[; ;pic18f67k40.h: 37214: struct {
[; ;pic18f67k40.h: 37215: unsigned TMR30 :1;
[; ;pic18f67k40.h: 37216: unsigned TMR31 :1;
[; ;pic18f67k40.h: 37217: unsigned TMR32 :1;
[; ;pic18f67k40.h: 37218: unsigned TMR33 :1;
[; ;pic18f67k40.h: 37219: unsigned TMR34 :1;
[; ;pic18f67k40.h: 37220: unsigned TMR35 :1;
[; ;pic18f67k40.h: 37221: unsigned TMR36 :1;
[; ;pic18f67k40.h: 37222: unsigned TMR37 :1;
[; ;pic18f67k40.h: 37223: };
[; ;pic18f67k40.h: 37224: struct {
[; ;pic18f67k40.h: 37225: unsigned CAL03 :1;
[; ;pic18f67k40.h: 37226: unsigned CAL13 :1;
[; ;pic18f67k40.h: 37227: unsigned CAL23 :1;
[; ;pic18f67k40.h: 37228: unsigned CAL33 :1;
[; ;pic18f67k40.h: 37229: unsigned CAL43 :1;
[; ;pic18f67k40.h: 37230: unsigned CAL53 :1;
[; ;pic18f67k40.h: 37231: unsigned CAL63 :1;
[; ;pic18f67k40.h: 37232: unsigned CAL73 :1;
[; ;pic18f67k40.h: 37233: };
[; ;pic18f67k40.h: 37234: } TMR3Lbits_t;
[; ;pic18f67k40.h: 37235: extern volatile TMR3Lbits_t TMR3Lbits @ 0xFC7;
[; ;pic18f67k40.h: 37365: extern volatile unsigned char TMR3H @ 0xFC8;
"37367
[; ;pic18f67k40.h: 37367: asm("TMR3H equ 0FC8h");
[; <" TMR3H equ 0FC8h ;# ">
[; ;pic18f67k40.h: 37370: typedef union {
[; ;pic18f67k40.h: 37371: struct {
[; ;pic18f67k40.h: 37372: unsigned TMR3H0 :1;
[; ;pic18f67k40.h: 37373: unsigned TMR3H1 :1;
[; ;pic18f67k40.h: 37374: unsigned TMR3H2 :1;
[; ;pic18f67k40.h: 37375: unsigned TMR3H3 :1;
[; ;pic18f67k40.h: 37376: unsigned TMR3H4 :1;
[; ;pic18f67k40.h: 37377: unsigned TMR3H5 :1;
[; ;pic18f67k40.h: 37378: unsigned TMR3H6 :1;
[; ;pic18f67k40.h: 37379: unsigned TMR3H7 :1;
[; ;pic18f67k40.h: 37380: };
[; ;pic18f67k40.h: 37381: struct {
[; ;pic18f67k40.h: 37382: unsigned TMR3H :8;
[; ;pic18f67k40.h: 37383: };
[; ;pic18f67k40.h: 37384: struct {
[; ;pic18f67k40.h: 37385: unsigned TMR38 :1;
[; ;pic18f67k40.h: 37386: unsigned TMR39 :1;
[; ;pic18f67k40.h: 37387: unsigned TMR310 :1;
[; ;pic18f67k40.h: 37388: unsigned TMR311 :1;
[; ;pic18f67k40.h: 37389: unsigned TMR312 :1;
[; ;pic18f67k40.h: 37390: unsigned TMR313 :1;
[; ;pic18f67k40.h: 37391: unsigned TMR314 :1;
[; ;pic18f67k40.h: 37392: unsigned TMR315 :1;
[; ;pic18f67k40.h: 37393: };
[; ;pic18f67k40.h: 37394: } TMR3Hbits_t;
[; ;pic18f67k40.h: 37395: extern volatile TMR3Hbits_t TMR3Hbits @ 0xFC8;
[; ;pic18f67k40.h: 37485: extern volatile unsigned char T3CON @ 0xFC9;
"37487
[; ;pic18f67k40.h: 37487: asm("T3CON equ 0FC9h");
[; <" T3CON equ 0FC9h ;# ">
[; ;pic18f67k40.h: 37490: typedef union {
[; ;pic18f67k40.h: 37491: struct {
[; ;pic18f67k40.h: 37492: unsigned :2;
[; ;pic18f67k40.h: 37493: unsigned NOT_SYNC :1;
[; ;pic18f67k40.h: 37494: };
[; ;pic18f67k40.h: 37495: struct {
[; ;pic18f67k40.h: 37496: unsigned ON :1;
[; ;pic18f67k40.h: 37497: unsigned RD16 :1;
[; ;pic18f67k40.h: 37498: unsigned nSYNC :1;
[; ;pic18f67k40.h: 37499: unsigned :1;
[; ;pic18f67k40.h: 37500: unsigned CKPS :2;
[; ;pic18f67k40.h: 37501: };
[; ;pic18f67k40.h: 37502: struct {
[; ;pic18f67k40.h: 37503: unsigned :2;
[; ;pic18f67k40.h: 37504: unsigned NOT_T3SYNC :1;
[; ;pic18f67k40.h: 37505: };
[; ;pic18f67k40.h: 37506: struct {
[; ;pic18f67k40.h: 37507: unsigned TMR3ON :1;
[; ;pic18f67k40.h: 37508: unsigned T3RD16 :1;
[; ;pic18f67k40.h: 37509: unsigned nT3SYNC :1;
[; ;pic18f67k40.h: 37510: unsigned :1;
[; ;pic18f67k40.h: 37511: unsigned T3CKPS0 :1;
[; ;pic18f67k40.h: 37512: unsigned T3CKPS1 :1;
[; ;pic18f67k40.h: 37513: };
[; ;pic18f67k40.h: 37514: struct {
[; ;pic18f67k40.h: 37515: unsigned :4;
[; ;pic18f67k40.h: 37516: unsigned CKPS0 :1;
[; ;pic18f67k40.h: 37517: unsigned CKPS1 :1;
[; ;pic18f67k40.h: 37518: };
[; ;pic18f67k40.h: 37519: struct {
[; ;pic18f67k40.h: 37520: unsigned :1;
[; ;pic18f67k40.h: 37521: unsigned RD163 :1;
[; ;pic18f67k40.h: 37522: };
[; ;pic18f67k40.h: 37523: } T3CONbits_t;
[; ;pic18f67k40.h: 37524: extern volatile T3CONbits_t T3CONbits @ 0xFC9;
[; ;pic18f67k40.h: 37599: extern volatile unsigned char T3GCON @ 0xFCA;
"37601
[; ;pic18f67k40.h: 37601: asm("T3GCON equ 0FCAh");
[; <" T3GCON equ 0FCAh ;# ">
[; ;pic18f67k40.h: 37604: extern volatile unsigned char PR3 @ 0xFCA;
"37606
[; ;pic18f67k40.h: 37606: asm("PR3 equ 0FCAh");
[; <" PR3 equ 0FCAh ;# ">
[; ;pic18f67k40.h: 37609: typedef union {
[; ;pic18f67k40.h: 37610: struct {
[; ;pic18f67k40.h: 37611: unsigned :3;
[; ;pic18f67k40.h: 37612: unsigned GGO_NOT_DONE :1;
[; ;pic18f67k40.h: 37613: };
[; ;pic18f67k40.h: 37614: struct {
[; ;pic18f67k40.h: 37615: unsigned :2;
[; ;pic18f67k40.h: 37616: unsigned GVAL :1;
[; ;pic18f67k40.h: 37617: unsigned GGO_nDONE :1;
[; ;pic18f67k40.h: 37618: unsigned GSPM :1;
[; ;pic18f67k40.h: 37619: unsigned GTM :1;
[; ;pic18f67k40.h: 37620: unsigned GPOL :1;
[; ;pic18f67k40.h: 37621: unsigned GE :1;
[; ;pic18f67k40.h: 37622: };
[; ;pic18f67k40.h: 37623: struct {
[; ;pic18f67k40.h: 37624: unsigned :3;
[; ;pic18f67k40.h: 37625: unsigned T3GGO_NOT_DONE :1;
[; ;pic18f67k40.h: 37626: };
[; ;pic18f67k40.h: 37627: struct {
[; ;pic18f67k40.h: 37628: unsigned :2;
[; ;pic18f67k40.h: 37629: unsigned T3GVAL :1;
[; ;pic18f67k40.h: 37630: unsigned T3GGO_nDONE :1;
[; ;pic18f67k40.h: 37631: unsigned T3GSPM :1;
[; ;pic18f67k40.h: 37632: unsigned T3GTM :1;
[; ;pic18f67k40.h: 37633: unsigned T3GPOL :1;
[; ;pic18f67k40.h: 37634: unsigned T3GE :1;
[; ;pic18f67k40.h: 37635: };
[; ;pic18f67k40.h: 37636: struct {
[; ;pic18f67k40.h: 37637: unsigned :3;
[; ;pic18f67k40.h: 37638: unsigned T3GGO :1;
[; ;pic18f67k40.h: 37639: };
[; ;pic18f67k40.h: 37640: } T3GCONbits_t;
[; ;pic18f67k40.h: 37641: extern volatile T3GCONbits_t T3GCONbits @ 0xFCA;
[; ;pic18f67k40.h: 37719: typedef union {
[; ;pic18f67k40.h: 37720: struct {
[; ;pic18f67k40.h: 37721: unsigned :3;
[; ;pic18f67k40.h: 37722: unsigned GGO_NOT_DONE :1;
[; ;pic18f67k40.h: 37723: };
[; ;pic18f67k40.h: 37724: struct {
[; ;pic18f67k40.h: 37725: unsigned :2;
[; ;pic18f67k40.h: 37726: unsigned GVAL :1;
[; ;pic18f67k40.h: 37727: unsigned GGO_nDONE :1;
[; ;pic18f67k40.h: 37728: unsigned GSPM :1;
[; ;pic18f67k40.h: 37729: unsigned GTM :1;
[; ;pic18f67k40.h: 37730: unsigned GPOL :1;
[; ;pic18f67k40.h: 37731: unsigned GE :1;
[; ;pic18f67k40.h: 37732: };
[; ;pic18f67k40.h: 37733: struct {
[; ;pic18f67k40.h: 37734: unsigned :3;
[; ;pic18f67k40.h: 37735: unsigned T3GGO_NOT_DONE :1;
[; ;pic18f67k40.h: 37736: };
[; ;pic18f67k40.h: 37737: struct {
[; ;pic18f67k40.h: 37738: unsigned :2;
[; ;pic18f67k40.h: 37739: unsigned T3GVAL :1;
[; ;pic18f67k40.h: 37740: unsigned T3GGO_nDONE :1;
[; ;pic18f67k40.h: 37741: unsigned T3GSPM :1;
[; ;pic18f67k40.h: 37742: unsigned T3GTM :1;
[; ;pic18f67k40.h: 37743: unsigned T3GPOL :1;
[; ;pic18f67k40.h: 37744: unsigned T3GE :1;
[; ;pic18f67k40.h: 37745: };
[; ;pic18f67k40.h: 37746: struct {
[; ;pic18f67k40.h: 37747: unsigned :3;
[; ;pic18f67k40.h: 37748: unsigned T3GGO :1;
[; ;pic18f67k40.h: 37749: };
[; ;pic18f67k40.h: 37750: } PR3bits_t;
[; ;pic18f67k40.h: 37751: extern volatile PR3bits_t PR3bits @ 0xFCA;
[; ;pic18f67k40.h: 37831: extern volatile unsigned char T3GATE @ 0xFCB;
"37833
[; ;pic18f67k40.h: 37833: asm("T3GATE equ 0FCBh");
[; <" T3GATE equ 0FCBh ;# ">
[; ;pic18f67k40.h: 37836: extern volatile unsigned char TMR3GATE @ 0xFCB;
"37838
[; ;pic18f67k40.h: 37838: asm("TMR3GATE equ 0FCBh");
[; <" TMR3GATE equ 0FCBh ;# ">
[; ;pic18f67k40.h: 37841: typedef union {
[; ;pic18f67k40.h: 37842: struct {
[; ;pic18f67k40.h: 37843: unsigned GSS :5;
[; ;pic18f67k40.h: 37844: };
[; ;pic18f67k40.h: 37845: struct {
[; ;pic18f67k40.h: 37846: unsigned GSS0 :1;
[; ;pic18f67k40.h: 37847: unsigned GSS1 :1;
[; ;pic18f67k40.h: 37848: unsigned GSS2 :1;
[; ;pic18f67k40.h: 37849: unsigned GSS3 :1;
[; ;pic18f67k40.h: 37850: };
[; ;pic18f67k40.h: 37851: struct {
[; ;pic18f67k40.h: 37852: unsigned T3GSS0 :1;
[; ;pic18f67k40.h: 37853: unsigned T3GSS1 :1;
[; ;pic18f67k40.h: 37854: unsigned T3GSS2 :1;
[; ;pic18f67k40.h: 37855: unsigned T3GSS3 :1;
[; ;pic18f67k40.h: 37856: };
[; ;pic18f67k40.h: 37857: } T3GATEbits_t;
[; ;pic18f67k40.h: 37858: extern volatile T3GATEbits_t T3GATEbits @ 0xFCB;
[; ;pic18f67k40.h: 37906: typedef union {
[; ;pic18f67k40.h: 37907: struct {
[; ;pic18f67k40.h: 37908: unsigned GSS :5;
[; ;pic18f67k40.h: 37909: };
[; ;pic18f67k40.h: 37910: struct {
[; ;pic18f67k40.h: 37911: unsigned GSS0 :1;
[; ;pic18f67k40.h: 37912: unsigned GSS1 :1;
[; ;pic18f67k40.h: 37913: unsigned GSS2 :1;
[; ;pic18f67k40.h: 37914: unsigned GSS3 :1;
[; ;pic18f67k40.h: 37915: };
[; ;pic18f67k40.h: 37916: struct {
[; ;pic18f67k40.h: 37917: unsigned T3GSS0 :1;
[; ;pic18f67k40.h: 37918: unsigned T3GSS1 :1;
[; ;pic18f67k40.h: 37919: unsigned T3GSS2 :1;
[; ;pic18f67k40.h: 37920: unsigned T3GSS3 :1;
[; ;pic18f67k40.h: 37921: };
[; ;pic18f67k40.h: 37922: } TMR3GATEbits_t;
[; ;pic18f67k40.h: 37923: extern volatile TMR3GATEbits_t TMR3GATEbits @ 0xFCB;
[; ;pic18f67k40.h: 37973: extern volatile unsigned char T3CLK @ 0xFCC;
"37975
[; ;pic18f67k40.h: 37975: asm("T3CLK equ 0FCCh");
[; <" T3CLK equ 0FCCh ;# ">
[; ;pic18f67k40.h: 37978: extern volatile unsigned char TMR3CLK @ 0xFCC;
"37980
[; ;pic18f67k40.h: 37980: asm("TMR3CLK equ 0FCCh");
[; <" TMR3CLK equ 0FCCh ;# ">
[; ;pic18f67k40.h: 37983: typedef union {
[; ;pic18f67k40.h: 37984: struct {
[; ;pic18f67k40.h: 37985: unsigned CS :4;
[; ;pic18f67k40.h: 37986: };
[; ;pic18f67k40.h: 37987: struct {
[; ;pic18f67k40.h: 37988: unsigned T3CS0 :1;
[; ;pic18f67k40.h: 37989: unsigned T3CS1 :1;
[; ;pic18f67k40.h: 37990: unsigned T3CS2 :1;
[; ;pic18f67k40.h: 37991: unsigned T3CS3 :1;
[; ;pic18f67k40.h: 37992: };
[; ;pic18f67k40.h: 37993: struct {
[; ;pic18f67k40.h: 37994: unsigned CS0 :1;
[; ;pic18f67k40.h: 37995: unsigned CS1 :1;
[; ;pic18f67k40.h: 37996: unsigned CS2 :1;
[; ;pic18f67k40.h: 37997: unsigned CS3 :1;
[; ;pic18f67k40.h: 37998: };
[; ;pic18f67k40.h: 37999: } T3CLKbits_t;
[; ;pic18f67k40.h: 38000: extern volatile T3CLKbits_t T3CLKbits @ 0xFCC;
[; ;pic18f67k40.h: 38048: typedef union {
[; ;pic18f67k40.h: 38049: struct {
[; ;pic18f67k40.h: 38050: unsigned CS :4;
[; ;pic18f67k40.h: 38051: };
[; ;pic18f67k40.h: 38052: struct {
[; ;pic18f67k40.h: 38053: unsigned T3CS0 :1;
[; ;pic18f67k40.h: 38054: unsigned T3CS1 :1;
[; ;pic18f67k40.h: 38055: unsigned T3CS2 :1;
[; ;pic18f67k40.h: 38056: unsigned T3CS3 :1;
[; ;pic18f67k40.h: 38057: };
[; ;pic18f67k40.h: 38058: struct {
[; ;pic18f67k40.h: 38059: unsigned CS0 :1;
[; ;pic18f67k40.h: 38060: unsigned CS1 :1;
[; ;pic18f67k40.h: 38061: unsigned CS2 :1;
[; ;pic18f67k40.h: 38062: unsigned CS3 :1;
[; ;pic18f67k40.h: 38063: };
[; ;pic18f67k40.h: 38064: } TMR3CLKbits_t;
[; ;pic18f67k40.h: 38065: extern volatile TMR3CLKbits_t TMR3CLKbits @ 0xFCC;
[; ;pic18f67k40.h: 38115: extern volatile unsigned short TMR1 @ 0xFCD;
"38117
[; ;pic18f67k40.h: 38117: asm("TMR1 equ 0FCDh");
[; <" TMR1 equ 0FCDh ;# ">
[; ;pic18f67k40.h: 38122: extern volatile unsigned char TMR1L @ 0xFCD;
"38124
[; ;pic18f67k40.h: 38124: asm("TMR1L equ 0FCDh");
[; <" TMR1L equ 0FCDh ;# ">
[; ;pic18f67k40.h: 38127: typedef union {
[; ;pic18f67k40.h: 38128: struct {
[; ;pic18f67k40.h: 38129: unsigned TMR1L0 :1;
[; ;pic18f67k40.h: 38130: unsigned TMR1L1 :1;
[; ;pic18f67k40.h: 38131: unsigned TMR1L2 :1;
[; ;pic18f67k40.h: 38132: unsigned TMR1L3 :1;
[; ;pic18f67k40.h: 38133: unsigned TMR1L4 :1;
[; ;pic18f67k40.h: 38134: unsigned TMR1L5 :1;
[; ;pic18f67k40.h: 38135: unsigned TMR1L6 :1;
[; ;pic18f67k40.h: 38136: unsigned TMR1L7 :1;
[; ;pic18f67k40.h: 38137: };
[; ;pic18f67k40.h: 38138: struct {
[; ;pic18f67k40.h: 38139: unsigned TMR1L :8;
[; ;pic18f67k40.h: 38140: };
[; ;pic18f67k40.h: 38141: struct {
[; ;pic18f67k40.h: 38142: unsigned TMR10 :1;
[; ;pic18f67k40.h: 38143: unsigned TMR11 :1;
[; ;pic18f67k40.h: 38144: unsigned TMR12 :1;
[; ;pic18f67k40.h: 38145: unsigned TMR13 :1;
[; ;pic18f67k40.h: 38146: unsigned TMR14 :1;
[; ;pic18f67k40.h: 38147: unsigned TMR15 :1;
[; ;pic18f67k40.h: 38148: unsigned TMR16 :1;
[; ;pic18f67k40.h: 38149: unsigned TMR17 :1;
[; ;pic18f67k40.h: 38150: };
[; ;pic18f67k40.h: 38151: struct {
[; ;pic18f67k40.h: 38152: unsigned CAL01 :1;
[; ;pic18f67k40.h: 38153: unsigned CAL11 :1;
[; ;pic18f67k40.h: 38154: unsigned CAL21 :1;
[; ;pic18f67k40.h: 38155: unsigned CAL31 :1;
[; ;pic18f67k40.h: 38156: unsigned CAL41 :1;
[; ;pic18f67k40.h: 38157: unsigned CAL51 :1;
[; ;pic18f67k40.h: 38158: unsigned CAL61 :1;
[; ;pic18f67k40.h: 38159: unsigned CAL71 :1;
[; ;pic18f67k40.h: 38160: };
[; ;pic18f67k40.h: 38161: } TMR1Lbits_t;
[; ;pic18f67k40.h: 38162: extern volatile TMR1Lbits_t TMR1Lbits @ 0xFCD;
[; ;pic18f67k40.h: 38292: extern volatile unsigned char TMR1H @ 0xFCE;
"38294
[; ;pic18f67k40.h: 38294: asm("TMR1H equ 0FCEh");
[; <" TMR1H equ 0FCEh ;# ">
[; ;pic18f67k40.h: 38297: typedef union {
[; ;pic18f67k40.h: 38298: struct {
[; ;pic18f67k40.h: 38299: unsigned TMR1H0 :1;
[; ;pic18f67k40.h: 38300: unsigned TMR1H1 :1;
[; ;pic18f67k40.h: 38301: unsigned TMR1H2 :1;
[; ;pic18f67k40.h: 38302: unsigned TMR1H3 :1;
[; ;pic18f67k40.h: 38303: unsigned TMR1H4 :1;
[; ;pic18f67k40.h: 38304: unsigned TMR1H5 :1;
[; ;pic18f67k40.h: 38305: unsigned TMR1H6 :1;
[; ;pic18f67k40.h: 38306: unsigned TMR1H7 :1;
[; ;pic18f67k40.h: 38307: };
[; ;pic18f67k40.h: 38308: struct {
[; ;pic18f67k40.h: 38309: unsigned TMR1H :8;
[; ;pic18f67k40.h: 38310: };
[; ;pic18f67k40.h: 38311: struct {
[; ;pic18f67k40.h: 38312: unsigned TMR18 :1;
[; ;pic18f67k40.h: 38313: unsigned TMR19 :1;
[; ;pic18f67k40.h: 38314: unsigned TMR110 :1;
[; ;pic18f67k40.h: 38315: unsigned TMR111 :1;
[; ;pic18f67k40.h: 38316: unsigned TMR112 :1;
[; ;pic18f67k40.h: 38317: unsigned TMR113 :1;
[; ;pic18f67k40.h: 38318: unsigned TMR114 :1;
[; ;pic18f67k40.h: 38319: unsigned TMR115 :1;
[; ;pic18f67k40.h: 38320: };
[; ;pic18f67k40.h: 38321: } TMR1Hbits_t;
[; ;pic18f67k40.h: 38322: extern volatile TMR1Hbits_t TMR1Hbits @ 0xFCE;
[; ;pic18f67k40.h: 38412: extern volatile unsigned char T1CON @ 0xFCF;
"38414
[; ;pic18f67k40.h: 38414: asm("T1CON equ 0FCFh");
[; <" T1CON equ 0FCFh ;# ">
[; ;pic18f67k40.h: 38417: typedef union {
[; ;pic18f67k40.h: 38418: struct {
[; ;pic18f67k40.h: 38419: unsigned :2;
[; ;pic18f67k40.h: 38420: unsigned NOT_SYNC :1;
[; ;pic18f67k40.h: 38421: };
[; ;pic18f67k40.h: 38422: struct {
[; ;pic18f67k40.h: 38423: unsigned ON :1;
[; ;pic18f67k40.h: 38424: unsigned RD16 :1;
[; ;pic18f67k40.h: 38425: unsigned nSYNC :1;
[; ;pic18f67k40.h: 38426: unsigned :1;
[; ;pic18f67k40.h: 38427: unsigned CKPS :2;
[; ;pic18f67k40.h: 38428: };
[; ;pic18f67k40.h: 38429: struct {
[; ;pic18f67k40.h: 38430: unsigned :2;
[; ;pic18f67k40.h: 38431: unsigned NOT_T1SYNC :1;
[; ;pic18f67k40.h: 38432: };
[; ;pic18f67k40.h: 38433: struct {
[; ;pic18f67k40.h: 38434: unsigned TMR1ON :1;
[; ;pic18f67k40.h: 38435: unsigned T1RD16 :1;
[; ;pic18f67k40.h: 38436: unsigned nT1SYNC :1;
[; ;pic18f67k40.h: 38437: unsigned :1;
[; ;pic18f67k40.h: 38438: unsigned T1CKPS0 :1;
[; ;pic18f67k40.h: 38439: unsigned T1CKPS1 :1;
[; ;pic18f67k40.h: 38440: };
[; ;pic18f67k40.h: 38441: struct {
[; ;pic18f67k40.h: 38442: unsigned :4;
[; ;pic18f67k40.h: 38443: unsigned CKPS0 :1;
[; ;pic18f67k40.h: 38444: unsigned CKPS1 :1;
[; ;pic18f67k40.h: 38445: };
[; ;pic18f67k40.h: 38446: struct {
[; ;pic18f67k40.h: 38447: unsigned :1;
[; ;pic18f67k40.h: 38448: unsigned RD161 :1;
[; ;pic18f67k40.h: 38449: };
[; ;pic18f67k40.h: 38450: } T1CONbits_t;
[; ;pic18f67k40.h: 38451: extern volatile T1CONbits_t T1CONbits @ 0xFCF;
[; ;pic18f67k40.h: 38526: extern volatile unsigned char T1GCON @ 0xFD0;
"38528
[; ;pic18f67k40.h: 38528: asm("T1GCON equ 0FD0h");
[; <" T1GCON equ 0FD0h ;# ">
[; ;pic18f67k40.h: 38531: extern volatile unsigned char PR1 @ 0xFD0;
"38533
[; ;pic18f67k40.h: 38533: asm("PR1 equ 0FD0h");
[; <" PR1 equ 0FD0h ;# ">
[; ;pic18f67k40.h: 38536: typedef union {
[; ;pic18f67k40.h: 38537: struct {
[; ;pic18f67k40.h: 38538: unsigned :3;
[; ;pic18f67k40.h: 38539: unsigned GGO_NOT_DONE :1;
[; ;pic18f67k40.h: 38540: };
[; ;pic18f67k40.h: 38541: struct {
[; ;pic18f67k40.h: 38542: unsigned :2;
[; ;pic18f67k40.h: 38543: unsigned GVAL :1;
[; ;pic18f67k40.h: 38544: unsigned GGO_nDONE :1;
[; ;pic18f67k40.h: 38545: unsigned GSPM :1;
[; ;pic18f67k40.h: 38546: unsigned GTM :1;
[; ;pic18f67k40.h: 38547: unsigned GPOL :1;
[; ;pic18f67k40.h: 38548: unsigned GE :1;
[; ;pic18f67k40.h: 38549: };
[; ;pic18f67k40.h: 38550: struct {
[; ;pic18f67k40.h: 38551: unsigned :3;
[; ;pic18f67k40.h: 38552: unsigned T1GGO_NOT_DONE :1;
[; ;pic18f67k40.h: 38553: };
[; ;pic18f67k40.h: 38554: struct {
[; ;pic18f67k40.h: 38555: unsigned :2;
[; ;pic18f67k40.h: 38556: unsigned T1GVAL :1;
[; ;pic18f67k40.h: 38557: unsigned T1GGO_nDONE :1;
[; ;pic18f67k40.h: 38558: unsigned T1GSPM :1;
[; ;pic18f67k40.h: 38559: unsigned T1GTM :1;
[; ;pic18f67k40.h: 38560: unsigned T1GPOL :1;
[; ;pic18f67k40.h: 38561: unsigned T1GE :1;
[; ;pic18f67k40.h: 38562: };
[; ;pic18f67k40.h: 38563: struct {
[; ;pic18f67k40.h: 38564: unsigned :3;
[; ;pic18f67k40.h: 38565: unsigned T1GGO :1;
[; ;pic18f67k40.h: 38566: };
[; ;pic18f67k40.h: 38567: } T1GCONbits_t;
[; ;pic18f67k40.h: 38568: extern volatile T1GCONbits_t T1GCONbits @ 0xFD0;
[; ;pic18f67k40.h: 38646: typedef union {
[; ;pic18f67k40.h: 38647: struct {
[; ;pic18f67k40.h: 38648: unsigned :3;
[; ;pic18f67k40.h: 38649: unsigned GGO_NOT_DONE :1;
[; ;pic18f67k40.h: 38650: };
[; ;pic18f67k40.h: 38651: struct {
[; ;pic18f67k40.h: 38652: unsigned :2;
[; ;pic18f67k40.h: 38653: unsigned GVAL :1;
[; ;pic18f67k40.h: 38654: unsigned GGO_nDONE :1;
[; ;pic18f67k40.h: 38655: unsigned GSPM :1;
[; ;pic18f67k40.h: 38656: unsigned GTM :1;
[; ;pic18f67k40.h: 38657: unsigned GPOL :1;
[; ;pic18f67k40.h: 38658: unsigned GE :1;
[; ;pic18f67k40.h: 38659: };
[; ;pic18f67k40.h: 38660: struct {
[; ;pic18f67k40.h: 38661: unsigned :3;
[; ;pic18f67k40.h: 38662: unsigned T1GGO_NOT_DONE :1;
[; ;pic18f67k40.h: 38663: };
[; ;pic18f67k40.h: 38664: struct {
[; ;pic18f67k40.h: 38665: unsigned :2;
[; ;pic18f67k40.h: 38666: unsigned T1GVAL :1;
[; ;pic18f67k40.h: 38667: unsigned T1GGO_nDONE :1;
[; ;pic18f67k40.h: 38668: unsigned T1GSPM :1;
[; ;pic18f67k40.h: 38669: unsigned T1GTM :1;
[; ;pic18f67k40.h: 38670: unsigned T1GPOL :1;
[; ;pic18f67k40.h: 38671: unsigned T1GE :1;
[; ;pic18f67k40.h: 38672: };
[; ;pic18f67k40.h: 38673: struct {
[; ;pic18f67k40.h: 38674: unsigned :3;
[; ;pic18f67k40.h: 38675: unsigned T1GGO :1;
[; ;pic18f67k40.h: 38676: };
[; ;pic18f67k40.h: 38677: } PR1bits_t;
[; ;pic18f67k40.h: 38678: extern volatile PR1bits_t PR1bits @ 0xFD0;
[; ;pic18f67k40.h: 38758: extern volatile unsigned char T1GATE @ 0xFD1;
"38760
[; ;pic18f67k40.h: 38760: asm("T1GATE equ 0FD1h");
[; <" T1GATE equ 0FD1h ;# ">
[; ;pic18f67k40.h: 38763: extern volatile unsigned char TMR1GATE @ 0xFD1;
"38765
[; ;pic18f67k40.h: 38765: asm("TMR1GATE equ 0FD1h");
[; <" TMR1GATE equ 0FD1h ;# ">
[; ;pic18f67k40.h: 38768: typedef union {
[; ;pic18f67k40.h: 38769: struct {
[; ;pic18f67k40.h: 38770: unsigned GSS :5;
[; ;pic18f67k40.h: 38771: };
[; ;pic18f67k40.h: 38772: struct {
[; ;pic18f67k40.h: 38773: unsigned GSS0 :1;
[; ;pic18f67k40.h: 38774: unsigned GSS1 :1;
[; ;pic18f67k40.h: 38775: unsigned GSS2 :1;
[; ;pic18f67k40.h: 38776: unsigned GSS3 :1;
[; ;pic18f67k40.h: 38777: };
[; ;pic18f67k40.h: 38778: struct {
[; ;pic18f67k40.h: 38779: unsigned T1GSS0 :1;
[; ;pic18f67k40.h: 38780: unsigned T1GSS1 :1;
[; ;pic18f67k40.h: 38781: unsigned T1GSS2 :1;
[; ;pic18f67k40.h: 38782: unsigned T1GSS3 :1;
[; ;pic18f67k40.h: 38783: };
[; ;pic18f67k40.h: 38784: } T1GATEbits_t;
[; ;pic18f67k40.h: 38785: extern volatile T1GATEbits_t T1GATEbits @ 0xFD1;
[; ;pic18f67k40.h: 38833: typedef union {
[; ;pic18f67k40.h: 38834: struct {
[; ;pic18f67k40.h: 38835: unsigned GSS :5;
[; ;pic18f67k40.h: 38836: };
[; ;pic18f67k40.h: 38837: struct {
[; ;pic18f67k40.h: 38838: unsigned GSS0 :1;
[; ;pic18f67k40.h: 38839: unsigned GSS1 :1;
[; ;pic18f67k40.h: 38840: unsigned GSS2 :1;
[; ;pic18f67k40.h: 38841: unsigned GSS3 :1;
[; ;pic18f67k40.h: 38842: };
[; ;pic18f67k40.h: 38843: struct {
[; ;pic18f67k40.h: 38844: unsigned T1GSS0 :1;
[; ;pic18f67k40.h: 38845: unsigned T1GSS1 :1;
[; ;pic18f67k40.h: 38846: unsigned T1GSS2 :1;
[; ;pic18f67k40.h: 38847: unsigned T1GSS3 :1;
[; ;pic18f67k40.h: 38848: };
[; ;pic18f67k40.h: 38849: } TMR1GATEbits_t;
[; ;pic18f67k40.h: 38850: extern volatile TMR1GATEbits_t TMR1GATEbits @ 0xFD1;
[; ;pic18f67k40.h: 38900: extern volatile unsigned char T1CLK @ 0xFD2;
"38902
[; ;pic18f67k40.h: 38902: asm("T1CLK equ 0FD2h");
[; <" T1CLK equ 0FD2h ;# ">
[; ;pic18f67k40.h: 38905: extern volatile unsigned char TMR1CLK @ 0xFD2;
"38907
[; ;pic18f67k40.h: 38907: asm("TMR1CLK equ 0FD2h");
[; <" TMR1CLK equ 0FD2h ;# ">
[; ;pic18f67k40.h: 38910: typedef union {
[; ;pic18f67k40.h: 38911: struct {
[; ;pic18f67k40.h: 38912: unsigned CS :4;
[; ;pic18f67k40.h: 38913: };
[; ;pic18f67k40.h: 38914: struct {
[; ;pic18f67k40.h: 38915: unsigned T1CS0 :1;
[; ;pic18f67k40.h: 38916: unsigned T1CS1 :1;
[; ;pic18f67k40.h: 38917: unsigned T1CS2 :1;
[; ;pic18f67k40.h: 38918: unsigned T1CS3 :1;
[; ;pic18f67k40.h: 38919: };
[; ;pic18f67k40.h: 38920: struct {
[; ;pic18f67k40.h: 38921: unsigned CS0 :1;
[; ;pic18f67k40.h: 38922: unsigned CS1 :1;
[; ;pic18f67k40.h: 38923: unsigned CS2 :1;
[; ;pic18f67k40.h: 38924: unsigned CS3 :1;
[; ;pic18f67k40.h: 38925: };
[; ;pic18f67k40.h: 38926: } T1CLKbits_t;
[; ;pic18f67k40.h: 38927: extern volatile T1CLKbits_t T1CLKbits @ 0xFD2;
[; ;pic18f67k40.h: 38975: typedef union {
[; ;pic18f67k40.h: 38976: struct {
[; ;pic18f67k40.h: 38977: unsigned CS :4;
[; ;pic18f67k40.h: 38978: };
[; ;pic18f67k40.h: 38979: struct {
[; ;pic18f67k40.h: 38980: unsigned T1CS0 :1;
[; ;pic18f67k40.h: 38981: unsigned T1CS1 :1;
[; ;pic18f67k40.h: 38982: unsigned T1CS2 :1;
[; ;pic18f67k40.h: 38983: unsigned T1CS3 :1;
[; ;pic18f67k40.h: 38984: };
[; ;pic18f67k40.h: 38985: struct {
[; ;pic18f67k40.h: 38986: unsigned CS0 :1;
[; ;pic18f67k40.h: 38987: unsigned CS1 :1;
[; ;pic18f67k40.h: 38988: unsigned CS2 :1;
[; ;pic18f67k40.h: 38989: unsigned CS3 :1;
[; ;pic18f67k40.h: 38990: };
[; ;pic18f67k40.h: 38991: } TMR1CLKbits_t;
[; ;pic18f67k40.h: 38992: extern volatile TMR1CLKbits_t TMR1CLKbits @ 0xFD2;
[; ;pic18f67k40.h: 39042: extern volatile unsigned char TMR0L @ 0xFD3;
"39044
[; ;pic18f67k40.h: 39044: asm("TMR0L equ 0FD3h");
[; <" TMR0L equ 0FD3h ;# ">
[; ;pic18f67k40.h: 39047: extern volatile unsigned char TMR0 @ 0xFD3;
"39049
[; ;pic18f67k40.h: 39049: asm("TMR0 equ 0FD3h");
[; <" TMR0 equ 0FD3h ;# ">
[; ;pic18f67k40.h: 39052: typedef union {
[; ;pic18f67k40.h: 39053: struct {
[; ;pic18f67k40.h: 39054: unsigned TMR0L :8;
[; ;pic18f67k40.h: 39055: };
[; ;pic18f67k40.h: 39056: struct {
[; ;pic18f67k40.h: 39057: unsigned TMR0L0 :1;
[; ;pic18f67k40.h: 39058: unsigned TMR0L1 :1;
[; ;pic18f67k40.h: 39059: unsigned TMR0L2 :1;
[; ;pic18f67k40.h: 39060: unsigned TMR0L3 :1;
[; ;pic18f67k40.h: 39061: unsigned TMR0L4 :1;
[; ;pic18f67k40.h: 39062: unsigned TMR0L5 :1;
[; ;pic18f67k40.h: 39063: unsigned TMR0L6 :1;
[; ;pic18f67k40.h: 39064: unsigned TMR0L7 :1;
[; ;pic18f67k40.h: 39065: };
[; ;pic18f67k40.h: 39066: } TMR0Lbits_t;
[; ;pic18f67k40.h: 39067: extern volatile TMR0Lbits_t TMR0Lbits @ 0xFD3;
[; ;pic18f67k40.h: 39115: typedef union {
[; ;pic18f67k40.h: 39116: struct {
[; ;pic18f67k40.h: 39117: unsigned TMR0L :8;
[; ;pic18f67k40.h: 39118: };
[; ;pic18f67k40.h: 39119: struct {
[; ;pic18f67k40.h: 39120: unsigned TMR0L0 :1;
[; ;pic18f67k40.h: 39121: unsigned TMR0L1 :1;
[; ;pic18f67k40.h: 39122: unsigned TMR0L2 :1;
[; ;pic18f67k40.h: 39123: unsigned TMR0L3 :1;
[; ;pic18f67k40.h: 39124: unsigned TMR0L4 :1;
[; ;pic18f67k40.h: 39125: unsigned TMR0L5 :1;
[; ;pic18f67k40.h: 39126: unsigned TMR0L6 :1;
[; ;pic18f67k40.h: 39127: unsigned TMR0L7 :1;
[; ;pic18f67k40.h: 39128: };
[; ;pic18f67k40.h: 39129: } TMR0bits_t;
[; ;pic18f67k40.h: 39130: extern volatile TMR0bits_t TMR0bits @ 0xFD3;
[; ;pic18f67k40.h: 39180: extern volatile unsigned char TMR0H @ 0xFD4;
"39182
[; ;pic18f67k40.h: 39182: asm("TMR0H equ 0FD4h");
[; <" TMR0H equ 0FD4h ;# ">
[; ;pic18f67k40.h: 39185: extern volatile unsigned char PR0 @ 0xFD4;
"39187
[; ;pic18f67k40.h: 39187: asm("PR0 equ 0FD4h");
[; <" PR0 equ 0FD4h ;# ">
[; ;pic18f67k40.h: 39190: typedef union {
[; ;pic18f67k40.h: 39191: struct {
[; ;pic18f67k40.h: 39192: unsigned TMR0H :8;
[; ;pic18f67k40.h: 39193: };
[; ;pic18f67k40.h: 39194: struct {
[; ;pic18f67k40.h: 39195: unsigned T0PR :8;
[; ;pic18f67k40.h: 39196: };
[; ;pic18f67k40.h: 39197: struct {
[; ;pic18f67k40.h: 39198: unsigned TMR0H0 :1;
[; ;pic18f67k40.h: 39199: unsigned TMR0H1 :1;
[; ;pic18f67k40.h: 39200: unsigned TMR0H2 :1;
[; ;pic18f67k40.h: 39201: unsigned TMR0H3 :1;
[; ;pic18f67k40.h: 39202: unsigned TMR0H4 :1;
[; ;pic18f67k40.h: 39203: unsigned TMR0H5 :1;
[; ;pic18f67k40.h: 39204: unsigned TMR0H6 :1;
[; ;pic18f67k40.h: 39205: unsigned TMR0H7 :1;
[; ;pic18f67k40.h: 39206: };
[; ;pic18f67k40.h: 39207: struct {
[; ;pic18f67k40.h: 39208: unsigned T0PR0 :1;
[; ;pic18f67k40.h: 39209: unsigned T0PR1 :1;
[; ;pic18f67k40.h: 39210: unsigned T0PR2 :1;
[; ;pic18f67k40.h: 39211: unsigned T0PR3 :1;
[; ;pic18f67k40.h: 39212: unsigned T0PR4 :1;
[; ;pic18f67k40.h: 39213: unsigned T0PR5 :1;
[; ;pic18f67k40.h: 39214: unsigned T0PR6 :1;
[; ;pic18f67k40.h: 39215: unsigned T0PR7 :1;
[; ;pic18f67k40.h: 39216: };
[; ;pic18f67k40.h: 39217: } TMR0Hbits_t;
[; ;pic18f67k40.h: 39218: extern volatile TMR0Hbits_t TMR0Hbits @ 0xFD4;
[; ;pic18f67k40.h: 39311: typedef union {
[; ;pic18f67k40.h: 39312: struct {
[; ;pic18f67k40.h: 39313: unsigned TMR0H :8;
[; ;pic18f67k40.h: 39314: };
[; ;pic18f67k40.h: 39315: struct {
[; ;pic18f67k40.h: 39316: unsigned T0PR :8;
[; ;pic18f67k40.h: 39317: };
[; ;pic18f67k40.h: 39318: struct {
[; ;pic18f67k40.h: 39319: unsigned TMR0H0 :1;
[; ;pic18f67k40.h: 39320: unsigned TMR0H1 :1;
[; ;pic18f67k40.h: 39321: unsigned TMR0H2 :1;
[; ;pic18f67k40.h: 39322: unsigned TMR0H3 :1;
[; ;pic18f67k40.h: 39323: unsigned TMR0H4 :1;
[; ;pic18f67k40.h: 39324: unsigned TMR0H5 :1;
[; ;pic18f67k40.h: 39325: unsigned TMR0H6 :1;
[; ;pic18f67k40.h: 39326: unsigned TMR0H7 :1;
[; ;pic18f67k40.h: 39327: };
[; ;pic18f67k40.h: 39328: struct {
[; ;pic18f67k40.h: 39329: unsigned T0PR0 :1;
[; ;pic18f67k40.h: 39330: unsigned T0PR1 :1;
[; ;pic18f67k40.h: 39331: unsigned T0PR2 :1;
[; ;pic18f67k40.h: 39332: unsigned T0PR3 :1;
[; ;pic18f67k40.h: 39333: unsigned T0PR4 :1;
[; ;pic18f67k40.h: 39334: unsigned T0PR5 :1;
[; ;pic18f67k40.h: 39335: unsigned T0PR6 :1;
[; ;pic18f67k40.h: 39336: unsigned T0PR7 :1;
[; ;pic18f67k40.h: 39337: };
[; ;pic18f67k40.h: 39338: } PR0bits_t;
[; ;pic18f67k40.h: 39339: extern volatile PR0bits_t PR0bits @ 0xFD4;
[; ;pic18f67k40.h: 39434: extern volatile unsigned char T0CON0 @ 0xFD5;
"39436
[; ;pic18f67k40.h: 39436: asm("T0CON0 equ 0FD5h");
[; <" T0CON0 equ 0FD5h ;# ">
[; ;pic18f67k40.h: 39439: typedef union {
[; ;pic18f67k40.h: 39440: struct {
[; ;pic18f67k40.h: 39441: unsigned T0OUTPS :4;
[; ;pic18f67k40.h: 39442: unsigned T016BIT :1;
[; ;pic18f67k40.h: 39443: unsigned T0OUT :1;
[; ;pic18f67k40.h: 39444: unsigned :1;
[; ;pic18f67k40.h: 39445: unsigned T0EN :1;
[; ;pic18f67k40.h: 39446: };
[; ;pic18f67k40.h: 39447: struct {
[; ;pic18f67k40.h: 39448: unsigned T0OUTPS0 :1;
[; ;pic18f67k40.h: 39449: unsigned T0OUTPS1 :1;
[; ;pic18f67k40.h: 39450: unsigned T0OUTPS2 :1;
[; ;pic18f67k40.h: 39451: unsigned T0OUTPS3 :1;
[; ;pic18f67k40.h: 39452: };
[; ;pic18f67k40.h: 39453: } T0CON0bits_t;
[; ;pic18f67k40.h: 39454: extern volatile T0CON0bits_t T0CON0bits @ 0xFD5;
[; ;pic18f67k40.h: 39499: extern volatile unsigned char T0CON1 @ 0xFD6;
"39501
[; ;pic18f67k40.h: 39501: asm("T0CON1 equ 0FD6h");
[; <" T0CON1 equ 0FD6h ;# ">
[; ;pic18f67k40.h: 39504: typedef union {
[; ;pic18f67k40.h: 39505: struct {
[; ;pic18f67k40.h: 39506: unsigned T0CKPS :4;
[; ;pic18f67k40.h: 39507: unsigned T0ASYNC :1;
[; ;pic18f67k40.h: 39508: unsigned T0CS :3;
[; ;pic18f67k40.h: 39509: };
[; ;pic18f67k40.h: 39510: struct {
[; ;pic18f67k40.h: 39511: unsigned T0CKPS0 :1;
[; ;pic18f67k40.h: 39512: unsigned T0CKPS1 :1;
[; ;pic18f67k40.h: 39513: unsigned T0CKPS2 :1;
[; ;pic18f67k40.h: 39514: unsigned T0CKPS3 :1;
[; ;pic18f67k40.h: 39515: unsigned :1;
[; ;pic18f67k40.h: 39516: unsigned T0CS0 :1;
[; ;pic18f67k40.h: 39517: unsigned T0CS1 :1;
[; ;pic18f67k40.h: 39518: unsigned T0CS2 :1;
[; ;pic18f67k40.h: 39519: };
[; ;pic18f67k40.h: 39520: struct {
[; ;pic18f67k40.h: 39521: unsigned T0PS0 :1;
[; ;pic18f67k40.h: 39522: unsigned T0PS1 :1;
[; ;pic18f67k40.h: 39523: unsigned T0PS2 :1;
[; ;pic18f67k40.h: 39524: unsigned T0PS3 :1;
[; ;pic18f67k40.h: 39525: };
[; ;pic18f67k40.h: 39526: struct {
[; ;pic18f67k40.h: 39527: unsigned T0PS :4;
[; ;pic18f67k40.h: 39528: };
[; ;pic18f67k40.h: 39529: } T0CON1bits_t;
[; ;pic18f67k40.h: 39530: extern volatile T0CON1bits_t T0CON1bits @ 0xFD6;
[; ;pic18f67k40.h: 39610: extern volatile unsigned char PCON0 @ 0xFD7;
"39612
[; ;pic18f67k40.h: 39612: asm("PCON0 equ 0FD7h");
[; <" PCON0 equ 0FD7h ;# ">
[; ;pic18f67k40.h: 39615: typedef union {
[; ;pic18f67k40.h: 39616: struct {
[; ;pic18f67k40.h: 39617: unsigned NOT_BOR :1;
[; ;pic18f67k40.h: 39618: };
[; ;pic18f67k40.h: 39619: struct {
[; ;pic18f67k40.h: 39620: unsigned :1;
[; ;pic18f67k40.h: 39621: unsigned NOT_POR :1;
[; ;pic18f67k40.h: 39622: };
[; ;pic18f67k40.h: 39623: struct {
[; ;pic18f67k40.h: 39624: unsigned :2;
[; ;pic18f67k40.h: 39625: unsigned NOT_RI :1;
[; ;pic18f67k40.h: 39626: };
[; ;pic18f67k40.h: 39627: struct {
[; ;pic18f67k40.h: 39628: unsigned :3;
[; ;pic18f67k40.h: 39629: unsigned NOT_RMCLR :1;
[; ;pic18f67k40.h: 39630: };
[; ;pic18f67k40.h: 39631: struct {
[; ;pic18f67k40.h: 39632: unsigned :4;
[; ;pic18f67k40.h: 39633: unsigned NOT_RWDT :1;
[; ;pic18f67k40.h: 39634: };
[; ;pic18f67k40.h: 39635: struct {
[; ;pic18f67k40.h: 39636: unsigned :5;
[; ;pic18f67k40.h: 39637: unsigned NOT_WDTWV :1;
[; ;pic18f67k40.h: 39638: };
[; ;pic18f67k40.h: 39639: struct {
[; ;pic18f67k40.h: 39640: unsigned nBOR :1;
[; ;pic18f67k40.h: 39641: unsigned nPOR :1;
[; ;pic18f67k40.h: 39642: unsigned nRI :1;
[; ;pic18f67k40.h: 39643: unsigned nRMCLR :1;
[; ;pic18f67k40.h: 39644: unsigned nRWDT :1;
[; ;pic18f67k40.h: 39645: unsigned nWDTWV :1;
[; ;pic18f67k40.h: 39646: unsigned STKUNF :1;
[; ;pic18f67k40.h: 39647: unsigned STKOVF :1;
[; ;pic18f67k40.h: 39648: };
[; ;pic18f67k40.h: 39649: struct {
[; ;pic18f67k40.h: 39650: unsigned BOR :1;
[; ;pic18f67k40.h: 39651: unsigned POR :1;
[; ;pic18f67k40.h: 39652: unsigned RI :1;
[; ;pic18f67k40.h: 39653: unsigned RMCLR :1;
[; ;pic18f67k40.h: 39654: unsigned RWDT :1;
[; ;pic18f67k40.h: 39655: unsigned WDTWV :1;
[; ;pic18f67k40.h: 39656: };
[; ;pic18f67k40.h: 39657: } PCON0bits_t;
[; ;pic18f67k40.h: 39658: extern volatile PCON0bits_t PCON0bits @ 0xFD7;
[; ;pic18f67k40.h: 39763: extern volatile unsigned char STATUS @ 0xFD8;
"39765
[; ;pic18f67k40.h: 39765: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f67k40.h: 39768: typedef union {
[; ;pic18f67k40.h: 39769: struct {
[; ;pic18f67k40.h: 39770: unsigned :5;
[; ;pic18f67k40.h: 39771: unsigned NOT_PD :1;
[; ;pic18f67k40.h: 39772: };
[; ;pic18f67k40.h: 39773: struct {
[; ;pic18f67k40.h: 39774: unsigned :6;
[; ;pic18f67k40.h: 39775: unsigned NOT_TO :1;
[; ;pic18f67k40.h: 39776: };
[; ;pic18f67k40.h: 39777: struct {
[; ;pic18f67k40.h: 39778: unsigned C :1;
[; ;pic18f67k40.h: 39779: unsigned DC :1;
[; ;pic18f67k40.h: 39780: unsigned Z :1;
[; ;pic18f67k40.h: 39781: unsigned OV :1;
[; ;pic18f67k40.h: 39782: unsigned N :1;
[; ;pic18f67k40.h: 39783: unsigned nPD :1;
[; ;pic18f67k40.h: 39784: unsigned nTO :1;
[; ;pic18f67k40.h: 39785: };
[; ;pic18f67k40.h: 39786: struct {
[; ;pic18f67k40.h: 39787: unsigned :5;
[; ;pic18f67k40.h: 39788: unsigned PD :1;
[; ;pic18f67k40.h: 39789: unsigned TO :1;
[; ;pic18f67k40.h: 39790: };
[; ;pic18f67k40.h: 39791: struct {
[; ;pic18f67k40.h: 39792: unsigned CARRY :1;
[; ;pic18f67k40.h: 39793: unsigned :1;
[; ;pic18f67k40.h: 39794: unsigned ZERO :1;
[; ;pic18f67k40.h: 39795: unsigned OVERFLOW :1;
[; ;pic18f67k40.h: 39796: unsigned NEGATIVE :1;
[; ;pic18f67k40.h: 39797: };
[; ;pic18f67k40.h: 39798: } STATUSbits_t;
[; ;pic18f67k40.h: 39799: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f67k40.h: 39879: extern volatile unsigned short FSR2 @ 0xFD9;
"39881
[; ;pic18f67k40.h: 39881: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f67k40.h: 39886: extern volatile unsigned char FSR2L @ 0xFD9;
"39888
[; ;pic18f67k40.h: 39888: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f67k40.h: 39891: typedef union {
[; ;pic18f67k40.h: 39892: struct {
[; ;pic18f67k40.h: 39893: unsigned FSR2L :8;
[; ;pic18f67k40.h: 39894: };
[; ;pic18f67k40.h: 39895: } FSR2Lbits_t;
[; ;pic18f67k40.h: 39896: extern volatile FSR2Lbits_t FSR2Lbits @ 0xFD9;
[; ;pic18f67k40.h: 39906: extern volatile unsigned char FSR2H @ 0xFDA;
"39908
[; ;pic18f67k40.h: 39908: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f67k40.h: 39913: extern volatile unsigned char PLUSW2 @ 0xFDB;
"39915
[; ;pic18f67k40.h: 39915: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f67k40.h: 39918: typedef union {
[; ;pic18f67k40.h: 39919: struct {
[; ;pic18f67k40.h: 39920: unsigned PLUSW2 :8;
[; ;pic18f67k40.h: 39921: };
[; ;pic18f67k40.h: 39922: } PLUSW2bits_t;
[; ;pic18f67k40.h: 39923: extern volatile PLUSW2bits_t PLUSW2bits @ 0xFDB;
[; ;pic18f67k40.h: 39933: extern volatile unsigned char PREINC2 @ 0xFDC;
"39935
[; ;pic18f67k40.h: 39935: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f67k40.h: 39938: typedef union {
[; ;pic18f67k40.h: 39939: struct {
[; ;pic18f67k40.h: 39940: unsigned PREINC2 :8;
[; ;pic18f67k40.h: 39941: };
[; ;pic18f67k40.h: 39942: } PREINC2bits_t;
[; ;pic18f67k40.h: 39943: extern volatile PREINC2bits_t PREINC2bits @ 0xFDC;
[; ;pic18f67k40.h: 39953: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"39955
[; ;pic18f67k40.h: 39955: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f67k40.h: 39958: typedef union {
[; ;pic18f67k40.h: 39959: struct {
[; ;pic18f67k40.h: 39960: unsigned POSTDEC2 :8;
[; ;pic18f67k40.h: 39961: };
[; ;pic18f67k40.h: 39962: } POSTDEC2bits_t;
[; ;pic18f67k40.h: 39963: extern volatile POSTDEC2bits_t POSTDEC2bits @ 0xFDD;
[; ;pic18f67k40.h: 39973: extern volatile unsigned char POSTINC2 @ 0xFDE;
"39975
[; ;pic18f67k40.h: 39975: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f67k40.h: 39978: typedef union {
[; ;pic18f67k40.h: 39979: struct {
[; ;pic18f67k40.h: 39980: unsigned POSTINC2 :8;
[; ;pic18f67k40.h: 39981: };
[; ;pic18f67k40.h: 39982: } POSTINC2bits_t;
[; ;pic18f67k40.h: 39983: extern volatile POSTINC2bits_t POSTINC2bits @ 0xFDE;
[; ;pic18f67k40.h: 39993: extern volatile unsigned char INDF2 @ 0xFDF;
"39995
[; ;pic18f67k40.h: 39995: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f67k40.h: 39998: typedef union {
[; ;pic18f67k40.h: 39999: struct {
[; ;pic18f67k40.h: 40000: unsigned INDF2 :8;
[; ;pic18f67k40.h: 40001: };
[; ;pic18f67k40.h: 40002: } INDF2bits_t;
[; ;pic18f67k40.h: 40003: extern volatile INDF2bits_t INDF2bits @ 0xFDF;
[; ;pic18f67k40.h: 40013: extern volatile unsigned char BSR @ 0xFE0;
"40015
[; ;pic18f67k40.h: 40015: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f67k40.h: 40020: extern volatile unsigned short FSR1 @ 0xFE1;
"40022
[; ;pic18f67k40.h: 40022: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f67k40.h: 40027: extern volatile unsigned char FSR1L @ 0xFE1;
"40029
[; ;pic18f67k40.h: 40029: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f67k40.h: 40032: typedef union {
[; ;pic18f67k40.h: 40033: struct {
[; ;pic18f67k40.h: 40034: unsigned FSR1L :8;
[; ;pic18f67k40.h: 40035: };
[; ;pic18f67k40.h: 40036: } FSR1Lbits_t;
[; ;pic18f67k40.h: 40037: extern volatile FSR1Lbits_t FSR1Lbits @ 0xFE1;
[; ;pic18f67k40.h: 40047: extern volatile unsigned char FSR1H @ 0xFE2;
"40049
[; ;pic18f67k40.h: 40049: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f67k40.h: 40054: extern volatile unsigned char PLUSW1 @ 0xFE3;
"40056
[; ;pic18f67k40.h: 40056: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f67k40.h: 40059: typedef union {
[; ;pic18f67k40.h: 40060: struct {
[; ;pic18f67k40.h: 40061: unsigned PLUSW1 :8;
[; ;pic18f67k40.h: 40062: };
[; ;pic18f67k40.h: 40063: } PLUSW1bits_t;
[; ;pic18f67k40.h: 40064: extern volatile PLUSW1bits_t PLUSW1bits @ 0xFE3;
[; ;pic18f67k40.h: 40074: extern volatile unsigned char PREINC1 @ 0xFE4;
"40076
[; ;pic18f67k40.h: 40076: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f67k40.h: 40079: typedef union {
[; ;pic18f67k40.h: 40080: struct {
[; ;pic18f67k40.h: 40081: unsigned PREINC1 :8;
[; ;pic18f67k40.h: 40082: };
[; ;pic18f67k40.h: 40083: } PREINC1bits_t;
[; ;pic18f67k40.h: 40084: extern volatile PREINC1bits_t PREINC1bits @ 0xFE4;
[; ;pic18f67k40.h: 40094: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"40096
[; ;pic18f67k40.h: 40096: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f67k40.h: 40099: typedef union {
[; ;pic18f67k40.h: 40100: struct {
[; ;pic18f67k40.h: 40101: unsigned POSTDEC1 :8;
[; ;pic18f67k40.h: 40102: };
[; ;pic18f67k40.h: 40103: } POSTDEC1bits_t;
[; ;pic18f67k40.h: 40104: extern volatile POSTDEC1bits_t POSTDEC1bits @ 0xFE5;
[; ;pic18f67k40.h: 40114: extern volatile unsigned char POSTINC1 @ 0xFE6;
"40116
[; ;pic18f67k40.h: 40116: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f67k40.h: 40119: typedef union {
[; ;pic18f67k40.h: 40120: struct {
[; ;pic18f67k40.h: 40121: unsigned POSTINC1 :8;
[; ;pic18f67k40.h: 40122: };
[; ;pic18f67k40.h: 40123: } POSTINC1bits_t;
[; ;pic18f67k40.h: 40124: extern volatile POSTINC1bits_t POSTINC1bits @ 0xFE6;
[; ;pic18f67k40.h: 40134: extern volatile unsigned char INDF1 @ 0xFE7;
"40136
[; ;pic18f67k40.h: 40136: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f67k40.h: 40139: typedef union {
[; ;pic18f67k40.h: 40140: struct {
[; ;pic18f67k40.h: 40141: unsigned INDF1 :8;
[; ;pic18f67k40.h: 40142: };
[; ;pic18f67k40.h: 40143: } INDF1bits_t;
[; ;pic18f67k40.h: 40144: extern volatile INDF1bits_t INDF1bits @ 0xFE7;
[; ;pic18f67k40.h: 40154: extern volatile unsigned char WREG @ 0xFE8;
"40156
[; ;pic18f67k40.h: 40156: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f67k40.h: 40164: typedef union {
[; ;pic18f67k40.h: 40165: struct {
[; ;pic18f67k40.h: 40166: unsigned WREG :8;
[; ;pic18f67k40.h: 40167: };
[; ;pic18f67k40.h: 40168: } WREGbits_t;
[; ;pic18f67k40.h: 40169: extern volatile WREGbits_t WREGbits @ 0xFE8;
[; ;pic18f67k40.h: 40177: typedef union {
[; ;pic18f67k40.h: 40178: struct {
[; ;pic18f67k40.h: 40179: unsigned WREG :8;
[; ;pic18f67k40.h: 40180: };
[; ;pic18f67k40.h: 40181: } Wbits_t;
[; ;pic18f67k40.h: 40182: extern volatile Wbits_t Wbits @ 0xFE8;
[; ;pic18f67k40.h: 40192: extern volatile unsigned short FSR0 @ 0xFE9;
"40194
[; ;pic18f67k40.h: 40194: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f67k40.h: 40199: extern volatile unsigned char FSR0L @ 0xFE9;
"40201
[; ;pic18f67k40.h: 40201: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f67k40.h: 40204: typedef union {
[; ;pic18f67k40.h: 40205: struct {
[; ;pic18f67k40.h: 40206: unsigned FSR0L :8;
[; ;pic18f67k40.h: 40207: };
[; ;pic18f67k40.h: 40208: } FSR0Lbits_t;
[; ;pic18f67k40.h: 40209: extern volatile FSR0Lbits_t FSR0Lbits @ 0xFE9;
[; ;pic18f67k40.h: 40219: extern volatile unsigned char FSR0H @ 0xFEA;
"40221
[; ;pic18f67k40.h: 40221: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f67k40.h: 40226: extern volatile unsigned char PLUSW0 @ 0xFEB;
"40228
[; ;pic18f67k40.h: 40228: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f67k40.h: 40231: typedef union {
[; ;pic18f67k40.h: 40232: struct {
[; ;pic18f67k40.h: 40233: unsigned PLUSW0 :8;
[; ;pic18f67k40.h: 40234: };
[; ;pic18f67k40.h: 40235: } PLUSW0bits_t;
[; ;pic18f67k40.h: 40236: extern volatile PLUSW0bits_t PLUSW0bits @ 0xFEB;
[; ;pic18f67k40.h: 40246: extern volatile unsigned char PREINC0 @ 0xFEC;
"40248
[; ;pic18f67k40.h: 40248: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f67k40.h: 40251: typedef union {
[; ;pic18f67k40.h: 40252: struct {
[; ;pic18f67k40.h: 40253: unsigned PREINC0 :8;
[; ;pic18f67k40.h: 40254: };
[; ;pic18f67k40.h: 40255: } PREINC0bits_t;
[; ;pic18f67k40.h: 40256: extern volatile PREINC0bits_t PREINC0bits @ 0xFEC;
[; ;pic18f67k40.h: 40266: extern volatile unsigned char POSTDEC0 @ 0xFED;
"40268
[; ;pic18f67k40.h: 40268: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f67k40.h: 40271: typedef union {
[; ;pic18f67k40.h: 40272: struct {
[; ;pic18f67k40.h: 40273: unsigned POSTDEC0 :8;
[; ;pic18f67k40.h: 40274: };
[; ;pic18f67k40.h: 40275: } POSTDEC0bits_t;
[; ;pic18f67k40.h: 40276: extern volatile POSTDEC0bits_t POSTDEC0bits @ 0xFED;
[; ;pic18f67k40.h: 40286: extern volatile unsigned char POSTINC0 @ 0xFEE;
"40288
[; ;pic18f67k40.h: 40288: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f67k40.h: 40291: typedef union {
[; ;pic18f67k40.h: 40292: struct {
[; ;pic18f67k40.h: 40293: unsigned POSTINC0 :8;
[; ;pic18f67k40.h: 40294: };
[; ;pic18f67k40.h: 40295: } POSTINC0bits_t;
[; ;pic18f67k40.h: 40296: extern volatile POSTINC0bits_t POSTINC0bits @ 0xFEE;
[; ;pic18f67k40.h: 40306: extern volatile unsigned char INDF0 @ 0xFEF;
"40308
[; ;pic18f67k40.h: 40308: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f67k40.h: 40311: typedef union {
[; ;pic18f67k40.h: 40312: struct {
[; ;pic18f67k40.h: 40313: unsigned INDF0 :8;
[; ;pic18f67k40.h: 40314: };
[; ;pic18f67k40.h: 40315: } INDF0bits_t;
[; ;pic18f67k40.h: 40316: extern volatile INDF0bits_t INDF0bits @ 0xFEF;
[; ;pic18f67k40.h: 40326: extern volatile unsigned char INTCON @ 0xFF2;
"40328
[; ;pic18f67k40.h: 40328: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f67k40.h: 40331: typedef union {
[; ;pic18f67k40.h: 40332: struct {
[; ;pic18f67k40.h: 40333: unsigned INT0EDG :1;
[; ;pic18f67k40.h: 40334: unsigned INT1EDG :1;
[; ;pic18f67k40.h: 40335: unsigned INT2EDG :1;
[; ;pic18f67k40.h: 40336: unsigned INT3EDG :1;
[; ;pic18f67k40.h: 40337: unsigned :1;
[; ;pic18f67k40.h: 40338: unsigned IPEN :1;
[; ;pic18f67k40.h: 40339: unsigned PEIE_GIEL :1;
[; ;pic18f67k40.h: 40340: unsigned GIE_GIEH :1;
[; ;pic18f67k40.h: 40341: };
[; ;pic18f67k40.h: 40342: struct {
[; ;pic18f67k40.h: 40343: unsigned :6;
[; ;pic18f67k40.h: 40344: unsigned PEIE :1;
[; ;pic18f67k40.h: 40345: unsigned GIE :1;
[; ;pic18f67k40.h: 40346: };
[; ;pic18f67k40.h: 40347: struct {
[; ;pic18f67k40.h: 40348: unsigned :6;
[; ;pic18f67k40.h: 40349: unsigned GIEL :1;
[; ;pic18f67k40.h: 40350: unsigned GIEH :1;
[; ;pic18f67k40.h: 40351: };
[; ;pic18f67k40.h: 40352: } INTCONbits_t;
[; ;pic18f67k40.h: 40353: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f67k40.h: 40413: extern volatile unsigned short PROD @ 0xFF3;
"40415
[; ;pic18f67k40.h: 40415: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f67k40.h: 40420: extern volatile unsigned char PRODL @ 0xFF3;
"40422
[; ;pic18f67k40.h: 40422: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f67k40.h: 40425: typedef union {
[; ;pic18f67k40.h: 40426: struct {
[; ;pic18f67k40.h: 40427: unsigned PRODL :8;
[; ;pic18f67k40.h: 40428: };
[; ;pic18f67k40.h: 40429: } PRODLbits_t;
[; ;pic18f67k40.h: 40430: extern volatile PRODLbits_t PRODLbits @ 0xFF3;
[; ;pic18f67k40.h: 40440: extern volatile unsigned char PRODH @ 0xFF4;
"40442
[; ;pic18f67k40.h: 40442: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f67k40.h: 40445: typedef union {
[; ;pic18f67k40.h: 40446: struct {
[; ;pic18f67k40.h: 40447: unsigned PRODH :8;
[; ;pic18f67k40.h: 40448: };
[; ;pic18f67k40.h: 40449: } PRODHbits_t;
[; ;pic18f67k40.h: 40450: extern volatile PRODHbits_t PRODHbits @ 0xFF4;
[; ;pic18f67k40.h: 40460: extern volatile unsigned char TABLAT @ 0xFF5;
"40462
[; ;pic18f67k40.h: 40462: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f67k40.h: 40465: typedef union {
[; ;pic18f67k40.h: 40466: struct {
[; ;pic18f67k40.h: 40467: unsigned TABLAT :8;
[; ;pic18f67k40.h: 40468: };
[; ;pic18f67k40.h: 40469: } TABLATbits_t;
[; ;pic18f67k40.h: 40470: extern volatile TABLATbits_t TABLATbits @ 0xFF5;
[; ;pic18f67k40.h: 40481: extern volatile unsigned short long TBLPTR @ 0xFF6;
"40484
[; ;pic18f67k40.h: 40484: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f67k40.h: 40489: extern volatile unsigned char TBLPTRL @ 0xFF6;
"40491
[; ;pic18f67k40.h: 40491: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f67k40.h: 40494: typedef union {
[; ;pic18f67k40.h: 40495: struct {
[; ;pic18f67k40.h: 40496: unsigned TBLPTRL :8;
[; ;pic18f67k40.h: 40497: };
[; ;pic18f67k40.h: 40498: } TBLPTRLbits_t;
[; ;pic18f67k40.h: 40499: extern volatile TBLPTRLbits_t TBLPTRLbits @ 0xFF6;
[; ;pic18f67k40.h: 40509: extern volatile unsigned char TBLPTRH @ 0xFF7;
"40511
[; ;pic18f67k40.h: 40511: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f67k40.h: 40514: typedef union {
[; ;pic18f67k40.h: 40515: struct {
[; ;pic18f67k40.h: 40516: unsigned TBLPTRH :8;
[; ;pic18f67k40.h: 40517: };
[; ;pic18f67k40.h: 40518: } TBLPTRHbits_t;
[; ;pic18f67k40.h: 40519: extern volatile TBLPTRHbits_t TBLPTRHbits @ 0xFF7;
[; ;pic18f67k40.h: 40529: extern volatile unsigned char TBLPTRU @ 0xFF8;
"40531
[; ;pic18f67k40.h: 40531: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f67k40.h: 40534: typedef union {
[; ;pic18f67k40.h: 40535: struct {
[; ;pic18f67k40.h: 40536: unsigned TBLPTRU :6;
[; ;pic18f67k40.h: 40537: };
[; ;pic18f67k40.h: 40538: struct {
[; ;pic18f67k40.h: 40539: unsigned :5;
[; ;pic18f67k40.h: 40540: unsigned ACSS :1;
[; ;pic18f67k40.h: 40541: };
[; ;pic18f67k40.h: 40542: } TBLPTRUbits_t;
[; ;pic18f67k40.h: 40543: extern volatile TBLPTRUbits_t TBLPTRUbits @ 0xFF8;
[; ;pic18f67k40.h: 40559: extern volatile unsigned short long PCLAT @ 0xFF9;
"40562
[; ;pic18f67k40.h: 40562: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f67k40.h: 40566: extern volatile unsigned short long PC @ 0xFF9;
"40569
[; ;pic18f67k40.h: 40569: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f67k40.h: 40574: extern volatile unsigned char PCL @ 0xFF9;
"40576
[; ;pic18f67k40.h: 40576: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f67k40.h: 40579: typedef union {
[; ;pic18f67k40.h: 40580: struct {
[; ;pic18f67k40.h: 40581: unsigned PCL :8;
[; ;pic18f67k40.h: 40582: };
[; ;pic18f67k40.h: 40583: } PCLbits_t;
[; ;pic18f67k40.h: 40584: extern volatile PCLbits_t PCLbits @ 0xFF9;
[; ;pic18f67k40.h: 40594: extern volatile unsigned char PCLATH @ 0xFFA;
"40596
[; ;pic18f67k40.h: 40596: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f67k40.h: 40599: typedef union {
[; ;pic18f67k40.h: 40600: struct {
[; ;pic18f67k40.h: 40601: unsigned PCH :8;
[; ;pic18f67k40.h: 40602: };
[; ;pic18f67k40.h: 40603: } PCLATHbits_t;
[; ;pic18f67k40.h: 40604: extern volatile PCLATHbits_t PCLATHbits @ 0xFFA;
[; ;pic18f67k40.h: 40614: extern volatile unsigned char PCLATU @ 0xFFB;
"40616
[; ;pic18f67k40.h: 40616: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f67k40.h: 40619: typedef union {
[; ;pic18f67k40.h: 40620: struct {
[; ;pic18f67k40.h: 40621: unsigned PCU :5;
[; ;pic18f67k40.h: 40622: };
[; ;pic18f67k40.h: 40623: } PCLATUbits_t;
[; ;pic18f67k40.h: 40624: extern volatile PCLATUbits_t PCLATUbits @ 0xFFB;
[; ;pic18f67k40.h: 40634: extern volatile unsigned char STKPTR @ 0xFFC;
"40636
[; ;pic18f67k40.h: 40636: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f67k40.h: 40639: typedef union {
[; ;pic18f67k40.h: 40640: struct {
[; ;pic18f67k40.h: 40641: unsigned STKPTR :6;
[; ;pic18f67k40.h: 40642: };
[; ;pic18f67k40.h: 40643: struct {
[; ;pic18f67k40.h: 40644: unsigned STKPTR0 :1;
[; ;pic18f67k40.h: 40645: unsigned STKPTR1 :1;
[; ;pic18f67k40.h: 40646: unsigned STKPTR2 :1;
[; ;pic18f67k40.h: 40647: unsigned STKPTR3 :1;
[; ;pic18f67k40.h: 40648: unsigned STKPTR4 :1;
[; ;pic18f67k40.h: 40649: unsigned STKPTR5 :1;
[; ;pic18f67k40.h: 40650: };
[; ;pic18f67k40.h: 40651: struct {
[; ;pic18f67k40.h: 40652: unsigned SP0 :1;
[; ;pic18f67k40.h: 40653: unsigned SP1 :1;
[; ;pic18f67k40.h: 40654: unsigned SP2 :1;
[; ;pic18f67k40.h: 40655: unsigned SP3 :1;
[; ;pic18f67k40.h: 40656: unsigned SP4 :1;
[; ;pic18f67k40.h: 40657: unsigned SP5 :1;
[; ;pic18f67k40.h: 40658: };
[; ;pic18f67k40.h: 40659: } STKPTRbits_t;
[; ;pic18f67k40.h: 40660: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f67k40.h: 40731: extern volatile unsigned short long TOS @ 0xFFD;
"40734
[; ;pic18f67k40.h: 40734: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f67k40.h: 40739: extern volatile unsigned char TOSL @ 0xFFD;
"40741
[; ;pic18f67k40.h: 40741: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f67k40.h: 40744: typedef union {
[; ;pic18f67k40.h: 40745: struct {
[; ;pic18f67k40.h: 40746: unsigned TOSL :8;
[; ;pic18f67k40.h: 40747: };
[; ;pic18f67k40.h: 40748: } TOSLbits_t;
[; ;pic18f67k40.h: 40749: extern volatile TOSLbits_t TOSLbits @ 0xFFD;
[; ;pic18f67k40.h: 40759: extern volatile unsigned char TOSH @ 0xFFE;
"40761
[; ;pic18f67k40.h: 40761: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f67k40.h: 40764: typedef union {
[; ;pic18f67k40.h: 40765: struct {
[; ;pic18f67k40.h: 40766: unsigned TOSH :8;
[; ;pic18f67k40.h: 40767: };
[; ;pic18f67k40.h: 40768: } TOSHbits_t;
[; ;pic18f67k40.h: 40769: extern volatile TOSHbits_t TOSHbits @ 0xFFE;
[; ;pic18f67k40.h: 40779: extern volatile unsigned char TOSU @ 0xFFF;
"40781
[; ;pic18f67k40.h: 40781: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f67k40.h: 40791: extern volatile __bit ABDEN1 @ (((unsigned) &BAUD1CON)*8) + 0;
[; ;pic18f67k40.h: 40793: extern volatile __bit ABDEN2 @ (((unsigned) &BAUD2CON)*8) + 0;
[; ;pic18f67k40.h: 40795: extern volatile __bit ABDOVF1 @ (((unsigned) &BAUD1CON)*8) + 7;
[; ;pic18f67k40.h: 40797: extern volatile __bit ABDOVF2 @ (((unsigned) &BAUD2CON)*8) + 7;
[; ;pic18f67k40.h: 40799: extern volatile __bit ACC0 @ (((unsigned) &CRCACCL)*8) + 0;
[; ;pic18f67k40.h: 40801: extern volatile __bit ACC1 @ (((unsigned) &CRCACCL)*8) + 1;
[; ;pic18f67k40.h: 40803: extern volatile __bit ACC10 @ (((unsigned) &CRCACCH)*8) + 2;
[; ;pic18f67k40.h: 40805: extern volatile __bit ACC11 @ (((unsigned) &CRCACCH)*8) + 3;
[; ;pic18f67k40.h: 40807: extern volatile __bit ACC12 @ (((unsigned) &CRCACCH)*8) + 4;
[; ;pic18f67k40.h: 40809: extern volatile __bit ACC13 @ (((unsigned) &CRCACCH)*8) + 5;
[; ;pic18f67k40.h: 40811: extern volatile __bit ACC14 @ (((unsigned) &CRCACCH)*8) + 6;
[; ;pic18f67k40.h: 40813: extern volatile __bit ACC15 @ (((unsigned) &CRCACCH)*8) + 7;
[; ;pic18f67k40.h: 40815: extern volatile __bit ACC2 @ (((unsigned) &CRCACCL)*8) + 2;
[; ;pic18f67k40.h: 40817: extern volatile __bit ACC3 @ (((unsigned) &CRCACCL)*8) + 3;
[; ;pic18f67k40.h: 40819: extern volatile __bit ACC4 @ (((unsigned) &CRCACCL)*8) + 4;
[; ;pic18f67k40.h: 40821: extern volatile __bit ACC5 @ (((unsigned) &CRCACCL)*8) + 5;
[; ;pic18f67k40.h: 40823: extern volatile __bit ACC6 @ (((unsigned) &CRCACCL)*8) + 6;
[; ;pic18f67k40.h: 40825: extern volatile __bit ACC7 @ (((unsigned) &CRCACCL)*8) + 7;
[; ;pic18f67k40.h: 40827: extern volatile __bit ACC8 @ (((unsigned) &CRCACCH)*8) + 0;
[; ;pic18f67k40.h: 40829: extern volatile __bit ACC9 @ (((unsigned) &CRCACCH)*8) + 1;
[; ;pic18f67k40.h: 40831: extern volatile __bit ACCM @ (((unsigned) &CRCCON0)*8) + 4;
[; ;pic18f67k40.h: 40833: extern volatile __bit ACKDT1 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f67k40.h: 40835: extern volatile __bit ACKDT2 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f67k40.h: 40837: extern volatile __bit ACKEN1 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f67k40.h: 40839: extern volatile __bit ACKEN2 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f67k40.h: 40841: extern volatile __bit ACKSTAT1 @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f67k40.h: 40843: extern volatile __bit ACKSTAT2 @ (((unsigned) &SSP2CON2)*8) + 6;
[; ;pic18f67k40.h: 40845: extern volatile __bit ACSS @ (((unsigned) &TBLPTRU)*8) + 5;
[; ;pic18f67k40.h: 40847: extern volatile __bit ADACC0 @ (((unsigned) &ADACCL)*8) + 0;
[; ;pic18f67k40.h: 40849: extern volatile __bit ADACC1 @ (((unsigned) &ADACCL)*8) + 1;
[; ;pic18f67k40.h: 40851: extern volatile __bit ADACC10 @ (((unsigned) &ADACCH)*8) + 2;
[; ;pic18f67k40.h: 40853: extern volatile __bit ADACC11 @ (((unsigned) &ADACCH)*8) + 3;
[; ;pic18f67k40.h: 40855: extern volatile __bit ADACC12 @ (((unsigned) &ADACCH)*8) + 4;
[; ;pic18f67k40.h: 40857: extern volatile __bit ADACC13 @ (((unsigned) &ADACCH)*8) + 5;
[; ;pic18f67k40.h: 40859: extern volatile __bit ADACC14 @ (((unsigned) &ADACCH)*8) + 6;
[; ;pic18f67k40.h: 40861: extern volatile __bit ADACC15 @ (((unsigned) &ADACCH)*8) + 7;
[; ;pic18f67k40.h: 40863: extern volatile __bit ADACC2 @ (((unsigned) &ADACCL)*8) + 2;
[; ;pic18f67k40.h: 40865: extern volatile __bit ADACC3 @ (((unsigned) &ADACCL)*8) + 3;
[; ;pic18f67k40.h: 40867: extern volatile __bit ADACC4 @ (((unsigned) &ADACCL)*8) + 4;
[; ;pic18f67k40.h: 40869: extern volatile __bit ADACC5 @ (((unsigned) &ADACCL)*8) + 5;
[; ;pic18f67k40.h: 40871: extern volatile __bit ADACC6 @ (((unsigned) &ADACCL)*8) + 6;
[; ;pic18f67k40.h: 40873: extern volatile __bit ADACC7 @ (((unsigned) &ADACCL)*8) + 7;
[; ;pic18f67k40.h: 40875: extern volatile __bit ADACC8 @ (((unsigned) &ADACCH)*8) + 0;
[; ;pic18f67k40.h: 40877: extern volatile __bit ADACC9 @ (((unsigned) &ADACCH)*8) + 1;
[; ;pic18f67k40.h: 40879: extern volatile __bit ADACLR @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f67k40.h: 40881: extern volatile __bit ADACQ0 @ (((unsigned) &ADACQ)*8) + 0;
[; ;pic18f67k40.h: 40883: extern volatile __bit ADACQ1 @ (((unsigned) &ADACQ)*8) + 1;
[; ;pic18f67k40.h: 40885: extern volatile __bit ADACQ2 @ (((unsigned) &ADACQ)*8) + 2;
[; ;pic18f67k40.h: 40887: extern volatile __bit ADACQ3 @ (((unsigned) &ADACQ)*8) + 3;
[; ;pic18f67k40.h: 40889: extern volatile __bit ADACQ4 @ (((unsigned) &ADACQ)*8) + 4;
[; ;pic18f67k40.h: 40891: extern volatile __bit ADACQ5 @ (((unsigned) &ADACQ)*8) + 5;
[; ;pic18f67k40.h: 40893: extern volatile __bit ADACQ6 @ (((unsigned) &ADACQ)*8) + 6;
[; ;pic18f67k40.h: 40895: extern volatile __bit ADACQ7 @ (((unsigned) &ADACQ)*8) + 7;
[; ;pic18f67k40.h: 40897: extern volatile __bit ADACT0 @ (((unsigned) &ADACT)*8) + 0;
[; ;pic18f67k40.h: 40899: extern volatile __bit ADACT1 @ (((unsigned) &ADACT)*8) + 1;
[; ;pic18f67k40.h: 40901: extern volatile __bit ADACT2 @ (((unsigned) &ADACT)*8) + 2;
[; ;pic18f67k40.h: 40903: extern volatile __bit ADACT3 @ (((unsigned) &ADACT)*8) + 3;
[; ;pic18f67k40.h: 40905: extern volatile __bit ADACT4 @ (((unsigned) &ADACT)*8) + 4;
[; ;pic18f67k40.h: 40907: extern volatile __bit ADACTPPS0 @ (((unsigned) &ADACTPPS)*8) + 0;
[; ;pic18f67k40.h: 40909: extern volatile __bit ADACTPPS1 @ (((unsigned) &ADACTPPS)*8) + 1;
[; ;pic18f67k40.h: 40911: extern volatile __bit ADACTPPS2 @ (((unsigned) &ADACTPPS)*8) + 2;
[; ;pic18f67k40.h: 40913: extern volatile __bit ADACTPPS3 @ (((unsigned) &ADACTPPS)*8) + 3;
[; ;pic18f67k40.h: 40915: extern volatile __bit ADACTPPS4 @ (((unsigned) &ADACTPPS)*8) + 4;
[; ;pic18f67k40.h: 40917: extern volatile __bit ADACTPPS5 @ (((unsigned) &ADACTPPS)*8) + 5;
[; ;pic18f67k40.h: 40919: extern volatile __bit ADAOV @ (((unsigned) &ADSTAT)*8) + 7;
[; ;pic18f67k40.h: 40921: extern volatile __bit ADCAL @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f67k40.h: 40923: extern volatile __bit ADCALC0 @ (((unsigned) &ADCON3)*8) + 4;
[; ;pic18f67k40.h: 40925: extern volatile __bit ADCALC1 @ (((unsigned) &ADCON3)*8) + 5;
[; ;pic18f67k40.h: 40927: extern volatile __bit ADCALC2 @ (((unsigned) &ADCON3)*8) + 6;
[; ;pic18f67k40.h: 40929: extern volatile __bit ADCAP0 @ (((unsigned) &ADCAP)*8) + 0;
[; ;pic18f67k40.h: 40931: extern volatile __bit ADCAP1 @ (((unsigned) &ADCAP)*8) + 1;
[; ;pic18f67k40.h: 40933: extern volatile __bit ADCAP2 @ (((unsigned) &ADCAP)*8) + 2;
[; ;pic18f67k40.h: 40935: extern volatile __bit ADCAP3 @ (((unsigned) &ADCAP)*8) + 3;
[; ;pic18f67k40.h: 40937: extern volatile __bit ADCAP4 @ (((unsigned) &ADCAP)*8) + 4;
[; ;pic18f67k40.h: 40939: extern volatile __bit ADCMD @ (((unsigned) &PMD3)*8) + 5;
[; ;pic18f67k40.h: 40941: extern volatile __bit ADCNT0 @ (((unsigned) &ADCNT)*8) + 0;
[; ;pic18f67k40.h: 40943: extern volatile __bit ADCNT1 @ (((unsigned) &ADCNT)*8) + 1;
[; ;pic18f67k40.h: 40945: extern volatile __bit ADCNT2 @ (((unsigned) &ADCNT)*8) + 2;
[; ;pic18f67k40.h: 40947: extern volatile __bit ADCNT3 @ (((unsigned) &ADCNT)*8) + 3;
[; ;pic18f67k40.h: 40949: extern volatile __bit ADCNT4 @ (((unsigned) &ADCNT)*8) + 4;
[; ;pic18f67k40.h: 40951: extern volatile __bit ADCNT5 @ (((unsigned) &ADCNT)*8) + 5;
[; ;pic18f67k40.h: 40953: extern volatile __bit ADCNT6 @ (((unsigned) &ADCNT)*8) + 6;
[; ;pic18f67k40.h: 40955: extern volatile __bit ADCNT7 @ (((unsigned) &ADCNT)*8) + 7;
[; ;pic18f67k40.h: 40957: extern volatile __bit ADCONT @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic18f67k40.h: 40959: extern volatile __bit ADCRS0 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f67k40.h: 40961: extern volatile __bit ADCRS1 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f67k40.h: 40963: extern volatile __bit ADCRS2 @ (((unsigned) &ADCON2)*8) + 6;
[; ;pic18f67k40.h: 40965: extern volatile __bit ADCS @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f67k40.h: 40967: extern volatile __bit ADCS0 @ (((unsigned) &ADCLK)*8) + 0;
[; ;pic18f67k40.h: 40969: extern volatile __bit ADCS1 @ (((unsigned) &ADCLK)*8) + 1;
[; ;pic18f67k40.h: 40971: extern volatile __bit ADCS2 @ (((unsigned) &ADCLK)*8) + 2;
[; ;pic18f67k40.h: 40973: extern volatile __bit ADCS3 @ (((unsigned) &ADCLK)*8) + 3;
[; ;pic18f67k40.h: 40975: extern volatile __bit ADCS4 @ (((unsigned) &ADCLK)*8) + 4;
[; ;pic18f67k40.h: 40977: extern volatile __bit ADCS5 @ (((unsigned) &ADCLK)*8) + 5;
[; ;pic18f67k40.h: 40979: extern volatile __bit ADDSEN @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f67k40.h: 40981: extern volatile __bit ADERR0 @ (((unsigned) &ADERRL)*8) + 0;
[; ;pic18f67k40.h: 40983: extern volatile __bit ADERR1 @ (((unsigned) &ADERRL)*8) + 1;
[; ;pic18f67k40.h: 40985: extern volatile __bit ADERR10 @ (((unsigned) &ADERRH)*8) + 2;
[; ;pic18f67k40.h: 40987: extern volatile __bit ADERR11 @ (((unsigned) &ADERRH)*8) + 3;
[; ;pic18f67k40.h: 40989: extern volatile __bit ADERR12 @ (((unsigned) &ADERRH)*8) + 4;
[; ;pic18f67k40.h: 40991: extern volatile __bit ADERR13 @ (((unsigned) &ADERRH)*8) + 5;
[; ;pic18f67k40.h: 40993: extern volatile __bit ADERR14 @ (((unsigned) &ADERRH)*8) + 6;
[; ;pic18f67k40.h: 40995: extern volatile __bit ADERR15 @ (((unsigned) &ADERRH)*8) + 7;
[; ;pic18f67k40.h: 40997: extern volatile __bit ADERR2 @ (((unsigned) &ADERRL)*8) + 2;
[; ;pic18f67k40.h: 40999: extern volatile __bit ADERR3 @ (((unsigned) &ADERRL)*8) + 3;
[; ;pic18f67k40.h: 41001: extern volatile __bit ADERR4 @ (((unsigned) &ADERRL)*8) + 4;
[; ;pic18f67k40.h: 41003: extern volatile __bit ADERR5 @ (((unsigned) &ADERRL)*8) + 5;
[; ;pic18f67k40.h: 41005: extern volatile __bit ADERR6 @ (((unsigned) &ADERRL)*8) + 6;
[; ;pic18f67k40.h: 41007: extern volatile __bit ADERR7 @ (((unsigned) &ADERRL)*8) + 7;
[; ;pic18f67k40.h: 41009: extern volatile __bit ADERR8 @ (((unsigned) &ADERRH)*8) + 0;
[; ;pic18f67k40.h: 41011: extern volatile __bit ADERR9 @ (((unsigned) &ADERRH)*8) + 1;
[; ;pic18f67k40.h: 41013: extern volatile __bit ADFLTR0 @ (((unsigned) &ADFLTRL)*8) + 0;
[; ;pic18f67k40.h: 41015: extern volatile __bit ADFLTR1 @ (((unsigned) &ADFLTRL)*8) + 1;
[; ;pic18f67k40.h: 41017: extern volatile __bit ADFLTR10 @ (((unsigned) &ADFLTRH)*8) + 2;
[; ;pic18f67k40.h: 41019: extern volatile __bit ADFLTR11 @ (((unsigned) &ADFLTRH)*8) + 3;
[; ;pic18f67k40.h: 41021: extern volatile __bit ADFLTR12 @ (((unsigned) &ADFLTRH)*8) + 4;
[; ;pic18f67k40.h: 41023: extern volatile __bit ADFLTR13 @ (((unsigned) &ADFLTRH)*8) + 5;
[; ;pic18f67k40.h: 41025: extern volatile __bit ADFLTR14 @ (((unsigned) &ADFLTRH)*8) + 6;
[; ;pic18f67k40.h: 41027: extern volatile __bit ADFLTR15 @ (((unsigned) &ADFLTRH)*8) + 7;
[; ;pic18f67k40.h: 41029: extern volatile __bit ADFLTR2 @ (((unsigned) &ADFLTRL)*8) + 2;
[; ;pic18f67k40.h: 41031: extern volatile __bit ADFLTR3 @ (((unsigned) &ADFLTRL)*8) + 3;
[; ;pic18f67k40.h: 41033: extern volatile __bit ADFLTR4 @ (((unsigned) &ADFLTRL)*8) + 4;
[; ;pic18f67k40.h: 41035: extern volatile __bit ADFLTR5 @ (((unsigned) &ADFLTRL)*8) + 5;
[; ;pic18f67k40.h: 41037: extern volatile __bit ADFLTR6 @ (((unsigned) &ADFLTRL)*8) + 6;
[; ;pic18f67k40.h: 41039: extern volatile __bit ADFLTR7 @ (((unsigned) &ADFLTRL)*8) + 7;
[; ;pic18f67k40.h: 41041: extern volatile __bit ADFLTR8 @ (((unsigned) &ADFLTRH)*8) + 0;
[; ;pic18f67k40.h: 41043: extern volatile __bit ADFLTR9 @ (((unsigned) &ADFLTRH)*8) + 1;
[; ;pic18f67k40.h: 41045: extern volatile __bit ADFM @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f67k40.h: 41047: extern volatile __bit ADFM0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f67k40.h: 41049: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic18f67k40.h: 41051: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic18f67k40.h: 41053: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f67k40.h: 41055: extern volatile __bit ADGPOL @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f67k40.h: 41057: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f67k40.h: 41059: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f67k40.h: 41061: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f67k40.h: 41063: extern volatile __bit ADIPEN @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic18f67k40.h: 41065: extern volatile __bit ADLTH0 @ (((unsigned) &ADLTHL)*8) + 0;
[; ;pic18f67k40.h: 41067: extern volatile __bit ADLTH1 @ (((unsigned) &ADLTHL)*8) + 1;
[; ;pic18f67k40.h: 41069: extern volatile __bit ADLTH10 @ (((unsigned) &ADLTHH)*8) + 2;
[; ;pic18f67k40.h: 41071: extern volatile __bit ADLTH11 @ (((unsigned) &ADLTHH)*8) + 3;
[; ;pic18f67k40.h: 41073: extern volatile __bit ADLTH12 @ (((unsigned) &ADLTHH)*8) + 4;
[; ;pic18f67k40.h: 41075: extern volatile __bit ADLTH13 @ (((unsigned) &ADLTHH)*8) + 5;
[; ;pic18f67k40.h: 41077: extern volatile __bit ADLTH14 @ (((unsigned) &ADLTHH)*8) + 6;
[; ;pic18f67k40.h: 41079: extern volatile __bit ADLTH15 @ (((unsigned) &ADLTHH)*8) + 7;
[; ;pic18f67k40.h: 41081: extern volatile __bit ADLTH2 @ (((unsigned) &ADLTHL)*8) + 2;
[; ;pic18f67k40.h: 41083: extern volatile __bit ADLTH3 @ (((unsigned) &ADLTHL)*8) + 3;
[; ;pic18f67k40.h: 41085: extern volatile __bit ADLTH4 @ (((unsigned) &ADLTHL)*8) + 4;
[; ;pic18f67k40.h: 41087: extern volatile __bit ADLTH5 @ (((unsigned) &ADLTHL)*8) + 5;
[; ;pic18f67k40.h: 41089: extern volatile __bit ADLTH6 @ (((unsigned) &ADLTHL)*8) + 6;
[; ;pic18f67k40.h: 41091: extern volatile __bit ADLTH7 @ (((unsigned) &ADLTHL)*8) + 7;
[; ;pic18f67k40.h: 41093: extern volatile __bit ADLTH8 @ (((unsigned) &ADLTHH)*8) + 0;
[; ;pic18f67k40.h: 41095: extern volatile __bit ADLTH9 @ (((unsigned) &ADLTHH)*8) + 1;
[; ;pic18f67k40.h: 41097: extern volatile __bit ADLTHR @ (((unsigned) &ADSTAT)*8) + 5;
[; ;pic18f67k40.h: 41099: extern volatile __bit ADMATH @ (((unsigned) &ADSTAT)*8) + 4;
[; ;pic18f67k40.h: 41101: extern volatile __bit ADMD0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f67k40.h: 41103: extern volatile __bit ADMD1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f67k40.h: 41105: extern volatile __bit ADMD2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f67k40.h: 41107: extern volatile __bit ADMSK11 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f67k40.h: 41109: extern volatile __bit ADMSK12 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f67k40.h: 41111: extern volatile __bit ADMSK21 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f67k40.h: 41113: extern volatile __bit ADMSK22 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f67k40.h: 41115: extern volatile __bit ADMSK31 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f67k40.h: 41117: extern volatile __bit ADMSK32 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f67k40.h: 41119: extern volatile __bit ADMSK41 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f67k40.h: 41121: extern volatile __bit ADMSK42 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f67k40.h: 41123: extern volatile __bit ADMSK51 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f67k40.h: 41125: extern volatile __bit ADMSK52 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f67k40.h: 41127: extern volatile __bit ADNREF @ (((unsigned) &ADREF)*8) + 4;
[; ;pic18f67k40.h: 41129: extern volatile __bit ADOEN @ (((unsigned) &OSCEN)*8) + 2;
[; ;pic18f67k40.h: 41131: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f67k40.h: 41133: extern volatile __bit ADOR @ (((unsigned) &OSCSTAT)*8) + 2;
[; ;pic18f67k40.h: 41135: extern volatile __bit ADPCH0 @ (((unsigned) &ADPCH)*8) + 0;
[; ;pic18f67k40.h: 41137: extern volatile __bit ADPCH1 @ (((unsigned) &ADPCH)*8) + 1;
[; ;pic18f67k40.h: 41139: extern volatile __bit ADPCH2 @ (((unsigned) &ADPCH)*8) + 2;
[; ;pic18f67k40.h: 41141: extern volatile __bit ADPCH3 @ (((unsigned) &ADPCH)*8) + 3;
[; ;pic18f67k40.h: 41143: extern volatile __bit ADPCH4 @ (((unsigned) &ADPCH)*8) + 4;
[; ;pic18f67k40.h: 41145: extern volatile __bit ADPCH5 @ (((unsigned) &ADPCH)*8) + 5;
[; ;pic18f67k40.h: 41147: extern volatile __bit ADPPOL @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f67k40.h: 41149: extern volatile __bit ADPRE0 @ (((unsigned) &ADPRE)*8) + 0;
[; ;pic18f67k40.h: 41151: extern volatile __bit ADPRE1 @ (((unsigned) &ADPRE)*8) + 1;
[; ;pic18f67k40.h: 41153: extern volatile __bit ADPRE2 @ (((unsigned) &ADPRE)*8) + 2;
[; ;pic18f67k40.h: 41155: extern volatile __bit ADPRE3 @ (((unsigned) &ADPRE)*8) + 3;
[; ;pic18f67k40.h: 41157: extern volatile __bit ADPRE4 @ (((unsigned) &ADPRE)*8) + 4;
[; ;pic18f67k40.h: 41159: extern volatile __bit ADPRE5 @ (((unsigned) &ADPRE)*8) + 5;
[; ;pic18f67k40.h: 41161: extern volatile __bit ADPRE6 @ (((unsigned) &ADPRE)*8) + 6;
[; ;pic18f67k40.h: 41163: extern volatile __bit ADPRE7 @ (((unsigned) &ADPRE)*8) + 7;
[; ;pic18f67k40.h: 41165: extern volatile __bit ADPREF0 @ (((unsigned) &ADREF)*8) + 0;
[; ;pic18f67k40.h: 41167: extern volatile __bit ADPREF1 @ (((unsigned) &ADREF)*8) + 1;
[; ;pic18f67k40.h: 41169: extern volatile __bit ADPREV0 @ (((unsigned) &ADPREVL)*8) + 0;
[; ;pic18f67k40.h: 41171: extern volatile __bit ADPREV1 @ (((unsigned) &ADPREVL)*8) + 1;
[; ;pic18f67k40.h: 41173: extern volatile __bit ADPREV10 @ (((unsigned) &ADPREVH)*8) + 2;
[; ;pic18f67k40.h: 41175: extern volatile __bit ADPREV11 @ (((unsigned) &ADPREVH)*8) + 3;
[; ;pic18f67k40.h: 41177: extern volatile __bit ADPREV12 @ (((unsigned) &ADPREVH)*8) + 4;
[; ;pic18f67k40.h: 41179: extern volatile __bit ADPREV13 @ (((unsigned) &ADPREVH)*8) + 5;
[; ;pic18f67k40.h: 41181: extern volatile __bit ADPREV14 @ (((unsigned) &ADPREVH)*8) + 6;
[; ;pic18f67k40.h: 41183: extern volatile __bit ADPREV15 @ (((unsigned) &ADPREVH)*8) + 7;
[; ;pic18f67k40.h: 41185: extern volatile __bit ADPREV2 @ (((unsigned) &ADPREVL)*8) + 2;
[; ;pic18f67k40.h: 41187: extern volatile __bit ADPREV3 @ (((unsigned) &ADPREVL)*8) + 3;
[; ;pic18f67k40.h: 41189: extern volatile __bit ADPREV4 @ (((unsigned) &ADPREVL)*8) + 4;
[; ;pic18f67k40.h: 41191: extern volatile __bit ADPREV5 @ (((unsigned) &ADPREVL)*8) + 5;
[; ;pic18f67k40.h: 41193: extern volatile __bit ADPREV6 @ (((unsigned) &ADPREVL)*8) + 6;
[; ;pic18f67k40.h: 41195: extern volatile __bit ADPREV7 @ (((unsigned) &ADPREVL)*8) + 7;
[; ;pic18f67k40.h: 41197: extern volatile __bit ADPREV8 @ (((unsigned) &ADPREVH)*8) + 0;
[; ;pic18f67k40.h: 41199: extern volatile __bit ADPREV9 @ (((unsigned) &ADPREVH)*8) + 1;
[; ;pic18f67k40.h: 41201: extern volatile __bit ADPSIS @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f67k40.h: 41203: extern volatile __bit ADR0 @ (((unsigned) &NVMADRL)*8) + 0;
[; ;pic18f67k40.h: 41205: extern volatile __bit ADR1 @ (((unsigned) &NVMADRL)*8) + 1;
[; ;pic18f67k40.h: 41207: extern volatile __bit ADR2 @ (((unsigned) &NVMADRL)*8) + 2;
[; ;pic18f67k40.h: 41209: extern volatile __bit ADR3 @ (((unsigned) &NVMADRL)*8) + 3;
[; ;pic18f67k40.h: 41211: extern volatile __bit ADR4 @ (((unsigned) &NVMADRL)*8) + 4;
[; ;pic18f67k40.h: 41213: extern volatile __bit ADR5 @ (((unsigned) &NVMADRL)*8) + 5;
[; ;pic18f67k40.h: 41215: extern volatile __bit ADR6 @ (((unsigned) &NVMADRL)*8) + 6;
[; ;pic18f67k40.h: 41217: extern volatile __bit ADR7 @ (((unsigned) &NVMADRL)*8) + 7;
[; ;pic18f67k40.h: 41219: extern volatile __bit ADR8 @ (((unsigned) &NVMADRH)*8) + 0;
[; ;pic18f67k40.h: 41221: extern volatile __bit ADR9 @ (((unsigned) &NVMADRH)*8) + 1;
[; ;pic18f67k40.h: 41223: extern volatile __bit ADRES0 @ (((unsigned) &ADRESL)*8) + 0;
[; ;pic18f67k40.h: 41225: extern volatile __bit ADRES1 @ (((unsigned) &ADRESL)*8) + 1;
[; ;pic18f67k40.h: 41227: extern volatile __bit ADRES10 @ (((unsigned) &ADRESH)*8) + 2;
[; ;pic18f67k40.h: 41229: extern volatile __bit ADRES11 @ (((unsigned) &ADRESH)*8) + 3;
[; ;pic18f67k40.h: 41231: extern volatile __bit ADRES12 @ (((unsigned) &ADRESH)*8) + 4;
[; ;pic18f67k40.h: 41233: extern volatile __bit ADRES13 @ (((unsigned) &ADRESH)*8) + 5;
[; ;pic18f67k40.h: 41235: extern volatile __bit ADRES14 @ (((unsigned) &ADRESH)*8) + 6;
[; ;pic18f67k40.h: 41237: extern volatile __bit ADRES15 @ (((unsigned) &ADRESH)*8) + 7;
[; ;pic18f67k40.h: 41239: extern volatile __bit ADRES2 @ (((unsigned) &ADRESL)*8) + 2;
[; ;pic18f67k40.h: 41241: extern volatile __bit ADRES3 @ (((unsigned) &ADRESL)*8) + 3;
[; ;pic18f67k40.h: 41243: extern volatile __bit ADRES4 @ (((unsigned) &ADRESL)*8) + 4;
[; ;pic18f67k40.h: 41245: extern volatile __bit ADRES5 @ (((unsigned) &ADRESL)*8) + 5;
[; ;pic18f67k40.h: 41247: extern volatile __bit ADRES6 @ (((unsigned) &ADRESL)*8) + 6;
[; ;pic18f67k40.h: 41249: extern volatile __bit ADRES7 @ (((unsigned) &ADRESL)*8) + 7;
[; ;pic18f67k40.h: 41251: extern volatile __bit ADRES8 @ (((unsigned) &ADRESH)*8) + 0;
[; ;pic18f67k40.h: 41253: extern volatile __bit ADRES9 @ (((unsigned) &ADRESH)*8) + 1;
[; ;pic18f67k40.h: 41255: extern volatile __bit ADRPT0 @ (((unsigned) &ADRPT)*8) + 0;
[; ;pic18f67k40.h: 41257: extern volatile __bit ADRPT1 @ (((unsigned) &ADRPT)*8) + 1;
[; ;pic18f67k40.h: 41259: extern volatile __bit ADRPT2 @ (((unsigned) &ADRPT)*8) + 2;
[; ;pic18f67k40.h: 41261: extern volatile __bit ADRPT3 @ (((unsigned) &ADRPT)*8) + 3;
[; ;pic18f67k40.h: 41263: extern volatile __bit ADRPT4 @ (((unsigned) &ADRPT)*8) + 4;
[; ;pic18f67k40.h: 41265: extern volatile __bit ADRPT5 @ (((unsigned) &ADRPT)*8) + 5;
[; ;pic18f67k40.h: 41267: extern volatile __bit ADRPT6 @ (((unsigned) &ADRPT)*8) + 6;
[; ;pic18f67k40.h: 41269: extern volatile __bit ADRPT7 @ (((unsigned) &ADRPT)*8) + 7;
[; ;pic18f67k40.h: 41271: extern volatile __bit ADSOI @ (((unsigned) &ADCON3)*8) + 3;
[; ;pic18f67k40.h: 41273: extern volatile __bit ADSTAT0 @ (((unsigned) &ADSTAT)*8) + 0;
[; ;pic18f67k40.h: 41275: extern volatile __bit ADSTAT1 @ (((unsigned) &ADSTAT)*8) + 1;
[; ;pic18f67k40.h: 41277: extern volatile __bit ADSTAT2 @ (((unsigned) &ADSTAT)*8) + 2;
[; ;pic18f67k40.h: 41279: extern volatile __bit ADSTPT0 @ (((unsigned) &ADSTPTL)*8) + 0;
[; ;pic18f67k40.h: 41281: extern volatile __bit ADSTPT1 @ (((unsigned) &ADSTPTL)*8) + 1;
[; ;pic18f67k40.h: 41283: extern volatile __bit ADSTPT10 @ (((unsigned) &ADSTPTH)*8) + 2;
[; ;pic18f67k40.h: 41285: extern volatile __bit ADSTPT11 @ (((unsigned) &ADSTPTH)*8) + 3;
[; ;pic18f67k40.h: 41287: extern volatile __bit ADSTPT12 @ (((unsigned) &ADSTPTH)*8) + 4;
[; ;pic18f67k40.h: 41289: extern volatile __bit ADSTPT13 @ (((unsigned) &ADSTPTH)*8) + 5;
[; ;pic18f67k40.h: 41291: extern volatile __bit ADSTPT14 @ (((unsigned) &ADSTPTH)*8) + 6;
[; ;pic18f67k40.h: 41293: extern volatile __bit ADSTPT15 @ (((unsigned) &ADSTPTH)*8) + 7;
[; ;pic18f67k40.h: 41295: extern volatile __bit ADSTPT2 @ (((unsigned) &ADSTPTL)*8) + 2;
[; ;pic18f67k40.h: 41297: extern volatile __bit ADSTPT3 @ (((unsigned) &ADSTPTL)*8) + 3;
[; ;pic18f67k40.h: 41299: extern volatile __bit ADSTPT4 @ (((unsigned) &ADSTPTL)*8) + 4;
[; ;pic18f67k40.h: 41301: extern volatile __bit ADSTPT5 @ (((unsigned) &ADSTPTL)*8) + 5;
[; ;pic18f67k40.h: 41303: extern volatile __bit ADSTPT6 @ (((unsigned) &ADSTPTL)*8) + 6;
[; ;pic18f67k40.h: 41305: extern volatile __bit ADSTPT7 @ (((unsigned) &ADSTPTL)*8) + 7;
[; ;pic18f67k40.h: 41307: extern volatile __bit ADSTPT8 @ (((unsigned) &ADSTPTH)*8) + 0;
[; ;pic18f67k40.h: 41309: extern volatile __bit ADSTPT9 @ (((unsigned) &ADSTPTH)*8) + 1;
[; ;pic18f67k40.h: 41311: extern volatile __bit ADTIE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f67k40.h: 41313: extern volatile __bit ADTIF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f67k40.h: 41315: extern volatile __bit ADTIP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f67k40.h: 41317: extern volatile __bit ADTMD0 @ (((unsigned) &ADCON3)*8) + 0;
[; ;pic18f67k40.h: 41319: extern volatile __bit ADTMD1 @ (((unsigned) &ADCON3)*8) + 1;
[; ;pic18f67k40.h: 41321: extern volatile __bit ADTMD2 @ (((unsigned) &ADCON3)*8) + 2;
[; ;pic18f67k40.h: 41323: extern volatile __bit ADUTH0 @ (((unsigned) &ADUTHL)*8) + 0;
[; ;pic18f67k40.h: 41325: extern volatile __bit ADUTH1 @ (((unsigned) &ADUTHL)*8) + 1;
[; ;pic18f67k40.h: 41327: extern volatile __bit ADUTH10 @ (((unsigned) &ADUTHH)*8) + 2;
[; ;pic18f67k40.h: 41329: extern volatile __bit ADUTH11 @ (((unsigned) &ADUTHH)*8) + 3;
[; ;pic18f67k40.h: 41331: extern volatile __bit ADUTH12 @ (((unsigned) &ADUTHH)*8) + 4;
[; ;pic18f67k40.h: 41333: extern volatile __bit ADUTH13 @ (((unsigned) &ADUTHH)*8) + 5;
[; ;pic18f67k40.h: 41335: extern volatile __bit ADUTH14 @ (((unsigned) &ADUTHH)*8) + 6;
[; ;pic18f67k40.h: 41337: extern volatile __bit ADUTH15 @ (((unsigned) &ADUTHH)*8) + 7;
[; ;pic18f67k40.h: 41339: extern volatile __bit ADUTH2 @ (((unsigned) &ADUTHL)*8) + 2;
[; ;pic18f67k40.h: 41341: extern volatile __bit ADUTH3 @ (((unsigned) &ADUTHL)*8) + 3;
[; ;pic18f67k40.h: 41343: extern volatile __bit ADUTH4 @ (((unsigned) &ADUTHL)*8) + 4;
[; ;pic18f67k40.h: 41345: extern volatile __bit ADUTH5 @ (((unsigned) &ADUTHL)*8) + 5;
[; ;pic18f67k40.h: 41347: extern volatile __bit ADUTH6 @ (((unsigned) &ADUTHL)*8) + 6;
[; ;pic18f67k40.h: 41349: extern volatile __bit ADUTH7 @ (((unsigned) &ADUTHL)*8) + 7;
[; ;pic18f67k40.h: 41351: extern volatile __bit ADUTH8 @ (((unsigned) &ADUTHH)*8) + 0;
[; ;pic18f67k40.h: 41353: extern volatile __bit ADUTH9 @ (((unsigned) &ADUTHH)*8) + 1;
[; ;pic18f67k40.h: 41355: extern volatile __bit ADUTHR @ (((unsigned) &ADSTAT)*8) + 6;
[; ;pic18f67k40.h: 41357: extern volatile __bit ANSELA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic18f67k40.h: 41359: extern volatile __bit ANSELA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic18f67k40.h: 41361: extern volatile __bit ANSELA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic18f67k40.h: 41363: extern volatile __bit ANSELA3 @ (((unsigned) &ANSELA)*8) + 3;
[; ;pic18f67k40.h: 41365: extern volatile __bit ANSELA4 @ (((unsigned) &ANSELA)*8) + 4;
[; ;pic18f67k40.h: 41367: extern volatile __bit ANSELA5 @ (((unsigned) &ANSELA)*8) + 5;
[; ;pic18f67k40.h: 41369: extern volatile __bit ANSELA6 @ (((unsigned) &ANSELA)*8) + 6;
[; ;pic18f67k40.h: 41371: extern volatile __bit ANSELA7 @ (((unsigned) &ANSELA)*8) + 7;
[; ;pic18f67k40.h: 41373: extern volatile __bit ANSELB0 @ (((unsigned) &ANSELB)*8) + 0;
[; ;pic18f67k40.h: 41375: extern volatile __bit ANSELB1 @ (((unsigned) &ANSELB)*8) + 1;
[; ;pic18f67k40.h: 41377: extern volatile __bit ANSELB2 @ (((unsigned) &ANSELB)*8) + 2;
[; ;pic18f67k40.h: 41379: extern volatile __bit ANSELB3 @ (((unsigned) &ANSELB)*8) + 3;
[; ;pic18f67k40.h: 41381: extern volatile __bit ANSELB4 @ (((unsigned) &ANSELB)*8) + 4;
[; ;pic18f67k40.h: 41383: extern volatile __bit ANSELB5 @ (((unsigned) &ANSELB)*8) + 5;
[; ;pic18f67k40.h: 41385: extern volatile __bit ANSELB6 @ (((unsigned) &ANSELB)*8) + 6;
[; ;pic18f67k40.h: 41387: extern volatile __bit ANSELB7 @ (((unsigned) &ANSELB)*8) + 7;
[; ;pic18f67k40.h: 41389: extern volatile __bit ANSELD0 @ (((unsigned) &ANSELD)*8) + 0;
[; ;pic18f67k40.h: 41391: extern volatile __bit ANSELD1 @ (((unsigned) &ANSELD)*8) + 1;
[; ;pic18f67k40.h: 41393: extern volatile __bit ANSELD2 @ (((unsigned) &ANSELD)*8) + 2;
[; ;pic18f67k40.h: 41395: extern volatile __bit ANSELD3 @ (((unsigned) &ANSELD)*8) + 3;
[; ;pic18f67k40.h: 41397: extern volatile __bit ANSELD4 @ (((unsigned) &ANSELD)*8) + 4;
[; ;pic18f67k40.h: 41399: extern volatile __bit ANSELD5 @ (((unsigned) &ANSELD)*8) + 5;
[; ;pic18f67k40.h: 41401: extern volatile __bit ANSELD6 @ (((unsigned) &ANSELD)*8) + 6;
[; ;pic18f67k40.h: 41403: extern volatile __bit ANSELD7 @ (((unsigned) &ANSELD)*8) + 7;
[; ;pic18f67k40.h: 41405: extern volatile __bit ANSELE0 @ (((unsigned) &ANSELE)*8) + 0;
[; ;pic18f67k40.h: 41407: extern volatile __bit ANSELE1 @ (((unsigned) &ANSELE)*8) + 1;
[; ;pic18f67k40.h: 41409: extern volatile __bit ANSELE2 @ (((unsigned) &ANSELE)*8) + 2;
[; ;pic18f67k40.h: 41411: extern volatile __bit ANSELE3 @ (((unsigned) &ANSELE)*8) + 3;
[; ;pic18f67k40.h: 41413: extern volatile __bit ANSELE4 @ (((unsigned) &ANSELE)*8) + 4;
[; ;pic18f67k40.h: 41415: extern volatile __bit ANSELE5 @ (((unsigned) &ANSELE)*8) + 5;
[; ;pic18f67k40.h: 41417: extern volatile __bit ANSELE6 @ (((unsigned) &ANSELE)*8) + 6;
[; ;pic18f67k40.h: 41419: extern volatile __bit ANSELE7 @ (((unsigned) &ANSELE)*8) + 7;
[; ;pic18f67k40.h: 41421: extern volatile __bit ANSELF0 @ (((unsigned) &ANSELF)*8) + 0;
[; ;pic18f67k40.h: 41423: extern volatile __bit ANSELF1 @ (((unsigned) &ANSELF)*8) + 1;
[; ;pic18f67k40.h: 41425: extern volatile __bit ANSELF2 @ (((unsigned) &ANSELF)*8) + 2;
[; ;pic18f67k40.h: 41427: extern volatile __bit ANSELF3 @ (((unsigned) &ANSELF)*8) + 3;
[; ;pic18f67k40.h: 41429: extern volatile __bit ANSELF4 @ (((unsigned) &ANSELF)*8) + 4;
[; ;pic18f67k40.h: 41431: extern volatile __bit ANSELF5 @ (((unsigned) &ANSELF)*8) + 5;
[; ;pic18f67k40.h: 41433: extern volatile __bit ANSELF6 @ (((unsigned) &ANSELF)*8) + 6;
[; ;pic18f67k40.h: 41435: extern volatile __bit ANSELF7 @ (((unsigned) &ANSELF)*8) + 7;
[; ;pic18f67k40.h: 41437: extern volatile __bit ANSELG0 @ (((unsigned) &ANSELG)*8) + 0;
[; ;pic18f67k40.h: 41439: extern volatile __bit ANSELG1 @ (((unsigned) &ANSELG)*8) + 1;
[; ;pic18f67k40.h: 41441: extern volatile __bit ANSELG2 @ (((unsigned) &ANSELG)*8) + 2;
[; ;pic18f67k40.h: 41443: extern volatile __bit ANSELG3 @ (((unsigned) &ANSELG)*8) + 3;
[; ;pic18f67k40.h: 41445: extern volatile __bit ANSELG4 @ (((unsigned) &ANSELG)*8) + 4;
[; ;pic18f67k40.h: 41447: extern volatile __bit ANSELG6 @ (((unsigned) &ANSELG)*8) + 6;
[; ;pic18f67k40.h: 41449: extern volatile __bit ANSELG7 @ (((unsigned) &ANSELG)*8) + 7;
[; ;pic18f67k40.h: 41451: extern volatile __bit AS0E @ (((unsigned) &CWG1AS1)*8) + 0;
[; ;pic18f67k40.h: 41453: extern volatile __bit AS1E @ (((unsigned) &CWG1AS1)*8) + 1;
[; ;pic18f67k40.h: 41455: extern volatile __bit AS2E @ (((unsigned) &CWG1AS1)*8) + 2;
[; ;pic18f67k40.h: 41457: extern volatile __bit AS3E @ (((unsigned) &CWG1AS1)*8) + 3;
[; ;pic18f67k40.h: 41459: extern volatile __bit AS4E @ (((unsigned) &CWG1AS1)*8) + 4;
[; ;pic18f67k40.h: 41461: extern volatile __bit AS5E @ (((unsigned) &CWG1AS1)*8) + 5;
[; ;pic18f67k40.h: 41463: extern volatile __bit AS6E @ (((unsigned) &CWG1AS1)*8) + 6;
[; ;pic18f67k40.h: 41465: extern volatile __bit AS7E @ (((unsigned) &CWG1AS1)*8) + 7;
[; ;pic18f67k40.h: 41467: extern volatile __bit BCL1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f67k40.h: 41469: extern volatile __bit BCL1IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f67k40.h: 41471: extern volatile __bit BCL1IP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f67k40.h: 41473: extern volatile __bit BCL2IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f67k40.h: 41475: extern volatile __bit BCL2IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f67k40.h: 41477: extern volatile __bit BCL2IP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f67k40.h: 41479: extern volatile __bit BF1 @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f67k40.h: 41481: extern volatile __bit BF2 @ (((unsigned) &SSP2STAT)*8) + 0;
[; ;pic18f67k40.h: 41483: extern volatile __bit BIT @ (((unsigned) &MDCON0)*8) + 0;
[; ;pic18f67k40.h: 41485: extern volatile __bit BOR @ (((unsigned) &PCON0)*8) + 0;
[; ;pic18f67k40.h: 41487: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic18f67k40.h: 41489: extern volatile __bit BRG161 @ (((unsigned) &BAUD1CON)*8) + 3;
[; ;pic18f67k40.h: 41491: extern volatile __bit BRG162 @ (((unsigned) &BAUD2CON)*8) + 3;
[; ;pic18f67k40.h: 41493: extern volatile __bit C1EN @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic18f67k40.h: 41495: extern volatile __bit C1HYS @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic18f67k40.h: 41497: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f67k40.h: 41499: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f67k40.h: 41501: extern volatile __bit C1INTN @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic18f67k40.h: 41503: extern volatile __bit C1INTP @ (((unsigned) &CM1CON1)*8) + 1;
[; ;pic18f67k40.h: 41505: extern volatile __bit C1IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f67k40.h: 41507: extern volatile __bit C1NCH0 @ (((unsigned) &CM1NCH)*8) + 0;
[; ;pic18f67k40.h: 41509: extern volatile __bit C1NCH1 @ (((unsigned) &CM1NCH)*8) + 1;
[; ;pic18f67k40.h: 41511: extern volatile __bit C1NCH2 @ (((unsigned) &CM1NCH)*8) + 2;
[; ;pic18f67k40.h: 41513: extern volatile __bit C1OUT @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic18f67k40.h: 41515: extern volatile __bit C1OUTF @ (((unsigned) &PORTF)*8) + 2;
[; ;pic18f67k40.h: 41517: extern volatile __bit C1PCH0 @ (((unsigned) &CM1PCH)*8) + 0;
[; ;pic18f67k40.h: 41519: extern volatile __bit C1PCH1 @ (((unsigned) &CM1PCH)*8) + 1;
[; ;pic18f67k40.h: 41521: extern volatile __bit C1PCH2 @ (((unsigned) &CM1PCH)*8) + 2;
[; ;pic18f67k40.h: 41523: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic18f67k40.h: 41525: extern volatile __bit C1SYNC @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic18f67k40.h: 41527: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 0;
[; ;pic18f67k40.h: 41529: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 1;
[; ;pic18f67k40.h: 41531: extern volatile __bit C2EN @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic18f67k40.h: 41533: extern volatile __bit C2HYS @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic18f67k40.h: 41535: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f67k40.h: 41537: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f67k40.h: 41539: extern volatile __bit C2INTN @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic18f67k40.h: 41541: extern volatile __bit C2INTP @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic18f67k40.h: 41543: extern volatile __bit C2IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f67k40.h: 41545: extern volatile __bit C2NCH0 @ (((unsigned) &CM2NCH)*8) + 0;
[; ;pic18f67k40.h: 41547: extern volatile __bit C2NCH1 @ (((unsigned) &CM2NCH)*8) + 1;
[; ;pic18f67k40.h: 41549: extern volatile __bit C2NCH2 @ (((unsigned) &CM2NCH)*8) + 2;
[; ;pic18f67k40.h: 41551: extern volatile __bit C2OUT @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic18f67k40.h: 41553: extern volatile __bit C2OUTF @ (((unsigned) &PORTF)*8) + 1;
[; ;pic18f67k40.h: 41555: extern volatile __bit C2PCH0 @ (((unsigned) &CM2PCH)*8) + 0;
[; ;pic18f67k40.h: 41557: extern volatile __bit C2PCH1 @ (((unsigned) &CM2PCH)*8) + 1;
[; ;pic18f67k40.h: 41559: extern volatile __bit C2PCH2 @ (((unsigned) &CM2PCH)*8) + 2;
[; ;pic18f67k40.h: 41561: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic18f67k40.h: 41563: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic18f67k40.h: 41565: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 2;
[; ;pic18f67k40.h: 41567: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 3;
[; ;pic18f67k40.h: 41569: extern volatile __bit C3EN @ (((unsigned) &CM3CON0)*8) + 7;
[; ;pic18f67k40.h: 41571: extern volatile __bit C3HYS @ (((unsigned) &CM3CON0)*8) + 1;
[; ;pic18f67k40.h: 41573: extern volatile __bit C3IE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f67k40.h: 41575: extern volatile __bit C3IF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f67k40.h: 41577: extern volatile __bit C3INTN @ (((unsigned) &CM3CON1)*8) + 0;
[; ;pic18f67k40.h: 41579: extern volatile __bit C3INTP @ (((unsigned) &CM3CON1)*8) + 1;
[; ;pic18f67k40.h: 41581: extern volatile __bit C3IP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f67k40.h: 41583: extern volatile __bit C3NCH0 @ (((unsigned) &CM3NCH)*8) + 0;
[; ;pic18f67k40.h: 41585: extern volatile __bit C3NCH1 @ (((unsigned) &CM3NCH)*8) + 1;
[; ;pic18f67k40.h: 41587: extern volatile __bit C3NCH2 @ (((unsigned) &CM3NCH)*8) + 2;
[; ;pic18f67k40.h: 41589: extern volatile __bit C3OUT @ (((unsigned) &CM3CON0)*8) + 6;
[; ;pic18f67k40.h: 41591: extern volatile __bit C3OUTG @ (((unsigned) &PORTG)*8) + 1;
[; ;pic18f67k40.h: 41593: extern volatile __bit C3PCH0 @ (((unsigned) &CM3PCH)*8) + 0;
[; ;pic18f67k40.h: 41595: extern volatile __bit C3PCH1 @ (((unsigned) &CM3PCH)*8) + 1;
[; ;pic18f67k40.h: 41597: extern volatile __bit C3PCH2 @ (((unsigned) &CM3PCH)*8) + 2;
[; ;pic18f67k40.h: 41599: extern volatile __bit C3POL @ (((unsigned) &CM3CON0)*8) + 4;
[; ;pic18f67k40.h: 41601: extern volatile __bit C3SYNC @ (((unsigned) &CM3CON0)*8) + 0;
[; ;pic18f67k40.h: 41603: extern volatile __bit C3TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 4;
[; ;pic18f67k40.h: 41605: extern volatile __bit C3TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 5;
[; ;pic18f67k40.h: 41607: extern volatile __bit C4TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 6;
[; ;pic18f67k40.h: 41609: extern volatile __bit C4TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 7;
[; ;pic18f67k40.h: 41611: extern volatile __bit C5TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 0;
[; ;pic18f67k40.h: 41613: extern volatile __bit C5TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 1;
[; ;pic18f67k40.h: 41615: extern volatile __bit CAL01 @ (((unsigned) &TMR1L)*8) + 0;
[; ;pic18f67k40.h: 41617: extern volatile __bit CAL03 @ (((unsigned) &TMR3L)*8) + 0;
[; ;pic18f67k40.h: 41619: extern volatile __bit CAL05 @ (((unsigned) &TMR5L)*8) + 0;
[; ;pic18f67k40.h: 41621: extern volatile __bit CAL07 @ (((unsigned) &TMR7L)*8) + 0;
[; ;pic18f67k40.h: 41623: extern volatile __bit CAL11 @ (((unsigned) &TMR1L)*8) + 1;
[; ;pic18f67k40.h: 41625: extern volatile __bit CAL13 @ (((unsigned) &TMR3L)*8) + 1;
[; ;pic18f67k40.h: 41627: extern volatile __bit CAL15 @ (((unsigned) &TMR5L)*8) + 1;
[; ;pic18f67k40.h: 41629: extern volatile __bit CAL17 @ (((unsigned) &TMR7L)*8) + 1;
[; ;pic18f67k40.h: 41631: extern volatile __bit CAL21 @ (((unsigned) &TMR1L)*8) + 2;
[; ;pic18f67k40.h: 41633: extern volatile __bit CAL23 @ (((unsigned) &TMR3L)*8) + 2;
[; ;pic18f67k40.h: 41635: extern volatile __bit CAL25 @ (((unsigned) &TMR5L)*8) + 2;
[; ;pic18f67k40.h: 41637: extern volatile __bit CAL27 @ (((unsigned) &TMR7L)*8) + 2;
[; ;pic18f67k40.h: 41639: extern volatile __bit CAL31 @ (((unsigned) &TMR1L)*8) + 3;
[; ;pic18f67k40.h: 41641: extern volatile __bit CAL33 @ (((unsigned) &TMR3L)*8) + 3;
[; ;pic18f67k40.h: 41643: extern volatile __bit CAL35 @ (((unsigned) &TMR5L)*8) + 3;
[; ;pic18f67k40.h: 41645: extern volatile __bit CAL37 @ (((unsigned) &TMR7L)*8) + 3;
[; ;pic18f67k40.h: 41647: extern volatile __bit CAL41 @ (((unsigned) &TMR1L)*8) + 4;
[; ;pic18f67k40.h: 41649: extern volatile __bit CAL43 @ (((unsigned) &TMR3L)*8) + 4;
[; ;pic18f67k40.h: 41651: extern volatile __bit CAL45 @ (((unsigned) &TMR5L)*8) + 4;
[; ;pic18f67k40.h: 41653: extern volatile __bit CAL47 @ (((unsigned) &TMR7L)*8) + 4;
[; ;pic18f67k40.h: 41655: extern volatile __bit CAL51 @ (((unsigned) &TMR1L)*8) + 5;
[; ;pic18f67k40.h: 41657: extern volatile __bit CAL53 @ (((unsigned) &TMR3L)*8) + 5;
[; ;pic18f67k40.h: 41659: extern volatile __bit CAL55 @ (((unsigned) &TMR5L)*8) + 5;
[; ;pic18f67k40.h: 41661: extern volatile __bit CAL57 @ (((unsigned) &TMR7L)*8) + 5;
[; ;pic18f67k40.h: 41663: extern volatile __bit CAL61 @ (((unsigned) &TMR1L)*8) + 6;
[; ;pic18f67k40.h: 41665: extern volatile __bit CAL63 @ (((unsigned) &TMR3L)*8) + 6;
[; ;pic18f67k40.h: 41667: extern volatile __bit CAL65 @ (((unsigned) &TMR5L)*8) + 6;
[; ;pic18f67k40.h: 41669: extern volatile __bit CAL67 @ (((unsigned) &TMR7L)*8) + 6;
[; ;pic18f67k40.h: 41671: extern volatile __bit CAL71 @ (((unsigned) &TMR1L)*8) + 7;
[; ;pic18f67k40.h: 41673: extern volatile __bit CAL73 @ (((unsigned) &TMR3L)*8) + 7;
[; ;pic18f67k40.h: 41675: extern volatile __bit CAL75 @ (((unsigned) &TMR5L)*8) + 7;
[; ;pic18f67k40.h: 41677: extern volatile __bit CAL77 @ (((unsigned) &TMR7L)*8) + 7;
[; ;pic18f67k40.h: 41679: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f67k40.h: 41681: extern volatile __bit CCH05 @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f67k40.h: 41683: extern volatile __bit CCH15 @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f67k40.h: 41685: extern volatile __bit CCIP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f67k40.h: 41687: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f67k40.h: 41689: extern volatile __bit CCP1CTS0 @ (((unsigned) &CCP1CAP)*8) + 0;
[; ;pic18f67k40.h: 41691: extern volatile __bit CCP1CTS1 @ (((unsigned) &CCP1CAP)*8) + 1;
[; ;pic18f67k40.h: 41693: extern volatile __bit CCP1EN @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f67k40.h: 41695: extern volatile __bit CCP1FMT @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f67k40.h: 41697: extern volatile __bit CCP1IE @ (((unsigned) &PIE7)*8) + 0;
[; ;pic18f67k40.h: 41699: extern volatile __bit CCP1IF @ (((unsigned) &PIR7)*8) + 0;
[; ;pic18f67k40.h: 41701: extern volatile __bit CCP1IP @ (((unsigned) &IPR7)*8) + 0;
[; ;pic18f67k40.h: 41703: extern volatile __bit CCP1MD @ (((unsigned) &PMD4)*8) + 0;
[; ;pic18f67k40.h: 41705: extern volatile __bit CCP1MODE0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f67k40.h: 41707: extern volatile __bit CCP1MODE1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f67k40.h: 41709: extern volatile __bit CCP1MODE2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f67k40.h: 41711: extern volatile __bit CCP1MODE3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f67k40.h: 41713: extern volatile __bit CCP1OUT @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f67k40.h: 41715: extern volatile __bit CCP1PPS0 @ (((unsigned) &CCP1PPS)*8) + 0;
[; ;pic18f67k40.h: 41717: extern volatile __bit CCP1PPS1 @ (((unsigned) &CCP1PPS)*8) + 1;
[; ;pic18f67k40.h: 41719: extern volatile __bit CCP1PPS2 @ (((unsigned) &CCP1PPS)*8) + 2;
[; ;pic18f67k40.h: 41721: extern volatile __bit CCP1PPS3 @ (((unsigned) &CCP1PPS)*8) + 3;
[; ;pic18f67k40.h: 41723: extern volatile __bit CCP1PPS4 @ (((unsigned) &CCP1PPS)*8) + 4;
[; ;pic18f67k40.h: 41725: extern volatile __bit CCP1PPS5 @ (((unsigned) &CCP1PPS)*8) + 5;
[; ;pic18f67k40.h: 41727: extern volatile __bit CCP2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f67k40.h: 41729: extern volatile __bit CCP2CTS0 @ (((unsigned) &CCP2CAP)*8) + 0;
[; ;pic18f67k40.h: 41731: extern volatile __bit CCP2CTS1 @ (((unsigned) &CCP2CAP)*8) + 1;
[; ;pic18f67k40.h: 41733: extern volatile __bit CCP2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f67k40.h: 41735: extern volatile __bit CCP2EN @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic18f67k40.h: 41737: extern volatile __bit CCP2FMT @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f67k40.h: 41739: extern volatile __bit CCP2IE @ (((unsigned) &PIE7)*8) + 1;
[; ;pic18f67k40.h: 41741: extern volatile __bit CCP2IF @ (((unsigned) &PIR7)*8) + 1;
[; ;pic18f67k40.h: 41743: extern volatile __bit CCP2IP @ (((unsigned) &IPR7)*8) + 1;
[; ;pic18f67k40.h: 41745: extern volatile __bit CCP2MD @ (((unsigned) &PMD4)*8) + 1;
[; ;pic18f67k40.h: 41747: extern volatile __bit CCP2MODE0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f67k40.h: 41749: extern volatile __bit CCP2MODE1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f67k40.h: 41751: extern volatile __bit CCP2MODE2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f67k40.h: 41753: extern volatile __bit CCP2MODE3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f67k40.h: 41755: extern volatile __bit CCP2OUT @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f67k40.h: 41757: extern volatile __bit CCP2PPS0 @ (((unsigned) &CCP2PPS)*8) + 0;
[; ;pic18f67k40.h: 41759: extern volatile __bit CCP2PPS1 @ (((unsigned) &CCP2PPS)*8) + 1;
[; ;pic18f67k40.h: 41761: extern volatile __bit CCP2PPS2 @ (((unsigned) &CCP2PPS)*8) + 2;
[; ;pic18f67k40.h: 41763: extern volatile __bit CCP2PPS3 @ (((unsigned) &CCP2PPS)*8) + 3;
[; ;pic18f67k40.h: 41765: extern volatile __bit CCP2PPS4 @ (((unsigned) &CCP2PPS)*8) + 4;
[; ;pic18f67k40.h: 41767: extern volatile __bit CCP2PPS5 @ (((unsigned) &CCP2PPS)*8) + 5;
[; ;pic18f67k40.h: 41769: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f67k40.h: 41771: extern volatile __bit CCP3CTS0 @ (((unsigned) &CCP3CAP)*8) + 0;
[; ;pic18f67k40.h: 41773: extern volatile __bit CCP3CTS1 @ (((unsigned) &CCP3CAP)*8) + 1;
[; ;pic18f67k40.h: 41775: extern volatile __bit CCP3CTS2 @ (((unsigned) &CCP3CAP)*8) + 2;
[; ;pic18f67k40.h: 41777: extern volatile __bit CCP3CTS3 @ (((unsigned) &CCP3CAP)*8) + 3;
[; ;pic18f67k40.h: 41779: extern volatile __bit CCP3CTS4 @ (((unsigned) &CCP3CAP)*8) + 4;
[; ;pic18f67k40.h: 41781: extern volatile __bit CCP3CTS5 @ (((unsigned) &CCP3CAP)*8) + 5;
[; ;pic18f67k40.h: 41783: extern volatile __bit CCP3CTS6 @ (((unsigned) &CCP3CAP)*8) + 6;
[; ;pic18f67k40.h: 41785: extern volatile __bit CCP3CTS7 @ (((unsigned) &CCP3CAP)*8) + 7;
[; ;pic18f67k40.h: 41787: extern volatile __bit CCP3EN @ (((unsigned) &CCP3CON)*8) + 7;
[; ;pic18f67k40.h: 41789: extern volatile __bit CCP3FMT @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic18f67k40.h: 41791: extern volatile __bit CCP3IE @ (((unsigned) &PIE7)*8) + 2;
[; ;pic18f67k40.h: 41793: extern volatile __bit CCP3IF @ (((unsigned) &PIR7)*8) + 2;
[; ;pic18f67k40.h: 41795: extern volatile __bit CCP3IP @ (((unsigned) &IPR7)*8) + 2;
[; ;pic18f67k40.h: 41797: extern volatile __bit CCP3MD @ (((unsigned) &PMD4)*8) + 2;
[; ;pic18f67k40.h: 41799: extern volatile __bit CCP3MODE0 @ (((unsigned) &CCP3CON)*8) + 0;
[; ;pic18f67k40.h: 41801: extern volatile __bit CCP3MODE1 @ (((unsigned) &CCP3CON)*8) + 1;
[; ;pic18f67k40.h: 41803: extern volatile __bit CCP3MODE2 @ (((unsigned) &CCP3CON)*8) + 2;
[; ;pic18f67k40.h: 41805: extern volatile __bit CCP3MODE3 @ (((unsigned) &CCP3CON)*8) + 3;
[; ;pic18f67k40.h: 41807: extern volatile __bit CCP3OE @ (((unsigned) &CCP3CON)*8) + 6;
[; ;pic18f67k40.h: 41809: extern volatile __bit CCP3OUT @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic18f67k40.h: 41811: extern volatile __bit CCP3PPS0 @ (((unsigned) &CCP3PPS)*8) + 0;
[; ;pic18f67k40.h: 41813: extern volatile __bit CCP3PPS1 @ (((unsigned) &CCP3PPS)*8) + 1;
[; ;pic18f67k40.h: 41815: extern volatile __bit CCP3PPS2 @ (((unsigned) &CCP3PPS)*8) + 2;
[; ;pic18f67k40.h: 41817: extern volatile __bit CCP3PPS3 @ (((unsigned) &CCP3PPS)*8) + 3;
[; ;pic18f67k40.h: 41819: extern volatile __bit CCP3PPS4 @ (((unsigned) &CCP3PPS)*8) + 4;
[; ;pic18f67k40.h: 41821: extern volatile __bit CCP3PPS5 @ (((unsigned) &CCP3PPS)*8) + 5;
[; ;pic18f67k40.h: 41823: extern volatile __bit CCP4CTS0 @ (((unsigned) &CCP4CAP)*8) + 0;
[; ;pic18f67k40.h: 41825: extern volatile __bit CCP4CTS1 @ (((unsigned) &CCP4CAP)*8) + 1;
[; ;pic18f67k40.h: 41827: extern volatile __bit CCP4CTS2 @ (((unsigned) &CCP4CAP)*8) + 2;
[; ;pic18f67k40.h: 41829: extern volatile __bit CCP4CTS3 @ (((unsigned) &CCP4CAP)*8) + 3;
[; ;pic18f67k40.h: 41831: extern volatile __bit CCP4CTS4 @ (((unsigned) &CCP4CAP)*8) + 4;
[; ;pic18f67k40.h: 41833: extern volatile __bit CCP4CTS5 @ (((unsigned) &CCP4CAP)*8) + 5;
[; ;pic18f67k40.h: 41835: extern volatile __bit CCP4CTS6 @ (((unsigned) &CCP4CAP)*8) + 6;
[; ;pic18f67k40.h: 41837: extern volatile __bit CCP4CTS7 @ (((unsigned) &CCP4CAP)*8) + 7;
[; ;pic18f67k40.h: 41839: extern volatile __bit CCP4EN @ (((unsigned) &CCP4CON)*8) + 7;
[; ;pic18f67k40.h: 41841: extern volatile __bit CCP4FMT @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic18f67k40.h: 41843: extern volatile __bit CCP4IE @ (((unsigned) &PIE7)*8) + 3;
[; ;pic18f67k40.h: 41845: extern volatile __bit CCP4IF @ (((unsigned) &PIR7)*8) + 3;
[; ;pic18f67k40.h: 41847: extern volatile __bit CCP4IP @ (((unsigned) &IPR7)*8) + 3;
[; ;pic18f67k40.h: 41849: extern volatile __bit CCP4MD @ (((unsigned) &PMD4)*8) + 3;
[; ;pic18f67k40.h: 41851: extern volatile __bit CCP4MODE0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic18f67k40.h: 41853: extern volatile __bit CCP4MODE1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic18f67k40.h: 41855: extern volatile __bit CCP4MODE2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic18f67k40.h: 41857: extern volatile __bit CCP4MODE3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic18f67k40.h: 41859: extern volatile __bit CCP4OE @ (((unsigned) &CCP4CON)*8) + 6;
[; ;pic18f67k40.h: 41861: extern volatile __bit CCP4OUT @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic18f67k40.h: 41863: extern volatile __bit CCP4PPS0 @ (((unsigned) &CCP4PPS)*8) + 0;
[; ;pic18f67k40.h: 41865: extern volatile __bit CCP4PPS1 @ (((unsigned) &CCP4PPS)*8) + 1;
[; ;pic18f67k40.h: 41867: extern volatile __bit CCP4PPS2 @ (((unsigned) &CCP4PPS)*8) + 2;
[; ;pic18f67k40.h: 41869: extern volatile __bit CCP4PPS3 @ (((unsigned) &CCP4PPS)*8) + 3;
[; ;pic18f67k40.h: 41871: extern volatile __bit CCP4PPS4 @ (((unsigned) &CCP4PPS)*8) + 4;
[; ;pic18f67k40.h: 41873: extern volatile __bit CCP4PPS5 @ (((unsigned) &CCP4PPS)*8) + 5;
[; ;pic18f67k40.h: 41875: extern volatile __bit CCP5CTS0 @ (((unsigned) &CCP5CAP)*8) + 0;
[; ;pic18f67k40.h: 41877: extern volatile __bit CCP5CTS1 @ (((unsigned) &CCP5CAP)*8) + 1;
[; ;pic18f67k40.h: 41879: extern volatile __bit CCP5CTS2 @ (((unsigned) &CCP5CAP)*8) + 2;
[; ;pic18f67k40.h: 41881: extern volatile __bit CCP5CTS3 @ (((unsigned) &CCP5CAP)*8) + 3;
[; ;pic18f67k40.h: 41883: extern volatile __bit CCP5CTS4 @ (((unsigned) &CCP5CAP)*8) + 4;
[; ;pic18f67k40.h: 41885: extern volatile __bit CCP5CTS5 @ (((unsigned) &CCP5CAP)*8) + 5;
[; ;pic18f67k40.h: 41887: extern volatile __bit CCP5CTS6 @ (((unsigned) &CCP5CAP)*8) + 6;
[; ;pic18f67k40.h: 41889: extern volatile __bit CCP5CTS7 @ (((unsigned) &CCP5CAP)*8) + 7;
[; ;pic18f67k40.h: 41891: extern volatile __bit CCP5EN @ (((unsigned) &CCP5CON)*8) + 7;
[; ;pic18f67k40.h: 41893: extern volatile __bit CCP5FMT @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic18f67k40.h: 41895: extern volatile __bit CCP5IE @ (((unsigned) &PIE7)*8) + 4;
[; ;pic18f67k40.h: 41897: extern volatile __bit CCP5IF @ (((unsigned) &PIR7)*8) + 4;
[; ;pic18f67k40.h: 41899: extern volatile __bit CCP5IP @ (((unsigned) &IPR7)*8) + 4;
[; ;pic18f67k40.h: 41901: extern volatile __bit CCP5MD @ (((unsigned) &PMD4)*8) + 4;
[; ;pic18f67k40.h: 41903: extern volatile __bit CCP5MODE0 @ (((unsigned) &CCP5CON)*8) + 0;
[; ;pic18f67k40.h: 41905: extern volatile __bit CCP5MODE1 @ (((unsigned) &CCP5CON)*8) + 1;
[; ;pic18f67k40.h: 41907: extern volatile __bit CCP5MODE2 @ (((unsigned) &CCP5CON)*8) + 2;
[; ;pic18f67k40.h: 41909: extern volatile __bit CCP5MODE3 @ (((unsigned) &CCP5CON)*8) + 3;
[; ;pic18f67k40.h: 41911: extern volatile __bit CCP5OE @ (((unsigned) &CCP5CON)*8) + 6;
[; ;pic18f67k40.h: 41913: extern volatile __bit CCP5OUT @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic18f67k40.h: 41915: extern volatile __bit CCP5PPS0 @ (((unsigned) &CCP5PPS)*8) + 0;
[; ;pic18f67k40.h: 41917: extern volatile __bit CCP5PPS1 @ (((unsigned) &CCP5PPS)*8) + 1;
[; ;pic18f67k40.h: 41919: extern volatile __bit CCP5PPS2 @ (((unsigned) &CCP5PPS)*8) + 2;
[; ;pic18f67k40.h: 41921: extern volatile __bit CCP5PPS3 @ (((unsigned) &CCP5PPS)*8) + 3;
[; ;pic18f67k40.h: 41923: extern volatile __bit CCP5PPS4 @ (((unsigned) &CCP5PPS)*8) + 4;
[; ;pic18f67k40.h: 41925: extern volatile __bit CCP5PPS5 @ (((unsigned) &CCP5PPS)*8) + 5;
[; ;pic18f67k40.h: 41927: extern volatile __bit CCP6E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f67k40.h: 41929: extern volatile __bit CCP7E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f67k40.h: 41931: extern volatile __bit CCP8E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f67k40.h: 41933: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f67k40.h: 41935: extern volatile __bit CDAFVR0 @ (((unsigned) &FVRCON)*8) + 2;
[; ;pic18f67k40.h: 41937: extern volatile __bit CDAFVR1 @ (((unsigned) &FVRCON)*8) + 3;
[; ;pic18f67k40.h: 41939: extern volatile __bit CDIV0 @ (((unsigned) &OSCCON2)*8) + 0;
[; ;pic18f67k40.h: 41941: extern volatile __bit CDIV1 @ (((unsigned) &OSCCON2)*8) + 1;
[; ;pic18f67k40.h: 41943: extern volatile __bit CDIV2 @ (((unsigned) &OSCCON2)*8) + 2;
[; ;pic18f67k40.h: 41945: extern volatile __bit CDIV3 @ (((unsigned) &OSCCON2)*8) + 3;
[; ;pic18f67k40.h: 41947: extern volatile __bit CHPOL @ (((unsigned) &MDCON1)*8) + 5;
[; ;pic18f67k40.h: 41949: extern volatile __bit CHS0 @ (((unsigned) &MDCARH)*8) + 0;
[; ;pic18f67k40.h: 41951: extern volatile __bit CHS1 @ (((unsigned) &MDCARH)*8) + 1;
[; ;pic18f67k40.h: 41953: extern volatile __bit CHS2 @ (((unsigned) &MDCARH)*8) + 2;
[; ;pic18f67k40.h: 41955: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f67k40.h: 41957: extern volatile __bit CHSYNC @ (((unsigned) &MDCON1)*8) + 4;
[; ;pic18f67k40.h: 41959: extern volatile __bit CKE1 @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f67k40.h: 41961: extern volatile __bit CKE2 @ (((unsigned) &SSP2STAT)*8) + 6;
[; ;pic18f67k40.h: 41963: extern volatile __bit CKP1 @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f67k40.h: 41965: extern volatile __bit CKP2 @ (((unsigned) &SSP2CON1)*8) + 4;
[; ;pic18f67k40.h: 41967: extern volatile __bit CKTXP @ (((unsigned) &BAUD1CON)*8) + 4;
[; ;pic18f67k40.h: 41969: extern volatile __bit CLK0 @ (((unsigned) &CLKRCLK)*8) + 0;
[; ;pic18f67k40.h: 41971: extern volatile __bit CLK1 @ (((unsigned) &CLKRCLK)*8) + 1;
[; ;pic18f67k40.h: 41973: extern volatile __bit CLK2 @ (((unsigned) &CLKRCLK)*8) + 2;
[; ;pic18f67k40.h: 41975: extern volatile __bit CLKRCLK0 @ (((unsigned) &CLKRCLK)*8) + 0;
[; ;pic18f67k40.h: 41977: extern volatile __bit CLKRCLK1 @ (((unsigned) &CLKRCLK)*8) + 1;
[; ;pic18f67k40.h: 41979: extern volatile __bit CLKRCLK2 @ (((unsigned) &CLKRCLK)*8) + 2;
[; ;pic18f67k40.h: 41981: extern volatile __bit CLKRDC0 @ (((unsigned) &CLKRCON)*8) + 3;
[; ;pic18f67k40.h: 41983: extern volatile __bit CLKRDC1 @ (((unsigned) &CLKRCON)*8) + 4;
[; ;pic18f67k40.h: 41985: extern volatile __bit CLKRDIV0 @ (((unsigned) &CLKRCON)*8) + 0;
[; ;pic18f67k40.h: 41987: extern volatile __bit CLKRDIV1 @ (((unsigned) &CLKRCON)*8) + 1;
[; ;pic18f67k40.h: 41989: extern volatile __bit CLKRDIV2 @ (((unsigned) &CLKRCON)*8) + 2;
[; ;pic18f67k40.h: 41991: extern volatile __bit CLKREN @ (((unsigned) &CLKRCON)*8) + 7;
[; ;pic18f67k40.h: 41993: extern volatile __bit CLKRMD @ (((unsigned) &PMD0)*8) + 1;
[; ;pic18f67k40.h: 41995: extern volatile __bit CLPOL @ (((unsigned) &MDCON1)*8) + 1;
[; ;pic18f67k40.h: 41997: extern volatile __bit CLS0 @ (((unsigned) &MDCARL)*8) + 0;
[; ;pic18f67k40.h: 41999: extern volatile __bit CLS1 @ (((unsigned) &MDCARL)*8) + 1;
[; ;pic18f67k40.h: 42001: extern volatile __bit CLS2 @ (((unsigned) &MDCARL)*8) + 2;
[; ;pic18f67k40.h: 42003: extern volatile __bit CLSYNC @ (((unsigned) &MDCON1)*8) + 0;
[; ;pic18f67k40.h: 42005: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f67k40.h: 42007: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f67k40.h: 42009: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f67k40.h: 42011: extern volatile __bit CMP1MD @ (((unsigned) &PMD3)*8) + 1;
[; ;pic18f67k40.h: 42013: extern volatile __bit CMP2MD @ (((unsigned) &PMD3)*8) + 2;
[; ;pic18f67k40.h: 42015: extern volatile __bit CMP3MD @ (((unsigned) &PMD3)*8) + 3;
[; ;pic18f67k40.h: 42017: extern volatile __bit COSC0 @ (((unsigned) &OSCCON2)*8) + 4;
[; ;pic18f67k40.h: 42019: extern volatile __bit COSC1 @ (((unsigned) &OSCCON2)*8) + 5;
[; ;pic18f67k40.h: 42021: extern volatile __bit COSC2 @ (((unsigned) &OSCCON2)*8) + 6;
[; ;pic18f67k40.h: 42023: extern volatile __bit CRCEN @ (((unsigned) &CRCCON0)*8) + 7;
[; ;pic18f67k40.h: 42025: extern volatile __bit CRCGO @ (((unsigned) &CRCCON0)*8) + 6;
[; ;pic18f67k40.h: 42027: extern volatile __bit CRCIE @ (((unsigned) &PIE8)*8) + 6;
[; ;pic18f67k40.h: 42029: extern volatile __bit CRCIF @ (((unsigned) &PIR8)*8) + 6;
[; ;pic18f67k40.h: 42031: extern volatile __bit CRCIP @ (((unsigned) &IPR8)*8) + 6;
[; ;pic18f67k40.h: 42033: extern volatile __bit CRCMD @ (((unsigned) &PMD0)*8) + 4;
[; ;pic18f67k40.h: 42035: extern volatile __bit CSWHOLD @ (((unsigned) &OSCCON3)*8) + 7;
[; ;pic18f67k40.h: 42037: extern volatile __bit CSWIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f67k40.h: 42039: extern volatile __bit CSWIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f67k40.h: 42041: extern volatile __bit CSWIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f67k40.h: 42043: extern volatile __bit CWG1CS @ (((unsigned) &CWG1CLK)*8) + 0;
[; ;pic18f67k40.h: 42045: extern volatile __bit CWG1DBF0 @ (((unsigned) &CWG1DBF)*8) + 0;
[; ;pic18f67k40.h: 42047: extern volatile __bit CWG1DBF1 @ (((unsigned) &CWG1DBF)*8) + 1;
[; ;pic18f67k40.h: 42049: extern volatile __bit CWG1DBF2 @ (((unsigned) &CWG1DBF)*8) + 2;
[; ;pic18f67k40.h: 42051: extern volatile __bit CWG1DBF3 @ (((unsigned) &CWG1DBF)*8) + 3;
[; ;pic18f67k40.h: 42053: extern volatile __bit CWG1DBF4 @ (((unsigned) &CWG1DBF)*8) + 4;
[; ;pic18f67k40.h: 42055: extern volatile __bit CWG1DBF5 @ (((unsigned) &CWG1DBF)*8) + 5;
[; ;pic18f67k40.h: 42057: extern volatile __bit CWG1DBR0 @ (((unsigned) &CWG1DBR)*8) + 0;
[; ;pic18f67k40.h: 42059: extern volatile __bit CWG1DBR1 @ (((unsigned) &CWG1DBR)*8) + 1;
[; ;pic18f67k40.h: 42061: extern volatile __bit CWG1DBR2 @ (((unsigned) &CWG1DBR)*8) + 2;
[; ;pic18f67k40.h: 42063: extern volatile __bit CWG1DBR3 @ (((unsigned) &CWG1DBR)*8) + 3;
[; ;pic18f67k40.h: 42065: extern volatile __bit CWG1DBR4 @ (((unsigned) &CWG1DBR)*8) + 4;
[; ;pic18f67k40.h: 42067: extern volatile __bit CWG1DBR5 @ (((unsigned) &CWG1DBR)*8) + 5;
[; ;pic18f67k40.h: 42069: extern volatile __bit CWG1EN @ (((unsigned) &CWG1CON0)*8) + 7;
[; ;pic18f67k40.h: 42071: extern volatile __bit CWG1IE @ (((unsigned) &PIE8)*8) + 0;
[; ;pic18f67k40.h: 42073: extern volatile __bit CWG1IF @ (((unsigned) &PIR8)*8) + 0;
[; ;pic18f67k40.h: 42075: extern volatile __bit CWG1IN @ (((unsigned) &CWG1CON1)*8) + 5;
[; ;pic18f67k40.h: 42077: extern volatile __bit CWG1INPPS0 @ (((unsigned) &CWGINPPS)*8) + 0;
[; ;pic18f67k40.h: 42079: extern volatile __bit CWG1INPPS1 @ (((unsigned) &CWGINPPS)*8) + 1;
[; ;pic18f67k40.h: 42081: extern volatile __bit CWG1INPPS2 @ (((unsigned) &CWGINPPS)*8) + 2;
[; ;pic18f67k40.h: 42083: extern volatile __bit CWG1INPPS3 @ (((unsigned) &CWGINPPS)*8) + 3;
[; ;pic18f67k40.h: 42085: extern volatile __bit CWG1INPPS4 @ (((unsigned) &CWGINPPS)*8) + 4;
[; ;pic18f67k40.h: 42087: extern volatile __bit CWG1INPPS5 @ (((unsigned) &CWGINPPS)*8) + 5;
[; ;pic18f67k40.h: 42089: extern volatile __bit CWG1IP @ (((unsigned) &IPR8)*8) + 0;
[; ;pic18f67k40.h: 42091: extern volatile __bit CWG1ISM0 @ (((unsigned) &CWG1ISM)*8) + 0;
[; ;pic18f67k40.h: 42093: extern volatile __bit CWG1ISM1 @ (((unsigned) &CWG1ISM)*8) + 1;
[; ;pic18f67k40.h: 42095: extern volatile __bit CWG1ISM2 @ (((unsigned) &CWG1ISM)*8) + 2;
[; ;pic18f67k40.h: 42097: extern volatile __bit CWG1ISM3 @ (((unsigned) &CWG1ISM)*8) + 3;
[; ;pic18f67k40.h: 42099: extern volatile __bit CWG1LD @ (((unsigned) &CWG1CON0)*8) + 6;
[; ;pic18f67k40.h: 42101: extern volatile __bit CWG1LSAC0 @ (((unsigned) &CWG1AS0)*8) + 2;
[; ;pic18f67k40.h: 42103: extern volatile __bit CWG1LSAC1 @ (((unsigned) &CWG1AS0)*8) + 3;
[; ;pic18f67k40.h: 42105: extern volatile __bit CWG1LSBD0 @ (((unsigned) &CWG1AS0)*8) + 4;
[; ;pic18f67k40.h: 42107: extern volatile __bit CWG1LSBD1 @ (((unsigned) &CWG1AS0)*8) + 5;
[; ;pic18f67k40.h: 42109: extern volatile __bit CWG1MD @ (((unsigned) &PMD2)*8) + 5;
[; ;pic18f67k40.h: 42111: extern volatile __bit CWG1MODE0 @ (((unsigned) &CWG1CON0)*8) + 0;
[; ;pic18f67k40.h: 42113: extern volatile __bit CWG1MODE1 @ (((unsigned) &CWG1CON0)*8) + 1;
[; ;pic18f67k40.h: 42115: extern volatile __bit CWG1MODE2 @ (((unsigned) &CWG1CON0)*8) + 2;
[; ;pic18f67k40.h: 42117: extern volatile __bit CWG1OVRA @ (((unsigned) &CWG1STR)*8) + 4;
[; ;pic18f67k40.h: 42119: extern volatile __bit CWG1OVRB @ (((unsigned) &CWG1STR)*8) + 5;
[; ;pic18f67k40.h: 42121: extern volatile __bit CWG1OVRC @ (((unsigned) &CWG1STR)*8) + 6;
[; ;pic18f67k40.h: 42123: extern volatile __bit CWG1OVRD @ (((unsigned) &CWG1STR)*8) + 7;
[; ;pic18f67k40.h: 42125: extern volatile __bit CWG1POLA @ (((unsigned) &CWG1CON1)*8) + 0;
[; ;pic18f67k40.h: 42127: extern volatile __bit CWG1POLB @ (((unsigned) &CWG1CON1)*8) + 1;
[; ;pic18f67k40.h: 42129: extern volatile __bit CWG1POLC @ (((unsigned) &CWG1CON1)*8) + 2;
[; ;pic18f67k40.h: 42131: extern volatile __bit CWG1POLD @ (((unsigned) &CWG1CON1)*8) + 3;
[; ;pic18f67k40.h: 42133: extern volatile __bit CWG1REN @ (((unsigned) &CWG1AS0)*8) + 6;
[; ;pic18f67k40.h: 42135: extern volatile __bit CWG1SHUTDOWN @ (((unsigned) &CWG1AS0)*8) + 7;
[; ;pic18f67k40.h: 42137: extern volatile __bit CWG1STRA @ (((unsigned) &CWG1STR)*8) + 0;
[; ;pic18f67k40.h: 42139: extern volatile __bit CWG1STRB @ (((unsigned) &CWG1STR)*8) + 1;
[; ;pic18f67k40.h: 42141: extern volatile __bit CWG1STRC @ (((unsigned) &CWG1STR)*8) + 2;
[; ;pic18f67k40.h: 42143: extern volatile __bit CWG1STRD @ (((unsigned) &CWG1STR)*8) + 3;
[; ;pic18f67k40.h: 42145: extern volatile __bit CWGIF @ (((unsigned) &PIR8)*8) + 0;
[; ;pic18f67k40.h: 42147: extern volatile __bit CWGINPPS0 @ (((unsigned) &CWGINPPS)*8) + 0;
[; ;pic18f67k40.h: 42149: extern volatile __bit CWGINPPS1 @ (((unsigned) &CWGINPPS)*8) + 1;
[; ;pic18f67k40.h: 42151: extern volatile __bit CWGINPPS2 @ (((unsigned) &CWGINPPS)*8) + 2;
[; ;pic18f67k40.h: 42153: extern volatile __bit CWGINPPS3 @ (((unsigned) &CWGINPPS)*8) + 3;
[; ;pic18f67k40.h: 42155: extern volatile __bit CWGINPPS4 @ (((unsigned) &CWGINPPS)*8) + 4;
[; ;pic18f67k40.h: 42157: extern volatile __bit CWGINPPS5 @ (((unsigned) &CWGINPPS)*8) + 5;
[; ;pic18f67k40.h: 42159: extern volatile __bit CWGMD @ (((unsigned) &PMD2)*8) + 5;
[; ;pic18f67k40.h: 42161: extern volatile __bit DA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f67k40.h: 42163: extern volatile __bit DA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f67k40.h: 42165: extern volatile __bit DABORT @ (((unsigned) &SCANCON0)*8) + 4;
[; ;pic18f67k40.h: 42167: extern volatile __bit DAC1EN @ (((unsigned) &DAC1CON0)*8) + 7;
[; ;pic18f67k40.h: 42169: extern volatile __bit DAC1NSS @ (((unsigned) &DAC1CON0)*8) + 0;
[; ;pic18f67k40.h: 42171: extern volatile __bit DAC1OE1 @ (((unsigned) &DAC1CON0)*8) + 5;
[; ;pic18f67k40.h: 42173: extern volatile __bit DAC1OE2 @ (((unsigned) &DAC1CON0)*8) + 4;
[; ;pic18f67k40.h: 42175: extern volatile __bit DAC1PSS0 @ (((unsigned) &DAC1CON0)*8) + 2;
[; ;pic18f67k40.h: 42177: extern volatile __bit DAC1PSS1 @ (((unsigned) &DAC1CON0)*8) + 3;
[; ;pic18f67k40.h: 42179: extern volatile __bit DAC1R0 @ (((unsigned) &DAC1CON1)*8) + 0;
[; ;pic18f67k40.h: 42181: extern volatile __bit DAC1R1 @ (((unsigned) &DAC1CON1)*8) + 1;
[; ;pic18f67k40.h: 42183: extern volatile __bit DAC1R2 @ (((unsigned) &DAC1CON1)*8) + 2;
[; ;pic18f67k40.h: 42185: extern volatile __bit DAC1R3 @ (((unsigned) &DAC1CON1)*8) + 3;
[; ;pic18f67k40.h: 42187: extern volatile __bit DAC1R4 @ (((unsigned) &DAC1CON1)*8) + 4;
[; ;pic18f67k40.h: 42189: extern volatile __bit DACMD @ (((unsigned) &PMD3)*8) + 6;
[; ;pic18f67k40.h: 42191: extern volatile __bit DATA0 @ (((unsigned) &CRCDATL)*8) + 0;
[; ;pic18f67k40.h: 42193: extern volatile __bit DATA1 @ (((unsigned) &CRCDATL)*8) + 1;
[; ;pic18f67k40.h: 42195: extern volatile __bit DATA10 @ (((unsigned) &CRCDATH)*8) + 2;
[; ;pic18f67k40.h: 42197: extern volatile __bit DATA11 @ (((unsigned) &CRCDATH)*8) + 3;
[; ;pic18f67k40.h: 42199: extern volatile __bit DATA12 @ (((unsigned) &CRCDATH)*8) + 4;
[; ;pic18f67k40.h: 42201: extern volatile __bit DATA13 @ (((unsigned) &CRCDATH)*8) + 5;
[; ;pic18f67k40.h: 42203: extern volatile __bit DATA14 @ (((unsigned) &CRCDATH)*8) + 6;
[; ;pic18f67k40.h: 42205: extern volatile __bit DATA15 @ (((unsigned) &CRCDATH)*8) + 7;
[; ;pic18f67k40.h: 42207: extern volatile __bit DATA2 @ (((unsigned) &CRCDATL)*8) + 2;
[; ;pic18f67k40.h: 42209: extern volatile __bit DATA3 @ (((unsigned) &CRCDATL)*8) + 3;
[; ;pic18f67k40.h: 42211: extern volatile __bit DATA4 @ (((unsigned) &CRCDATL)*8) + 4;
[; ;pic18f67k40.h: 42213: extern volatile __bit DATA5 @ (((unsigned) &CRCDATL)*8) + 5;
[; ;pic18f67k40.h: 42215: extern volatile __bit DATA6 @ (((unsigned) &CRCDATL)*8) + 6;
[; ;pic18f67k40.h: 42217: extern volatile __bit DATA7 @ (((unsigned) &CRCDATL)*8) + 7;
[; ;pic18f67k40.h: 42219: extern volatile __bit DATA8 @ (((unsigned) &CRCDATH)*8) + 0;
[; ;pic18f67k40.h: 42221: extern volatile __bit DATA9 @ (((unsigned) &CRCDATH)*8) + 1;
[; ;pic18f67k40.h: 42223: extern volatile __bit DATA_ADDRESS1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f67k40.h: 42225: extern volatile __bit DATA_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f67k40.h: 42227: extern volatile __bit DBF0 @ (((unsigned) &CWG1DBF)*8) + 0;
[; ;pic18f67k40.h: 42229: extern volatile __bit DBF1 @ (((unsigned) &CWG1DBF)*8) + 1;
[; ;pic18f67k40.h: 42231: extern volatile __bit DBF2 @ (((unsigned) &CWG1DBF)*8) + 2;
[; ;pic18f67k40.h: 42233: extern volatile __bit DBF3 @ (((unsigned) &CWG1DBF)*8) + 3;
[; ;pic18f67k40.h: 42235: extern volatile __bit DBF4 @ (((unsigned) &CWG1DBF)*8) + 4;
[; ;pic18f67k40.h: 42237: extern volatile __bit DBF5 @ (((unsigned) &CWG1DBF)*8) + 5;
[; ;pic18f67k40.h: 42239: extern volatile __bit DBR0 @ (((unsigned) &CWG1DBR)*8) + 0;
[; ;pic18f67k40.h: 42241: extern volatile __bit DBR1 @ (((unsigned) &CWG1DBR)*8) + 1;
[; ;pic18f67k40.h: 42243: extern volatile __bit DBR2 @ (((unsigned) &CWG1DBR)*8) + 2;
[; ;pic18f67k40.h: 42245: extern volatile __bit DBR3 @ (((unsigned) &CWG1DBR)*8) + 3;
[; ;pic18f67k40.h: 42247: extern volatile __bit DBR4 @ (((unsigned) &CWG1DBR)*8) + 4;
[; ;pic18f67k40.h: 42249: extern volatile __bit DBR5 @ (((unsigned) &CWG1DBR)*8) + 5;
[; ;pic18f67k40.h: 42251: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f67k40.h: 42253: extern volatile __bit DIV0 @ (((unsigned) &CLKRCON)*8) + 0;
[; ;pic18f67k40.h: 42255: extern volatile __bit DIV1 @ (((unsigned) &CLKRCON)*8) + 1;
[; ;pic18f67k40.h: 42257: extern volatile __bit DIV2 @ (((unsigned) &CLKRCON)*8) + 2;
[; ;pic18f67k40.h: 42259: extern volatile __bit DLEN0 @ (((unsigned) &CRCCON1)*8) + 4;
[; ;pic18f67k40.h: 42261: extern volatile __bit DLEN1 @ (((unsigned) &CRCCON1)*8) + 5;
[; ;pic18f67k40.h: 42263: extern volatile __bit DLEN2 @ (((unsigned) &CRCCON1)*8) + 6;
[; ;pic18f67k40.h: 42265: extern volatile __bit DLEN3 @ (((unsigned) &CRCCON1)*8) + 7;
[; ;pic18f67k40.h: 42267: extern volatile __bit DOE @ (((unsigned) &CPUDOZE)*8) + 4;
[; ;pic18f67k40.h: 42269: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f67k40.h: 42271: extern volatile __bit DOZE0 @ (((unsigned) &CPUDOZE)*8) + 0;
[; ;pic18f67k40.h: 42273: extern volatile __bit DOZE1 @ (((unsigned) &CPUDOZE)*8) + 1;
[; ;pic18f67k40.h: 42275: extern volatile __bit DOZE2 @ (((unsigned) &CPUDOZE)*8) + 2;
[; ;pic18f67k40.h: 42277: extern volatile __bit DOZEN @ (((unsigned) &CPUDOZE)*8) + 6;
[; ;pic18f67k40.h: 42279: extern volatile __bit DSMMD @ (((unsigned) &PMD2)*8) + 3;
[; ;pic18f67k40.h: 42281: extern volatile __bit D_A1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f67k40.h: 42283: extern volatile __bit D_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f67k40.h: 42285: extern volatile __bit D_NOT_A1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f67k40.h: 42287: extern volatile __bit D_NOT_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f67k40.h: 42289: extern volatile __bit D_nA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f67k40.h: 42291: extern volatile __bit D_nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f67k40.h: 42293: extern volatile __bit EMBMD @ (((unsigned) &PMD1)*8) + 0;
[; ;pic18f67k40.h: 42295: extern volatile __bit EVPOL05 @ (((unsigned) &IPR5)*8) + 3;
[; ;pic18f67k40.h: 42297: extern volatile __bit EVPOL15 @ (((unsigned) &IPR5)*8) + 4;
[; ;pic18f67k40.h: 42299: extern volatile __bit EXTOEN @ (((unsigned) &OSCEN)*8) + 7;
[; ;pic18f67k40.h: 42301: extern volatile __bit EXTOR @ (((unsigned) &OSCSTAT)*8) + 7;
[; ;pic18f67k40.h: 42303: extern volatile __bit FREE @ (((unsigned) &NVMCON1)*8) + 4;
[; ;pic18f67k40.h: 42305: extern volatile __bit FRQ0 @ (((unsigned) &OSCFRQ)*8) + 0;
[; ;pic18f67k40.h: 42307: extern volatile __bit FRQ1 @ (((unsigned) &OSCFRQ)*8) + 1;
[; ;pic18f67k40.h: 42309: extern volatile __bit FRQ2 @ (((unsigned) &OSCFRQ)*8) + 2;
[; ;pic18f67k40.h: 42311: extern volatile __bit FRQ3 @ (((unsigned) &OSCFRQ)*8) + 3;
[; ;pic18f67k40.h: 42313: extern volatile __bit FULL @ (((unsigned) &CRCCON0)*8) + 0;
[; ;pic18f67k40.h: 42315: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic18f67k40.h: 42317: extern volatile __bit FVRMD @ (((unsigned) &PMD0)*8) + 6;
[; ;pic18f67k40.h: 42319: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic18f67k40.h: 42321: extern volatile __bit G1EN @ (((unsigned) &CWG1CON0)*8) + 7;
[; ;pic18f67k40.h: 42323: extern volatile __bit GCEN1 @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f67k40.h: 42325: extern volatile __bit GCEN2 @ (((unsigned) &SSP2CON2)*8) + 7;
[; ;pic18f67k40.h: 42327: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f67k40.h: 42329: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f67k40.h: 42331: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f67k40.h: 42333: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f67k40.h: 42335: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f67k40.h: 42337: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f67k40.h: 42339: extern volatile __bit GSS4 @ (((unsigned) &T7GATE)*8) + 4;
[; ;pic18f67k40.h: 42341: extern volatile __bit HADR0 @ (((unsigned) &SCANHADRL)*8) + 0;
[; ;pic18f67k40.h: 42343: extern volatile __bit HADR1 @ (((unsigned) &SCANHADRL)*8) + 1;
[; ;pic18f67k40.h: 42345: extern volatile __bit HADR10 @ (((unsigned) &SCANHADRH)*8) + 2;
[; ;pic18f67k40.h: 42347: extern volatile __bit HADR11 @ (((unsigned) &SCANHADRH)*8) + 3;
[; ;pic18f67k40.h: 42349: extern volatile __bit HADR12 @ (((unsigned) &SCANHADRH)*8) + 4;
[; ;pic18f67k40.h: 42351: extern volatile __bit HADR13 @ (((unsigned) &SCANHADRH)*8) + 5;
[; ;pic18f67k40.h: 42353: extern volatile __bit HADR14 @ (((unsigned) &SCANHADRH)*8) + 6;
[; ;pic18f67k40.h: 42355: extern volatile __bit HADR15 @ (((unsigned) &SCANHADRH)*8) + 7;
[; ;pic18f67k40.h: 42357: extern volatile __bit HADR16 @ (((unsigned) &SCANHADRU)*8) + 0;
[; ;pic18f67k40.h: 42359: extern volatile __bit HADR17 @ (((unsigned) &SCANHADRU)*8) + 1;
[; ;pic18f67k40.h: 42361: extern volatile __bit HADR18 @ (((unsigned) &SCANHADRU)*8) + 2;
[; ;pic18f67k40.h: 42363: extern volatile __bit HADR19 @ (((unsigned) &SCANHADRU)*8) + 3;
[; ;pic18f67k40.h: 42365: extern volatile __bit HADR2 @ (((unsigned) &SCANHADRL)*8) + 2;
[; ;pic18f67k40.h: 42367: extern volatile __bit HADR20 @ (((unsigned) &SCANHADRU)*8) + 4;
[; ;pic18f67k40.h: 42369: extern volatile __bit HADR21 @ (((unsigned) &SCANHADRU)*8) + 5;
[; ;pic18f67k40.h: 42371: extern volatile __bit HADR3 @ (((unsigned) &SCANHADRL)*8) + 3;
[; ;pic18f67k40.h: 42373: extern volatile __bit HADR4 @ (((unsigned) &SCANHADRL)*8) + 4;
[; ;pic18f67k40.h: 42375: extern volatile __bit HADR5 @ (((unsigned) &SCANHADRL)*8) + 5;
[; ;pic18f67k40.h: 42377: extern volatile __bit HADR6 @ (((unsigned) &SCANHADRL)*8) + 6;
[; ;pic18f67k40.h: 42379: extern volatile __bit HADR7 @ (((unsigned) &SCANHADRL)*8) + 7;
[; ;pic18f67k40.h: 42381: extern volatile __bit HADR8 @ (((unsigned) &SCANHADRH)*8) + 0;
[; ;pic18f67k40.h: 42383: extern volatile __bit HADR9 @ (((unsigned) &SCANHADRH)*8) + 1;
[; ;pic18f67k40.h: 42385: extern volatile __bit HFOEN @ (((unsigned) &OSCEN)*8) + 6;
[; ;pic18f67k40.h: 42387: extern volatile __bit HFOR @ (((unsigned) &OSCSTAT)*8) + 6;
[; ;pic18f67k40.h: 42389: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON0)*8) + 7;
[; ;pic18f67k40.h: 42391: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f67k40.h: 42393: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f67k40.h: 42395: extern volatile __bit HLVDINTH @ (((unsigned) &HLVDCON0)*8) + 1;
[; ;pic18f67k40.h: 42397: extern volatile __bit HLVDINTL @ (((unsigned) &HLVDCON0)*8) + 0;
[; ;pic18f67k40.h: 42399: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f67k40.h: 42401: extern volatile __bit HLVDMD @ (((unsigned) &PMD0)*8) + 5;
[; ;pic18f67k40.h: 42403: extern volatile __bit HLVDOUT @ (((unsigned) &HLVDCON0)*8) + 5;
[; ;pic18f67k40.h: 42405: extern volatile __bit HLVDRDY @ (((unsigned) &HLVDCON0)*8) + 4;
[; ;pic18f67k40.h: 42407: extern volatile __bit HLVDSEL0 @ (((unsigned) &HLVDCON1)*8) + 0;
[; ;pic18f67k40.h: 42409: extern volatile __bit HLVDSEL1 @ (((unsigned) &HLVDCON1)*8) + 1;
[; ;pic18f67k40.h: 42411: extern volatile __bit HLVDSEL2 @ (((unsigned) &HLVDCON1)*8) + 2;
[; ;pic18f67k40.h: 42413: extern volatile __bit HLVDSEL3 @ (((unsigned) &HLVDCON1)*8) + 3;
[; ;pic18f67k40.h: 42415: extern volatile __bit I2C_DAT1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f67k40.h: 42417: extern volatile __bit I2C_DAT2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f67k40.h: 42419: extern volatile __bit I2C_READ1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f67k40.h: 42421: extern volatile __bit I2C_READ2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f67k40.h: 42423: extern volatile __bit I2C_START1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f67k40.h: 42425: extern volatile __bit I2C_START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f67k40.h: 42427: extern volatile __bit IDLEN @ (((unsigned) &CPUDOZE)*8) + 7;
[; ;pic18f67k40.h: 42429: extern volatile __bit IN @ (((unsigned) &CWG1CON1)*8) + 5;
[; ;pic18f67k40.h: 42431: extern volatile __bit INLVLA0 @ (((unsigned) &INLVLA)*8) + 0;
[; ;pic18f67k40.h: 42433: extern volatile __bit INLVLA1 @ (((unsigned) &INLVLA)*8) + 1;
[; ;pic18f67k40.h: 42435: extern volatile __bit INLVLA2 @ (((unsigned) &INLVLA)*8) + 2;
[; ;pic18f67k40.h: 42437: extern volatile __bit INLVLA3 @ (((unsigned) &INLVLA)*8) + 3;
[; ;pic18f67k40.h: 42439: extern volatile __bit INLVLA4 @ (((unsigned) &INLVLA)*8) + 4;
[; ;pic18f67k40.h: 42441: extern volatile __bit INLVLA5 @ (((unsigned) &INLVLA)*8) + 5;
[; ;pic18f67k40.h: 42443: extern volatile __bit INLVLA6 @ (((unsigned) &INLVLA)*8) + 6;
[; ;pic18f67k40.h: 42445: extern volatile __bit INLVLA7 @ (((unsigned) &INLVLA)*8) + 7;
[; ;pic18f67k40.h: 42447: extern volatile __bit INLVLB0 @ (((unsigned) &INLVLB)*8) + 0;
[; ;pic18f67k40.h: 42449: extern volatile __bit INLVLB1 @ (((unsigned) &INLVLB)*8) + 1;
[; ;pic18f67k40.h: 42451: extern volatile __bit INLVLB2 @ (((unsigned) &INLVLB)*8) + 2;
[; ;pic18f67k40.h: 42453: extern volatile __bit INLVLB3 @ (((unsigned) &INLVLB)*8) + 3;
[; ;pic18f67k40.h: 42455: extern volatile __bit INLVLB4 @ (((unsigned) &INLVLB)*8) + 4;
[; ;pic18f67k40.h: 42457: extern volatile __bit INLVLB5 @ (((unsigned) &INLVLB)*8) + 5;
[; ;pic18f67k40.h: 42459: extern volatile __bit INLVLB6 @ (((unsigned) &INLVLB)*8) + 6;
[; ;pic18f67k40.h: 42461: extern volatile __bit INLVLB7 @ (((unsigned) &INLVLB)*8) + 7;
[; ;pic18f67k40.h: 42463: extern volatile __bit INLVLC0 @ (((unsigned) &INLVLC)*8) + 0;
[; ;pic18f67k40.h: 42465: extern volatile __bit INLVLC1 @ (((unsigned) &INLVLC)*8) + 1;
[; ;pic18f67k40.h: 42467: extern volatile __bit INLVLC2 @ (((unsigned) &INLVLC)*8) + 2;
[; ;pic18f67k40.h: 42469: extern volatile __bit INLVLC3 @ (((unsigned) &INLVLC)*8) + 3;
[; ;pic18f67k40.h: 42471: extern volatile __bit INLVLC4 @ (((unsigned) &INLVLC)*8) + 4;
[; ;pic18f67k40.h: 42473: extern volatile __bit INLVLC5 @ (((unsigned) &INLVLC)*8) + 5;
[; ;pic18f67k40.h: 42475: extern volatile __bit INLVLC6 @ (((unsigned) &INLVLC)*8) + 6;
[; ;pic18f67k40.h: 42477: extern volatile __bit INLVLC7 @ (((unsigned) &INLVLC)*8) + 7;
[; ;pic18f67k40.h: 42479: extern volatile __bit INLVLD0 @ (((unsigned) &INLVLD)*8) + 0;
[; ;pic18f67k40.h: 42481: extern volatile __bit INLVLD1 @ (((unsigned) &INLVLD)*8) + 1;
[; ;pic18f67k40.h: 42483: extern volatile __bit INLVLD2 @ (((unsigned) &INLVLD)*8) + 2;
[; ;pic18f67k40.h: 42485: extern volatile __bit INLVLD3 @ (((unsigned) &INLVLD)*8) + 3;
[; ;pic18f67k40.h: 42487: extern volatile __bit INLVLD4 @ (((unsigned) &INLVLD)*8) + 4;
[; ;pic18f67k40.h: 42489: extern volatile __bit INLVLD5 @ (((unsigned) &INLVLD)*8) + 5;
[; ;pic18f67k40.h: 42491: extern volatile __bit INLVLD6 @ (((unsigned) &INLVLD)*8) + 6;
[; ;pic18f67k40.h: 42493: extern volatile __bit INLVLD7 @ (((unsigned) &INLVLD)*8) + 7;
[; ;pic18f67k40.h: 42495: extern volatile __bit INLVLE0 @ (((unsigned) &INLVLE)*8) + 0;
[; ;pic18f67k40.h: 42497: extern volatile __bit INLVLE1 @ (((unsigned) &INLVLE)*8) + 1;
[; ;pic18f67k40.h: 42499: extern volatile __bit INLVLE2 @ (((unsigned) &INLVLE)*8) + 2;
[; ;pic18f67k40.h: 42501: extern volatile __bit INLVLE3 @ (((unsigned) &INLVLE)*8) + 3;
[; ;pic18f67k40.h: 42503: extern volatile __bit INLVLE4 @ (((unsigned) &INLVLE)*8) + 4;
[; ;pic18f67k40.h: 42505: extern volatile __bit INLVLE5 @ (((unsigned) &INLVLE)*8) + 5;
[; ;pic18f67k40.h: 42507: extern volatile __bit INLVLE6 @ (((unsigned) &INLVLE)*8) + 6;
[; ;pic18f67k40.h: 42509: extern volatile __bit INLVLE7 @ (((unsigned) &INLVLE)*8) + 7;
[; ;pic18f67k40.h: 42511: extern volatile __bit INLVLF0 @ (((unsigned) &INLVLF)*8) + 0;
[; ;pic18f67k40.h: 42513: extern volatile __bit INLVLF1 @ (((unsigned) &INLVLF)*8) + 1;
[; ;pic18f67k40.h: 42515: extern volatile __bit INLVLF2 @ (((unsigned) &INLVLF)*8) + 2;
[; ;pic18f67k40.h: 42517: extern volatile __bit INLVLF3 @ (((unsigned) &INLVLF)*8) + 3;
[; ;pic18f67k40.h: 42519: extern volatile __bit INLVLF4 @ (((unsigned) &INLVLF)*8) + 4;
[; ;pic18f67k40.h: 42521: extern volatile __bit INLVLF5 @ (((unsigned) &INLVLF)*8) + 5;
[; ;pic18f67k40.h: 42523: extern volatile __bit INLVLF6 @ (((unsigned) &INLVLF)*8) + 6;
[; ;pic18f67k40.h: 42525: extern volatile __bit INLVLF7 @ (((unsigned) &INLVLF)*8) + 7;
[; ;pic18f67k40.h: 42527: extern volatile __bit INLVLG0 @ (((unsigned) &INLVLG)*8) + 0;
[; ;pic18f67k40.h: 42529: extern volatile __bit INLVLG1 @ (((unsigned) &INLVLG)*8) + 1;
[; ;pic18f67k40.h: 42531: extern volatile __bit INLVLG2 @ (((unsigned) &INLVLG)*8) + 2;
[; ;pic18f67k40.h: 42533: extern volatile __bit INLVLG3 @ (((unsigned) &INLVLG)*8) + 3;
[; ;pic18f67k40.h: 42535: extern volatile __bit INLVLG4 @ (((unsigned) &INLVLG)*8) + 4;
[; ;pic18f67k40.h: 42537: extern volatile __bit INLVLG5 @ (((unsigned) &INLVLG)*8) + 5;
[; ;pic18f67k40.h: 42539: extern volatile __bit INLVLG6 @ (((unsigned) &INLVLG)*8) + 6;
[; ;pic18f67k40.h: 42541: extern volatile __bit INLVLG7 @ (((unsigned) &INLVLG)*8) + 7;
[; ;pic18f67k40.h: 42543: extern volatile __bit INLVLH0 @ (((unsigned) &INLVLH)*8) + 0;
[; ;pic18f67k40.h: 42545: extern volatile __bit INLVLH1 @ (((unsigned) &INLVLH)*8) + 1;
[; ;pic18f67k40.h: 42547: extern volatile __bit INLVLH2 @ (((unsigned) &INLVLH)*8) + 2;
[; ;pic18f67k40.h: 42549: extern volatile __bit INLVLH3 @ (((unsigned) &INLVLH)*8) + 3;
[; ;pic18f67k40.h: 42551: extern volatile __bit INLVLH4 @ (((unsigned) &INLVLH)*8) + 4;
[; ;pic18f67k40.h: 42553: extern volatile __bit INLVLH5 @ (((unsigned) &INLVLH)*8) + 5;
[; ;pic18f67k40.h: 42555: extern volatile __bit INLVLH6 @ (((unsigned) &INLVLH)*8) + 6;
[; ;pic18f67k40.h: 42557: extern volatile __bit INLVLH7 @ (((unsigned) &INLVLH)*8) + 7;
[; ;pic18f67k40.h: 42559: extern volatile __bit INT0EDG @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f67k40.h: 42561: extern volatile __bit INT0IE @ (((unsigned) &PIE0)*8) + 0;
[; ;pic18f67k40.h: 42563: extern volatile __bit INT0IF @ (((unsigned) &PIR0)*8) + 0;
[; ;pic18f67k40.h: 42565: extern volatile __bit INT0IP @ (((unsigned) &IPR0)*8) + 0;
[; ;pic18f67k40.h: 42567: extern volatile __bit INT0PPS0 @ (((unsigned) &INT0PPS)*8) + 0;
[; ;pic18f67k40.h: 42569: extern volatile __bit INT0PPS1 @ (((unsigned) &INT0PPS)*8) + 1;
[; ;pic18f67k40.h: 42571: extern volatile __bit INT0PPS2 @ (((unsigned) &INT0PPS)*8) + 2;
[; ;pic18f67k40.h: 42573: extern volatile __bit INT0PPS3 @ (((unsigned) &INT0PPS)*8) + 3;
[; ;pic18f67k40.h: 42575: extern volatile __bit INT0PPS4 @ (((unsigned) &INT0PPS)*8) + 4;
[; ;pic18f67k40.h: 42577: extern volatile __bit INT0PPS5 @ (((unsigned) &INT0PPS)*8) + 5;
[; ;pic18f67k40.h: 42579: extern volatile __bit INT1EDG @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f67k40.h: 42581: extern volatile __bit INT1IE @ (((unsigned) &PIE0)*8) + 1;
[; ;pic18f67k40.h: 42583: extern volatile __bit INT1IF @ (((unsigned) &PIR0)*8) + 1;
[; ;pic18f67k40.h: 42585: extern volatile __bit INT1IP @ (((unsigned) &IPR0)*8) + 1;
[; ;pic18f67k40.h: 42587: extern volatile __bit INT1PPS0 @ (((unsigned) &INT1PPS)*8) + 0;
[; ;pic18f67k40.h: 42589: extern volatile __bit INT1PPS1 @ (((unsigned) &INT1PPS)*8) + 1;
[; ;pic18f67k40.h: 42591: extern volatile __bit INT1PPS2 @ (((unsigned) &INT1PPS)*8) + 2;
[; ;pic18f67k40.h: 42593: extern volatile __bit INT1PPS3 @ (((unsigned) &INT1PPS)*8) + 3;
[; ;pic18f67k40.h: 42595: extern volatile __bit INT1PPS4 @ (((unsigned) &INT1PPS)*8) + 4;
[; ;pic18f67k40.h: 42597: extern volatile __bit INT1PPS5 @ (((unsigned) &INT1PPS)*8) + 5;
[; ;pic18f67k40.h: 42599: extern volatile __bit INT2EDG @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f67k40.h: 42601: extern volatile __bit INT2IE @ (((unsigned) &PIE0)*8) + 2;
[; ;pic18f67k40.h: 42603: extern volatile __bit INT2IF @ (((unsigned) &PIR0)*8) + 2;
[; ;pic18f67k40.h: 42605: extern volatile __bit INT2IP @ (((unsigned) &IPR0)*8) + 2;
[; ;pic18f67k40.h: 42607: extern volatile __bit INT2PPS0 @ (((unsigned) &INT2PPS)*8) + 0;
[; ;pic18f67k40.h: 42609: extern volatile __bit INT2PPS1 @ (((unsigned) &INT2PPS)*8) + 1;
[; ;pic18f67k40.h: 42611: extern volatile __bit INT2PPS2 @ (((unsigned) &INT2PPS)*8) + 2;
[; ;pic18f67k40.h: 42613: extern volatile __bit INT2PPS3 @ (((unsigned) &INT2PPS)*8) + 3;
[; ;pic18f67k40.h: 42615: extern volatile __bit INT2PPS4 @ (((unsigned) &INT2PPS)*8) + 4;
[; ;pic18f67k40.h: 42617: extern volatile __bit INT2PPS5 @ (((unsigned) &INT2PPS)*8) + 5;
[; ;pic18f67k40.h: 42619: extern volatile __bit INT3EDG @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f67k40.h: 42621: extern volatile __bit INT3IE @ (((unsigned) &PIE0)*8) + 3;
[; ;pic18f67k40.h: 42623: extern volatile __bit INT3IF @ (((unsigned) &PIR0)*8) + 3;
[; ;pic18f67k40.h: 42625: extern volatile __bit INT3IP @ (((unsigned) &IPR0)*8) + 3;
[; ;pic18f67k40.h: 42627: extern volatile __bit INT3PPS0 @ (((unsigned) &INT3PPS)*8) + 0;
[; ;pic18f67k40.h: 42629: extern volatile __bit INT3PPS1 @ (((unsigned) &INT3PPS)*8) + 1;
[; ;pic18f67k40.h: 42631: extern volatile __bit INT3PPS2 @ (((unsigned) &INT3PPS)*8) + 2;
[; ;pic18f67k40.h: 42633: extern volatile __bit INT3PPS3 @ (((unsigned) &INT3PPS)*8) + 3;
[; ;pic18f67k40.h: 42635: extern volatile __bit INT3PPS4 @ (((unsigned) &INT3PPS)*8) + 4;
[; ;pic18f67k40.h: 42637: extern volatile __bit INT3PPS5 @ (((unsigned) &INT3PPS)*8) + 5;
[; ;pic18f67k40.h: 42639: extern volatile __bit INTH @ (((unsigned) &HLVDCON0)*8) + 1;
[; ;pic18f67k40.h: 42641: extern volatile __bit INTL @ (((unsigned) &HLVDCON0)*8) + 0;
[; ;pic18f67k40.h: 42643: extern volatile __bit INTM @ (((unsigned) &SCANCON0)*8) + 3;
[; ;pic18f67k40.h: 42645: extern volatile __bit INVALID @ (((unsigned) &SCANCON0)*8) + 4;
[; ;pic18f67k40.h: 42647: extern volatile __bit IOCBF0 @ (((unsigned) &IOCBF)*8) + 0;
[; ;pic18f67k40.h: 42649: extern volatile __bit IOCBF1 @ (((unsigned) &IOCBF)*8) + 1;
[; ;pic18f67k40.h: 42651: extern volatile __bit IOCBF2 @ (((unsigned) &IOCBF)*8) + 2;
[; ;pic18f67k40.h: 42653: extern volatile __bit IOCBF3 @ (((unsigned) &IOCBF)*8) + 3;
[; ;pic18f67k40.h: 42655: extern volatile __bit IOCBF4 @ (((unsigned) &IOCBF)*8) + 4;
[; ;pic18f67k40.h: 42657: extern volatile __bit IOCBF5 @ (((unsigned) &IOCBF)*8) + 5;
[; ;pic18f67k40.h: 42659: extern volatile __bit IOCBF6 @ (((unsigned) &IOCBF)*8) + 6;
[; ;pic18f67k40.h: 42661: extern volatile __bit IOCBF7 @ (((unsigned) &IOCBF)*8) + 7;
[; ;pic18f67k40.h: 42663: extern volatile __bit IOCBN0 @ (((unsigned) &IOCBN)*8) + 0;
[; ;pic18f67k40.h: 42665: extern volatile __bit IOCBN1 @ (((unsigned) &IOCBN)*8) + 1;
[; ;pic18f67k40.h: 42667: extern volatile __bit IOCBN2 @ (((unsigned) &IOCBN)*8) + 2;
[; ;pic18f67k40.h: 42669: extern volatile __bit IOCBN3 @ (((unsigned) &IOCBN)*8) + 3;
[; ;pic18f67k40.h: 42671: extern volatile __bit IOCBN4 @ (((unsigned) &IOCBN)*8) + 4;
[; ;pic18f67k40.h: 42673: extern volatile __bit IOCBN5 @ (((unsigned) &IOCBN)*8) + 5;
[; ;pic18f67k40.h: 42675: extern volatile __bit IOCBN6 @ (((unsigned) &IOCBN)*8) + 6;
[; ;pic18f67k40.h: 42677: extern volatile __bit IOCBN7 @ (((unsigned) &IOCBN)*8) + 7;
[; ;pic18f67k40.h: 42679: extern volatile __bit IOCBP0 @ (((unsigned) &IOCBP)*8) + 0;
[; ;pic18f67k40.h: 42681: extern volatile __bit IOCBP1 @ (((unsigned) &IOCBP)*8) + 1;
[; ;pic18f67k40.h: 42683: extern volatile __bit IOCBP2 @ (((unsigned) &IOCBP)*8) + 2;
[; ;pic18f67k40.h: 42685: extern volatile __bit IOCBP3 @ (((unsigned) &IOCBP)*8) + 3;
[; ;pic18f67k40.h: 42687: extern volatile __bit IOCBP4 @ (((unsigned) &IOCBP)*8) + 4;
[; ;pic18f67k40.h: 42689: extern volatile __bit IOCBP5 @ (((unsigned) &IOCBP)*8) + 5;
[; ;pic18f67k40.h: 42691: extern volatile __bit IOCBP6 @ (((unsigned) &IOCBP)*8) + 6;
[; ;pic18f67k40.h: 42693: extern volatile __bit IOCBP7 @ (((unsigned) &IOCBP)*8) + 7;
[; ;pic18f67k40.h: 42695: extern volatile __bit IOCCF0 @ (((unsigned) &IOCCF)*8) + 0;
[; ;pic18f67k40.h: 42697: extern volatile __bit IOCCF1 @ (((unsigned) &IOCCF)*8) + 1;
[; ;pic18f67k40.h: 42699: extern volatile __bit IOCCF2 @ (((unsigned) &IOCCF)*8) + 2;
[; ;pic18f67k40.h: 42701: extern volatile __bit IOCCF3 @ (((unsigned) &IOCCF)*8) + 3;
[; ;pic18f67k40.h: 42703: extern volatile __bit IOCCF4 @ (((unsigned) &IOCCF)*8) + 4;
[; ;pic18f67k40.h: 42705: extern volatile __bit IOCCF5 @ (((unsigned) &IOCCF)*8) + 5;
[; ;pic18f67k40.h: 42707: extern volatile __bit IOCCF6 @ (((unsigned) &IOCCF)*8) + 6;
[; ;pic18f67k40.h: 42709: extern volatile __bit IOCCF7 @ (((unsigned) &IOCCF)*8) + 7;
[; ;pic18f67k40.h: 42711: extern volatile __bit IOCCN0 @ (((unsigned) &IOCCN)*8) + 0;
[; ;pic18f67k40.h: 42713: extern volatile __bit IOCCN1 @ (((unsigned) &IOCCN)*8) + 1;
[; ;pic18f67k40.h: 42715: extern volatile __bit IOCCN2 @ (((unsigned) &IOCCN)*8) + 2;
[; ;pic18f67k40.h: 42717: extern volatile __bit IOCCN3 @ (((unsigned) &IOCCN)*8) + 3;
[; ;pic18f67k40.h: 42719: extern volatile __bit IOCCN4 @ (((unsigned) &IOCCN)*8) + 4;
[; ;pic18f67k40.h: 42721: extern volatile __bit IOCCN5 @ (((unsigned) &IOCCN)*8) + 5;
[; ;pic18f67k40.h: 42723: extern volatile __bit IOCCN6 @ (((unsigned) &IOCCN)*8) + 6;
[; ;pic18f67k40.h: 42725: extern volatile __bit IOCCN7 @ (((unsigned) &IOCCN)*8) + 7;
[; ;pic18f67k40.h: 42727: extern volatile __bit IOCCP0 @ (((unsigned) &IOCCP)*8) + 0;
[; ;pic18f67k40.h: 42729: extern volatile __bit IOCCP1 @ (((unsigned) &IOCCP)*8) + 1;
[; ;pic18f67k40.h: 42731: extern volatile __bit IOCCP2 @ (((unsigned) &IOCCP)*8) + 2;
[; ;pic18f67k40.h: 42733: extern volatile __bit IOCCP3 @ (((unsigned) &IOCCP)*8) + 3;
[; ;pic18f67k40.h: 42735: extern volatile __bit IOCCP4 @ (((unsigned) &IOCCP)*8) + 4;
[; ;pic18f67k40.h: 42737: extern volatile __bit IOCCP5 @ (((unsigned) &IOCCP)*8) + 5;
[; ;pic18f67k40.h: 42739: extern volatile __bit IOCCP6 @ (((unsigned) &IOCCP)*8) + 6;
[; ;pic18f67k40.h: 42741: extern volatile __bit IOCCP7 @ (((unsigned) &IOCCP)*8) + 7;
[; ;pic18f67k40.h: 42743: extern volatile __bit IOCEF0 @ (((unsigned) &IOCEF)*8) + 0;
[; ;pic18f67k40.h: 42745: extern volatile __bit IOCEF1 @ (((unsigned) &IOCEF)*8) + 1;
[; ;pic18f67k40.h: 42747: extern volatile __bit IOCEF2 @ (((unsigned) &IOCEF)*8) + 2;
[; ;pic18f67k40.h: 42749: extern volatile __bit IOCEF3 @ (((unsigned) &IOCEF)*8) + 3;
[; ;pic18f67k40.h: 42751: extern volatile __bit IOCEF4 @ (((unsigned) &IOCEF)*8) + 4;
[; ;pic18f67k40.h: 42753: extern volatile __bit IOCEF5 @ (((unsigned) &IOCEF)*8) + 5;
[; ;pic18f67k40.h: 42755: extern volatile __bit IOCEF6 @ (((unsigned) &IOCEF)*8) + 6;
[; ;pic18f67k40.h: 42757: extern volatile __bit IOCEF7 @ (((unsigned) &IOCEF)*8) + 7;
[; ;pic18f67k40.h: 42759: extern volatile __bit IOCEN0 @ (((unsigned) &IOCEN)*8) + 0;
[; ;pic18f67k40.h: 42761: extern volatile __bit IOCEN1 @ (((unsigned) &IOCEN)*8) + 1;
[; ;pic18f67k40.h: 42763: extern volatile __bit IOCEN2 @ (((unsigned) &IOCEN)*8) + 2;
[; ;pic18f67k40.h: 42765: extern volatile __bit IOCEN3 @ (((unsigned) &IOCEN)*8) + 3;
[; ;pic18f67k40.h: 42767: extern volatile __bit IOCEN4 @ (((unsigned) &IOCEN)*8) + 4;
[; ;pic18f67k40.h: 42769: extern volatile __bit IOCEN5 @ (((unsigned) &IOCEN)*8) + 5;
[; ;pic18f67k40.h: 42771: extern volatile __bit IOCEN6 @ (((unsigned) &IOCEN)*8) + 6;
[; ;pic18f67k40.h: 42773: extern volatile __bit IOCEN7 @ (((unsigned) &IOCEN)*8) + 7;
[; ;pic18f67k40.h: 42775: extern volatile __bit IOCEP0 @ (((unsigned) &IOCEP)*8) + 0;
[; ;pic18f67k40.h: 42777: extern volatile __bit IOCEP1 @ (((unsigned) &IOCEP)*8) + 1;
[; ;pic18f67k40.h: 42779: extern volatile __bit IOCEP2 @ (((unsigned) &IOCEP)*8) + 2;
[; ;pic18f67k40.h: 42781: extern volatile __bit IOCEP3 @ (((unsigned) &IOCEP)*8) + 3;
[; ;pic18f67k40.h: 42783: extern volatile __bit IOCEP4 @ (((unsigned) &IOCEP)*8) + 4;
[; ;pic18f67k40.h: 42785: extern volatile __bit IOCEP5 @ (((unsigned) &IOCEP)*8) + 5;
[; ;pic18f67k40.h: 42787: extern volatile __bit IOCEP6 @ (((unsigned) &IOCEP)*8) + 6;
[; ;pic18f67k40.h: 42789: extern volatile __bit IOCEP7 @ (((unsigned) &IOCEP)*8) + 7;
[; ;pic18f67k40.h: 42791: extern volatile __bit IOCGF5 @ (((unsigned) &IOCGF)*8) + 5;
[; ;pic18f67k40.h: 42793: extern volatile __bit IOCGN5 @ (((unsigned) &IOCGN)*8) + 5;
[; ;pic18f67k40.h: 42795: extern volatile __bit IOCGP5 @ (((unsigned) &IOCGP)*8) + 5;
[; ;pic18f67k40.h: 42797: extern volatile __bit IOCIE @ (((unsigned) &PIE0)*8) + 4;
[; ;pic18f67k40.h: 42799: extern volatile __bit IOCIF @ (((unsigned) &PIR0)*8) + 4;
[; ;pic18f67k40.h: 42801: extern volatile __bit IOCIP @ (((unsigned) &IPR0)*8) + 4;
[; ;pic18f67k40.h: 42803: extern volatile __bit IOCMD @ (((unsigned) &PMD0)*8) + 0;
[; ;pic18f67k40.h: 42805: extern volatile __bit IPEN @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f67k40.h: 42807: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f67k40.h: 42809: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f67k40.h: 42811: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f67k40.h: 42813: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f67k40.h: 42815: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f67k40.h: 42817: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f67k40.h: 42819: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f67k40.h: 42821: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f67k40.h: 42823: extern volatile __bit LADR0 @ (((unsigned) &SCANLADRL)*8) + 0;
[; ;pic18f67k40.h: 42825: extern volatile __bit LADR1 @ (((unsigned) &SCANLADRL)*8) + 1;
[; ;pic18f67k40.h: 42827: extern volatile __bit LADR10 @ (((unsigned) &SCANLADRH)*8) + 2;
[; ;pic18f67k40.h: 42829: extern volatile __bit LADR11 @ (((unsigned) &SCANLADRH)*8) + 3;
[; ;pic18f67k40.h: 42831: extern volatile __bit LADR12 @ (((unsigned) &SCANLADRH)*8) + 4;
[; ;pic18f67k40.h: 42833: extern volatile __bit LADR13 @ (((unsigned) &SCANLADRH)*8) + 5;
[; ;pic18f67k40.h: 42835: extern volatile __bit LADR14 @ (((unsigned) &SCANLADRH)*8) + 6;
[; ;pic18f67k40.h: 42837: extern volatile __bit LADR15 @ (((unsigned) &SCANLADRH)*8) + 7;
[; ;pic18f67k40.h: 42839: extern volatile __bit LADR16 @ (((unsigned) &SCANLADRU)*8) + 0;
[; ;pic18f67k40.h: 42841: extern volatile __bit LADR17 @ (((unsigned) &SCANLADRU)*8) + 1;
[; ;pic18f67k40.h: 42843: extern volatile __bit LADR18 @ (((unsigned) &SCANLADRU)*8) + 2;
[; ;pic18f67k40.h: 42845: extern volatile __bit LADR19 @ (((unsigned) &SCANLADRU)*8) + 3;
[; ;pic18f67k40.h: 42847: extern volatile __bit LADR2 @ (((unsigned) &SCANLADRL)*8) + 2;
[; ;pic18f67k40.h: 42849: extern volatile __bit LADR20 @ (((unsigned) &SCANLADRU)*8) + 4;
[; ;pic18f67k40.h: 42851: extern volatile __bit LADR21 @ (((unsigned) &SCANLADRU)*8) + 5;
[; ;pic18f67k40.h: 42853: extern volatile __bit LADR3 @ (((unsigned) &SCANLADRL)*8) + 3;
[; ;pic18f67k40.h: 42855: extern volatile __bit LADR4 @ (((unsigned) &SCANLADRL)*8) + 4;
[; ;pic18f67k40.h: 42857: extern volatile __bit LADR5 @ (((unsigned) &SCANLADRL)*8) + 5;
[; ;pic18f67k40.h: 42859: extern volatile __bit LADR6 @ (((unsigned) &SCANLADRL)*8) + 6;
[; ;pic18f67k40.h: 42861: extern volatile __bit LADR7 @ (((unsigned) &SCANLADRL)*8) + 7;
[; ;pic18f67k40.h: 42863: extern volatile __bit LADR8 @ (((unsigned) &SCANLADRH)*8) + 0;
[; ;pic18f67k40.h: 42865: extern volatile __bit LADR9 @ (((unsigned) &SCANLADRH)*8) + 1;
[; ;pic18f67k40.h: 42867: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f67k40.h: 42869: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f67k40.h: 42871: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f67k40.h: 42873: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f67k40.h: 42875: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f67k40.h: 42877: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f67k40.h: 42879: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f67k40.h: 42881: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f67k40.h: 42883: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f67k40.h: 42885: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f67k40.h: 42887: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f67k40.h: 42889: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f67k40.h: 42891: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f67k40.h: 42893: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f67k40.h: 42895: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f67k40.h: 42897: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f67k40.h: 42899: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f67k40.h: 42901: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f67k40.h: 42903: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f67k40.h: 42905: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f67k40.h: 42907: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f67k40.h: 42909: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f67k40.h: 42911: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f67k40.h: 42913: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f67k40.h: 42915: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f67k40.h: 42917: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f67k40.h: 42919: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f67k40.h: 42921: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f67k40.h: 42923: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f67k40.h: 42925: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f67k40.h: 42927: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f67k40.h: 42929: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f67k40.h: 42931: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f67k40.h: 42933: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f67k40.h: 42935: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f67k40.h: 42937: extern volatile __bit LATE3 @ (((unsigned) &LATE)*8) + 3;
[; ;pic18f67k40.h: 42939: extern volatile __bit LATE4 @ (((unsigned) &LATE)*8) + 4;
[; ;pic18f67k40.h: 42941: extern volatile __bit LATE5 @ (((unsigned) &LATE)*8) + 5;
[; ;pic18f67k40.h: 42943: extern volatile __bit LATE6 @ (((unsigned) &LATE)*8) + 6;
[; ;pic18f67k40.h: 42945: extern volatile __bit LATE7 @ (((unsigned) &LATE)*8) + 7;
[; ;pic18f67k40.h: 42947: extern volatile __bit LATF0 @ (((unsigned) &LATF)*8) + 0;
[; ;pic18f67k40.h: 42949: extern volatile __bit LATF1 @ (((unsigned) &LATF)*8) + 1;
[; ;pic18f67k40.h: 42951: extern volatile __bit LATF2 @ (((unsigned) &LATF)*8) + 2;
[; ;pic18f67k40.h: 42953: extern volatile __bit LATF3 @ (((unsigned) &LATF)*8) + 3;
[; ;pic18f67k40.h: 42955: extern volatile __bit LATF4 @ (((unsigned) &LATF)*8) + 4;
[; ;pic18f67k40.h: 42957: extern volatile __bit LATF5 @ (((unsigned) &LATF)*8) + 5;
[; ;pic18f67k40.h: 42959: extern volatile __bit LATF6 @ (((unsigned) &LATF)*8) + 6;
[; ;pic18f67k40.h: 42961: extern volatile __bit LATF7 @ (((unsigned) &LATF)*8) + 7;
[; ;pic18f67k40.h: 42963: extern volatile __bit LATG0 @ (((unsigned) &LATG)*8) + 0;
[; ;pic18f67k40.h: 42965: extern volatile __bit LATG1 @ (((unsigned) &LATG)*8) + 1;
[; ;pic18f67k40.h: 42967: extern volatile __bit LATG2 @ (((unsigned) &LATG)*8) + 2;
[; ;pic18f67k40.h: 42969: extern volatile __bit LATG3 @ (((unsigned) &LATG)*8) + 3;
[; ;pic18f67k40.h: 42971: extern volatile __bit LATG4 @ (((unsigned) &LATG)*8) + 4;
[; ;pic18f67k40.h: 42973: extern volatile __bit LATG6 @ (((unsigned) &LATG)*8) + 6;
[; ;pic18f67k40.h: 42975: extern volatile __bit LATG7 @ (((unsigned) &LATG)*8) + 7;
[; ;pic18f67k40.h: 42977: extern volatile __bit LATH0 @ (((unsigned) &LATH)*8) + 0;
[; ;pic18f67k40.h: 42979: extern volatile __bit LATH1 @ (((unsigned) &LATH)*8) + 1;
[; ;pic18f67k40.h: 42981: extern volatile __bit LATH2 @ (((unsigned) &LATH)*8) + 2;
[; ;pic18f67k40.h: 42983: extern volatile __bit LATH3 @ (((unsigned) &LATH)*8) + 3;
[; ;pic18f67k40.h: 42985: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f67k40.h: 42987: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f67k40.h: 42989: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f67k40.h: 42991: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f67k40.h: 42993: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f67k40.h: 42995: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f67k40.h: 42997: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f67k40.h: 42999: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f67k40.h: 43001: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f67k40.h: 43003: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f67k40.h: 43005: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f67k40.h: 43007: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f67k40.h: 43009: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f67k40.h: 43011: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f67k40.h: 43013: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f67k40.h: 43015: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f67k40.h: 43017: extern volatile __bit LD @ (((unsigned) &CWG1CON0)*8) + 6;
[; ;pic18f67k40.h: 43019: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f67k40.h: 43021: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f67k40.h: 43023: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f67k40.h: 43025: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f67k40.h: 43027: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f67k40.h: 43029: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f67k40.h: 43031: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f67k40.h: 43033: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f67k40.h: 43035: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f67k40.h: 43037: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f67k40.h: 43039: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f67k40.h: 43041: extern volatile __bit LE3 @ (((unsigned) &LATE)*8) + 3;
[; ;pic18f67k40.h: 43043: extern volatile __bit LE4 @ (((unsigned) &LATE)*8) + 4;
[; ;pic18f67k40.h: 43045: extern volatile __bit LE5 @ (((unsigned) &LATE)*8) + 5;
[; ;pic18f67k40.h: 43047: extern volatile __bit LE6 @ (((unsigned) &LATE)*8) + 6;
[; ;pic18f67k40.h: 43049: extern volatile __bit LE7 @ (((unsigned) &LATE)*8) + 7;
[; ;pic18f67k40.h: 43051: extern volatile __bit LF0 @ (((unsigned) &LATF)*8) + 0;
[; ;pic18f67k40.h: 43053: extern volatile __bit LF1 @ (((unsigned) &LATF)*8) + 1;
[; ;pic18f67k40.h: 43055: extern volatile __bit LF2 @ (((unsigned) &LATF)*8) + 2;
[; ;pic18f67k40.h: 43057: extern volatile __bit LF3 @ (((unsigned) &LATF)*8) + 3;
[; ;pic18f67k40.h: 43059: extern volatile __bit LF4 @ (((unsigned) &LATF)*8) + 4;
[; ;pic18f67k40.h: 43061: extern volatile __bit LF5 @ (((unsigned) &LATF)*8) + 5;
[; ;pic18f67k40.h: 43063: extern volatile __bit LF6 @ (((unsigned) &LATF)*8) + 6;
[; ;pic18f67k40.h: 43065: extern volatile __bit LF7 @ (((unsigned) &LATF)*8) + 7;
[; ;pic18f67k40.h: 43067: extern volatile __bit LFOEN @ (((unsigned) &OSCEN)*8) + 4;
[; ;pic18f67k40.h: 43069: extern volatile __bit LFOR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic18f67k40.h: 43071: extern volatile __bit LG0 @ (((unsigned) &LATG)*8) + 0;
[; ;pic18f67k40.h: 43073: extern volatile __bit LG1 @ (((unsigned) &LATG)*8) + 1;
[; ;pic18f67k40.h: 43075: extern volatile __bit LG2 @ (((unsigned) &LATG)*8) + 2;
[; ;pic18f67k40.h: 43077: extern volatile __bit LG3 @ (((unsigned) &LATG)*8) + 3;
[; ;pic18f67k40.h: 43079: extern volatile __bit LG4 @ (((unsigned) &LATG)*8) + 4;
[; ;pic18f67k40.h: 43081: extern volatile __bit LH0 @ (((unsigned) &LATH)*8) + 0;
[; ;pic18f67k40.h: 43083: extern volatile __bit LH1 @ (((unsigned) &LATH)*8) + 1;
[; ;pic18f67k40.h: 43085: extern volatile __bit LH2 @ (((unsigned) &LATH)*8) + 2;
[; ;pic18f67k40.h: 43087: extern volatile __bit LH3 @ (((unsigned) &LATH)*8) + 3;
[; ;pic18f67k40.h: 43089: extern volatile __bit LH4 @ (((unsigned) &LATH)*8) + 4;
[; ;pic18f67k40.h: 43091: extern volatile __bit LH5 @ (((unsigned) &LATH)*8) + 5;
[; ;pic18f67k40.h: 43093: extern volatile __bit LH6 @ (((unsigned) &LATH)*8) + 6;
[; ;pic18f67k40.h: 43095: extern volatile __bit LH7 @ (((unsigned) &LATH)*8) + 7;
[; ;pic18f67k40.h: 43097: extern volatile __bit LSAC0 @ (((unsigned) &CWG1AS0)*8) + 2;
[; ;pic18f67k40.h: 43099: extern volatile __bit LSAC1 @ (((unsigned) &CWG1AS0)*8) + 3;
[; ;pic18f67k40.h: 43101: extern volatile __bit LSBD0 @ (((unsigned) &CWG1AS0)*8) + 4;
[; ;pic18f67k40.h: 43103: extern volatile __bit LSBD1 @ (((unsigned) &CWG1AS0)*8) + 5;
[; ;pic18f67k40.h: 43105: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f67k40.h: 43107: extern volatile __bit MC1OUT @ (((unsigned) &CMOUT)*8) + 0;
[; ;pic18f67k40.h: 43109: extern volatile __bit MC2OUT @ (((unsigned) &CMOUT)*8) + 1;
[; ;pic18f67k40.h: 43111: extern volatile __bit MC3OUT @ (((unsigned) &CMOUT)*8) + 2;
[; ;pic18f67k40.h: 43113: extern volatile __bit MDBIT @ (((unsigned) &MDCON0)*8) + 0;
[; ;pic18f67k40.h: 43115: extern volatile __bit MDCARHPPS0 @ (((unsigned) &MDCARHPPS)*8) + 0;
[; ;pic18f67k40.h: 43117: extern volatile __bit MDCARHPPS1 @ (((unsigned) &MDCARHPPS)*8) + 1;
[; ;pic18f67k40.h: 43119: extern volatile __bit MDCARHPPS2 @ (((unsigned) &MDCARHPPS)*8) + 2;
[; ;pic18f67k40.h: 43121: extern volatile __bit MDCARHPPS3 @ (((unsigned) &MDCARHPPS)*8) + 3;
[; ;pic18f67k40.h: 43123: extern volatile __bit MDCARHPPS4 @ (((unsigned) &MDCARHPPS)*8) + 4;
[; ;pic18f67k40.h: 43125: extern volatile __bit MDCARHPPS5 @ (((unsigned) &MDCARHPPS)*8) + 5;
[; ;pic18f67k40.h: 43127: extern volatile __bit MDCARLPPS0 @ (((unsigned) &MDCARLPPS)*8) + 0;
[; ;pic18f67k40.h: 43129: extern volatile __bit MDCARLPPS1 @ (((unsigned) &MDCARLPPS)*8) + 1;
[; ;pic18f67k40.h: 43131: extern volatile __bit MDCARLPPS2 @ (((unsigned) &MDCARLPPS)*8) + 2;
[; ;pic18f67k40.h: 43133: extern volatile __bit MDCARLPPS3 @ (((unsigned) &MDCARLPPS)*8) + 3;
[; ;pic18f67k40.h: 43135: extern volatile __bit MDCARLPPS4 @ (((unsigned) &MDCARLPPS)*8) + 4;
[; ;pic18f67k40.h: 43137: extern volatile __bit MDCARLPPS5 @ (((unsigned) &MDCARLPPS)*8) + 5;
[; ;pic18f67k40.h: 43139: extern volatile __bit MDCHPOL @ (((unsigned) &MDCON1)*8) + 5;
[; ;pic18f67k40.h: 43141: extern volatile __bit MDCHS0 @ (((unsigned) &MDCARH)*8) + 0;
[; ;pic18f67k40.h: 43143: extern volatile __bit MDCHS1 @ (((unsigned) &MDCARH)*8) + 1;
[; ;pic18f67k40.h: 43145: extern volatile __bit MDCHS2 @ (((unsigned) &MDCARH)*8) + 2;
[; ;pic18f67k40.h: 43147: extern volatile __bit MDCHSYNC @ (((unsigned) &MDCON1)*8) + 4;
[; ;pic18f67k40.h: 43149: extern volatile __bit MDCLPOL @ (((unsigned) &MDCON1)*8) + 1;
[; ;pic18f67k40.h: 43151: extern volatile __bit MDCLS0 @ (((unsigned) &MDCARL)*8) + 0;
[; ;pic18f67k40.h: 43153: extern volatile __bit MDCLS1 @ (((unsigned) &MDCARL)*8) + 1;
[; ;pic18f67k40.h: 43155: extern volatile __bit MDCLS2 @ (((unsigned) &MDCARL)*8) + 2;
[; ;pic18f67k40.h: 43157: extern volatile __bit MDCLSYNC @ (((unsigned) &MDCON1)*8) + 0;
[; ;pic18f67k40.h: 43159: extern volatile __bit MDEN @ (((unsigned) &MDCON0)*8) + 7;
[; ;pic18f67k40.h: 43161: extern volatile __bit MDOPOL @ (((unsigned) &MDCON0)*8) + 4;
[; ;pic18f67k40.h: 43163: extern volatile __bit MDOUT @ (((unsigned) &MDCON0)*8) + 5;
[; ;pic18f67k40.h: 43165: extern volatile __bit MDSRCPPS0 @ (((unsigned) &MDSRCPPS)*8) + 0;
[; ;pic18f67k40.h: 43167: extern volatile __bit MDSRCPPS1 @ (((unsigned) &MDSRCPPS)*8) + 1;
[; ;pic18f67k40.h: 43169: extern volatile __bit MDSRCPPS2 @ (((unsigned) &MDSRCPPS)*8) + 2;
[; ;pic18f67k40.h: 43171: extern volatile __bit MDSRCPPS3 @ (((unsigned) &MDSRCPPS)*8) + 3;
[; ;pic18f67k40.h: 43173: extern volatile __bit MDSRCPPS4 @ (((unsigned) &MDSRCPPS)*8) + 4;
[; ;pic18f67k40.h: 43175: extern volatile __bit MDSRCPPS5 @ (((unsigned) &MDSRCPPS)*8) + 5;
[; ;pic18f67k40.h: 43177: extern volatile __bit MDSRCS0 @ (((unsigned) &MDSRC)*8) + 0;
[; ;pic18f67k40.h: 43179: extern volatile __bit MDSRCS1 @ (((unsigned) &MDSRC)*8) + 1;
[; ;pic18f67k40.h: 43181: extern volatile __bit MDSRCS2 @ (((unsigned) &MDSRC)*8) + 2;
[; ;pic18f67k40.h: 43183: extern volatile __bit MDSRCS3 @ (((unsigned) &MDSRC)*8) + 3;
[; ;pic18f67k40.h: 43185: extern volatile __bit MFOEN @ (((unsigned) &OSCEN)*8) + 5;
[; ;pic18f67k40.h: 43187: extern volatile __bit MFOR @ (((unsigned) &OSCSTAT)*8) + 5;
[; ;pic18f67k40.h: 43189: extern volatile __bit MSK01 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f67k40.h: 43191: extern volatile __bit MSK02 @ (((unsigned) &SSP2ADD)*8) + 0;
[; ;pic18f67k40.h: 43193: extern volatile __bit MSK11 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f67k40.h: 43195: extern volatile __bit MSK12 @ (((unsigned) &SSP2ADD)*8) + 1;
[; ;pic18f67k40.h: 43197: extern volatile __bit MSK21 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f67k40.h: 43199: extern volatile __bit MSK22 @ (((unsigned) &SSP2ADD)*8) + 2;
[; ;pic18f67k40.h: 43201: extern volatile __bit MSK31 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f67k40.h: 43203: extern volatile __bit MSK32 @ (((unsigned) &SSP2ADD)*8) + 3;
[; ;pic18f67k40.h: 43205: extern volatile __bit MSK41 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f67k40.h: 43207: extern volatile __bit MSK42 @ (((unsigned) &SSP2ADD)*8) + 4;
[; ;pic18f67k40.h: 43209: extern volatile __bit MSK51 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f67k40.h: 43211: extern volatile __bit MSK52 @ (((unsigned) &SSP2ADD)*8) + 5;
[; ;pic18f67k40.h: 43213: extern volatile __bit MSK61 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f67k40.h: 43215: extern volatile __bit MSK62 @ (((unsigned) &SSP2ADD)*8) + 6;
[; ;pic18f67k40.h: 43217: extern volatile __bit MSK71 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f67k40.h: 43219: extern volatile __bit MSK72 @ (((unsigned) &SSP2ADD)*8) + 7;
[; ;pic18f67k40.h: 43221: extern volatile __bit MSSP1MD @ (((unsigned) &PMD5)*8) + 0;
[; ;pic18f67k40.h: 43223: extern volatile __bit MSSP2MD @ (((unsigned) &PMD5)*8) + 1;
[; ;pic18f67k40.h: 43225: extern volatile __bit NDIV0 @ (((unsigned) &OSCCON1)*8) + 0;
[; ;pic18f67k40.h: 43227: extern volatile __bit NDIV1 @ (((unsigned) &OSCCON1)*8) + 1;
[; ;pic18f67k40.h: 43229: extern volatile __bit NDIV2 @ (((unsigned) &OSCCON1)*8) + 2;
[; ;pic18f67k40.h: 43231: extern volatile __bit NDIV3 @ (((unsigned) &OSCCON1)*8) + 3;
[; ;pic18f67k40.h: 43233: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f67k40.h: 43235: extern volatile __bit NOSC0 @ (((unsigned) &OSCCON1)*8) + 4;
[; ;pic18f67k40.h: 43237: extern volatile __bit NOSC1 @ (((unsigned) &OSCCON1)*8) + 5;
[; ;pic18f67k40.h: 43239: extern volatile __bit NOSC2 @ (((unsigned) &OSCCON1)*8) + 6;
[; ;pic18f67k40.h: 43241: extern volatile __bit NOSCR @ (((unsigned) &OSCCON3)*8) + 3;
[; ;pic18f67k40.h: 43243: extern volatile __bit NOT_ADDRESS1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f67k40.h: 43245: extern volatile __bit NOT_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f67k40.h: 43247: extern volatile __bit NOT_BOR @ (((unsigned) &PCON0)*8) + 0;
[; ;pic18f67k40.h: 43249: extern volatile __bit NOT_PD @ (((unsigned) &STATUS)*8) + 5;
[; ;pic18f67k40.h: 43251: extern volatile __bit NOT_POR @ (((unsigned) &PCON0)*8) + 1;
[; ;pic18f67k40.h: 43253: extern volatile __bit NOT_RI @ (((unsigned) &PCON0)*8) + 2;
[; ;pic18f67k40.h: 43255: extern volatile __bit NOT_RMCLR @ (((unsigned) &PCON0)*8) + 3;
[; ;pic18f67k40.h: 43257: extern volatile __bit NOT_RWDT @ (((unsigned) &PCON0)*8) + 4;
[; ;pic18f67k40.h: 43259: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f67k40.h: 43261: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f67k40.h: 43263: extern volatile __bit NOT_T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f67k40.h: 43265: extern volatile __bit NOT_T7SYNC @ (((unsigned) &T7CON)*8) + 2;
[; ;pic18f67k40.h: 43267: extern volatile __bit NOT_TO @ (((unsigned) &STATUS)*8) + 6;
[; ;pic18f67k40.h: 43269: extern volatile __bit NOT_WDTWV @ (((unsigned) &PCON0)*8) + 5;
[; ;pic18f67k40.h: 43271: extern volatile __bit NOT_WRITE1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f67k40.h: 43273: extern volatile __bit NOT_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f67k40.h: 43275: extern volatile __bit NSS @ (((unsigned) &DAC1CON0)*8) + 0;
[; ;pic18f67k40.h: 43277: extern volatile __bit NVCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f67k40.h: 43279: extern volatile __bit NVCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f67k40.h: 43281: extern volatile __bit NVMADR0 @ (((unsigned) &NVMADRL)*8) + 0;
[; ;pic18f67k40.h: 43283: extern volatile __bit NVMADR1 @ (((unsigned) &NVMADRL)*8) + 1;
[; ;pic18f67k40.h: 43285: extern volatile __bit NVMADR2 @ (((unsigned) &NVMADRL)*8) + 2;
[; ;pic18f67k40.h: 43287: extern volatile __bit NVMADR3 @ (((unsigned) &NVMADRL)*8) + 3;
[; ;pic18f67k40.h: 43289: extern volatile __bit NVMADR4 @ (((unsigned) &NVMADRL)*8) + 4;
[; ;pic18f67k40.h: 43291: extern volatile __bit NVMADR5 @ (((unsigned) &NVMADRL)*8) + 5;
[; ;pic18f67k40.h: 43293: extern volatile __bit NVMADR6 @ (((unsigned) &NVMADRL)*8) + 6;
[; ;pic18f67k40.h: 43295: extern volatile __bit NVMADR7 @ (((unsigned) &NVMADRL)*8) + 7;
[; ;pic18f67k40.h: 43297: extern volatile __bit NVMADR8 @ (((unsigned) &NVMADRH)*8) + 0;
[; ;pic18f67k40.h: 43299: extern volatile __bit NVMADR9 @ (((unsigned) &NVMADRH)*8) + 1;
[; ;pic18f67k40.h: 43301: extern volatile __bit NVMDAT0 @ (((unsigned) &NVMDAT)*8) + 0;
[; ;pic18f67k40.h: 43303: extern volatile __bit NVMDAT1 @ (((unsigned) &NVMDAT)*8) + 1;
[; ;pic18f67k40.h: 43305: extern volatile __bit NVMDAT2 @ (((unsigned) &NVMDAT)*8) + 2;
[; ;pic18f67k40.h: 43307: extern volatile __bit NVMDAT3 @ (((unsigned) &NVMDAT)*8) + 3;
[; ;pic18f67k40.h: 43309: extern volatile __bit NVMDAT4 @ (((unsigned) &NVMDAT)*8) + 4;
[; ;pic18f67k40.h: 43311: extern volatile __bit NVMDAT5 @ (((unsigned) &NVMDAT)*8) + 5;
[; ;pic18f67k40.h: 43313: extern volatile __bit NVMDAT6 @ (((unsigned) &NVMDAT)*8) + 6;
[; ;pic18f67k40.h: 43315: extern volatile __bit NVMDAT7 @ (((unsigned) &NVMDAT)*8) + 7;
[; ;pic18f67k40.h: 43317: extern volatile __bit NVMIE @ (((unsigned) &PIE8)*8) + 5;
[; ;pic18f67k40.h: 43319: extern volatile __bit NVMIF @ (((unsigned) &PIR8)*8) + 5;
[; ;pic18f67k40.h: 43321: extern volatile __bit NVMIP @ (((unsigned) &IPR8)*8) + 5;
[; ;pic18f67k40.h: 43323: extern volatile __bit NVMMD @ (((unsigned) &PMD0)*8) + 2;
[; ;pic18f67k40.h: 43325: extern volatile __bit NVMREG0 @ (((unsigned) &NVMCON1)*8) + 6;
[; ;pic18f67k40.h: 43327: extern volatile __bit NVMREG1 @ (((unsigned) &NVMCON1)*8) + 7;
[; ;pic18f67k40.h: 43329: extern volatile __bit ODCA0 @ (((unsigned) &ODCONA)*8) + 0;
[; ;pic18f67k40.h: 43331: extern volatile __bit ODCA1 @ (((unsigned) &ODCONA)*8) + 1;
[; ;pic18f67k40.h: 43333: extern volatile __bit ODCA2 @ (((unsigned) &ODCONA)*8) + 2;
[; ;pic18f67k40.h: 43335: extern volatile __bit ODCA3 @ (((unsigned) &ODCONA)*8) + 3;
[; ;pic18f67k40.h: 43337: extern volatile __bit ODCA4 @ (((unsigned) &ODCONA)*8) + 4;
[; ;pic18f67k40.h: 43339: extern volatile __bit ODCA5 @ (((unsigned) &ODCONA)*8) + 5;
[; ;pic18f67k40.h: 43341: extern volatile __bit ODCA6 @ (((unsigned) &ODCONA)*8) + 6;
[; ;pic18f67k40.h: 43343: extern volatile __bit ODCA7 @ (((unsigned) &ODCONA)*8) + 7;
[; ;pic18f67k40.h: 43345: extern volatile __bit ODCB0 @ (((unsigned) &ODCONB)*8) + 0;
[; ;pic18f67k40.h: 43347: extern volatile __bit ODCB1 @ (((unsigned) &ODCONB)*8) + 1;
[; ;pic18f67k40.h: 43349: extern volatile __bit ODCB2 @ (((unsigned) &ODCONB)*8) + 2;
[; ;pic18f67k40.h: 43351: extern volatile __bit ODCB3 @ (((unsigned) &ODCONB)*8) + 3;
[; ;pic18f67k40.h: 43353: extern volatile __bit ODCB4 @ (((unsigned) &ODCONB)*8) + 4;
[; ;pic18f67k40.h: 43355: extern volatile __bit ODCB5 @ (((unsigned) &ODCONB)*8) + 5;
[; ;pic18f67k40.h: 43357: extern volatile __bit ODCB6 @ (((unsigned) &ODCONB)*8) + 6;
[; ;pic18f67k40.h: 43359: extern volatile __bit ODCB7 @ (((unsigned) &ODCONB)*8) + 7;
[; ;pic18f67k40.h: 43361: extern volatile __bit ODCC0 @ (((unsigned) &ODCONC)*8) + 0;
[; ;pic18f67k40.h: 43363: extern volatile __bit ODCC1 @ (((unsigned) &ODCONC)*8) + 1;
[; ;pic18f67k40.h: 43365: extern volatile __bit ODCC2 @ (((unsigned) &ODCONC)*8) + 2;
[; ;pic18f67k40.h: 43367: extern volatile __bit ODCC3 @ (((unsigned) &ODCONC)*8) + 3;
[; ;pic18f67k40.h: 43369: extern volatile __bit ODCC4 @ (((unsigned) &ODCONC)*8) + 4;
[; ;pic18f67k40.h: 43371: extern volatile __bit ODCC5 @ (((unsigned) &ODCONC)*8) + 5;
[; ;pic18f67k40.h: 43373: extern volatile __bit ODCC6 @ (((unsigned) &ODCONC)*8) + 6;
[; ;pic18f67k40.h: 43375: extern volatile __bit ODCC7 @ (((unsigned) &ODCONC)*8) + 7;
[; ;pic18f67k40.h: 43377: extern volatile __bit ODCD0 @ (((unsigned) &ODCOND)*8) + 0;
[; ;pic18f67k40.h: 43379: extern volatile __bit ODCD1 @ (((unsigned) &ODCOND)*8) + 1;
[; ;pic18f67k40.h: 43381: extern volatile __bit ODCD2 @ (((unsigned) &ODCOND)*8) + 2;
[; ;pic18f67k40.h: 43383: extern volatile __bit ODCD3 @ (((unsigned) &ODCOND)*8) + 3;
[; ;pic18f67k40.h: 43385: extern volatile __bit ODCD4 @ (((unsigned) &ODCOND)*8) + 4;
[; ;pic18f67k40.h: 43387: extern volatile __bit ODCD5 @ (((unsigned) &ODCOND)*8) + 5;
[; ;pic18f67k40.h: 43389: extern volatile __bit ODCD6 @ (((unsigned) &ODCOND)*8) + 6;
[; ;pic18f67k40.h: 43391: extern volatile __bit ODCD7 @ (((unsigned) &ODCOND)*8) + 7;
[; ;pic18f67k40.h: 43393: extern volatile __bit ODCE0 @ (((unsigned) &ODCONE)*8) + 0;
[; ;pic18f67k40.h: 43395: extern volatile __bit ODCE1 @ (((unsigned) &ODCONE)*8) + 1;
[; ;pic18f67k40.h: 43397: extern volatile __bit ODCE2 @ (((unsigned) &ODCONE)*8) + 2;
[; ;pic18f67k40.h: 43399: extern volatile __bit ODCE3 @ (((unsigned) &ODCONE)*8) + 3;
[; ;pic18f67k40.h: 43401: extern volatile __bit ODCE4 @ (((unsigned) &ODCONE)*8) + 4;
[; ;pic18f67k40.h: 43403: extern volatile __bit ODCE5 @ (((unsigned) &ODCONE)*8) + 5;
[; ;pic18f67k40.h: 43405: extern volatile __bit ODCE6 @ (((unsigned) &ODCONE)*8) + 6;
[; ;pic18f67k40.h: 43407: extern volatile __bit ODCE7 @ (((unsigned) &ODCONE)*8) + 7;
[; ;pic18f67k40.h: 43409: extern volatile __bit ODCF0 @ (((unsigned) &ODCONF)*8) + 0;
[; ;pic18f67k40.h: 43411: extern volatile __bit ODCF1 @ (((unsigned) &ODCONF)*8) + 1;
[; ;pic18f67k40.h: 43413: extern volatile __bit ODCF2 @ (((unsigned) &ODCONF)*8) + 2;
[; ;pic18f67k40.h: 43415: extern volatile __bit ODCF3 @ (((unsigned) &ODCONF)*8) + 3;
[; ;pic18f67k40.h: 43417: extern volatile __bit ODCF4 @ (((unsigned) &ODCONF)*8) + 4;
[; ;pic18f67k40.h: 43419: extern volatile __bit ODCF5 @ (((unsigned) &ODCONF)*8) + 5;
[; ;pic18f67k40.h: 43421: extern volatile __bit ODCF6 @ (((unsigned) &ODCONF)*8) + 6;
[; ;pic18f67k40.h: 43423: extern volatile __bit ODCF7 @ (((unsigned) &ODCONF)*8) + 7;
[; ;pic18f67k40.h: 43425: extern volatile __bit ODCG0 @ (((unsigned) &ODCONG)*8) + 0;
[; ;pic18f67k40.h: 43427: extern volatile __bit ODCG1 @ (((unsigned) &ODCONG)*8) + 1;
[; ;pic18f67k40.h: 43429: extern volatile __bit ODCG2 @ (((unsigned) &ODCONG)*8) + 2;
[; ;pic18f67k40.h: 43431: extern volatile __bit ODCG3 @ (((unsigned) &ODCONG)*8) + 3;
[; ;pic18f67k40.h: 43433: extern volatile __bit ODCG4 @ (((unsigned) &ODCONG)*8) + 4;
[; ;pic18f67k40.h: 43435: extern volatile __bit ODCG6 @ (((unsigned) &ODCONG)*8) + 6;
[; ;pic18f67k40.h: 43437: extern volatile __bit ODCG7 @ (((unsigned) &ODCONG)*8) + 7;
[; ;pic18f67k40.h: 43439: extern volatile __bit ODCH0 @ (((unsigned) &ODCONH)*8) + 0;
[; ;pic18f67k40.h: 43441: extern volatile __bit ODCH1 @ (((unsigned) &ODCONH)*8) + 1;
[; ;pic18f67k40.h: 43443: extern volatile __bit ODCH2 @ (((unsigned) &ODCONH)*8) + 2;
[; ;pic18f67k40.h: 43445: extern volatile __bit ODCH3 @ (((unsigned) &ODCONH)*8) + 3;
[; ;pic18f67k40.h: 43447: extern volatile __bit ODCH4 @ (((unsigned) &ODCONH)*8) + 4;
[; ;pic18f67k40.h: 43449: extern volatile __bit ODCH5 @ (((unsigned) &ODCONH)*8) + 5;
[; ;pic18f67k40.h: 43451: extern volatile __bit ODCH6 @ (((unsigned) &ODCONH)*8) + 6;
[; ;pic18f67k40.h: 43453: extern volatile __bit ODCH7 @ (((unsigned) &ODCONH)*8) + 7;
[; ;pic18f67k40.h: 43455: extern volatile __bit OE1 @ (((unsigned) &DAC1CON0)*8) + 5;
[; ;pic18f67k40.h: 43457: extern volatile __bit OE2 @ (((unsigned) &DAC1CON0)*8) + 4;
[; ;pic18f67k40.h: 43459: extern volatile __bit OPOL @ (((unsigned) &MDCON0)*8) + 4;
[; ;pic18f67k40.h: 43461: extern volatile __bit ORDY @ (((unsigned) &OSCCON3)*8) + 4;
[; ;pic18f67k40.h: 43463: extern volatile __bit OSCFIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f67k40.h: 43465: extern volatile __bit OSCFIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f67k40.h: 43467: extern volatile __bit OSCFIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f67k40.h: 43469: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f67k40.h: 43471: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f67k40.h: 43473: extern volatile __bit OVRA @ (((unsigned) &CWG1STR)*8) + 4;
[; ;pic18f67k40.h: 43475: extern volatile __bit OVRB @ (((unsigned) &CWG1STR)*8) + 5;
[; ;pic18f67k40.h: 43477: extern volatile __bit OVRC @ (((unsigned) &CWG1STR)*8) + 6;
[; ;pic18f67k40.h: 43479: extern volatile __bit OVRD @ (((unsigned) &CWG1STR)*8) + 7;
[; ;pic18f67k40.h: 43481: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f67k40.h: 43483: extern volatile __bit P2M1 @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic18f67k40.h: 43485: extern volatile __bit P3M0 @ (((unsigned) &CCP3CON)*8) + 6;
[; ;pic18f67k40.h: 43487: extern volatile __bit P3M1 @ (((unsigned) &CCP3CON)*8) + 7;
[; ;pic18f67k40.h: 43489: extern volatile __bit P4M0 @ (((unsigned) &CCP4CON)*8) + 6;
[; ;pic18f67k40.h: 43491: extern volatile __bit P4M1 @ (((unsigned) &CCP4CON)*8) + 7;
[; ;pic18f67k40.h: 43493: extern volatile __bit P5M0 @ (((unsigned) &CCP5CON)*8) + 6;
[; ;pic18f67k40.h: 43495: extern volatile __bit P5M1 @ (((unsigned) &CCP5CON)*8) + 7;
[; ;pic18f67k40.h: 43497: extern volatile __bit P6TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 2;
[; ;pic18f67k40.h: 43499: extern volatile __bit P6TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 3;
[; ;pic18f67k40.h: 43501: extern volatile __bit P7TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 4;
[; ;pic18f67k40.h: 43503: extern volatile __bit P7TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 5;
[; ;pic18f67k40.h: 43505: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f67k40.h: 43507: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f67k40.h: 43509: extern volatile __bit PA2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f67k40.h: 43511: extern volatile __bit PB1E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f67k40.h: 43513: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f67k40.h: 43515: extern volatile __bit PB3E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f67k40.h: 43517: extern volatile __bit PC1E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f67k40.h: 43519: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f67k40.h: 43521: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f67k40.h: 43523: extern volatile __bit PD @ (((unsigned) &STATUS)*8) + 5;
[; ;pic18f67k40.h: 43525: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f67k40.h: 43527: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f67k40.h: 43529: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f67k40.h: 43531: extern volatile __bit PEN1 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f67k40.h: 43533: extern volatile __bit PEN2 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f67k40.h: 43535: extern volatile __bit PLEN0 @ (((unsigned) &CRCCON1)*8) + 0;
[; ;pic18f67k40.h: 43537: extern volatile __bit PLEN1 @ (((unsigned) &CRCCON1)*8) + 1;
[; ;pic18f67k40.h: 43539: extern volatile __bit PLEN2 @ (((unsigned) &CRCCON1)*8) + 2;
[; ;pic18f67k40.h: 43541: extern volatile __bit PLEN3 @ (((unsigned) &CRCCON1)*8) + 3;
[; ;pic18f67k40.h: 43543: extern volatile __bit PLLR @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic18f67k40.h: 43545: extern volatile __bit POLA @ (((unsigned) &CWG1CON1)*8) + 0;
[; ;pic18f67k40.h: 43547: extern volatile __bit POLB @ (((unsigned) &CWG1CON1)*8) + 1;
[; ;pic18f67k40.h: 43549: extern volatile __bit POLC @ (((unsigned) &CWG1CON1)*8) + 2;
[; ;pic18f67k40.h: 43551: extern volatile __bit POLD @ (((unsigned) &CWG1CON1)*8) + 3;
[; ;pic18f67k40.h: 43553: extern volatile __bit POR @ (((unsigned) &PCON0)*8) + 1;
[; ;pic18f67k40.h: 43555: extern volatile __bit PPSLOCKED @ (((unsigned) &PPSLOCK)*8) + 0;
[; ;pic18f67k40.h: 43557: extern volatile __bit PS0 @ (((unsigned) &WDTCON0)*8) + 1;
[; ;pic18f67k40.h: 43559: extern volatile __bit PS1 @ (((unsigned) &WDTCON0)*8) + 2;
[; ;pic18f67k40.h: 43561: extern volatile __bit PS2 @ (((unsigned) &WDTCON0)*8) + 3;
[; ;pic18f67k40.h: 43563: extern volatile __bit PS3 @ (((unsigned) &WDTCON0)*8) + 4;
[; ;pic18f67k40.h: 43565: extern volatile __bit PS4 @ (((unsigned) &WDTCON0)*8) + 5;
[; ;pic18f67k40.h: 43567: extern volatile __bit PSCNT0 @ (((unsigned) &WDTL)*8) + 0;
[; ;pic18f67k40.h: 43569: extern volatile __bit PSCNT1 @ (((unsigned) &WDTL)*8) + 1;
[; ;pic18f67k40.h: 43571: extern volatile __bit PSCNT10 @ (((unsigned) &WDTH)*8) + 2;
[; ;pic18f67k40.h: 43573: extern volatile __bit PSCNT11 @ (((unsigned) &WDTH)*8) + 3;
[; ;pic18f67k40.h: 43575: extern volatile __bit PSCNT12 @ (((unsigned) &WDTH)*8) + 4;
[; ;pic18f67k40.h: 43577: extern volatile __bit PSCNT13 @ (((unsigned) &WDTH)*8) + 5;
[; ;pic18f67k40.h: 43579: extern volatile __bit PSCNT14 @ (((unsigned) &WDTH)*8) + 6;
[; ;pic18f67k40.h: 43581: extern volatile __bit PSCNT15 @ (((unsigned) &WDTH)*8) + 7;
[; ;pic18f67k40.h: 43583: extern volatile __bit PSCNT16 @ (((unsigned) &WDTU)*8) + 0;
[; ;pic18f67k40.h: 43585: extern volatile __bit PSCNT17 @ (((unsigned) &WDTU)*8) + 1;
[; ;pic18f67k40.h: 43587: extern volatile __bit PSCNT18 @ (((unsigned) &WDTU)*8) + 2;
[; ;pic18f67k40.h: 43589: extern volatile __bit PSCNT19 @ (((unsigned) &WDTU)*8) + 3;
[; ;pic18f67k40.h: 43591: extern volatile __bit PSCNT2 @ (((unsigned) &WDTL)*8) + 2;
[; ;pic18f67k40.h: 43593: extern volatile __bit PSCNT20 @ (((unsigned) &WDTU)*8) + 4;
[; ;pic18f67k40.h: 43595: extern volatile __bit PSCNT21 @ (((unsigned) &WDTU)*8) + 5;
[; ;pic18f67k40.h: 43597: extern volatile __bit PSCNT22 @ (((unsigned) &WDTU)*8) + 6;
[; ;pic18f67k40.h: 43599: extern volatile __bit PSCNT3 @ (((unsigned) &WDTL)*8) + 3;
[; ;pic18f67k40.h: 43601: extern volatile __bit PSCNT4 @ (((unsigned) &WDTL)*8) + 4;
[; ;pic18f67k40.h: 43603: extern volatile __bit PSCNT5 @ (((unsigned) &WDTL)*8) + 5;
[; ;pic18f67k40.h: 43605: extern volatile __bit PSCNT6 @ (((unsigned) &WDTL)*8) + 6;
[; ;pic18f67k40.h: 43607: extern volatile __bit PSCNT7 @ (((unsigned) &WDTL)*8) + 7;
[; ;pic18f67k40.h: 43609: extern volatile __bit PSCNT8 @ (((unsigned) &WDTH)*8) + 0;
[; ;pic18f67k40.h: 43611: extern volatile __bit PSCNT9 @ (((unsigned) &WDTH)*8) + 1;
[; ;pic18f67k40.h: 43613: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f67k40.h: 43615: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f67k40.h: 43617: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f67k40.h: 43619: extern volatile __bit PSS0 @ (((unsigned) &DAC1CON0)*8) + 2;
[; ;pic18f67k40.h: 43621: extern volatile __bit PSS1 @ (((unsigned) &DAC1CON0)*8) + 3;
[; ;pic18f67k40.h: 43623: extern volatile __bit PVCFG0 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f67k40.h: 43625: extern volatile __bit PVCFG1 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f67k40.h: 43627: extern volatile __bit PWM6DC0 @ (((unsigned) &PWM6DCL)*8) + 6;
[; ;pic18f67k40.h: 43629: extern volatile __bit PWM6DC1 @ (((unsigned) &PWM6DCL)*8) + 7;
[; ;pic18f67k40.h: 43631: extern volatile __bit PWM6DC2 @ (((unsigned) &PWM6DCH)*8) + 0;
[; ;pic18f67k40.h: 43633: extern volatile __bit PWM6DC3 @ (((unsigned) &PWM6DCH)*8) + 1;
[; ;pic18f67k40.h: 43635: extern volatile __bit PWM6DC4 @ (((unsigned) &PWM6DCH)*8) + 2;
[; ;pic18f67k40.h: 43637: extern volatile __bit PWM6DC5 @ (((unsigned) &PWM6DCH)*8) + 3;
[; ;pic18f67k40.h: 43639: extern volatile __bit PWM6DC6 @ (((unsigned) &PWM6DCH)*8) + 4;
[; ;pic18f67k40.h: 43641: extern volatile __bit PWM6DC7 @ (((unsigned) &PWM6DCH)*8) + 5;
[; ;pic18f67k40.h: 43643: extern volatile __bit PWM6DC8 @ (((unsigned) &PWM6DCH)*8) + 6;
[; ;pic18f67k40.h: 43645: extern volatile __bit PWM6DC9 @ (((unsigned) &PWM6DCH)*8) + 7;
[; ;pic18f67k40.h: 43647: extern volatile __bit PWM6EN @ (((unsigned) &PWM6CON)*8) + 7;
[; ;pic18f67k40.h: 43649: extern volatile __bit PWM6MD @ (((unsigned) &PMD4)*8) + 5;
[; ;pic18f67k40.h: 43651: extern volatile __bit PWM6OE @ (((unsigned) &PWM6CON)*8) + 6;
[; ;pic18f67k40.h: 43653: extern volatile __bit PWM6OUT @ (((unsigned) &PWM6CON)*8) + 5;
[; ;pic18f67k40.h: 43655: extern volatile __bit PWM6POL @ (((unsigned) &PWM6CON)*8) + 4;
[; ;pic18f67k40.h: 43657: extern volatile __bit PWM7DC0 @ (((unsigned) &PWM7DCL)*8) + 6;
[; ;pic18f67k40.h: 43659: extern volatile __bit PWM7DC1 @ (((unsigned) &PWM7DCL)*8) + 7;
[; ;pic18f67k40.h: 43661: extern volatile __bit PWM7DC2 @ (((unsigned) &PWM7DCH)*8) + 0;
[; ;pic18f67k40.h: 43663: extern volatile __bit PWM7DC3 @ (((unsigned) &PWM7DCH)*8) + 1;
[; ;pic18f67k40.h: 43665: extern volatile __bit PWM7DC4 @ (((unsigned) &PWM7DCH)*8) + 2;
[; ;pic18f67k40.h: 43667: extern volatile __bit PWM7DC5 @ (((unsigned) &PWM7DCH)*8) + 3;
[; ;pic18f67k40.h: 43669: extern volatile __bit PWM7DC6 @ (((unsigned) &PWM7DCH)*8) + 4;
[; ;pic18f67k40.h: 43671: extern volatile __bit PWM7DC7 @ (((unsigned) &PWM7DCH)*8) + 5;
[; ;pic18f67k40.h: 43673: extern volatile __bit PWM7DC8 @ (((unsigned) &PWM7DCH)*8) + 6;
[; ;pic18f67k40.h: 43675: extern volatile __bit PWM7DC9 @ (((unsigned) &PWM7DCH)*8) + 7;
[; ;pic18f67k40.h: 43677: extern volatile __bit PWM7EN @ (((unsigned) &PWM7CON)*8) + 7;
[; ;pic18f67k40.h: 43679: extern volatile __bit PWM7MD @ (((unsigned) &PMD4)*8) + 6;
[; ;pic18f67k40.h: 43681: extern volatile __bit PWM7OE @ (((unsigned) &PWM7CON)*8) + 6;
[; ;pic18f67k40.h: 43683: extern volatile __bit PWM7OUT @ (((unsigned) &PWM7CON)*8) + 5;
[; ;pic18f67k40.h: 43685: extern volatile __bit PWM7POL @ (((unsigned) &PWM7CON)*8) + 4;
[; ;pic18f67k40.h: 43687: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f67k40.h: 43689: extern volatile __bit RA0PPS0 @ (((unsigned) &RA0PPS)*8) + 0;
[; ;pic18f67k40.h: 43691: extern volatile __bit RA0PPS1 @ (((unsigned) &RA0PPS)*8) + 1;
[; ;pic18f67k40.h: 43693: extern volatile __bit RA0PPS2 @ (((unsigned) &RA0PPS)*8) + 2;
[; ;pic18f67k40.h: 43695: extern volatile __bit RA0PPS3 @ (((unsigned) &RA0PPS)*8) + 3;
[; ;pic18f67k40.h: 43697: extern volatile __bit RA0PPS4 @ (((unsigned) &RA0PPS)*8) + 4;
[; ;pic18f67k40.h: 43699: extern volatile __bit RA0PPS5 @ (((unsigned) &RA0PPS)*8) + 5;
[; ;pic18f67k40.h: 43701: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f67k40.h: 43703: extern volatile __bit RA1PPS0 @ (((unsigned) &RA1PPS)*8) + 0;
[; ;pic18f67k40.h: 43705: extern volatile __bit RA1PPS1 @ (((unsigned) &RA1PPS)*8) + 1;
[; ;pic18f67k40.h: 43707: extern volatile __bit RA1PPS2 @ (((unsigned) &RA1PPS)*8) + 2;
[; ;pic18f67k40.h: 43709: extern volatile __bit RA1PPS3 @ (((unsigned) &RA1PPS)*8) + 3;
[; ;pic18f67k40.h: 43711: extern volatile __bit RA1PPS4 @ (((unsigned) &RA1PPS)*8) + 4;
[; ;pic18f67k40.h: 43713: extern volatile __bit RA1PPS5 @ (((unsigned) &RA1PPS)*8) + 5;
[; ;pic18f67k40.h: 43715: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f67k40.h: 43717: extern volatile __bit RA2PPS0 @ (((unsigned) &RA2PPS)*8) + 0;
[; ;pic18f67k40.h: 43719: extern volatile __bit RA2PPS1 @ (((unsigned) &RA2PPS)*8) + 1;
[; ;pic18f67k40.h: 43721: extern volatile __bit RA2PPS2 @ (((unsigned) &RA2PPS)*8) + 2;
[; ;pic18f67k40.h: 43723: extern volatile __bit RA2PPS3 @ (((unsigned) &RA2PPS)*8) + 3;
[; ;pic18f67k40.h: 43725: extern volatile __bit RA2PPS4 @ (((unsigned) &RA2PPS)*8) + 4;
[; ;pic18f67k40.h: 43727: extern volatile __bit RA2PPS5 @ (((unsigned) &RA2PPS)*8) + 5;
[; ;pic18f67k40.h: 43729: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f67k40.h: 43731: extern volatile __bit RA3PPS0 @ (((unsigned) &RA3PPS)*8) + 0;
[; ;pic18f67k40.h: 43733: extern volatile __bit RA3PPS1 @ (((unsigned) &RA3PPS)*8) + 1;
[; ;pic18f67k40.h: 43735: extern volatile __bit RA3PPS2 @ (((unsigned) &RA3PPS)*8) + 2;
[; ;pic18f67k40.h: 43737: extern volatile __bit RA3PPS3 @ (((unsigned) &RA3PPS)*8) + 3;
[; ;pic18f67k40.h: 43739: extern volatile __bit RA3PPS4 @ (((unsigned) &RA3PPS)*8) + 4;
[; ;pic18f67k40.h: 43741: extern volatile __bit RA3PPS5 @ (((unsigned) &RA3PPS)*8) + 5;
[; ;pic18f67k40.h: 43743: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f67k40.h: 43745: extern volatile __bit RA4PPS0 @ (((unsigned) &RA4PPS)*8) + 0;
[; ;pic18f67k40.h: 43747: extern volatile __bit RA4PPS1 @ (((unsigned) &RA4PPS)*8) + 1;
[; ;pic18f67k40.h: 43749: extern volatile __bit RA4PPS2 @ (((unsigned) &RA4PPS)*8) + 2;
[; ;pic18f67k40.h: 43751: extern volatile __bit RA4PPS3 @ (((unsigned) &RA4PPS)*8) + 3;
[; ;pic18f67k40.h: 43753: extern volatile __bit RA4PPS4 @ (((unsigned) &RA4PPS)*8) + 4;
[; ;pic18f67k40.h: 43755: extern volatile __bit RA4PPS5 @ (((unsigned) &RA4PPS)*8) + 5;
[; ;pic18f67k40.h: 43757: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f67k40.h: 43759: extern volatile __bit RA5PPS0 @ (((unsigned) &RA5PPS)*8) + 0;
[; ;pic18f67k40.h: 43761: extern volatile __bit RA5PPS1 @ (((unsigned) &RA5PPS)*8) + 1;
[; ;pic18f67k40.h: 43763: extern volatile __bit RA5PPS2 @ (((unsigned) &RA5PPS)*8) + 2;
[; ;pic18f67k40.h: 43765: extern volatile __bit RA5PPS3 @ (((unsigned) &RA5PPS)*8) + 3;
[; ;pic18f67k40.h: 43767: extern volatile __bit RA5PPS4 @ (((unsigned) &RA5PPS)*8) + 4;
[; ;pic18f67k40.h: 43769: extern volatile __bit RA5PPS5 @ (((unsigned) &RA5PPS)*8) + 5;
[; ;pic18f67k40.h: 43771: extern volatile __bit RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f67k40.h: 43773: extern volatile __bit RA6PPS0 @ (((unsigned) &RA6PPS)*8) + 0;
[; ;pic18f67k40.h: 43775: extern volatile __bit RA6PPS1 @ (((unsigned) &RA6PPS)*8) + 1;
[; ;pic18f67k40.h: 43777: extern volatile __bit RA6PPS2 @ (((unsigned) &RA6PPS)*8) + 2;
[; ;pic18f67k40.h: 43779: extern volatile __bit RA6PPS3 @ (((unsigned) &RA6PPS)*8) + 3;
[; ;pic18f67k40.h: 43781: extern volatile __bit RA6PPS4 @ (((unsigned) &RA6PPS)*8) + 4;
[; ;pic18f67k40.h: 43783: extern volatile __bit RA6PPS5 @ (((unsigned) &RA6PPS)*8) + 5;
[; ;pic18f67k40.h: 43785: extern volatile __bit RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f67k40.h: 43787: extern volatile __bit RA7PPS0 @ (((unsigned) &RA7PPS)*8) + 0;
[; ;pic18f67k40.h: 43789: extern volatile __bit RA7PPS1 @ (((unsigned) &RA7PPS)*8) + 1;
[; ;pic18f67k40.h: 43791: extern volatile __bit RA7PPS2 @ (((unsigned) &RA7PPS)*8) + 2;
[; ;pic18f67k40.h: 43793: extern volatile __bit RA7PPS3 @ (((unsigned) &RA7PPS)*8) + 3;
[; ;pic18f67k40.h: 43795: extern volatile __bit RA7PPS4 @ (((unsigned) &RA7PPS)*8) + 4;
[; ;pic18f67k40.h: 43797: extern volatile __bit RA7PPS5 @ (((unsigned) &RA7PPS)*8) + 5;
[; ;pic18f67k40.h: 43799: extern volatile __bit RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f67k40.h: 43801: extern volatile __bit RB0PPS0 @ (((unsigned) &RB0PPS)*8) + 0;
[; ;pic18f67k40.h: 43803: extern volatile __bit RB0PPS1 @ (((unsigned) &RB0PPS)*8) + 1;
[; ;pic18f67k40.h: 43805: extern volatile __bit RB0PPS2 @ (((unsigned) &RB0PPS)*8) + 2;
[; ;pic18f67k40.h: 43807: extern volatile __bit RB0PPS3 @ (((unsigned) &RB0PPS)*8) + 3;
[; ;pic18f67k40.h: 43809: extern volatile __bit RB0PPS4 @ (((unsigned) &RB0PPS)*8) + 4;
[; ;pic18f67k40.h: 43811: extern volatile __bit RB0PPS5 @ (((unsigned) &RB0PPS)*8) + 5;
[; ;pic18f67k40.h: 43813: extern volatile __bit RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f67k40.h: 43815: extern volatile __bit RB1PPS0 @ (((unsigned) &RB1PPS)*8) + 0;
[; ;pic18f67k40.h: 43817: extern volatile __bit RB1PPS1 @ (((unsigned) &RB1PPS)*8) + 1;
[; ;pic18f67k40.h: 43819: extern volatile __bit RB1PPS2 @ (((unsigned) &RB1PPS)*8) + 2;
[; ;pic18f67k40.h: 43821: extern volatile __bit RB1PPS3 @ (((unsigned) &RB1PPS)*8) + 3;
[; ;pic18f67k40.h: 43823: extern volatile __bit RB1PPS4 @ (((unsigned) &RB1PPS)*8) + 4;
[; ;pic18f67k40.h: 43825: extern volatile __bit RB1PPS5 @ (((unsigned) &RB1PPS)*8) + 5;
[; ;pic18f67k40.h: 43827: extern volatile __bit RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f67k40.h: 43829: extern volatile __bit RB2PPS0 @ (((unsigned) &RB2PPS)*8) + 0;
[; ;pic18f67k40.h: 43831: extern volatile __bit RB2PPS1 @ (((unsigned) &RB2PPS)*8) + 1;
[; ;pic18f67k40.h: 43833: extern volatile __bit RB2PPS2 @ (((unsigned) &RB2PPS)*8) + 2;
[; ;pic18f67k40.h: 43835: extern volatile __bit RB2PPS3 @ (((unsigned) &RB2PPS)*8) + 3;
[; ;pic18f67k40.h: 43837: extern volatile __bit RB2PPS4 @ (((unsigned) &RB2PPS)*8) + 4;
[; ;pic18f67k40.h: 43839: extern volatile __bit RB2PPS5 @ (((unsigned) &RB2PPS)*8) + 5;
[; ;pic18f67k40.h: 43841: extern volatile __bit RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f67k40.h: 43843: extern volatile __bit RB3PPS0 @ (((unsigned) &RB3PPS)*8) + 0;
[; ;pic18f67k40.h: 43845: extern volatile __bit RB3PPS1 @ (((unsigned) &RB3PPS)*8) + 1;
[; ;pic18f67k40.h: 43847: extern volatile __bit RB3PPS2 @ (((unsigned) &RB3PPS)*8) + 2;
[; ;pic18f67k40.h: 43849: extern volatile __bit RB3PPS3 @ (((unsigned) &RB3PPS)*8) + 3;
[; ;pic18f67k40.h: 43851: extern volatile __bit RB3PPS4 @ (((unsigned) &RB3PPS)*8) + 4;
[; ;pic18f67k40.h: 43853: extern volatile __bit RB3PPS5 @ (((unsigned) &RB3PPS)*8) + 5;
[; ;pic18f67k40.h: 43855: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f67k40.h: 43857: extern volatile __bit RB4PPS0 @ (((unsigned) &RB4PPS)*8) + 0;
[; ;pic18f67k40.h: 43859: extern volatile __bit RB4PPS1 @ (((unsigned) &RB4PPS)*8) + 1;
[; ;pic18f67k40.h: 43861: extern volatile __bit RB4PPS2 @ (((unsigned) &RB4PPS)*8) + 2;
[; ;pic18f67k40.h: 43863: extern volatile __bit RB4PPS3 @ (((unsigned) &RB4PPS)*8) + 3;
[; ;pic18f67k40.h: 43865: extern volatile __bit RB4PPS4 @ (((unsigned) &RB4PPS)*8) + 4;
[; ;pic18f67k40.h: 43867: extern volatile __bit RB4PPS5 @ (((unsigned) &RB4PPS)*8) + 5;
[; ;pic18f67k40.h: 43869: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f67k40.h: 43871: extern volatile __bit RB5PPS0 @ (((unsigned) &RB5PPS)*8) + 0;
[; ;pic18f67k40.h: 43873: extern volatile __bit RB5PPS1 @ (((unsigned) &RB5PPS)*8) + 1;
[; ;pic18f67k40.h: 43875: extern volatile __bit RB5PPS2 @ (((unsigned) &RB5PPS)*8) + 2;
[; ;pic18f67k40.h: 43877: extern volatile __bit RB5PPS3 @ (((unsigned) &RB5PPS)*8) + 3;
[; ;pic18f67k40.h: 43879: extern volatile __bit RB5PPS4 @ (((unsigned) &RB5PPS)*8) + 4;
[; ;pic18f67k40.h: 43881: extern volatile __bit RB5PPS5 @ (((unsigned) &RB5PPS)*8) + 5;
[; ;pic18f67k40.h: 43883: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f67k40.h: 43885: extern volatile __bit RB6PPS0 @ (((unsigned) &RB6PPS)*8) + 0;
[; ;pic18f67k40.h: 43887: extern volatile __bit RB6PPS1 @ (((unsigned) &RB6PPS)*8) + 1;
[; ;pic18f67k40.h: 43889: extern volatile __bit RB6PPS2 @ (((unsigned) &RB6PPS)*8) + 2;
[; ;pic18f67k40.h: 43891: extern volatile __bit RB6PPS3 @ (((unsigned) &RB6PPS)*8) + 3;
[; ;pic18f67k40.h: 43893: extern volatile __bit RB6PPS4 @ (((unsigned) &RB6PPS)*8) + 4;
[; ;pic18f67k40.h: 43895: extern volatile __bit RB6PPS5 @ (((unsigned) &RB6PPS)*8) + 5;
[; ;pic18f67k40.h: 43897: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f67k40.h: 43899: extern volatile __bit RB7PPS0 @ (((unsigned) &RB7PPS)*8) + 0;
[; ;pic18f67k40.h: 43901: extern volatile __bit RB7PPS1 @ (((unsigned) &RB7PPS)*8) + 1;
[; ;pic18f67k40.h: 43903: extern volatile __bit RB7PPS2 @ (((unsigned) &RB7PPS)*8) + 2;
[; ;pic18f67k40.h: 43905: extern volatile __bit RB7PPS3 @ (((unsigned) &RB7PPS)*8) + 3;
[; ;pic18f67k40.h: 43907: extern volatile __bit RB7PPS4 @ (((unsigned) &RB7PPS)*8) + 4;
[; ;pic18f67k40.h: 43909: extern volatile __bit RB7PPS5 @ (((unsigned) &RB7PPS)*8) + 5;
[; ;pic18f67k40.h: 43911: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f67k40.h: 43913: extern volatile __bit RC0PPS0 @ (((unsigned) &RC0PPS)*8) + 0;
[; ;pic18f67k40.h: 43915: extern volatile __bit RC0PPS1 @ (((unsigned) &RC0PPS)*8) + 1;
[; ;pic18f67k40.h: 43917: extern volatile __bit RC0PPS2 @ (((unsigned) &RC0PPS)*8) + 2;
[; ;pic18f67k40.h: 43919: extern volatile __bit RC0PPS3 @ (((unsigned) &RC0PPS)*8) + 3;
[; ;pic18f67k40.h: 43921: extern volatile __bit RC0PPS4 @ (((unsigned) &RC0PPS)*8) + 4;
[; ;pic18f67k40.h: 43923: extern volatile __bit RC0PPS5 @ (((unsigned) &RC0PPS)*8) + 5;
[; ;pic18f67k40.h: 43925: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f67k40.h: 43927: extern volatile __bit RC1IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic18f67k40.h: 43929: extern volatile __bit RC1IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic18f67k40.h: 43931: extern volatile __bit RC1IP @ (((unsigned) &IPR3)*8) + 5;
[; ;pic18f67k40.h: 43933: extern volatile __bit RC1PPS0 @ (((unsigned) &RC1PPS)*8) + 0;
[; ;pic18f67k40.h: 43935: extern volatile __bit RC1PPS1 @ (((unsigned) &RC1PPS)*8) + 1;
[; ;pic18f67k40.h: 43937: extern volatile __bit RC1PPS2 @ (((unsigned) &RC1PPS)*8) + 2;
[; ;pic18f67k40.h: 43939: extern volatile __bit RC1PPS3 @ (((unsigned) &RC1PPS)*8) + 3;
[; ;pic18f67k40.h: 43941: extern volatile __bit RC1PPS4 @ (((unsigned) &RC1PPS)*8) + 4;
[; ;pic18f67k40.h: 43943: extern volatile __bit RC1PPS5 @ (((unsigned) &RC1PPS)*8) + 5;
[; ;pic18f67k40.h: 43945: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f67k40.h: 43947: extern volatile __bit RC2IE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic18f67k40.h: 43949: extern volatile __bit RC2IF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic18f67k40.h: 43951: extern volatile __bit RC2IP @ (((unsigned) &IPR3)*8) + 7;
[; ;pic18f67k40.h: 43953: extern volatile __bit RC2PPS0 @ (((unsigned) &RC2PPS)*8) + 0;
[; ;pic18f67k40.h: 43955: extern volatile __bit RC2PPS1 @ (((unsigned) &RC2PPS)*8) + 1;
[; ;pic18f67k40.h: 43957: extern volatile __bit RC2PPS2 @ (((unsigned) &RC2PPS)*8) + 2;
[; ;pic18f67k40.h: 43959: extern volatile __bit RC2PPS3 @ (((unsigned) &RC2PPS)*8) + 3;
[; ;pic18f67k40.h: 43961: extern volatile __bit RC2PPS4 @ (((unsigned) &RC2PPS)*8) + 4;
[; ;pic18f67k40.h: 43963: extern volatile __bit RC2PPS5 @ (((unsigned) &RC2PPS)*8) + 5;
[; ;pic18f67k40.h: 43965: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f67k40.h: 43967: extern volatile __bit RC3IE @ (((unsigned) &PIE4)*8) + 1;
[; ;pic18f67k40.h: 43969: extern volatile __bit RC3IF @ (((unsigned) &PIR4)*8) + 1;
[; ;pic18f67k40.h: 43971: extern volatile __bit RC3IP @ (((unsigned) &IPR4)*8) + 1;
[; ;pic18f67k40.h: 43973: extern volatile __bit RC3PPS0 @ (((unsigned) &RC3PPS)*8) + 0;
[; ;pic18f67k40.h: 43975: extern volatile __bit RC3PPS1 @ (((unsigned) &RC3PPS)*8) + 1;
[; ;pic18f67k40.h: 43977: extern volatile __bit RC3PPS2 @ (((unsigned) &RC3PPS)*8) + 2;
[; ;pic18f67k40.h: 43979: extern volatile __bit RC3PPS3 @ (((unsigned) &RC3PPS)*8) + 3;
[; ;pic18f67k40.h: 43981: extern volatile __bit RC3PPS4 @ (((unsigned) &RC3PPS)*8) + 4;
[; ;pic18f67k40.h: 43983: extern volatile __bit RC3PPS5 @ (((unsigned) &RC3PPS)*8) + 5;
[; ;pic18f67k40.h: 43985: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f67k40.h: 43987: extern volatile __bit RC4IE @ (((unsigned) &PIE4)*8) + 3;
[; ;pic18f67k40.h: 43989: extern volatile __bit RC4IF @ (((unsigned) &PIR4)*8) + 3;
[; ;pic18f67k40.h: 43991: extern volatile __bit RC4IP @ (((unsigned) &IPR4)*8) + 3;
[; ;pic18f67k40.h: 43993: extern volatile __bit RC4PPS0 @ (((unsigned) &RC4PPS)*8) + 0;
[; ;pic18f67k40.h: 43995: extern volatile __bit RC4PPS1 @ (((unsigned) &RC4PPS)*8) + 1;
[; ;pic18f67k40.h: 43997: extern volatile __bit RC4PPS2 @ (((unsigned) &RC4PPS)*8) + 2;
[; ;pic18f67k40.h: 43999: extern volatile __bit RC4PPS3 @ (((unsigned) &RC4PPS)*8) + 3;
[; ;pic18f67k40.h: 44001: extern volatile __bit RC4PPS4 @ (((unsigned) &RC4PPS)*8) + 4;
[; ;pic18f67k40.h: 44003: extern volatile __bit RC4PPS5 @ (((unsigned) &RC4PPS)*8) + 5;
[; ;pic18f67k40.h: 44005: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f67k40.h: 44007: extern volatile __bit RC5IE @ (((unsigned) &PIE4)*8) + 5;
[; ;pic18f67k40.h: 44009: extern volatile __bit RC5IF @ (((unsigned) &PIR4)*8) + 5;
[; ;pic18f67k40.h: 44011: extern volatile __bit RC5IP @ (((unsigned) &IPR4)*8) + 5;
[; ;pic18f67k40.h: 44013: extern volatile __bit RC5PPS0 @ (((unsigned) &RC5PPS)*8) + 0;
[; ;pic18f67k40.h: 44015: extern volatile __bit RC5PPS1 @ (((unsigned) &RC5PPS)*8) + 1;
[; ;pic18f67k40.h: 44017: extern volatile __bit RC5PPS2 @ (((unsigned) &RC5PPS)*8) + 2;
[; ;pic18f67k40.h: 44019: extern volatile __bit RC5PPS3 @ (((unsigned) &RC5PPS)*8) + 3;
[; ;pic18f67k40.h: 44021: extern volatile __bit RC5PPS4 @ (((unsigned) &RC5PPS)*8) + 4;
[; ;pic18f67k40.h: 44023: extern volatile __bit RC5PPS5 @ (((unsigned) &RC5PPS)*8) + 5;
[; ;pic18f67k40.h: 44025: extern volatile __bit RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f67k40.h: 44027: extern volatile __bit RC6PPS0 @ (((unsigned) &RC6PPS)*8) + 0;
[; ;pic18f67k40.h: 44029: extern volatile __bit RC6PPS1 @ (((unsigned) &RC6PPS)*8) + 1;
[; ;pic18f67k40.h: 44031: extern volatile __bit RC6PPS2 @ (((unsigned) &RC6PPS)*8) + 2;
[; ;pic18f67k40.h: 44033: extern volatile __bit RC6PPS3 @ (((unsigned) &RC6PPS)*8) + 3;
[; ;pic18f67k40.h: 44035: extern volatile __bit RC6PPS4 @ (((unsigned) &RC6PPS)*8) + 4;
[; ;pic18f67k40.h: 44037: extern volatile __bit RC6PPS5 @ (((unsigned) &RC6PPS)*8) + 5;
[; ;pic18f67k40.h: 44039: extern volatile __bit RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f67k40.h: 44041: extern volatile __bit RC7PPS0 @ (((unsigned) &RC7PPS)*8) + 0;
[; ;pic18f67k40.h: 44043: extern volatile __bit RC7PPS1 @ (((unsigned) &RC7PPS)*8) + 1;
[; ;pic18f67k40.h: 44045: extern volatile __bit RC7PPS2 @ (((unsigned) &RC7PPS)*8) + 2;
[; ;pic18f67k40.h: 44047: extern volatile __bit RC7PPS3 @ (((unsigned) &RC7PPS)*8) + 3;
[; ;pic18f67k40.h: 44049: extern volatile __bit RC7PPS4 @ (((unsigned) &RC7PPS)*8) + 4;
[; ;pic18f67k40.h: 44051: extern volatile __bit RC7PPS5 @ (((unsigned) &RC7PPS)*8) + 5;
[; ;pic18f67k40.h: 44053: extern volatile __bit RC8_9 @ (((unsigned) &RC1STA)*8) + 6;
[; ;pic18f67k40.h: 44055: extern volatile __bit RC8_92 @ (((unsigned) &RC2STA)*8) + 6;
[; ;pic18f67k40.h: 44057: extern volatile __bit RC9 @ (((unsigned) &RC1STA)*8) + 6;
[; ;pic18f67k40.h: 44059: extern volatile __bit RC92 @ (((unsigned) &RC2STA)*8) + 6;
[; ;pic18f67k40.h: 44061: extern volatile __bit RCD8 @ (((unsigned) &RC1STA)*8) + 0;
[; ;pic18f67k40.h: 44063: extern volatile __bit RCD82 @ (((unsigned) &RC2STA)*8) + 0;
[; ;pic18f67k40.h: 44065: extern volatile __bit RCEN1 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f67k40.h: 44067: extern volatile __bit RCEN2 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f67k40.h: 44069: extern volatile __bit RCIDL1 @ (((unsigned) &BAUD1CON)*8) + 6;
[; ;pic18f67k40.h: 44071: extern volatile __bit RCIDL2 @ (((unsigned) &BAUD2CON)*8) + 6;
[; ;pic18f67k40.h: 44073: extern volatile __bit RCMT @ (((unsigned) &BAUD1CON)*8) + 6;
[; ;pic18f67k40.h: 44075: extern volatile __bit RCMT1 @ (((unsigned) &BAUD1CON)*8) + 6;
[; ;pic18f67k40.h: 44077: extern volatile __bit RCMT2 @ (((unsigned) &BAUD2CON)*8) + 6;
[; ;pic18f67k40.h: 44079: extern volatile __bit RD @ (((unsigned) &NVMCON1)*8) + 0;
[; ;pic18f67k40.h: 44081: extern volatile __bit RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f67k40.h: 44083: extern volatile __bit RD0PPS0 @ (((unsigned) &RD0PPS)*8) + 0;
[; ;pic18f67k40.h: 44085: extern volatile __bit RD0PPS1 @ (((unsigned) &RD0PPS)*8) + 1;
[; ;pic18f67k40.h: 44087: extern volatile __bit RD0PPS2 @ (((unsigned) &RD0PPS)*8) + 2;
[; ;pic18f67k40.h: 44089: extern volatile __bit RD0PPS3 @ (((unsigned) &RD0PPS)*8) + 3;
[; ;pic18f67k40.h: 44091: extern volatile __bit RD0PPS4 @ (((unsigned) &RD0PPS)*8) + 4;
[; ;pic18f67k40.h: 44093: extern volatile __bit RD0PPS5 @ (((unsigned) &RD0PPS)*8) + 5;
[; ;pic18f67k40.h: 44095: extern volatile __bit RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f67k40.h: 44097: extern volatile __bit RD161 @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f67k40.h: 44099: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f67k40.h: 44101: extern volatile __bit RD165 @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f67k40.h: 44103: extern volatile __bit RD167 @ (((unsigned) &T7CON)*8) + 1;
[; ;pic18f67k40.h: 44105: extern volatile __bit RD1PPS0 @ (((unsigned) &RD1PPS)*8) + 0;
[; ;pic18f67k40.h: 44107: extern volatile __bit RD1PPS1 @ (((unsigned) &RD1PPS)*8) + 1;
[; ;pic18f67k40.h: 44109: extern volatile __bit RD1PPS2 @ (((unsigned) &RD1PPS)*8) + 2;
[; ;pic18f67k40.h: 44111: extern volatile __bit RD1PPS3 @ (((unsigned) &RD1PPS)*8) + 3;
[; ;pic18f67k40.h: 44113: extern volatile __bit RD1PPS4 @ (((unsigned) &RD1PPS)*8) + 4;
[; ;pic18f67k40.h: 44115: extern volatile __bit RD1PPS5 @ (((unsigned) &RD1PPS)*8) + 5;
[; ;pic18f67k40.h: 44117: extern volatile __bit RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f67k40.h: 44119: extern volatile __bit RD2PPS0 @ (((unsigned) &RD2PPS)*8) + 0;
[; ;pic18f67k40.h: 44121: extern volatile __bit RD2PPS1 @ (((unsigned) &RD2PPS)*8) + 1;
[; ;pic18f67k40.h: 44123: extern volatile __bit RD2PPS2 @ (((unsigned) &RD2PPS)*8) + 2;
[; ;pic18f67k40.h: 44125: extern volatile __bit RD2PPS3 @ (((unsigned) &RD2PPS)*8) + 3;
[; ;pic18f67k40.h: 44127: extern volatile __bit RD2PPS4 @ (((unsigned) &RD2PPS)*8) + 4;
[; ;pic18f67k40.h: 44129: extern volatile __bit RD2PPS5 @ (((unsigned) &RD2PPS)*8) + 5;
[; ;pic18f67k40.h: 44131: extern volatile __bit RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f67k40.h: 44133: extern volatile __bit RD3PPS0 @ (((unsigned) &RD3PPS)*8) + 0;
[; ;pic18f67k40.h: 44135: extern volatile __bit RD3PPS1 @ (((unsigned) &RD3PPS)*8) + 1;
[; ;pic18f67k40.h: 44137: extern volatile __bit RD3PPS2 @ (((unsigned) &RD3PPS)*8) + 2;
[; ;pic18f67k40.h: 44139: extern volatile __bit RD3PPS3 @ (((unsigned) &RD3PPS)*8) + 3;
[; ;pic18f67k40.h: 44141: extern volatile __bit RD3PPS4 @ (((unsigned) &RD3PPS)*8) + 4;
[; ;pic18f67k40.h: 44143: extern volatile __bit RD3PPS5 @ (((unsigned) &RD3PPS)*8) + 5;
[; ;pic18f67k40.h: 44145: extern volatile __bit RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f67k40.h: 44147: extern volatile __bit RD4PPS0 @ (((unsigned) &RD4PPS)*8) + 0;
[; ;pic18f67k40.h: 44149: extern volatile __bit RD4PPS1 @ (((unsigned) &RD4PPS)*8) + 1;
[; ;pic18f67k40.h: 44151: extern volatile __bit RD4PPS2 @ (((unsigned) &RD4PPS)*8) + 2;
[; ;pic18f67k40.h: 44153: extern volatile __bit RD4PPS3 @ (((unsigned) &RD4PPS)*8) + 3;
[; ;pic18f67k40.h: 44155: extern volatile __bit RD4PPS4 @ (((unsigned) &RD4PPS)*8) + 4;
[; ;pic18f67k40.h: 44157: extern volatile __bit RD4PPS5 @ (((unsigned) &RD4PPS)*8) + 5;
[; ;pic18f67k40.h: 44159: extern volatile __bit RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f67k40.h: 44161: extern volatile __bit RD5PPS0 @ (((unsigned) &RD5PPS)*8) + 0;
[; ;pic18f67k40.h: 44163: extern volatile __bit RD5PPS1 @ (((unsigned) &RD5PPS)*8) + 1;
[; ;pic18f67k40.h: 44165: extern volatile __bit RD5PPS2 @ (((unsigned) &RD5PPS)*8) + 2;
[; ;pic18f67k40.h: 44167: extern volatile __bit RD5PPS3 @ (((unsigned) &RD5PPS)*8) + 3;
[; ;pic18f67k40.h: 44169: extern volatile __bit RD5PPS4 @ (((unsigned) &RD5PPS)*8) + 4;
[; ;pic18f67k40.h: 44171: extern volatile __bit RD5PPS5 @ (((unsigned) &RD5PPS)*8) + 5;
[; ;pic18f67k40.h: 44173: extern volatile __bit RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f67k40.h: 44175: extern volatile __bit RD6PPS0 @ (((unsigned) &RD6PPS)*8) + 0;
[; ;pic18f67k40.h: 44177: extern volatile __bit RD6PPS1 @ (((unsigned) &RD6PPS)*8) + 1;
[; ;pic18f67k40.h: 44179: extern volatile __bit RD6PPS2 @ (((unsigned) &RD6PPS)*8) + 2;
[; ;pic18f67k40.h: 44181: extern volatile __bit RD6PPS3 @ (((unsigned) &RD6PPS)*8) + 3;
[; ;pic18f67k40.h: 44183: extern volatile __bit RD6PPS4 @ (((unsigned) &RD6PPS)*8) + 4;
[; ;pic18f67k40.h: 44185: extern volatile __bit RD6PPS5 @ (((unsigned) &RD6PPS)*8) + 5;
[; ;pic18f67k40.h: 44187: extern volatile __bit RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f67k40.h: 44189: extern volatile __bit RD7PPS0 @ (((unsigned) &RD7PPS)*8) + 0;
[; ;pic18f67k40.h: 44191: extern volatile __bit RD7PPS1 @ (((unsigned) &RD7PPS)*8) + 1;
[; ;pic18f67k40.h: 44193: extern volatile __bit RD7PPS2 @ (((unsigned) &RD7PPS)*8) + 2;
[; ;pic18f67k40.h: 44195: extern volatile __bit RD7PPS3 @ (((unsigned) &RD7PPS)*8) + 3;
[; ;pic18f67k40.h: 44197: extern volatile __bit RD7PPS4 @ (((unsigned) &RD7PPS)*8) + 4;
[; ;pic18f67k40.h: 44199: extern volatile __bit RD7PPS5 @ (((unsigned) &RD7PPS)*8) + 5;
[; ;pic18f67k40.h: 44201: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f67k40.h: 44203: extern volatile __bit RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f67k40.h: 44205: extern volatile __bit RE0PPS0 @ (((unsigned) &RE0PPS)*8) + 0;
[; ;pic18f67k40.h: 44207: extern volatile __bit RE0PPS1 @ (((unsigned) &RE0PPS)*8) + 1;
[; ;pic18f67k40.h: 44209: extern volatile __bit RE0PPS2 @ (((unsigned) &RE0PPS)*8) + 2;
[; ;pic18f67k40.h: 44211: extern volatile __bit RE0PPS3 @ (((unsigned) &RE0PPS)*8) + 3;
[; ;pic18f67k40.h: 44213: extern volatile __bit RE0PPS4 @ (((unsigned) &RE0PPS)*8) + 4;
[; ;pic18f67k40.h: 44215: extern volatile __bit RE0PPS5 @ (((unsigned) &RE0PPS)*8) + 5;
[; ;pic18f67k40.h: 44217: extern volatile __bit RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f67k40.h: 44219: extern volatile __bit RE1PPS0 @ (((unsigned) &RE1PPS)*8) + 0;
[; ;pic18f67k40.h: 44221: extern volatile __bit RE1PPS1 @ (((unsigned) &RE1PPS)*8) + 1;
[; ;pic18f67k40.h: 44223: extern volatile __bit RE1PPS2 @ (((unsigned) &RE1PPS)*8) + 2;
[; ;pic18f67k40.h: 44225: extern volatile __bit RE1PPS3 @ (((unsigned) &RE1PPS)*8) + 3;
[; ;pic18f67k40.h: 44227: extern volatile __bit RE1PPS4 @ (((unsigned) &RE1PPS)*8) + 4;
[; ;pic18f67k40.h: 44229: extern volatile __bit RE1PPS5 @ (((unsigned) &RE1PPS)*8) + 5;
[; ;pic18f67k40.h: 44231: extern volatile __bit RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f67k40.h: 44233: extern volatile __bit RE2PPS0 @ (((unsigned) &RE2PPS)*8) + 0;
[; ;pic18f67k40.h: 44235: extern volatile __bit RE2PPS1 @ (((unsigned) &RE2PPS)*8) + 1;
[; ;pic18f67k40.h: 44237: extern volatile __bit RE2PPS2 @ (((unsigned) &RE2PPS)*8) + 2;
[; ;pic18f67k40.h: 44239: extern volatile __bit RE2PPS3 @ (((unsigned) &RE2PPS)*8) + 3;
[; ;pic18f67k40.h: 44241: extern volatile __bit RE2PPS4 @ (((unsigned) &RE2PPS)*8) + 4;
[; ;pic18f67k40.h: 44243: extern volatile __bit RE2PPS5 @ (((unsigned) &RE2PPS)*8) + 5;
[; ;pic18f67k40.h: 44245: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f67k40.h: 44247: extern volatile __bit RE3PPS0 @ (((unsigned) &RE3PPS)*8) + 0;
[; ;pic18f67k40.h: 44249: extern volatile __bit RE3PPS1 @ (((unsigned) &RE3PPS)*8) + 1;
[; ;pic18f67k40.h: 44251: extern volatile __bit RE3PPS2 @ (((unsigned) &RE3PPS)*8) + 2;
[; ;pic18f67k40.h: 44253: extern volatile __bit RE3PPS3 @ (((unsigned) &RE3PPS)*8) + 3;
[; ;pic18f67k40.h: 44255: extern volatile __bit RE3PPS4 @ (((unsigned) &RE3PPS)*8) + 4;
[; ;pic18f67k40.h: 44257: extern volatile __bit RE3PPS5 @ (((unsigned) &RE3PPS)*8) + 5;
[; ;pic18f67k40.h: 44259: extern volatile __bit RE4 @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f67k40.h: 44261: extern volatile __bit RE4PPS0 @ (((unsigned) &RE4PPS)*8) + 0;
[; ;pic18f67k40.h: 44263: extern volatile __bit RE4PPS1 @ (((unsigned) &RE4PPS)*8) + 1;
[; ;pic18f67k40.h: 44265: extern volatile __bit RE4PPS2 @ (((unsigned) &RE4PPS)*8) + 2;
[; ;pic18f67k40.h: 44267: extern volatile __bit RE4PPS3 @ (((unsigned) &RE4PPS)*8) + 3;
[; ;pic18f67k40.h: 44269: extern volatile __bit RE4PPS4 @ (((unsigned) &RE4PPS)*8) + 4;
[; ;pic18f67k40.h: 44271: extern volatile __bit RE4PPS5 @ (((unsigned) &RE4PPS)*8) + 5;
[; ;pic18f67k40.h: 44273: extern volatile __bit RE5 @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f67k40.h: 44275: extern volatile __bit RE5PPS0 @ (((unsigned) &RE5PPS)*8) + 0;
[; ;pic18f67k40.h: 44277: extern volatile __bit RE5PPS1 @ (((unsigned) &RE5PPS)*8) + 1;
[; ;pic18f67k40.h: 44279: extern volatile __bit RE5PPS2 @ (((unsigned) &RE5PPS)*8) + 2;
[; ;pic18f67k40.h: 44281: extern volatile __bit RE5PPS3 @ (((unsigned) &RE5PPS)*8) + 3;
[; ;pic18f67k40.h: 44283: extern volatile __bit RE5PPS4 @ (((unsigned) &RE5PPS)*8) + 4;
[; ;pic18f67k40.h: 44285: extern volatile __bit RE5PPS5 @ (((unsigned) &RE5PPS)*8) + 5;
[; ;pic18f67k40.h: 44287: extern volatile __bit RE6 @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f67k40.h: 44289: extern volatile __bit RE6PPS0 @ (((unsigned) &RE6PPS)*8) + 0;
[; ;pic18f67k40.h: 44291: extern volatile __bit RE6PPS1 @ (((unsigned) &RE6PPS)*8) + 1;
[; ;pic18f67k40.h: 44293: extern volatile __bit RE6PPS2 @ (((unsigned) &RE6PPS)*8) + 2;
[; ;pic18f67k40.h: 44295: extern volatile __bit RE6PPS3 @ (((unsigned) &RE6PPS)*8) + 3;
[; ;pic18f67k40.h: 44297: extern volatile __bit RE6PPS4 @ (((unsigned) &RE6PPS)*8) + 4;
[; ;pic18f67k40.h: 44299: extern volatile __bit RE6PPS5 @ (((unsigned) &RE6PPS)*8) + 5;
[; ;pic18f67k40.h: 44301: extern volatile __bit RE7 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f67k40.h: 44303: extern volatile __bit RE7PPS0 @ (((unsigned) &RE7PPS)*8) + 0;
[; ;pic18f67k40.h: 44305: extern volatile __bit RE7PPS1 @ (((unsigned) &RE7PPS)*8) + 1;
[; ;pic18f67k40.h: 44307: extern volatile __bit RE7PPS2 @ (((unsigned) &RE7PPS)*8) + 2;
[; ;pic18f67k40.h: 44309: extern volatile __bit RE7PPS3 @ (((unsigned) &RE7PPS)*8) + 3;
[; ;pic18f67k40.h: 44311: extern volatile __bit RE7PPS4 @ (((unsigned) &RE7PPS)*8) + 4;
[; ;pic18f67k40.h: 44313: extern volatile __bit RE7PPS5 @ (((unsigned) &RE7PPS)*8) + 5;
[; ;pic18f67k40.h: 44315: extern volatile __bit READ_WRITE1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f67k40.h: 44317: extern volatile __bit READ_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f67k40.h: 44319: extern volatile __bit REN @ (((unsigned) &CWG1AS0)*8) + 6;
[; ;pic18f67k40.h: 44321: extern volatile __bit RF0 @ (((unsigned) &PORTF)*8) + 0;
[; ;pic18f67k40.h: 44323: extern volatile __bit RF0PPS0 @ (((unsigned) &RF0PPS)*8) + 0;
[; ;pic18f67k40.h: 44325: extern volatile __bit RF0PPS1 @ (((unsigned) &RF0PPS)*8) + 1;
[; ;pic18f67k40.h: 44327: extern volatile __bit RF0PPS2 @ (((unsigned) &RF0PPS)*8) + 2;
[; ;pic18f67k40.h: 44329: extern volatile __bit RF0PPS3 @ (((unsigned) &RF0PPS)*8) + 3;
[; ;pic18f67k40.h: 44331: extern volatile __bit RF0PPS4 @ (((unsigned) &RF0PPS)*8) + 4;
[; ;pic18f67k40.h: 44333: extern volatile __bit RF0PPS5 @ (((unsigned) &RF0PPS)*8) + 5;
[; ;pic18f67k40.h: 44335: extern volatile __bit RF1 @ (((unsigned) &PORTF)*8) + 1;
[; ;pic18f67k40.h: 44337: extern volatile __bit RF1PPS0 @ (((unsigned) &RF1PPS)*8) + 0;
[; ;pic18f67k40.h: 44339: extern volatile __bit RF1PPS1 @ (((unsigned) &RF1PPS)*8) + 1;
[; ;pic18f67k40.h: 44341: extern volatile __bit RF1PPS2 @ (((unsigned) &RF1PPS)*8) + 2;
[; ;pic18f67k40.h: 44343: extern volatile __bit RF1PPS3 @ (((unsigned) &RF1PPS)*8) + 3;
[; ;pic18f67k40.h: 44345: extern volatile __bit RF1PPS4 @ (((unsigned) &RF1PPS)*8) + 4;
[; ;pic18f67k40.h: 44347: extern volatile __bit RF1PPS5 @ (((unsigned) &RF1PPS)*8) + 5;
[; ;pic18f67k40.h: 44349: extern volatile __bit RF2 @ (((unsigned) &PORTF)*8) + 2;
[; ;pic18f67k40.h: 44351: extern volatile __bit RF2PPS0 @ (((unsigned) &RF2PPS)*8) + 0;
[; ;pic18f67k40.h: 44353: extern volatile __bit RF2PPS1 @ (((unsigned) &RF2PPS)*8) + 1;
[; ;pic18f67k40.h: 44355: extern volatile __bit RF2PPS2 @ (((unsigned) &RF2PPS)*8) + 2;
[; ;pic18f67k40.h: 44357: extern volatile __bit RF2PPS3 @ (((unsigned) &RF2PPS)*8) + 3;
[; ;pic18f67k40.h: 44359: extern volatile __bit RF2PPS4 @ (((unsigned) &RF2PPS)*8) + 4;
[; ;pic18f67k40.h: 44361: extern volatile __bit RF2PPS5 @ (((unsigned) &RF2PPS)*8) + 5;
[; ;pic18f67k40.h: 44363: extern volatile __bit RF3 @ (((unsigned) &PORTF)*8) + 3;
[; ;pic18f67k40.h: 44365: extern volatile __bit RF3PPS0 @ (((unsigned) &RF3PPS)*8) + 0;
[; ;pic18f67k40.h: 44367: extern volatile __bit RF3PPS1 @ (((unsigned) &RF3PPS)*8) + 1;
[; ;pic18f67k40.h: 44369: extern volatile __bit RF3PPS2 @ (((unsigned) &RF3PPS)*8) + 2;
[; ;pic18f67k40.h: 44371: extern volatile __bit RF3PPS3 @ (((unsigned) &RF3PPS)*8) + 3;
[; ;pic18f67k40.h: 44373: extern volatile __bit RF3PPS4 @ (((unsigned) &RF3PPS)*8) + 4;
[; ;pic18f67k40.h: 44375: extern volatile __bit RF3PPS5 @ (((unsigned) &RF3PPS)*8) + 5;
[; ;pic18f67k40.h: 44377: extern volatile __bit RF4 @ (((unsigned) &PORTF)*8) + 4;
[; ;pic18f67k40.h: 44379: extern volatile __bit RF4PPS0 @ (((unsigned) &RF4PPS)*8) + 0;
[; ;pic18f67k40.h: 44381: extern volatile __bit RF4PPS1 @ (((unsigned) &RF4PPS)*8) + 1;
[; ;pic18f67k40.h: 44383: extern volatile __bit RF4PPS2 @ (((unsigned) &RF4PPS)*8) + 2;
[; ;pic18f67k40.h: 44385: extern volatile __bit RF4PPS3 @ (((unsigned) &RF4PPS)*8) + 3;
[; ;pic18f67k40.h: 44387: extern volatile __bit RF4PPS4 @ (((unsigned) &RF4PPS)*8) + 4;
[; ;pic18f67k40.h: 44389: extern volatile __bit RF4PPS5 @ (((unsigned) &RF4PPS)*8) + 5;
[; ;pic18f67k40.h: 44391: extern volatile __bit RF5 @ (((unsigned) &PORTF)*8) + 5;
[; ;pic18f67k40.h: 44393: extern volatile __bit RF5PPS0 @ (((unsigned) &RF5PPS)*8) + 0;
[; ;pic18f67k40.h: 44395: extern volatile __bit RF5PPS1 @ (((unsigned) &RF5PPS)*8) + 1;
[; ;pic18f67k40.h: 44397: extern volatile __bit RF5PPS2 @ (((unsigned) &RF5PPS)*8) + 2;
[; ;pic18f67k40.h: 44399: extern volatile __bit RF5PPS3 @ (((unsigned) &RF5PPS)*8) + 3;
[; ;pic18f67k40.h: 44401: extern volatile __bit RF5PPS4 @ (((unsigned) &RF5PPS)*8) + 4;
[; ;pic18f67k40.h: 44403: extern volatile __bit RF5PPS5 @ (((unsigned) &RF5PPS)*8) + 5;
[; ;pic18f67k40.h: 44405: extern volatile __bit RF6 @ (((unsigned) &PORTF)*8) + 6;
[; ;pic18f67k40.h: 44407: extern volatile __bit RF6PPS0 @ (((unsigned) &RF6PPS)*8) + 0;
[; ;pic18f67k40.h: 44409: extern volatile __bit RF6PPS1 @ (((unsigned) &RF6PPS)*8) + 1;
[; ;pic18f67k40.h: 44411: extern volatile __bit RF6PPS2 @ (((unsigned) &RF6PPS)*8) + 2;
[; ;pic18f67k40.h: 44413: extern volatile __bit RF6PPS3 @ (((unsigned) &RF6PPS)*8) + 3;
[; ;pic18f67k40.h: 44415: extern volatile __bit RF6PPS4 @ (((unsigned) &RF6PPS)*8) + 4;
[; ;pic18f67k40.h: 44417: extern volatile __bit RF6PPS5 @ (((unsigned) &RF6PPS)*8) + 5;
[; ;pic18f67k40.h: 44419: extern volatile __bit RF7 @ (((unsigned) &PORTF)*8) + 7;
[; ;pic18f67k40.h: 44421: extern volatile __bit RF7PPS0 @ (((unsigned) &RF7PPS)*8) + 0;
[; ;pic18f67k40.h: 44423: extern volatile __bit RF7PPS1 @ (((unsigned) &RF7PPS)*8) + 1;
[; ;pic18f67k40.h: 44425: extern volatile __bit RF7PPS2 @ (((unsigned) &RF7PPS)*8) + 2;
[; ;pic18f67k40.h: 44427: extern volatile __bit RF7PPS3 @ (((unsigned) &RF7PPS)*8) + 3;
[; ;pic18f67k40.h: 44429: extern volatile __bit RF7PPS4 @ (((unsigned) &RF7PPS)*8) + 4;
[; ;pic18f67k40.h: 44431: extern volatile __bit RF7PPS5 @ (((unsigned) &RF7PPS)*8) + 5;
[; ;pic18f67k40.h: 44433: extern volatile __bit RG0 @ (((unsigned) &PORTG)*8) + 0;
[; ;pic18f67k40.h: 44435: extern volatile __bit RG0PPS0 @ (((unsigned) &RG0PPS)*8) + 0;
[; ;pic18f67k40.h: 44437: extern volatile __bit RG0PPS1 @ (((unsigned) &RG0PPS)*8) + 1;
[; ;pic18f67k40.h: 44439: extern volatile __bit RG0PPS2 @ (((unsigned) &RG0PPS)*8) + 2;
[; ;pic18f67k40.h: 44441: extern volatile __bit RG0PPS3 @ (((unsigned) &RG0PPS)*8) + 3;
[; ;pic18f67k40.h: 44443: extern volatile __bit RG0PPS4 @ (((unsigned) &RG0PPS)*8) + 4;
[; ;pic18f67k40.h: 44445: extern volatile __bit RG0PPS5 @ (((unsigned) &RG0PPS)*8) + 5;
[; ;pic18f67k40.h: 44447: extern volatile __bit RG1 @ (((unsigned) &PORTG)*8) + 1;
[; ;pic18f67k40.h: 44449: extern volatile __bit RG1PPS0 @ (((unsigned) &RG1PPS)*8) + 0;
[; ;pic18f67k40.h: 44451: extern volatile __bit RG1PPS1 @ (((unsigned) &RG1PPS)*8) + 1;
[; ;pic18f67k40.h: 44453: extern volatile __bit RG1PPS2 @ (((unsigned) &RG1PPS)*8) + 2;
[; ;pic18f67k40.h: 44455: extern volatile __bit RG1PPS3 @ (((unsigned) &RG1PPS)*8) + 3;
[; ;pic18f67k40.h: 44457: extern volatile __bit RG1PPS4 @ (((unsigned) &RG1PPS)*8) + 4;
[; ;pic18f67k40.h: 44459: extern volatile __bit RG1PPS5 @ (((unsigned) &RG1PPS)*8) + 5;
[; ;pic18f67k40.h: 44461: extern volatile __bit RG2 @ (((unsigned) &PORTG)*8) + 2;
[; ;pic18f67k40.h: 44463: extern volatile __bit RG2PPS0 @ (((unsigned) &RG2PPS)*8) + 0;
[; ;pic18f67k40.h: 44465: extern volatile __bit RG2PPS1 @ (((unsigned) &RG2PPS)*8) + 1;
[; ;pic18f67k40.h: 44467: extern volatile __bit RG2PPS2 @ (((unsigned) &RG2PPS)*8) + 2;
[; ;pic18f67k40.h: 44469: extern volatile __bit RG2PPS3 @ (((unsigned) &RG2PPS)*8) + 3;
[; ;pic18f67k40.h: 44471: extern volatile __bit RG2PPS4 @ (((unsigned) &RG2PPS)*8) + 4;
[; ;pic18f67k40.h: 44473: extern volatile __bit RG2PPS5 @ (((unsigned) &RG2PPS)*8) + 5;
[; ;pic18f67k40.h: 44475: extern volatile __bit RG3 @ (((unsigned) &PORTG)*8) + 3;
[; ;pic18f67k40.h: 44477: extern volatile __bit RG3PPS0 @ (((unsigned) &RG3PPS)*8) + 0;
[; ;pic18f67k40.h: 44479: extern volatile __bit RG3PPS1 @ (((unsigned) &RG3PPS)*8) + 1;
[; ;pic18f67k40.h: 44481: extern volatile __bit RG3PPS2 @ (((unsigned) &RG3PPS)*8) + 2;
[; ;pic18f67k40.h: 44483: extern volatile __bit RG3PPS3 @ (((unsigned) &RG3PPS)*8) + 3;
[; ;pic18f67k40.h: 44485: extern volatile __bit RG3PPS4 @ (((unsigned) &RG3PPS)*8) + 4;
[; ;pic18f67k40.h: 44487: extern volatile __bit RG3PPS5 @ (((unsigned) &RG3PPS)*8) + 5;
[; ;pic18f67k40.h: 44489: extern volatile __bit RG4 @ (((unsigned) &PORTG)*8) + 4;
[; ;pic18f67k40.h: 44491: extern volatile __bit RG4PPS0 @ (((unsigned) &RG4PPS)*8) + 0;
[; ;pic18f67k40.h: 44493: extern volatile __bit RG4PPS1 @ (((unsigned) &RG4PPS)*8) + 1;
[; ;pic18f67k40.h: 44495: extern volatile __bit RG4PPS2 @ (((unsigned) &RG4PPS)*8) + 2;
[; ;pic18f67k40.h: 44497: extern volatile __bit RG4PPS3 @ (((unsigned) &RG4PPS)*8) + 3;
[; ;pic18f67k40.h: 44499: extern volatile __bit RG4PPS4 @ (((unsigned) &RG4PPS)*8) + 4;
[; ;pic18f67k40.h: 44501: extern volatile __bit RG4PPS5 @ (((unsigned) &RG4PPS)*8) + 5;
[; ;pic18f67k40.h: 44503: extern volatile __bit RG5 @ (((unsigned) &PORTG)*8) + 5;
[; ;pic18f67k40.h: 44505: extern volatile __bit RG6 @ (((unsigned) &PORTG)*8) + 6;
[; ;pic18f67k40.h: 44507: extern volatile __bit RG6PPS0 @ (((unsigned) &RG6PPS)*8) + 0;
[; ;pic18f67k40.h: 44509: extern volatile __bit RG6PPS1 @ (((unsigned) &RG6PPS)*8) + 1;
[; ;pic18f67k40.h: 44511: extern volatile __bit RG6PPS2 @ (((unsigned) &RG6PPS)*8) + 2;
[; ;pic18f67k40.h: 44513: extern volatile __bit RG6PPS3 @ (((unsigned) &RG6PPS)*8) + 3;
[; ;pic18f67k40.h: 44515: extern volatile __bit RG6PPS4 @ (((unsigned) &RG6PPS)*8) + 4;
[; ;pic18f67k40.h: 44517: extern volatile __bit RG6PPS5 @ (((unsigned) &RG6PPS)*8) + 5;
[; ;pic18f67k40.h: 44519: extern volatile __bit RG7 @ (((unsigned) &PORTG)*8) + 7;
[; ;pic18f67k40.h: 44521: extern volatile __bit RG7PPS0 @ (((unsigned) &RG7PPS)*8) + 0;
[; ;pic18f67k40.h: 44523: extern volatile __bit RG7PPS1 @ (((unsigned) &RG7PPS)*8) + 1;
[; ;pic18f67k40.h: 44525: extern volatile __bit RG7PPS2 @ (((unsigned) &RG7PPS)*8) + 2;
[; ;pic18f67k40.h: 44527: extern volatile __bit RG7PPS3 @ (((unsigned) &RG7PPS)*8) + 3;
[; ;pic18f67k40.h: 44529: extern volatile __bit RG7PPS4 @ (((unsigned) &RG7PPS)*8) + 4;
[; ;pic18f67k40.h: 44531: extern volatile __bit RG7PPS5 @ (((unsigned) &RG7PPS)*8) + 5;
[; ;pic18f67k40.h: 44533: extern volatile __bit RH0 @ (((unsigned) &PORTH)*8) + 0;
[; ;pic18f67k40.h: 44535: extern volatile __bit RH0PPS0 @ (((unsigned) &RH0PPS)*8) + 0;
[; ;pic18f67k40.h: 44537: extern volatile __bit RH0PPS1 @ (((unsigned) &RH0PPS)*8) + 1;
[; ;pic18f67k40.h: 44539: extern volatile __bit RH0PPS2 @ (((unsigned) &RH0PPS)*8) + 2;
[; ;pic18f67k40.h: 44541: extern volatile __bit RH0PPS3 @ (((unsigned) &RH0PPS)*8) + 3;
[; ;pic18f67k40.h: 44543: extern volatile __bit RH0PPS4 @ (((unsigned) &RH0PPS)*8) + 4;
[; ;pic18f67k40.h: 44545: extern volatile __bit RH0PPS5 @ (((unsigned) &RH0PPS)*8) + 5;
[; ;pic18f67k40.h: 44547: extern volatile __bit RH1 @ (((unsigned) &PORTH)*8) + 1;
[; ;pic18f67k40.h: 44549: extern volatile __bit RH1PPS0 @ (((unsigned) &RH1PPS)*8) + 0;
[; ;pic18f67k40.h: 44551: extern volatile __bit RH1PPS1 @ (((unsigned) &RH1PPS)*8) + 1;
[; ;pic18f67k40.h: 44553: extern volatile __bit RH1PPS2 @ (((unsigned) &RH1PPS)*8) + 2;
[; ;pic18f67k40.h: 44555: extern volatile __bit RH1PPS3 @ (((unsigned) &RH1PPS)*8) + 3;
[; ;pic18f67k40.h: 44557: extern volatile __bit RH1PPS4 @ (((unsigned) &RH1PPS)*8) + 4;
[; ;pic18f67k40.h: 44559: extern volatile __bit RH1PPS5 @ (((unsigned) &RH1PPS)*8) + 5;
[; ;pic18f67k40.h: 44561: extern volatile __bit RH2 @ (((unsigned) &PORTH)*8) + 2;
[; ;pic18f67k40.h: 44563: extern volatile __bit RH2PPS0 @ (((unsigned) &RH2PPS)*8) + 0;
[; ;pic18f67k40.h: 44565: extern volatile __bit RH2PPS1 @ (((unsigned) &RH2PPS)*8) + 1;
[; ;pic18f67k40.h: 44567: extern volatile __bit RH2PPS2 @ (((unsigned) &RH2PPS)*8) + 2;
[; ;pic18f67k40.h: 44569: extern volatile __bit RH2PPS3 @ (((unsigned) &RH2PPS)*8) + 3;
[; ;pic18f67k40.h: 44571: extern volatile __bit RH2PPS4 @ (((unsigned) &RH2PPS)*8) + 4;
[; ;pic18f67k40.h: 44573: extern volatile __bit RH2PPS5 @ (((unsigned) &RH2PPS)*8) + 5;
[; ;pic18f67k40.h: 44575: extern volatile __bit RH3 @ (((unsigned) &PORTH)*8) + 3;
[; ;pic18f67k40.h: 44577: extern volatile __bit RH3PPS0 @ (((unsigned) &RH3PPS)*8) + 0;
[; ;pic18f67k40.h: 44579: extern volatile __bit RH3PPS1 @ (((unsigned) &RH3PPS)*8) + 1;
[; ;pic18f67k40.h: 44581: extern volatile __bit RH3PPS2 @ (((unsigned) &RH3PPS)*8) + 2;
[; ;pic18f67k40.h: 44583: extern volatile __bit RH3PPS3 @ (((unsigned) &RH3PPS)*8) + 3;
[; ;pic18f67k40.h: 44585: extern volatile __bit RH3PPS4 @ (((unsigned) &RH3PPS)*8) + 4;
[; ;pic18f67k40.h: 44587: extern volatile __bit RH3PPS5 @ (((unsigned) &RH3PPS)*8) + 5;
[; ;pic18f67k40.h: 44589: extern volatile __bit RI @ (((unsigned) &PCON0)*8) + 2;
[; ;pic18f67k40.h: 44591: extern volatile __bit RMCLR @ (((unsigned) &PCON0)*8) + 3;
[; ;pic18f67k40.h: 44593: extern volatile __bit ROI @ (((unsigned) &CPUDOZE)*8) + 5;
[; ;pic18f67k40.h: 44595: extern volatile __bit RSEN1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f67k40.h: 44597: extern volatile __bit RSEN2 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f67k40.h: 44599: extern volatile __bit RW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f67k40.h: 44601: extern volatile __bit RW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f67k40.h: 44603: extern volatile __bit RWDT @ (((unsigned) &PCON0)*8) + 4;
[; ;pic18f67k40.h: 44605: extern volatile __bit RX1PPS0 @ (((unsigned) &RX1PPS)*8) + 0;
[; ;pic18f67k40.h: 44607: extern volatile __bit RX1PPS1 @ (((unsigned) &RX1PPS)*8) + 1;
[; ;pic18f67k40.h: 44609: extern volatile __bit RX1PPS2 @ (((unsigned) &RX1PPS)*8) + 2;
[; ;pic18f67k40.h: 44611: extern volatile __bit RX1PPS3 @ (((unsigned) &RX1PPS)*8) + 3;
[; ;pic18f67k40.h: 44613: extern volatile __bit RX1PPS4 @ (((unsigned) &RX1PPS)*8) + 4;
[; ;pic18f67k40.h: 44615: extern volatile __bit RX1PPS5 @ (((unsigned) &RX1PPS)*8) + 5;
[; ;pic18f67k40.h: 44617: extern volatile __bit RX2PPS0 @ (((unsigned) &RX2PPS)*8) + 0;
[; ;pic18f67k40.h: 44619: extern volatile __bit RX2PPS1 @ (((unsigned) &RX2PPS)*8) + 1;
[; ;pic18f67k40.h: 44621: extern volatile __bit RX2PPS2 @ (((unsigned) &RX2PPS)*8) + 2;
[; ;pic18f67k40.h: 44623: extern volatile __bit RX2PPS3 @ (((unsigned) &RX2PPS)*8) + 3;
[; ;pic18f67k40.h: 44625: extern volatile __bit RX2PPS4 @ (((unsigned) &RX2PPS)*8) + 4;
[; ;pic18f67k40.h: 44627: extern volatile __bit RX2PPS5 @ (((unsigned) &RX2PPS)*8) + 5;
[; ;pic18f67k40.h: 44629: extern volatile __bit RX3PPS0 @ (((unsigned) &RX3PPS)*8) + 0;
[; ;pic18f67k40.h: 44631: extern volatile __bit RX3PPS1 @ (((unsigned) &RX3PPS)*8) + 1;
[; ;pic18f67k40.h: 44633: extern volatile __bit RX3PPS2 @ (((unsigned) &RX3PPS)*8) + 2;
[; ;pic18f67k40.h: 44635: extern volatile __bit RX3PPS3 @ (((unsigned) &RX3PPS)*8) + 3;
[; ;pic18f67k40.h: 44637: extern volatile __bit RX3PPS4 @ (((unsigned) &RX3PPS)*8) + 4;
[; ;pic18f67k40.h: 44639: extern volatile __bit RX3PPS5 @ (((unsigned) &RX3PPS)*8) + 5;
[; ;pic18f67k40.h: 44641: extern volatile __bit RX4PPS0 @ (((unsigned) &RX4PPS)*8) + 0;
[; ;pic18f67k40.h: 44643: extern volatile __bit RX4PPS1 @ (((unsigned) &RX4PPS)*8) + 1;
[; ;pic18f67k40.h: 44645: extern volatile __bit RX4PPS2 @ (((unsigned) &RX4PPS)*8) + 2;
[; ;pic18f67k40.h: 44647: extern volatile __bit RX4PPS3 @ (((unsigned) &RX4PPS)*8) + 3;
[; ;pic18f67k40.h: 44649: extern volatile __bit RX4PPS4 @ (((unsigned) &RX4PPS)*8) + 4;
[; ;pic18f67k40.h: 44651: extern volatile __bit RX4PPS5 @ (((unsigned) &RX4PPS)*8) + 5;
[; ;pic18f67k40.h: 44653: extern volatile __bit RX5PPS0 @ (((unsigned) &RX5PPS)*8) + 0;
[; ;pic18f67k40.h: 44655: extern volatile __bit RX5PPS1 @ (((unsigned) &RX5PPS)*8) + 1;
[; ;pic18f67k40.h: 44657: extern volatile __bit RX5PPS2 @ (((unsigned) &RX5PPS)*8) + 2;
[; ;pic18f67k40.h: 44659: extern volatile __bit RX5PPS3 @ (((unsigned) &RX5PPS)*8) + 3;
[; ;pic18f67k40.h: 44661: extern volatile __bit RX5PPS4 @ (((unsigned) &RX5PPS)*8) + 4;
[; ;pic18f67k40.h: 44663: extern volatile __bit RX5PPS5 @ (((unsigned) &RX5PPS)*8) + 5;
[; ;pic18f67k40.h: 44665: extern volatile __bit RXB0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f67k40.h: 44667: extern volatile __bit RXB1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f67k40.h: 44669: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f67k40.h: 44671: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f67k40.h: 44673: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f67k40.h: 44675: extern volatile __bit R_NOT_W1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f67k40.h: 44677: extern volatile __bit R_NOT_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f67k40.h: 44679: extern volatile __bit R_W1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f67k40.h: 44681: extern volatile __bit R_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f67k40.h: 44683: extern volatile __bit R_nW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f67k40.h: 44685: extern volatile __bit R_nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f67k40.h: 44687: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic18f67k40.h: 44689: extern volatile __bit SCANBUSY @ (((unsigned) &SCANCON0)*8) + 5;
[; ;pic18f67k40.h: 44691: extern volatile __bit SCANEN @ (((unsigned) &SCANCON0)*8) + 7;
[; ;pic18f67k40.h: 44693: extern volatile __bit SCANGO @ (((unsigned) &SCANCON0)*8) + 6;
[; ;pic18f67k40.h: 44695: extern volatile __bit SCANHADR0 @ (((unsigned) &SCANHADRL)*8) + 0;
[; ;pic18f67k40.h: 44697: extern volatile __bit SCANHADR1 @ (((unsigned) &SCANHADRL)*8) + 1;
[; ;pic18f67k40.h: 44699: extern volatile __bit SCANHADR10 @ (((unsigned) &SCANHADRH)*8) + 2;
[; ;pic18f67k40.h: 44701: extern volatile __bit SCANHADR11 @ (((unsigned) &SCANHADRH)*8) + 3;
[; ;pic18f67k40.h: 44703: extern volatile __bit SCANHADR12 @ (((unsigned) &SCANHADRH)*8) + 4;
[; ;pic18f67k40.h: 44705: extern volatile __bit SCANHADR13 @ (((unsigned) &SCANHADRH)*8) + 5;
[; ;pic18f67k40.h: 44707: extern volatile __bit SCANHADR14 @ (((unsigned) &SCANHADRH)*8) + 6;
[; ;pic18f67k40.h: 44709: extern volatile __bit SCANHADR15 @ (((unsigned) &SCANHADRH)*8) + 7;
[; ;pic18f67k40.h: 44711: extern volatile __bit SCANHADR16 @ (((unsigned) &SCANHADRU)*8) + 0;
[; ;pic18f67k40.h: 44713: extern volatile __bit SCANHADR17 @ (((unsigned) &SCANHADRU)*8) + 1;
[; ;pic18f67k40.h: 44715: extern volatile __bit SCANHADR18 @ (((unsigned) &SCANHADRU)*8) + 2;
[; ;pic18f67k40.h: 44717: extern volatile __bit SCANHADR19 @ (((unsigned) &SCANHADRU)*8) + 3;
[; ;pic18f67k40.h: 44719: extern volatile __bit SCANHADR2 @ (((unsigned) &SCANHADRL)*8) + 2;
[; ;pic18f67k40.h: 44721: extern volatile __bit SCANHADR20 @ (((unsigned) &SCANHADRU)*8) + 4;
[; ;pic18f67k40.h: 44723: extern volatile __bit SCANHADR21 @ (((unsigned) &SCANHADRU)*8) + 5;
[; ;pic18f67k40.h: 44725: extern volatile __bit SCANHADR3 @ (((unsigned) &SCANHADRL)*8) + 3;
[; ;pic18f67k40.h: 44727: extern volatile __bit SCANHADR4 @ (((unsigned) &SCANHADRL)*8) + 4;
[; ;pic18f67k40.h: 44729: extern volatile __bit SCANHADR5 @ (((unsigned) &SCANHADRL)*8) + 5;
[; ;pic18f67k40.h: 44731: extern volatile __bit SCANHADR6 @ (((unsigned) &SCANHADRL)*8) + 6;
[; ;pic18f67k40.h: 44733: extern volatile __bit SCANHADR7 @ (((unsigned) &SCANHADRL)*8) + 7;
[; ;pic18f67k40.h: 44735: extern volatile __bit SCANHADR8 @ (((unsigned) &SCANHADRH)*8) + 0;
[; ;pic18f67k40.h: 44737: extern volatile __bit SCANHADR9 @ (((unsigned) &SCANHADRH)*8) + 1;
[; ;pic18f67k40.h: 44739: extern volatile __bit SCANIE @ (((unsigned) &PIE8)*8) + 7;
[; ;pic18f67k40.h: 44741: extern volatile __bit SCANIF @ (((unsigned) &PIR8)*8) + 7;
[; ;pic18f67k40.h: 44743: extern volatile __bit SCANINTM @ (((unsigned) &SCANCON0)*8) + 3;
[; ;pic18f67k40.h: 44745: extern volatile __bit SCANINVALID @ (((unsigned) &SCANCON0)*8) + 4;
[; ;pic18f67k40.h: 44747: extern volatile __bit SCANIP @ (((unsigned) &IPR8)*8) + 7;
[; ;pic18f67k40.h: 44749: extern volatile __bit SCANLADR0 @ (((unsigned) &SCANLADRL)*8) + 0;
[; ;pic18f67k40.h: 44751: extern volatile __bit SCANLADR1 @ (((unsigned) &SCANLADRL)*8) + 1;
[; ;pic18f67k40.h: 44753: extern volatile __bit SCANLADR10 @ (((unsigned) &SCANLADRH)*8) + 2;
[; ;pic18f67k40.h: 44755: extern volatile __bit SCANLADR11 @ (((unsigned) &SCANLADRH)*8) + 3;
[; ;pic18f67k40.h: 44757: extern volatile __bit SCANLADR12 @ (((unsigned) &SCANLADRH)*8) + 4;
[; ;pic18f67k40.h: 44759: extern volatile __bit SCANLADR13 @ (((unsigned) &SCANLADRH)*8) + 5;
[; ;pic18f67k40.h: 44761: extern volatile __bit SCANLADR14 @ (((unsigned) &SCANLADRH)*8) + 6;
[; ;pic18f67k40.h: 44763: extern volatile __bit SCANLADR15 @ (((unsigned) &SCANLADRH)*8) + 7;
[; ;pic18f67k40.h: 44765: extern volatile __bit SCANLADR16 @ (((unsigned) &SCANLADRU)*8) + 0;
[; ;pic18f67k40.h: 44767: extern volatile __bit SCANLADR17 @ (((unsigned) &SCANLADRU)*8) + 1;
[; ;pic18f67k40.h: 44769: extern volatile __bit SCANLADR18 @ (((unsigned) &SCANLADRU)*8) + 2;
[; ;pic18f67k40.h: 44771: extern volatile __bit SCANLADR19 @ (((unsigned) &SCANLADRU)*8) + 3;
[; ;pic18f67k40.h: 44773: extern volatile __bit SCANLADR2 @ (((unsigned) &SCANLADRL)*8) + 2;
[; ;pic18f67k40.h: 44775: extern volatile __bit SCANLADR20 @ (((unsigned) &SCANLADRU)*8) + 4;
[; ;pic18f67k40.h: 44777: extern volatile __bit SCANLADR21 @ (((unsigned) &SCANLADRU)*8) + 5;
[; ;pic18f67k40.h: 44779: extern volatile __bit SCANLADR3 @ (((unsigned) &SCANLADRL)*8) + 3;
[; ;pic18f67k40.h: 44781: extern volatile __bit SCANLADR4 @ (((unsigned) &SCANLADRL)*8) + 4;
[; ;pic18f67k40.h: 44783: extern volatile __bit SCANLADR5 @ (((unsigned) &SCANLADRL)*8) + 5;
[; ;pic18f67k40.h: 44785: extern volatile __bit SCANLADR6 @ (((unsigned) &SCANLADRL)*8) + 6;
[; ;pic18f67k40.h: 44787: extern volatile __bit SCANLADR7 @ (((unsigned) &SCANLADRL)*8) + 7;
[; ;pic18f67k40.h: 44789: extern volatile __bit SCANLADR8 @ (((unsigned) &SCANLADRH)*8) + 0;
[; ;pic18f67k40.h: 44791: extern volatile __bit SCANLADR9 @ (((unsigned) &SCANLADRH)*8) + 1;
[; ;pic18f67k40.h: 44793: extern volatile __bit SCANMD @ (((unsigned) &PMD0)*8) + 3;
[; ;pic18f67k40.h: 44795: extern volatile __bit SCANMODE0 @ (((unsigned) &SCANCON0)*8) + 0;
[; ;pic18f67k40.h: 44797: extern volatile __bit SCANMODE1 @ (((unsigned) &SCANCON0)*8) + 1;
[; ;pic18f67k40.h: 44799: extern volatile __bit SCANTSEL0 @ (((unsigned) &SCANTRIG)*8) + 0;
[; ;pic18f67k40.h: 44801: extern volatile __bit SCANTSEL1 @ (((unsigned) &SCANTRIG)*8) + 1;
[; ;pic18f67k40.h: 44803: extern volatile __bit SCANTSEL2 @ (((unsigned) &SCANTRIG)*8) + 2;
[; ;pic18f67k40.h: 44805: extern volatile __bit SCANTSEL3 @ (((unsigned) &SCANTRIG)*8) + 3;
[; ;pic18f67k40.h: 44807: extern volatile __bit SCKP1 @ (((unsigned) &BAUD1CON)*8) + 4;
[; ;pic18f67k40.h: 44809: extern volatile __bit SCKP2 @ (((unsigned) &BAUD2CON)*8) + 4;
[; ;pic18f67k40.h: 44811: extern volatile __bit SEL0 @ (((unsigned) &HLVDCON1)*8) + 0;
[; ;pic18f67k40.h: 44813: extern volatile __bit SEL1 @ (((unsigned) &HLVDCON1)*8) + 1;
[; ;pic18f67k40.h: 44815: extern volatile __bit SEL2 @ (((unsigned) &HLVDCON1)*8) + 2;
[; ;pic18f67k40.h: 44817: extern volatile __bit SEL3 @ (((unsigned) &HLVDCON1)*8) + 3;
[; ;pic18f67k40.h: 44819: extern volatile __bit SEN1 @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f67k40.h: 44821: extern volatile __bit SEN2 @ (((unsigned) &SSP2CON2)*8) + 0;
[; ;pic18f67k40.h: 44823: extern volatile __bit SHFT0 @ (((unsigned) &CRCSHIFTL)*8) + 0;
[; ;pic18f67k40.h: 44825: extern volatile __bit SHFT1 @ (((unsigned) &CRCSHIFTL)*8) + 1;
[; ;pic18f67k40.h: 44827: extern volatile __bit SHFT10 @ (((unsigned) &CRCSHIFTH)*8) + 2;
[; ;pic18f67k40.h: 44829: extern volatile __bit SHFT11 @ (((unsigned) &CRCSHIFTH)*8) + 3;
[; ;pic18f67k40.h: 44831: extern volatile __bit SHFT12 @ (((unsigned) &CRCSHIFTH)*8) + 4;
[; ;pic18f67k40.h: 44833: extern volatile __bit SHFT13 @ (((unsigned) &CRCSHIFTH)*8) + 5;
[; ;pic18f67k40.h: 44835: extern volatile __bit SHFT14 @ (((unsigned) &CRCSHIFTH)*8) + 6;
[; ;pic18f67k40.h: 44837: extern volatile __bit SHFT15 @ (((unsigned) &CRCSHIFTH)*8) + 7;
[; ;pic18f67k40.h: 44839: extern volatile __bit SHFT2 @ (((unsigned) &CRCSHIFTL)*8) + 2;
[; ;pic18f67k40.h: 44841: extern volatile __bit SHFT3 @ (((unsigned) &CRCSHIFTL)*8) + 3;
[; ;pic18f67k40.h: 44843: extern volatile __bit SHFT4 @ (((unsigned) &CRCSHIFTL)*8) + 4;
[; ;pic18f67k40.h: 44845: extern volatile __bit SHFT5 @ (((unsigned) &CRCSHIFTL)*8) + 5;
[; ;pic18f67k40.h: 44847: extern volatile __bit SHFT6 @ (((unsigned) &CRCSHIFTL)*8) + 6;
[; ;pic18f67k40.h: 44849: extern volatile __bit SHFT7 @ (((unsigned) &CRCSHIFTL)*8) + 7;
[; ;pic18f67k40.h: 44851: extern volatile __bit SHFT8 @ (((unsigned) &CRCSHIFTH)*8) + 0;
[; ;pic18f67k40.h: 44853: extern volatile __bit SHFT9 @ (((unsigned) &CRCSHIFTH)*8) + 1;
[; ;pic18f67k40.h: 44855: extern volatile __bit SHIFTM @ (((unsigned) &CRCCON0)*8) + 1;
[; ;pic18f67k40.h: 44857: extern volatile __bit SHUTDOWN @ (((unsigned) &CWG1AS0)*8) + 7;
[; ;pic18f67k40.h: 44859: extern volatile __bit SLRA0 @ (((unsigned) &SLRCONA)*8) + 0;
[; ;pic18f67k40.h: 44861: extern volatile __bit SLRA1 @ (((unsigned) &SLRCONA)*8) + 1;
[; ;pic18f67k40.h: 44863: extern volatile __bit SLRA2 @ (((unsigned) &SLRCONA)*8) + 2;
[; ;pic18f67k40.h: 44865: extern volatile __bit SLRA3 @ (((unsigned) &SLRCONA)*8) + 3;
[; ;pic18f67k40.h: 44867: extern volatile __bit SLRA4 @ (((unsigned) &SLRCONA)*8) + 4;
[; ;pic18f67k40.h: 44869: extern volatile __bit SLRA5 @ (((unsigned) &SLRCONA)*8) + 5;
[; ;pic18f67k40.h: 44871: extern volatile __bit SLRA6 @ (((unsigned) &SLRCONA)*8) + 6;
[; ;pic18f67k40.h: 44873: extern volatile __bit SLRA7 @ (((unsigned) &SLRCONA)*8) + 7;
[; ;pic18f67k40.h: 44875: extern volatile __bit SLRB0 @ (((unsigned) &SLRCONB)*8) + 0;
[; ;pic18f67k40.h: 44877: extern volatile __bit SLRB1 @ (((unsigned) &SLRCONB)*8) + 1;
[; ;pic18f67k40.h: 44879: extern volatile __bit SLRB2 @ (((unsigned) &SLRCONB)*8) + 2;
[; ;pic18f67k40.h: 44881: extern volatile __bit SLRB3 @ (((unsigned) &SLRCONB)*8) + 3;
[; ;pic18f67k40.h: 44883: extern volatile __bit SLRB4 @ (((unsigned) &SLRCONB)*8) + 4;
[; ;pic18f67k40.h: 44885: extern volatile __bit SLRB5 @ (((unsigned) &SLRCONB)*8) + 5;
[; ;pic18f67k40.h: 44887: extern volatile __bit SLRB6 @ (((unsigned) &SLRCONB)*8) + 6;
[; ;pic18f67k40.h: 44889: extern volatile __bit SLRB7 @ (((unsigned) &SLRCONB)*8) + 7;
[; ;pic18f67k40.h: 44891: extern volatile __bit SLRC0 @ (((unsigned) &SLRCONC)*8) + 0;
[; ;pic18f67k40.h: 44893: extern volatile __bit SLRC1 @ (((unsigned) &SLRCONC)*8) + 1;
[; ;pic18f67k40.h: 44895: extern volatile __bit SLRC2 @ (((unsigned) &SLRCONC)*8) + 2;
[; ;pic18f67k40.h: 44897: extern volatile __bit SLRC3 @ (((unsigned) &SLRCONC)*8) + 3;
[; ;pic18f67k40.h: 44899: extern volatile __bit SLRC4 @ (((unsigned) &SLRCONC)*8) + 4;
[; ;pic18f67k40.h: 44901: extern volatile __bit SLRC5 @ (((unsigned) &SLRCONC)*8) + 5;
[; ;pic18f67k40.h: 44903: extern volatile __bit SLRC6 @ (((unsigned) &SLRCONC)*8) + 6;
[; ;pic18f67k40.h: 44905: extern volatile __bit SLRC7 @ (((unsigned) &SLRCONC)*8) + 7;
[; ;pic18f67k40.h: 44907: extern volatile __bit SLRD0 @ (((unsigned) &SLRCOND)*8) + 0;
[; ;pic18f67k40.h: 44909: extern volatile __bit SLRD1 @ (((unsigned) &SLRCOND)*8) + 1;
[; ;pic18f67k40.h: 44911: extern volatile __bit SLRD2 @ (((unsigned) &SLRCOND)*8) + 2;
[; ;pic18f67k40.h: 44913: extern volatile __bit SLRD3 @ (((unsigned) &SLRCOND)*8) + 3;
[; ;pic18f67k40.h: 44915: extern volatile __bit SLRD4 @ (((unsigned) &SLRCOND)*8) + 4;
[; ;pic18f67k40.h: 44917: extern volatile __bit SLRD5 @ (((unsigned) &SLRCOND)*8) + 5;
[; ;pic18f67k40.h: 44919: extern volatile __bit SLRD6 @ (((unsigned) &SLRCOND)*8) + 6;
[; ;pic18f67k40.h: 44921: extern volatile __bit SLRD7 @ (((unsigned) &SLRCOND)*8) + 7;
[; ;pic18f67k40.h: 44923: extern volatile __bit SLRE0 @ (((unsigned) &SLRCONE)*8) + 0;
[; ;pic18f67k40.h: 44925: extern volatile __bit SLRE1 @ (((unsigned) &SLRCONE)*8) + 1;
[; ;pic18f67k40.h: 44927: extern volatile __bit SLRE2 @ (((unsigned) &SLRCONE)*8) + 2;
[; ;pic18f67k40.h: 44929: extern volatile __bit SLRE3 @ (((unsigned) &SLRCONE)*8) + 3;
[; ;pic18f67k40.h: 44931: extern volatile __bit SLRE4 @ (((unsigned) &SLRCONE)*8) + 4;
[; ;pic18f67k40.h: 44933: extern volatile __bit SLRE5 @ (((unsigned) &SLRCONE)*8) + 5;
[; ;pic18f67k40.h: 44935: extern volatile __bit SLRE6 @ (((unsigned) &SLRCONE)*8) + 6;
[; ;pic18f67k40.h: 44937: extern volatile __bit SLRE7 @ (((unsigned) &SLRCONE)*8) + 7;
[; ;pic18f67k40.h: 44939: extern volatile __bit SLRF0 @ (((unsigned) &SLRCONF)*8) + 0;
[; ;pic18f67k40.h: 44941: extern volatile __bit SLRF1 @ (((unsigned) &SLRCONF)*8) + 1;
[; ;pic18f67k40.h: 44943: extern volatile __bit SLRF2 @ (((unsigned) &SLRCONF)*8) + 2;
[; ;pic18f67k40.h: 44945: extern volatile __bit SLRF3 @ (((unsigned) &SLRCONF)*8) + 3;
[; ;pic18f67k40.h: 44947: extern volatile __bit SLRF4 @ (((unsigned) &SLRCONF)*8) + 4;
[; ;pic18f67k40.h: 44949: extern volatile __bit SLRF5 @ (((unsigned) &SLRCONF)*8) + 5;
[; ;pic18f67k40.h: 44951: extern volatile __bit SLRF6 @ (((unsigned) &SLRCONF)*8) + 6;
[; ;pic18f67k40.h: 44953: extern volatile __bit SLRF7 @ (((unsigned) &SLRCONF)*8) + 7;
[; ;pic18f67k40.h: 44955: extern volatile __bit SLRG0 @ (((unsigned) &SLRCONG)*8) + 0;
[; ;pic18f67k40.h: 44957: extern volatile __bit SLRG1 @ (((unsigned) &SLRCONG)*8) + 1;
[; ;pic18f67k40.h: 44959: extern volatile __bit SLRG2 @ (((unsigned) &SLRCONG)*8) + 2;
[; ;pic18f67k40.h: 44961: extern volatile __bit SLRG3 @ (((unsigned) &SLRCONG)*8) + 3;
[; ;pic18f67k40.h: 44963: extern volatile __bit SLRG4 @ (((unsigned) &SLRCONG)*8) + 4;
[; ;pic18f67k40.h: 44965: extern volatile __bit SLRG6 @ (((unsigned) &SLRCONG)*8) + 6;
[; ;pic18f67k40.h: 44967: extern volatile __bit SLRG7 @ (((unsigned) &SLRCONG)*8) + 7;
[; ;pic18f67k40.h: 44969: extern volatile __bit SLRH0 @ (((unsigned) &SLRCONH)*8) + 0;
[; ;pic18f67k40.h: 44971: extern volatile __bit SLRH1 @ (((unsigned) &SLRCONH)*8) + 1;
[; ;pic18f67k40.h: 44973: extern volatile __bit SLRH2 @ (((unsigned) &SLRCONH)*8) + 2;
[; ;pic18f67k40.h: 44975: extern volatile __bit SLRH3 @ (((unsigned) &SLRCONH)*8) + 3;
[; ;pic18f67k40.h: 44977: extern volatile __bit SLRH4 @ (((unsigned) &SLRCONH)*8) + 4;
[; ;pic18f67k40.h: 44979: extern volatile __bit SLRH5 @ (((unsigned) &SLRCONH)*8) + 5;
[; ;pic18f67k40.h: 44981: extern volatile __bit SLRH6 @ (((unsigned) &SLRCONH)*8) + 6;
[; ;pic18f67k40.h: 44983: extern volatile __bit SLRH7 @ (((unsigned) &SLRCONH)*8) + 7;
[; ;pic18f67k40.h: 44985: extern volatile __bit SMP1 @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f67k40.h: 44987: extern volatile __bit SMP2 @ (((unsigned) &SSP2STAT)*8) + 7;
[; ;pic18f67k40.h: 44989: extern volatile __bit SMT1AS @ (((unsigned) &SMT1STAT)*8) + 0;
[; ;pic18f67k40.h: 44991: extern volatile __bit SMT1CPR0 @ (((unsigned) &SMT1CPRL)*8) + 0;
[; ;pic18f67k40.h: 44993: extern volatile __bit SMT1CPR1 @ (((unsigned) &SMT1CPRL)*8) + 1;
[; ;pic18f67k40.h: 44995: extern volatile __bit SMT1CPR10 @ (((unsigned) &SMT1CPRH)*8) + 2;
[; ;pic18f67k40.h: 44997: extern volatile __bit SMT1CPR11 @ (((unsigned) &SMT1CPRH)*8) + 3;
[; ;pic18f67k40.h: 44999: extern volatile __bit SMT1CPR12 @ (((unsigned) &SMT1CPRH)*8) + 4;
[; ;pic18f67k40.h: 45001: extern volatile __bit SMT1CPR13 @ (((unsigned) &SMT1CPRH)*8) + 5;
[; ;pic18f67k40.h: 45003: extern volatile __bit SMT1CPR14 @ (((unsigned) &SMT1CPRH)*8) + 6;
[; ;pic18f67k40.h: 45005: extern volatile __bit SMT1CPR15 @ (((unsigned) &SMT1CPRH)*8) + 7;
[; ;pic18f67k40.h: 45007: extern volatile __bit SMT1CPR16 @ (((unsigned) &SMT1CPRU)*8) + 0;
[; ;pic18f67k40.h: 45009: extern volatile __bit SMT1CPR17 @ (((unsigned) &SMT1CPRU)*8) + 1;
[; ;pic18f67k40.h: 45011: extern volatile __bit SMT1CPR18 @ (((unsigned) &SMT1CPRU)*8) + 2;
[; ;pic18f67k40.h: 45013: extern volatile __bit SMT1CPR19 @ (((unsigned) &SMT1CPRU)*8) + 3;
[; ;pic18f67k40.h: 45015: extern volatile __bit SMT1CPR2 @ (((unsigned) &SMT1CPRL)*8) + 2;
[; ;pic18f67k40.h: 45017: extern volatile __bit SMT1CPR20 @ (((unsigned) &SMT1CPRU)*8) + 4;
[; ;pic18f67k40.h: 45019: extern volatile __bit SMT1CPR21 @ (((unsigned) &SMT1CPRU)*8) + 5;
[; ;pic18f67k40.h: 45021: extern volatile __bit SMT1CPR22 @ (((unsigned) &SMT1CPRU)*8) + 6;
[; ;pic18f67k40.h: 45023: extern volatile __bit SMT1CPR23 @ (((unsigned) &SMT1CPRU)*8) + 7;
[; ;pic18f67k40.h: 45025: extern volatile __bit SMT1CPR3 @ (((unsigned) &SMT1CPRL)*8) + 3;
[; ;pic18f67k40.h: 45027: extern volatile __bit SMT1CPR4 @ (((unsigned) &SMT1CPRL)*8) + 4;
[; ;pic18f67k40.h: 45029: extern volatile __bit SMT1CPR5 @ (((unsigned) &SMT1CPRL)*8) + 5;
[; ;pic18f67k40.h: 45031: extern volatile __bit SMT1CPR6 @ (((unsigned) &SMT1CPRL)*8) + 6;
[; ;pic18f67k40.h: 45033: extern volatile __bit SMT1CPR7 @ (((unsigned) &SMT1CPRL)*8) + 7;
[; ;pic18f67k40.h: 45035: extern volatile __bit SMT1CPR8 @ (((unsigned) &SMT1CPRH)*8) + 0;
[; ;pic18f67k40.h: 45037: extern volatile __bit SMT1CPR9 @ (((unsigned) &SMT1CPRH)*8) + 1;
[; ;pic18f67k40.h: 45039: extern volatile __bit SMT1CPRUP @ (((unsigned) &SMT1STAT)*8) + 7;
[; ;pic18f67k40.h: 45041: extern volatile __bit SMT1CPW0 @ (((unsigned) &SMT1CPWL)*8) + 0;
[; ;pic18f67k40.h: 45043: extern volatile __bit SMT1CPW1 @ (((unsigned) &SMT1CPWL)*8) + 1;
[; ;pic18f67k40.h: 45045: extern volatile __bit SMT1CPW10 @ (((unsigned) &SMT1CPWH)*8) + 2;
[; ;pic18f67k40.h: 45047: extern volatile __bit SMT1CPW11 @ (((unsigned) &SMT1CPWH)*8) + 3;
[; ;pic18f67k40.h: 45049: extern volatile __bit SMT1CPW12 @ (((unsigned) &SMT1CPWH)*8) + 4;
[; ;pic18f67k40.h: 45051: extern volatile __bit SMT1CPW13 @ (((unsigned) &SMT1CPWH)*8) + 5;
[; ;pic18f67k40.h: 45053: extern volatile __bit SMT1CPW14 @ (((unsigned) &SMT1CPWH)*8) + 6;
[; ;pic18f67k40.h: 45055: extern volatile __bit SMT1CPW15 @ (((unsigned) &SMT1CPWH)*8) + 7;
[; ;pic18f67k40.h: 45057: extern volatile __bit SMT1CPW16 @ (((unsigned) &SMT1CPWU)*8) + 0;
[; ;pic18f67k40.h: 45059: extern volatile __bit SMT1CPW17 @ (((unsigned) &SMT1CPWU)*8) + 1;
[; ;pic18f67k40.h: 45061: extern volatile __bit SMT1CPW18 @ (((unsigned) &SMT1CPWU)*8) + 2;
[; ;pic18f67k40.h: 45063: extern volatile __bit SMT1CPW19 @ (((unsigned) &SMT1CPWU)*8) + 3;
[; ;pic18f67k40.h: 45065: extern volatile __bit SMT1CPW2 @ (((unsigned) &SMT1CPWL)*8) + 2;
[; ;pic18f67k40.h: 45067: extern volatile __bit SMT1CPW20 @ (((unsigned) &SMT1CPWU)*8) + 4;
[; ;pic18f67k40.h: 45069: extern volatile __bit SMT1CPW21 @ (((unsigned) &SMT1CPWU)*8) + 5;
[; ;pic18f67k40.h: 45071: extern volatile __bit SMT1CPW22 @ (((unsigned) &SMT1CPWU)*8) + 6;
[; ;pic18f67k40.h: 45073: extern volatile __bit SMT1CPW23 @ (((unsigned) &SMT1CPWU)*8) + 7;
[; ;pic18f67k40.h: 45075: extern volatile __bit SMT1CPW3 @ (((unsigned) &SMT1CPWL)*8) + 3;
[; ;pic18f67k40.h: 45077: extern volatile __bit SMT1CPW4 @ (((unsigned) &SMT1CPWL)*8) + 4;
[; ;pic18f67k40.h: 45079: extern volatile __bit SMT1CPW5 @ (((unsigned) &SMT1CPWL)*8) + 5;
[; ;pic18f67k40.h: 45081: extern volatile __bit SMT1CPW6 @ (((unsigned) &SMT1CPWL)*8) + 6;
[; ;pic18f67k40.h: 45083: extern volatile __bit SMT1CPW7 @ (((unsigned) &SMT1CPWL)*8) + 7;
[; ;pic18f67k40.h: 45085: extern volatile __bit SMT1CPW8 @ (((unsigned) &SMT1CPWH)*8) + 0;
[; ;pic18f67k40.h: 45087: extern volatile __bit SMT1CPW9 @ (((unsigned) &SMT1CPWH)*8) + 1;
[; ;pic18f67k40.h: 45089: extern volatile __bit SMT1CPWUP @ (((unsigned) &SMT1STAT)*8) + 6;
[; ;pic18f67k40.h: 45091: extern volatile __bit SMT1CSEL0 @ (((unsigned) &SMT1CLK)*8) + 0;
[; ;pic18f67k40.h: 45093: extern volatile __bit SMT1CSEL1 @ (((unsigned) &SMT1CLK)*8) + 1;
[; ;pic18f67k40.h: 45095: extern volatile __bit SMT1CSEL2 @ (((unsigned) &SMT1CLK)*8) + 2;
[; ;pic18f67k40.h: 45097: extern volatile __bit SMT1CSEL3 @ (((unsigned) &SMT1CLK)*8) + 3;
[; ;pic18f67k40.h: 45099: extern volatile __bit SMT1CSEL4 @ (((unsigned) &SMT1CLK)*8) + 4;
[; ;pic18f67k40.h: 45101: extern volatile __bit SMT1CSEL5 @ (((unsigned) &SMT1CLK)*8) + 5;
[; ;pic18f67k40.h: 45103: extern volatile __bit SMT1CSEL6 @ (((unsigned) &SMT1CLK)*8) + 6;
[; ;pic18f67k40.h: 45105: extern volatile __bit SMT1CSEL7 @ (((unsigned) &SMT1CLK)*8) + 7;
[; ;pic18f67k40.h: 45107: extern volatile __bit SMT1GO @ (((unsigned) &SMT1CON1)*8) + 7;
[; ;pic18f67k40.h: 45109: extern volatile __bit SMT1IE @ (((unsigned) &PIE9)*8) + 0;
[; ;pic18f67k40.h: 45111: extern volatile __bit SMT1IF @ (((unsigned) &PIR9)*8) + 0;
[; ;pic18f67k40.h: 45113: extern volatile __bit SMT1IP @ (((unsigned) &IPR9)*8) + 0;
[; ;pic18f67k40.h: 45115: extern volatile __bit SMT1MODE0 @ (((unsigned) &SMT1CON1)*8) + 0;
[; ;pic18f67k40.h: 45117: extern volatile __bit SMT1MODE1 @ (((unsigned) &SMT1CON1)*8) + 1;
[; ;pic18f67k40.h: 45119: extern volatile __bit SMT1MODE2 @ (((unsigned) &SMT1CON1)*8) + 2;
[; ;pic18f67k40.h: 45121: extern volatile __bit SMT1MODE3 @ (((unsigned) &SMT1CON1)*8) + 3;
[; ;pic18f67k40.h: 45123: extern volatile __bit SMT1PR0 @ (((unsigned) &SMT1PRL)*8) + 0;
[; ;pic18f67k40.h: 45125: extern volatile __bit SMT1PR1 @ (((unsigned) &SMT1PRL)*8) + 1;
[; ;pic18f67k40.h: 45127: extern volatile __bit SMT1PR10 @ (((unsigned) &SMT1PRH)*8) + 2;
[; ;pic18f67k40.h: 45129: extern volatile __bit SMT1PR11 @ (((unsigned) &SMT1PRH)*8) + 3;
[; ;pic18f67k40.h: 45131: extern volatile __bit SMT1PR12 @ (((unsigned) &SMT1PRH)*8) + 4;
[; ;pic18f67k40.h: 45133: extern volatile __bit SMT1PR13 @ (((unsigned) &SMT1PRH)*8) + 5;
[; ;pic18f67k40.h: 45135: extern volatile __bit SMT1PR14 @ (((unsigned) &SMT1PRH)*8) + 6;
[; ;pic18f67k40.h: 45137: extern volatile __bit SMT1PR15 @ (((unsigned) &SMT1PRH)*8) + 7;
[; ;pic18f67k40.h: 45139: extern volatile __bit SMT1PR16 @ (((unsigned) &SMT1PRU)*8) + 0;
[; ;pic18f67k40.h: 45141: extern volatile __bit SMT1PR17 @ (((unsigned) &SMT1PRU)*8) + 1;
[; ;pic18f67k40.h: 45143: extern volatile __bit SMT1PR18 @ (((unsigned) &SMT1PRU)*8) + 2;
[; ;pic18f67k40.h: 45145: extern volatile __bit SMT1PR19 @ (((unsigned) &SMT1PRU)*8) + 3;
[; ;pic18f67k40.h: 45147: extern volatile __bit SMT1PR2 @ (((unsigned) &SMT1PRL)*8) + 2;
[; ;pic18f67k40.h: 45149: extern volatile __bit SMT1PR20 @ (((unsigned) &SMT1PRU)*8) + 4;
[; ;pic18f67k40.h: 45151: extern volatile __bit SMT1PR21 @ (((unsigned) &SMT1PRU)*8) + 5;
[; ;pic18f67k40.h: 45153: extern volatile __bit SMT1PR22 @ (((unsigned) &SMT1PRU)*8) + 6;
[; ;pic18f67k40.h: 45155: extern volatile __bit SMT1PR23 @ (((unsigned) &SMT1PRU)*8) + 7;
[; ;pic18f67k40.h: 45157: extern volatile __bit SMT1PR3 @ (((unsigned) &SMT1PRL)*8) + 3;
[; ;pic18f67k40.h: 45159: extern volatile __bit SMT1PR4 @ (((unsigned) &SMT1PRL)*8) + 4;
[; ;pic18f67k40.h: 45161: extern volatile __bit SMT1PR5 @ (((unsigned) &SMT1PRL)*8) + 5;
[; ;pic18f67k40.h: 45163: extern volatile __bit SMT1PR6 @ (((unsigned) &SMT1PRL)*8) + 6;
[; ;pic18f67k40.h: 45165: extern volatile __bit SMT1PR7 @ (((unsigned) &SMT1PRL)*8) + 7;
[; ;pic18f67k40.h: 45167: extern volatile __bit SMT1PR8 @ (((unsigned) &SMT1PRH)*8) + 0;
[; ;pic18f67k40.h: 45169: extern volatile __bit SMT1PR9 @ (((unsigned) &SMT1PRH)*8) + 1;
[; ;pic18f67k40.h: 45171: extern volatile __bit SMT1PRAIE @ (((unsigned) &PIE9)*8) + 1;
[; ;pic18f67k40.h: 45173: extern volatile __bit SMT1PRAIF @ (((unsigned) &PIR9)*8) + 1;
[; ;pic18f67k40.h: 45175: extern volatile __bit SMT1PRAIP @ (((unsigned) &IPR9)*8) + 1;
[; ;pic18f67k40.h: 45177: extern volatile __bit SMT1PS0 @ (((unsigned) &SMT1CON0)*8) + 0;
[; ;pic18f67k40.h: 45179: extern volatile __bit SMT1PS1 @ (((unsigned) &SMT1CON0)*8) + 1;
[; ;pic18f67k40.h: 45181: extern volatile __bit SMT1PWAIE @ (((unsigned) &PIE9)*8) + 2;
[; ;pic18f67k40.h: 45183: extern volatile __bit SMT1PWAIF @ (((unsigned) &PIR9)*8) + 2;
[; ;pic18f67k40.h: 45185: extern volatile __bit SMT1PWAIP @ (((unsigned) &IPR9)*8) + 2;
[; ;pic18f67k40.h: 45187: extern volatile __bit SMT1REPEAT @ (((unsigned) &SMT1CON1)*8) + 6;
[; ;pic18f67k40.h: 45189: extern volatile __bit SMT1RESET @ (((unsigned) &SMT1STAT)*8) + 5;
[; ;pic18f67k40.h: 45191: extern volatile __bit SMT1SIGPPS0 @ (((unsigned) &SMT1SIGPPS)*8) + 0;
[; ;pic18f67k40.h: 45193: extern volatile __bit SMT1SIGPPS1 @ (((unsigned) &SMT1SIGPPS)*8) + 1;
[; ;pic18f67k40.h: 45195: extern volatile __bit SMT1SIGPPS2 @ (((unsigned) &SMT1SIGPPS)*8) + 2;
[; ;pic18f67k40.h: 45197: extern volatile __bit SMT1SIGPPS3 @ (((unsigned) &SMT1SIGPPS)*8) + 3;
[; ;pic18f67k40.h: 45199: extern volatile __bit SMT1SIGPPS4 @ (((unsigned) &SMT1SIGPPS)*8) + 4;
[; ;pic18f67k40.h: 45201: extern volatile __bit SMT1SIGPPS5 @ (((unsigned) &SMT1SIGPPS)*8) + 5;
[; ;pic18f67k40.h: 45203: extern volatile __bit SMT1SSEL0 @ (((unsigned) &SMT1SIG)*8) + 0;
[; ;pic18f67k40.h: 45205: extern volatile __bit SMT1SSEL1 @ (((unsigned) &SMT1SIG)*8) + 1;
[; ;pic18f67k40.h: 45207: extern volatile __bit SMT1SSEL2 @ (((unsigned) &SMT1SIG)*8) + 2;
[; ;pic18f67k40.h: 45209: extern volatile __bit SMT1SSEL3 @ (((unsigned) &SMT1SIG)*8) + 3;
[; ;pic18f67k40.h: 45211: extern volatile __bit SMT1SSEL4 @ (((unsigned) &SMT1SIG)*8) + 4;
[; ;pic18f67k40.h: 45213: extern volatile __bit SMT1SSEL5 @ (((unsigned) &SMT1SIG)*8) + 5;
[; ;pic18f67k40.h: 45215: extern volatile __bit SMT1SSEL6 @ (((unsigned) &SMT1SIG)*8) + 6;
[; ;pic18f67k40.h: 45217: extern volatile __bit SMT1SSEL7 @ (((unsigned) &SMT1SIG)*8) + 7;
[; ;pic18f67k40.h: 45219: extern volatile __bit SMT1TMR0 @ (((unsigned) &SMT1TMRL)*8) + 0;
[; ;pic18f67k40.h: 45221: extern volatile __bit SMT1TMR1 @ (((unsigned) &SMT1TMRL)*8) + 1;
[; ;pic18f67k40.h: 45223: extern volatile __bit SMT1TMR10 @ (((unsigned) &SMT1TMRH)*8) + 2;
[; ;pic18f67k40.h: 45225: extern volatile __bit SMT1TMR11 @ (((unsigned) &SMT1TMRH)*8) + 3;
[; ;pic18f67k40.h: 45227: extern volatile __bit SMT1TMR12 @ (((unsigned) &SMT1TMRH)*8) + 4;
[; ;pic18f67k40.h: 45229: extern volatile __bit SMT1TMR13 @ (((unsigned) &SMT1TMRH)*8) + 5;
[; ;pic18f67k40.h: 45231: extern volatile __bit SMT1TMR14 @ (((unsigned) &SMT1TMRH)*8) + 6;
[; ;pic18f67k40.h: 45233: extern volatile __bit SMT1TMR15 @ (((unsigned) &SMT1TMRH)*8) + 7;
[; ;pic18f67k40.h: 45235: extern volatile __bit SMT1TMR16 @ (((unsigned) &SMT1TMRU)*8) + 0;
[; ;pic18f67k40.h: 45237: extern volatile __bit SMT1TMR17 @ (((unsigned) &SMT1TMRU)*8) + 1;
[; ;pic18f67k40.h: 45239: extern volatile __bit SMT1TMR18 @ (((unsigned) &SMT1TMRU)*8) + 2;
[; ;pic18f67k40.h: 45241: extern volatile __bit SMT1TMR19 @ (((unsigned) &SMT1TMRU)*8) + 3;
[; ;pic18f67k40.h: 45243: extern volatile __bit SMT1TMR2 @ (((unsigned) &SMT1TMRL)*8) + 2;
[; ;pic18f67k40.h: 45245: extern volatile __bit SMT1TMR20 @ (((unsigned) &SMT1TMRU)*8) + 4;
[; ;pic18f67k40.h: 45247: extern volatile __bit SMT1TMR21 @ (((unsigned) &SMT1TMRU)*8) + 5;
[; ;pic18f67k40.h: 45249: extern volatile __bit SMT1TMR22 @ (((unsigned) &SMT1TMRU)*8) + 6;
[; ;pic18f67k40.h: 45251: extern volatile __bit SMT1TMR23 @ (((unsigned) &SMT1TMRU)*8) + 7;
[; ;pic18f67k40.h: 45253: extern volatile __bit SMT1TMR3 @ (((unsigned) &SMT1TMRL)*8) + 3;
[; ;pic18f67k40.h: 45255: extern volatile __bit SMT1TMR4 @ (((unsigned) &SMT1TMRL)*8) + 4;
[; ;pic18f67k40.h: 45257: extern volatile __bit SMT1TMR5 @ (((unsigned) &SMT1TMRL)*8) + 5;
[; ;pic18f67k40.h: 45259: extern volatile __bit SMT1TMR6 @ (((unsigned) &SMT1TMRL)*8) + 6;
[; ;pic18f67k40.h: 45261: extern volatile __bit SMT1TMR7 @ (((unsigned) &SMT1TMRL)*8) + 7;
[; ;pic18f67k40.h: 45263: extern volatile __bit SMT1TMR8 @ (((unsigned) &SMT1TMRH)*8) + 0;
[; ;pic18f67k40.h: 45265: extern volatile __bit SMT1TMR9 @ (((unsigned) &SMT1TMRH)*8) + 1;
[; ;pic18f67k40.h: 45267: extern volatile __bit SMT1TS @ (((unsigned) &SMT1STAT)*8) + 2;
[; ;pic18f67k40.h: 45269: extern volatile __bit SMT1WINPPS0 @ (((unsigned) &SMT1WINPPS)*8) + 0;
[; ;pic18f67k40.h: 45271: extern volatile __bit SMT1WINPPS1 @ (((unsigned) &SMT1WINPPS)*8) + 1;
[; ;pic18f67k40.h: 45273: extern volatile __bit SMT1WINPPS2 @ (((unsigned) &SMT1WINPPS)*8) + 2;
[; ;pic18f67k40.h: 45275: extern volatile __bit SMT1WINPPS3 @ (((unsigned) &SMT1WINPPS)*8) + 3;
[; ;pic18f67k40.h: 45277: extern volatile __bit SMT1WINPPS4 @ (((unsigned) &SMT1WINPPS)*8) + 4;
[; ;pic18f67k40.h: 45279: extern volatile __bit SMT1WINPPS5 @ (((unsigned) &SMT1WINPPS)*8) + 5;
[; ;pic18f67k40.h: 45281: extern volatile __bit SMT1WS @ (((unsigned) &SMT1STAT)*8) + 1;
[; ;pic18f67k40.h: 45283: extern volatile __bit SMT1WSEL0 @ (((unsigned) &SMT1WIN)*8) + 0;
[; ;pic18f67k40.h: 45285: extern volatile __bit SMT1WSEL1 @ (((unsigned) &SMT1WIN)*8) + 1;
[; ;pic18f67k40.h: 45287: extern volatile __bit SMT1WSEL2 @ (((unsigned) &SMT1WIN)*8) + 2;
[; ;pic18f67k40.h: 45289: extern volatile __bit SMT1WSEL3 @ (((unsigned) &SMT1WIN)*8) + 3;
[; ;pic18f67k40.h: 45291: extern volatile __bit SMT1WSEL4 @ (((unsigned) &SMT1WIN)*8) + 4;
[; ;pic18f67k40.h: 45293: extern volatile __bit SMT1WSEL5 @ (((unsigned) &SMT1WIN)*8) + 5;
[; ;pic18f67k40.h: 45295: extern volatile __bit SMT1WSEL6 @ (((unsigned) &SMT1WIN)*8) + 6;
[; ;pic18f67k40.h: 45297: extern volatile __bit SMT1WSEL7 @ (((unsigned) &SMT1WIN)*8) + 7;
[; ;pic18f67k40.h: 45299: extern volatile __bit SMT2AS @ (((unsigned) &SMT2STAT)*8) + 0;
[; ;pic18f67k40.h: 45301: extern volatile __bit SMT2CPR0 @ (((unsigned) &SMT2CPRL)*8) + 0;
[; ;pic18f67k40.h: 45303: extern volatile __bit SMT2CPR1 @ (((unsigned) &SMT2CPRL)*8) + 1;
[; ;pic18f67k40.h: 45305: extern volatile __bit SMT2CPR10 @ (((unsigned) &SMT2CPRH)*8) + 2;
[; ;pic18f67k40.h: 45307: extern volatile __bit SMT2CPR11 @ (((unsigned) &SMT2CPRH)*8) + 3;
[; ;pic18f67k40.h: 45309: extern volatile __bit SMT2CPR12 @ (((unsigned) &SMT2CPRH)*8) + 4;
[; ;pic18f67k40.h: 45311: extern volatile __bit SMT2CPR13 @ (((unsigned) &SMT2CPRH)*8) + 5;
[; ;pic18f67k40.h: 45313: extern volatile __bit SMT2CPR14 @ (((unsigned) &SMT2CPRH)*8) + 6;
[; ;pic18f67k40.h: 45315: extern volatile __bit SMT2CPR15 @ (((unsigned) &SMT2CPRH)*8) + 7;
[; ;pic18f67k40.h: 45317: extern volatile __bit SMT2CPR16 @ (((unsigned) &SMT2CPRU)*8) + 0;
[; ;pic18f67k40.h: 45319: extern volatile __bit SMT2CPR17 @ (((unsigned) &SMT2CPRU)*8) + 1;
[; ;pic18f67k40.h: 45321: extern volatile __bit SMT2CPR18 @ (((unsigned) &SMT2CPRU)*8) + 2;
[; ;pic18f67k40.h: 45323: extern volatile __bit SMT2CPR19 @ (((unsigned) &SMT2CPRU)*8) + 3;
[; ;pic18f67k40.h: 45325: extern volatile __bit SMT2CPR2 @ (((unsigned) &SMT2CPRL)*8) + 2;
[; ;pic18f67k40.h: 45327: extern volatile __bit SMT2CPR20 @ (((unsigned) &SMT2CPRU)*8) + 4;
[; ;pic18f67k40.h: 45329: extern volatile __bit SMT2CPR21 @ (((unsigned) &SMT2CPRU)*8) + 5;
[; ;pic18f67k40.h: 45331: extern volatile __bit SMT2CPR22 @ (((unsigned) &SMT2CPRU)*8) + 6;
[; ;pic18f67k40.h: 45333: extern volatile __bit SMT2CPR23 @ (((unsigned) &SMT2CPRU)*8) + 7;
[; ;pic18f67k40.h: 45335: extern volatile __bit SMT2CPR3 @ (((unsigned) &SMT2CPRL)*8) + 3;
[; ;pic18f67k40.h: 45337: extern volatile __bit SMT2CPR4 @ (((unsigned) &SMT2CPRL)*8) + 4;
[; ;pic18f67k40.h: 45339: extern volatile __bit SMT2CPR5 @ (((unsigned) &SMT2CPRL)*8) + 5;
[; ;pic18f67k40.h: 45341: extern volatile __bit SMT2CPR6 @ (((unsigned) &SMT2CPRL)*8) + 6;
[; ;pic18f67k40.h: 45343: extern volatile __bit SMT2CPR7 @ (((unsigned) &SMT2CPRL)*8) + 7;
[; ;pic18f67k40.h: 45345: extern volatile __bit SMT2CPR8 @ (((unsigned) &SMT2CPRH)*8) + 0;
[; ;pic18f67k40.h: 45347: extern volatile __bit SMT2CPR9 @ (((unsigned) &SMT2CPRH)*8) + 1;
[; ;pic18f67k40.h: 45349: extern volatile __bit SMT2CPRUP @ (((unsigned) &SMT2STAT)*8) + 7;
[; ;pic18f67k40.h: 45351: extern volatile __bit SMT2CPW0 @ (((unsigned) &SMT2CPWL)*8) + 0;
[; ;pic18f67k40.h: 45353: extern volatile __bit SMT2CPW1 @ (((unsigned) &SMT2CPWL)*8) + 1;
[; ;pic18f67k40.h: 45355: extern volatile __bit SMT2CPW10 @ (((unsigned) &SMT2CPWH)*8) + 2;
[; ;pic18f67k40.h: 45357: extern volatile __bit SMT2CPW11 @ (((unsigned) &SMT2CPWH)*8) + 3;
[; ;pic18f67k40.h: 45359: extern volatile __bit SMT2CPW12 @ (((unsigned) &SMT2CPWH)*8) + 4;
[; ;pic18f67k40.h: 45361: extern volatile __bit SMT2CPW13 @ (((unsigned) &SMT2CPWH)*8) + 5;
[; ;pic18f67k40.h: 45363: extern volatile __bit SMT2CPW14 @ (((unsigned) &SMT2CPWH)*8) + 6;
[; ;pic18f67k40.h: 45365: extern volatile __bit SMT2CPW15 @ (((unsigned) &SMT2CPWH)*8) + 7;
[; ;pic18f67k40.h: 45367: extern volatile __bit SMT2CPW16 @ (((unsigned) &SMT2CPWU)*8) + 0;
[; ;pic18f67k40.h: 45369: extern volatile __bit SMT2CPW17 @ (((unsigned) &SMT2CPWU)*8) + 1;
[; ;pic18f67k40.h: 45371: extern volatile __bit SMT2CPW18 @ (((unsigned) &SMT2CPWU)*8) + 2;
[; ;pic18f67k40.h: 45373: extern volatile __bit SMT2CPW19 @ (((unsigned) &SMT2CPWU)*8) + 3;
[; ;pic18f67k40.h: 45375: extern volatile __bit SMT2CPW2 @ (((unsigned) &SMT2CPWL)*8) + 2;
[; ;pic18f67k40.h: 45377: extern volatile __bit SMT2CPW20 @ (((unsigned) &SMT2CPWU)*8) + 4;
[; ;pic18f67k40.h: 45379: extern volatile __bit SMT2CPW21 @ (((unsigned) &SMT2CPWU)*8) + 5;
[; ;pic18f67k40.h: 45381: extern volatile __bit SMT2CPW22 @ (((unsigned) &SMT2CPWU)*8) + 6;
[; ;pic18f67k40.h: 45383: extern volatile __bit SMT2CPW23 @ (((unsigned) &SMT2CPWU)*8) + 7;
[; ;pic18f67k40.h: 45385: extern volatile __bit SMT2CPW3 @ (((unsigned) &SMT2CPWL)*8) + 3;
[; ;pic18f67k40.h: 45387: extern volatile __bit SMT2CPW4 @ (((unsigned) &SMT2CPWL)*8) + 4;
[; ;pic18f67k40.h: 45389: extern volatile __bit SMT2CPW5 @ (((unsigned) &SMT2CPWL)*8) + 5;
[; ;pic18f67k40.h: 45391: extern volatile __bit SMT2CPW6 @ (((unsigned) &SMT2CPWL)*8) + 6;
[; ;pic18f67k40.h: 45393: extern volatile __bit SMT2CPW7 @ (((unsigned) &SMT2CPWL)*8) + 7;
[; ;pic18f67k40.h: 45395: extern volatile __bit SMT2CPW8 @ (((unsigned) &SMT2CPWH)*8) + 0;
[; ;pic18f67k40.h: 45397: extern volatile __bit SMT2CPW9 @ (((unsigned) &SMT2CPWH)*8) + 1;
[; ;pic18f67k40.h: 45399: extern volatile __bit SMT2CPWUP @ (((unsigned) &SMT2STAT)*8) + 6;
[; ;pic18f67k40.h: 45401: extern volatile __bit SMT2CSEL0 @ (((unsigned) &SMT2CLK)*8) + 0;
[; ;pic18f67k40.h: 45403: extern volatile __bit SMT2CSEL1 @ (((unsigned) &SMT2CLK)*8) + 1;
[; ;pic18f67k40.h: 45405: extern volatile __bit SMT2CSEL2 @ (((unsigned) &SMT2CLK)*8) + 2;
[; ;pic18f67k40.h: 45407: extern volatile __bit SMT2CSEL3 @ (((unsigned) &SMT2CLK)*8) + 3;
[; ;pic18f67k40.h: 45409: extern volatile __bit SMT2CSEL4 @ (((unsigned) &SMT2CLK)*8) + 4;
[; ;pic18f67k40.h: 45411: extern volatile __bit SMT2CSEL5 @ (((unsigned) &SMT2CLK)*8) + 5;
[; ;pic18f67k40.h: 45413: extern volatile __bit SMT2CSEL6 @ (((unsigned) &SMT2CLK)*8) + 6;
[; ;pic18f67k40.h: 45415: extern volatile __bit SMT2CSEL7 @ (((unsigned) &SMT2CLK)*8) + 7;
[; ;pic18f67k40.h: 45417: extern volatile __bit SMT2GO @ (((unsigned) &SMT2CON1)*8) + 7;
[; ;pic18f67k40.h: 45419: extern volatile __bit SMT2IE @ (((unsigned) &PIE9)*8) + 3;
[; ;pic18f67k40.h: 45421: extern volatile __bit SMT2IF @ (((unsigned) &PIR9)*8) + 3;
[; ;pic18f67k40.h: 45423: extern volatile __bit SMT2IP @ (((unsigned) &IPR9)*8) + 3;
[; ;pic18f67k40.h: 45425: extern volatile __bit SMT2MODE0 @ (((unsigned) &SMT2CON1)*8) + 0;
[; ;pic18f67k40.h: 45427: extern volatile __bit SMT2MODE1 @ (((unsigned) &SMT2CON1)*8) + 1;
[; ;pic18f67k40.h: 45429: extern volatile __bit SMT2MODE2 @ (((unsigned) &SMT2CON1)*8) + 2;
[; ;pic18f67k40.h: 45431: extern volatile __bit SMT2MODE3 @ (((unsigned) &SMT2CON1)*8) + 3;
[; ;pic18f67k40.h: 45433: extern volatile __bit SMT2PR0 @ (((unsigned) &SMT2PRL)*8) + 0;
[; ;pic18f67k40.h: 45435: extern volatile __bit SMT2PR1 @ (((unsigned) &SMT2PRL)*8) + 1;
[; ;pic18f67k40.h: 45437: extern volatile __bit SMT2PR10 @ (((unsigned) &SMT2PRH)*8) + 2;
[; ;pic18f67k40.h: 45439: extern volatile __bit SMT2PR11 @ (((unsigned) &SMT2PRH)*8) + 3;
[; ;pic18f67k40.h: 45441: extern volatile __bit SMT2PR12 @ (((unsigned) &SMT2PRH)*8) + 4;
[; ;pic18f67k40.h: 45443: extern volatile __bit SMT2PR13 @ (((unsigned) &SMT2PRH)*8) + 5;
[; ;pic18f67k40.h: 45445: extern volatile __bit SMT2PR14 @ (((unsigned) &SMT2PRH)*8) + 6;
[; ;pic18f67k40.h: 45447: extern volatile __bit SMT2PR15 @ (((unsigned) &SMT2PRH)*8) + 7;
[; ;pic18f67k40.h: 45449: extern volatile __bit SMT2PR16 @ (((unsigned) &SMT2PRU)*8) + 0;
[; ;pic18f67k40.h: 45451: extern volatile __bit SMT2PR17 @ (((unsigned) &SMT2PRU)*8) + 1;
[; ;pic18f67k40.h: 45453: extern volatile __bit SMT2PR18 @ (((unsigned) &SMT2PRU)*8) + 2;
[; ;pic18f67k40.h: 45455: extern volatile __bit SMT2PR19 @ (((unsigned) &SMT2PRU)*8) + 3;
[; ;pic18f67k40.h: 45457: extern volatile __bit SMT2PR2 @ (((unsigned) &SMT2PRL)*8) + 2;
[; ;pic18f67k40.h: 45459: extern volatile __bit SMT2PR20 @ (((unsigned) &SMT2PRU)*8) + 4;
[; ;pic18f67k40.h: 45461: extern volatile __bit SMT2PR21 @ (((unsigned) &SMT2PRU)*8) + 5;
[; ;pic18f67k40.h: 45463: extern volatile __bit SMT2PR22 @ (((unsigned) &SMT2PRU)*8) + 6;
[; ;pic18f67k40.h: 45465: extern volatile __bit SMT2PR23 @ (((unsigned) &SMT2PRU)*8) + 7;
[; ;pic18f67k40.h: 45467: extern volatile __bit SMT2PR3 @ (((unsigned) &SMT2PRL)*8) + 3;
[; ;pic18f67k40.h: 45469: extern volatile __bit SMT2PR4 @ (((unsigned) &SMT2PRL)*8) + 4;
[; ;pic18f67k40.h: 45471: extern volatile __bit SMT2PR5 @ (((unsigned) &SMT2PRL)*8) + 5;
[; ;pic18f67k40.h: 45473: extern volatile __bit SMT2PR6 @ (((unsigned) &SMT2PRL)*8) + 6;
[; ;pic18f67k40.h: 45475: extern volatile __bit SMT2PR7 @ (((unsigned) &SMT2PRL)*8) + 7;
[; ;pic18f67k40.h: 45477: extern volatile __bit SMT2PR8 @ (((unsigned) &SMT2PRH)*8) + 0;
[; ;pic18f67k40.h: 45479: extern volatile __bit SMT2PR9 @ (((unsigned) &SMT2PRH)*8) + 1;
[; ;pic18f67k40.h: 45481: extern volatile __bit SMT2PRAIE @ (((unsigned) &PIE9)*8) + 4;
[; ;pic18f67k40.h: 45483: extern volatile __bit SMT2PRAIF @ (((unsigned) &PIR9)*8) + 4;
[; ;pic18f67k40.h: 45485: extern volatile __bit SMT2PRAIP @ (((unsigned) &IPR9)*8) + 4;
[; ;pic18f67k40.h: 45487: extern volatile __bit SMT2PS0 @ (((unsigned) &SMT2CON0)*8) + 0;
[; ;pic18f67k40.h: 45489: extern volatile __bit SMT2PS1 @ (((unsigned) &SMT2CON0)*8) + 1;
[; ;pic18f67k40.h: 45491: extern volatile __bit SMT2PWAIE @ (((unsigned) &PIE9)*8) + 5;
[; ;pic18f67k40.h: 45493: extern volatile __bit SMT2PWAIF @ (((unsigned) &PIR9)*8) + 5;
[; ;pic18f67k40.h: 45495: extern volatile __bit SMT2PWAIP @ (((unsigned) &IPR9)*8) + 5;
[; ;pic18f67k40.h: 45497: extern volatile __bit SMT2REPEAT @ (((unsigned) &SMT2CON1)*8) + 6;
[; ;pic18f67k40.h: 45499: extern volatile __bit SMT2RESET @ (((unsigned) &SMT2STAT)*8) + 5;
[; ;pic18f67k40.h: 45501: extern volatile __bit SMT2SIGPPS0 @ (((unsigned) &SMT2SIGPPS)*8) + 0;
[; ;pic18f67k40.h: 45503: extern volatile __bit SMT2SIGPPS1 @ (((unsigned) &SMT2SIGPPS)*8) + 1;
[; ;pic18f67k40.h: 45505: extern volatile __bit SMT2SIGPPS2 @ (((unsigned) &SMT2SIGPPS)*8) + 2;
[; ;pic18f67k40.h: 45507: extern volatile __bit SMT2SIGPPS3 @ (((unsigned) &SMT2SIGPPS)*8) + 3;
[; ;pic18f67k40.h: 45509: extern volatile __bit SMT2SIGPPS4 @ (((unsigned) &SMT2SIGPPS)*8) + 4;
[; ;pic18f67k40.h: 45511: extern volatile __bit SMT2SIGPPS5 @ (((unsigned) &SMT2SIGPPS)*8) + 5;
[; ;pic18f67k40.h: 45513: extern volatile __bit SMT2SSEL0 @ (((unsigned) &SMT2SIG)*8) + 0;
[; ;pic18f67k40.h: 45515: extern volatile __bit SMT2SSEL1 @ (((unsigned) &SMT2SIG)*8) + 1;
[; ;pic18f67k40.h: 45517: extern volatile __bit SMT2SSEL2 @ (((unsigned) &SMT2SIG)*8) + 2;
[; ;pic18f67k40.h: 45519: extern volatile __bit SMT2SSEL3 @ (((unsigned) &SMT2SIG)*8) + 3;
[; ;pic18f67k40.h: 45521: extern volatile __bit SMT2SSEL4 @ (((unsigned) &SMT2SIG)*8) + 4;
[; ;pic18f67k40.h: 45523: extern volatile __bit SMT2SSEL5 @ (((unsigned) &SMT2SIG)*8) + 5;
[; ;pic18f67k40.h: 45525: extern volatile __bit SMT2SSEL6 @ (((unsigned) &SMT2SIG)*8) + 6;
[; ;pic18f67k40.h: 45527: extern volatile __bit SMT2SSEL7 @ (((unsigned) &SMT2SIG)*8) + 7;
[; ;pic18f67k40.h: 45529: extern volatile __bit SMT2TMR0 @ (((unsigned) &SMT2TMRL)*8) + 0;
[; ;pic18f67k40.h: 45531: extern volatile __bit SMT2TMR1 @ (((unsigned) &SMT2TMRL)*8) + 1;
[; ;pic18f67k40.h: 45533: extern volatile __bit SMT2TMR10 @ (((unsigned) &SMT2TMRH)*8) + 2;
[; ;pic18f67k40.h: 45535: extern volatile __bit SMT2TMR11 @ (((unsigned) &SMT2TMRH)*8) + 3;
[; ;pic18f67k40.h: 45537: extern volatile __bit SMT2TMR12 @ (((unsigned) &SMT2TMRH)*8) + 4;
[; ;pic18f67k40.h: 45539: extern volatile __bit SMT2TMR13 @ (((unsigned) &SMT2TMRH)*8) + 5;
[; ;pic18f67k40.h: 45541: extern volatile __bit SMT2TMR14 @ (((unsigned) &SMT2TMRH)*8) + 6;
[; ;pic18f67k40.h: 45543: extern volatile __bit SMT2TMR15 @ (((unsigned) &SMT2TMRH)*8) + 7;
[; ;pic18f67k40.h: 45545: extern volatile __bit SMT2TMR16 @ (((unsigned) &SMT2TMRU)*8) + 0;
[; ;pic18f67k40.h: 45547: extern volatile __bit SMT2TMR17 @ (((unsigned) &SMT2TMRU)*8) + 1;
[; ;pic18f67k40.h: 45549: extern volatile __bit SMT2TMR18 @ (((unsigned) &SMT2TMRU)*8) + 2;
[; ;pic18f67k40.h: 45551: extern volatile __bit SMT2TMR19 @ (((unsigned) &SMT2TMRU)*8) + 3;
[; ;pic18f67k40.h: 45553: extern volatile __bit SMT2TMR2 @ (((unsigned) &SMT2TMRL)*8) + 2;
[; ;pic18f67k40.h: 45555: extern volatile __bit SMT2TMR20 @ (((unsigned) &SMT2TMRU)*8) + 4;
[; ;pic18f67k40.h: 45557: extern volatile __bit SMT2TMR21 @ (((unsigned) &SMT2TMRU)*8) + 5;
[; ;pic18f67k40.h: 45559: extern volatile __bit SMT2TMR22 @ (((unsigned) &SMT2TMRU)*8) + 6;
[; ;pic18f67k40.h: 45561: extern volatile __bit SMT2TMR23 @ (((unsigned) &SMT2TMRU)*8) + 7;
[; ;pic18f67k40.h: 45563: extern volatile __bit SMT2TMR3 @ (((unsigned) &SMT2TMRL)*8) + 3;
[; ;pic18f67k40.h: 45565: extern volatile __bit SMT2TMR4 @ (((unsigned) &SMT2TMRL)*8) + 4;
[; ;pic18f67k40.h: 45567: extern volatile __bit SMT2TMR5 @ (((unsigned) &SMT2TMRL)*8) + 5;
[; ;pic18f67k40.h: 45569: extern volatile __bit SMT2TMR6 @ (((unsigned) &SMT2TMRL)*8) + 6;
[; ;pic18f67k40.h: 45571: extern volatile __bit SMT2TMR7 @ (((unsigned) &SMT2TMRL)*8) + 7;
[; ;pic18f67k40.h: 45573: extern volatile __bit SMT2TMR8 @ (((unsigned) &SMT2TMRH)*8) + 0;
[; ;pic18f67k40.h: 45575: extern volatile __bit SMT2TMR9 @ (((unsigned) &SMT2TMRH)*8) + 1;
[; ;pic18f67k40.h: 45577: extern volatile __bit SMT2TS @ (((unsigned) &SMT2STAT)*8) + 2;
[; ;pic18f67k40.h: 45579: extern volatile __bit SMT2WINPPS0 @ (((unsigned) &SMT2WINPPS)*8) + 0;
[; ;pic18f67k40.h: 45581: extern volatile __bit SMT2WINPPS1 @ (((unsigned) &SMT2WINPPS)*8) + 1;
[; ;pic18f67k40.h: 45583: extern volatile __bit SMT2WINPPS2 @ (((unsigned) &SMT2WINPPS)*8) + 2;
[; ;pic18f67k40.h: 45585: extern volatile __bit SMT2WINPPS3 @ (((unsigned) &SMT2WINPPS)*8) + 3;
[; ;pic18f67k40.h: 45587: extern volatile __bit SMT2WINPPS4 @ (((unsigned) &SMT2WINPPS)*8) + 4;
[; ;pic18f67k40.h: 45589: extern volatile __bit SMT2WINPPS5 @ (((unsigned) &SMT2WINPPS)*8) + 5;
[; ;pic18f67k40.h: 45591: extern volatile __bit SMT2WS @ (((unsigned) &SMT2STAT)*8) + 1;
[; ;pic18f67k40.h: 45593: extern volatile __bit SMT2WSEL0 @ (((unsigned) &SMT2WIN)*8) + 0;
[; ;pic18f67k40.h: 45595: extern volatile __bit SMT2WSEL1 @ (((unsigned) &SMT2WIN)*8) + 1;
[; ;pic18f67k40.h: 45597: extern volatile __bit SMT2WSEL2 @ (((unsigned) &SMT2WIN)*8) + 2;
[; ;pic18f67k40.h: 45599: extern volatile __bit SMT2WSEL3 @ (((unsigned) &SMT2WIN)*8) + 3;
[; ;pic18f67k40.h: 45601: extern volatile __bit SMT2WSEL4 @ (((unsigned) &SMT2WIN)*8) + 4;
[; ;pic18f67k40.h: 45603: extern volatile __bit SMT2WSEL5 @ (((unsigned) &SMT2WIN)*8) + 5;
[; ;pic18f67k40.h: 45605: extern volatile __bit SMT2WSEL6 @ (((unsigned) &SMT2WIN)*8) + 6;
[; ;pic18f67k40.h: 45607: extern volatile __bit SMT2WSEL7 @ (((unsigned) &SMT2WIN)*8) + 7;
[; ;pic18f67k40.h: 45609: extern volatile __bit SMU1MD @ (((unsigned) &PMD2)*8) + 1;
[; ;pic18f67k40.h: 45611: extern volatile __bit SMU2MD @ (((unsigned) &PMD2)*8) + 2;
[; ;pic18f67k40.h: 45613: extern volatile __bit SOR @ (((unsigned) &OSCSTAT)*8) + 3;
[; ;pic18f67k40.h: 45615: extern volatile __bit SOSCEN @ (((unsigned) &OSCEN)*8) + 3;
[; ;pic18f67k40.h: 45617: extern volatile __bit SOSCPWR @ (((unsigned) &OSCCON3)*8) + 6;
[; ;pic18f67k40.h: 45619: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f67k40.h: 45621: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f67k40.h: 45623: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f67k40.h: 45625: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f67k40.h: 45627: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f67k40.h: 45629: extern volatile __bit SP5 @ (((unsigned) &STKPTR)*8) + 5;
[; ;pic18f67k40.h: 45631: extern volatile __bit SPI1MD @ (((unsigned) &PMD0)*8) + 1;
[; ;pic18f67k40.h: 45633: extern volatile __bit SPI2MD @ (((unsigned) &PMD0)*8) + 2;
[; ;pic18f67k40.h: 45635: extern volatile __bit SRCS0 @ (((unsigned) &MDSRC)*8) + 0;
[; ;pic18f67k40.h: 45637: extern volatile __bit SRCS1 @ (((unsigned) &MDSRC)*8) + 1;
[; ;pic18f67k40.h: 45639: extern volatile __bit SRCS2 @ (((unsigned) &MDSRC)*8) + 2;
[; ;pic18f67k40.h: 45641: extern volatile __bit SRCS3 @ (((unsigned) &MDSRC)*8) + 3;
[; ;pic18f67k40.h: 45643: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f67k40.h: 45645: extern volatile __bit SSP1CLKPPS0 @ (((unsigned) &SSP1CLKPPS)*8) + 0;
[; ;pic18f67k40.h: 45647: extern volatile __bit SSP1CLKPPS1 @ (((unsigned) &SSP1CLKPPS)*8) + 1;
[; ;pic18f67k40.h: 45649: extern volatile __bit SSP1CLKPPS2 @ (((unsigned) &SSP1CLKPPS)*8) + 2;
[; ;pic18f67k40.h: 45651: extern volatile __bit SSP1CLKPPS3 @ (((unsigned) &SSP1CLKPPS)*8) + 3;
[; ;pic18f67k40.h: 45653: extern volatile __bit SSP1CLKPPS4 @ (((unsigned) &SSP1CLKPPS)*8) + 4;
[; ;pic18f67k40.h: 45655: extern volatile __bit SSP1CLKPPS5 @ (((unsigned) &SSP1CLKPPS)*8) + 5;
[; ;pic18f67k40.h: 45657: extern volatile __bit SSP1DATPPS0 @ (((unsigned) &SSP1DATPPS)*8) + 0;
[; ;pic18f67k40.h: 45659: extern volatile __bit SSP1DATPPS1 @ (((unsigned) &SSP1DATPPS)*8) + 1;
[; ;pic18f67k40.h: 45661: extern volatile __bit SSP1DATPPS2 @ (((unsigned) &SSP1DATPPS)*8) + 2;
[; ;pic18f67k40.h: 45663: extern volatile __bit SSP1DATPPS3 @ (((unsigned) &SSP1DATPPS)*8) + 3;
[; ;pic18f67k40.h: 45665: extern volatile __bit SSP1DATPPS4 @ (((unsigned) &SSP1DATPPS)*8) + 4;
[; ;pic18f67k40.h: 45667: extern volatile __bit SSP1DATPPS5 @ (((unsigned) &SSP1DATPPS)*8) + 5;
[; ;pic18f67k40.h: 45669: extern volatile __bit SSP1IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f67k40.h: 45671: extern volatile __bit SSP1IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f67k40.h: 45673: extern volatile __bit SSP1IP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f67k40.h: 45675: extern volatile __bit SSP1SSPPS0 @ (((unsigned) &SSP1SSPPS)*8) + 0;
[; ;pic18f67k40.h: 45677: extern volatile __bit SSP1SSPPS1 @ (((unsigned) &SSP1SSPPS)*8) + 1;
[; ;pic18f67k40.h: 45679: extern volatile __bit SSP1SSPPS2 @ (((unsigned) &SSP1SSPPS)*8) + 2;
[; ;pic18f67k40.h: 45681: extern volatile __bit SSP1SSPPS3 @ (((unsigned) &SSP1SSPPS)*8) + 3;
[; ;pic18f67k40.h: 45683: extern volatile __bit SSP1SSPPS4 @ (((unsigned) &SSP1SSPPS)*8) + 4;
[; ;pic18f67k40.h: 45685: extern volatile __bit SSP1SSPPS5 @ (((unsigned) &SSP1SSPPS)*8) + 5;
[; ;pic18f67k40.h: 45687: extern volatile __bit SSP2CLKPPS0 @ (((unsigned) &SSP2CLKPPS)*8) + 0;
[; ;pic18f67k40.h: 45689: extern volatile __bit SSP2CLKPPS1 @ (((unsigned) &SSP2CLKPPS)*8) + 1;
[; ;pic18f67k40.h: 45691: extern volatile __bit SSP2CLKPPS2 @ (((unsigned) &SSP2CLKPPS)*8) + 2;
[; ;pic18f67k40.h: 45693: extern volatile __bit SSP2CLKPPS3 @ (((unsigned) &SSP2CLKPPS)*8) + 3;
[; ;pic18f67k40.h: 45695: extern volatile __bit SSP2CLKPPS4 @ (((unsigned) &SSP2CLKPPS)*8) + 4;
[; ;pic18f67k40.h: 45697: extern volatile __bit SSP2CLKPPS5 @ (((unsigned) &SSP2CLKPPS)*8) + 5;
[; ;pic18f67k40.h: 45699: extern volatile __bit SSP2DATPPS0 @ (((unsigned) &SSP2DATPPS)*8) + 0;
[; ;pic18f67k40.h: 45701: extern volatile __bit SSP2DATPPS1 @ (((unsigned) &SSP2DATPPS)*8) + 1;
[; ;pic18f67k40.h: 45703: extern volatile __bit SSP2DATPPS2 @ (((unsigned) &SSP2DATPPS)*8) + 2;
[; ;pic18f67k40.h: 45705: extern volatile __bit SSP2DATPPS3 @ (((unsigned) &SSP2DATPPS)*8) + 3;
[; ;pic18f67k40.h: 45707: extern volatile __bit SSP2DATPPS4 @ (((unsigned) &SSP2DATPPS)*8) + 4;
[; ;pic18f67k40.h: 45709: extern volatile __bit SSP2DATPPS5 @ (((unsigned) &SSP2DATPPS)*8) + 5;
[; ;pic18f67k40.h: 45711: extern volatile __bit SSP2IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f67k40.h: 45713: extern volatile __bit SSP2IF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f67k40.h: 45715: extern volatile __bit SSP2IP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f67k40.h: 45717: extern volatile __bit SSP2SSPPS0 @ (((unsigned) &SSP2SSPPS)*8) + 0;
[; ;pic18f67k40.h: 45719: extern volatile __bit SSP2SSPPS1 @ (((unsigned) &SSP2SSPPS)*8) + 1;
[; ;pic18f67k40.h: 45721: extern volatile __bit SSP2SSPPS2 @ (((unsigned) &SSP2SSPPS)*8) + 2;
[; ;pic18f67k40.h: 45723: extern volatile __bit SSP2SSPPS3 @ (((unsigned) &SSP2SSPPS)*8) + 3;
[; ;pic18f67k40.h: 45725: extern volatile __bit SSP2SSPPS4 @ (((unsigned) &SSP2SSPPS)*8) + 4;
[; ;pic18f67k40.h: 45727: extern volatile __bit SSP2SSPPS5 @ (((unsigned) &SSP2SSPPS)*8) + 5;
[; ;pic18f67k40.h: 45729: extern volatile __bit SSPEN1 @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f67k40.h: 45731: extern volatile __bit SSPEN2 @ (((unsigned) &SSP2CON1)*8) + 5;
[; ;pic18f67k40.h: 45733: extern volatile __bit SSPM01 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f67k40.h: 45735: extern volatile __bit SSPM02 @ (((unsigned) &SSP2CON1)*8) + 0;
[; ;pic18f67k40.h: 45737: extern volatile __bit SSPM11 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f67k40.h: 45739: extern volatile __bit SSPM12 @ (((unsigned) &SSP2CON1)*8) + 1;
[; ;pic18f67k40.h: 45741: extern volatile __bit SSPM21 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f67k40.h: 45743: extern volatile __bit SSPM22 @ (((unsigned) &SSP2CON1)*8) + 2;
[; ;pic18f67k40.h: 45745: extern volatile __bit SSPM31 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f67k40.h: 45747: extern volatile __bit SSPM32 @ (((unsigned) &SSP2CON1)*8) + 3;
[; ;pic18f67k40.h: 45749: extern volatile __bit SSPOV1 @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f67k40.h: 45751: extern volatile __bit SSPOV2 @ (((unsigned) &SSP2CON1)*8) + 6;
[; ;pic18f67k40.h: 45753: extern volatile __bit START1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f67k40.h: 45755: extern volatile __bit START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f67k40.h: 45757: extern volatile __bit STATE @ (((unsigned) &WDTU)*8) + 2;
[; ;pic18f67k40.h: 45759: extern volatile __bit STKOVF @ (((unsigned) &PCON0)*8) + 7;
[; ;pic18f67k40.h: 45761: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f67k40.h: 45763: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f67k40.h: 45765: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f67k40.h: 45767: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f67k40.h: 45769: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f67k40.h: 45771: extern volatile __bit STKPTR5 @ (((unsigned) &STKPTR)*8) + 5;
[; ;pic18f67k40.h: 45773: extern volatile __bit STKUNF @ (((unsigned) &PCON0)*8) + 6;
[; ;pic18f67k40.h: 45775: extern volatile __bit STOP1 @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f67k40.h: 45777: extern volatile __bit STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f67k40.h: 45779: extern volatile __bit STRA @ (((unsigned) &CWG1STR)*8) + 0;
[; ;pic18f67k40.h: 45781: extern volatile __bit STRB @ (((unsigned) &CWG1STR)*8) + 1;
[; ;pic18f67k40.h: 45783: extern volatile __bit STRC @ (((unsigned) &CWG1STR)*8) + 2;
[; ;pic18f67k40.h: 45785: extern volatile __bit STRD @ (((unsigned) &CWG1STR)*8) + 3;
[; ;pic18f67k40.h: 45787: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON0)*8) + 0;
[; ;pic18f67k40.h: 45789: extern volatile __bit SYSCMD @ (((unsigned) &PMD0)*8) + 7;
[; ;pic18f67k40.h: 45791: extern volatile __bit T016BIT @ (((unsigned) &T0CON0)*8) + 4;
[; ;pic18f67k40.h: 45793: extern volatile __bit T0ASYNC @ (((unsigned) &T0CON1)*8) + 4;
[; ;pic18f67k40.h: 45795: extern volatile __bit T0CKIPPS0 @ (((unsigned) &T0CKIPPS)*8) + 0;
[; ;pic18f67k40.h: 45797: extern volatile __bit T0CKIPPS1 @ (((unsigned) &T0CKIPPS)*8) + 1;
[; ;pic18f67k40.h: 45799: extern volatile __bit T0CKIPPS2 @ (((unsigned) &T0CKIPPS)*8) + 2;
[; ;pic18f67k40.h: 45801: extern volatile __bit T0CKIPPS3 @ (((unsigned) &T0CKIPPS)*8) + 3;
[; ;pic18f67k40.h: 45803: extern volatile __bit T0CKIPPS4 @ (((unsigned) &T0CKIPPS)*8) + 4;
[; ;pic18f67k40.h: 45805: extern volatile __bit T0CKIPPS5 @ (((unsigned) &T0CKIPPS)*8) + 5;
[; ;pic18f67k40.h: 45807: extern volatile __bit T0CKPS0 @ (((unsigned) &T0CON1)*8) + 0;
[; ;pic18f67k40.h: 45809: extern volatile __bit T0CKPS1 @ (((unsigned) &T0CON1)*8) + 1;
[; ;pic18f67k40.h: 45811: extern volatile __bit T0CKPS2 @ (((unsigned) &T0CON1)*8) + 2;
[; ;pic18f67k40.h: 45813: extern volatile __bit T0CKPS3 @ (((unsigned) &T0CON1)*8) + 3;
[; ;pic18f67k40.h: 45815: extern volatile __bit T0CS0 @ (((unsigned) &T0CON1)*8) + 5;
[; ;pic18f67k40.h: 45817: extern volatile __bit T0CS1 @ (((unsigned) &T0CON1)*8) + 6;
[; ;pic18f67k40.h: 45819: extern volatile __bit T0CS2 @ (((unsigned) &T0CON1)*8) + 7;
[; ;pic18f67k40.h: 45821: extern volatile __bit T0EN @ (((unsigned) &T0CON0)*8) + 7;
[; ;pic18f67k40.h: 45823: extern volatile __bit T0OUT @ (((unsigned) &T0CON0)*8) + 5;
[; ;pic18f67k40.h: 45825: extern volatile __bit T0OUTPS0 @ (((unsigned) &T0CON0)*8) + 0;
[; ;pic18f67k40.h: 45827: extern volatile __bit T0OUTPS1 @ (((unsigned) &T0CON0)*8) + 1;
[; ;pic18f67k40.h: 45829: extern volatile __bit T0OUTPS2 @ (((unsigned) &T0CON0)*8) + 2;
[; ;pic18f67k40.h: 45831: extern volatile __bit T0OUTPS3 @ (((unsigned) &T0CON0)*8) + 3;
[; ;pic18f67k40.h: 45833: extern volatile __bit T0PR0 @ (((unsigned) &TMR0H)*8) + 0;
[; ;pic18f67k40.h: 45835: extern volatile __bit T0PR1 @ (((unsigned) &TMR0H)*8) + 1;
[; ;pic18f67k40.h: 45837: extern volatile __bit T0PR2 @ (((unsigned) &TMR0H)*8) + 2;
[; ;pic18f67k40.h: 45839: extern volatile __bit T0PR3 @ (((unsigned) &TMR0H)*8) + 3;
[; ;pic18f67k40.h: 45841: extern volatile __bit T0PR4 @ (((unsigned) &TMR0H)*8) + 4;
[; ;pic18f67k40.h: 45843: extern volatile __bit T0PR5 @ (((unsigned) &TMR0H)*8) + 5;
[; ;pic18f67k40.h: 45845: extern volatile __bit T0PR6 @ (((unsigned) &TMR0H)*8) + 6;
[; ;pic18f67k40.h: 45847: extern volatile __bit T0PR7 @ (((unsigned) &TMR0H)*8) + 7;
[; ;pic18f67k40.h: 45849: extern volatile __bit T0PS0 @ (((unsigned) &T0CON1)*8) + 0;
[; ;pic18f67k40.h: 45851: extern volatile __bit T0PS1 @ (((unsigned) &T0CON1)*8) + 1;
[; ;pic18f67k40.h: 45853: extern volatile __bit T0PS2 @ (((unsigned) &T0CON1)*8) + 2;
[; ;pic18f67k40.h: 45855: extern volatile __bit T0PS3 @ (((unsigned) &T0CON1)*8) + 3;
[; ;pic18f67k40.h: 45857: extern volatile __bit T1CKIPPS0 @ (((unsigned) &T1CKIPPS)*8) + 0;
[; ;pic18f67k40.h: 45859: extern volatile __bit T1CKIPPS1 @ (((unsigned) &T1CKIPPS)*8) + 1;
[; ;pic18f67k40.h: 45861: extern volatile __bit T1CKIPPS2 @ (((unsigned) &T1CKIPPS)*8) + 2;
[; ;pic18f67k40.h: 45863: extern volatile __bit T1CKIPPS3 @ (((unsigned) &T1CKIPPS)*8) + 3;
[; ;pic18f67k40.h: 45865: extern volatile __bit T1CKIPPS4 @ (((unsigned) &T1CKIPPS)*8) + 4;
[; ;pic18f67k40.h: 45867: extern volatile __bit T1CKIPPS5 @ (((unsigned) &T1CKIPPS)*8) + 5;
[; ;pic18f67k40.h: 45869: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f67k40.h: 45871: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f67k40.h: 45873: extern volatile __bit T1CS0 @ (((unsigned) &T1CLK)*8) + 0;
[; ;pic18f67k40.h: 45875: extern volatile __bit T1CS1 @ (((unsigned) &T1CLK)*8) + 1;
[; ;pic18f67k40.h: 45877: extern volatile __bit T1CS2 @ (((unsigned) &T1CLK)*8) + 2;
[; ;pic18f67k40.h: 45879: extern volatile __bit T1CS3 @ (((unsigned) &T1CLK)*8) + 3;
[; ;pic18f67k40.h: 45881: extern volatile __bit T1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic18f67k40.h: 45883: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f67k40.h: 45885: extern volatile __bit T1GGO_NOT_DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f67k40.h: 45887: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f67k40.h: 45889: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic18f67k40.h: 45891: extern volatile __bit T1GPPS0 @ (((unsigned) &T1GPPS)*8) + 0;
[; ;pic18f67k40.h: 45893: extern volatile __bit T1GPPS1 @ (((unsigned) &T1GPPS)*8) + 1;
[; ;pic18f67k40.h: 45895: extern volatile __bit T1GPPS2 @ (((unsigned) &T1GPPS)*8) + 2;
[; ;pic18f67k40.h: 45897: extern volatile __bit T1GPPS3 @ (((unsigned) &T1GPPS)*8) + 3;
[; ;pic18f67k40.h: 45899: extern volatile __bit T1GPPS4 @ (((unsigned) &T1GPPS)*8) + 4;
[; ;pic18f67k40.h: 45901: extern volatile __bit T1GPPS5 @ (((unsigned) &T1GPPS)*8) + 5;
[; ;pic18f67k40.h: 45903: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic18f67k40.h: 45905: extern volatile __bit T1GSS0 @ (((unsigned) &T1GATE)*8) + 0;
[; ;pic18f67k40.h: 45907: extern volatile __bit T1GSS1 @ (((unsigned) &T1GATE)*8) + 1;
[; ;pic18f67k40.h: 45909: extern volatile __bit T1GSS2 @ (((unsigned) &T1GATE)*8) + 2;
[; ;pic18f67k40.h: 45911: extern volatile __bit T1GSS3 @ (((unsigned) &T1GATE)*8) + 3;
[; ;pic18f67k40.h: 45913: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic18f67k40.h: 45915: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic18f67k40.h: 45917: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f67k40.h: 45919: extern volatile __bit T2CKPOL @ (((unsigned) &T2HLT)*8) + 6;
[; ;pic18f67k40.h: 45921: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f67k40.h: 45923: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f67k40.h: 45925: extern volatile __bit T2CKPS2 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f67k40.h: 45927: extern volatile __bit T2CKSYNC @ (((unsigned) &T2HLT)*8) + 5;
[; ;pic18f67k40.h: 45929: extern volatile __bit T2CS0 @ (((unsigned) &T2CLKCON)*8) + 0;
[; ;pic18f67k40.h: 45931: extern volatile __bit T2CS1 @ (((unsigned) &T2CLKCON)*8) + 1;
[; ;pic18f67k40.h: 45933: extern volatile __bit T2CS2 @ (((unsigned) &T2CLKCON)*8) + 2;
[; ;pic18f67k40.h: 45935: extern volatile __bit T2CS3 @ (((unsigned) &T2CLKCON)*8) + 3;
[; ;pic18f67k40.h: 45937: extern volatile __bit T2INPPS0 @ (((unsigned) &T2INPPS)*8) + 0;
[; ;pic18f67k40.h: 45939: extern volatile __bit T2INPPS1 @ (((unsigned) &T2INPPS)*8) + 1;
[; ;pic18f67k40.h: 45941: extern volatile __bit T2INPPS2 @ (((unsigned) &T2INPPS)*8) + 2;
[; ;pic18f67k40.h: 45943: extern volatile __bit T2INPPS3 @ (((unsigned) &T2INPPS)*8) + 3;
[; ;pic18f67k40.h: 45945: extern volatile __bit T2INPPS4 @ (((unsigned) &T2INPPS)*8) + 4;
[; ;pic18f67k40.h: 45947: extern volatile __bit T2INPPS5 @ (((unsigned) &T2INPPS)*8) + 5;
[; ;pic18f67k40.h: 45949: extern volatile __bit T2MODE0 @ (((unsigned) &T2HLT)*8) + 0;
[; ;pic18f67k40.h: 45951: extern volatile __bit T2MODE1 @ (((unsigned) &T2HLT)*8) + 1;
[; ;pic18f67k40.h: 45953: extern volatile __bit T2MODE2 @ (((unsigned) &T2HLT)*8) + 2;
[; ;pic18f67k40.h: 45955: extern volatile __bit T2MODE3 @ (((unsigned) &T2HLT)*8) + 3;
[; ;pic18f67k40.h: 45957: extern volatile __bit T2MODE4 @ (((unsigned) &T2HLT)*8) + 4;
[; ;pic18f67k40.h: 45959: extern volatile __bit T2ON @ (((unsigned) &T2CON)*8) + 7;
[; ;pic18f67k40.h: 45961: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f67k40.h: 45963: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f67k40.h: 45965: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f67k40.h: 45967: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f67k40.h: 45969: extern volatile __bit T2PSYNC @ (((unsigned) &T2HLT)*8) + 7;
[; ;pic18f67k40.h: 45971: extern volatile __bit T2RSEL0 @ (((unsigned) &T2RST)*8) + 0;
[; ;pic18f67k40.h: 45973: extern volatile __bit T2RSEL1 @ (((unsigned) &T2RST)*8) + 1;
[; ;pic18f67k40.h: 45975: extern volatile __bit T2RSEL2 @ (((unsigned) &T2RST)*8) + 2;
[; ;pic18f67k40.h: 45977: extern volatile __bit T2RSEL3 @ (((unsigned) &T2RST)*8) + 3;
[; ;pic18f67k40.h: 45979: extern volatile __bit T3CKIPPS0 @ (((unsigned) &T3CKIPPS)*8) + 0;
[; ;pic18f67k40.h: 45981: extern volatile __bit T3CKIPPS1 @ (((unsigned) &T3CKIPPS)*8) + 1;
[; ;pic18f67k40.h: 45983: extern volatile __bit T3CKIPPS2 @ (((unsigned) &T3CKIPPS)*8) + 2;
[; ;pic18f67k40.h: 45985: extern volatile __bit T3CKIPPS3 @ (((unsigned) &T3CKIPPS)*8) + 3;
[; ;pic18f67k40.h: 45987: extern volatile __bit T3CKIPPS4 @ (((unsigned) &T3CKIPPS)*8) + 4;
[; ;pic18f67k40.h: 45989: extern volatile __bit T3CKIPPS5 @ (((unsigned) &T3CKIPPS)*8) + 5;
[; ;pic18f67k40.h: 45991: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f67k40.h: 45993: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f67k40.h: 45995: extern volatile __bit T3CS0 @ (((unsigned) &T3CLK)*8) + 0;
[; ;pic18f67k40.h: 45997: extern volatile __bit T3CS1 @ (((unsigned) &T3CLK)*8) + 1;
[; ;pic18f67k40.h: 45999: extern volatile __bit T3CS2 @ (((unsigned) &T3CLK)*8) + 2;
[; ;pic18f67k40.h: 46001: extern volatile __bit T3CS3 @ (((unsigned) &T3CLK)*8) + 3;
[; ;pic18f67k40.h: 46003: extern volatile __bit T3GE @ (((unsigned) &T3GCON)*8) + 7;
[; ;pic18f67k40.h: 46005: extern volatile __bit T3GGO @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f67k40.h: 46007: extern volatile __bit T3GGO_NOT_DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f67k40.h: 46009: extern volatile __bit T3GGO_nDONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f67k40.h: 46011: extern volatile __bit T3GPOL @ (((unsigned) &T3GCON)*8) + 6;
[; ;pic18f67k40.h: 46013: extern volatile __bit T3GPPS0 @ (((unsigned) &T3GPPS)*8) + 0;
[; ;pic18f67k40.h: 46015: extern volatile __bit T3GPPS1 @ (((unsigned) &T3GPPS)*8) + 1;
[; ;pic18f67k40.h: 46017: extern volatile __bit T3GPPS2 @ (((unsigned) &T3GPPS)*8) + 2;
[; ;pic18f67k40.h: 46019: extern volatile __bit T3GPPS3 @ (((unsigned) &T3GPPS)*8) + 3;
[; ;pic18f67k40.h: 46021: extern volatile __bit T3GPPS4 @ (((unsigned) &T3GPPS)*8) + 4;
[; ;pic18f67k40.h: 46023: extern volatile __bit T3GPPS5 @ (((unsigned) &T3GPPS)*8) + 5;
[; ;pic18f67k40.h: 46025: extern volatile __bit T3GSPM @ (((unsigned) &T3GCON)*8) + 4;
[; ;pic18f67k40.h: 46027: extern volatile __bit T3GSS0 @ (((unsigned) &T3GATE)*8) + 0;
[; ;pic18f67k40.h: 46029: extern volatile __bit T3GSS1 @ (((unsigned) &T3GATE)*8) + 1;
[; ;pic18f67k40.h: 46031: extern volatile __bit T3GSS2 @ (((unsigned) &T3GATE)*8) + 2;
[; ;pic18f67k40.h: 46033: extern volatile __bit T3GSS3 @ (((unsigned) &T3GATE)*8) + 3;
[; ;pic18f67k40.h: 46035: extern volatile __bit T3GTM @ (((unsigned) &T3GCON)*8) + 5;
[; ;pic18f67k40.h: 46037: extern volatile __bit T3GVAL @ (((unsigned) &T3GCON)*8) + 2;
[; ;pic18f67k40.h: 46039: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f67k40.h: 46041: extern volatile __bit T4CKPOL @ (((unsigned) &T4HLT)*8) + 6;
[; ;pic18f67k40.h: 46043: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic18f67k40.h: 46045: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic18f67k40.h: 46047: extern volatile __bit T4CKPS2 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic18f67k40.h: 46049: extern volatile __bit T4CKSYNC @ (((unsigned) &T4HLT)*8) + 5;
[; ;pic18f67k40.h: 46051: extern volatile __bit T4CS0 @ (((unsigned) &T4CLKCON)*8) + 0;
[; ;pic18f67k40.h: 46053: extern volatile __bit T4CS1 @ (((unsigned) &T4CLKCON)*8) + 1;
[; ;pic18f67k40.h: 46055: extern volatile __bit T4CS2 @ (((unsigned) &T4CLKCON)*8) + 2;
[; ;pic18f67k40.h: 46057: extern volatile __bit T4CS3 @ (((unsigned) &T4CLKCON)*8) + 3;
[; ;pic18f67k40.h: 46059: extern volatile __bit T4INPPS0 @ (((unsigned) &T4INPPS)*8) + 0;
[; ;pic18f67k40.h: 46061: extern volatile __bit T4INPPS1 @ (((unsigned) &T4INPPS)*8) + 1;
[; ;pic18f67k40.h: 46063: extern volatile __bit T4INPPS2 @ (((unsigned) &T4INPPS)*8) + 2;
[; ;pic18f67k40.h: 46065: extern volatile __bit T4INPPS3 @ (((unsigned) &T4INPPS)*8) + 3;
[; ;pic18f67k40.h: 46067: extern volatile __bit T4INPPS4 @ (((unsigned) &T4INPPS)*8) + 4;
[; ;pic18f67k40.h: 46069: extern volatile __bit T4INPPS5 @ (((unsigned) &T4INPPS)*8) + 5;
[; ;pic18f67k40.h: 46071: extern volatile __bit T4MODE0 @ (((unsigned) &T4HLT)*8) + 0;
[; ;pic18f67k40.h: 46073: extern volatile __bit T4MODE1 @ (((unsigned) &T4HLT)*8) + 1;
[; ;pic18f67k40.h: 46075: extern volatile __bit T4MODE2 @ (((unsigned) &T4HLT)*8) + 2;
[; ;pic18f67k40.h: 46077: extern volatile __bit T4MODE3 @ (((unsigned) &T4HLT)*8) + 3;
[; ;pic18f67k40.h: 46079: extern volatile __bit T4MODE4 @ (((unsigned) &T4HLT)*8) + 4;
[; ;pic18f67k40.h: 46081: extern volatile __bit T4ON @ (((unsigned) &T4CON)*8) + 7;
[; ;pic18f67k40.h: 46083: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic18f67k40.h: 46085: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic18f67k40.h: 46087: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 2;
[; ;pic18f67k40.h: 46089: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic18f67k40.h: 46091: extern volatile __bit T4PSYNC @ (((unsigned) &T4HLT)*8) + 7;
[; ;pic18f67k40.h: 46093: extern volatile __bit T4RSEL0 @ (((unsigned) &T4RST)*8) + 0;
[; ;pic18f67k40.h: 46095: extern volatile __bit T4RSEL1 @ (((unsigned) &T4RST)*8) + 1;
[; ;pic18f67k40.h: 46097: extern volatile __bit T4RSEL2 @ (((unsigned) &T4RST)*8) + 2;
[; ;pic18f67k40.h: 46099: extern volatile __bit T4RSEL3 @ (((unsigned) &T4RST)*8) + 3;
[; ;pic18f67k40.h: 46101: extern volatile __bit T5CKIPPS0 @ (((unsigned) &T5CKIPPS)*8) + 0;
[; ;pic18f67k40.h: 46103: extern volatile __bit T5CKIPPS1 @ (((unsigned) &T5CKIPPS)*8) + 1;
[; ;pic18f67k40.h: 46105: extern volatile __bit T5CKIPPS2 @ (((unsigned) &T5CKIPPS)*8) + 2;
[; ;pic18f67k40.h: 46107: extern volatile __bit T5CKIPPS3 @ (((unsigned) &T5CKIPPS)*8) + 3;
[; ;pic18f67k40.h: 46109: extern volatile __bit T5CKIPPS4 @ (((unsigned) &T5CKIPPS)*8) + 4;
[; ;pic18f67k40.h: 46111: extern volatile __bit T5CKIPPS5 @ (((unsigned) &T5CKIPPS)*8) + 5;
[; ;pic18f67k40.h: 46113: extern volatile __bit T5CKPS0 @ (((unsigned) &T5CON)*8) + 4;
[; ;pic18f67k40.h: 46115: extern volatile __bit T5CKPS1 @ (((unsigned) &T5CON)*8) + 5;
[; ;pic18f67k40.h: 46117: extern volatile __bit T5CS0 @ (((unsigned) &T5CLK)*8) + 0;
[; ;pic18f67k40.h: 46119: extern volatile __bit T5CS1 @ (((unsigned) &T5CLK)*8) + 1;
[; ;pic18f67k40.h: 46121: extern volatile __bit T5CS2 @ (((unsigned) &T5CLK)*8) + 2;
[; ;pic18f67k40.h: 46123: extern volatile __bit T5CS3 @ (((unsigned) &T5CLK)*8) + 3;
[; ;pic18f67k40.h: 46125: extern volatile __bit T5GE @ (((unsigned) &T5GCON)*8) + 7;
[; ;pic18f67k40.h: 46127: extern volatile __bit T5GGO @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f67k40.h: 46129: extern volatile __bit T5GGO_NOT_DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f67k40.h: 46131: extern volatile __bit T5GGO_nDONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f67k40.h: 46133: extern volatile __bit T5GPOL @ (((unsigned) &T5GCON)*8) + 6;
[; ;pic18f67k40.h: 46135: extern volatile __bit T5GPPS0 @ (((unsigned) &T5GPPS)*8) + 0;
[; ;pic18f67k40.h: 46137: extern volatile __bit T5GPPS1 @ (((unsigned) &T5GPPS)*8) + 1;
[; ;pic18f67k40.h: 46139: extern volatile __bit T5GPPS2 @ (((unsigned) &T5GPPS)*8) + 2;
[; ;pic18f67k40.h: 46141: extern volatile __bit T5GPPS3 @ (((unsigned) &T5GPPS)*8) + 3;
[; ;pic18f67k40.h: 46143: extern volatile __bit T5GPPS4 @ (((unsigned) &T5GPPS)*8) + 4;
[; ;pic18f67k40.h: 46145: extern volatile __bit T5GPPS5 @ (((unsigned) &T5GPPS)*8) + 5;
[; ;pic18f67k40.h: 46147: extern volatile __bit T5GSPM @ (((unsigned) &T5GCON)*8) + 4;
[; ;pic18f67k40.h: 46149: extern volatile __bit T5GSS0 @ (((unsigned) &T5GATE)*8) + 0;
[; ;pic18f67k40.h: 46151: extern volatile __bit T5GSS1 @ (((unsigned) &T5GATE)*8) + 1;
[; ;pic18f67k40.h: 46153: extern volatile __bit T5GSS2 @ (((unsigned) &T5GATE)*8) + 2;
[; ;pic18f67k40.h: 46155: extern volatile __bit T5GSS3 @ (((unsigned) &T5GATE)*8) + 3;
[; ;pic18f67k40.h: 46157: extern volatile __bit T5GTM @ (((unsigned) &T5GCON)*8) + 5;
[; ;pic18f67k40.h: 46159: extern volatile __bit T5GVAL @ (((unsigned) &T5GCON)*8) + 2;
[; ;pic18f67k40.h: 46161: extern volatile __bit T5RD16 @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f67k40.h: 46163: extern volatile __bit T6CKPOL @ (((unsigned) &T6HLT)*8) + 6;
[; ;pic18f67k40.h: 46165: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic18f67k40.h: 46167: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic18f67k40.h: 46169: extern volatile __bit T6CKPS2 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic18f67k40.h: 46171: extern volatile __bit T6CKSYNC @ (((unsigned) &T6HLT)*8) + 5;
[; ;pic18f67k40.h: 46173: extern volatile __bit T6CS0 @ (((unsigned) &T6CLKCON)*8) + 0;
[; ;pic18f67k40.h: 46175: extern volatile __bit T6CS1 @ (((unsigned) &T6CLKCON)*8) + 1;
[; ;pic18f67k40.h: 46177: extern volatile __bit T6CS2 @ (((unsigned) &T6CLKCON)*8) + 2;
[; ;pic18f67k40.h: 46179: extern volatile __bit T6CS3 @ (((unsigned) &T6CLKCON)*8) + 3;
[; ;pic18f67k40.h: 46181: extern volatile __bit T6INPPS0 @ (((unsigned) &T6INPPS)*8) + 0;
[; ;pic18f67k40.h: 46183: extern volatile __bit T6INPPS1 @ (((unsigned) &T6INPPS)*8) + 1;
[; ;pic18f67k40.h: 46185: extern volatile __bit T6INPPS2 @ (((unsigned) &T6INPPS)*8) + 2;
[; ;pic18f67k40.h: 46187: extern volatile __bit T6INPPS3 @ (((unsigned) &T6INPPS)*8) + 3;
[; ;pic18f67k40.h: 46189: extern volatile __bit T6INPPS4 @ (((unsigned) &T6INPPS)*8) + 4;
[; ;pic18f67k40.h: 46191: extern volatile __bit T6INPPS5 @ (((unsigned) &T6INPPS)*8) + 5;
[; ;pic18f67k40.h: 46193: extern volatile __bit T6MODE0 @ (((unsigned) &T6HLT)*8) + 0;
[; ;pic18f67k40.h: 46195: extern volatile __bit T6MODE1 @ (((unsigned) &T6HLT)*8) + 1;
[; ;pic18f67k40.h: 46197: extern volatile __bit T6MODE2 @ (((unsigned) &T6HLT)*8) + 2;
[; ;pic18f67k40.h: 46199: extern volatile __bit T6MODE3 @ (((unsigned) &T6HLT)*8) + 3;
[; ;pic18f67k40.h: 46201: extern volatile __bit T6MODE4 @ (((unsigned) &T6HLT)*8) + 4;
[; ;pic18f67k40.h: 46203: extern volatile __bit T6ON @ (((unsigned) &T6CON)*8) + 7;
[; ;pic18f67k40.h: 46205: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic18f67k40.h: 46207: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic18f67k40.h: 46209: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 2;
[; ;pic18f67k40.h: 46211: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic18f67k40.h: 46213: extern volatile __bit T6PSYNC @ (((unsigned) &T6HLT)*8) + 7;
[; ;pic18f67k40.h: 46215: extern volatile __bit T6RSEL0 @ (((unsigned) &T6RST)*8) + 0;
[; ;pic18f67k40.h: 46217: extern volatile __bit T6RSEL1 @ (((unsigned) &T6RST)*8) + 1;
[; ;pic18f67k40.h: 46219: extern volatile __bit T6RSEL2 @ (((unsigned) &T6RST)*8) + 2;
[; ;pic18f67k40.h: 46221: extern volatile __bit T6RSEL3 @ (((unsigned) &T6RST)*8) + 3;
[; ;pic18f67k40.h: 46223: extern volatile __bit T7CKIPPS0 @ (((unsigned) &T7CKIPPS)*8) + 0;
[; ;pic18f67k40.h: 46225: extern volatile __bit T7CKIPPS1 @ (((unsigned) &T7CKIPPS)*8) + 1;
[; ;pic18f67k40.h: 46227: extern volatile __bit T7CKIPPS2 @ (((unsigned) &T7CKIPPS)*8) + 2;
[; ;pic18f67k40.h: 46229: extern volatile __bit T7CKIPPS3 @ (((unsigned) &T7CKIPPS)*8) + 3;
[; ;pic18f67k40.h: 46231: extern volatile __bit T7CKIPPS4 @ (((unsigned) &T7CKIPPS)*8) + 4;
[; ;pic18f67k40.h: 46233: extern volatile __bit T7CKIPPS5 @ (((unsigned) &T7CKIPPS)*8) + 5;
[; ;pic18f67k40.h: 46235: extern volatile __bit T7CKPS0 @ (((unsigned) &T7CON)*8) + 4;
[; ;pic18f67k40.h: 46237: extern volatile __bit T7CKPS1 @ (((unsigned) &T7CON)*8) + 5;
[; ;pic18f67k40.h: 46239: extern volatile __bit T7CS0 @ (((unsigned) &T7CLK)*8) + 0;
[; ;pic18f67k40.h: 46241: extern volatile __bit T7CS1 @ (((unsigned) &T7CLK)*8) + 1;
[; ;pic18f67k40.h: 46243: extern volatile __bit T7CS2 @ (((unsigned) &T7CLK)*8) + 2;
[; ;pic18f67k40.h: 46245: extern volatile __bit T7CS3 @ (((unsigned) &T7CLK)*8) + 3;
[; ;pic18f67k40.h: 46247: extern volatile __bit T7GE @ (((unsigned) &T7GCON)*8) + 7;
[; ;pic18f67k40.h: 46249: extern volatile __bit T7GGO @ (((unsigned) &T7GCON)*8) + 3;
[; ;pic18f67k40.h: 46251: extern volatile __bit T7GGO_NOT_DONE @ (((unsigned) &T7GCON)*8) + 3;
[; ;pic18f67k40.h: 46253: extern volatile __bit T7GGO_nDONE @ (((unsigned) &T7GCON)*8) + 3;
[; ;pic18f67k40.h: 46255: extern volatile __bit T7GPOL @ (((unsigned) &T7GCON)*8) + 6;
[; ;pic18f67k40.h: 46257: extern volatile __bit T7GPPS0 @ (((unsigned) &T7GPPS)*8) + 0;
[; ;pic18f67k40.h: 46259: extern volatile __bit T7GPPS1 @ (((unsigned) &T7GPPS)*8) + 1;
[; ;pic18f67k40.h: 46261: extern volatile __bit T7GPPS2 @ (((unsigned) &T7GPPS)*8) + 2;
[; ;pic18f67k40.h: 46263: extern volatile __bit T7GPPS3 @ (((unsigned) &T7GPPS)*8) + 3;
[; ;pic18f67k40.h: 46265: extern volatile __bit T7GPPS4 @ (((unsigned) &T7GPPS)*8) + 4;
[; ;pic18f67k40.h: 46267: extern volatile __bit T7GPPS5 @ (((unsigned) &T7GPPS)*8) + 5;
[; ;pic18f67k40.h: 46269: extern volatile __bit T7GSPM @ (((unsigned) &T7GCON)*8) + 4;
[; ;pic18f67k40.h: 46271: extern volatile __bit T7GSS0 @ (((unsigned) &T7GATE)*8) + 0;
[; ;pic18f67k40.h: 46273: extern volatile __bit T7GSS1 @ (((unsigned) &T7GATE)*8) + 1;
[; ;pic18f67k40.h: 46275: extern volatile __bit T7GSS2 @ (((unsigned) &T7GATE)*8) + 2;
[; ;pic18f67k40.h: 46277: extern volatile __bit T7GSS3 @ (((unsigned) &T7GATE)*8) + 3;
[; ;pic18f67k40.h: 46279: extern volatile __bit T7GSS4 @ (((unsigned) &T7GATE)*8) + 4;
[; ;pic18f67k40.h: 46281: extern volatile __bit T7GTM @ (((unsigned) &T7GCON)*8) + 5;
[; ;pic18f67k40.h: 46283: extern volatile __bit T7GVAL @ (((unsigned) &T7GCON)*8) + 2;
[; ;pic18f67k40.h: 46285: extern volatile __bit T7RD16 @ (((unsigned) &T7CON)*8) + 1;
[; ;pic18f67k40.h: 46287: extern volatile __bit T8CKPOL @ (((unsigned) &T8HLT)*8) + 6;
[; ;pic18f67k40.h: 46289: extern volatile __bit T8CKPS0 @ (((unsigned) &T8CON)*8) + 4;
[; ;pic18f67k40.h: 46291: extern volatile __bit T8CKPS1 @ (((unsigned) &T8CON)*8) + 5;
[; ;pic18f67k40.h: 46293: extern volatile __bit T8CKPS2 @ (((unsigned) &T8CON)*8) + 6;
[; ;pic18f67k40.h: 46295: extern volatile __bit T8CKSYNC @ (((unsigned) &T8HLT)*8) + 5;
[; ;pic18f67k40.h: 46297: extern volatile __bit T8CS0 @ (((unsigned) &T8CLKCON)*8) + 0;
[; ;pic18f67k40.h: 46299: extern volatile __bit T8CS1 @ (((unsigned) &T8CLKCON)*8) + 1;
[; ;pic18f67k40.h: 46301: extern volatile __bit T8CS2 @ (((unsigned) &T8CLKCON)*8) + 2;
[; ;pic18f67k40.h: 46303: extern volatile __bit T8CS3 @ (((unsigned) &T8CLKCON)*8) + 3;
[; ;pic18f67k40.h: 46305: extern volatile __bit T8INPPS0 @ (((unsigned) &T8INPPS)*8) + 0;
[; ;pic18f67k40.h: 46307: extern volatile __bit T8INPPS1 @ (((unsigned) &T8INPPS)*8) + 1;
[; ;pic18f67k40.h: 46309: extern volatile __bit T8INPPS2 @ (((unsigned) &T8INPPS)*8) + 2;
[; ;pic18f67k40.h: 46311: extern volatile __bit T8INPPS3 @ (((unsigned) &T8INPPS)*8) + 3;
[; ;pic18f67k40.h: 46313: extern volatile __bit T8INPPS4 @ (((unsigned) &T8INPPS)*8) + 4;
[; ;pic18f67k40.h: 46315: extern volatile __bit T8INPPS5 @ (((unsigned) &T8INPPS)*8) + 5;
[; ;pic18f67k40.h: 46317: extern volatile __bit T8MODE0 @ (((unsigned) &T8HLT)*8) + 0;
[; ;pic18f67k40.h: 46319: extern volatile __bit T8MODE1 @ (((unsigned) &T8HLT)*8) + 1;
[; ;pic18f67k40.h: 46321: extern volatile __bit T8MODE2 @ (((unsigned) &T8HLT)*8) + 2;
[; ;pic18f67k40.h: 46323: extern volatile __bit T8MODE3 @ (((unsigned) &T8HLT)*8) + 3;
[; ;pic18f67k40.h: 46325: extern volatile __bit T8MODE4 @ (((unsigned) &T8HLT)*8) + 4;
[; ;pic18f67k40.h: 46327: extern volatile __bit T8ON @ (((unsigned) &T8CON)*8) + 7;
[; ;pic18f67k40.h: 46329: extern volatile __bit T8OUTPS0 @ (((unsigned) &T8CON)*8) + 0;
[; ;pic18f67k40.h: 46331: extern volatile __bit T8OUTPS1 @ (((unsigned) &T8CON)*8) + 1;
[; ;pic18f67k40.h: 46333: extern volatile __bit T8OUTPS2 @ (((unsigned) &T8CON)*8) + 2;
[; ;pic18f67k40.h: 46335: extern volatile __bit T8OUTPS3 @ (((unsigned) &T8CON)*8) + 3;
[; ;pic18f67k40.h: 46337: extern volatile __bit T8PSYNC @ (((unsigned) &T8HLT)*8) + 7;
[; ;pic18f67k40.h: 46339: extern volatile __bit T8RSEL0 @ (((unsigned) &T8RST)*8) + 0;
[; ;pic18f67k40.h: 46341: extern volatile __bit T8RSEL1 @ (((unsigned) &T8RST)*8) + 1;
[; ;pic18f67k40.h: 46343: extern volatile __bit T8RSEL2 @ (((unsigned) &T8RST)*8) + 2;
[; ;pic18f67k40.h: 46345: extern volatile __bit T8RSEL3 @ (((unsigned) &T8RST)*8) + 3;
[; ;pic18f67k40.h: 46347: extern volatile __bit TMR0H0 @ (((unsigned) &TMR0H)*8) + 0;
[; ;pic18f67k40.h: 46349: extern volatile __bit TMR0H1 @ (((unsigned) &TMR0H)*8) + 1;
[; ;pic18f67k40.h: 46351: extern volatile __bit TMR0H2 @ (((unsigned) &TMR0H)*8) + 2;
[; ;pic18f67k40.h: 46353: extern volatile __bit TMR0H3 @ (((unsigned) &TMR0H)*8) + 3;
[; ;pic18f67k40.h: 46355: extern volatile __bit TMR0H4 @ (((unsigned) &TMR0H)*8) + 4;
[; ;pic18f67k40.h: 46357: extern volatile __bit TMR0H5 @ (((unsigned) &TMR0H)*8) + 5;
[; ;pic18f67k40.h: 46359: extern volatile __bit TMR0H6 @ (((unsigned) &TMR0H)*8) + 6;
[; ;pic18f67k40.h: 46361: extern volatile __bit TMR0H7 @ (((unsigned) &TMR0H)*8) + 7;
[; ;pic18f67k40.h: 46363: extern volatile __bit TMR0IE @ (((unsigned) &PIE0)*8) + 5;
[; ;pic18f67k40.h: 46365: extern volatile __bit TMR0IF @ (((unsigned) &PIR0)*8) + 5;
[; ;pic18f67k40.h: 46367: extern volatile __bit TMR0IP @ (((unsigned) &IPR0)*8) + 5;
[; ;pic18f67k40.h: 46369: extern volatile __bit TMR0L0 @ (((unsigned) &TMR0L)*8) + 0;
[; ;pic18f67k40.h: 46371: extern volatile __bit TMR0L1 @ (((unsigned) &TMR0L)*8) + 1;
[; ;pic18f67k40.h: 46373: extern volatile __bit TMR0L2 @ (((unsigned) &TMR0L)*8) + 2;
[; ;pic18f67k40.h: 46375: extern volatile __bit TMR0L3 @ (((unsigned) &TMR0L)*8) + 3;
[; ;pic18f67k40.h: 46377: extern volatile __bit TMR0L4 @ (((unsigned) &TMR0L)*8) + 4;
[; ;pic18f67k40.h: 46379: extern volatile __bit TMR0L5 @ (((unsigned) &TMR0L)*8) + 5;
[; ;pic18f67k40.h: 46381: extern volatile __bit TMR0L6 @ (((unsigned) &TMR0L)*8) + 6;
[; ;pic18f67k40.h: 46383: extern volatile __bit TMR0L7 @ (((unsigned) &TMR0L)*8) + 7;
[; ;pic18f67k40.h: 46385: extern volatile __bit TMR0MD @ (((unsigned) &PMD1)*8) + 0;
[; ;pic18f67k40.h: 46387: extern volatile __bit TMR10 @ (((unsigned) &TMR1L)*8) + 0;
[; ;pic18f67k40.h: 46389: extern volatile __bit TMR11 @ (((unsigned) &TMR1L)*8) + 1;
[; ;pic18f67k40.h: 46391: extern volatile __bit TMR110 @ (((unsigned) &TMR1H)*8) + 2;
[; ;pic18f67k40.h: 46393: extern volatile __bit TMR111 @ (((unsigned) &TMR1H)*8) + 3;
[; ;pic18f67k40.h: 46395: extern volatile __bit TMR112 @ (((unsigned) &TMR1H)*8) + 4;
[; ;pic18f67k40.h: 46397: extern volatile __bit TMR113 @ (((unsigned) &TMR1H)*8) + 5;
[; ;pic18f67k40.h: 46399: extern volatile __bit TMR114 @ (((unsigned) &TMR1H)*8) + 6;
[; ;pic18f67k40.h: 46401: extern volatile __bit TMR115 @ (((unsigned) &TMR1H)*8) + 7;
[; ;pic18f67k40.h: 46403: extern volatile __bit TMR12 @ (((unsigned) &TMR1L)*8) + 2;
[; ;pic18f67k40.h: 46405: extern volatile __bit TMR13 @ (((unsigned) &TMR1L)*8) + 3;
[; ;pic18f67k40.h: 46407: extern volatile __bit TMR14 @ (((unsigned) &TMR1L)*8) + 4;
[; ;pic18f67k40.h: 46409: extern volatile __bit TMR15 @ (((unsigned) &TMR1L)*8) + 5;
[; ;pic18f67k40.h: 46411: extern volatile __bit TMR16 @ (((unsigned) &TMR1L)*8) + 6;
[; ;pic18f67k40.h: 46413: extern volatile __bit TMR17 @ (((unsigned) &TMR1L)*8) + 7;
[; ;pic18f67k40.h: 46415: extern volatile __bit TMR18 @ (((unsigned) &TMR1H)*8) + 0;
[; ;pic18f67k40.h: 46417: extern volatile __bit TMR19 @ (((unsigned) &TMR1H)*8) + 1;
[; ;pic18f67k40.h: 46419: extern volatile __bit TMR1GIE @ (((unsigned) &PIE6)*8) + 0;
[; ;pic18f67k40.h: 46421: extern volatile __bit TMR1GIF @ (((unsigned) &PIR6)*8) + 0;
[; ;pic18f67k40.h: 46423: extern volatile __bit TMR1GIP @ (((unsigned) &IPR6)*8) + 0;
[; ;pic18f67k40.h: 46425: extern volatile __bit TMR1H0 @ (((unsigned) &TMR1H)*8) + 0;
[; ;pic18f67k40.h: 46427: extern volatile __bit TMR1H1 @ (((unsigned) &TMR1H)*8) + 1;
[; ;pic18f67k40.h: 46429: extern volatile __bit TMR1H2 @ (((unsigned) &TMR1H)*8) + 2;
[; ;pic18f67k40.h: 46431: extern volatile __bit TMR1H3 @ (((unsigned) &TMR1H)*8) + 3;
[; ;pic18f67k40.h: 46433: extern volatile __bit TMR1H4 @ (((unsigned) &TMR1H)*8) + 4;
[; ;pic18f67k40.h: 46435: extern volatile __bit TMR1H5 @ (((unsigned) &TMR1H)*8) + 5;
[; ;pic18f67k40.h: 46437: extern volatile __bit TMR1H6 @ (((unsigned) &TMR1H)*8) + 6;
[; ;pic18f67k40.h: 46439: extern volatile __bit TMR1H7 @ (((unsigned) &TMR1H)*8) + 7;
[; ;pic18f67k40.h: 46441: extern volatile __bit TMR1IE @ (((unsigned) &PIE5)*8) + 0;
[; ;pic18f67k40.h: 46443: extern volatile __bit TMR1IF @ (((unsigned) &PIR5)*8) + 0;
[; ;pic18f67k40.h: 46445: extern volatile __bit TMR1IP @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f67k40.h: 46447: extern volatile __bit TMR1L0 @ (((unsigned) &TMR1L)*8) + 0;
[; ;pic18f67k40.h: 46449: extern volatile __bit TMR1L1 @ (((unsigned) &TMR1L)*8) + 1;
[; ;pic18f67k40.h: 46451: extern volatile __bit TMR1L2 @ (((unsigned) &TMR1L)*8) + 2;
[; ;pic18f67k40.h: 46453: extern volatile __bit TMR1L3 @ (((unsigned) &TMR1L)*8) + 3;
[; ;pic18f67k40.h: 46455: extern volatile __bit TMR1L4 @ (((unsigned) &TMR1L)*8) + 4;
[; ;pic18f67k40.h: 46457: extern volatile __bit TMR1L5 @ (((unsigned) &TMR1L)*8) + 5;
[; ;pic18f67k40.h: 46459: extern volatile __bit TMR1L6 @ (((unsigned) &TMR1L)*8) + 6;
[; ;pic18f67k40.h: 46461: extern volatile __bit TMR1L7 @ (((unsigned) &TMR1L)*8) + 7;
[; ;pic18f67k40.h: 46463: extern volatile __bit TMR1MD @ (((unsigned) &PMD1)*8) + 1;
[; ;pic18f67k40.h: 46465: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f67k40.h: 46467: extern volatile __bit TMR2IE @ (((unsigned) &PIE5)*8) + 1;
[; ;pic18f67k40.h: 46469: extern volatile __bit TMR2IF @ (((unsigned) &PIR5)*8) + 1;
[; ;pic18f67k40.h: 46471: extern volatile __bit TMR2IP @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f67k40.h: 46473: extern volatile __bit TMR2MD @ (((unsigned) &PMD1)*8) + 2;
[; ;pic18f67k40.h: 46475: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 7;
[; ;pic18f67k40.h: 46477: extern volatile __bit TMR30 @ (((unsigned) &TMR3L)*8) + 0;
[; ;pic18f67k40.h: 46479: extern volatile __bit TMR31 @ (((unsigned) &TMR3L)*8) + 1;
[; ;pic18f67k40.h: 46481: extern volatile __bit TMR310 @ (((unsigned) &TMR3H)*8) + 2;
[; ;pic18f67k40.h: 46483: extern volatile __bit TMR311 @ (((unsigned) &TMR3H)*8) + 3;
[; ;pic18f67k40.h: 46485: extern volatile __bit TMR312 @ (((unsigned) &TMR3H)*8) + 4;
[; ;pic18f67k40.h: 46487: extern volatile __bit TMR313 @ (((unsigned) &TMR3H)*8) + 5;
[; ;pic18f67k40.h: 46489: extern volatile __bit TMR314 @ (((unsigned) &TMR3H)*8) + 6;
[; ;pic18f67k40.h: 46491: extern volatile __bit TMR315 @ (((unsigned) &TMR3H)*8) + 7;
[; ;pic18f67k40.h: 46493: extern volatile __bit TMR32 @ (((unsigned) &TMR3L)*8) + 2;
[; ;pic18f67k40.h: 46495: extern volatile __bit TMR33 @ (((unsigned) &TMR3L)*8) + 3;
[; ;pic18f67k40.h: 46497: extern volatile __bit TMR34 @ (((unsigned) &TMR3L)*8) + 4;
[; ;pic18f67k40.h: 46499: extern volatile __bit TMR35 @ (((unsigned) &TMR3L)*8) + 5;
[; ;pic18f67k40.h: 46501: extern volatile __bit TMR36 @ (((unsigned) &TMR3L)*8) + 6;
[; ;pic18f67k40.h: 46503: extern volatile __bit TMR37 @ (((unsigned) &TMR3L)*8) + 7;
[; ;pic18f67k40.h: 46505: extern volatile __bit TMR38 @ (((unsigned) &TMR3H)*8) + 0;
[; ;pic18f67k40.h: 46507: extern volatile __bit TMR39 @ (((unsigned) &TMR3H)*8) + 1;
[; ;pic18f67k40.h: 46509: extern volatile __bit TMR3GIE @ (((unsigned) &PIE6)*8) + 1;
[; ;pic18f67k40.h: 46511: extern volatile __bit TMR3GIF @ (((unsigned) &PIR6)*8) + 1;
[; ;pic18f67k40.h: 46513: extern volatile __bit TMR3GIP @ (((unsigned) &IPR6)*8) + 1;
[; ;pic18f67k40.h: 46515: extern volatile __bit TMR3H0 @ (((unsigned) &TMR3H)*8) + 0;
[; ;pic18f67k40.h: 46517: extern volatile __bit TMR3H1 @ (((unsigned) &TMR3H)*8) + 1;
[; ;pic18f67k40.h: 46519: extern volatile __bit TMR3H2 @ (((unsigned) &TMR3H)*8) + 2;
[; ;pic18f67k40.h: 46521: extern volatile __bit TMR3H3 @ (((unsigned) &TMR3H)*8) + 3;
[; ;pic18f67k40.h: 46523: extern volatile __bit TMR3H4 @ (((unsigned) &TMR3H)*8) + 4;
[; ;pic18f67k40.h: 46525: extern volatile __bit TMR3H5 @ (((unsigned) &TMR3H)*8) + 5;
[; ;pic18f67k40.h: 46527: extern volatile __bit TMR3H6 @ (((unsigned) &TMR3H)*8) + 6;
[; ;pic18f67k40.h: 46529: extern volatile __bit TMR3H7 @ (((unsigned) &TMR3H)*8) + 7;
[; ;pic18f67k40.h: 46531: extern volatile __bit TMR3IE @ (((unsigned) &PIE5)*8) + 2;
[; ;pic18f67k40.h: 46533: extern volatile __bit TMR3IF @ (((unsigned) &PIR5)*8) + 2;
[; ;pic18f67k40.h: 46535: extern volatile __bit TMR3IP @ (((unsigned) &IPR5)*8) + 2;
[; ;pic18f67k40.h: 46537: extern volatile __bit TMR3L0 @ (((unsigned) &TMR3L)*8) + 0;
[; ;pic18f67k40.h: 46539: extern volatile __bit TMR3L1 @ (((unsigned) &TMR3L)*8) + 1;
[; ;pic18f67k40.h: 46541: extern volatile __bit TMR3L2 @ (((unsigned) &TMR3L)*8) + 2;
[; ;pic18f67k40.h: 46543: extern volatile __bit TMR3L3 @ (((unsigned) &TMR3L)*8) + 3;
[; ;pic18f67k40.h: 46545: extern volatile __bit TMR3L4 @ (((unsigned) &TMR3L)*8) + 4;
[; ;pic18f67k40.h: 46547: extern volatile __bit TMR3L5 @ (((unsigned) &TMR3L)*8) + 5;
[; ;pic18f67k40.h: 46549: extern volatile __bit TMR3L6 @ (((unsigned) &TMR3L)*8) + 6;
[; ;pic18f67k40.h: 46551: extern volatile __bit TMR3L7 @ (((unsigned) &TMR3L)*8) + 7;
[; ;pic18f67k40.h: 46553: extern volatile __bit TMR3MD @ (((unsigned) &PMD1)*8) + 3;
[; ;pic18f67k40.h: 46555: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f67k40.h: 46557: extern volatile __bit TMR4IE @ (((unsigned) &PIE5)*8) + 3;
[; ;pic18f67k40.h: 46559: extern volatile __bit TMR4IF @ (((unsigned) &PIR5)*8) + 3;
[; ;pic18f67k40.h: 46561: extern volatile __bit TMR4IP @ (((unsigned) &IPR5)*8) + 3;
[; ;pic18f67k40.h: 46563: extern volatile __bit TMR4MD @ (((unsigned) &PMD1)*8) + 4;
[; ;pic18f67k40.h: 46565: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 7;
[; ;pic18f67k40.h: 46567: extern volatile __bit TMR50 @ (((unsigned) &TMR5L)*8) + 0;
[; ;pic18f67k40.h: 46569: extern volatile __bit TMR51 @ (((unsigned) &TMR5L)*8) + 1;
[; ;pic18f67k40.h: 46571: extern volatile __bit TMR510 @ (((unsigned) &TMR5H)*8) + 2;
[; ;pic18f67k40.h: 46573: extern volatile __bit TMR511 @ (((unsigned) &TMR5H)*8) + 3;
[; ;pic18f67k40.h: 46575: extern volatile __bit TMR512 @ (((unsigned) &TMR5H)*8) + 4;
[; ;pic18f67k40.h: 46577: extern volatile __bit TMR513 @ (((unsigned) &TMR5H)*8) + 5;
[; ;pic18f67k40.h: 46579: extern volatile __bit TMR514 @ (((unsigned) &TMR5H)*8) + 6;
[; ;pic18f67k40.h: 46581: extern volatile __bit TMR515 @ (((unsigned) &TMR5H)*8) + 7;
[; ;pic18f67k40.h: 46583: extern volatile __bit TMR52 @ (((unsigned) &TMR5L)*8) + 2;
[; ;pic18f67k40.h: 46585: extern volatile __bit TMR53 @ (((unsigned) &TMR5L)*8) + 3;
[; ;pic18f67k40.h: 46587: extern volatile __bit TMR54 @ (((unsigned) &TMR5L)*8) + 4;
[; ;pic18f67k40.h: 46589: extern volatile __bit TMR55 @ (((unsigned) &TMR5L)*8) + 5;
[; ;pic18f67k40.h: 46591: extern volatile __bit TMR56 @ (((unsigned) &TMR5L)*8) + 6;
[; ;pic18f67k40.h: 46593: extern volatile __bit TMR57 @ (((unsigned) &TMR5L)*8) + 7;
[; ;pic18f67k40.h: 46595: extern volatile __bit TMR58 @ (((unsigned) &TMR5H)*8) + 0;
[; ;pic18f67k40.h: 46597: extern volatile __bit TMR59 @ (((unsigned) &TMR5H)*8) + 1;
[; ;pic18f67k40.h: 46599: extern volatile __bit TMR5GIE @ (((unsigned) &PIE6)*8) + 2;
[; ;pic18f67k40.h: 46601: extern volatile __bit TMR5GIF @ (((unsigned) &PIR6)*8) + 2;
[; ;pic18f67k40.h: 46603: extern volatile __bit TMR5GIP @ (((unsigned) &IPR6)*8) + 2;
[; ;pic18f67k40.h: 46605: extern volatile __bit TMR5H0 @ (((unsigned) &TMR5H)*8) + 0;
[; ;pic18f67k40.h: 46607: extern volatile __bit TMR5H1 @ (((unsigned) &TMR5H)*8) + 1;
[; ;pic18f67k40.h: 46609: extern volatile __bit TMR5H2 @ (((unsigned) &TMR5H)*8) + 2;
[; ;pic18f67k40.h: 46611: extern volatile __bit TMR5H3 @ (((unsigned) &TMR5H)*8) + 3;
[; ;pic18f67k40.h: 46613: extern volatile __bit TMR5H4 @ (((unsigned) &TMR5H)*8) + 4;
[; ;pic18f67k40.h: 46615: extern volatile __bit TMR5H5 @ (((unsigned) &TMR5H)*8) + 5;
[; ;pic18f67k40.h: 46617: extern volatile __bit TMR5H6 @ (((unsigned) &TMR5H)*8) + 6;
[; ;pic18f67k40.h: 46619: extern volatile __bit TMR5H7 @ (((unsigned) &TMR5H)*8) + 7;
[; ;pic18f67k40.h: 46621: extern volatile __bit TMR5IE @ (((unsigned) &PIE5)*8) + 4;
[; ;pic18f67k40.h: 46623: extern volatile __bit TMR5IF @ (((unsigned) &PIR5)*8) + 4;
[; ;pic18f67k40.h: 46625: extern volatile __bit TMR5IP @ (((unsigned) &IPR5)*8) + 4;
[; ;pic18f67k40.h: 46627: extern volatile __bit TMR5L0 @ (((unsigned) &TMR5L)*8) + 0;
[; ;pic18f67k40.h: 46629: extern volatile __bit TMR5L1 @ (((unsigned) &TMR5L)*8) + 1;
[; ;pic18f67k40.h: 46631: extern volatile __bit TMR5L2 @ (((unsigned) &TMR5L)*8) + 2;
[; ;pic18f67k40.h: 46633: extern volatile __bit TMR5L3 @ (((unsigned) &TMR5L)*8) + 3;
[; ;pic18f67k40.h: 46635: extern volatile __bit TMR5L4 @ (((unsigned) &TMR5L)*8) + 4;
[; ;pic18f67k40.h: 46637: extern volatile __bit TMR5L5 @ (((unsigned) &TMR5L)*8) + 5;
[; ;pic18f67k40.h: 46639: extern volatile __bit TMR5L6 @ (((unsigned) &TMR5L)*8) + 6;
[; ;pic18f67k40.h: 46641: extern volatile __bit TMR5L7 @ (((unsigned) &TMR5L)*8) + 7;
[; ;pic18f67k40.h: 46643: extern volatile __bit TMR5MD @ (((unsigned) &PMD1)*8) + 5;
[; ;pic18f67k40.h: 46645: extern volatile __bit TMR5ON @ (((unsigned) &T5CON)*8) + 0;
[; ;pic18f67k40.h: 46647: extern volatile __bit TMR6IE @ (((unsigned) &PIE5)*8) + 5;
[; ;pic18f67k40.h: 46649: extern volatile __bit TMR6IF @ (((unsigned) &PIR5)*8) + 5;
[; ;pic18f67k40.h: 46651: extern volatile __bit TMR6IP @ (((unsigned) &IPR5)*8) + 5;
[; ;pic18f67k40.h: 46653: extern volatile __bit TMR6MD @ (((unsigned) &PMD1)*8) + 6;
[; ;pic18f67k40.h: 46655: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 7;
[; ;pic18f67k40.h: 46657: extern volatile __bit TMR70 @ (((unsigned) &TMR7L)*8) + 0;
[; ;pic18f67k40.h: 46659: extern volatile __bit TMR71 @ (((unsigned) &TMR7L)*8) + 1;
[; ;pic18f67k40.h: 46661: extern volatile __bit TMR710 @ (((unsigned) &TMR7H)*8) + 2;
[; ;pic18f67k40.h: 46663: extern volatile __bit TMR711 @ (((unsigned) &TMR7H)*8) + 3;
[; ;pic18f67k40.h: 46665: extern volatile __bit TMR712 @ (((unsigned) &TMR7H)*8) + 4;
[; ;pic18f67k40.h: 46667: extern volatile __bit TMR713 @ (((unsigned) &TMR7H)*8) + 5;
[; ;pic18f67k40.h: 46669: extern volatile __bit TMR714 @ (((unsigned) &TMR7H)*8) + 6;
[; ;pic18f67k40.h: 46671: extern volatile __bit TMR715 @ (((unsigned) &TMR7H)*8) + 7;
[; ;pic18f67k40.h: 46673: extern volatile __bit TMR72 @ (((unsigned) &TMR7L)*8) + 2;
[; ;pic18f67k40.h: 46675: extern volatile __bit TMR73 @ (((unsigned) &TMR7L)*8) + 3;
[; ;pic18f67k40.h: 46677: extern volatile __bit TMR74 @ (((unsigned) &TMR7L)*8) + 4;
[; ;pic18f67k40.h: 46679: extern volatile __bit TMR75 @ (((unsigned) &TMR7L)*8) + 5;
[; ;pic18f67k40.h: 46681: extern volatile __bit TMR76 @ (((unsigned) &TMR7L)*8) + 6;
[; ;pic18f67k40.h: 46683: extern volatile __bit TMR77 @ (((unsigned) &TMR7L)*8) + 7;
[; ;pic18f67k40.h: 46685: extern volatile __bit TMR78 @ (((unsigned) &TMR7H)*8) + 0;
[; ;pic18f67k40.h: 46687: extern volatile __bit TMR79 @ (((unsigned) &TMR7H)*8) + 1;
[; ;pic18f67k40.h: 46689: extern volatile __bit TMR7GIE @ (((unsigned) &PIE6)*8) + 3;
[; ;pic18f67k40.h: 46691: extern volatile __bit TMR7GIF @ (((unsigned) &PIR6)*8) + 3;
[; ;pic18f67k40.h: 46693: extern volatile __bit TMR7GIP @ (((unsigned) &IPR6)*8) + 3;
[; ;pic18f67k40.h: 46695: extern volatile __bit TMR7H0 @ (((unsigned) &TMR7H)*8) + 0;
[; ;pic18f67k40.h: 46697: extern volatile __bit TMR7H1 @ (((unsigned) &TMR7H)*8) + 1;
[; ;pic18f67k40.h: 46699: extern volatile __bit TMR7H2 @ (((unsigned) &TMR7H)*8) + 2;
[; ;pic18f67k40.h: 46701: extern volatile __bit TMR7H3 @ (((unsigned) &TMR7H)*8) + 3;
[; ;pic18f67k40.h: 46703: extern volatile __bit TMR7H4 @ (((unsigned) &TMR7H)*8) + 4;
[; ;pic18f67k40.h: 46705: extern volatile __bit TMR7H5 @ (((unsigned) &TMR7H)*8) + 5;
[; ;pic18f67k40.h: 46707: extern volatile __bit TMR7H6 @ (((unsigned) &TMR7H)*8) + 6;
[; ;pic18f67k40.h: 46709: extern volatile __bit TMR7H7 @ (((unsigned) &TMR7H)*8) + 7;
[; ;pic18f67k40.h: 46711: extern volatile __bit TMR7IE @ (((unsigned) &PIE5)*8) + 6;
[; ;pic18f67k40.h: 46713: extern volatile __bit TMR7IF @ (((unsigned) &PIR5)*8) + 6;
[; ;pic18f67k40.h: 46715: extern volatile __bit TMR7IP @ (((unsigned) &IPR5)*8) + 6;
[; ;pic18f67k40.h: 46717: extern volatile __bit TMR7L0 @ (((unsigned) &TMR7L)*8) + 0;
[; ;pic18f67k40.h: 46719: extern volatile __bit TMR7L1 @ (((unsigned) &TMR7L)*8) + 1;
[; ;pic18f67k40.h: 46721: extern volatile __bit TMR7L2 @ (((unsigned) &TMR7L)*8) + 2;
[; ;pic18f67k40.h: 46723: extern volatile __bit TMR7L3 @ (((unsigned) &TMR7L)*8) + 3;
[; ;pic18f67k40.h: 46725: extern volatile __bit TMR7L4 @ (((unsigned) &TMR7L)*8) + 4;
[; ;pic18f67k40.h: 46727: extern volatile __bit TMR7L5 @ (((unsigned) &TMR7L)*8) + 5;
[; ;pic18f67k40.h: 46729: extern volatile __bit TMR7L6 @ (((unsigned) &TMR7L)*8) + 6;
[; ;pic18f67k40.h: 46731: extern volatile __bit TMR7L7 @ (((unsigned) &TMR7L)*8) + 7;
[; ;pic18f67k40.h: 46733: extern volatile __bit TMR7MD @ (((unsigned) &PMD1)*8) + 7;
[; ;pic18f67k40.h: 46735: extern volatile __bit TMR7ON @ (((unsigned) &T7CON)*8) + 0;
[; ;pic18f67k40.h: 46737: extern volatile __bit TMR8IE @ (((unsigned) &PIE5)*8) + 7;
[; ;pic18f67k40.h: 46739: extern volatile __bit TMR8IF @ (((unsigned) &PIR5)*8) + 7;
[; ;pic18f67k40.h: 46741: extern volatile __bit TMR8IP @ (((unsigned) &IPR5)*8) + 7;
[; ;pic18f67k40.h: 46743: extern volatile __bit TMR8MD @ (((unsigned) &PMD2)*8) + 0;
[; ;pic18f67k40.h: 46745: extern volatile __bit TMR8ON @ (((unsigned) &T8CON)*8) + 7;
[; ;pic18f67k40.h: 46747: extern volatile __bit TO @ (((unsigned) &STATUS)*8) + 6;
[; ;pic18f67k40.h: 46749: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f67k40.h: 46751: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f67k40.h: 46753: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f67k40.h: 46755: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f67k40.h: 46757: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f67k40.h: 46759: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f67k40.h: 46761: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f67k40.h: 46763: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f67k40.h: 46765: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f67k40.h: 46767: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f67k40.h: 46769: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f67k40.h: 46771: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f67k40.h: 46773: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f67k40.h: 46775: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f67k40.h: 46777: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f67k40.h: 46779: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f67k40.h: 46781: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f67k40.h: 46783: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f67k40.h: 46785: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f67k40.h: 46787: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f67k40.h: 46789: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f67k40.h: 46791: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f67k40.h: 46793: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f67k40.h: 46795: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f67k40.h: 46797: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f67k40.h: 46799: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f67k40.h: 46801: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f67k40.h: 46803: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f67k40.h: 46805: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f67k40.h: 46807: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f67k40.h: 46809: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f67k40.h: 46811: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f67k40.h: 46813: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f67k40.h: 46815: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f67k40.h: 46817: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f67k40.h: 46819: extern volatile __bit TRISE3 @ (((unsigned) &TRISE)*8) + 3;
[; ;pic18f67k40.h: 46821: extern volatile __bit TRISE4 @ (((unsigned) &TRISE)*8) + 4;
[; ;pic18f67k40.h: 46823: extern volatile __bit TRISE5 @ (((unsigned) &TRISE)*8) + 5;
[; ;pic18f67k40.h: 46825: extern volatile __bit TRISE6 @ (((unsigned) &TRISE)*8) + 6;
[; ;pic18f67k40.h: 46827: extern volatile __bit TRISE7 @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18f67k40.h: 46829: extern volatile __bit TRISF0 @ (((unsigned) &TRISF)*8) + 0;
[; ;pic18f67k40.h: 46831: extern volatile __bit TRISF1 @ (((unsigned) &TRISF)*8) + 1;
[; ;pic18f67k40.h: 46833: extern volatile __bit TRISF2 @ (((unsigned) &TRISF)*8) + 2;
[; ;pic18f67k40.h: 46835: extern volatile __bit TRISF3 @ (((unsigned) &TRISF)*8) + 3;
[; ;pic18f67k40.h: 46837: extern volatile __bit TRISF4 @ (((unsigned) &TRISF)*8) + 4;
[; ;pic18f67k40.h: 46839: extern volatile __bit TRISF5 @ (((unsigned) &TRISF)*8) + 5;
[; ;pic18f67k40.h: 46841: extern volatile __bit TRISF6 @ (((unsigned) &TRISF)*8) + 6;
[; ;pic18f67k40.h: 46843: extern volatile __bit TRISF7 @ (((unsigned) &TRISF)*8) + 7;
[; ;pic18f67k40.h: 46845: extern volatile __bit TRISG0 @ (((unsigned) &TRISG)*8) + 0;
[; ;pic18f67k40.h: 46847: extern volatile __bit TRISG1 @ (((unsigned) &TRISG)*8) + 1;
[; ;pic18f67k40.h: 46849: extern volatile __bit TRISG2 @ (((unsigned) &TRISG)*8) + 2;
[; ;pic18f67k40.h: 46851: extern volatile __bit TRISG3 @ (((unsigned) &TRISG)*8) + 3;
[; ;pic18f67k40.h: 46853: extern volatile __bit TRISG4 @ (((unsigned) &TRISG)*8) + 4;
[; ;pic18f67k40.h: 46855: extern volatile __bit TRISG6 @ (((unsigned) &TRISG)*8) + 6;
[; ;pic18f67k40.h: 46857: extern volatile __bit TRISG7 @ (((unsigned) &TRISG)*8) + 7;
[; ;pic18f67k40.h: 46859: extern volatile __bit TRISH0 @ (((unsigned) &TRISH)*8) + 0;
[; ;pic18f67k40.h: 46861: extern volatile __bit TRISH1 @ (((unsigned) &TRISH)*8) + 1;
[; ;pic18f67k40.h: 46863: extern volatile __bit TRISH2 @ (((unsigned) &TRISH)*8) + 2;
[; ;pic18f67k40.h: 46865: extern volatile __bit TRISH3 @ (((unsigned) &TRISH)*8) + 3;
[; ;pic18f67k40.h: 46867: extern volatile __bit TSEL0 @ (((unsigned) &SCANTRIG)*8) + 0;
[; ;pic18f67k40.h: 46869: extern volatile __bit TSEL1 @ (((unsigned) &SCANTRIG)*8) + 1;
[; ;pic18f67k40.h: 46871: extern volatile __bit TSEL2 @ (((unsigned) &SCANTRIG)*8) + 2;
[; ;pic18f67k40.h: 46873: extern volatile __bit TSEL3 @ (((unsigned) &SCANTRIG)*8) + 3;
[; ;pic18f67k40.h: 46875: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic18f67k40.h: 46877: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic18f67k40.h: 46879: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f67k40.h: 46881: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f67k40.h: 46883: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f67k40.h: 46885: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f67k40.h: 46887: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f67k40.h: 46889: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic18f67k40.h: 46891: extern volatile __bit TX1IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f67k40.h: 46893: extern volatile __bit TX1IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f67k40.h: 46895: extern volatile __bit TX1IP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f67k40.h: 46897: extern volatile __bit TX1PPS0 @ (((unsigned) &TX1PPS)*8) + 0;
[; ;pic18f67k40.h: 46899: extern volatile __bit TX1PPS1 @ (((unsigned) &TX1PPS)*8) + 1;
[; ;pic18f67k40.h: 46901: extern volatile __bit TX1PPS2 @ (((unsigned) &TX1PPS)*8) + 2;
[; ;pic18f67k40.h: 46903: extern volatile __bit TX1PPS3 @ (((unsigned) &TX1PPS)*8) + 3;
[; ;pic18f67k40.h: 46905: extern volatile __bit TX1PPS4 @ (((unsigned) &TX1PPS)*8) + 4;
[; ;pic18f67k40.h: 46907: extern volatile __bit TX1PPS5 @ (((unsigned) &TX1PPS)*8) + 5;
[; ;pic18f67k40.h: 46909: extern volatile __bit TX2IE @ (((unsigned) &PIE3)*8) + 6;
[; ;pic18f67k40.h: 46911: extern volatile __bit TX2IF @ (((unsigned) &PIR3)*8) + 6;
[; ;pic18f67k40.h: 46913: extern volatile __bit TX2IP @ (((unsigned) &IPR3)*8) + 6;
[; ;pic18f67k40.h: 46915: extern volatile __bit TX2PPS0 @ (((unsigned) &TX2PPS)*8) + 0;
[; ;pic18f67k40.h: 46917: extern volatile __bit TX2PPS1 @ (((unsigned) &TX2PPS)*8) + 1;
[; ;pic18f67k40.h: 46919: extern volatile __bit TX2PPS2 @ (((unsigned) &TX2PPS)*8) + 2;
[; ;pic18f67k40.h: 46921: extern volatile __bit TX2PPS3 @ (((unsigned) &TX2PPS)*8) + 3;
[; ;pic18f67k40.h: 46923: extern volatile __bit TX2PPS4 @ (((unsigned) &TX2PPS)*8) + 4;
[; ;pic18f67k40.h: 46925: extern volatile __bit TX2PPS5 @ (((unsigned) &TX2PPS)*8) + 5;
[; ;pic18f67k40.h: 46927: extern volatile __bit TX3IE @ (((unsigned) &PIE4)*8) + 0;
[; ;pic18f67k40.h: 46929: extern volatile __bit TX3IF @ (((unsigned) &PIR4)*8) + 0;
[; ;pic18f67k40.h: 46931: extern volatile __bit TX3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f67k40.h: 46933: extern volatile __bit TX3PPS0 @ (((unsigned) &TX3PPS)*8) + 0;
[; ;pic18f67k40.h: 46935: extern volatile __bit TX3PPS1 @ (((unsigned) &TX3PPS)*8) + 1;
[; ;pic18f67k40.h: 46937: extern volatile __bit TX3PPS2 @ (((unsigned) &TX3PPS)*8) + 2;
[; ;pic18f67k40.h: 46939: extern volatile __bit TX3PPS3 @ (((unsigned) &TX3PPS)*8) + 3;
[; ;pic18f67k40.h: 46941: extern volatile __bit TX3PPS4 @ (((unsigned) &TX3PPS)*8) + 4;
[; ;pic18f67k40.h: 46943: extern volatile __bit TX3PPS5 @ (((unsigned) &TX3PPS)*8) + 5;
[; ;pic18f67k40.h: 46945: extern volatile __bit TX4IE @ (((unsigned) &PIE4)*8) + 2;
[; ;pic18f67k40.h: 46947: extern volatile __bit TX4IF @ (((unsigned) &PIR4)*8) + 2;
[; ;pic18f67k40.h: 46949: extern volatile __bit TX4IP @ (((unsigned) &IPR4)*8) + 2;
[; ;pic18f67k40.h: 46951: extern volatile __bit TX4PPS0 @ (((unsigned) &TX4PPS)*8) + 0;
[; ;pic18f67k40.h: 46953: extern volatile __bit TX4PPS1 @ (((unsigned) &TX4PPS)*8) + 1;
[; ;pic18f67k40.h: 46955: extern volatile __bit TX4PPS2 @ (((unsigned) &TX4PPS)*8) + 2;
[; ;pic18f67k40.h: 46957: extern volatile __bit TX4PPS3 @ (((unsigned) &TX4PPS)*8) + 3;
[; ;pic18f67k40.h: 46959: extern volatile __bit TX4PPS4 @ (((unsigned) &TX4PPS)*8) + 4;
[; ;pic18f67k40.h: 46961: extern volatile __bit TX4PPS5 @ (((unsigned) &TX4PPS)*8) + 5;
[; ;pic18f67k40.h: 46963: extern volatile __bit TX5IE @ (((unsigned) &PIE4)*8) + 4;
[; ;pic18f67k40.h: 46965: extern volatile __bit TX5IF @ (((unsigned) &PIR4)*8) + 4;
[; ;pic18f67k40.h: 46967: extern volatile __bit TX5IP @ (((unsigned) &IPR4)*8) + 4;
[; ;pic18f67k40.h: 46969: extern volatile __bit TX5PPS0 @ (((unsigned) &TX5PPS)*8) + 0;
[; ;pic18f67k40.h: 46971: extern volatile __bit TX5PPS1 @ (((unsigned) &TX5PPS)*8) + 1;
[; ;pic18f67k40.h: 46973: extern volatile __bit TX5PPS2 @ (((unsigned) &TX5PPS)*8) + 2;
[; ;pic18f67k40.h: 46975: extern volatile __bit TX5PPS3 @ (((unsigned) &TX5PPS)*8) + 3;
[; ;pic18f67k40.h: 46977: extern volatile __bit TX5PPS4 @ (((unsigned) &TX5PPS)*8) + 4;
[; ;pic18f67k40.h: 46979: extern volatile __bit TX5PPS5 @ (((unsigned) &TX5PPS)*8) + 5;
[; ;pic18f67k40.h: 46981: extern volatile __bit TX8_9 @ (((unsigned) &TX1STA)*8) + 6;
[; ;pic18f67k40.h: 46983: extern volatile __bit TX8_92 @ (((unsigned) &TX2STA)*8) + 6;
[; ;pic18f67k40.h: 46985: extern volatile __bit TXB0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f67k40.h: 46987: extern volatile __bit TXB1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f67k40.h: 46989: extern volatile __bit TXB2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f67k40.h: 46991: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f67k40.h: 46993: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f67k40.h: 46995: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f67k40.h: 46997: extern volatile __bit TXCKP @ (((unsigned) &BAUD1CON)*8) + 4;
[; ;pic18f67k40.h: 46999: extern volatile __bit TXCKP1 @ (((unsigned) &BAUD1CON)*8) + 4;
[; ;pic18f67k40.h: 47001: extern volatile __bit TXCKP2 @ (((unsigned) &BAUD2CON)*8) + 4;
[; ;pic18f67k40.h: 47003: extern volatile __bit TXD8 @ (((unsigned) &TX1STA)*8) + 0;
[; ;pic18f67k40.h: 47005: extern volatile __bit TXD82 @ (((unsigned) &TX2STA)*8) + 0;
[; ;pic18f67k40.h: 47007: extern volatile __bit UA1 @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f67k40.h: 47009: extern volatile __bit UA2 @ (((unsigned) &SSP2STAT)*8) + 1;
[; ;pic18f67k40.h: 47011: extern volatile __bit UART1MD @ (((unsigned) &PMD5)*8) + 2;
[; ;pic18f67k40.h: 47013: extern volatile __bit UART2MD @ (((unsigned) &PMD5)*8) + 3;
[; ;pic18f67k40.h: 47015: extern volatile __bit UART3MD @ (((unsigned) &PMD5)*8) + 4;
[; ;pic18f67k40.h: 47017: extern volatile __bit UART4MD @ (((unsigned) &PMD5)*8) + 5;
[; ;pic18f67k40.h: 47019: extern volatile __bit UART5MD @ (((unsigned) &PMD5)*8) + 6;
[; ;pic18f67k40.h: 47021: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f67k40.h: 47023: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f67k40.h: 47025: extern volatile __bit VREGPM0 @ (((unsigned) &VREGCON)*8) + 0;
[; ;pic18f67k40.h: 47027: extern volatile __bit VREGPM1 @ (((unsigned) &VREGCON)*8) + 1;
[; ;pic18f67k40.h: 47029: extern volatile __bit WCOL1 @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f67k40.h: 47031: extern volatile __bit WCOL2 @ (((unsigned) &SSP2CON1)*8) + 7;
[; ;pic18f67k40.h: 47033: extern volatile __bit WDT0 @ (((unsigned) &WDTL)*8) + 0;
[; ;pic18f67k40.h: 47035: extern volatile __bit WDT1 @ (((unsigned) &WDTL)*8) + 1;
[; ;pic18f67k40.h: 47037: extern volatile __bit WDT10 @ (((unsigned) &WDTH)*8) + 2;
[; ;pic18f67k40.h: 47039: extern volatile __bit WDT11 @ (((unsigned) &WDTH)*8) + 3;
[; ;pic18f67k40.h: 47041: extern volatile __bit WDT12 @ (((unsigned) &WDTH)*8) + 4;
[; ;pic18f67k40.h: 47043: extern volatile __bit WDT13 @ (((unsigned) &WDTH)*8) + 5;
[; ;pic18f67k40.h: 47045: extern volatile __bit WDT14 @ (((unsigned) &WDTH)*8) + 6;
[; ;pic18f67k40.h: 47047: extern volatile __bit WDT15 @ (((unsigned) &WDTH)*8) + 7;
[; ;pic18f67k40.h: 47049: extern volatile __bit WDT16 @ (((unsigned) &WDTU)*8) + 0;
[; ;pic18f67k40.h: 47051: extern volatile __bit WDT17 @ (((unsigned) &WDTU)*8) + 1;
[; ;pic18f67k40.h: 47053: extern volatile __bit WDT18 @ (((unsigned) &WDTU)*8) + 3;
[; ;pic18f67k40.h: 47055: extern volatile __bit WDT19 @ (((unsigned) &WDTU)*8) + 4;
[; ;pic18f67k40.h: 47057: extern volatile __bit WDT2 @ (((unsigned) &WDTL)*8) + 2;
[; ;pic18f67k40.h: 47059: extern volatile __bit WDT20 @ (((unsigned) &WDTU)*8) + 5;
[; ;pic18f67k40.h: 47061: extern volatile __bit WDT21 @ (((unsigned) &WDTU)*8) + 6;
[; ;pic18f67k40.h: 47063: extern volatile __bit WDT22 @ (((unsigned) &WDTU)*8) + 7;
[; ;pic18f67k40.h: 47065: extern volatile __bit WDT3 @ (((unsigned) &WDTL)*8) + 3;
[; ;pic18f67k40.h: 47067: extern volatile __bit WDT4 @ (((unsigned) &WDTL)*8) + 4;
[; ;pic18f67k40.h: 47069: extern volatile __bit WDT5 @ (((unsigned) &WDTL)*8) + 5;
[; ;pic18f67k40.h: 47071: extern volatile __bit WDT6 @ (((unsigned) &WDTL)*8) + 6;
[; ;pic18f67k40.h: 47073: extern volatile __bit WDT7 @ (((unsigned) &WDTL)*8) + 7;
[; ;pic18f67k40.h: 47075: extern volatile __bit WDT8 @ (((unsigned) &WDTH)*8) + 0;
[; ;pic18f67k40.h: 47077: extern volatile __bit WDT9 @ (((unsigned) &WDTH)*8) + 1;
[; ;pic18f67k40.h: 47079: extern volatile __bit WDTCS0 @ (((unsigned) &WDTCON1)*8) + 4;
[; ;pic18f67k40.h: 47081: extern volatile __bit WDTCS1 @ (((unsigned) &WDTCON1)*8) + 5;
[; ;pic18f67k40.h: 47083: extern volatile __bit WDTCS2 @ (((unsigned) &WDTCON1)*8) + 6;
[; ;pic18f67k40.h: 47085: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON0)*8) + 1;
[; ;pic18f67k40.h: 47087: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON0)*8) + 2;
[; ;pic18f67k40.h: 47089: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON0)*8) + 3;
[; ;pic18f67k40.h: 47091: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON0)*8) + 4;
[; ;pic18f67k40.h: 47093: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON0)*8) + 5;
[; ;pic18f67k40.h: 47095: extern volatile __bit WDTPSCNT0 @ (((unsigned) &WDTL)*8) + 0;
[; ;pic18f67k40.h: 47097: extern volatile __bit WDTPSCNT1 @ (((unsigned) &WDTL)*8) + 1;
[; ;pic18f67k40.h: 47099: extern volatile __bit WDTPSCNT10 @ (((unsigned) &WDTH)*8) + 2;
[; ;pic18f67k40.h: 47101: extern volatile __bit WDTPSCNT11 @ (((unsigned) &WDTH)*8) + 3;
[; ;pic18f67k40.h: 47103: extern volatile __bit WDTPSCNT12 @ (((unsigned) &WDTH)*8) + 4;
[; ;pic18f67k40.h: 47105: extern volatile __bit WDTPSCNT13 @ (((unsigned) &WDTH)*8) + 5;
[; ;pic18f67k40.h: 47107: extern volatile __bit WDTPSCNT14 @ (((unsigned) &WDTH)*8) + 6;
[; ;pic18f67k40.h: 47109: extern volatile __bit WDTPSCNT15 @ (((unsigned) &WDTH)*8) + 7;
[; ;pic18f67k40.h: 47111: extern volatile __bit WDTPSCNT16 @ (((unsigned) &WDTU)*8) + 0;
[; ;pic18f67k40.h: 47113: extern volatile __bit WDTPSCNT17 @ (((unsigned) &WDTU)*8) + 1;
[; ;pic18f67k40.h: 47115: extern volatile __bit WDTPSCNT18 @ (((unsigned) &WDTU)*8) + 2;
[; ;pic18f67k40.h: 47117: extern volatile __bit WDTPSCNT19 @ (((unsigned) &WDTU)*8) + 3;
[; ;pic18f67k40.h: 47119: extern volatile __bit WDTPSCNT2 @ (((unsigned) &WDTL)*8) + 2;
[; ;pic18f67k40.h: 47121: extern volatile __bit WDTPSCNT20 @ (((unsigned) &WDTU)*8) + 4;
[; ;pic18f67k40.h: 47123: extern volatile __bit WDTPSCNT21 @ (((unsigned) &WDTU)*8) + 5;
[; ;pic18f67k40.h: 47125: extern volatile __bit WDTPSCNT22 @ (((unsigned) &WDTU)*8) + 6;
[; ;pic18f67k40.h: 47127: extern volatile __bit WDTPSCNT3 @ (((unsigned) &WDTL)*8) + 3;
[; ;pic18f67k40.h: 47129: extern volatile __bit WDTPSCNT4 @ (((unsigned) &WDTL)*8) + 4;
[; ;pic18f67k40.h: 47131: extern volatile __bit WDTPSCNT5 @ (((unsigned) &WDTL)*8) + 5;
[; ;pic18f67k40.h: 47133: extern volatile __bit WDTPSCNT6 @ (((unsigned) &WDTL)*8) + 6;
[; ;pic18f67k40.h: 47135: extern volatile __bit WDTPSCNT7 @ (((unsigned) &WDTL)*8) + 7;
[; ;pic18f67k40.h: 47137: extern volatile __bit WDTPSCNT8 @ (((unsigned) &WDTH)*8) + 0;
[; ;pic18f67k40.h: 47139: extern volatile __bit WDTPSCNT9 @ (((unsigned) &WDTH)*8) + 1;
[; ;pic18f67k40.h: 47141: extern volatile __bit WDTSEN @ (((unsigned) &WDTCON0)*8) + 0;
[; ;pic18f67k40.h: 47143: extern volatile __bit WDTSTATE @ (((unsigned) &WDTU)*8) + 2;
[; ;pic18f67k40.h: 47145: extern volatile __bit WDTTMR0 @ (((unsigned) &WDTU)*8) + 3;
[; ;pic18f67k40.h: 47147: extern volatile __bit WDTTMR1 @ (((unsigned) &WDTU)*8) + 4;
[; ;pic18f67k40.h: 47149: extern volatile __bit WDTTMR2 @ (((unsigned) &WDTU)*8) + 5;
[; ;pic18f67k40.h: 47151: extern volatile __bit WDTTMR3 @ (((unsigned) &WDTU)*8) + 6;
[; ;pic18f67k40.h: 47153: extern volatile __bit WDTTMR4 @ (((unsigned) &WDTU)*8) + 7;
[; ;pic18f67k40.h: 47155: extern volatile __bit WDTWINDOW0 @ (((unsigned) &WDTCON1)*8) + 0;
[; ;pic18f67k40.h: 47157: extern volatile __bit WDTWINDOW1 @ (((unsigned) &WDTCON1)*8) + 1;
[; ;pic18f67k40.h: 47159: extern volatile __bit WDTWINDOW2 @ (((unsigned) &WDTCON1)*8) + 2;
[; ;pic18f67k40.h: 47161: extern volatile __bit WDTWV @ (((unsigned) &PCON0)*8) + 5;
[; ;pic18f67k40.h: 47163: extern volatile __bit WINDOW0 @ (((unsigned) &WDTCON1)*8) + 0;
[; ;pic18f67k40.h: 47165: extern volatile __bit WINDOW1 @ (((unsigned) &WDTCON1)*8) + 1;
[; ;pic18f67k40.h: 47167: extern volatile __bit WINDOW2 @ (((unsigned) &WDTCON1)*8) + 2;
[; ;pic18f67k40.h: 47169: extern volatile __bit WPUA0 @ (((unsigned) &WPUA)*8) + 0;
[; ;pic18f67k40.h: 47171: extern volatile __bit WPUA1 @ (((unsigned) &WPUA)*8) + 1;
[; ;pic18f67k40.h: 47173: extern volatile __bit WPUA2 @ (((unsigned) &WPUA)*8) + 2;
[; ;pic18f67k40.h: 47175: extern volatile __bit WPUA3 @ (((unsigned) &WPUA)*8) + 3;
[; ;pic18f67k40.h: 47177: extern volatile __bit WPUA4 @ (((unsigned) &WPUA)*8) + 4;
[; ;pic18f67k40.h: 47179: extern volatile __bit WPUA5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic18f67k40.h: 47181: extern volatile __bit WPUA6 @ (((unsigned) &WPUA)*8) + 6;
[; ;pic18f67k40.h: 47183: extern volatile __bit WPUA7 @ (((unsigned) &WPUA)*8) + 7;
[; ;pic18f67k40.h: 47185: extern volatile __bit WPUB0 @ (((unsigned) &WPUB)*8) + 0;
[; ;pic18f67k40.h: 47187: extern volatile __bit WPUB1 @ (((unsigned) &WPUB)*8) + 1;
[; ;pic18f67k40.h: 47189: extern volatile __bit WPUB2 @ (((unsigned) &WPUB)*8) + 2;
[; ;pic18f67k40.h: 47191: extern volatile __bit WPUB3 @ (((unsigned) &WPUB)*8) + 3;
[; ;pic18f67k40.h: 47193: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic18f67k40.h: 47195: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic18f67k40.h: 47197: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic18f67k40.h: 47199: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic18f67k40.h: 47201: extern volatile __bit WPUC0 @ (((unsigned) &WPUC)*8) + 0;
[; ;pic18f67k40.h: 47203: extern volatile __bit WPUC1 @ (((unsigned) &WPUC)*8) + 1;
[; ;pic18f67k40.h: 47205: extern volatile __bit WPUC2 @ (((unsigned) &WPUC)*8) + 2;
[; ;pic18f67k40.h: 47207: extern volatile __bit WPUC3 @ (((unsigned) &WPUC)*8) + 3;
[; ;pic18f67k40.h: 47209: extern volatile __bit WPUC4 @ (((unsigned) &WPUC)*8) + 4;
[; ;pic18f67k40.h: 47211: extern volatile __bit WPUC5 @ (((unsigned) &WPUC)*8) + 5;
[; ;pic18f67k40.h: 47213: extern volatile __bit WPUC6 @ (((unsigned) &WPUC)*8) + 6;
[; ;pic18f67k40.h: 47215: extern volatile __bit WPUC7 @ (((unsigned) &WPUC)*8) + 7;
[; ;pic18f67k40.h: 47217: extern volatile __bit WPUD0 @ (((unsigned) &WPUD)*8) + 0;
[; ;pic18f67k40.h: 47219: extern volatile __bit WPUD1 @ (((unsigned) &WPUD)*8) + 1;
[; ;pic18f67k40.h: 47221: extern volatile __bit WPUD2 @ (((unsigned) &WPUD)*8) + 2;
[; ;pic18f67k40.h: 47223: extern volatile __bit WPUD3 @ (((unsigned) &WPUD)*8) + 3;
[; ;pic18f67k40.h: 47225: extern volatile __bit WPUD4 @ (((unsigned) &WPUD)*8) + 4;
[; ;pic18f67k40.h: 47227: extern volatile __bit WPUD5 @ (((unsigned) &WPUD)*8) + 5;
[; ;pic18f67k40.h: 47229: extern volatile __bit WPUD6 @ (((unsigned) &WPUD)*8) + 6;
[; ;pic18f67k40.h: 47231: extern volatile __bit WPUD7 @ (((unsigned) &WPUD)*8) + 7;
[; ;pic18f67k40.h: 47233: extern volatile __bit WPUE0 @ (((unsigned) &WPUE)*8) + 0;
[; ;pic18f67k40.h: 47235: extern volatile __bit WPUE1 @ (((unsigned) &WPUE)*8) + 1;
[; ;pic18f67k40.h: 47237: extern volatile __bit WPUE2 @ (((unsigned) &WPUE)*8) + 2;
[; ;pic18f67k40.h: 47239: extern volatile __bit WPUE3 @ (((unsigned) &WPUE)*8) + 3;
[; ;pic18f67k40.h: 47241: extern volatile __bit WPUE4 @ (((unsigned) &WPUE)*8) + 4;
[; ;pic18f67k40.h: 47243: extern volatile __bit WPUE5 @ (((unsigned) &WPUE)*8) + 5;
[; ;pic18f67k40.h: 47245: extern volatile __bit WPUE6 @ (((unsigned) &WPUE)*8) + 6;
[; ;pic18f67k40.h: 47247: extern volatile __bit WPUE7 @ (((unsigned) &WPUE)*8) + 7;
[; ;pic18f67k40.h: 47249: extern volatile __bit WPUF0 @ (((unsigned) &WPUF)*8) + 0;
[; ;pic18f67k40.h: 47251: extern volatile __bit WPUF1 @ (((unsigned) &WPUF)*8) + 1;
[; ;pic18f67k40.h: 47253: extern volatile __bit WPUF2 @ (((unsigned) &WPUF)*8) + 2;
[; ;pic18f67k40.h: 47255: extern volatile __bit WPUF3 @ (((unsigned) &WPUF)*8) + 3;
[; ;pic18f67k40.h: 47257: extern volatile __bit WPUF4 @ (((unsigned) &WPUF)*8) + 4;
[; ;pic18f67k40.h: 47259: extern volatile __bit WPUF5 @ (((unsigned) &WPUF)*8) + 5;
[; ;pic18f67k40.h: 47261: extern volatile __bit WPUF6 @ (((unsigned) &WPUF)*8) + 6;
[; ;pic18f67k40.h: 47263: extern volatile __bit WPUF7 @ (((unsigned) &WPUF)*8) + 7;
[; ;pic18f67k40.h: 47265: extern volatile __bit WPUG0 @ (((unsigned) &WPUG)*8) + 0;
[; ;pic18f67k40.h: 47267: extern volatile __bit WPUG1 @ (((unsigned) &WPUG)*8) + 1;
[; ;pic18f67k40.h: 47269: extern volatile __bit WPUG2 @ (((unsigned) &WPUG)*8) + 2;
[; ;pic18f67k40.h: 47271: extern volatile __bit WPUG3 @ (((unsigned) &WPUG)*8) + 3;
[; ;pic18f67k40.h: 47273: extern volatile __bit WPUG4 @ (((unsigned) &WPUG)*8) + 4;
[; ;pic18f67k40.h: 47275: extern volatile __bit WPUG5 @ (((unsigned) &WPUG)*8) + 5;
[; ;pic18f67k40.h: 47277: extern volatile __bit WPUG6 @ (((unsigned) &WPUG)*8) + 6;
[; ;pic18f67k40.h: 47279: extern volatile __bit WPUG7 @ (((unsigned) &WPUG)*8) + 7;
[; ;pic18f67k40.h: 47281: extern volatile __bit WPUH0 @ (((unsigned) &WPUH)*8) + 0;
[; ;pic18f67k40.h: 47283: extern volatile __bit WPUH1 @ (((unsigned) &WPUH)*8) + 1;
[; ;pic18f67k40.h: 47285: extern volatile __bit WPUH2 @ (((unsigned) &WPUH)*8) + 2;
[; ;pic18f67k40.h: 47287: extern volatile __bit WPUH3 @ (((unsigned) &WPUH)*8) + 3;
[; ;pic18f67k40.h: 47289: extern volatile __bit WPUH4 @ (((unsigned) &WPUH)*8) + 4;
[; ;pic18f67k40.h: 47291: extern volatile __bit WPUH5 @ (((unsigned) &WPUH)*8) + 5;
[; ;pic18f67k40.h: 47293: extern volatile __bit WPUH6 @ (((unsigned) &WPUH)*8) + 6;
[; ;pic18f67k40.h: 47295: extern volatile __bit WPUH7 @ (((unsigned) &WPUH)*8) + 7;
[; ;pic18f67k40.h: 47297: extern volatile __bit WR @ (((unsigned) &NVMCON1)*8) + 1;
[; ;pic18f67k40.h: 47299: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f67k40.h: 47301: extern volatile __bit WREN @ (((unsigned) &NVMCON1)*8) + 2;
[; ;pic18f67k40.h: 47303: extern volatile __bit WRERR @ (((unsigned) &NVMCON1)*8) + 3;
[; ;pic18f67k40.h: 47305: extern volatile __bit WUE1 @ (((unsigned) &BAUD1CON)*8) + 1;
[; ;pic18f67k40.h: 47307: extern volatile __bit WUE2 @ (((unsigned) &BAUD2CON)*8) + 1;
[; ;pic18f67k40.h: 47309: extern volatile __bit X1 @ (((unsigned) &CRCXORL)*8) + 1;
[; ;pic18f67k40.h: 47311: extern volatile __bit X10 @ (((unsigned) &CRCXORH)*8) + 2;
[; ;pic18f67k40.h: 47313: extern volatile __bit X11 @ (((unsigned) &CRCXORH)*8) + 3;
[; ;pic18f67k40.h: 47315: extern volatile __bit X12 @ (((unsigned) &CRCXORH)*8) + 4;
[; ;pic18f67k40.h: 47317: extern volatile __bit X13 @ (((unsigned) &CRCXORH)*8) + 5;
[; ;pic18f67k40.h: 47319: extern volatile __bit X14 @ (((unsigned) &CRCXORH)*8) + 6;
[; ;pic18f67k40.h: 47321: extern volatile __bit X15 @ (((unsigned) &CRCXORH)*8) + 7;
[; ;pic18f67k40.h: 47323: extern volatile __bit X2 @ (((unsigned) &CRCXORL)*8) + 2;
[; ;pic18f67k40.h: 47325: extern volatile __bit X3 @ (((unsigned) &CRCXORL)*8) + 3;
[; ;pic18f67k40.h: 47327: extern volatile __bit X4 @ (((unsigned) &CRCXORL)*8) + 4;
[; ;pic18f67k40.h: 47329: extern volatile __bit X5 @ (((unsigned) &CRCXORL)*8) + 5;
[; ;pic18f67k40.h: 47331: extern volatile __bit X6 @ (((unsigned) &CRCXORL)*8) + 6;
[; ;pic18f67k40.h: 47333: extern volatile __bit X7 @ (((unsigned) &CRCXORL)*8) + 7;
[; ;pic18f67k40.h: 47335: extern volatile __bit X8 @ (((unsigned) &CRCXORH)*8) + 0;
[; ;pic18f67k40.h: 47337: extern volatile __bit X9 @ (((unsigned) &CRCXORH)*8) + 1;
[; ;pic18f67k40.h: 47339: extern volatile __bit ZCDIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f67k40.h: 47341: extern volatile __bit ZCDIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f67k40.h: 47343: extern volatile __bit ZCDINTN @ (((unsigned) &ZCDCON)*8) + 0;
[; ;pic18f67k40.h: 47345: extern volatile __bit ZCDINTP @ (((unsigned) &ZCDCON)*8) + 1;
[; ;pic18f67k40.h: 47347: extern volatile __bit ZCDIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f67k40.h: 47349: extern volatile __bit ZCDMD @ (((unsigned) &PMD3)*8) + 0;
[; ;pic18f67k40.h: 47351: extern volatile __bit ZCDOUT @ (((unsigned) &ZCDCON)*8) + 5;
[; ;pic18f67k40.h: 47353: extern volatile __bit ZCDPOL @ (((unsigned) &ZCDCON)*8) + 4;
[; ;pic18f67k40.h: 47355: extern volatile __bit ZCDSEN @ (((unsigned) &ZCDCON)*8) + 7;
[; ;pic18f67k40.h: 47357: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f67k40.h: 47359: extern volatile __bit nADDRESS1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f67k40.h: 47361: extern volatile __bit nADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f67k40.h: 47363: extern volatile __bit nBOR @ (((unsigned) &PCON0)*8) + 0;
[; ;pic18f67k40.h: 47365: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 5;
[; ;pic18f67k40.h: 47367: extern volatile __bit nPOR @ (((unsigned) &PCON0)*8) + 1;
[; ;pic18f67k40.h: 47369: extern volatile __bit nRI @ (((unsigned) &PCON0)*8) + 2;
[; ;pic18f67k40.h: 47371: extern volatile __bit nRMCLR @ (((unsigned) &PCON0)*8) + 3;
[; ;pic18f67k40.h: 47373: extern volatile __bit nRWDT @ (((unsigned) &PCON0)*8) + 4;
[; ;pic18f67k40.h: 47375: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f67k40.h: 47377: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f67k40.h: 47379: extern volatile __bit nT5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f67k40.h: 47381: extern volatile __bit nT7SYNC @ (((unsigned) &T7CON)*8) + 2;
[; ;pic18f67k40.h: 47383: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 6;
[; ;pic18f67k40.h: 47385: extern volatile __bit nWDTWV @ (((unsigned) &PCON0)*8) + 5;
[; ;pic18f67k40.h: 47387: extern volatile __bit nWRITE1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f67k40.h: 47389: extern volatile __bit nWRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 155: unsigned char __t1rd16on(void);
[; ;pic18.h: 156: unsigned char __t3rd16on(void);
[; ;pic18.h: 164: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 166: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 168: extern __nonreentrant void _delay3(unsigned char);
[; ;MELONPAN1_lib_ver1.20.h: 254: void analogSetup();
[; ;MELONPAN1_lib_ver1.20.h: 255: unsigned int analogRead(char channel);
[; ;MELONPAN1_lib_ver1.20.h: 257: void SPI_begin(unsigned int data);
[; ;MELONPAN1_lib_ver1.20.h: 258: void SPI_end();
[; ;MELONPAN1_lib_ver1.20.h: 259: char SPI_transfer(char send_data);
[; ;MELONPAN1_lib_ver1.20.h: 261: void I2C_begin(char data);
[; ;MELONPAN1_lib_ver1.20.h: 262: void I2C_start_condition();
[; ;MELONPAN1_lib_ver1.20.h: 263: void I2C_restart_condition();
[; ;MELONPAN1_lib_ver1.20.h: 264: void I2C_stop_condition();
[; ;MELONPAN1_lib_ver1.20.h: 265: char I2C_write(char data);
[; ;MELONPAN1_lib_ver1.20.h: 266: char I2C_read(char data);
[; ;MELONPAN1_lib_ver1.20.h: 268: char I2C_beginTransmission(char address,char status);
[; ;MELONPAN1_lib_ver1.20.h: 269: void I2C_endTransmission(char data);
[; ;MELONPAN1_lib_ver1.20.h: 271: void Serial1_begin(unsigned int speed,char data);
[; ;MELONPAN1_lib_ver1.20.h: 272: void Serial1_end();
[; ;MELONPAN1_lib_ver1.20.h: 273: char Serial1_read();
[; ;MELONPAN1_lib_ver1.20.h: 274: void Serial1_write(char send_data);
[; ;MELONPAN1_lib_ver1.20.h: 275: void Serial1_print(char str[]);
[; ;MELONPAN1_lib_ver1.20.h: 277: void Serial2_begin(unsigned int speed,char data);
[; ;MELONPAN1_lib_ver1.20.h: 278: void Serial2_end();
[; ;MELONPAN1_lib_ver1.20.h: 279: char Serial2_read();
[; ;MELONPAN1_lib_ver1.20.h: 280: void Serial2_write(char send_data);
[; ;MELONPAN1_lib_ver1.20.h: 281: void Serial2_print(char str[]);
[; ;MELONPAN1_lib_ver1.20.h: 283: void Serial3_begin(unsigned int speed,char data);
[; ;MELONPAN1_lib_ver1.20.h: 284: void Serial3_end();
[; ;MELONPAN1_lib_ver1.20.h: 285: char Serial3_read();
[; ;MELONPAN1_lib_ver1.20.h: 286: void Serial3_write(char send_data);
[; ;MELONPAN1_lib_ver1.20.h: 287: void Serial3_print(char str[]);
[; ;MELONPAN1_lib_ver1.20.h: 289: void Serial4_begin(unsigned int speed,char data);
[; ;MELONPAN1_lib_ver1.20.h: 290: void Serial4_end();
[; ;MELONPAN1_lib_ver1.20.h: 291: char Serial4_read();
[; ;MELONPAN1_lib_ver1.20.h: 292: void Serial4_write(char send_data);
[; ;MELONPAN1_lib_ver1.20.h: 293: void Serial4_print(char str[]);
[; ;MELONPAN1_lib_ver1.20.h: 295: void Serial5_begin(unsigned int speed,char data);
[; ;MELONPAN1_lib_ver1.20.h: 296: void Serial5_end();
[; ;MELONPAN1_lib_ver1.20.h: 297: char Serial5_read();
[; ;MELONPAN1_lib_ver1.20.h: 298: void Serial5_write(char send_data);
[; ;MELONPAN1_lib_ver1.20.h: 299: void Serial5_print(char str[]);
[; ;MELONPAN1_lib_ver1.20.h: 301: void TIMER0_setup(unsigned int data);
[; ;MELONPAN1_lib_ver1.20.h: 302: void TIMER0_8bit_set_count(char data);
[; ;MELONPAN1_lib_ver1.20.h: 303: char TIMER0_8bit_get_count(void);
[; ;MELONPAN1_lib_ver1.20.h: 304: void TIMER0_16bit_set_count(unsigned int data);
[; ;MELONPAN1_lib_ver1.20.h: 305: unsigned int TIMER0_16bit_get_count(void);
[; ;MELONPAN1_lib_ver1.20.h: 307: void TIMER1_setup(unsigned int data);
[; ;MELONPAN1_lib_ver1.20.h: 308: void TIMER1_off(void);
[; ;MELONPAN1_lib_ver1.20.h: 309: void TIMER1_set_count(unsigned int data);
[; ;MELONPAN1_lib_ver1.20.h: 310: unsigned int TIMER1_get_count(void);
[; ;MELONPAN1_lib_ver1.20.h: 312: void TIMER3_setup(unsigned int data);
[; ;MELONPAN1_lib_ver1.20.h: 313: void TIMER3_off(void);
[; ;MELONPAN1_lib_ver1.20.h: 314: void TIMER3_set_count(unsigned int data);
[; ;MELONPAN1_lib_ver1.20.h: 315: unsigned int TIMER3_get_count(void);
[; ;MELONPAN1_lib_ver1.20.h: 317: void TIMER5_setup(unsigned int data);
[; ;MELONPAN1_lib_ver1.20.h: 318: void TIMER5_off(void);
[; ;MELONPAN1_lib_ver1.20.h: 319: void TIMER5_set_count(unsigned int data);
[; ;MELONPAN1_lib_ver1.20.h: 320: unsigned int TIMER5_get_count(void);
[; ;MELONPAN1_lib_ver1.20.h: 322: void TIMER7_setup(unsigned int data);
[; ;MELONPAN1_lib_ver1.20.h: 323: void TIMER7_off(void);
[; ;MELONPAN1_lib_ver1.20.h: 324: void TIMER7_set_count(unsigned int data);
[; ;MELONPAN1_lib_ver1.20.h: 325: unsigned int TIMER7_get_count(void);
[; ;MELONPAN1_lib_ver1.20.h: 327: void TIMER2_setup(unsigned int data,char PR_num);
[; ;MELONPAN1_lib_ver1.20.h: 328: void TIMER2_off(void);
[; ;MELONPAN1_lib_ver1.20.h: 329: void TIMER2_set_count(char data);
[; ;MELONPAN1_lib_ver1.20.h: 330: char TIMER2_get_count(void);
[; ;MELONPAN1_lib_ver1.20.h: 332: void TIMER4_setup(unsigned int data,char PR_num);
[; ;MELONPAN1_lib_ver1.20.h: 333: void TIMER4_off(void);
[; ;MELONPAN1_lib_ver1.20.h: 334: void TIMER4_set_count(char data);
[; ;MELONPAN1_lib_ver1.20.h: 335: char TIMER4_get_count(void);
[; ;MELONPAN1_lib_ver1.20.h: 337: void TIMER6_setup(unsigned int data,char PR_num);
[; ;MELONPAN1_lib_ver1.20.h: 338: void TIMER6_off(void);
[; ;MELONPAN1_lib_ver1.20.h: 339: void TIMER6_set_count(char data);
[; ;MELONPAN1_lib_ver1.20.h: 340: char TIMER6_get_count(void);
[; ;MELONPAN1_lib_ver1.20.h: 342: void TIMER8_setup(unsigned int data,char PR_num);
[; ;MELONPAN1_lib_ver1.20.h: 343: void TIMER8_off(void);
[; ;MELONPAN1_lib_ver1.20.h: 344: void TIMER8_set_count(char data);
[; ;MELONPAN1_lib_ver1.20.h: 345: char TIMER8_get_count(void);
[; ;MELONPAN1_lib_ver1.20.h: 347: void enable_interrupts(char data);
[; ;MELONPAN1_lib_ver1.20.h: 348: void disable_interrupts(char data);
[; ;MELONPAN1_lib_ver1.20.h: 350: void char_to_ASCII(char ascii_buf[],char kaigyou_enable,char num);
[; ;MELONPAN1_lib_ver1.20.h: 351: void unsignedint_to_ASCII(char ascii_buf[],char kaigyou_enable,unsigned int num);
[; ;MELONPAN1_lib_ver1.20.h: 352: void signedint_to_ASCII(char ascii_buf[],char kaigyou_enable,signed int num);
[; ;MELONPAN1_lib_ver1.20.h: 353: void float_to_ASCII(char ascii_buf[],char kaigyou_enable,float num);
[; ;MELONPAN1_lib_ver1.20.h: 355: signed int abs_int(signed int data);
[; ;MELONPAN1_lib_ver1.20.h: 357: char bit_clear(char number,char bit_place);
[; ;MELONPAN1_lib_ver1.20.h: 358: char bit_test(char number,char bit_place);
[; ;MELONPAN1_lib_ver1.20.h: 359: int bit_test_int(int number,char bit_place);
[; ;MELONPAN1_lib_ver1.20.h: 360: char ten_bit_test(char data,char keta);
[; ;MELONPAN1_lib_ver1.20.h: 361: char ten_bit_test_unsignedint(unsigned int data,char keta);
"363 MELONPAN1_lib_ver1.20.h
[v _analogSetup `(v ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 363: void analogSetup(){
[e :U _analogSetup ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 364: ADCON1 = 0x00;
"364
[e = _ADCON1 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 365: ADCON2 = 0x00;
"365
[e = _ADCON2 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 366: ADCON3 = 0x00;
"366
[e = _ADCON3 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 367: ADCLK = 0x1F;
"367
[e = _ADCLK -> -> 31 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 368: ADREF = 0x00;
"368
[e = _ADREF -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 369: ADPRE = 0;
"369
[e = _ADPRE -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 370: ADACQ = 0;
"370
[e = _ADACQ -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 372: ADCON0 = 0x84;
"372
[e = _ADCON0 -> -> 132 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 373: }
"373
[e :UE 1925 ]
}
"375
[v _analogRead `(ui ~T0 @X0 1 ef1`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 375: unsigned int analogRead(char channel){
[e :U _analogRead ]
[v _channel `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 376: ADPCH=channel;
"376
[e = _ADPCH _channel ]
[; ;MELONPAN1_lib_ver1.20.h: 377: _delay((unsigned long)((50)*(64000000/4000000.0)));
"377
[e ( __delay (1 -> * -> -> 50 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;MELONPAN1_lib_ver1.20.h: 378: ADCON0bits.ADGO=1;
"378
[e = . . _ADCON0bits 0 0 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 379: while(ADCON0bits.ADGO);
"379
[e $U 1927  ]
[e :U 1928 ]
[e :U 1927 ]
[e $ != -> . . _ADCON0bits 0 0 `i -> -> -> 0 `i `Vuc `i 1928  ]
[e :U 1929 ]
[; ;MELONPAN1_lib_ver1.20.h: 380: return ((ADRESH << 8) + ADRESL) & 0x03FF;
"380
[e ) -> & + << -> _ADRESH `i -> 8 `i -> _ADRESL `i -> 1023 `i `ui ]
[e $UE 1926  ]
[; ;MELONPAN1_lib_ver1.20.h: 381: }
"381
[e :UE 1926 ]
}
"383
[v _SPI_begin `(v ~T0 @X0 1 ef1`ui ]
{
[; ;MELONPAN1_lib_ver1.20.h: 383: void SPI_begin(unsigned int data){
[e :U _SPI_begin ]
[v _data `ui ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 384: SSP1STAT=((char)(data>>8)) | 0x00;
"384
[e = _SSP1STAT -> | -> -> >> _data -> 8 `i `uc `i -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 385: SSP1CON1=((char)(data & 0x00ff)) | 0x20;
"385
[e = _SSP1CON1 -> | -> -> & _data -> -> 255 `i `ui `uc `i -> 32 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 386: }
"386
[e :UE 1930 ]
}
"388
[v _SPI_end `(v ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 388: void SPI_end(){
[e :U _SPI_end ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 389: SSP1CON1bits.SSPEN=0;
"389
[e = . . _SSP1CON1bits 0 2 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 390: }
"390
[e :UE 1931 ]
}
"392
[v _SPI_transfer `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 392: char SPI_transfer(char send_data){
[e :U _SPI_transfer ]
[v _send_data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 394: SSP1CON1bits.WCOL = 0;
"394
[e = . . _SSP1CON1bits 0 4 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 395: SSP1BUF = send_data;
"395
[e = _SSP1BUF _send_data ]
[; ;MELONPAN1_lib_ver1.20.h: 396: while(!SSP1STATbits.BF);
"396
[e $U 1933  ]
[e :U 1934 ]
[e :U 1933 ]
[e $ ! != -> . . _SSP1STATbits 2 0 `i -> -> -> 0 `i `Vuc `i 1934  ]
[e :U 1935 ]
[; ;MELONPAN1_lib_ver1.20.h: 397: return (SSP1BUF);
"397
[e ) _SSP1BUF ]
[e $UE 1932  ]
[; ;MELONPAN1_lib_ver1.20.h: 398: }
"398
[e :UE 1932 ]
}
"400
[v _I2C_begin `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 400: void I2C_begin(char data){
[e :U _I2C_begin ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 401: if(data==1){
"401
[e $ ! == -> _data `i -> 1 `i 1937  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 402: SSP2CON1=0x28;
"402
[e = _SSP2CON1 -> -> 40 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 403: SSP2CON3 = 0x00;
"403
[e = _SSP2CON3 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 404: SSP2ADD=159;
"404
[e = _SSP2ADD -> -> 159 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 405: SSP2STAT=0x80;
"405
[e = _SSP2STAT -> -> 128 `i `uc ]
"406
}
[; ;MELONPAN1_lib_ver1.20.h: 406: }else if(data==0){
[e $U 1938  ]
[e :U 1937 ]
[e $ ! == -> _data `i -> 0 `i 1939  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 407: SSP2CON1=0x28;
"407
[e = _SSP2CON1 -> -> 40 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 408: SSP2CON3 = 0x00;
"408
[e = _SSP2CON3 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 409: SSP2ADD=39;
"409
[e = _SSP2ADD -> -> 39 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 410: SSP2STAT=0;
"410
[e = _SSP2STAT -> -> 0 `i `uc ]
"411
}
[e :U 1939 ]
"412
[e :U 1938 ]
[; ;MELONPAN1_lib_ver1.20.h: 411: }
[; ;MELONPAN1_lib_ver1.20.h: 412: }
[e :UE 1936 ]
}
"414
[v _I2C_start_condition `(v ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 414: void I2C_start_condition(){
[e :U _I2C_start_condition ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 415: SSP2CON2bits.SEN=1;
"415
[e = . . _SSP2CON2bits 0 0 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 416: while(SSP2CON2bits.SEN);
"416
[e $U 1941  ]
[e :U 1942 ]
[e :U 1941 ]
[e $ != -> . . _SSP2CON2bits 0 0 `i -> -> -> 0 `i `Vuc `i 1942  ]
[e :U 1943 ]
[; ;MELONPAN1_lib_ver1.20.h: 417: }
"417
[e :UE 1940 ]
}
"419
[v _I2C_restart_condition `(v ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 419: void I2C_restart_condition(){
[e :U _I2C_restart_condition ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 420: SSP2CON2bits.RSEN=1;
"420
[e = . . _SSP2CON2bits 0 1 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 421: while(SSP2CON2bits.RSEN);
"421
[e $U 1945  ]
[e :U 1946 ]
[e :U 1945 ]
[e $ != -> . . _SSP2CON2bits 0 1 `i -> -> -> 0 `i `Vuc `i 1946  ]
[e :U 1947 ]
[; ;MELONPAN1_lib_ver1.20.h: 422: }
"422
[e :UE 1944 ]
}
"424
[v _I2C_stop_condition `(v ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 424: void I2C_stop_condition(){
[e :U _I2C_stop_condition ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 425: SSP2CON2bits.PEN=1;
"425
[e = . . _SSP2CON2bits 0 2 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 426: while(SSP2CON2bits.PEN);
"426
[e $U 1949  ]
[e :U 1950 ]
[e :U 1949 ]
[e $ != -> . . _SSP2CON2bits 0 2 `i -> -> -> 0 `i `Vuc `i 1950  ]
[e :U 1951 ]
[; ;MELONPAN1_lib_ver1.20.h: 427: }
"427
[e :UE 1948 ]
}
"429
[v _I2C_write `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 429: char I2C_write(char data){
[e :U _I2C_write ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 430: PIR3bits.SSP2IF=0;
"430
[e = . . _PIR3bits 0 2 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 431: SSP2BUF=data;
"431
[e = _SSP2BUF _data ]
[; ;MELONPAN1_lib_ver1.20.h: 432: while(!PIR3bits.SSP2IF);
"432
[e $U 1953  ]
[e :U 1954 ]
[e :U 1953 ]
[e $ ! != -> . . _PIR3bits 0 2 `i -> -> -> 0 `i `Vuc `i 1954  ]
[e :U 1955 ]
[; ;MELONPAN1_lib_ver1.20.h: 433: return SSP2CON2bits.ACKSTAT;
"433
[e ) . . _SSP2CON2bits 0 6 ]
[e $UE 1952  ]
[; ;MELONPAN1_lib_ver1.20.h: 434: }
"434
[e :UE 1952 ]
}
"436
[v _I2C_read `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 436: char I2C_read(char data){
[e :U _I2C_read ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 437: SSP2CON2bits.RCEN=1;
"437
[e = . . _SSP2CON2bits 0 3 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 438: while(!SSP2STATbits.BF);
"438
[e $U 1957  ]
[e :U 1958 ]
[e :U 1957 ]
[e $ ! != -> . . _SSP2STATbits 2 0 `i -> -> -> 0 `i `Vuc `i 1958  ]
[e :U 1959 ]
[; ;MELONPAN1_lib_ver1.20.h: 439: SSP2CON2bits.ACKDT=data;
"439
[e = . . _SSP2CON2bits 0 5 _data ]
[; ;MELONPAN1_lib_ver1.20.h: 440: SSP2CON2bits.ACKEN=1;
"440
[e = . . _SSP2CON2bits 0 4 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 441: while(SSP2CON2bits.ACKEN);
"441
[e $U 1960  ]
[e :U 1961 ]
[e :U 1960 ]
[e $ != -> . . _SSP2CON2bits 0 4 `i -> -> -> 0 `i `Vuc `i 1961  ]
[e :U 1962 ]
[; ;MELONPAN1_lib_ver1.20.h: 442: return SSP2BUF;
"442
[e ) _SSP2BUF ]
[e $UE 1956  ]
[; ;MELONPAN1_lib_ver1.20.h: 443: }
"443
[e :UE 1956 ]
}
"445
[v _I2C_beginTransmission `(uc ~T0 @X0 1 ef2`uc`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 445: char I2C_beginTransmission(char address,char status){
[e :U _I2C_beginTransmission ]
[v _address `uc ~T0 @X0 1 r1 ]
[v _status `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 446: I2C_start_condition();
"446
[e ( _I2C_start_condition ..  ]
[; ;MELONPAN1_lib_ver1.20.h: 447: return I2C_write((address<<1) | status);
"447
[e ) ( _I2C_write (1 -> | << -> _address `i -> 1 `i -> _status `i `uc ]
[e $UE 1963  ]
[; ;MELONPAN1_lib_ver1.20.h: 448: }
"448
[e :UE 1963 ]
}
"450
[v _I2C_endTransmission `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 450: void I2C_endTransmission(char data){
[e :U _I2C_endTransmission ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 451: if(data==1){
"451
[e $ ! == -> _data `i -> 1 `i 1965  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 452: I2C_stop_condition();
"452
[e ( _I2C_stop_condition ..  ]
"453
}
[; ;MELONPAN1_lib_ver1.20.h: 453: }else if(data==0){
[e $U 1966  ]
[e :U 1965 ]
[e $ ! == -> _data `i -> 0 `i 1967  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 454: I2C_restart_condition();
"454
[e ( _I2C_restart_condition ..  ]
"455
}
[e :U 1967 ]
"456
[e :U 1966 ]
[; ;MELONPAN1_lib_ver1.20.h: 455: }
[; ;MELONPAN1_lib_ver1.20.h: 456: }
[e :UE 1964 ]
}
"458
[v _Serial1_begin `(v ~T0 @X0 1 ef2`ui`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 458: void Serial1_begin(unsigned int speed,char data){
[e :U _Serial1_begin ]
[v _speed `ui ~T0 @X0 1 r1 ]
[v _data `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 459: if(speed==115200){
"459
[e $ ! == -> _speed `l -> 115200 `l 1969  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 460: SP1BRGH=0x00;
"460
[e = _SP1BRGH -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 461: SP1BRGL=0x8A;
"461
[e = _SP1BRGL -> -> 138 `i `uc ]
"462
}
[; ;MELONPAN1_lib_ver1.20.h: 462: }else if(speed==57600){
[e $U 1970  ]
[e :U 1969 ]
[e $ ! == -> _speed `l -> 57600 `l 1971  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 463: SP1BRGH=0x01;
"463
[e = _SP1BRGH -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 464: SP1BRGL=0x15;
"464
[e = _SP1BRGL -> -> 21 `i `uc ]
"465
}
[; ;MELONPAN1_lib_ver1.20.h: 465: }else if(speed==19200){
[e $U 1972  ]
[e :U 1971 ]
[e $ ! == _speed -> -> 19200 `i `ui 1973  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 466: SP1BRGH=0x03;
"466
[e = _SP1BRGH -> -> 3 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 467: SP1BRGL=0x40;
"467
[e = _SP1BRGL -> -> 64 `i `uc ]
"468
}
[; ;MELONPAN1_lib_ver1.20.h: 468: }else if(speed==9600){
[e $U 1974  ]
[e :U 1973 ]
[e $ ! == _speed -> -> 9600 `i `ui 1975  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 469: SP1BRGH=0x06;
"469
[e = _SP1BRGH -> -> 6 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 470: SP1BRGL=0x82;
"470
[e = _SP1BRGL -> -> 130 `i `uc ]
"471
}
[; ;MELONPAN1_lib_ver1.20.h: 471: }else if(speed==2400){
[e $U 1976  ]
[e :U 1975 ]
[e $ ! == _speed -> -> 2400 `i `ui 1977  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 472: SP1BRGH=0x1A;
"472
[e = _SP1BRGH -> -> 26 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 473: SP1BRGL=0x0A;
"473
[e = _SP1BRGL -> -> 10 `i `uc ]
"474
}
[; ;MELONPAN1_lib_ver1.20.h: 474: }else if(speed==1200){
[e $U 1978  ]
[e :U 1977 ]
[e $ ! == _speed -> -> 1200 `i `ui 1979  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 475: SP1BRGH=0x34;
"475
[e = _SP1BRGH -> -> 52 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 476: SP1BRGL=0x14;
"476
[e = _SP1BRGL -> -> 20 `i `uc ]
"477
}
[e :U 1979 ]
"479
[e :U 1978 ]
[e :U 1976 ]
[e :U 1974 ]
[e :U 1972 ]
[e :U 1970 ]
[; ;MELONPAN1_lib_ver1.20.h: 477: }
[; ;MELONPAN1_lib_ver1.20.h: 479: TX1STA=0x24;
[e = _TX1STA -> -> 36 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 480: RC1STA=0x90;
"480
[e = _RC1STA -> -> 144 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 481: BAUD1CON=0x08 | data;
"481
[e = _BAUD1CON -> | -> 8 `i -> _data `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 483: }
"483
[e :UE 1968 ]
}
"485
[v _Serial1_end `(v ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 485: void Serial1_end(){
[e :U _Serial1_end ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 486: TX1STA=0;
"486
[e = _TX1STA -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 487: RC1STA=0;
"487
[e = _RC1STA -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 488: }
"488
[e :UE 1980 ]
}
"490
[v _Serial1_read `(uc ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 490: char Serial1_read(){
[e :U _Serial1_read ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 491: while(!PIR3bits.RC1IF);
"491
[e $U 1982  ]
[e :U 1983 ]
[e :U 1982 ]
[e $ ! != -> . . _PIR3bits 0 5 `i -> -> -> 0 `i `Vuc `i 1983  ]
[e :U 1984 ]
[; ;MELONPAN1_lib_ver1.20.h: 492: return RC1REG;
"492
[e ) _RC1REG ]
[e $UE 1981  ]
[; ;MELONPAN1_lib_ver1.20.h: 493: }
"493
[e :UE 1981 ]
}
"495
[v _Serial1_write `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 495: void Serial1_write(char send_data){
[e :U _Serial1_write ]
[v _send_data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 496: while(!TX1STAbits.TRMT);
"496
[e $U 1986  ]
[e :U 1987 ]
[e :U 1986 ]
[e $ ! != -> . . _TX1STAbits 0 1 `i -> -> -> 0 `i `Vuc `i 1987  ]
[e :U 1988 ]
[; ;MELONPAN1_lib_ver1.20.h: 497: TX1REG=send_data;
"497
[e = _TX1REG _send_data ]
[; ;MELONPAN1_lib_ver1.20.h: 498: }
"498
[e :UE 1985 ]
}
"500
[v _Serial1_print `(v ~T0 @X0 1 ef1`*uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 500: void Serial1_print(char str[]){
[e :U _Serial1_print ]
[v _str `*uc ~T0 @X0 1 r1 ]
[f ]
"501
[v _i `uc ~T0 @X0 1 a ]
[; ;MELONPAN1_lib_ver1.20.h: 501: char i=0;
[e = _i -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 502: for(i=0;str[i]!='\0';i++){
"502
{
[e = _i -> -> 0 `i `uc ]
[e $U 1993  ]
[e :U 1990 ]
{
[; ;MELONPAN1_lib_ver1.20.h: 503: Serial1_write(str[i]);
"503
[e ( _Serial1_write (1 *U + _str * -> _i `ux -> -> # *U _str `ui `ux ]
[; ;MELONPAN1_lib_ver1.20.h: 504: _delay((unsigned long)((10)*(64000000/4000000.0)));
"504
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
"505
}
"502
[e ++ _i -> -> 1 `i `uc ]
[e :U 1993 ]
[e $ != -> *U + _str * -> _i `ux -> -> # *U _str `ui `ux `ui -> 0 `ui 1990  ]
[e :U 1991 ]
"505
}
[; ;MELONPAN1_lib_ver1.20.h: 505: }
[; ;MELONPAN1_lib_ver1.20.h: 506: }
"506
[e :UE 1989 ]
}
"508
[v _Serial2_begin `(v ~T0 @X0 1 ef2`ui`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 508: void Serial2_begin(unsigned int speed,char data){
[e :U _Serial2_begin ]
[v _speed `ui ~T0 @X0 1 r1 ]
[v _data `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 509: if(speed==115200){
"509
[e $ ! == -> _speed `l -> 115200 `l 1995  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 510: SP2BRGH=0x00;
"510
[e = _SP2BRGH -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 511: SP2BRGL=0x8A;
"511
[e = _SP2BRGL -> -> 138 `i `uc ]
"512
}
[; ;MELONPAN1_lib_ver1.20.h: 512: }else if(speed==57600){
[e $U 1996  ]
[e :U 1995 ]
[e $ ! == -> _speed `l -> 57600 `l 1997  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 513: SP2BRGH=0x01;
"513
[e = _SP2BRGH -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 514: SP2BRGL=0x15;
"514
[e = _SP2BRGL -> -> 21 `i `uc ]
"515
}
[; ;MELONPAN1_lib_ver1.20.h: 515: }else if(speed==19200){
[e $U 1998  ]
[e :U 1997 ]
[e $ ! == _speed -> -> 19200 `i `ui 1999  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 516: SP2BRGH=0x03;
"516
[e = _SP2BRGH -> -> 3 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 517: SP2BRGL=0x40;
"517
[e = _SP2BRGL -> -> 64 `i `uc ]
"518
}
[; ;MELONPAN1_lib_ver1.20.h: 518: }else if(speed==9600){
[e $U 2000  ]
[e :U 1999 ]
[e $ ! == _speed -> -> 9600 `i `ui 2001  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 519: SP2BRGH=0x06;
"519
[e = _SP2BRGH -> -> 6 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 520: SP2BRGL=0x82;
"520
[e = _SP2BRGL -> -> 130 `i `uc ]
"521
}
[; ;MELONPAN1_lib_ver1.20.h: 521: }else if(speed==2400){
[e $U 2002  ]
[e :U 2001 ]
[e $ ! == _speed -> -> 2400 `i `ui 2003  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 522: SP2BRGH=0x1A;
"522
[e = _SP2BRGH -> -> 26 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 523: SP2BRGL=0x0A;
"523
[e = _SP2BRGL -> -> 10 `i `uc ]
"524
}
[; ;MELONPAN1_lib_ver1.20.h: 524: }else if(speed==1200){
[e $U 2004  ]
[e :U 2003 ]
[e $ ! == _speed -> -> 1200 `i `ui 2005  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 525: SP2BRGH=0x34;
"525
[e = _SP2BRGH -> -> 52 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 526: SP2BRGL=0x14;
"526
[e = _SP2BRGL -> -> 20 `i `uc ]
"527
}
[e :U 2005 ]
"529
[e :U 2004 ]
[e :U 2002 ]
[e :U 2000 ]
[e :U 1998 ]
[e :U 1996 ]
[; ;MELONPAN1_lib_ver1.20.h: 527: }
[; ;MELONPAN1_lib_ver1.20.h: 529: TX2STA=0x24;
[e = _TX2STA -> -> 36 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 530: RC2STA=0x90;
"530
[e = _RC2STA -> -> 144 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 531: BAUD2CON=0x08 | data;
"531
[e = _BAUD2CON -> | -> 8 `i -> _data `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 533: }
"533
[e :UE 1994 ]
}
"535
[v _Serial2_end `(v ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 535: void Serial2_end(){
[e :U _Serial2_end ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 536: TX2STA=0;
"536
[e = _TX2STA -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 537: RC2STA=0;
"537
[e = _RC2STA -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 538: }
"538
[e :UE 2006 ]
}
"540
[v _Serial2_read `(uc ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 540: char Serial2_read(){
[e :U _Serial2_read ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 541: while(!PIR3bits.RC2IF);
"541
[e $U 2008  ]
[e :U 2009 ]
[e :U 2008 ]
[e $ ! != -> . . _PIR3bits 0 7 `i -> -> -> 0 `i `Vuc `i 2009  ]
[e :U 2010 ]
[; ;MELONPAN1_lib_ver1.20.h: 542: return RC2REG;
"542
[e ) _RC2REG ]
[e $UE 2007  ]
[; ;MELONPAN1_lib_ver1.20.h: 543: }
"543
[e :UE 2007 ]
}
"545
[v _Serial2_write `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 545: void Serial2_write(char send_data){
[e :U _Serial2_write ]
[v _send_data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 546: while(!TX2STAbits.TRMT);
"546
[e $U 2012  ]
[e :U 2013 ]
[e :U 2012 ]
[e $ ! != -> . . _TX2STAbits 0 1 `i -> -> -> 0 `i `Vuc `i 2013  ]
[e :U 2014 ]
[; ;MELONPAN1_lib_ver1.20.h: 547: TX2REG=send_data;
"547
[e = _TX2REG _send_data ]
[; ;MELONPAN1_lib_ver1.20.h: 548: }
"548
[e :UE 2011 ]
}
"550
[v _Serial2_print `(v ~T0 @X0 1 ef1`*uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 550: void Serial2_print(char str[]){
[e :U _Serial2_print ]
[v _str `*uc ~T0 @X0 1 r1 ]
[f ]
"551
[v _i `uc ~T0 @X0 1 a ]
[; ;MELONPAN1_lib_ver1.20.h: 551: char i=0;
[e = _i -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 552: for(i=0;str[i]!='\0';i++){
"552
{
[e = _i -> -> 0 `i `uc ]
[e $U 2019  ]
[e :U 2016 ]
{
[; ;MELONPAN1_lib_ver1.20.h: 553: Serial2_write(str[i]);
"553
[e ( _Serial2_write (1 *U + _str * -> _i `ux -> -> # *U _str `ui `ux ]
[; ;MELONPAN1_lib_ver1.20.h: 554: _delay((unsigned long)((10)*(64000000/4000000.0)));
"554
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
"555
}
"552
[e ++ _i -> -> 1 `i `uc ]
[e :U 2019 ]
[e $ != -> *U + _str * -> _i `ux -> -> # *U _str `ui `ux `ui -> 0 `ui 2016  ]
[e :U 2017 ]
"555
}
[; ;MELONPAN1_lib_ver1.20.h: 555: }
[; ;MELONPAN1_lib_ver1.20.h: 556: }
"556
[e :UE 2015 ]
}
"558
[v _Serial3_begin `(v ~T0 @X0 1 ef2`ui`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 558: void Serial3_begin(unsigned int speed,char data){
[e :U _Serial3_begin ]
[v _speed `ui ~T0 @X0 1 r1 ]
[v _data `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 559: if(speed==115200){
"559
[e $ ! == -> _speed `l -> 115200 `l 2021  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 560: SP3BRGH=0x00;
"560
[e = _SP3BRGH -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 561: SP3BRGL=0x8A;
"561
[e = _SP3BRGL -> -> 138 `i `uc ]
"562
}
[; ;MELONPAN1_lib_ver1.20.h: 562: }else if(speed==57600){
[e $U 2022  ]
[e :U 2021 ]
[e $ ! == -> _speed `l -> 57600 `l 2023  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 563: SP3BRGH=0x01;
"563
[e = _SP3BRGH -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 564: SP3BRGL=0x15;
"564
[e = _SP3BRGL -> -> 21 `i `uc ]
"565
}
[; ;MELONPAN1_lib_ver1.20.h: 565: }else if(speed==19200){
[e $U 2024  ]
[e :U 2023 ]
[e $ ! == _speed -> -> 19200 `i `ui 2025  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 566: SP3BRGH=0x03;
"566
[e = _SP3BRGH -> -> 3 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 567: SP3BRGL=0x40;
"567
[e = _SP3BRGL -> -> 64 `i `uc ]
"568
}
[; ;MELONPAN1_lib_ver1.20.h: 568: }else if(speed==9600){
[e $U 2026  ]
[e :U 2025 ]
[e $ ! == _speed -> -> 9600 `i `ui 2027  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 569: SP3BRGH=0x06;
"569
[e = _SP3BRGH -> -> 6 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 570: SP3BRGL=0x82;
"570
[e = _SP3BRGL -> -> 130 `i `uc ]
"571
}
[; ;MELONPAN1_lib_ver1.20.h: 571: }else if(speed==2400){
[e $U 2028  ]
[e :U 2027 ]
[e $ ! == _speed -> -> 2400 `i `ui 2029  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 572: SP3BRGH=0x1A;
"572
[e = _SP3BRGH -> -> 26 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 573: SP3BRGL=0x0A;
"573
[e = _SP3BRGL -> -> 10 `i `uc ]
"574
}
[; ;MELONPAN1_lib_ver1.20.h: 574: }else if(speed==1200){
[e $U 2030  ]
[e :U 2029 ]
[e $ ! == _speed -> -> 1200 `i `ui 2031  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 575: SP3BRGH=0x34;
"575
[e = _SP3BRGH -> -> 52 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 576: SP3BRGL=0x14;
"576
[e = _SP3BRGL -> -> 20 `i `uc ]
"577
}
[e :U 2031 ]
"579
[e :U 2030 ]
[e :U 2028 ]
[e :U 2026 ]
[e :U 2024 ]
[e :U 2022 ]
[; ;MELONPAN1_lib_ver1.20.h: 577: }
[; ;MELONPAN1_lib_ver1.20.h: 579: TX3STA=0x24;
[e = _TX3STA -> -> 36 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 580: RC3STA=0x90;
"580
[e = _RC3STA -> -> 144 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 581: BAUD3CON=0x08 | data;
"581
[e = _BAUD3CON -> | -> 8 `i -> _data `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 583: }
"583
[e :UE 2020 ]
}
"585
[v _Serial3_end `(v ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 585: void Serial3_end(){
[e :U _Serial3_end ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 586: TX3STA=0;
"586
[e = _TX3STA -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 587: RC3STA=0;
"587
[e = _RC3STA -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 588: }
"588
[e :UE 2032 ]
}
"590
[v _Serial3_read `(uc ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 590: char Serial3_read(){
[e :U _Serial3_read ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 591: while(!PIR4bits.RC3IF);
"591
[e $U 2034  ]
[e :U 2035 ]
[e :U 2034 ]
[e $ ! != -> . . _PIR4bits 0 1 `i -> -> -> 0 `i `Vuc `i 2035  ]
[e :U 2036 ]
[; ;MELONPAN1_lib_ver1.20.h: 592: return RC3REG;
"592
[e ) _RC3REG ]
[e $UE 2033  ]
[; ;MELONPAN1_lib_ver1.20.h: 593: }
"593
[e :UE 2033 ]
}
"595
[v _Serial3_write `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 595: void Serial3_write(char send_data){
[e :U _Serial3_write ]
[v _send_data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 596: while(!TX3STAbits.TRMT);
"596
[e $U 2038  ]
[e :U 2039 ]
[e :U 2038 ]
[e $ ! != -> . . _TX3STAbits 0 1 `i -> -> -> 0 `i `Vuc `i 2039  ]
[e :U 2040 ]
[; ;MELONPAN1_lib_ver1.20.h: 597: TX3REG=send_data;
"597
[e = _TX3REG _send_data ]
[; ;MELONPAN1_lib_ver1.20.h: 598: }
"598
[e :UE 2037 ]
}
"600
[v _Serial3_print `(v ~T0 @X0 1 ef1`*uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 600: void Serial3_print(char str[]){
[e :U _Serial3_print ]
[v _str `*uc ~T0 @X0 1 r1 ]
[f ]
"601
[v _i `uc ~T0 @X0 1 a ]
[; ;MELONPAN1_lib_ver1.20.h: 601: char i=0;
[e = _i -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 602: for(i=0;str[i]!='\0';i++){
"602
{
[e = _i -> -> 0 `i `uc ]
[e $U 2045  ]
[e :U 2042 ]
{
[; ;MELONPAN1_lib_ver1.20.h: 603: Serial3_write(str[i]);
"603
[e ( _Serial3_write (1 *U + _str * -> _i `ux -> -> # *U _str `ui `ux ]
[; ;MELONPAN1_lib_ver1.20.h: 604: _delay((unsigned long)((10)*(64000000/4000000.0)));
"604
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
"605
}
"602
[e ++ _i -> -> 1 `i `uc ]
[e :U 2045 ]
[e $ != -> *U + _str * -> _i `ux -> -> # *U _str `ui `ux `ui -> 0 `ui 2042  ]
[e :U 2043 ]
"605
}
[; ;MELONPAN1_lib_ver1.20.h: 605: }
[; ;MELONPAN1_lib_ver1.20.h: 606: }
"606
[e :UE 2041 ]
}
"608
[v _Serial4_begin `(v ~T0 @X0 1 ef2`ui`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 608: void Serial4_begin(unsigned int speed,char data){
[e :U _Serial4_begin ]
[v _speed `ui ~T0 @X0 1 r1 ]
[v _data `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 609: if(speed==115200){
"609
[e $ ! == -> _speed `l -> 115200 `l 2047  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 610: SP4BRGH=0x00;
"610
[e = _SP4BRGH -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 611: SP4BRGL=0x8A;
"611
[e = _SP4BRGL -> -> 138 `i `uc ]
"612
}
[; ;MELONPAN1_lib_ver1.20.h: 612: }else if(speed==57600){
[e $U 2048  ]
[e :U 2047 ]
[e $ ! == -> _speed `l -> 57600 `l 2049  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 613: SP4BRGH=0x01;
"613
[e = _SP4BRGH -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 614: SP4BRGL=0x15;
"614
[e = _SP4BRGL -> -> 21 `i `uc ]
"615
}
[; ;MELONPAN1_lib_ver1.20.h: 615: }else if(speed==19200){
[e $U 2050  ]
[e :U 2049 ]
[e $ ! == _speed -> -> 19200 `i `ui 2051  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 616: SP4BRGH=0x03;
"616
[e = _SP4BRGH -> -> 3 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 617: SP4BRGL=0x40;
"617
[e = _SP4BRGL -> -> 64 `i `uc ]
"618
}
[; ;MELONPAN1_lib_ver1.20.h: 618: }else if(speed==9600){
[e $U 2052  ]
[e :U 2051 ]
[e $ ! == _speed -> -> 9600 `i `ui 2053  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 619: SP4BRGH=0x06;
"619
[e = _SP4BRGH -> -> 6 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 620: SP4BRGL=0x82;
"620
[e = _SP4BRGL -> -> 130 `i `uc ]
"621
}
[; ;MELONPAN1_lib_ver1.20.h: 621: }else if(speed==2400){
[e $U 2054  ]
[e :U 2053 ]
[e $ ! == _speed -> -> 2400 `i `ui 2055  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 622: SP4BRGH=0x1A;
"622
[e = _SP4BRGH -> -> 26 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 623: SP4BRGL=0x0A;
"623
[e = _SP4BRGL -> -> 10 `i `uc ]
"624
}
[; ;MELONPAN1_lib_ver1.20.h: 624: }else if(speed==1200){
[e $U 2056  ]
[e :U 2055 ]
[e $ ! == _speed -> -> 1200 `i `ui 2057  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 625: SP4BRGH=0x34;
"625
[e = _SP4BRGH -> -> 52 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 626: SP4BRGL=0x14;
"626
[e = _SP4BRGL -> -> 20 `i `uc ]
"627
}
[e :U 2057 ]
"629
[e :U 2056 ]
[e :U 2054 ]
[e :U 2052 ]
[e :U 2050 ]
[e :U 2048 ]
[; ;MELONPAN1_lib_ver1.20.h: 627: }
[; ;MELONPAN1_lib_ver1.20.h: 629: TX4STA=0x24;
[e = _TX4STA -> -> 36 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 630: RC4STA=0x90;
"630
[e = _RC4STA -> -> 144 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 631: BAUD4CON=0x08 | data;
"631
[e = _BAUD4CON -> | -> 8 `i -> _data `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 633: }
"633
[e :UE 2046 ]
}
"635
[v _Serial4_end `(v ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 635: void Serial4_end(){
[e :U _Serial4_end ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 636: TX4STA=0;
"636
[e = _TX4STA -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 637: RC4STA=0;
"637
[e = _RC4STA -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 638: }
"638
[e :UE 2058 ]
}
"640
[v _Serial4_read `(uc ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 640: char Serial4_read(){
[e :U _Serial4_read ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 641: while(!PIR4bits.RC4IF);
"641
[e $U 2060  ]
[e :U 2061 ]
[e :U 2060 ]
[e $ ! != -> . . _PIR4bits 0 3 `i -> -> -> 0 `i `Vuc `i 2061  ]
[e :U 2062 ]
[; ;MELONPAN1_lib_ver1.20.h: 642: return RC4REG;
"642
[e ) _RC4REG ]
[e $UE 2059  ]
[; ;MELONPAN1_lib_ver1.20.h: 643: }
"643
[e :UE 2059 ]
}
"645
[v _Serial4_write `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 645: void Serial4_write(char send_data){
[e :U _Serial4_write ]
[v _send_data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 646: while(!TX4STAbits.TRMT);
"646
[e $U 2064  ]
[e :U 2065 ]
[e :U 2064 ]
[e $ ! != -> . . _TX4STAbits 0 1 `i -> -> -> 0 `i `Vuc `i 2065  ]
[e :U 2066 ]
[; ;MELONPAN1_lib_ver1.20.h: 647: TX4REG=send_data;
"647
[e = _TX4REG _send_data ]
[; ;MELONPAN1_lib_ver1.20.h: 648: }
"648
[e :UE 2063 ]
}
"650
[v _Serial4_print `(v ~T0 @X0 1 ef1`*uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 650: void Serial4_print(char str[]){
[e :U _Serial4_print ]
[v _str `*uc ~T0 @X0 1 r1 ]
[f ]
"651
[v _i `uc ~T0 @X0 1 a ]
[; ;MELONPAN1_lib_ver1.20.h: 651: char i=0;
[e = _i -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 652: for(i=0;str[i]!='\0';i++){
"652
{
[e = _i -> -> 0 `i `uc ]
[e $U 2071  ]
[e :U 2068 ]
{
[; ;MELONPAN1_lib_ver1.20.h: 653: Serial4_write(str[i]);
"653
[e ( _Serial4_write (1 *U + _str * -> _i `ux -> -> # *U _str `ui `ux ]
[; ;MELONPAN1_lib_ver1.20.h: 654: _delay((unsigned long)((10)*(64000000/4000000.0)));
"654
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
"655
}
"652
[e ++ _i -> -> 1 `i `uc ]
[e :U 2071 ]
[e $ != -> *U + _str * -> _i `ux -> -> # *U _str `ui `ux `ui -> 0 `ui 2068  ]
[e :U 2069 ]
"655
}
[; ;MELONPAN1_lib_ver1.20.h: 655: }
[; ;MELONPAN1_lib_ver1.20.h: 656: }
"656
[e :UE 2067 ]
}
"658
[v _Serial5_begin `(v ~T0 @X0 1 ef2`ui`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 658: void Serial5_begin(unsigned int speed,char data){
[e :U _Serial5_begin ]
[v _speed `ui ~T0 @X0 1 r1 ]
[v _data `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 659: if(speed==115200){
"659
[e $ ! == -> _speed `l -> 115200 `l 2073  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 660: SP5BRGH=0x00;
"660
[e = _SP5BRGH -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 661: SP5BRGL=0x8A;
"661
[e = _SP5BRGL -> -> 138 `i `uc ]
"662
}
[; ;MELONPAN1_lib_ver1.20.h: 662: }else if(speed==57600){
[e $U 2074  ]
[e :U 2073 ]
[e $ ! == -> _speed `l -> 57600 `l 2075  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 663: SP5BRGH=0x01;
"663
[e = _SP5BRGH -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 664: SP5BRGL=0x15;
"664
[e = _SP5BRGL -> -> 21 `i `uc ]
"665
}
[; ;MELONPAN1_lib_ver1.20.h: 665: }else if(speed==19200){
[e $U 2076  ]
[e :U 2075 ]
[e $ ! == _speed -> -> 19200 `i `ui 2077  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 666: SP5BRGH=0x03;
"666
[e = _SP5BRGH -> -> 3 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 667: SP5BRGL=0x40;
"667
[e = _SP5BRGL -> -> 64 `i `uc ]
"668
}
[; ;MELONPAN1_lib_ver1.20.h: 668: }else if(speed==9600){
[e $U 2078  ]
[e :U 2077 ]
[e $ ! == _speed -> -> 9600 `i `ui 2079  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 669: SP5BRGH=0x06;
"669
[e = _SP5BRGH -> -> 6 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 670: SP5BRGL=0x82;
"670
[e = _SP5BRGL -> -> 130 `i `uc ]
"671
}
[; ;MELONPAN1_lib_ver1.20.h: 671: }else if(speed==2400){
[e $U 2080  ]
[e :U 2079 ]
[e $ ! == _speed -> -> 2400 `i `ui 2081  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 672: SP5BRGH=0x1A;
"672
[e = _SP5BRGH -> -> 26 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 673: SP5BRGL=0x0A;
"673
[e = _SP5BRGL -> -> 10 `i `uc ]
"674
}
[; ;MELONPAN1_lib_ver1.20.h: 674: }else if(speed==1200){
[e $U 2082  ]
[e :U 2081 ]
[e $ ! == _speed -> -> 1200 `i `ui 2083  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 675: SP5BRGH=0x34;
"675
[e = _SP5BRGH -> -> 52 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 676: SP5BRGL=0x14;
"676
[e = _SP5BRGL -> -> 20 `i `uc ]
"677
}
[e :U 2083 ]
"679
[e :U 2082 ]
[e :U 2080 ]
[e :U 2078 ]
[e :U 2076 ]
[e :U 2074 ]
[; ;MELONPAN1_lib_ver1.20.h: 677: }
[; ;MELONPAN1_lib_ver1.20.h: 679: TX5STA=0x24;
[e = _TX5STA -> -> 36 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 680: RC5STA=0x90;
"680
[e = _RC5STA -> -> 144 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 681: BAUD5CON=0x08 | data;
"681
[e = _BAUD5CON -> | -> 8 `i -> _data `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 683: }
"683
[e :UE 2072 ]
}
"685
[v _Serial5_end `(v ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 685: void Serial5_end(){
[e :U _Serial5_end ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 686: TX5STA=0;
"686
[e = _TX5STA -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 687: RC5STA=0;
"687
[e = _RC5STA -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 688: }
"688
[e :UE 2084 ]
}
"690
[v _Serial5_read `(uc ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 690: char Serial5_read(){
[e :U _Serial5_read ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 691: while(!PIR4bits.RC5IF);
"691
[e $U 2086  ]
[e :U 2087 ]
[e :U 2086 ]
[e $ ! != -> . . _PIR4bits 0 5 `i -> -> -> 0 `i `Vuc `i 2087  ]
[e :U 2088 ]
[; ;MELONPAN1_lib_ver1.20.h: 692: return RC5REG;
"692
[e ) _RC5REG ]
[e $UE 2085  ]
[; ;MELONPAN1_lib_ver1.20.h: 693: }
"693
[e :UE 2085 ]
}
"695
[v _Serial5_write `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 695: void Serial5_write(char send_data){
[e :U _Serial5_write ]
[v _send_data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 696: while(!TX5STAbits.TRMT);
"696
[e $U 2090  ]
[e :U 2091 ]
[e :U 2090 ]
[e $ ! != -> . . _TX5STAbits 0 1 `i -> -> -> 0 `i `Vuc `i 2091  ]
[e :U 2092 ]
[; ;MELONPAN1_lib_ver1.20.h: 697: TX5REG=send_data;
"697
[e = _TX5REG _send_data ]
[; ;MELONPAN1_lib_ver1.20.h: 698: }
"698
[e :UE 2089 ]
}
"700
[v _Serial5_print `(v ~T0 @X0 1 ef1`*uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 700: void Serial5_print(char str[]){
[e :U _Serial5_print ]
[v _str `*uc ~T0 @X0 1 r1 ]
[f ]
"701
[v _i `uc ~T0 @X0 1 a ]
[; ;MELONPAN1_lib_ver1.20.h: 701: char i=0;
[e = _i -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 702: for(i=0;str[i]!='\0';i++){
"702
{
[e = _i -> -> 0 `i `uc ]
[e $U 2097  ]
[e :U 2094 ]
{
[; ;MELONPAN1_lib_ver1.20.h: 703: Serial5_write(str[i]);
"703
[e ( _Serial5_write (1 *U + _str * -> _i `ux -> -> # *U _str `ui `ux ]
[; ;MELONPAN1_lib_ver1.20.h: 704: _delay((unsigned long)((10)*(64000000/4000000.0)));
"704
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
"705
}
"702
[e ++ _i -> -> 1 `i `uc ]
[e :U 2097 ]
[e $ != -> *U + _str * -> _i `ux -> -> # *U _str `ui `ux `ui -> 0 `ui 2094  ]
[e :U 2095 ]
"705
}
[; ;MELONPAN1_lib_ver1.20.h: 705: }
[; ;MELONPAN1_lib_ver1.20.h: 706: }
"706
[e :UE 2093 ]
}
"708
[v _TIMER0_setup `(v ~T0 @X0 1 ef1`ui ]
{
[; ;MELONPAN1_lib_ver1.20.h: 708: void TIMER0_setup(unsigned int data){
[e :U _TIMER0_setup ]
[v _data `ui ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 709: T0CON1=(char)((data>>8) & 0xff);
"709
[e = _T0CON1 -> & >> _data -> 8 `i -> -> 255 `i `ui `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 710: T0CON0=((char)(data & 0xff)) | 0x80;
"710
[e = _T0CON0 -> | -> -> & _data -> -> 255 `i `ui `uc `i -> 128 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 711: }
"711
[e :UE 2098 ]
}
"713
[v _TIMER0_8bit_set_count `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 713: void TIMER0_8bit_set_count(char data){
[e :U _TIMER0_8bit_set_count ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 714: TMR0L=data;
"714
[e = _TMR0L _data ]
[; ;MELONPAN1_lib_ver1.20.h: 715: }
"715
[e :UE 2099 ]
}
"717
[v _TIMER0_8bit_get_count `(uc ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 717: char TIMER0_8bit_get_count(void){
[e :U _TIMER0_8bit_get_count ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 718: return TMR0L;
"718
[e ) _TMR0L ]
[e $UE 2100  ]
[; ;MELONPAN1_lib_ver1.20.h: 719: }
"719
[e :UE 2100 ]
}
"721
[v _TIMER0_16bit_set_count `(v ~T0 @X0 1 ef1`ui ]
{
[; ;MELONPAN1_lib_ver1.20.h: 721: void TIMER0_16bit_set_count(unsigned int data){
[e :U _TIMER0_16bit_set_count ]
[v _data `ui ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 722: TMR0H=(char)(data>>8);
"722
[e = _TMR0H -> >> _data -> 8 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 723: TMR0L=(char)(data);
"723
[e = _TMR0L -> _data `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 724: }
"724
[e :UE 2101 ]
}
"726
[v _TIMER0_16bit_get_count `(ui ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 726: unsigned int TIMER0_16bit_get_count(void){
[e :U _TIMER0_16bit_get_count ]
[f ]
"727
[v _tmr0_data `uc ~T0 @X0 1 a ]
"728
[v _tmr0_data_int `ui ~T0 @X0 1 a ]
[; ;MELONPAN1_lib_ver1.20.h: 727: char tmr0_data;
[; ;MELONPAN1_lib_ver1.20.h: 728: unsigned int tmr0_data_int;
[; ;MELONPAN1_lib_ver1.20.h: 729: tmr0_data=TMR0L;
"729
[e = _tmr0_data _TMR0L ]
[; ;MELONPAN1_lib_ver1.20.h: 730: tmr0_data_int=(unsigned int)TMR0H;
"730
[e = _tmr0_data_int -> _TMR0H `ui ]
[; ;MELONPAN1_lib_ver1.20.h: 731: tmr0_data_int=(tmr0_data_int<<8)+(unsigned int)tmr0_data;
"731
[e = _tmr0_data_int + << _tmr0_data_int -> 8 `i -> _tmr0_data `ui ]
[; ;MELONPAN1_lib_ver1.20.h: 732: return tmr0_data_int;
"732
[e ) _tmr0_data_int ]
[e $UE 2102  ]
[; ;MELONPAN1_lib_ver1.20.h: 733: }
"733
[e :UE 2102 ]
}
"735
[v _TIMER1_setup `(v ~T0 @X0 1 ef1`ui ]
{
[; ;MELONPAN1_lib_ver1.20.h: 735: void TIMER1_setup(unsigned int data){
[e :U _TIMER1_setup ]
[v _data `ui ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 736: T1GCON=0;
"736
[e = _T1GCON -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 737: TMR1CLK=(char)((data>>8) & 0xff);
"737
[e = _TMR1CLK -> & >> _data -> 8 `i -> -> 255 `i `ui `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 738: T1CON=((char)(data & 0xff)) | 0x03;
"738
[e = _T1CON -> | -> -> & _data -> -> 255 `i `ui `uc `i -> 3 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 739: }
"739
[e :UE 2103 ]
}
"741
[v _TIMER1_off `(v ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 741: void TIMER1_off(void){
[e :U _TIMER1_off ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 742: T1CONbits.ON=0;
"742
[e = . . _T1CONbits 1 0 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 743: }
"743
[e :UE 2104 ]
}
"745
[v _TIMER1_set_count `(v ~T0 @X0 1 ef1`ui ]
{
[; ;MELONPAN1_lib_ver1.20.h: 745: void TIMER1_set_count(unsigned int data){
[e :U _TIMER1_set_count ]
[v _data `ui ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 746: TMR1H=(char)(data>>8);
"746
[e = _TMR1H -> >> _data -> 8 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 747: TMR1L=(char)(data);
"747
[e = _TMR1L -> _data `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 748: }
"748
[e :UE 2105 ]
}
"750
[v _TIMER1_get_count `(ui ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 750: unsigned int TIMER1_get_count(void){
[e :U _TIMER1_get_count ]
[f ]
"751
[v _tmr1_data `uc ~T0 @X0 1 a ]
"752
[v _tmr1_data_int `ui ~T0 @X0 1 a ]
[; ;MELONPAN1_lib_ver1.20.h: 751: char tmr1_data;
[; ;MELONPAN1_lib_ver1.20.h: 752: unsigned int tmr1_data_int;
[; ;MELONPAN1_lib_ver1.20.h: 753: tmr1_data=TMR1L;
"753
[e = _tmr1_data _TMR1L ]
[; ;MELONPAN1_lib_ver1.20.h: 754: tmr1_data_int=(unsigned int)TMR1H;
"754
[e = _tmr1_data_int -> _TMR1H `ui ]
[; ;MELONPAN1_lib_ver1.20.h: 755: tmr1_data_int=(tmr1_data_int<<8)+(unsigned int)tmr1_data;
"755
[e = _tmr1_data_int + << _tmr1_data_int -> 8 `i -> _tmr1_data `ui ]
[; ;MELONPAN1_lib_ver1.20.h: 756: return tmr1_data_int;
"756
[e ) _tmr1_data_int ]
[e $UE 2106  ]
[; ;MELONPAN1_lib_ver1.20.h: 757: }
"757
[e :UE 2106 ]
}
"759
[v _TIMER3_setup `(v ~T0 @X0 1 ef1`ui ]
{
[; ;MELONPAN1_lib_ver1.20.h: 759: void TIMER3_setup(unsigned int data){
[e :U _TIMER3_setup ]
[v _data `ui ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 760: T3GCON=0;
"760
[e = _T3GCON -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 761: TMR3CLK=(char)((data>>8) & 0xff);
"761
[e = _TMR3CLK -> & >> _data -> 8 `i -> -> 255 `i `ui `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 762: T3CON=((char)(data & 0xff)) | 0x03;
"762
[e = _T3CON -> | -> -> & _data -> -> 255 `i `ui `uc `i -> 3 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 763: }
"763
[e :UE 2107 ]
}
"765
[v _TIMER3_off `(v ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 765: void TIMER3_off(void){
[e :U _TIMER3_off ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 766: T3CONbits.ON=0;
"766
[e = . . _T3CONbits 1 0 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 767: }
"767
[e :UE 2108 ]
}
"769
[v _TIMER3_set_count `(v ~T0 @X0 1 ef1`ui ]
{
[; ;MELONPAN1_lib_ver1.20.h: 769: void TIMER3_set_count(unsigned int data){
[e :U _TIMER3_set_count ]
[v _data `ui ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 770: TMR3H=(char)(data>>8);
"770
[e = _TMR3H -> >> _data -> 8 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 771: TMR3L=(char)(data);
"771
[e = _TMR3L -> _data `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 772: }
"772
[e :UE 2109 ]
}
"774
[v _TIMER3_get_count `(ui ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 774: unsigned int TIMER3_get_count(void){
[e :U _TIMER3_get_count ]
[f ]
"775
[v _tmr3_data `uc ~T0 @X0 1 a ]
"776
[v _tmr3_data_int `ui ~T0 @X0 1 a ]
[; ;MELONPAN1_lib_ver1.20.h: 775: char tmr3_data;
[; ;MELONPAN1_lib_ver1.20.h: 776: unsigned int tmr3_data_int;
[; ;MELONPAN1_lib_ver1.20.h: 777: tmr3_data=TMR3L;
"777
[e = _tmr3_data _TMR3L ]
[; ;MELONPAN1_lib_ver1.20.h: 778: tmr3_data_int=(unsigned int)TMR3H;
"778
[e = _tmr3_data_int -> _TMR3H `ui ]
[; ;MELONPAN1_lib_ver1.20.h: 779: tmr3_data_int=(tmr3_data_int<<8)+(unsigned int)tmr3_data;
"779
[e = _tmr3_data_int + << _tmr3_data_int -> 8 `i -> _tmr3_data `ui ]
[; ;MELONPAN1_lib_ver1.20.h: 780: return tmr3_data_int;
"780
[e ) _tmr3_data_int ]
[e $UE 2110  ]
[; ;MELONPAN1_lib_ver1.20.h: 781: }
"781
[e :UE 2110 ]
}
"783
[v _TIMER5_setup `(v ~T0 @X0 1 ef1`ui ]
{
[; ;MELONPAN1_lib_ver1.20.h: 783: void TIMER5_setup(unsigned int data){
[e :U _TIMER5_setup ]
[v _data `ui ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 784: T5GCON=0;
"784
[e = _T5GCON -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 785: TMR5CLK=(char)((data>>8) & 0xff);
"785
[e = _TMR5CLK -> & >> _data -> 8 `i -> -> 255 `i `ui `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 786: T5CON=((char)(data & 0xff)) | 0x03;
"786
[e = _T5CON -> | -> -> & _data -> -> 255 `i `ui `uc `i -> 3 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 787: }
"787
[e :UE 2111 ]
}
"789
[v _TIMER5_off `(v ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 789: void TIMER5_off(void){
[e :U _TIMER5_off ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 790: T5CONbits.ON=0;
"790
[e = . . _T5CONbits 1 0 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 791: }
"791
[e :UE 2112 ]
}
"793
[v _TIMER5_set_count `(v ~T0 @X0 1 ef1`ui ]
{
[; ;MELONPAN1_lib_ver1.20.h: 793: void TIMER5_set_count(unsigned int data){
[e :U _TIMER5_set_count ]
[v _data `ui ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 794: TMR5H=(char)(data>>8);
"794
[e = _TMR5H -> >> _data -> 8 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 795: TMR5L=(char)(data);
"795
[e = _TMR5L -> _data `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 796: }
"796
[e :UE 2113 ]
}
"798
[v _TIMER5_get_count `(ui ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 798: unsigned int TIMER5_get_count(void){
[e :U _TIMER5_get_count ]
[f ]
"799
[v _tmr5_data `uc ~T0 @X0 1 a ]
"800
[v _tmr5_data_int `ui ~T0 @X0 1 a ]
[; ;MELONPAN1_lib_ver1.20.h: 799: char tmr5_data;
[; ;MELONPAN1_lib_ver1.20.h: 800: unsigned int tmr5_data_int;
[; ;MELONPAN1_lib_ver1.20.h: 801: tmr5_data=TMR5L;
"801
[e = _tmr5_data _TMR5L ]
[; ;MELONPAN1_lib_ver1.20.h: 802: tmr5_data_int=(unsigned int)TMR5H;
"802
[e = _tmr5_data_int -> _TMR5H `ui ]
[; ;MELONPAN1_lib_ver1.20.h: 803: tmr5_data_int=(tmr5_data_int<<8)+(unsigned int)tmr5_data;
"803
[e = _tmr5_data_int + << _tmr5_data_int -> 8 `i -> _tmr5_data `ui ]
[; ;MELONPAN1_lib_ver1.20.h: 804: return tmr5_data_int;
"804
[e ) _tmr5_data_int ]
[e $UE 2114  ]
[; ;MELONPAN1_lib_ver1.20.h: 805: }
"805
[e :UE 2114 ]
}
"807
[v _TIMER7_setup `(v ~T0 @X0 1 ef1`ui ]
{
[; ;MELONPAN1_lib_ver1.20.h: 807: void TIMER7_setup(unsigned int data){
[e :U _TIMER7_setup ]
[v _data `ui ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 808: T7GCON=0;
"808
[e = _T7GCON -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 809: TMR7CLK=(char)((data>>8) & 0xff);
"809
[e = _TMR7CLK -> & >> _data -> 8 `i -> -> 255 `i `ui `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 810: T7CON=((char)(data & 0xff)) | 0x03;
"810
[e = _T7CON -> | -> -> & _data -> -> 255 `i `ui `uc `i -> 3 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 811: }
"811
[e :UE 2115 ]
}
"813
[v _TIMER7_off `(v ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 813: void TIMER7_off(void){
[e :U _TIMER7_off ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 814: T7CONbits.ON=0;
"814
[e = . . _T7CONbits 1 0 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 815: }
"815
[e :UE 2116 ]
}
"817
[v _TIMER7_set_count `(v ~T0 @X0 1 ef1`ui ]
{
[; ;MELONPAN1_lib_ver1.20.h: 817: void TIMER7_set_count(unsigned int data){
[e :U _TIMER7_set_count ]
[v _data `ui ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 818: TMR7H=(char)(data>>8);
"818
[e = _TMR7H -> >> _data -> 8 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 819: TMR7L=(char)(data);
"819
[e = _TMR7L -> _data `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 820: }
"820
[e :UE 2117 ]
}
"822
[v _TIMER7_get_count `(ui ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 822: unsigned int TIMER7_get_count(void){
[e :U _TIMER7_get_count ]
[f ]
"823
[v _tmr7_data `uc ~T0 @X0 1 a ]
"824
[v _tmr7_data_int `ui ~T0 @X0 1 a ]
[; ;MELONPAN1_lib_ver1.20.h: 823: char tmr7_data;
[; ;MELONPAN1_lib_ver1.20.h: 824: unsigned int tmr7_data_int;
[; ;MELONPAN1_lib_ver1.20.h: 825: tmr7_data=TMR7L;
"825
[e = _tmr7_data _TMR7L ]
[; ;MELONPAN1_lib_ver1.20.h: 826: tmr7_data_int=(unsigned int)TMR7H;
"826
[e = _tmr7_data_int -> _TMR7H `ui ]
[; ;MELONPAN1_lib_ver1.20.h: 827: tmr7_data_int=(tmr7_data_int<<8)+(unsigned int)tmr7_data;
"827
[e = _tmr7_data_int + << _tmr7_data_int -> 8 `i -> _tmr7_data `ui ]
[; ;MELONPAN1_lib_ver1.20.h: 828: return tmr7_data_int;
"828
[e ) _tmr7_data_int ]
[e $UE 2118  ]
[; ;MELONPAN1_lib_ver1.20.h: 829: }
"829
[e :UE 2118 ]
}
"831
[v _TIMER2_setup `(v ~T0 @X0 1 ef2`ui`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 831: void TIMER2_setup(unsigned int data,char PR_num){
[e :U _TIMER2_setup ]
[v _data `ui ~T0 @X0 1 r1 ]
[v _PR_num `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 832: T2RST=0;
"832
[e = _T2RST -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 833: T2HLT=0;
"833
[e = _T2HLT -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 834: T2PR=PR_num;
"834
[e = _T2PR _PR_num ]
[; ;MELONPAN1_lib_ver1.20.h: 835: T2CLKCON=(char)((data>>8) & 0xff);
"835
[e = _T2CLKCON -> & >> _data -> 8 `i -> -> 255 `i `ui `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 836: T2CON=((char)(data & 0xff)) | 0x80;
"836
[e = _T2CON -> | -> -> & _data -> -> 255 `i `ui `uc `i -> 128 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 837: }
"837
[e :UE 2119 ]
}
"839
[v _TIMER2_off `(v ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 839: void TIMER2_off(void){
[e :U _TIMER2_off ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 840: T2CONbits.ON=0;
"840
[e = . . _T2CONbits 0 2 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 841: }
"841
[e :UE 2120 ]
}
"843
[v _TIMER2_set_count `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 843: void TIMER2_set_count(char data){
[e :U _TIMER2_set_count ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 844: TMR2=data;
"844
[e = _TMR2 _data ]
[; ;MELONPAN1_lib_ver1.20.h: 845: }
"845
[e :UE 2121 ]
}
"847
[v _TIMER2_get_count `(uc ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 847: char TIMER2_get_count(void){
[e :U _TIMER2_get_count ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 848: return TMR2;
"848
[e ) _TMR2 ]
[e $UE 2122  ]
[; ;MELONPAN1_lib_ver1.20.h: 849: }
"849
[e :UE 2122 ]
}
"851
[v _TIMER4_setup `(v ~T0 @X0 1 ef2`ui`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 851: void TIMER4_setup(unsigned int data,char PR_num){
[e :U _TIMER4_setup ]
[v _data `ui ~T0 @X0 1 r1 ]
[v _PR_num `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 852: T4RST=0;
"852
[e = _T4RST -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 853: T4HLT=0;
"853
[e = _T4HLT -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 854: T4PR=PR_num;
"854
[e = _T4PR _PR_num ]
[; ;MELONPAN1_lib_ver1.20.h: 855: T4CLKCON=(char)((data>>8) & 0xff);
"855
[e = _T4CLKCON -> & >> _data -> 8 `i -> -> 255 `i `ui `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 856: T4CON=((char)(data & 0xff)) | 0x80;
"856
[e = _T4CON -> | -> -> & _data -> -> 255 `i `ui `uc `i -> 128 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 857: }
"857
[e :UE 2123 ]
}
"859
[v _TIMER4_off `(v ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 859: void TIMER4_off(void){
[e :U _TIMER4_off ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 860: T4CONbits.ON=0;
"860
[e = . . _T4CONbits 0 2 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 861: }
"861
[e :UE 2124 ]
}
"863
[v _TIMER4_set_count `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 863: void TIMER4_set_count(char data){
[e :U _TIMER4_set_count ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 864: TMR4=data;
"864
[e = _TMR4 _data ]
[; ;MELONPAN1_lib_ver1.20.h: 865: }
"865
[e :UE 2125 ]
}
"867
[v _TIMER4_get_count `(uc ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 867: char TIMER4_get_count(void){
[e :U _TIMER4_get_count ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 868: return TMR4;
"868
[e ) _TMR4 ]
[e $UE 2126  ]
[; ;MELONPAN1_lib_ver1.20.h: 869: }
"869
[e :UE 2126 ]
}
"871
[v _TIMER6_setup `(v ~T0 @X0 1 ef2`ui`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 871: void TIMER6_setup(unsigned int data,char PR_num){
[e :U _TIMER6_setup ]
[v _data `ui ~T0 @X0 1 r1 ]
[v _PR_num `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 872: T6RST=0;
"872
[e = _T6RST -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 873: T6HLT=0;
"873
[e = _T6HLT -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 874: T6PR=PR_num;
"874
[e = _T6PR _PR_num ]
[; ;MELONPAN1_lib_ver1.20.h: 875: T6CLKCON=(char)((data>>8) & 0xff);
"875
[e = _T6CLKCON -> & >> _data -> 8 `i -> -> 255 `i `ui `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 876: T6CON=((char)(data & 0xff)) | 0x80;
"876
[e = _T6CON -> | -> -> & _data -> -> 255 `i `ui `uc `i -> 128 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 877: }
"877
[e :UE 2127 ]
}
"879
[v _TIMER6_off `(v ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 879: void TIMER6_off(void){
[e :U _TIMER6_off ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 880: T6CONbits.ON=0;
"880
[e = . . _T6CONbits 0 2 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 881: }
"881
[e :UE 2128 ]
}
"883
[v _TIMER6_set_count `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 883: void TIMER6_set_count(char data){
[e :U _TIMER6_set_count ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 884: TMR6=data;
"884
[e = _TMR6 _data ]
[; ;MELONPAN1_lib_ver1.20.h: 885: }
"885
[e :UE 2129 ]
}
"887
[v _TIMER6_get_count `(uc ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 887: char TIMER6_get_count(void){
[e :U _TIMER6_get_count ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 888: return TMR6;
"888
[e ) _TMR6 ]
[e $UE 2130  ]
[; ;MELONPAN1_lib_ver1.20.h: 889: }
"889
[e :UE 2130 ]
}
"891
[v _TIMER8_setup `(v ~T0 @X0 1 ef2`ui`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 891: void TIMER8_setup(unsigned int data,char PR_num){
[e :U _TIMER8_setup ]
[v _data `ui ~T0 @X0 1 r1 ]
[v _PR_num `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 892: T8RST=0;
"892
[e = _T8RST -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 893: T8HLT=0;
"893
[e = _T8HLT -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 894: T8PR=PR_num;
"894
[e = _T8PR _PR_num ]
[; ;MELONPAN1_lib_ver1.20.h: 895: T8CLKCON=(char)((data>>8) & 0xff);
"895
[e = _T8CLKCON -> & >> _data -> 8 `i -> -> 255 `i `ui `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 896: T8CON=((char)(data & 0xff)) | 0x80;
"896
[e = _T8CON -> | -> -> & _data -> -> 255 `i `ui `uc `i -> 128 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 897: }
"897
[e :UE 2131 ]
}
"899
[v _TIMER8_off `(v ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 899: void TIMER8_off(void){
[e :U _TIMER8_off ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 900: T8CONbits.ON=0;
"900
[e = . . _T8CONbits 0 2 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 901: }
"901
[e :UE 2132 ]
}
"903
[v _TIMER8_set_count `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 903: void TIMER8_set_count(char data){
[e :U _TIMER8_set_count ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 904: TMR8=data;
"904
[e = _TMR8 _data ]
[; ;MELONPAN1_lib_ver1.20.h: 905: }
"905
[e :UE 2133 ]
}
"907
[v _TIMER8_get_count `(uc ~T0 @X0 1 ef ]
{
[; ;MELONPAN1_lib_ver1.20.h: 907: char TIMER8_get_count(void){
[e :U _TIMER8_get_count ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 908: return TMR8;
"908
[e ) _TMR8 ]
[e $UE 2134  ]
[; ;MELONPAN1_lib_ver1.20.h: 909: }
"909
[e :UE 2134 ]
}
"911
[v _enable_interrupts `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 911: void enable_interrupts(char data){
[e :U _enable_interrupts ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 912: switch(data){
"912
[e $U 2137  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 913: case 0:
"913
[e :U 2138 ]
[; ;MELONPAN1_lib_ver1.20.h: 914: INTCONbits.GIE=1;
"914
[e = . . _INTCONbits 1 2 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 915: break;
"915
[e $U 2136  ]
[; ;MELONPAN1_lib_ver1.20.h: 916: case 1:
"916
[e :U 2139 ]
[; ;MELONPAN1_lib_ver1.20.h: 917: INTCONbits.PEIE=1;
"917
[e = . . _INTCONbits 1 1 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 918: PIR0bits.TMR0IF=0;
"918
[e = . . _PIR0bits 0 5 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 919: PIE0bits.TMR0IE=1;
"919
[e = . . _PIE0bits 0 5 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 920: break;
"920
[e $U 2136  ]
[; ;MELONPAN1_lib_ver1.20.h: 921: case 2:
"921
[e :U 2140 ]
[; ;MELONPAN1_lib_ver1.20.h: 922: INTCONbits.PEIE=1;
"922
[e = . . _INTCONbits 1 1 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 923: PIR5bits.TMR1IF=0;
"923
[e = . . _PIR5bits 0 0 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 924: PIE5bits.TMR1IE=1;
"924
[e = . . _PIE5bits 0 0 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 925: break;
"925
[e $U 2136  ]
[; ;MELONPAN1_lib_ver1.20.h: 926: case 4:
"926
[e :U 2141 ]
[; ;MELONPAN1_lib_ver1.20.h: 927: INTCONbits.PEIE=1;
"927
[e = . . _INTCONbits 1 1 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 928: PIR5bits.TMR3IF=0;
"928
[e = . . _PIR5bits 0 2 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 929: PIE5bits.TMR3IE=1;
"929
[e = . . _PIE5bits 0 2 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 930: break;
"930
[e $U 2136  ]
[; ;MELONPAN1_lib_ver1.20.h: 931: case 6:
"931
[e :U 2142 ]
[; ;MELONPAN1_lib_ver1.20.h: 932: INTCONbits.PEIE=1;
"932
[e = . . _INTCONbits 1 1 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 933: PIR5bits.TMR5IF=0;
"933
[e = . . _PIR5bits 0 4 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 934: PIE5bits.TMR5IE=1;
"934
[e = . . _PIE5bits 0 4 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 935: break;
"935
[e $U 2136  ]
[; ;MELONPAN1_lib_ver1.20.h: 936: case 8:
"936
[e :U 2143 ]
[; ;MELONPAN1_lib_ver1.20.h: 937: INTCONbits.PEIE=1;
"937
[e = . . _INTCONbits 1 1 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 938: PIR5bits.TMR7IF=0;
"938
[e = . . _PIR5bits 0 6 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 939: PIE5bits.TMR7IE=1;
"939
[e = . . _PIE5bits 0 6 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 940: break;
"940
[e $U 2136  ]
[; ;MELONPAN1_lib_ver1.20.h: 941: case 3:
"941
[e :U 2144 ]
[; ;MELONPAN1_lib_ver1.20.h: 942: INTCONbits.PEIE=1;
"942
[e = . . _INTCONbits 1 1 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 943: PIR5bits.TMR2IF=0;
"943
[e = . . _PIR5bits 0 1 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 944: PIE5bits.TMR2IE=1;
"944
[e = . . _PIE5bits 0 1 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 945: break;
"945
[e $U 2136  ]
[; ;MELONPAN1_lib_ver1.20.h: 946: case 5:
"946
[e :U 2145 ]
[; ;MELONPAN1_lib_ver1.20.h: 947: INTCONbits.PEIE=1;
"947
[e = . . _INTCONbits 1 1 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 948: PIR5bits.TMR4IF=0;
"948
[e = . . _PIR5bits 0 3 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 949: PIE5bits.TMR4IE=1;
"949
[e = . . _PIE5bits 0 3 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 950: break;
"950
[e $U 2136  ]
[; ;MELONPAN1_lib_ver1.20.h: 951: case 7:
"951
[e :U 2146 ]
[; ;MELONPAN1_lib_ver1.20.h: 952: INTCONbits.PEIE=1;
"952
[e = . . _INTCONbits 1 1 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 953: PIR5bits.TMR6IF=0;
"953
[e = . . _PIR5bits 0 5 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 954: PIE5bits.TMR6IE=1;
"954
[e = . . _PIE5bits 0 5 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 955: break;
"955
[e $U 2136  ]
[; ;MELONPAN1_lib_ver1.20.h: 956: case 9:
"956
[e :U 2147 ]
[; ;MELONPAN1_lib_ver1.20.h: 957: INTCONbits.PEIE=1;
"957
[e = . . _INTCONbits 1 1 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 958: PIR5bits.TMR8IF=0;
"958
[e = . . _PIR5bits 0 7 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 959: PIE5bits.TMR8IE=1;
"959
[e = . . _PIE5bits 0 7 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 960: break;
"960
[e $U 2136  ]
[; ;MELONPAN1_lib_ver1.20.h: 961: case 10:
"961
[e :U 2148 ]
[; ;MELONPAN1_lib_ver1.20.h: 962: INTCONbits.PEIE=1;
"962
[e = . . _INTCONbits 1 1 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 963: PIE3bits.RC1IE=1;
"963
[e = . . _PIE3bits 0 5 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 964: break;
"964
[e $U 2136  ]
[; ;MELONPAN1_lib_ver1.20.h: 965: case 11:
"965
[e :U 2149 ]
[; ;MELONPAN1_lib_ver1.20.h: 966: INTCONbits.PEIE=1;
"966
[e = . . _INTCONbits 1 1 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 967: PIE3bits.RC2IE=1;
"967
[e = . . _PIE3bits 0 7 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 968: break;
"968
[e $U 2136  ]
[; ;MELONPAN1_lib_ver1.20.h: 969: case 12:
"969
[e :U 2150 ]
[; ;MELONPAN1_lib_ver1.20.h: 970: INTCONbits.PEIE=1;
"970
[e = . . _INTCONbits 1 1 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 971: PIE4bits.RC3IE=1;
"971
[e = . . _PIE4bits 0 1 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 972: break;
"972
[e $U 2136  ]
[; ;MELONPAN1_lib_ver1.20.h: 973: case 13:
"973
[e :U 2151 ]
[; ;MELONPAN1_lib_ver1.20.h: 974: INTCONbits.PEIE=1;
"974
[e = . . _INTCONbits 1 1 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 975: PIE4bits.RC4IE=1;
"975
[e = . . _PIE4bits 0 3 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 976: break;
"976
[e $U 2136  ]
[; ;MELONPAN1_lib_ver1.20.h: 977: case 14:
"977
[e :U 2152 ]
[; ;MELONPAN1_lib_ver1.20.h: 978: INTCONbits.PEIE=1;
"978
[e = . . _INTCONbits 1 1 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 979: PIE4bits.RC5IE=1;
"979
[e = . . _PIE4bits 0 5 -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 980: break;
"980
[e $U 2136  ]
"981
}
[; ;MELONPAN1_lib_ver1.20.h: 981: }
[e $U 2136  ]
"912
[e :U 2137 ]
[e [\ _data , $ -> -> 0 `i `uc 2138
 , $ -> -> 1 `i `uc 2139
 , $ -> -> 2 `i `uc 2140
 , $ -> -> 4 `i `uc 2141
 , $ -> -> 6 `i `uc 2142
 , $ -> -> 8 `i `uc 2143
 , $ -> -> 3 `i `uc 2144
 , $ -> -> 5 `i `uc 2145
 , $ -> -> 7 `i `uc 2146
 , $ -> -> 9 `i `uc 2147
 , $ -> -> 10 `i `uc 2148
 , $ -> -> 11 `i `uc 2149
 , $ -> -> 12 `i `uc 2150
 , $ -> -> 13 `i `uc 2151
 , $ -> -> 14 `i `uc 2152
 2136 ]
"981
[e :U 2136 ]
[; ;MELONPAN1_lib_ver1.20.h: 982: }
"982
[e :UE 2135 ]
}
"984
[v _disable_interrupts `(v ~T0 @X0 1 ef1`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 984: void disable_interrupts(char data){
[e :U _disable_interrupts ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 985: switch(data){
"985
[e $U 2155  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 986: case 0:
"986
[e :U 2156 ]
[; ;MELONPAN1_lib_ver1.20.h: 987: INTCONbits.GIE=0;
"987
[e = . . _INTCONbits 1 2 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 988: break;
"988
[e $U 2154  ]
[; ;MELONPAN1_lib_ver1.20.h: 989: case 1:
"989
[e :U 2157 ]
[; ;MELONPAN1_lib_ver1.20.h: 990: PIE0bits.TMR0IE=0;
"990
[e = . . _PIE0bits 0 5 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 991: break;
"991
[e $U 2154  ]
[; ;MELONPAN1_lib_ver1.20.h: 992: case 2:
"992
[e :U 2158 ]
[; ;MELONPAN1_lib_ver1.20.h: 993: PIE5bits.TMR1IE=0;
"993
[e = . . _PIE5bits 0 0 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 994: break;
"994
[e $U 2154  ]
[; ;MELONPAN1_lib_ver1.20.h: 995: case 4:
"995
[e :U 2159 ]
[; ;MELONPAN1_lib_ver1.20.h: 996: PIE5bits.TMR3IE=0;
"996
[e = . . _PIE5bits 0 2 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 997: break;
"997
[e $U 2154  ]
[; ;MELONPAN1_lib_ver1.20.h: 998: case 6:
"998
[e :U 2160 ]
[; ;MELONPAN1_lib_ver1.20.h: 999: PIE5bits.TMR5IE=0;
"999
[e = . . _PIE5bits 0 4 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1000: break;
"1000
[e $U 2154  ]
[; ;MELONPAN1_lib_ver1.20.h: 1001: case 8:
"1001
[e :U 2161 ]
[; ;MELONPAN1_lib_ver1.20.h: 1002: PIE5bits.TMR7IE=0;
"1002
[e = . . _PIE5bits 0 6 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1003: break;
"1003
[e $U 2154  ]
[; ;MELONPAN1_lib_ver1.20.h: 1004: case 3:
"1004
[e :U 2162 ]
[; ;MELONPAN1_lib_ver1.20.h: 1005: PIE5bits.TMR2IE=0;
"1005
[e = . . _PIE5bits 0 1 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1006: break;
"1006
[e $U 2154  ]
[; ;MELONPAN1_lib_ver1.20.h: 1007: case 5:
"1007
[e :U 2163 ]
[; ;MELONPAN1_lib_ver1.20.h: 1008: PIE5bits.TMR4IE=0;
"1008
[e = . . _PIE5bits 0 3 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1009: break;
"1009
[e $U 2154  ]
[; ;MELONPAN1_lib_ver1.20.h: 1010: case 7:
"1010
[e :U 2164 ]
[; ;MELONPAN1_lib_ver1.20.h: 1011: PIE5bits.TMR6IE=0;
"1011
[e = . . _PIE5bits 0 5 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1012: break;
"1012
[e $U 2154  ]
[; ;MELONPAN1_lib_ver1.20.h: 1013: case 9:
"1013
[e :U 2165 ]
[; ;MELONPAN1_lib_ver1.20.h: 1014: PIE5bits.TMR8IE=0;
"1014
[e = . . _PIE5bits 0 7 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1015: break;
"1015
[e $U 2154  ]
[; ;MELONPAN1_lib_ver1.20.h: 1016: case 10:
"1016
[e :U 2166 ]
[; ;MELONPAN1_lib_ver1.20.h: 1017: PIE3bits.RC1IE=0;
"1017
[e = . . _PIE3bits 0 5 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1018: break;
"1018
[e $U 2154  ]
[; ;MELONPAN1_lib_ver1.20.h: 1019: case 11:
"1019
[e :U 2167 ]
[; ;MELONPAN1_lib_ver1.20.h: 1020: PIE3bits.RC2IE=0;
"1020
[e = . . _PIE3bits 0 7 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1021: break;
"1021
[e $U 2154  ]
[; ;MELONPAN1_lib_ver1.20.h: 1022: case 12:
"1022
[e :U 2168 ]
[; ;MELONPAN1_lib_ver1.20.h: 1023: PIE4bits.RC3IE=0;
"1023
[e = . . _PIE4bits 0 1 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1024: break;
"1024
[e $U 2154  ]
[; ;MELONPAN1_lib_ver1.20.h: 1025: case 13:
"1025
[e :U 2169 ]
[; ;MELONPAN1_lib_ver1.20.h: 1026: PIE4bits.RC4IE=0;
"1026
[e = . . _PIE4bits 0 3 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1027: break;
"1027
[e $U 2154  ]
[; ;MELONPAN1_lib_ver1.20.h: 1028: case 14:
"1028
[e :U 2170 ]
[; ;MELONPAN1_lib_ver1.20.h: 1029: PIE4bits.RC5IE=0;
"1029
[e = . . _PIE4bits 0 5 -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1030: break;
"1030
[e $U 2154  ]
"1031
}
[; ;MELONPAN1_lib_ver1.20.h: 1031: }
[e $U 2154  ]
"985
[e :U 2155 ]
[e [\ _data , $ -> -> 0 `i `uc 2156
 , $ -> -> 1 `i `uc 2157
 , $ -> -> 2 `i `uc 2158
 , $ -> -> 4 `i `uc 2159
 , $ -> -> 6 `i `uc 2160
 , $ -> -> 8 `i `uc 2161
 , $ -> -> 3 `i `uc 2162
 , $ -> -> 5 `i `uc 2163
 , $ -> -> 7 `i `uc 2164
 , $ -> -> 9 `i `uc 2165
 , $ -> -> 10 `i `uc 2166
 , $ -> -> 11 `i `uc 2167
 , $ -> -> 12 `i `uc 2168
 , $ -> -> 13 `i `uc 2169
 , $ -> -> 14 `i `uc 2170
 2154 ]
"1031
[e :U 2154 ]
[; ;MELONPAN1_lib_ver1.20.h: 1032: }
"1032
[e :UE 2153 ]
}
"1034
[v _char_to_ASCII `(v ~T0 @X0 1 ef3`*uc`uc`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1034: void char_to_ASCII(char ascii_buf[],char kaigyou_enable,char num){
[e :U _char_to_ASCII ]
[v _ascii_buf `*uc ~T0 @X0 1 r1 ]
[v _kaigyou_enable `uc ~T0 @X0 1 r2 ]
[v _num `uc ~T0 @X0 1 r3 ]
[f ]
"1035
[v _i `uc ~T0 @X0 1 a ]
[; ;MELONPAN1_lib_ver1.20.h: 1035: char i;
[; ;MELONPAN1_lib_ver1.20.h: 1036: for(i=0;i<3;i++){
"1036
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 3 `i 2172  ]
[e $U 2173  ]
[e :U 2172 ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1037: ascii_buf[i]=ten_bit_test(num,2-i)+48;
"1037
[e = *U + _ascii_buf * -> _i `ux -> -> # *U _ascii_buf `ui `ux -> + -> ( _ten_bit_test (2 , _num -> - -> 2 `i -> _i `i `uc `i -> 48 `i `uc ]
"1038
}
"1036
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 3 `i 2172  ]
[e :U 2173 ]
"1038
}
[; ;MELONPAN1_lib_ver1.20.h: 1038: }
[; ;MELONPAN1_lib_ver1.20.h: 1039: if(kaigyou_enable){
"1039
[e $ ! != -> _kaigyou_enable `i -> -> -> 0 `i `uc `i 2175  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1040: ascii_buf[3]='\n';
"1040
[e = *U + _ascii_buf * -> -> 3 `i `x -> -> # *U _ascii_buf `i `x -> -> 10 `ui `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1041: ascii_buf[4]=0;
"1041
[e = *U + _ascii_buf * -> -> 4 `i `x -> -> # *U _ascii_buf `i `x -> -> 0 `i `uc ]
"1042
}
[; ;MELONPAN1_lib_ver1.20.h: 1042: }else{
[e $U 2176  ]
[e :U 2175 ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1043: ascii_buf[3]=0;
"1043
[e = *U + _ascii_buf * -> -> 3 `i `x -> -> # *U _ascii_buf `i `x -> -> 0 `i `uc ]
"1044
}
[e :U 2176 ]
[; ;MELONPAN1_lib_ver1.20.h: 1044: }
[; ;MELONPAN1_lib_ver1.20.h: 1045: }
"1045
[e :UE 2171 ]
}
"1047
[v _unsignedint_to_ASCII `(v ~T0 @X0 1 ef3`*uc`uc`ui ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1047: void unsignedint_to_ASCII(char ascii_buf[],char kaigyou_enable,unsigned int num){
[e :U _unsignedint_to_ASCII ]
[v _ascii_buf `*uc ~T0 @X0 1 r1 ]
[v _kaigyou_enable `uc ~T0 @X0 1 r2 ]
[v _num `ui ~T0 @X0 1 r3 ]
[f ]
"1048
[v _i `uc ~T0 @X0 1 a ]
[; ;MELONPAN1_lib_ver1.20.h: 1048: char i;
[; ;MELONPAN1_lib_ver1.20.h: 1049: for(i=0;i<5;i++){
"1049
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 5 `i 2178  ]
[e $U 2179  ]
[e :U 2178 ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1050: ascii_buf[i]=ten_bit_test_unsignedint(num,4-i)+48;
"1050
[e = *U + _ascii_buf * -> _i `ux -> -> # *U _ascii_buf `ui `ux -> + -> ( _ten_bit_test_unsignedint (2 , _num -> - -> 4 `i -> _i `i `uc `i -> 48 `i `uc ]
"1051
}
"1049
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 5 `i 2178  ]
[e :U 2179 ]
"1051
}
[; ;MELONPAN1_lib_ver1.20.h: 1051: }
[; ;MELONPAN1_lib_ver1.20.h: 1052: if(kaigyou_enable){
"1052
[e $ ! != -> _kaigyou_enable `i -> -> -> 0 `i `uc `i 2181  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1053: ascii_buf[5]='\n';
"1053
[e = *U + _ascii_buf * -> -> 5 `i `x -> -> # *U _ascii_buf `i `x -> -> 10 `ui `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1054: ascii_buf[6]=0;
"1054
[e = *U + _ascii_buf * -> -> 6 `i `x -> -> # *U _ascii_buf `i `x -> -> 0 `i `uc ]
"1055
}
[; ;MELONPAN1_lib_ver1.20.h: 1055: }else{
[e $U 2182  ]
[e :U 2181 ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1056: ascii_buf[5]=0;
"1056
[e = *U + _ascii_buf * -> -> 5 `i `x -> -> # *U _ascii_buf `i `x -> -> 0 `i `uc ]
"1057
}
[e :U 2182 ]
[; ;MELONPAN1_lib_ver1.20.h: 1057: }
[; ;MELONPAN1_lib_ver1.20.h: 1059: }
"1059
[e :UE 2177 ]
}
"1061
[v _signedint_to_ASCII `(v ~T0 @X0 1 ef3`*uc`uc`i ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1061: void signedint_to_ASCII(char ascii_buf[],char kaigyou_enable,signed int num){
[e :U _signedint_to_ASCII ]
[v _ascii_buf `*uc ~T0 @X0 1 r1 ]
[v _kaigyou_enable `uc ~T0 @X0 1 r2 ]
[v _num `i ~T0 @X0 1 r3 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 1062: if(num<0){
"1062
[e $ ! < _num -> 0 `i 2184  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1063: ascii_buf[0]='-';
"1063
[e = *U + _ascii_buf * -> -> 0 `i `x -> -> # *U _ascii_buf `i `x -> -> 45 `ui `uc ]
"1064
}
[; ;MELONPAN1_lib_ver1.20.h: 1064: }else{
[e $U 2185  ]
[e :U 2184 ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1065: ascii_buf[0]=' ';
"1065
[e = *U + _ascii_buf * -> -> 0 `i `x -> -> # *U _ascii_buf `i `x -> -> 32 `ui `uc ]
"1066
}
[e :U 2185 ]
[; ;MELONPAN1_lib_ver1.20.h: 1066: }
[; ;MELONPAN1_lib_ver1.20.h: 1067: unsignedint_to_ASCII(&ascii_buf[1],kaigyou_enable,(unsigned int)abs_int(num));
"1067
[e ( _unsignedint_to_ASCII (3 , , &U *U + _ascii_buf * -> -> 1 `i `x -> -> # *U _ascii_buf `i `x _kaigyou_enable -> ( _abs_int (1 _num `ui ]
[; ;MELONPAN1_lib_ver1.20.h: 1068: }
"1068
[e :UE 2183 ]
}
"1070
[v _float_to_ASCII `(v ~T0 @X0 1 ef3`*uc`uc`f ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1070: void float_to_ASCII(char ascii_buf[],char kaigyou_enable,float num){
[e :U _float_to_ASCII ]
[v _ascii_buf `*uc ~T0 @X0 1 r1 ]
[v _kaigyou_enable `uc ~T0 @X0 1 r2 ]
[v _num `f ~T0 @X0 1 r3 ]
[f ]
"1071
[v _ascii_num `uc ~T0 @X0 1 a ]
[; ;MELONPAN1_lib_ver1.20.h: 1071: char ascii_num=0;
[e = _ascii_num -> -> 0 `i `uc ]
"1072
[v _i `uc ~T0 @X0 1 a ]
[; ;MELONPAN1_lib_ver1.20.h: 1072: char i;
[; ;MELONPAN1_lib_ver1.20.h: 1073: if(num>=100000.0 || num<=(-100000.0)){
"1073
[e $ ! || >= -> _num `d .100000.0 <= -> _num `d -U .100000.0 2187  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1074: return;
"1074
[e $UE 2186  ]
"1075
}
[e :U 2187 ]
[; ;MELONPAN1_lib_ver1.20.h: 1075: }
[; ;MELONPAN1_lib_ver1.20.h: 1077: if(num<0){
"1077
[e $ ! < _num -> -> 0 `i `f 2188  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1078: ascii_buf[0]='-';
"1078
[e = *U + _ascii_buf * -> -> 0 `i `x -> -> # *U _ascii_buf `i `x -> -> 45 `ui `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1079: num=(-num);
"1079
[e = _num -U _num ]
"1080
}
[; ;MELONPAN1_lib_ver1.20.h: 1080: }else{
[e $U 2189  ]
[e :U 2188 ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1081: ascii_buf[0]=' ';
"1081
[e = *U + _ascii_buf * -> -> 0 `i `x -> -> # *U _ascii_buf `i `x -> -> 32 `ui `uc ]
"1082
}
[e :U 2189 ]
[; ;MELONPAN1_lib_ver1.20.h: 1082: }
[; ;MELONPAN1_lib_ver1.20.h: 1084: ascii_num=0;
"1084
[e = _ascii_num -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1085: while(num>=10000.0){
"1085
[e $U 2190  ]
[e :U 2191 ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1086: num=num-10000.0;
"1086
[e = _num -> - -> _num `d .10000.0 `f ]
[; ;MELONPAN1_lib_ver1.20.h: 1087: ascii_num++;
"1087
[e ++ _ascii_num -> -> 1 `i `uc ]
"1088
}
[e :U 2190 ]
"1085
[e $ >= -> _num `d .10000.0 2191  ]
[e :U 2192 ]
[; ;MELONPAN1_lib_ver1.20.h: 1088: }
[; ;MELONPAN1_lib_ver1.20.h: 1089: ascii_buf[1]=ascii_num+48;
"1089
[e = *U + _ascii_buf * -> -> 1 `i `x -> -> # *U _ascii_buf `i `x -> + -> _ascii_num `i -> 48 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1090: ascii_num=0;
"1090
[e = _ascii_num -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1091: while(num>=1000.0){
"1091
[e $U 2193  ]
[e :U 2194 ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1092: num=num-1000.0;
"1092
[e = _num -> - -> _num `d .1000.0 `f ]
[; ;MELONPAN1_lib_ver1.20.h: 1093: ascii_num++;
"1093
[e ++ _ascii_num -> -> 1 `i `uc ]
"1094
}
[e :U 2193 ]
"1091
[e $ >= -> _num `d .1000.0 2194  ]
[e :U 2195 ]
[; ;MELONPAN1_lib_ver1.20.h: 1094: }
[; ;MELONPAN1_lib_ver1.20.h: 1095: ascii_buf[2]=ascii_num+48;
"1095
[e = *U + _ascii_buf * -> -> 2 `i `x -> -> # *U _ascii_buf `i `x -> + -> _ascii_num `i -> 48 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1096: ascii_num=0;
"1096
[e = _ascii_num -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1097: while(num>=100.0){
"1097
[e $U 2196  ]
[e :U 2197 ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1098: num=num-100.0;
"1098
[e = _num -> - -> _num `d .100.0 `f ]
[; ;MELONPAN1_lib_ver1.20.h: 1099: ascii_num++;
"1099
[e ++ _ascii_num -> -> 1 `i `uc ]
"1100
}
[e :U 2196 ]
"1097
[e $ >= -> _num `d .100.0 2197  ]
[e :U 2198 ]
[; ;MELONPAN1_lib_ver1.20.h: 1100: }
[; ;MELONPAN1_lib_ver1.20.h: 1101: ascii_buf[3]=ascii_num+48;
"1101
[e = *U + _ascii_buf * -> -> 3 `i `x -> -> # *U _ascii_buf `i `x -> + -> _ascii_num `i -> 48 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1102: ascii_num=0;
"1102
[e = _ascii_num -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1103: while(num>=10.0){
"1103
[e $U 2199  ]
[e :U 2200 ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1104: num=num-10.0;
"1104
[e = _num -> - -> _num `d .10.0 `f ]
[; ;MELONPAN1_lib_ver1.20.h: 1105: ascii_num++;
"1105
[e ++ _ascii_num -> -> 1 `i `uc ]
"1106
}
[e :U 2199 ]
"1103
[e $ >= -> _num `d .10.0 2200  ]
[e :U 2201 ]
[; ;MELONPAN1_lib_ver1.20.h: 1106: }
[; ;MELONPAN1_lib_ver1.20.h: 1107: ascii_buf[4]=ascii_num+48;
"1107
[e = *U + _ascii_buf * -> -> 4 `i `x -> -> # *U _ascii_buf `i `x -> + -> _ascii_num `i -> 48 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1108: ascii_num=0;
"1108
[e = _ascii_num -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1109: while(num>=1.0){
"1109
[e $U 2202  ]
[e :U 2203 ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1110: num=num-1.0;
"1110
[e = _num -> - -> _num `d .1.0 `f ]
[; ;MELONPAN1_lib_ver1.20.h: 1111: ascii_num++;
"1111
[e ++ _ascii_num -> -> 1 `i `uc ]
"1112
}
[e :U 2202 ]
"1109
[e $ >= -> _num `d .1.0 2203  ]
[e :U 2204 ]
[; ;MELONPAN1_lib_ver1.20.h: 1112: }
[; ;MELONPAN1_lib_ver1.20.h: 1113: ascii_buf[5]=ascii_num+48;
"1113
[e = *U + _ascii_buf * -> -> 5 `i `x -> -> # *U _ascii_buf `i `x -> + -> _ascii_num `i -> 48 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1114: ascii_buf[6]='.';
"1114
[e = *U + _ascii_buf * -> -> 6 `i `x -> -> # *U _ascii_buf `i `x -> -> 46 `ui `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1115: ascii_num=0;
"1115
[e = _ascii_num -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1116: while(num>=0.1){
"1116
[e $U 2205  ]
[e :U 2206 ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1117: num=num-0.1;
"1117
[e = _num -> - -> _num `d .0.1 `f ]
[; ;MELONPAN1_lib_ver1.20.h: 1118: ascii_num++;
"1118
[e ++ _ascii_num -> -> 1 `i `uc ]
"1119
}
[e :U 2205 ]
"1116
[e $ >= -> _num `d .0.1 2206  ]
[e :U 2207 ]
[; ;MELONPAN1_lib_ver1.20.h: 1119: }
[; ;MELONPAN1_lib_ver1.20.h: 1120: ascii_buf[7]=ascii_num+48;
"1120
[e = *U + _ascii_buf * -> -> 7 `i `x -> -> # *U _ascii_buf `i `x -> + -> _ascii_num `i -> 48 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1121: ascii_num=0;
"1121
[e = _ascii_num -> -> 0 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1122: while(num>=0.01){
"1122
[e $U 2208  ]
[e :U 2209 ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1123: num=num-0.01;
"1123
[e = _num -> - -> _num `d .0.01 `f ]
[; ;MELONPAN1_lib_ver1.20.h: 1124: ascii_num++;
"1124
[e ++ _ascii_num -> -> 1 `i `uc ]
"1125
}
[e :U 2208 ]
"1122
[e $ >= -> _num `d .0.01 2209  ]
[e :U 2210 ]
[; ;MELONPAN1_lib_ver1.20.h: 1125: }
[; ;MELONPAN1_lib_ver1.20.h: 1126: ascii_buf[8]=ascii_num+48;
"1126
[e = *U + _ascii_buf * -> -> 8 `i `x -> -> # *U _ascii_buf `i `x -> + -> _ascii_num `i -> 48 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1127: if(kaigyou_enable){
"1127
[e $ ! != -> _kaigyou_enable `i -> -> -> 0 `i `uc `i 2211  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1128: ascii_buf[9]='\n';
"1128
[e = *U + _ascii_buf * -> -> 9 `i `x -> -> # *U _ascii_buf `i `x -> -> 10 `ui `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1129: ascii_buf[10]=0;
"1129
[e = *U + _ascii_buf * -> -> 10 `i `x -> -> # *U _ascii_buf `i `x -> -> 0 `i `uc ]
"1130
}
[; ;MELONPAN1_lib_ver1.20.h: 1130: }else{
[e $U 2212  ]
[e :U 2211 ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1131: ascii_buf[9]=0;
"1131
[e = *U + _ascii_buf * -> -> 9 `i `x -> -> # *U _ascii_buf `i `x -> -> 0 `i `uc ]
"1132
}
[e :U 2212 ]
[; ;MELONPAN1_lib_ver1.20.h: 1132: }
[; ;MELONPAN1_lib_ver1.20.h: 1133: }
"1133
[e :UE 2186 ]
}
"1135
[v _ten_bit_test `(uc ~T0 @X0 1 ef2`uc`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1135: char ten_bit_test(char data,char keta){
[e :U _ten_bit_test ]
[v _data `uc ~T0 @X0 1 r1 ]
[v _keta `uc ~T0 @X0 1 r2 ]
[f ]
[v F17522 `uc ~T0 @X0 -> 3 `i s ]
[i F17522
:U ..
"1136
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
..
]
[v _bit_data `uc ~T0 @X0 -> 3 `i a ]
[; ;MELONPAN1_lib_ver1.20.h: 1136: char bit_data[3]={0,0,0};
[e = _bit_data F17522 ]
[; ;MELONPAN1_lib_ver1.20.h: 1137: while(data>=100){
"1137
[e $U 2214  ]
[e :U 2215 ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1138: data=data-100;
"1138
[e = _data -> - -> _data `i -> 100 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1139: bit_data[2]++;
"1139
[e ++ *U + &U _bit_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _bit_data `ui `ux -> -> 1 `i `uc ]
"1140
}
[e :U 2214 ]
"1137
[e $ >= -> _data `i -> 100 `i 2215  ]
[e :U 2216 ]
[; ;MELONPAN1_lib_ver1.20.h: 1140: }
[; ;MELONPAN1_lib_ver1.20.h: 1141: while(data>=10){
"1141
[e $U 2217  ]
[e :U 2218 ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1142: data=data-10;
"1142
[e = _data -> - -> _data `i -> 10 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1143: bit_data[1]++;
"1143
[e ++ *U + &U _bit_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _bit_data `ui `ux -> -> 1 `i `uc ]
"1144
}
[e :U 2217 ]
"1141
[e $ >= -> _data `i -> 10 `i 2218  ]
[e :U 2219 ]
[; ;MELONPAN1_lib_ver1.20.h: 1144: }
[; ;MELONPAN1_lib_ver1.20.h: 1145: while(data>=1){
"1145
[e $U 2220  ]
[e :U 2221 ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1146: data--;
"1146
[e -- _data -> -> 1 `i `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1147: bit_data[0]++;
"1147
[e ++ *U + &U _bit_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _bit_data `ui `ux -> -> 1 `i `uc ]
"1148
}
[e :U 2220 ]
"1145
[e $ >= -> _data `i -> 1 `i 2221  ]
[e :U 2222 ]
[; ;MELONPAN1_lib_ver1.20.h: 1148: }
[; ;MELONPAN1_lib_ver1.20.h: 1149: return bit_data[keta];
"1149
[e ) *U + &U _bit_data * -> _keta `ux -> -> # *U &U _bit_data `ui `ux ]
[e $UE 2213  ]
[; ;MELONPAN1_lib_ver1.20.h: 1150: }
"1150
[e :UE 2213 ]
}
"1152
[v _ten_bit_test_unsignedint `(uc ~T0 @X0 1 ef2`ui`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1152: char ten_bit_test_unsignedint(unsigned int data,char keta){
[e :U _ten_bit_test_unsignedint ]
[v _data `ui ~T0 @X0 1 r1 ]
[v _keta `uc ~T0 @X0 1 r2 ]
[f ]
[v F17526 `uc ~T0 @X0 -> 5 `i s ]
[i F17526
:U ..
"1153
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
..
]
[v _bit_data `uc ~T0 @X0 -> 5 `i a ]
[; ;MELONPAN1_lib_ver1.20.h: 1153: char bit_data[5]={0,0,0,0,0};
[e = _bit_data F17526 ]
[; ;MELONPAN1_lib_ver1.20.h: 1154: while(data>=10000){
"1154
[e $U 2224  ]
[e :U 2225 ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1155: data=data-10000;
"1155
[e = _data - _data -> -> 10000 `i `ui ]
[; ;MELONPAN1_lib_ver1.20.h: 1156: bit_data[4]++;
"1156
[e ++ *U + &U _bit_data * -> -> -> 4 `i `ui `ux -> -> # *U &U _bit_data `ui `ux -> -> 1 `i `uc ]
"1157
}
[e :U 2224 ]
"1154
[e $ >= _data -> -> 10000 `i `ui 2225  ]
[e :U 2226 ]
[; ;MELONPAN1_lib_ver1.20.h: 1157: }
[; ;MELONPAN1_lib_ver1.20.h: 1158: while(data>=1000){
"1158
[e $U 2227  ]
[e :U 2228 ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1159: data=data-1000;
"1159
[e = _data - _data -> -> 1000 `i `ui ]
[; ;MELONPAN1_lib_ver1.20.h: 1160: bit_data[3]++;
"1160
[e ++ *U + &U _bit_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _bit_data `ui `ux -> -> 1 `i `uc ]
"1161
}
[e :U 2227 ]
"1158
[e $ >= _data -> -> 1000 `i `ui 2228  ]
[e :U 2229 ]
[; ;MELONPAN1_lib_ver1.20.h: 1161: }
[; ;MELONPAN1_lib_ver1.20.h: 1162: while(data>=100){
"1162
[e $U 2230  ]
[e :U 2231 ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1163: data=data-100;
"1163
[e = _data - _data -> -> 100 `i `ui ]
[; ;MELONPAN1_lib_ver1.20.h: 1164: bit_data[2]++;
"1164
[e ++ *U + &U _bit_data * -> -> -> 2 `i `ui `ux -> -> # *U &U _bit_data `ui `ux -> -> 1 `i `uc ]
"1165
}
[e :U 2230 ]
"1162
[e $ >= _data -> -> 100 `i `ui 2231  ]
[e :U 2232 ]
[; ;MELONPAN1_lib_ver1.20.h: 1165: }
[; ;MELONPAN1_lib_ver1.20.h: 1166: while(data>=10){
"1166
[e $U 2233  ]
[e :U 2234 ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1167: data=data-10;
"1167
[e = _data - _data -> -> 10 `i `ui ]
[; ;MELONPAN1_lib_ver1.20.h: 1168: bit_data[1]++;
"1168
[e ++ *U + &U _bit_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _bit_data `ui `ux -> -> 1 `i `uc ]
"1169
}
[e :U 2233 ]
"1166
[e $ >= _data -> -> 10 `i `ui 2234  ]
[e :U 2235 ]
[; ;MELONPAN1_lib_ver1.20.h: 1169: }
[; ;MELONPAN1_lib_ver1.20.h: 1170: while(data>=1){
"1170
[e $U 2236  ]
[e :U 2237 ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1171: data--;
"1171
[e -- _data -> -> 1 `i `ui ]
[; ;MELONPAN1_lib_ver1.20.h: 1172: bit_data[0]++;
"1172
[e ++ *U + &U _bit_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _bit_data `ui `ux -> -> 1 `i `uc ]
"1173
}
[e :U 2236 ]
"1170
[e $ >= _data -> -> 1 `i `ui 2237  ]
[e :U 2238 ]
[; ;MELONPAN1_lib_ver1.20.h: 1173: }
[; ;MELONPAN1_lib_ver1.20.h: 1174: return bit_data[keta];
"1174
[e ) *U + &U _bit_data * -> _keta `ux -> -> # *U &U _bit_data `ui `ux ]
[e $UE 2223  ]
[; ;MELONPAN1_lib_ver1.20.h: 1175: }
"1175
[e :UE 2223 ]
}
"1177
[v _abs_int `(i ~T0 @X0 1 ef1`i ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1177: signed int abs_int(signed int data){
[e :U _abs_int ]
[v _data `i ~T0 @X0 1 r1 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 1178: if(data<0){
"1178
[e $ ! < _data -> 0 `i 2240  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1179: return -data;
"1179
[e ) -U _data ]
[e $UE 2239  ]
"1180
}
[e :U 2240 ]
[; ;MELONPAN1_lib_ver1.20.h: 1180: }
[; ;MELONPAN1_lib_ver1.20.h: 1181: return data;
"1181
[e ) _data ]
[e $UE 2239  ]
[; ;MELONPAN1_lib_ver1.20.h: 1182: }
"1182
[e :UE 2239 ]
}
"1184
[v _bit_clear `(uc ~T0 @X0 1 ef2`uc`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1184: char bit_clear(char number,char bit_place){
[e :U _bit_clear ]
[v _number `uc ~T0 @X0 1 r1 ]
[v _bit_place `uc ~T0 @X0 1 r2 ]
[f ]
[; ;MELONPAN1_lib_ver1.20.h: 1185: if(bit_test(number,bit_place)){
"1185
[e $ ! != -> ( _bit_test (2 , _number _bit_place `i -> -> -> 0 `i `uc `i 2242  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1186: number-=(1<<bit_place);
"1186
[e =- _number -> << -> 1 `i _bit_place `uc ]
"1187
}
[e :U 2242 ]
[; ;MELONPAN1_lib_ver1.20.h: 1187: }
[; ;MELONPAN1_lib_ver1.20.h: 1188: return number;
"1188
[e ) _number ]
[e $UE 2241  ]
[; ;MELONPAN1_lib_ver1.20.h: 1189: }
"1189
[e :UE 2241 ]
}
"1191
[v _bit_test `(uc ~T0 @X0 1 ef2`uc`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1191: char bit_test(char number,char bit_place){
[e :U _bit_test ]
[v _number `uc ~T0 @X0 1 r1 ]
[v _bit_place `uc ~T0 @X0 1 r2 ]
[f ]
"1192
[v _i `uc ~T0 @X0 1 a ]
[; ;MELONPAN1_lib_ver1.20.h: 1192: char i;
[; ;MELONPAN1_lib_ver1.20.h: 1193: i=number & (0b00000001<<bit_place);
"1193
[e = _i -> & -> _number `i << -> 1 `i _bit_place `uc ]
[; ;MELONPAN1_lib_ver1.20.h: 1194: if(i>0){
"1194
[e $ ! > -> _i `i -> 0 `i 2244  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1195: return 1;
"1195
[e ) -> -> 1 `i `uc ]
[e $UE 2243  ]
"1196
}
[e :U 2244 ]
[; ;MELONPAN1_lib_ver1.20.h: 1196: }
[; ;MELONPAN1_lib_ver1.20.h: 1197: return 0;
"1197
[e ) -> -> 0 `i `uc ]
[e $UE 2243  ]
[; ;MELONPAN1_lib_ver1.20.h: 1198: }
"1198
[e :UE 2243 ]
}
"1200
[v _bit_test_int `(i ~T0 @X0 1 ef2`i`uc ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1200: int bit_test_int(int number,char bit_place){
[e :U _bit_test_int ]
[v _number `i ~T0 @X0 1 r1 ]
[v _bit_place `uc ~T0 @X0 1 r2 ]
[f ]
"1201
[v _i `i ~T0 @X0 1 a ]
[; ;MELONPAN1_lib_ver1.20.h: 1201: int i;
[; ;MELONPAN1_lib_ver1.20.h: 1202: i=number & (0b00000001<<bit_place);
"1202
[e = _i & _number << -> 1 `i _bit_place ]
[; ;MELONPAN1_lib_ver1.20.h: 1203: if(i>0){
"1203
[e $ ! > _i -> 0 `i 2246  ]
{
[; ;MELONPAN1_lib_ver1.20.h: 1204: return 1;
"1204
[e ) -> 1 `i ]
[e $UE 2245  ]
"1205
}
[e :U 2246 ]
[; ;MELONPAN1_lib_ver1.20.h: 1205: }
[; ;MELONPAN1_lib_ver1.20.h: 1206: return 0;
"1206
[e ) -> 0 `i ]
[e $UE 2245  ]
[; ;MELONPAN1_lib_ver1.20.h: 1207: }
"1207
[e :UE 2245 ]
}
[; ;pindef.h: 54: void pin_init();
[; ;pindef.h: 55: void output_LED5(char num);
[; ;pindef.h: 56: void spi_init();
[; ;pindef.h: 58: char make_s_driver_ver1_send_data(char mode,char pwm_value);
[; ;pindef.h: 59: char make_s_driver_signed(signed int data);
[; ;pindef.h: 60: char s_driver1_set_value(char value);
[; ;pindef.h: 61: char s_driver2_set_value(char value);
[; ;pindef.h: 62: char s_driver3_set_value(char value);
[; ;pindef.h: 63: char s_driver4_set_value(char value);
[; ;pindef.h: 64: char s_driver5_set_value(char value);
[; ;pindef.h: 65: char s_driver6_set_value(char value);
[; ;pindef.h: 66: char s_driver7_set_value(char value);
[; ;pindef.h: 67: char s_driver8_set_value(char value);
[; ;pindef.h: 68: char s_driver9_set_value(char value);
[; ;pindef.h: 69: char s_driver10_set_value(char value);
[; ;pindef.h: 70: char s_driver11_set_value(char value);
[; ;pindef.h: 71: char s_driver12_set_value(char value);
[; ;pindef.h: 72: char s_driver13_set_value(char value);
[; ;pindef.h: 73: char s_driver14_set_value(char value);
"75 pindef.h
[v _pin_init `(v ~T0 @X0 1 ef ]
{
[; ;pindef.h: 75: void pin_init(){
[e :U _pin_init ]
[f ]
[; ;pindef.h: 77: LATA = 0x00;
"77
[e = _LATA -> -> 0 `i `uc ]
[; ;pindef.h: 78: LATB = 0x00;
"78
[e = _LATB -> -> 0 `i `uc ]
[; ;pindef.h: 79: LATC = 0x00;
"79
[e = _LATC -> -> 0 `i `uc ]
[; ;pindef.h: 80: LATD = 0x50;
"80
[e = _LATD -> -> 80 `i `uc ]
[; ;pindef.h: 81: LATE = 0x00;
"81
[e = _LATE -> -> 0 `i `uc ]
[; ;pindef.h: 82: LATF = 0x00;
"82
[e = _LATF -> -> 0 `i `uc ]
[; ;pindef.h: 83: LATG = 0x00;
"83
[e = _LATG -> -> 0 `i `uc ]
[; ;pindef.h: 84: LATH = 0x00;
"84
[e = _LATH -> -> 0 `i `uc ]
[; ;pindef.h: 87: TRISA = 0b11000000;
"87
[e = _TRISA -> -> 192 `i `uc ]
[; ;pindef.h: 88: TRISB = 0b11111111;
"88
[e = _TRISB -> -> 255 `i `uc ]
[; ;pindef.h: 89: TRISC = 0b10111110;
"89
[e = _TRISC -> -> 190 `i `uc ]
[; ;pindef.h: 90: TRISD = 0b10101000;
"90
[e = _TRISD -> -> 168 `i `uc ]
[; ;pindef.h: 91: TRISE = 0b00000000;
"91
[e = _TRISE -> -> 0 `i `uc ]
[; ;pindef.h: 92: TRISF = 0b11111111;
"92
[e = _TRISF -> -> 255 `i `uc ]
[; ;pindef.h: 93: TRISG = 0b10111100;
"93
[e = _TRISG -> -> 188 `i `uc ]
[; ;pindef.h: 94: TRISH = 0b11110000;
"94
[e = _TRISH -> -> 240 `i `uc ]
[; ;pindef.h: 106: ANSELA = 0x00;
"106
[e = _ANSELA -> -> 0 `i `uc ]
[; ;pindef.h: 107: ANSELB = 0x00;
"107
[e = _ANSELB -> -> 0 `i `uc ]
[; ;pindef.h: 108: ANSELD = 0x00;
"108
[e = _ANSELD -> -> 0 `i `uc ]
[; ;pindef.h: 109: ANSELE = 0x00;
"109
[e = _ANSELE -> -> 0 `i `uc ]
[; ;pindef.h: 110: ANSELF = 0x00;
"110
[e = _ANSELF -> -> 0 `i `uc ]
[; ;pindef.h: 111: ANSELG = 0x00;
"111
[e = _ANSELG -> -> 0 `i `uc ]
[; ;pindef.h: 114: WPUA = 0x00;
"114
[e = _WPUA -> -> 0 `i `uc ]
[; ;pindef.h: 115: WPUB = 0x00;
"115
[e = _WPUB -> -> 0 `i `uc ]
[; ;pindef.h: 116: WPUC = 0x00;
"116
[e = _WPUC -> -> 0 `i `uc ]
[; ;pindef.h: 117: WPUD = 0x00;
"117
[e = _WPUD -> -> 0 `i `uc ]
[; ;pindef.h: 118: WPUE = 0x00;
"118
[e = _WPUE -> -> 0 `i `uc ]
[; ;pindef.h: 119: WPUF = 0x00;
"119
[e = _WPUF -> -> 0 `i `uc ]
[; ;pindef.h: 120: WPUG = 0x00;
"120
[e = _WPUG -> -> 0 `i `uc ]
[; ;pindef.h: 121: WPUH = 0x00;
"121
[e = _WPUH -> -> 0 `i `uc ]
[; ;pindef.h: 124: ODCONA = 0x00;
"124
[e = _ODCONA -> -> 0 `i `uc ]
[; ;pindef.h: 125: ODCONB = 0x00;
"125
[e = _ODCONB -> -> 0 `i `uc ]
[; ;pindef.h: 126: ODCONC = 0x00;
"126
[e = _ODCONC -> -> 0 `i `uc ]
[; ;pindef.h: 127: ODCOND = 0x00;
"127
[e = _ODCOND -> -> 0 `i `uc ]
[; ;pindef.h: 128: ODCONE = 0x00;
"128
[e = _ODCONE -> -> 0 `i `uc ]
[; ;pindef.h: 129: ODCONF = 0x00;
"129
[e = _ODCONF -> -> 0 `i `uc ]
[; ;pindef.h: 130: ODCONG = 0x00;
"130
[e = _ODCONG -> -> 0 `i `uc ]
[; ;pindef.h: 131: ODCONH = 0x00;
"131
[e = _ODCONH -> -> 0 `i `uc ]
[; ;pindef.h: 134: RC0PPS = 0x1A;
"134
[e = _RC0PPS -> -> 26 `i `uc ]
[; ;pindef.h: 135: SSP1DATPPSbits.SSP1DATPPS = 0x11;
"135
[e = . . _SSP1DATPPSbits 0 0 -> -> 17 `i `uc ]
[; ;pindef.h: 136: SSP1CLKPPSbits.SSP1CLKPPS = 0x16;
"136
[e = . . _SSP1CLKPPSbits 0 0 -> -> 22 `i `uc ]
[; ;pindef.h: 137: RC6PPS = 0x19;
"137
[e = _RC6PPS -> -> 25 `i `uc ]
[; ;pindef.h: 139: RB0PPS = 0x1C;
"139
[e = _RB0PPS -> -> 28 `i `uc ]
[; ;pindef.h: 140: RB1PPS = 0x1B;
"140
[e = _RB1PPS -> -> 27 `i `uc ]
[; ;pindef.h: 141: SSP2DATPPSbits.SSP2DATPPS = 0x08;
"141
[e = . . _SSP2DATPPSbits 0 0 -> -> 8 `i `uc ]
[; ;pindef.h: 142: SSP2CLKPPSbits.SSP2CLKPPS = 0x09;
"142
[e = . . _SSP2CLKPPSbits 0 0 -> -> 9 `i `uc ]
[; ;pindef.h: 144: RX1PPSbits.RX1PPS = 0x1B;
"144
[e = . . _RX1PPSbits 0 0 -> -> 27 `i `uc ]
[; ;pindef.h: 145: RD4PPS = 0x0C;
"145
[e = _RD4PPS -> -> 12 `i `uc ]
[; ;pindef.h: 147: RX2PPSbits.RX2PPS = 0x1D;
"147
[e = . . _RX2PPSbits 0 0 -> -> 29 `i `uc ]
[; ;pindef.h: 148: RD6PPS = 0x0E;
"148
[e = _RD6PPS -> -> 14 `i `uc ]
[; ;pindef.h: 149: }
"149
[e :UE 2247 ]
}
"151
[v _output_LED5 `(v ~T0 @X0 1 ef1`uc ]
{
[; ;pindef.h: 151: void output_LED5(char num){
[e :U _output_LED5 ]
[v _num `uc ~T0 @X0 1 r1 ]
[f ]
[; ;pindef.h: 152: switch(num){
"152
[e $U 2250  ]
{
[; ;pindef.h: 153: case 0:
"153
[e :U 2251 ]
[; ;pindef.h: 154: LATEbits.LATE3=0;
"154
[e = . . _LATEbits 0 3 -> -> 0 `i `uc ]
[; ;pindef.h: 155: LATEbits.LATE4=0;
"155
[e = . . _LATEbits 0 4 -> -> 0 `i `uc ]
[; ;pindef.h: 156: LATEbits.LATE5=0;
"156
[e = . . _LATEbits 0 5 -> -> 0 `i `uc ]
[; ;pindef.h: 157: LATEbits.LATE6=0;
"157
[e = . . _LATEbits 0 6 -> -> 0 `i `uc ]
[; ;pindef.h: 158: LATEbits.LATE7=0;
"158
[e = . . _LATEbits 0 7 -> -> 0 `i `uc ]
[; ;pindef.h: 159: break;
"159
[e $U 2249  ]
[; ;pindef.h: 160: case 1:
"160
[e :U 2252 ]
[; ;pindef.h: 161: LATEbits.LATE3=0;
"161
[e = . . _LATEbits 0 3 -> -> 0 `i `uc ]
[; ;pindef.h: 162: LATEbits.LATE4=0;
"162
[e = . . _LATEbits 0 4 -> -> 0 `i `uc ]
[; ;pindef.h: 163: LATEbits.LATE5=0;
"163
[e = . . _LATEbits 0 5 -> -> 0 `i `uc ]
[; ;pindef.h: 164: LATEbits.LATE6=0;
"164
[e = . . _LATEbits 0 6 -> -> 0 `i `uc ]
[; ;pindef.h: 165: LATEbits.LATE7=1;
"165
[e = . . _LATEbits 0 7 -> -> 1 `i `uc ]
[; ;pindef.h: 166: break;
"166
[e $U 2249  ]
[; ;pindef.h: 167: case 2:
"167
[e :U 2253 ]
[; ;pindef.h: 168: LATEbits.LATE3=0;
"168
[e = . . _LATEbits 0 3 -> -> 0 `i `uc ]
[; ;pindef.h: 169: LATEbits.LATE4=0;
"169
[e = . . _LATEbits 0 4 -> -> 0 `i `uc ]
[; ;pindef.h: 170: LATEbits.LATE5=0;
"170
[e = . . _LATEbits 0 5 -> -> 0 `i `uc ]
[; ;pindef.h: 171: LATEbits.LATE6=1;
"171
[e = . . _LATEbits 0 6 -> -> 1 `i `uc ]
[; ;pindef.h: 172: LATEbits.LATE7=1;
"172
[e = . . _LATEbits 0 7 -> -> 1 `i `uc ]
[; ;pindef.h: 173: break;
"173
[e $U 2249  ]
[; ;pindef.h: 174: case 3:
"174
[e :U 2254 ]
[; ;pindef.h: 175: LATEbits.LATE3=0;
"175
[e = . . _LATEbits 0 3 -> -> 0 `i `uc ]
[; ;pindef.h: 176: LATEbits.LATE4=0;
"176
[e = . . _LATEbits 0 4 -> -> 0 `i `uc ]
[; ;pindef.h: 177: LATEbits.LATE5=1;
"177
[e = . . _LATEbits 0 5 -> -> 1 `i `uc ]
[; ;pindef.h: 178: LATEbits.LATE6=1;
"178
[e = . . _LATEbits 0 6 -> -> 1 `i `uc ]
[; ;pindef.h: 179: LATEbits.LATE7=1;
"179
[e = . . _LATEbits 0 7 -> -> 1 `i `uc ]
[; ;pindef.h: 180: break;
"180
[e $U 2249  ]
[; ;pindef.h: 181: case 4:
"181
[e :U 2255 ]
[; ;pindef.h: 182: LATEbits.LATE3=0;
"182
[e = . . _LATEbits 0 3 -> -> 0 `i `uc ]
[; ;pindef.h: 183: LATEbits.LATE4=1;
"183
[e = . . _LATEbits 0 4 -> -> 1 `i `uc ]
[; ;pindef.h: 184: LATEbits.LATE5=1;
"184
[e = . . _LATEbits 0 5 -> -> 1 `i `uc ]
[; ;pindef.h: 185: LATEbits.LATE6=1;
"185
[e = . . _LATEbits 0 6 -> -> 1 `i `uc ]
[; ;pindef.h: 186: LATEbits.LATE7=1;
"186
[e = . . _LATEbits 0 7 -> -> 1 `i `uc ]
[; ;pindef.h: 187: break;
"187
[e $U 2249  ]
[; ;pindef.h: 188: case 5:
"188
[e :U 2256 ]
[; ;pindef.h: 189: LATEbits.LATE3=1;
"189
[e = . . _LATEbits 0 3 -> -> 1 `i `uc ]
[; ;pindef.h: 190: LATEbits.LATE4=1;
"190
[e = . . _LATEbits 0 4 -> -> 1 `i `uc ]
[; ;pindef.h: 191: LATEbits.LATE5=1;
"191
[e = . . _LATEbits 0 5 -> -> 1 `i `uc ]
[; ;pindef.h: 192: LATEbits.LATE6=1;
"192
[e = . . _LATEbits 0 6 -> -> 1 `i `uc ]
[; ;pindef.h: 193: LATEbits.LATE7=1;
"193
[e = . . _LATEbits 0 7 -> -> 1 `i `uc ]
[; ;pindef.h: 194: break;
"194
[e $U 2249  ]
[; ;pindef.h: 195: default:
"195
[e :U 2257 ]
[; ;pindef.h: 196: LATEbits.LATE3=0;
"196
[e = . . _LATEbits 0 3 -> -> 0 `i `uc ]
[; ;pindef.h: 197: LATEbits.LATE4=0;
"197
[e = . . _LATEbits 0 4 -> -> 0 `i `uc ]
[; ;pindef.h: 198: LATEbits.LATE5=0;
"198
[e = . . _LATEbits 0 5 -> -> 0 `i `uc ]
[; ;pindef.h: 199: LATEbits.LATE6=0;
"199
[e = . . _LATEbits 0 6 -> -> 0 `i `uc ]
[; ;pindef.h: 200: LATEbits.LATE7=0;
"200
[e = . . _LATEbits 0 7 -> -> 0 `i `uc ]
[; ;pindef.h: 201: break;
"201
[e $U 2249  ]
"202
}
[; ;pindef.h: 202: }
[e $U 2249  ]
"152
[e :U 2250 ]
[e [\ _num , $ -> -> 0 `i `uc 2251
 , $ -> -> 1 `i `uc 2252
 , $ -> -> 2 `i `uc 2253
 , $ -> -> 3 `i `uc 2254
 , $ -> -> 4 `i `uc 2255
 , $ -> -> 5 `i `uc 2256
 2257 ]
"202
[e :U 2249 ]
[; ;pindef.h: 203: }
"203
[e :UE 2248 ]
}
"205
[v _spi_init `(v ~T0 @X0 1 ef ]
{
[; ;pindef.h: 205: void spi_init(){
[e :U _spi_init ]
[f ]
[; ;pindef.h: 206: SPI_begin(0x0000 | 0x01);
"206
[e ( _SPI_begin (1 -> | -> 0 `i -> 1 `i `ui ]
[; ;pindef.h: 207: LATAbits.LATA3=1;
"207
[e = . . _LATAbits 0 3 -> -> 1 `i `uc ]
[; ;pindef.h: 208: LATAbits.LATA2=1;
"208
[e = . . _LATAbits 0 2 -> -> 1 `i `uc ]
[; ;pindef.h: 209: LATAbits.LATA1=1;
"209
[e = . . _LATAbits 0 1 -> -> 1 `i `uc ]
[; ;pindef.h: 210: LATAbits.LATA0=1;
"210
[e = . . _LATAbits 0 0 -> -> 1 `i `uc ]
[; ;pindef.h: 211: LATHbits.LATH1=1;
"211
[e = . . _LATHbits 0 1 -> -> 1 `i `uc ]
[; ;pindef.h: 212: LATHbits.LATH0=1;
"212
[e = . . _LATHbits 0 0 -> -> 1 `i `uc ]
[; ;pindef.h: 213: LATAbits.LATA5=1;
"213
[e = . . _LATAbits 0 5 -> -> 1 `i `uc ]
[; ;pindef.h: 214: LATAbits.LATA4=1;
"214
[e = . . _LATAbits 0 4 -> -> 1 `i `uc ]
[; ;pindef.h: 215: LATGbits.LATG6=1;
"215
[e = . . _LATGbits 0 6 -> -> 1 `i `uc ]
[; ;pindef.h: 216: LATGbits.LATG1=1;
"216
[e = . . _LATGbits 0 1 -> -> 1 `i `uc ]
[; ;pindef.h: 217: LATGbits.LATG0=1;
"217
[e = . . _LATGbits 0 0 -> -> 1 `i `uc ]
[; ;pindef.h: 218: LATEbits.LATE0=1;
"218
[e = . . _LATEbits 0 0 -> -> 1 `i `uc ]
[; ;pindef.h: 219: LATEbits.LATE1=1;
"219
[e = . . _LATEbits 0 1 -> -> 1 `i `uc ]
[; ;pindef.h: 220: LATEbits.LATE2=1;
"220
[e = . . _LATEbits 0 2 -> -> 1 `i `uc ]
[; ;pindef.h: 221: }
"221
[e :UE 2258 ]
}
"223
[v _make_s_driver_ver1_send_data `(uc ~T0 @X0 1 ef2`uc`uc ]
{
[; ;pindef.h: 223: char make_s_driver_ver1_send_data(char mode,char pwm_value){
[e :U _make_s_driver_ver1_send_data ]
[v _mode `uc ~T0 @X0 1 r1 ]
[v _pwm_value `uc ~T0 @X0 1 r2 ]
[f ]
[; ;pindef.h: 224: pwm_value = pwm_value >> 1;
"224
[e = _pwm_value -> >> -> _pwm_value `i -> 1 `i `uc ]
[; ;pindef.h: 225: if(!pwm_value){
"225
[e $ ! ! != -> _pwm_value `i -> -> -> 0 `i `uc `i 2260  ]
{
[; ;pindef.h: 226: pwm_value = 1;
"226
[e = _pwm_value -> -> 1 `i `uc ]
"227
}
[e :U 2260 ]
[; ;pindef.h: 227: }
[; ;pindef.h: 228: switch(mode){
"228
[e $U 2262  ]
{
[; ;pindef.h: 229: case 0:
"229
[e :U 2263 ]
[; ;pindef.h: 230: return 0b00000000;
"230
[e ) -> -> 0 `i `uc ]
[e $UE 2259  ]
[; ;pindef.h: 231: break;
"231
[e $U 2261  ]
[; ;pindef.h: 232: case 1:
"232
[e :U 2264 ]
[; ;pindef.h: 233: return 0b10000000;
"233
[e ) -> -> 128 `i `uc ]
[e $UE 2259  ]
[; ;pindef.h: 234: break;
"234
[e $U 2261  ]
[; ;pindef.h: 235: case 2:
"235
[e :U 2265 ]
[; ;pindef.h: 236: return 0b10000000 + pwm_value;
"236
[e ) -> + -> 128 `i -> _pwm_value `i `uc ]
[e $UE 2259  ]
[; ;pindef.h: 237: break;
"237
[e $U 2261  ]
[; ;pindef.h: 238: case 3:
"238
[e :U 2266 ]
[; ;pindef.h: 239: return 0b00000000 + pwm_value;
"239
[e ) -> + -> 0 `i -> _pwm_value `i `uc ]
[e $UE 2259  ]
[; ;pindef.h: 240: break;
"240
[e $U 2261  ]
"241
}
[; ;pindef.h: 241: }
[e $U 2261  ]
"228
[e :U 2262 ]
[e [\ _mode , $ -> -> 0 `i `uc 2263
 , $ -> -> 1 `i `uc 2264
 , $ -> -> 2 `i `uc 2265
 , $ -> -> 3 `i `uc 2266
 2261 ]
"241
[e :U 2261 ]
[; ;pindef.h: 242: return 0b10000000;
"242
[e ) -> -> 128 `i `uc ]
[e $UE 2259  ]
[; ;pindef.h: 243: }
"243
[e :UE 2259 ]
}
"245
[v _make_s_driver_signed `(uc ~T0 @X0 1 ef1`i ]
{
[; ;pindef.h: 245: char make_s_driver_signed(signed int data){
[e :U _make_s_driver_signed ]
[v _data `i ~T0 @X0 1 r1 ]
[f ]
[; ;pindef.h: 246: if(data>1){
"246
[e $ ! > _data -> 1 `i 2268  ]
{
[; ;pindef.h: 247: return 0b10000000+(((char)abs_int(data))>>1);
"247
[e ) -> + -> 128 `i >> -> -> ( _abs_int (1 _data `uc `i -> 1 `i `uc ]
[e $UE 2267  ]
"248
}
[; ;pindef.h: 248: }else if(data<(-1)){
[e $U 2269  ]
[e :U 2268 ]
[e $ ! < _data -U -> 1 `i 2270  ]
{
[; ;pindef.h: 249: return 0b00000000+(((char)abs_int(data))>>1);
"249
[e ) -> + -> 0 `i >> -> -> ( _abs_int (1 _data `uc `i -> 1 `i `uc ]
[e $UE 2267  ]
"250
}
[; ;pindef.h: 250: }else{
[e $U 2271  ]
[e :U 2270 ]
{
[; ;pindef.h: 251: return 0b10000000;
"251
[e ) -> -> 128 `i `uc ]
[e $UE 2267  ]
"252
}
[e :U 2271 ]
[e :U 2269 ]
[; ;pindef.h: 252: }
[; ;pindef.h: 253: }
"253
[e :UE 2267 ]
}
"255
[v _s_driver1_set_value `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;pindef.h: 255: char s_driver1_set_value(char value){
[e :U _s_driver1_set_value ]
[v _value `uc ~T0 @X0 1 r1 ]
[f ]
"256
[v _temp `uc ~T0 @X0 1 a ]
[; ;pindef.h: 256: char temp;
[; ;pindef.h: 257: LATAbits.LATA3=0;
"257
[e = . . _LATAbits 0 3 -> -> 0 `i `uc ]
[; ;pindef.h: 258: _delay((unsigned long)((10)*(64000000/4000000.0)));
"258
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;pindef.h: 259: temp = SPI_transfer(value);
"259
[e = _temp ( _SPI_transfer (1 _value ]
[; ;pindef.h: 260: _delay((unsigned long)((10)*(64000000/4000000.0)));
"260
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;pindef.h: 261: LATAbits.LATA3=1;
"261
[e = . . _LATAbits 0 3 -> -> 1 `i `uc ]
[; ;pindef.h: 262: return temp;
"262
[e ) _temp ]
[e $UE 2272  ]
[; ;pindef.h: 263: }
"263
[e :UE 2272 ]
}
"265
[v _s_driver2_set_value `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;pindef.h: 265: char s_driver2_set_value(char value){
[e :U _s_driver2_set_value ]
[v _value `uc ~T0 @X0 1 r1 ]
[f ]
"266
[v _temp `uc ~T0 @X0 1 a ]
[; ;pindef.h: 266: char temp;
[; ;pindef.h: 267: LATAbits.LATA2=0;
"267
[e = . . _LATAbits 0 2 -> -> 0 `i `uc ]
[; ;pindef.h: 268: _delay((unsigned long)((10)*(64000000/4000000.0)));
"268
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;pindef.h: 269: temp = SPI_transfer(value);
"269
[e = _temp ( _SPI_transfer (1 _value ]
[; ;pindef.h: 270: _delay((unsigned long)((10)*(64000000/4000000.0)));
"270
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;pindef.h: 271: LATAbits.LATA2=1;
"271
[e = . . _LATAbits 0 2 -> -> 1 `i `uc ]
[; ;pindef.h: 272: return temp;
"272
[e ) _temp ]
[e $UE 2273  ]
[; ;pindef.h: 273: }
"273
[e :UE 2273 ]
}
"275
[v _s_driver3_set_value `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;pindef.h: 275: char s_driver3_set_value(char value){
[e :U _s_driver3_set_value ]
[v _value `uc ~T0 @X0 1 r1 ]
[f ]
"276
[v _temp `uc ~T0 @X0 1 a ]
[; ;pindef.h: 276: char temp;
[; ;pindef.h: 277: LATAbits.LATA1=0;
"277
[e = . . _LATAbits 0 1 -> -> 0 `i `uc ]
[; ;pindef.h: 278: _delay((unsigned long)((10)*(64000000/4000000.0)));
"278
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;pindef.h: 279: temp = SPI_transfer(value);
"279
[e = _temp ( _SPI_transfer (1 _value ]
[; ;pindef.h: 280: _delay((unsigned long)((10)*(64000000/4000000.0)));
"280
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;pindef.h: 281: LATAbits.LATA1=1;
"281
[e = . . _LATAbits 0 1 -> -> 1 `i `uc ]
[; ;pindef.h: 282: return temp;
"282
[e ) _temp ]
[e $UE 2274  ]
[; ;pindef.h: 283: }
"283
[e :UE 2274 ]
}
"285
[v _s_driver4_set_value `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;pindef.h: 285: char s_driver4_set_value(char value){
[e :U _s_driver4_set_value ]
[v _value `uc ~T0 @X0 1 r1 ]
[f ]
"286
[v _temp `uc ~T0 @X0 1 a ]
[; ;pindef.h: 286: char temp;
[; ;pindef.h: 287: LATAbits.LATA0=0;
"287
[e = . . _LATAbits 0 0 -> -> 0 `i `uc ]
[; ;pindef.h: 288: _delay((unsigned long)((10)*(64000000/4000000.0)));
"288
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;pindef.h: 289: temp = SPI_transfer(value);
"289
[e = _temp ( _SPI_transfer (1 _value ]
[; ;pindef.h: 290: _delay((unsigned long)((10)*(64000000/4000000.0)));
"290
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;pindef.h: 291: LATAbits.LATA0=1;
"291
[e = . . _LATAbits 0 0 -> -> 1 `i `uc ]
[; ;pindef.h: 292: return temp;
"292
[e ) _temp ]
[e $UE 2275  ]
[; ;pindef.h: 293: }
"293
[e :UE 2275 ]
}
"295
[v _s_driver5_set_value `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;pindef.h: 295: char s_driver5_set_value(char value){
[e :U _s_driver5_set_value ]
[v _value `uc ~T0 @X0 1 r1 ]
[f ]
"296
[v _temp `uc ~T0 @X0 1 a ]
[; ;pindef.h: 296: char temp;
[; ;pindef.h: 297: LATHbits.LATH1=0;
"297
[e = . . _LATHbits 0 1 -> -> 0 `i `uc ]
[; ;pindef.h: 298: _delay((unsigned long)((10)*(64000000/4000000.0)));
"298
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;pindef.h: 299: temp = SPI_transfer(value);
"299
[e = _temp ( _SPI_transfer (1 _value ]
[; ;pindef.h: 300: _delay((unsigned long)((10)*(64000000/4000000.0)));
"300
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;pindef.h: 301: LATHbits.LATH1=1;
"301
[e = . . _LATHbits 0 1 -> -> 1 `i `uc ]
[; ;pindef.h: 302: return temp;
"302
[e ) _temp ]
[e $UE 2276  ]
[; ;pindef.h: 303: }
"303
[e :UE 2276 ]
}
"305
[v _s_driver6_set_value `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;pindef.h: 305: char s_driver6_set_value(char value){
[e :U _s_driver6_set_value ]
[v _value `uc ~T0 @X0 1 r1 ]
[f ]
"306
[v _temp `uc ~T0 @X0 1 a ]
[; ;pindef.h: 306: char temp;
[; ;pindef.h: 307: LATHbits.LATH0=0;
"307
[e = . . _LATHbits 0 0 -> -> 0 `i `uc ]
[; ;pindef.h: 308: _delay((unsigned long)((10)*(64000000/4000000.0)));
"308
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;pindef.h: 309: temp = SPI_transfer(value);
"309
[e = _temp ( _SPI_transfer (1 _value ]
[; ;pindef.h: 310: _delay((unsigned long)((10)*(64000000/4000000.0)));
"310
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;pindef.h: 311: LATHbits.LATH0=1;
"311
[e = . . _LATHbits 0 0 -> -> 1 `i `uc ]
[; ;pindef.h: 312: return temp;
"312
[e ) _temp ]
[e $UE 2277  ]
[; ;pindef.h: 313: }
"313
[e :UE 2277 ]
}
"315
[v _s_driver7_set_value `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;pindef.h: 315: char s_driver7_set_value(char value){
[e :U _s_driver7_set_value ]
[v _value `uc ~T0 @X0 1 r1 ]
[f ]
"316
[v _temp `uc ~T0 @X0 1 a ]
[; ;pindef.h: 316: char temp;
[; ;pindef.h: 317: LATAbits.LATA5=0;
"317
[e = . . _LATAbits 0 5 -> -> 0 `i `uc ]
[; ;pindef.h: 318: _delay((unsigned long)((10)*(64000000/4000000.0)));
"318
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;pindef.h: 319: temp = SPI_transfer(value);
"319
[e = _temp ( _SPI_transfer (1 _value ]
[; ;pindef.h: 320: _delay((unsigned long)((10)*(64000000/4000000.0)));
"320
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;pindef.h: 321: LATAbits.LATA5=1;
"321
[e = . . _LATAbits 0 5 -> -> 1 `i `uc ]
[; ;pindef.h: 322: return temp;
"322
[e ) _temp ]
[e $UE 2278  ]
[; ;pindef.h: 323: }
"323
[e :UE 2278 ]
}
"325
[v _s_driver8_set_value `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;pindef.h: 325: char s_driver8_set_value(char value){
[e :U _s_driver8_set_value ]
[v _value `uc ~T0 @X0 1 r1 ]
[f ]
"326
[v _temp `uc ~T0 @X0 1 a ]
[; ;pindef.h: 326: char temp;
[; ;pindef.h: 327: LATAbits.LATA4=0;
"327
[e = . . _LATAbits 0 4 -> -> 0 `i `uc ]
[; ;pindef.h: 328: _delay((unsigned long)((10)*(64000000/4000000.0)));
"328
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;pindef.h: 329: temp = SPI_transfer(value);
"329
[e = _temp ( _SPI_transfer (1 _value ]
[; ;pindef.h: 330: _delay((unsigned long)((10)*(64000000/4000000.0)));
"330
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;pindef.h: 331: LATAbits.LATA4=1;
"331
[e = . . _LATAbits 0 4 -> -> 1 `i `uc ]
[; ;pindef.h: 332: return temp;
"332
[e ) _temp ]
[e $UE 2279  ]
[; ;pindef.h: 333: }
"333
[e :UE 2279 ]
}
"335
[v _s_driver9_set_value `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;pindef.h: 335: char s_driver9_set_value(char value){
[e :U _s_driver9_set_value ]
[v _value `uc ~T0 @X0 1 r1 ]
[f ]
"336
[v _temp `uc ~T0 @X0 1 a ]
[; ;pindef.h: 336: char temp;
[; ;pindef.h: 337: LATGbits.LATG6=0;
"337
[e = . . _LATGbits 0 6 -> -> 0 `i `uc ]
[; ;pindef.h: 338: _delay((unsigned long)((10)*(64000000/4000000.0)));
"338
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;pindef.h: 339: temp = SPI_transfer(value);
"339
[e = _temp ( _SPI_transfer (1 _value ]
[; ;pindef.h: 340: _delay((unsigned long)((10)*(64000000/4000000.0)));
"340
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;pindef.h: 341: LATGbits.LATG6=1;
"341
[e = . . _LATGbits 0 6 -> -> 1 `i `uc ]
[; ;pindef.h: 342: return temp;
"342
[e ) _temp ]
[e $UE 2280  ]
[; ;pindef.h: 343: }
"343
[e :UE 2280 ]
}
"345
[v _s_driver10_set_value `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;pindef.h: 345: char s_driver10_set_value(char value){
[e :U _s_driver10_set_value ]
[v _value `uc ~T0 @X0 1 r1 ]
[f ]
"346
[v _temp `uc ~T0 @X0 1 a ]
[; ;pindef.h: 346: char temp;
[; ;pindef.h: 347: LATGbits.LATG1=0;
"347
[e = . . _LATGbits 0 1 -> -> 0 `i `uc ]
[; ;pindef.h: 348: _delay((unsigned long)((10)*(64000000/4000000.0)));
"348
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;pindef.h: 349: temp = SPI_transfer(value);
"349
[e = _temp ( _SPI_transfer (1 _value ]
[; ;pindef.h: 350: _delay((unsigned long)((10)*(64000000/4000000.0)));
"350
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;pindef.h: 351: LATGbits.LATG1=1;
"351
[e = . . _LATGbits 0 1 -> -> 1 `i `uc ]
[; ;pindef.h: 352: return temp;
"352
[e ) _temp ]
[e $UE 2281  ]
[; ;pindef.h: 353: }
"353
[e :UE 2281 ]
}
"355
[v _s_driver11_set_value `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;pindef.h: 355: char s_driver11_set_value(char value){
[e :U _s_driver11_set_value ]
[v _value `uc ~T0 @X0 1 r1 ]
[f ]
"356
[v _temp `uc ~T0 @X0 1 a ]
[; ;pindef.h: 356: char temp;
[; ;pindef.h: 357: LATGbits.LATG0=0;
"357
[e = . . _LATGbits 0 0 -> -> 0 `i `uc ]
[; ;pindef.h: 358: _delay((unsigned long)((10)*(64000000/4000000.0)));
"358
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;pindef.h: 359: temp = SPI_transfer(value);
"359
[e = _temp ( _SPI_transfer (1 _value ]
[; ;pindef.h: 360: _delay((unsigned long)((10)*(64000000/4000000.0)));
"360
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;pindef.h: 361: LATGbits.LATG0=1;
"361
[e = . . _LATGbits 0 0 -> -> 1 `i `uc ]
[; ;pindef.h: 362: return temp;
"362
[e ) _temp ]
[e $UE 2282  ]
[; ;pindef.h: 363: }
"363
[e :UE 2282 ]
}
"365
[v _s_driver12_set_value `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;pindef.h: 365: char s_driver12_set_value(char value){
[e :U _s_driver12_set_value ]
[v _value `uc ~T0 @X0 1 r1 ]
[f ]
"366
[v _temp `uc ~T0 @X0 1 a ]
[; ;pindef.h: 366: char temp;
[; ;pindef.h: 367: LATEbits.LATE0=0;
"367
[e = . . _LATEbits 0 0 -> -> 0 `i `uc ]
[; ;pindef.h: 368: _delay((unsigned long)((10)*(64000000/4000000.0)));
"368
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;pindef.h: 369: temp = SPI_transfer(value);
"369
[e = _temp ( _SPI_transfer (1 _value ]
[; ;pindef.h: 370: _delay((unsigned long)((10)*(64000000/4000000.0)));
"370
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;pindef.h: 371: LATEbits.LATE0=1;
"371
[e = . . _LATEbits 0 0 -> -> 1 `i `uc ]
[; ;pindef.h: 372: return temp;
"372
[e ) _temp ]
[e $UE 2283  ]
[; ;pindef.h: 373: }
"373
[e :UE 2283 ]
}
"375
[v _s_driver13_set_value `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;pindef.h: 375: char s_driver13_set_value(char value){
[e :U _s_driver13_set_value ]
[v _value `uc ~T0 @X0 1 r1 ]
[f ]
"376
[v _temp `uc ~T0 @X0 1 a ]
[; ;pindef.h: 376: char temp;
[; ;pindef.h: 377: LATEbits.LATE1=0;
"377
[e = . . _LATEbits 0 1 -> -> 0 `i `uc ]
[; ;pindef.h: 378: _delay((unsigned long)((10)*(64000000/4000000.0)));
"378
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;pindef.h: 379: temp = SPI_transfer(value);
"379
[e = _temp ( _SPI_transfer (1 _value ]
[; ;pindef.h: 380: _delay((unsigned long)((10)*(64000000/4000000.0)));
"380
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;pindef.h: 381: LATEbits.LATE1=1;
"381
[e = . . _LATEbits 0 1 -> -> 1 `i `uc ]
[; ;pindef.h: 382: return temp;
"382
[e ) _temp ]
[e $UE 2284  ]
[; ;pindef.h: 383: }
"383
[e :UE 2284 ]
}
"385
[v _s_driver14_set_value `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;pindef.h: 385: char s_driver14_set_value(char value){
[e :U _s_driver14_set_value ]
[v _value `uc ~T0 @X0 1 r1 ]
[f ]
"386
[v _temp `uc ~T0 @X0 1 a ]
[; ;pindef.h: 386: char temp;
[; ;pindef.h: 387: LATEbits.LATE2=0;
"387
[e = . . _LATEbits 0 2 -> -> 0 `i `uc ]
[; ;pindef.h: 388: _delay((unsigned long)((10)*(64000000/4000000.0)));
"388
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;pindef.h: 389: temp = SPI_transfer(value);
"389
[e = _temp ( _SPI_transfer (1 _value ]
[; ;pindef.h: 390: _delay((unsigned long)((10)*(64000000/4000000.0)));
"390
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 64000000 `l `d .4000000.0 `ul ]
[; ;pindef.h: 391: LATEbits.LATE2=1;
"391
[e = . . _LATEbits 0 2 -> -> 1 `i `uc ]
[; ;pindef.h: 392: return temp;
"392
[e ) _temp ]
[e $UE 2285  ]
[; ;pindef.h: 393: }
"393
[e :UE 2285 ]
}
"58 ds_dual_wood.h
[v _DS_uart_number `uc ~T0 @X0 1 e ]
[i _DS_uart_number
-> -> 0 `i `uc
]
[; ;ds_dual_wood.h: 58: char DS_uart_number=0;
"59
[v _DS_read_stop `uc ~T0 @X0 1 e ]
[i _DS_read_stop
-> -> 0 `i `uc
]
[; ;ds_dual_wood.h: 59: char DS_read_stop=0;
"60
[v _DS_time_out `uc ~T0 @X0 1 e ]
[i _DS_time_out
-> -> 100 `i `uc
]
[; ;ds_dual_wood.h: 60: char DS_time_out=100;
"61
[v _sinyounai_DS_data `uc ~T0 @X0 -> 13 `i e ]
[i _sinyounai_DS_data
:U ..
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
..
]
[; ;ds_dual_wood.h: 61: char sinyounai_DS_data[13]={0,0,0,0,0,0,0,0,0,0,0,0,0};
"62
[v _DS_data `uc ~T0 @X0 -> 13 `i e ]
[i _DS_data
:U ..
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
..
]
[; ;ds_dual_wood.h: 62: char DS_data[13]={0,0,0,0,0,0,0,0,0,0,0,0,0};
"63
[v _push_DS_data `uc ~T0 @X0 -> 2 `i e ]
[i _push_DS_data
:U ..
-> -> 0 `i `uc
-> -> 0 `i `uc
..
]
[; ;ds_dual_wood.h: 63: char push_DS_data[2]={0,0};
"64
[v _before_DS_data `uc ~T0 @X0 -> 2 `i e ]
[i _before_DS_data
:U ..
-> -> 255 `i `uc
-> -> 255 `i `uc
..
]
[; ;ds_dual_wood.h: 64: char before_DS_data[2]={255,255};
"67
[v _DS_communication_error_time `i ~T0 @X0 1 e ]
[i _DS_communication_error_time
-> 0 `i
]
[; ;ds_dual_wood.h: 67: int DS_communication_error_time=0;
[; ;ds_dual_wood.h: 70: void read_ds_dual_init();
[; ;ds_dual_wood.h: 71: void read_ds_dual_byte();
[; ;ds_dual_wood.h: 72: void read_ds_dual_de_gozaru();
[; ;ds_dual_wood.h: 73: void GOOD_de_gozaru();
[; ;ds_dual_wood.h: 74: void BAD_de_gozaru();
[; ;ds_dual_wood.h: 75: void always_de_gozaru();
[; ;ds_dual_wood.h: 78: char DS_RIGHT_LR_VALUE();
[; ;ds_dual_wood.h: 79: char DS_RIGHT_UD_VALUE();
[; ;ds_dual_wood.h: 80: char DS_LEFT_LR_VALUE();
[; ;ds_dual_wood.h: 81: char DS_LEFT_UD_VALUE();
[; ;ds_dual_wood.h: 84: signed int DS_RIGHT_LR_signed_VALUE();
[; ;ds_dual_wood.h: 85: signed int DS_RIGHT_UD_signed_VALUE();
[; ;ds_dual_wood.h: 86: signed int DS_LEFT_LR_signed_VALUE();
[; ;ds_dual_wood.h: 87: signed int DS_LEFT_UD_signed_VALUE();
[; ;ds_dual_wood.h: 89: unsigned int DS_RIGHT_DISTANCE_VALUE();
[; ;ds_dual_wood.h: 90: unsigned int DS_LEFT_DISTANCE_VALUE();
[; ;ds_dual_wood.h: 93: unsigned int approx_distance(signed int dx,signed int dy);
"95
[v _read_ds_dual_init `(v ~T0 @X0 1 ef ]
{
[; ;ds_dual_wood.h: 95: void read_ds_dual_init(){
[e :U _read_ds_dual_init ]
[f ]
[; ;ds_dual_wood.h: 97: TIMER0_setup(0x10 | 0x4000 | 0x0300);
"97
[e ( _TIMER0_setup (1 -> | | -> 16 `i -> 16384 `i -> 768 `i `ui ]
[; ;ds_dual_wood.h: 98: TIMER0_16bit_set_count(25536);
"98
[e ( _TIMER0_16bit_set_count (1 -> -> 25536 `i `ui ]
[; ;ds_dual_wood.h: 104: Serial1_begin(57600,0x00);
"104
[e ( _Serial1_begin (2 , -> -> 57600 `l `ui -> -> 0 `i `uc ]
[; ;ds_dual_wood.h: 105: TX1STAbits.TXEN=0;
"105
[e = . . _TX1STAbits 0 5 -> -> 0 `i `uc ]
[; ;ds_dual_wood.h: 107: enable_interrupts(10);
"107
[e ( _enable_interrupts (1 -> -> 10 `i `uc ]
[; ;ds_dual_wood.h: 108: enable_interrupts(1);
"108
[e ( _enable_interrupts (1 -> -> 1 `i `uc ]
[; ;ds_dual_wood.h: 109: enable_interrupts(0);
"109
[e ( _enable_interrupts (1 -> -> 0 `i `uc ]
[; ;ds_dual_wood.h: 110: }
"110
[e :UE 2286 ]
}
"112
[v _read_ds_dual_byte `(v ~T0 @X0 1 ef ]
{
[; ;ds_dual_wood.h: 112: void read_ds_dual_byte(){
[e :U _read_ds_dual_byte ]
[f ]
[; ;ds_dual_wood.h: 113: if(DS_read_stop==0){
"113
[e $ ! == -> _DS_read_stop `i -> 0 `i 2288  ]
{
[; ;ds_dual_wood.h: 114: sinyounai_DS_data[DS_uart_number]=Serial1_read();
"114
[e = *U + &U _sinyounai_DS_data * -> _DS_uart_number `ux -> -> # *U &U _sinyounai_DS_data `ui `ux ( _Serial1_read ..  ]
[; ;ds_dual_wood.h: 115: if(DS_uart_number==1 && sinyounai_DS_data[DS_uart_number]==0x0D){
"115
[e $ ! && == -> _DS_uart_number `i -> 1 `i == -> *U + &U _sinyounai_DS_data * -> _DS_uart_number `ux -> -> # *U &U _sinyounai_DS_data `ui `ux `i -> 13 `i 2289  ]
{
[; ;ds_dual_wood.h: 116: DS_uart_number=1;
"116
[e = _DS_uart_number -> -> 1 `i `uc ]
"117
}
[; ;ds_dual_wood.h: 117: }else if((DS_uart_number==0 && sinyounai_DS_data[0]!=0x0D)||(DS_uart_number==1 && sinyounai_DS_data[1]!=0x00 && sinyounai_DS_data[1]!=0xCB)){
[e $U 2290  ]
[e :U 2289 ]
[e $ ! || && == -> _DS_uart_number `i -> 0 `i != -> *U + &U _sinyounai_DS_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _sinyounai_DS_data `ui `ux `i -> 13 `i && && == -> _DS_uart_number `i -> 1 `i != -> *U + &U _sinyounai_DS_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _sinyounai_DS_data `ui `ux `i -> 0 `i != -> *U + &U _sinyounai_DS_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _sinyounai_DS_data `ui `ux `i -> 203 `i 2291  ]
{
[; ;ds_dual_wood.h: 118: DS_uart_number=0;
"118
[e = _DS_uart_number -> -> 0 `i `uc ]
"119
}
[; ;ds_dual_wood.h: 119: }else{
[e $U 2292  ]
[e :U 2291 ]
{
[; ;ds_dual_wood.h: 120: DS_uart_number++;
"120
[e ++ _DS_uart_number -> -> 1 `i `uc ]
[; ;ds_dual_wood.h: 121: if(DS_uart_number>(13-1)){
"121
[e $ ! > -> _DS_uart_number `i - -> 13 `i -> 1 `i 2293  ]
{
[; ;ds_dual_wood.h: 122: DS_read_stop=1;
"122
[e = _DS_read_stop -> -> 1 `i `uc ]
"123
}
[e :U 2293 ]
"124
}
[e :U 2292 ]
[e :U 2290 ]
"125
}
[; ;ds_dual_wood.h: 123: }
[; ;ds_dual_wood.h: 124: }
[; ;ds_dual_wood.h: 125: }else{
[e $U 2294  ]
[e :U 2288 ]
{
[; ;ds_dual_wood.h: 126: Serial1_read();
"126
[e ( _Serial1_read ..  ]
"127
}
[e :U 2294 ]
[; ;ds_dual_wood.h: 127: }
[; ;ds_dual_wood.h: 128: }
"128
[e :UE 2287 ]
}
"130
[v _read_ds_dual_de_gozaru `(v ~T0 @X0 1 ef ]
{
[; ;ds_dual_wood.h: 130: void read_ds_dual_de_gozaru(){
[e :U _read_ds_dual_de_gozaru ]
[f ]
"131
[v F17662 `uc ~T0 @X0 1 s read_number ]
"132
[v F17663 `uc ~T0 @X0 1 s mode ]
[i F17663
-> -> 0 `i `uc
]
"133
[v F17664 `uc ~T0 @X0 1 s check_sum ]
"134
[v F17665 `uc ~T0 @X0 1 s first_communication ]
[i F17665
-> -> 1 `i `uc
]
[; ;ds_dual_wood.h: 131: static char read_number;
[; ;ds_dual_wood.h: 132: static char mode=0;
[; ;ds_dual_wood.h: 133: static char check_sum;
[; ;ds_dual_wood.h: 134: static char first_communication=1;
[; ;ds_dual_wood.h: 135: if(DS_read_stop){
"135
[e $ ! != -> _DS_read_stop `i -> -> -> 0 `i `uc `i 2296  ]
{
[; ;ds_dual_wood.h: 136: DS_time_out=0;
"136
[e = _DS_time_out -> -> 0 `i `uc ]
[; ;ds_dual_wood.h: 137: switch(mode){
"137
[e $U 2298  ]
{
[; ;ds_dual_wood.h: 138: case 0:
"138
[e :U 2299 ]
[; ;ds_dual_wood.h: 139: DS_data[0]=sinyounai_DS_data[0];
"139
[e = *U + &U _DS_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _DS_data `ui `ux *U + &U _sinyounai_DS_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _sinyounai_DS_data `ui `ux ]
[; ;ds_dual_wood.h: 140: read_number=1;
"140
[e = F17662 -> -> 1 `i `uc ]
[; ;ds_dual_wood.h: 141: check_sum=0x0d;
"141
[e = F17664 -> -> 13 `i `uc ]
[; ;ds_dual_wood.h: 142: mode=1;
"142
[e = F17663 -> -> 1 `i `uc ]
[; ;ds_dual_wood.h: 143: break;
"143
[e $U 2297  ]
[; ;ds_dual_wood.h: 144: case 1:
"144
[e :U 2300 ]
[; ;ds_dual_wood.h: 145: DS_data[read_number]=sinyounai_DS_data[read_number];
"145
[e = *U + &U _DS_data * -> F17662 `ux -> -> # *U &U _DS_data `ui `ux *U + &U _sinyounai_DS_data * -> F17662 `ux -> -> # *U &U _sinyounai_DS_data `ui `ux ]
[; ;ds_dual_wood.h: 146: check_sum+=DS_data[read_number];
"146
[e =+ F17664 *U + &U _DS_data * -> F17662 `ux -> -> # *U &U _DS_data `ui `ux ]
[; ;ds_dual_wood.h: 147: read_number++;
"147
[e ++ F17662 -> -> 1 `i `uc ]
[; ;ds_dual_wood.h: 148: if(read_number>13-2){
"148
[e $ ! > -> F17662 `i - -> 13 `i -> 2 `i 2301  ]
{
[; ;ds_dual_wood.h: 149: mode=2;
"149
[e = F17663 -> -> 2 `i `uc ]
"150
}
[e :U 2301 ]
[; ;ds_dual_wood.h: 150: }
[; ;ds_dual_wood.h: 151: break;
"151
[e $U 2297  ]
[; ;ds_dual_wood.h: 152: case 2:
"152
[e :U 2302 ]
[; ;ds_dual_wood.h: 153: DS_data[read_number]=sinyounai_DS_data[read_number];
"153
[e = *U + &U _DS_data * -> F17662 `ux -> -> # *U &U _DS_data `ui `ux *U + &U _sinyounai_DS_data * -> F17662 `ux -> -> # *U &U _sinyounai_DS_data `ui `ux ]
[; ;ds_dual_wood.h: 154: DS_uart_number=0;
"154
[e = _DS_uart_number -> -> 0 `i `uc ]
[; ;ds_dual_wood.h: 155: DS_read_stop=0;
"155
[e = _DS_read_stop -> -> 0 `i `uc ]
[; ;ds_dual_wood.h: 156: mode=0;
"156
[e = F17663 -> -> 0 `i `uc ]
[; ;ds_dual_wood.h: 157: if(DS_data[read_number]==check_sum){
"157
[e $ ! == -> *U + &U _DS_data * -> F17662 `ux -> -> # *U &U _DS_data `ui `ux `i -> F17664 `i 2303  ]
{
[; ;ds_dual_wood.h: 158: push_DS_data[0]=~before_DS_data[0] & DS_data[6];
"158
[e = *U + &U _push_DS_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _push_DS_data `ui `ux -> & ~ -> *U + &U _before_DS_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _before_DS_data `ui `ux `i -> *U + &U _DS_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i `uc ]
[; ;ds_dual_wood.h: 159: push_DS_data[1]=~before_DS_data[1] & DS_data[7];
"159
[e = *U + &U _push_DS_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _push_DS_data `ui `ux -> & ~ -> *U + &U _before_DS_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _before_DS_data `ui `ux `i -> *U + &U _DS_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i `uc ]
[; ;ds_dual_wood.h: 160: before_DS_data[0]=DS_data[6];
"160
[e = *U + &U _before_DS_data * -> -> -> 0 `i `ui `ux -> -> # *U &U _before_DS_data `ui `ux *U + &U _DS_data * -> -> -> 6 `i `ui `ux -> -> # *U &U _DS_data `ui `ux ]
[; ;ds_dual_wood.h: 161: before_DS_data[1]=DS_data[7];
"161
[e = *U + &U _before_DS_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _before_DS_data `ui `ux *U + &U _DS_data * -> -> -> 7 `i `ui `ux -> -> # *U &U _DS_data `ui `ux ]
[; ;ds_dual_wood.h: 162: DS_communication_error_time=0;
"162
[e = _DS_communication_error_time -> 0 `i ]
[; ;ds_dual_wood.h: 163: first_communication=0;
"163
[e = F17665 -> -> 0 `i `uc ]
[; ;ds_dual_wood.h: 164: GOOD_de_gozaru();
"164
[e ( _GOOD_de_gozaru ..  ]
"165
}
[; ;ds_dual_wood.h: 165: }else{
[e $U 2304  ]
[e :U 2303 ]
{
[; ;ds_dual_wood.h: 166: BAD_de_gozaru();
"166
[e ( _BAD_de_gozaru ..  ]
"167
}
[e :U 2304 ]
[; ;ds_dual_wood.h: 167: }
[; ;ds_dual_wood.h: 168: break;
"168
[e $U 2297  ]
"169
}
[; ;ds_dual_wood.h: 169: }
[e $U 2297  ]
"137
[e :U 2298 ]
[e [\ F17663 , $ -> -> 0 `i `uc 2299
 , $ -> -> 1 `i `uc 2300
 , $ -> -> 2 `i `uc 2302
 2297 ]
"169
[e :U 2297 ]
"170
}
[e :U 2296 ]
[; ;ds_dual_wood.h: 170: }
[; ;ds_dual_wood.h: 171: if(DS_time_out>10){
"171
[e $ ! > -> _DS_time_out `i -> 10 `i 2305  ]
{
[; ;ds_dual_wood.h: 172: BAD_de_gozaru();
"172
[e ( _BAD_de_gozaru ..  ]
"173
}
[e :U 2305 ]
[; ;ds_dual_wood.h: 173: }
[; ;ds_dual_wood.h: 182: always_de_gozaru();
"182
[e ( _always_de_gozaru ..  ]
[; ;ds_dual_wood.h: 183: }
"183
[e :UE 2295 ]
}
"185
[v _DS_RIGHT_LR_VALUE `(uc ~T0 @X0 1 ef ]
{
[; ;ds_dual_wood.h: 185: char DS_RIGHT_LR_VALUE(){
[e :U _DS_RIGHT_LR_VALUE ]
[f ]
"186
[v _ds2_AL `uc ~T0 @X0 1 a ]
[; ;ds_dual_wood.h: 186: char ds2_AL;
[; ;ds_dual_wood.h: 187: ds2_AL=DS_data[8]>>4;
"187
[e = _ds2_AL -> >> -> *U + &U _DS_data * -> -> -> 8 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i -> 4 `i `uc ]
[; ;ds_dual_wood.h: 188: if(ds2_AL>8){
"188
[e $ ! > -> _ds2_AL `i -> 8 `i 2307  ]
{
[; ;ds_dual_wood.h: 189: return (ds2_AL-8);
"189
[e ) -> - -> _ds2_AL `i -> 8 `i `uc ]
[e $UE 2306  ]
"190
}
[; ;ds_dual_wood.h: 190: }else if(ds2_AL<7){
[e $U 2308  ]
[e :U 2307 ]
[e $ ! < -> _ds2_AL `i -> 7 `i 2309  ]
{
[; ;ds_dual_wood.h: 191: return (7-ds2_AL);
"191
[e ) -> - -> 7 `i -> _ds2_AL `i `uc ]
[e $UE 2306  ]
"192
}
[; ;ds_dual_wood.h: 192: }else{
[e $U 2310  ]
[e :U 2309 ]
{
[; ;ds_dual_wood.h: 193: return 0;
"193
[e ) -> -> 0 `i `uc ]
[e $UE 2306  ]
"194
}
[e :U 2310 ]
[e :U 2308 ]
[; ;ds_dual_wood.h: 194: }
[; ;ds_dual_wood.h: 195: }
"195
[e :UE 2306 ]
}
"197
[v _DS_RIGHT_UD_VALUE `(uc ~T0 @X0 1 ef ]
{
[; ;ds_dual_wood.h: 197: char DS_RIGHT_UD_VALUE(){
[e :U _DS_RIGHT_UD_VALUE ]
[f ]
"198
[v _ds2_AL `uc ~T0 @X0 1 a ]
[; ;ds_dual_wood.h: 198: char ds2_AL;
[; ;ds_dual_wood.h: 199: ds2_AL=DS_data[9]>>4;
"199
[e = _ds2_AL -> >> -> *U + &U _DS_data * -> -> -> 9 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i -> 4 `i `uc ]
[; ;ds_dual_wood.h: 200: if(ds2_AL>8){
"200
[e $ ! > -> _ds2_AL `i -> 8 `i 2312  ]
{
[; ;ds_dual_wood.h: 201: return (ds2_AL-8);
"201
[e ) -> - -> _ds2_AL `i -> 8 `i `uc ]
[e $UE 2311  ]
"202
}
[; ;ds_dual_wood.h: 202: }else if(ds2_AL<7){
[e $U 2313  ]
[e :U 2312 ]
[e $ ! < -> _ds2_AL `i -> 7 `i 2314  ]
{
[; ;ds_dual_wood.h: 203: return (7-ds2_AL);
"203
[e ) -> - -> 7 `i -> _ds2_AL `i `uc ]
[e $UE 2311  ]
"204
}
[; ;ds_dual_wood.h: 204: }else{
[e $U 2315  ]
[e :U 2314 ]
{
[; ;ds_dual_wood.h: 205: return 0;
"205
[e ) -> -> 0 `i `uc ]
[e $UE 2311  ]
"206
}
[e :U 2315 ]
[e :U 2313 ]
[; ;ds_dual_wood.h: 206: }
[; ;ds_dual_wood.h: 207: }
"207
[e :UE 2311 ]
}
"209
[v _DS_LEFT_LR_VALUE `(uc ~T0 @X0 1 ef ]
{
[; ;ds_dual_wood.h: 209: char DS_LEFT_LR_VALUE(){
[e :U _DS_LEFT_LR_VALUE ]
[f ]
"210
[v _ds2_AL `uc ~T0 @X0 1 a ]
[; ;ds_dual_wood.h: 210: char ds2_AL;
[; ;ds_dual_wood.h: 211: ds2_AL=DS_data[10]>>4;
"211
[e = _ds2_AL -> >> -> *U + &U _DS_data * -> -> -> 10 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i -> 4 `i `uc ]
[; ;ds_dual_wood.h: 212: if(ds2_AL>8){
"212
[e $ ! > -> _ds2_AL `i -> 8 `i 2317  ]
{
[; ;ds_dual_wood.h: 213: return (ds2_AL-8);
"213
[e ) -> - -> _ds2_AL `i -> 8 `i `uc ]
[e $UE 2316  ]
"214
}
[; ;ds_dual_wood.h: 214: }else if(ds2_AL<7){
[e $U 2318  ]
[e :U 2317 ]
[e $ ! < -> _ds2_AL `i -> 7 `i 2319  ]
{
[; ;ds_dual_wood.h: 215: return (7-ds2_AL);
"215
[e ) -> - -> 7 `i -> _ds2_AL `i `uc ]
[e $UE 2316  ]
"216
}
[; ;ds_dual_wood.h: 216: }else{
[e $U 2320  ]
[e :U 2319 ]
{
[; ;ds_dual_wood.h: 217: return 0;
"217
[e ) -> -> 0 `i `uc ]
[e $UE 2316  ]
"218
}
[e :U 2320 ]
[e :U 2318 ]
[; ;ds_dual_wood.h: 218: }
[; ;ds_dual_wood.h: 219: }
"219
[e :UE 2316 ]
}
"221
[v _DS_LEFT_UD_VALUE `(uc ~T0 @X0 1 ef ]
{
[; ;ds_dual_wood.h: 221: char DS_LEFT_UD_VALUE(){
[e :U _DS_LEFT_UD_VALUE ]
[f ]
"222
[v _ds2_AL `uc ~T0 @X0 1 a ]
[; ;ds_dual_wood.h: 222: char ds2_AL;
[; ;ds_dual_wood.h: 223: ds2_AL=DS_data[11]>>4;
"223
[e = _ds2_AL -> >> -> *U + &U _DS_data * -> -> -> 11 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i -> 4 `i `uc ]
[; ;ds_dual_wood.h: 224: if(ds2_AL>8){
"224
[e $ ! > -> _ds2_AL `i -> 8 `i 2322  ]
{
[; ;ds_dual_wood.h: 225: return (ds2_AL-8);
"225
[e ) -> - -> _ds2_AL `i -> 8 `i `uc ]
[e $UE 2321  ]
"226
}
[; ;ds_dual_wood.h: 226: }else if(ds2_AL<7){
[e $U 2323  ]
[e :U 2322 ]
[e $ ! < -> _ds2_AL `i -> 7 `i 2324  ]
{
[; ;ds_dual_wood.h: 227: return (7-ds2_AL);
"227
[e ) -> - -> 7 `i -> _ds2_AL `i `uc ]
[e $UE 2321  ]
"228
}
[; ;ds_dual_wood.h: 228: }else{
[e $U 2325  ]
[e :U 2324 ]
{
[; ;ds_dual_wood.h: 229: return 0;
"229
[e ) -> -> 0 `i `uc ]
[e $UE 2321  ]
"230
}
[e :U 2325 ]
[e :U 2323 ]
[; ;ds_dual_wood.h: 230: }
[; ;ds_dual_wood.h: 231: }
"231
[e :UE 2321 ]
}
"233
[v _DS_RIGHT_LR_signed_VALUE `(i ~T0 @X0 1 ef ]
{
[; ;ds_dual_wood.h: 233: signed int DS_RIGHT_LR_signed_VALUE(){
[e :U _DS_RIGHT_LR_signed_VALUE ]
[f ]
[; ;ds_dual_wood.h: 234: if(DS_data[8]==127 || DS_data[8]==128){
"234
[e $ ! || == -> *U + &U _DS_data * -> -> -> 8 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i -> 127 `i == -> *U + &U _DS_data * -> -> -> 8 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i -> 128 `i 2327  ]
{
[; ;ds_dual_wood.h: 235: return 0;
"235
[e ) -> 0 `i ]
[e $UE 2326  ]
"236
}
[; ;ds_dual_wood.h: 236: }else if(DS_data[8]>128){
[e $U 2328  ]
[e :U 2327 ]
[e $ ! > -> *U + &U _DS_data * -> -> -> 8 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i -> 128 `i 2329  ]
{
[; ;ds_dual_wood.h: 237: return (signed int)DS_data[8]-128;
"237
[e ) - -> *U + &U _DS_data * -> -> -> 8 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i -> 128 `i ]
[e $UE 2326  ]
"238
}
[; ;ds_dual_wood.h: 238: }else if(DS_data[8]<127){
[e $U 2330  ]
[e :U 2329 ]
[e $ ! < -> *U + &U _DS_data * -> -> -> 8 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i -> 127 `i 2331  ]
{
[; ;ds_dual_wood.h: 239: return (signed int)DS_data[8]-127;
"239
[e ) - -> *U + &U _DS_data * -> -> -> 8 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i -> 127 `i ]
[e $UE 2326  ]
"240
}
[e :U 2331 ]
"241
[e :U 2330 ]
[e :U 2328 ]
[; ;ds_dual_wood.h: 240: }
[; ;ds_dual_wood.h: 241: }
[e :UE 2326 ]
}
"243
[v _DS_RIGHT_UD_signed_VALUE `(i ~T0 @X0 1 ef ]
{
[; ;ds_dual_wood.h: 243: signed int DS_RIGHT_UD_signed_VALUE(){
[e :U _DS_RIGHT_UD_signed_VALUE ]
[f ]
[; ;ds_dual_wood.h: 244: if(DS_data[9]==127 || DS_data[9]==128){
"244
[e $ ! || == -> *U + &U _DS_data * -> -> -> 9 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i -> 127 `i == -> *U + &U _DS_data * -> -> -> 9 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i -> 128 `i 2333  ]
{
[; ;ds_dual_wood.h: 245: return 0;
"245
[e ) -> 0 `i ]
[e $UE 2332  ]
"246
}
[; ;ds_dual_wood.h: 246: }else if(DS_data[9]>128){
[e $U 2334  ]
[e :U 2333 ]
[e $ ! > -> *U + &U _DS_data * -> -> -> 9 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i -> 128 `i 2335  ]
{
[; ;ds_dual_wood.h: 247: return 128-(signed int)DS_data[9];
"247
[e ) - -> 128 `i -> *U + &U _DS_data * -> -> -> 9 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i ]
[e $UE 2332  ]
"248
}
[; ;ds_dual_wood.h: 248: }else if(DS_data[9]<127){
[e $U 2336  ]
[e :U 2335 ]
[e $ ! < -> *U + &U _DS_data * -> -> -> 9 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i -> 127 `i 2337  ]
{
[; ;ds_dual_wood.h: 249: return 127-(signed int)DS_data[9];
"249
[e ) - -> 127 `i -> *U + &U _DS_data * -> -> -> 9 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i ]
[e $UE 2332  ]
"250
}
[e :U 2337 ]
"251
[e :U 2336 ]
[e :U 2334 ]
[; ;ds_dual_wood.h: 250: }
[; ;ds_dual_wood.h: 251: }
[e :UE 2332 ]
}
"253
[v _DS_LEFT_LR_signed_VALUE `(i ~T0 @X0 1 ef ]
{
[; ;ds_dual_wood.h: 253: signed int DS_LEFT_LR_signed_VALUE(){
[e :U _DS_LEFT_LR_signed_VALUE ]
[f ]
[; ;ds_dual_wood.h: 254: if(DS_data[10]==127 || DS_data[10]==128){
"254
[e $ ! || == -> *U + &U _DS_data * -> -> -> 10 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i -> 127 `i == -> *U + &U _DS_data * -> -> -> 10 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i -> 128 `i 2339  ]
{
[; ;ds_dual_wood.h: 255: return 0;
"255
[e ) -> 0 `i ]
[e $UE 2338  ]
"256
}
[; ;ds_dual_wood.h: 256: }else if(DS_data[10]>128){
[e $U 2340  ]
[e :U 2339 ]
[e $ ! > -> *U + &U _DS_data * -> -> -> 10 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i -> 128 `i 2341  ]
{
[; ;ds_dual_wood.h: 257: return (signed int)DS_data[10]-128;
"257
[e ) - -> *U + &U _DS_data * -> -> -> 10 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i -> 128 `i ]
[e $UE 2338  ]
"258
}
[; ;ds_dual_wood.h: 258: }else if(DS_data[10]<127){
[e $U 2342  ]
[e :U 2341 ]
[e $ ! < -> *U + &U _DS_data * -> -> -> 10 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i -> 127 `i 2343  ]
{
[; ;ds_dual_wood.h: 259: return (signed int)DS_data[10]-127;
"259
[e ) - -> *U + &U _DS_data * -> -> -> 10 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i -> 127 `i ]
[e $UE 2338  ]
"260
}
[e :U 2343 ]
"261
[e :U 2342 ]
[e :U 2340 ]
[; ;ds_dual_wood.h: 260: }
[; ;ds_dual_wood.h: 261: }
[e :UE 2338 ]
}
"263
[v _DS_LEFT_UD_signed_VALUE `(i ~T0 @X0 1 ef ]
{
[; ;ds_dual_wood.h: 263: signed int DS_LEFT_UD_signed_VALUE(){
[e :U _DS_LEFT_UD_signed_VALUE ]
[f ]
[; ;ds_dual_wood.h: 264: if(DS_data[11]==127 || DS_data[11]==128){
"264
[e $ ! || == -> *U + &U _DS_data * -> -> -> 11 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i -> 127 `i == -> *U + &U _DS_data * -> -> -> 11 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i -> 128 `i 2345  ]
{
[; ;ds_dual_wood.h: 265: return 0;
"265
[e ) -> 0 `i ]
[e $UE 2344  ]
"266
}
[; ;ds_dual_wood.h: 266: }else if(DS_data[11]>128){
[e $U 2346  ]
[e :U 2345 ]
[e $ ! > -> *U + &U _DS_data * -> -> -> 11 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i -> 128 `i 2347  ]
{
[; ;ds_dual_wood.h: 267: return 128-(signed int)DS_data[11];
"267
[e ) - -> 128 `i -> *U + &U _DS_data * -> -> -> 11 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i ]
[e $UE 2344  ]
"268
}
[; ;ds_dual_wood.h: 268: }else if(DS_data[11]<127){
[e $U 2348  ]
[e :U 2347 ]
[e $ ! < -> *U + &U _DS_data * -> -> -> 11 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i -> 127 `i 2349  ]
{
[; ;ds_dual_wood.h: 269: return 127-(signed int)DS_data[11];
"269
[e ) - -> 127 `i -> *U + &U _DS_data * -> -> -> 11 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i ]
[e $UE 2344  ]
"270
}
[e :U 2349 ]
"271
[e :U 2348 ]
[e :U 2346 ]
[; ;ds_dual_wood.h: 270: }
[; ;ds_dual_wood.h: 271: }
[e :UE 2344 ]
}
"273
[v _approx_distance `(ui ~T0 @X0 1 ef2`i`i ]
{
[; ;ds_dual_wood.h: 273: unsigned int approx_distance(signed int dx,signed int dy){
[e :U _approx_distance ]
[v _dx `i ~T0 @X0 1 r1 ]
[v _dy `i ~T0 @X0 1 r2 ]
[f ]
"274
[v _min `ui ~T0 @X0 1 a ]
[v _max `ui ~T0 @X0 1 a ]
[; ;ds_dual_wood.h: 274: unsigned int min, max;
[; ;ds_dual_wood.h: 275: if ( dx < 0 ) dx = -dx;
"275
[e $ ! < _dx -> 0 `i 2351  ]
[e = _dx -U _dx ]
[e :U 2351 ]
[; ;ds_dual_wood.h: 276: if ( dy < 0 ) dy = -dy;
"276
[e $ ! < _dy -> 0 `i 2352  ]
[e = _dy -U _dy ]
[e :U 2352 ]
[; ;ds_dual_wood.h: 277: if ( dx < dy ){
"277
[e $ ! < _dx _dy 2353  ]
{
[; ;ds_dual_wood.h: 278: min = dx;
"278
[e = _min -> _dx `ui ]
[; ;ds_dual_wood.h: 279: max = dy;
"279
[e = _max -> _dy `ui ]
"280
}
[; ;ds_dual_wood.h: 280: }else{
[e $U 2354  ]
[e :U 2353 ]
{
[; ;ds_dual_wood.h: 281: min = dy;
"281
[e = _min -> _dy `ui ]
[; ;ds_dual_wood.h: 282: max = dx;
"282
[e = _max -> _dx `ui ]
"283
}
[e :U 2354 ]
[; ;ds_dual_wood.h: 283: }
[; ;ds_dual_wood.h: 285: return ((( max << 8 ) + ( max << 3 ) - ( max << 4 ) - ( max << 1 ) +
[; ;ds_dual_wood.h: 286: ( min << 7 ) - ( min << 5 ) + ( min << 3 ) - ( min << 1 )) >> 8 );
"286
[e ) >> - + - + - - + << _max -> 8 `i << _max -> 3 `i << _max -> 4 `i << _max -> 1 `i << _min -> 7 `i << _min -> 5 `i << _min -> 3 `i << _min -> 1 `i -> 8 `i ]
[e $UE 2350  ]
[; ;ds_dual_wood.h: 287: }
"287
[e :UE 2350 ]
}
"289
[v _DS_RIGHT_DISTANCE_VALUE `(ui ~T0 @X0 1 ef ]
{
[; ;ds_dual_wood.h: 289: unsigned int DS_RIGHT_DISTANCE_VALUE(){
[e :U _DS_RIGHT_DISTANCE_VALUE ]
[f ]
[; ;ds_dual_wood.h: 290: return approx_distance(DS_RIGHT_LR_signed_VALUE(),DS_RIGHT_UD_signed_VALUE());
"290
[e ) ( _approx_distance (2 , ( _DS_RIGHT_LR_signed_VALUE ..  ( _DS_RIGHT_UD_signed_VALUE ..  ]
[e $UE 2355  ]
[; ;ds_dual_wood.h: 291: }
"291
[e :UE 2355 ]
}
"293
[v _DS_LEFT_DISTANCE_VALUE `(ui ~T0 @X0 1 ef ]
{
[; ;ds_dual_wood.h: 293: unsigned int DS_LEFT_DISTANCE_VALUE(){
[e :U _DS_LEFT_DISTANCE_VALUE ]
[f ]
[; ;ds_dual_wood.h: 294: return approx_distance(DS_LEFT_LR_signed_VALUE(),DS_LEFT_UD_signed_VALUE());
"294
[e ) ( _approx_distance (2 , ( _DS_LEFT_LR_signed_VALUE ..  ( _DS_LEFT_UD_signed_VALUE ..  ]
[e $UE 2356  ]
[; ;ds_dual_wood.h: 295: }
"295
[e :UE 2356 ]
}
"22 CSV_lib.h
[v _CSV_lib_cycle_time `ui ~T0 @X0 1 e ]
[; ;CSV_lib.h: 22: unsigned int CSV_lib_cycle_time;
"23
[v _CSV_lib_now_time `ui ~T0 @X0 1 e ]
[; ;CSV_lib.h: 23: unsigned int CSV_lib_now_time;
"24
[v _CSV_lib_transmit_flag `ui ~T0 @X0 1 e ]
[; ;CSV_lib.h: 24: unsigned int CSV_lib_transmit_flag;
"25
[v _CSV_lib_enable `uc ~T0 @X0 1 e ]
[i _CSV_lib_enable
-> -> 0 `i `uc
]
[; ;CSV_lib.h: 25: char CSV_lib_enable=0;
[; ;CSV_lib.h: 27: void CSV_begin(unsigned int csv_cycle);
[; ;CSV_lib.h: 28: void CSV_end();
[; ;CSV_lib.h: 29: void CSV_timer_task();
[; ;CSV_lib.h: 30: void CSV_transmit_task_unsignedint_1data(unsigned int data1);
[; ;CSV_lib.h: 31: void CSV_transmit_task_unsignedint_2data(unsigned int data1,unsigned int data2);
[; ;CSV_lib.h: 32: void CSV_transmit_task_unsignedint_3data(unsigned int data1,unsigned int data2,unsigned int data3);
[; ;CSV_lib.h: 33: void CSV_transmit_task_unsignedint_4data(unsigned int data1,unsigned int data2,unsigned int data3,unsigned int data4);
[; ;CSV_lib.h: 34: void CSV_transmit_task_signedint_1data(signed int data1);
[; ;CSV_lib.h: 35: void CSV_transmit_task_signedint_2data(signed int data1,signed int data2);
[; ;CSV_lib.h: 36: void CSV_transmit_task_signedint_3data(signed int data1,signed int data2,signed int data3);
[; ;CSV_lib.h: 37: void CSV_transmit_task_signedint_4data(signed int data1,signed int data2,signed int data3,signed int data4);
"39
[v _CSV_begin `(v ~T0 @X0 1 ef1`ui ]
{
[; ;CSV_lib.h: 39: void CSV_begin(unsigned int csv_cycle){
[e :U _CSV_begin ]
[v _csv_cycle `ui ~T0 @X0 1 r1 ]
[f ]
[; ;CSV_lib.h: 40: CSV_lib_cycle_time=csv_cycle;
"40
[e = _CSV_lib_cycle_time _csv_cycle ]
[; ;CSV_lib.h: 41: CSV_lib_now_time=0;
"41
[e = _CSV_lib_now_time -> -> 0 `i `ui ]
[; ;CSV_lib.h: 42: CSV_lib_transmit_flag=0;
"42
[e = _CSV_lib_transmit_flag -> -> 0 `i `ui ]
[; ;CSV_lib.h: 45: Serial2_begin(57600,0x00);
"45
[e ( _Serial2_begin (2 , -> -> 57600 `l `ui -> -> 0 `i `uc ]
[; ;CSV_lib.h: 47: CSV_lib_enable=1;
"47
[e = _CSV_lib_enable -> -> 1 `i `uc ]
[; ;CSV_lib.h: 48: }
"48
[e :UE 2357 ]
}
"50
[v _CSV_end `(v ~T0 @X0 1 ef ]
{
[; ;CSV_lib.h: 50: void CSV_end(){
[e :U _CSV_end ]
[f ]
[; ;CSV_lib.h: 51: CSV_lib_enable=0;
"51
[e = _CSV_lib_enable -> -> 0 `i `uc ]
[; ;CSV_lib.h: 52: }
"52
[e :UE 2358 ]
}
"54
[v _CSV_timer_task `(v ~T0 @X0 1 ef ]
{
[; ;CSV_lib.h: 54: void CSV_timer_task(){
[e :U _CSV_timer_task ]
[f ]
"55
[v F17719 `ui ~T0 @X0 1 s CSV_lib_count ]
[; ;CSV_lib.h: 55: static unsigned int CSV_lib_count;
[; ;CSV_lib.h: 56: if(CSV_lib_enable){
"56
[e $ ! != -> _CSV_lib_enable `i -> -> -> 0 `i `uc `i 2360  ]
{
[; ;CSV_lib.h: 57: CSV_lib_count+=10;
"57
[e =+ F17719 -> -> 10 `i `ui ]
[; ;CSV_lib.h: 58: if(CSV_lib_count>=CSV_lib_cycle_time){
"58
[e $ ! >= F17719 _CSV_lib_cycle_time 2361  ]
{
[; ;CSV_lib.h: 59: CSV_lib_count=0;
"59
[e = F17719 -> -> 0 `i `ui ]
[; ;CSV_lib.h: 60: CSV_lib_transmit_flag=1;
"60
[e = _CSV_lib_transmit_flag -> -> 1 `i `ui ]
"61
}
[e :U 2361 ]
"62
}
[e :U 2360 ]
[; ;CSV_lib.h: 61: }
[; ;CSV_lib.h: 62: }
[; ;CSV_lib.h: 63: }
"63
[e :UE 2359 ]
}
"65
[v _CSV_transmit_task_unsignedint_1data `(v ~T0 @X0 1 ef1`ui ]
{
[; ;CSV_lib.h: 65: void CSV_transmit_task_unsignedint_1data(unsigned int data1){
[e :U _CSV_transmit_task_unsignedint_1data ]
[v _data1 `ui ~T0 @X0 1 r1 ]
[f ]
"66
[v _csv_buf `uc ~T0 @X0 -> 10 `i a ]
[; ;CSV_lib.h: 66: char csv_buf[10];
[; ;CSV_lib.h: 67: if(CSV_lib_transmit_flag){
"67
[e $ ! != _CSV_lib_transmit_flag -> -> 0 `i `ui 2363  ]
{
[; ;CSV_lib.h: 68: CSV_lib_transmit_flag=0;
"68
[e = _CSV_lib_transmit_flag -> -> 0 `i `ui ]
[; ;CSV_lib.h: 69: CSV_lib_now_time+=CSV_lib_cycle_time;
"69
[e =+ _CSV_lib_now_time _CSV_lib_cycle_time ]
[; ;CSV_lib.h: 70: unsignedint_to_ASCII(csv_buf,0,CSV_lib_now_time);
"70
[e ( _unsignedint_to_ASCII (3 , , &U _csv_buf -> -> 0 `i `uc _CSV_lib_now_time ]
[; ;CSV_lib.h: 71: Serial2_print(csv_buf);
"71
[e ( _Serial2_print (1 &U _csv_buf ]
[; ;CSV_lib.h: 72: Serial2_write(',');
"72
[e ( _Serial2_write (1 -> -> 44 `ui `uc ]
[; ;CSV_lib.h: 73: unsignedint_to_ASCII(csv_buf,0,data1);
"73
[e ( _unsignedint_to_ASCII (3 , , &U _csv_buf -> -> 0 `i `uc _data1 ]
[; ;CSV_lib.h: 74: Serial2_print(csv_buf);
"74
[e ( _Serial2_print (1 &U _csv_buf ]
[; ;CSV_lib.h: 75: Serial2_write('\n');
"75
[e ( _Serial2_write (1 -> -> 10 `ui `uc ]
"76
}
[e :U 2363 ]
[; ;CSV_lib.h: 76: }
[; ;CSV_lib.h: 77: }
"77
[e :UE 2362 ]
}
"79
[v _CSV_transmit_task_unsignedint_2data `(v ~T0 @X0 1 ef2`ui`ui ]
{
[; ;CSV_lib.h: 79: void CSV_transmit_task_unsignedint_2data(unsigned int data1,unsigned int data2){
[e :U _CSV_transmit_task_unsignedint_2data ]
[v _data1 `ui ~T0 @X0 1 r1 ]
[v _data2 `ui ~T0 @X0 1 r2 ]
[f ]
"80
[v _csv_buf `uc ~T0 @X0 -> 10 `i a ]
[; ;CSV_lib.h: 80: char csv_buf[10];
[; ;CSV_lib.h: 81: if(CSV_lib_transmit_flag){
"81
[e $ ! != _CSV_lib_transmit_flag -> -> 0 `i `ui 2365  ]
{
[; ;CSV_lib.h: 82: CSV_lib_transmit_flag=0;
"82
[e = _CSV_lib_transmit_flag -> -> 0 `i `ui ]
[; ;CSV_lib.h: 83: CSV_lib_now_time+=CSV_lib_cycle_time;
"83
[e =+ _CSV_lib_now_time _CSV_lib_cycle_time ]
[; ;CSV_lib.h: 84: unsignedint_to_ASCII(csv_buf,0,CSV_lib_now_time);
"84
[e ( _unsignedint_to_ASCII (3 , , &U _csv_buf -> -> 0 `i `uc _CSV_lib_now_time ]
[; ;CSV_lib.h: 85: Serial2_print(csv_buf);
"85
[e ( _Serial2_print (1 &U _csv_buf ]
[; ;CSV_lib.h: 86: Serial2_write(',');
"86
[e ( _Serial2_write (1 -> -> 44 `ui `uc ]
[; ;CSV_lib.h: 87: unsignedint_to_ASCII(csv_buf,0,data1);
"87
[e ( _unsignedint_to_ASCII (3 , , &U _csv_buf -> -> 0 `i `uc _data1 ]
[; ;CSV_lib.h: 88: Serial2_print(csv_buf);
"88
[e ( _Serial2_print (1 &U _csv_buf ]
[; ;CSV_lib.h: 89: Serial2_write(',');
"89
[e ( _Serial2_write (1 -> -> 44 `ui `uc ]
[; ;CSV_lib.h: 90: unsignedint_to_ASCII(csv_buf,0,data2);
"90
[e ( _unsignedint_to_ASCII (3 , , &U _csv_buf -> -> 0 `i `uc _data2 ]
[; ;CSV_lib.h: 91: Serial2_print(csv_buf);
"91
[e ( _Serial2_print (1 &U _csv_buf ]
[; ;CSV_lib.h: 92: Serial2_write('\n');
"92
[e ( _Serial2_write (1 -> -> 10 `ui `uc ]
"93
}
[e :U 2365 ]
[; ;CSV_lib.h: 93: }
[; ;CSV_lib.h: 94: }
"94
[e :UE 2364 ]
}
"96
[v _CSV_transmit_task_unsignedint_3data `(v ~T0 @X0 1 ef3`ui`ui`ui ]
{
[; ;CSV_lib.h: 96: void CSV_transmit_task_unsignedint_3data(unsigned int data1,unsigned int data2,unsigned int data3){
[e :U _CSV_transmit_task_unsignedint_3data ]
[v _data1 `ui ~T0 @X0 1 r1 ]
[v _data2 `ui ~T0 @X0 1 r2 ]
[v _data3 `ui ~T0 @X0 1 r3 ]
[f ]
"97
[v _csv_buf `uc ~T0 @X0 -> 10 `i a ]
[; ;CSV_lib.h: 97: char csv_buf[10];
[; ;CSV_lib.h: 98: if(CSV_lib_transmit_flag){
"98
[e $ ! != _CSV_lib_transmit_flag -> -> 0 `i `ui 2367  ]
{
[; ;CSV_lib.h: 99: CSV_lib_transmit_flag=0;
"99
[e = _CSV_lib_transmit_flag -> -> 0 `i `ui ]
[; ;CSV_lib.h: 100: CSV_lib_now_time+=CSV_lib_cycle_time;
"100
[e =+ _CSV_lib_now_time _CSV_lib_cycle_time ]
[; ;CSV_lib.h: 101: unsignedint_to_ASCII(csv_buf,0,CSV_lib_now_time);
"101
[e ( _unsignedint_to_ASCII (3 , , &U _csv_buf -> -> 0 `i `uc _CSV_lib_now_time ]
[; ;CSV_lib.h: 102: Serial2_print(csv_buf);
"102
[e ( _Serial2_print (1 &U _csv_buf ]
[; ;CSV_lib.h: 103: Serial2_write(',');
"103
[e ( _Serial2_write (1 -> -> 44 `ui `uc ]
[; ;CSV_lib.h: 104: unsignedint_to_ASCII(csv_buf,0,data1);
"104
[e ( _unsignedint_to_ASCII (3 , , &U _csv_buf -> -> 0 `i `uc _data1 ]
[; ;CSV_lib.h: 105: Serial2_print(csv_buf);
"105
[e ( _Serial2_print (1 &U _csv_buf ]
[; ;CSV_lib.h: 106: Serial2_write(',');
"106
[e ( _Serial2_write (1 -> -> 44 `ui `uc ]
[; ;CSV_lib.h: 107: unsignedint_to_ASCII(csv_buf,0,data2);
"107
[e ( _unsignedint_to_ASCII (3 , , &U _csv_buf -> -> 0 `i `uc _data2 ]
[; ;CSV_lib.h: 108: Serial2_print(csv_buf);
"108
[e ( _Serial2_print (1 &U _csv_buf ]
[; ;CSV_lib.h: 109: Serial2_write(',');
"109
[e ( _Serial2_write (1 -> -> 44 `ui `uc ]
[; ;CSV_lib.h: 110: unsignedint_to_ASCII(csv_buf,0,data3);
"110
[e ( _unsignedint_to_ASCII (3 , , &U _csv_buf -> -> 0 `i `uc _data3 ]
[; ;CSV_lib.h: 111: Serial2_print(csv_buf);
"111
[e ( _Serial2_print (1 &U _csv_buf ]
[; ;CSV_lib.h: 112: Serial2_write('\n');
"112
[e ( _Serial2_write (1 -> -> 10 `ui `uc ]
"113
}
[e :U 2367 ]
[; ;CSV_lib.h: 113: }
[; ;CSV_lib.h: 114: }
"114
[e :UE 2366 ]
}
"117
[v _CSV_transmit_task_unsignedint_4data `(v ~T0 @X0 1 ef4`ui`ui`ui`ui ]
{
[; ;CSV_lib.h: 117: void CSV_transmit_task_unsignedint_4data(unsigned int data1,unsigned int data2,unsigned int data3,unsigned int data4){
[e :U _CSV_transmit_task_unsignedint_4data ]
[v _data1 `ui ~T0 @X0 1 r1 ]
[v _data2 `ui ~T0 @X0 1 r2 ]
[v _data3 `ui ~T0 @X0 1 r3 ]
[v _data4 `ui ~T0 @X0 1 r4 ]
[f ]
"118
[v _csv_buf `uc ~T0 @X0 -> 10 `i a ]
[; ;CSV_lib.h: 118: char csv_buf[10];
[; ;CSV_lib.h: 119: if(CSV_lib_transmit_flag){
"119
[e $ ! != _CSV_lib_transmit_flag -> -> 0 `i `ui 2369  ]
{
[; ;CSV_lib.h: 120: CSV_lib_transmit_flag=0;
"120
[e = _CSV_lib_transmit_flag -> -> 0 `i `ui ]
[; ;CSV_lib.h: 121: CSV_lib_now_time+=CSV_lib_cycle_time;
"121
[e =+ _CSV_lib_now_time _CSV_lib_cycle_time ]
[; ;CSV_lib.h: 122: unsignedint_to_ASCII(csv_buf,0,CSV_lib_now_time);
"122
[e ( _unsignedint_to_ASCII (3 , , &U _csv_buf -> -> 0 `i `uc _CSV_lib_now_time ]
[; ;CSV_lib.h: 123: Serial2_print(csv_buf);
"123
[e ( _Serial2_print (1 &U _csv_buf ]
[; ;CSV_lib.h: 124: Serial2_write(',');
"124
[e ( _Serial2_write (1 -> -> 44 `ui `uc ]
[; ;CSV_lib.h: 125: unsignedint_to_ASCII(csv_buf,0,data1);
"125
[e ( _unsignedint_to_ASCII (3 , , &U _csv_buf -> -> 0 `i `uc _data1 ]
[; ;CSV_lib.h: 126: Serial2_print(csv_buf);
"126
[e ( _Serial2_print (1 &U _csv_buf ]
[; ;CSV_lib.h: 127: Serial2_write(',');
"127
[e ( _Serial2_write (1 -> -> 44 `ui `uc ]
[; ;CSV_lib.h: 128: unsignedint_to_ASCII(csv_buf,0,data2);
"128
[e ( _unsignedint_to_ASCII (3 , , &U _csv_buf -> -> 0 `i `uc _data2 ]
[; ;CSV_lib.h: 129: Serial2_print(csv_buf);
"129
[e ( _Serial2_print (1 &U _csv_buf ]
[; ;CSV_lib.h: 130: Serial2_write(',');
"130
[e ( _Serial2_write (1 -> -> 44 `ui `uc ]
[; ;CSV_lib.h: 131: unsignedint_to_ASCII(csv_buf,0,data3);
"131
[e ( _unsignedint_to_ASCII (3 , , &U _csv_buf -> -> 0 `i `uc _data3 ]
[; ;CSV_lib.h: 132: Serial2_print(csv_buf);
"132
[e ( _Serial2_print (1 &U _csv_buf ]
[; ;CSV_lib.h: 133: Serial2_write(',');
"133
[e ( _Serial2_write (1 -> -> 44 `ui `uc ]
[; ;CSV_lib.h: 134: unsignedint_to_ASCII(csv_buf,0,data4);
"134
[e ( _unsignedint_to_ASCII (3 , , &U _csv_buf -> -> 0 `i `uc _data4 ]
[; ;CSV_lib.h: 135: Serial2_print(csv_buf);
"135
[e ( _Serial2_print (1 &U _csv_buf ]
[; ;CSV_lib.h: 136: Serial2_write('\n');
"136
[e ( _Serial2_write (1 -> -> 10 `ui `uc ]
"137
}
[e :U 2369 ]
[; ;CSV_lib.h: 137: }
[; ;CSV_lib.h: 138: }
"138
[e :UE 2368 ]
}
"140
[v _CSV_transmit_task_signedint_1data `(v ~T0 @X0 1 ef1`i ]
{
[; ;CSV_lib.h: 140: void CSV_transmit_task_signedint_1data(signed int data1){
[e :U _CSV_transmit_task_signedint_1data ]
[v _data1 `i ~T0 @X0 1 r1 ]
[f ]
"141
[v _csv_buf `uc ~T0 @X0 -> 10 `i a ]
[; ;CSV_lib.h: 141: char csv_buf[10];
[; ;CSV_lib.h: 142: if(CSV_lib_transmit_flag){
"142
[e $ ! != _CSV_lib_transmit_flag -> -> 0 `i `ui 2371  ]
{
[; ;CSV_lib.h: 143: CSV_lib_transmit_flag=0;
"143
[e = _CSV_lib_transmit_flag -> -> 0 `i `ui ]
[; ;CSV_lib.h: 144: CSV_lib_now_time+=CSV_lib_cycle_time;
"144
[e =+ _CSV_lib_now_time _CSV_lib_cycle_time ]
[; ;CSV_lib.h: 145: signedint_to_ASCII(csv_buf,0,CSV_lib_now_time);
"145
[e ( _signedint_to_ASCII (3 , , &U _csv_buf -> -> 0 `i `uc -> _CSV_lib_now_time `i ]
[; ;CSV_lib.h: 146: Serial2_print(csv_buf);
"146
[e ( _Serial2_print (1 &U _csv_buf ]
[; ;CSV_lib.h: 147: Serial2_write(',');
"147
[e ( _Serial2_write (1 -> -> 44 `ui `uc ]
[; ;CSV_lib.h: 148: signedint_to_ASCII(csv_buf,0,data1);
"148
[e ( _signedint_to_ASCII (3 , , &U _csv_buf -> -> 0 `i `uc _data1 ]
[; ;CSV_lib.h: 149: Serial2_print(csv_buf);
"149
[e ( _Serial2_print (1 &U _csv_buf ]
[; ;CSV_lib.h: 150: Serial2_write('\n');
"150
[e ( _Serial2_write (1 -> -> 10 `ui `uc ]
"151
}
[e :U 2371 ]
[; ;CSV_lib.h: 151: }
[; ;CSV_lib.h: 152: }
"152
[e :UE 2370 ]
}
"154
[v _CSV_transmit_task_signedint_2data `(v ~T0 @X0 1 ef2`i`i ]
{
[; ;CSV_lib.h: 154: void CSV_transmit_task_signedint_2data(signed int data1,signed int data2){
[e :U _CSV_transmit_task_signedint_2data ]
[v _data1 `i ~T0 @X0 1 r1 ]
[v _data2 `i ~T0 @X0 1 r2 ]
[f ]
"155
[v _csv_buf `uc ~T0 @X0 -> 10 `i a ]
[; ;CSV_lib.h: 155: char csv_buf[10];
[; ;CSV_lib.h: 156: if(CSV_lib_transmit_flag){
"156
[e $ ! != _CSV_lib_transmit_flag -> -> 0 `i `ui 2373  ]
{
[; ;CSV_lib.h: 157: CSV_lib_transmit_flag=0;
"157
[e = _CSV_lib_transmit_flag -> -> 0 `i `ui ]
[; ;CSV_lib.h: 158: CSV_lib_now_time+=CSV_lib_cycle_time;
"158
[e =+ _CSV_lib_now_time _CSV_lib_cycle_time ]
[; ;CSV_lib.h: 159: unsignedint_to_ASCII(csv_buf,0,CSV_lib_now_time);
"159
[e ( _unsignedint_to_ASCII (3 , , &U _csv_buf -> -> 0 `i `uc _CSV_lib_now_time ]
[; ;CSV_lib.h: 160: Serial2_print(csv_buf);
"160
[e ( _Serial2_print (1 &U _csv_buf ]
[; ;CSV_lib.h: 161: Serial2_write(',');
"161
[e ( _Serial2_write (1 -> -> 44 `ui `uc ]
[; ;CSV_lib.h: 162: signedint_to_ASCII(csv_buf,0,data1);
"162
[e ( _signedint_to_ASCII (3 , , &U _csv_buf -> -> 0 `i `uc _data1 ]
[; ;CSV_lib.h: 163: Serial2_print(csv_buf);
"163
[e ( _Serial2_print (1 &U _csv_buf ]
[; ;CSV_lib.h: 164: Serial2_write(',');
"164
[e ( _Serial2_write (1 -> -> 44 `ui `uc ]
[; ;CSV_lib.h: 165: signedint_to_ASCII(csv_buf,0,data2);
"165
[e ( _signedint_to_ASCII (3 , , &U _csv_buf -> -> 0 `i `uc _data2 ]
[; ;CSV_lib.h: 166: Serial2_print(csv_buf);
"166
[e ( _Serial2_print (1 &U _csv_buf ]
[; ;CSV_lib.h: 167: Serial2_write('\n');
"167
[e ( _Serial2_write (1 -> -> 10 `ui `uc ]
"168
}
[e :U 2373 ]
[; ;CSV_lib.h: 168: }
[; ;CSV_lib.h: 169: }
"169
[e :UE 2372 ]
}
"171
[v _CSV_transmit_task_signedint_3data `(v ~T0 @X0 1 ef3`i`i`i ]
{
[; ;CSV_lib.h: 171: void CSV_transmit_task_signedint_3data(signed int data1,signed int data2,signed int data3){
[e :U _CSV_transmit_task_signedint_3data ]
[v _data1 `i ~T0 @X0 1 r1 ]
[v _data2 `i ~T0 @X0 1 r2 ]
[v _data3 `i ~T0 @X0 1 r3 ]
[f ]
"172
[v _csv_buf `uc ~T0 @X0 -> 10 `i a ]
[; ;CSV_lib.h: 172: char csv_buf[10];
[; ;CSV_lib.h: 173: if(CSV_lib_transmit_flag){
"173
[e $ ! != _CSV_lib_transmit_flag -> -> 0 `i `ui 2375  ]
{
[; ;CSV_lib.h: 174: CSV_lib_transmit_flag=0;
"174
[e = _CSV_lib_transmit_flag -> -> 0 `i `ui ]
[; ;CSV_lib.h: 175: CSV_lib_now_time+=CSV_lib_cycle_time;
"175
[e =+ _CSV_lib_now_time _CSV_lib_cycle_time ]
[; ;CSV_lib.h: 176: unsignedint_to_ASCII(csv_buf,0,CSV_lib_now_time);
"176
[e ( _unsignedint_to_ASCII (3 , , &U _csv_buf -> -> 0 `i `uc _CSV_lib_now_time ]
[; ;CSV_lib.h: 177: Serial2_print(csv_buf);
"177
[e ( _Serial2_print (1 &U _csv_buf ]
[; ;CSV_lib.h: 178: Serial2_write(',');
"178
[e ( _Serial2_write (1 -> -> 44 `ui `uc ]
[; ;CSV_lib.h: 179: signedint_to_ASCII(csv_buf,0,data1);
"179
[e ( _signedint_to_ASCII (3 , , &U _csv_buf -> -> 0 `i `uc _data1 ]
[; ;CSV_lib.h: 180: Serial2_print(csv_buf);
"180
[e ( _Serial2_print (1 &U _csv_buf ]
[; ;CSV_lib.h: 181: Serial2_write(',');
"181
[e ( _Serial2_write (1 -> -> 44 `ui `uc ]
[; ;CSV_lib.h: 182: signedint_to_ASCII(csv_buf,0,data2);
"182
[e ( _signedint_to_ASCII (3 , , &U _csv_buf -> -> 0 `i `uc _data2 ]
[; ;CSV_lib.h: 183: Serial2_print(csv_buf);
"183
[e ( _Serial2_print (1 &U _csv_buf ]
[; ;CSV_lib.h: 184: Serial2_write(',');
"184
[e ( _Serial2_write (1 -> -> 44 `ui `uc ]
[; ;CSV_lib.h: 185: signedint_to_ASCII(csv_buf,0,data3);
"185
[e ( _signedint_to_ASCII (3 , , &U _csv_buf -> -> 0 `i `uc _data3 ]
[; ;CSV_lib.h: 186: Serial2_print(csv_buf);
"186
[e ( _Serial2_print (1 &U _csv_buf ]
[; ;CSV_lib.h: 187: Serial2_write('\n');
"187
[e ( _Serial2_write (1 -> -> 10 `ui `uc ]
"188
}
[e :U 2375 ]
[; ;CSV_lib.h: 188: }
[; ;CSV_lib.h: 189: }
"189
[e :UE 2374 ]
}
"192
[v _CSV_transmit_task_signedint_4data `(v ~T0 @X0 1 ef4`i`i`i`i ]
{
[; ;CSV_lib.h: 192: void CSV_transmit_task_signedint_4data(signed int data1,signed int data2,signed int data3,signed int data4){
[e :U _CSV_transmit_task_signedint_4data ]
[v _data1 `i ~T0 @X0 1 r1 ]
[v _data2 `i ~T0 @X0 1 r2 ]
[v _data3 `i ~T0 @X0 1 r3 ]
[v _data4 `i ~T0 @X0 1 r4 ]
[f ]
"193
[v _csv_buf `uc ~T0 @X0 -> 10 `i a ]
[; ;CSV_lib.h: 193: char csv_buf[10];
[; ;CSV_lib.h: 194: if(CSV_lib_transmit_flag){
"194
[e $ ! != _CSV_lib_transmit_flag -> -> 0 `i `ui 2377  ]
{
[; ;CSV_lib.h: 195: CSV_lib_transmit_flag=0;
"195
[e = _CSV_lib_transmit_flag -> -> 0 `i `ui ]
[; ;CSV_lib.h: 196: CSV_lib_now_time+=CSV_lib_cycle_time;
"196
[e =+ _CSV_lib_now_time _CSV_lib_cycle_time ]
[; ;CSV_lib.h: 197: unsignedint_to_ASCII(csv_buf,0,CSV_lib_now_time);
"197
[e ( _unsignedint_to_ASCII (3 , , &U _csv_buf -> -> 0 `i `uc _CSV_lib_now_time ]
[; ;CSV_lib.h: 198: Serial2_print(csv_buf);
"198
[e ( _Serial2_print (1 &U _csv_buf ]
[; ;CSV_lib.h: 199: Serial2_write(',');
"199
[e ( _Serial2_write (1 -> -> 44 `ui `uc ]
[; ;CSV_lib.h: 200: signedint_to_ASCII(csv_buf,0,data1);
"200
[e ( _signedint_to_ASCII (3 , , &U _csv_buf -> -> 0 `i `uc _data1 ]
[; ;CSV_lib.h: 201: Serial2_print(csv_buf);
"201
[e ( _Serial2_print (1 &U _csv_buf ]
[; ;CSV_lib.h: 202: Serial2_write(',');
"202
[e ( _Serial2_write (1 -> -> 44 `ui `uc ]
[; ;CSV_lib.h: 203: signedint_to_ASCII(csv_buf,0,data2);
"203
[e ( _signedint_to_ASCII (3 , , &U _csv_buf -> -> 0 `i `uc _data2 ]
[; ;CSV_lib.h: 204: Serial2_print(csv_buf);
"204
[e ( _Serial2_print (1 &U _csv_buf ]
[; ;CSV_lib.h: 205: Serial2_write(',');
"205
[e ( _Serial2_write (1 -> -> 44 `ui `uc ]
[; ;CSV_lib.h: 206: signedint_to_ASCII(csv_buf,0,data3);
"206
[e ( _signedint_to_ASCII (3 , , &U _csv_buf -> -> 0 `i `uc _data3 ]
[; ;CSV_lib.h: 207: Serial2_print(csv_buf);
"207
[e ( _Serial2_print (1 &U _csv_buf ]
[; ;CSV_lib.h: 208: Serial2_write(',');
"208
[e ( _Serial2_write (1 -> -> 44 `ui `uc ]
[; ;CSV_lib.h: 209: signedint_to_ASCII(csv_buf,0,data4);
"209
[e ( _signedint_to_ASCII (3 , , &U _csv_buf -> -> 0 `i `uc _data4 ]
[; ;CSV_lib.h: 210: Serial2_print(csv_buf);
"210
[e ( _Serial2_print (1 &U _csv_buf ]
[; ;CSV_lib.h: 211: Serial2_write('\n');
"211
[e ( _Serial2_write (1 -> -> 10 `ui `uc ]
"212
}
[e :U 2377 ]
[; ;CSV_lib.h: 212: }
[; ;CSV_lib.h: 213: }
"213
[e :UE 2376 ]
}
"13 MELON PAN1_main.c
[v _csv_data `ui ~T0 @X0 1 e ]
[; ;MELON PAN1_main.c: 13: unsigned int csv_data;
"14
[v _data `uc ~T0 @X0 -> 10 `i e ]
[; ;MELON PAN1_main.c: 14: char data[10];
[v $root$_wood_isr `(v ~T0 @X0 0 e ]
[v F17752 `(v ~T0 @X0 1 tf ]
"16
[v _wood_isr `IF17752 ~T0 @X0 1 e ]
{
[; ;MELON PAN1_main.c: 16: void interrupt wood_isr(void){
[e :U _wood_isr ]
[f ]
[; ;MELON PAN1_main.c: 17: if(PIR3bits.RC1IF){
"17
[e $ ! != -> . . _PIR3bits 0 5 `i -> -> -> 0 `i `Vuc `i 2379  ]
{
[; ;MELON PAN1_main.c: 19: read_ds_dual_byte();
"19
[e ( _read_ds_dual_byte ..  ]
"20
}
[e :U 2379 ]
[; ;MELON PAN1_main.c: 20: }
[; ;MELON PAN1_main.c: 21: if(PIR0bits.TMR0IF){
"21
[e $ ! != -> . . _PIR0bits 0 5 `i -> -> -> 0 `i `Vuc `i 2380  ]
{
[; ;MELON PAN1_main.c: 22: PIR0bits.TMR0IF=0;
"22
[e = . . _PIR0bits 0 5 -> -> 0 `i `uc ]
[; ;MELON PAN1_main.c: 24: TIMER0_16bit_set_count(25536);
"24
[e ( _TIMER0_16bit_set_count (1 -> -> 25536 `i `ui ]
[; ;MELON PAN1_main.c: 26: DS_time_out++;
"26
[e ++ _DS_time_out -> -> 1 `i `uc ]
[; ;MELON PAN1_main.c: 27: DS_communication_error_time++;
"27
[e ++ _DS_communication_error_time -> 1 `i ]
"28
}
[e :U 2380 ]
[; ;MELON PAN1_main.c: 28: }
[; ;MELON PAN1_main.c: 29: if(PIR5bits.TMR1IF){
"29
[e $ ! != -> . . _PIR5bits 0 0 `i -> -> -> 0 `i `Vuc `i 2381  ]
{
[; ;MELON PAN1_main.c: 30: PIR5bits.TMR1IF=0;
"30
[e = . . _PIR5bits 0 0 -> -> 0 `i `uc ]
[; ;MELON PAN1_main.c: 32: TIMER1_set_count(25536);
"32
[e ( _TIMER1_set_count (1 -> -> 25536 `i `ui ]
"34
}
[e :U 2381 ]
[; ;MELON PAN1_main.c: 34: }
[; ;MELON PAN1_main.c: 40: }
"40
[e :UE 2378 ]
}
[v $root$_main `(v ~T0 @X0 0 e ]
"42
[v _main `(v ~T0 @X0 1 ef ]
{
[; ;MELON PAN1_main.c: 42: void main(){
[e :U _main ]
[f ]
[; ;MELON PAN1_main.c: 44: pin_init();
"44
[e ( _pin_init ..  ]
[; ;MELON PAN1_main.c: 48: spi_init();
"48
[e ( _spi_init ..  ]
[; ;MELON PAN1_main.c: 49: read_ds_dual_init();
"49
[e ( _read_ds_dual_init ..  ]
[; ;MELON PAN1_main.c: 51: TIMER1_setup(0x0100 | 0x20);
"51
[e ( _TIMER1_setup (1 -> | -> 256 `i -> 32 `i `ui ]
[; ;MELON PAN1_main.c: 52: TIMER1_set_count(25536);
"52
[e ( _TIMER1_set_count (1 -> -> 25536 `i `ui ]
[; ;MELON PAN1_main.c: 53: enable_interrupts(2);
"53
[e ( _enable_interrupts (1 -> -> 2 `i `uc ]
[; ;MELON PAN1_main.c: 60: while(1){
"60
[e :U 2384 ]
{
[; ;MELON PAN1_main.c: 67: read_ds_dual_de_gozaru();
"67
[e ( _read_ds_dual_de_gozaru ..  ]
"68
}
[e :U 2383 ]
"60
[e $U 2384  ]
[e :U 2385 ]
[; ;MELON PAN1_main.c: 68: }
[; ;MELON PAN1_main.c: 69: }
"69
[e :UE 2382 ]
}
"71
[v _GOOD_de_gozaru `(v ~T0 @X0 1 ef ]
{
[; ;MELON PAN1_main.c: 71: void GOOD_de_gozaru(){
[e :U _GOOD_de_gozaru ]
[f ]
[; ;MELON PAN1_main.c: 74: LATDbits.LATD0=0;
"74
[e = . . _LATDbits 0 0 -> -> 0 `i `uc ]
[; ;MELON PAN1_main.c: 75: LATHbits.LATH2=1;
"75
[e = . . _LATHbits 0 2 -> -> 1 `i `uc ]
[; ;MELON PAN1_main.c: 77: if(DS_data[1]==0x00){
"77
[e $ ! == -> *U + &U _DS_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _DS_data `ui `ux `i -> 0 `i 2387  ]
{
[; ;MELON PAN1_main.c: 78: output_LED5(DS_data[3]);
"78
[e ( _output_LED5 (1 *U + &U _DS_data * -> -> -> 3 `i `ui `ux -> -> # *U &U _DS_data `ui `ux ]
"79
}
[e :U 2387 ]
[; ;MELON PAN1_main.c: 79: }
[; ;MELON PAN1_main.c: 81: if(bit_test(push_DS_data[1],5)){
"81
[e $ ! != -> ( _bit_test (2 , *U + &U _push_DS_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _push_DS_data `ui `ux -> -> 5 `i `uc `i -> -> -> 0 `i `uc `i 2388  ]
{
[; ;MELON PAN1_main.c: 82: LATHbits.LATH3=~LATHbits.LATH3;
"82
[e = . . _LATHbits 0 3 -> ~ -> . . _LATHbits 0 3 `i `uc ]
"84
}
[e :U 2388 ]
[; ;MELON PAN1_main.c: 84: }
[; ;MELON PAN1_main.c: 85: if(bit_test(push_DS_data[1],6)){
"85
[e $ ! != -> ( _bit_test (2 , *U + &U _push_DS_data * -> -> -> 1 `i `ui `ux -> -> # *U &U _push_DS_data `ui `ux -> -> 6 `i `uc `i -> -> -> 0 `i `uc `i 2389  ]
{
[; ;MELON PAN1_main.c: 86: LATDbits.LATD2=~LATDbits.LATD2;
"86
[e = . . _LATDbits 0 2 -> ~ -> . . _LATDbits 0 2 `i `uc ]
"88
}
[e :U 2389 ]
[; ;MELON PAN1_main.c: 88: }
[; ;MELON PAN1_main.c: 90: if(DS_LEFT_UD_signed_VALUE() >= 127){
"90
[e $ ! >= ( _DS_LEFT_UD_signed_VALUE ..  -> 127 `i 2390  ]
{
[; ;MELON PAN1_main.c: 91: s_driver1_set_value(make_s_driver_ver1_send_data(2,100));
"91
[e ( _s_driver1_set_value (1 ( _make_s_driver_ver1_send_data (2 , -> -> 2 `i `uc -> -> 100 `i `uc ]
[; ;MELON PAN1_main.c: 92: s_driver2_set_value(make_s_driver_ver1_send_data(2,50));
"92
[e ( _s_driver2_set_value (1 ( _make_s_driver_ver1_send_data (2 , -> -> 2 `i `uc -> -> 50 `i `uc ]
[; ;MELON PAN1_main.c: 93: s_driver3_set_value(make_s_driver_ver1_send_data(2,100));
"93
[e ( _s_driver3_set_value (1 ( _make_s_driver_ver1_send_data (2 , -> -> 2 `i `uc -> -> 100 `i `uc ]
[; ;MELON PAN1_main.c: 94: s_driver4_set_value(make_s_driver_ver1_send_data(2,60));
"94
[e ( _s_driver4_set_value (1 ( _make_s_driver_ver1_send_data (2 , -> -> 2 `i `uc -> -> 60 `i `uc ]
"95
}
[; ;MELON PAN1_main.c: 95: }
[e $U 2391  ]
"96
[e :U 2390 ]
[; ;MELON PAN1_main.c: 96: else if(DS_LEFT_UD_signed_VALUE() <= -127){
[e $ ! <= ( _DS_LEFT_UD_signed_VALUE ..  -U -> 127 `i 2392  ]
{
[; ;MELON PAN1_main.c: 97: s_driver1_set_value(make_s_driver_ver1_send_data(3,100));
"97
[e ( _s_driver1_set_value (1 ( _make_s_driver_ver1_send_data (2 , -> -> 3 `i `uc -> -> 100 `i `uc ]
[; ;MELON PAN1_main.c: 98: s_driver2_set_value(make_s_driver_ver1_send_data(3,50));
"98
[e ( _s_driver2_set_value (1 ( _make_s_driver_ver1_send_data (2 , -> -> 3 `i `uc -> -> 50 `i `uc ]
[; ;MELON PAN1_main.c: 99: s_driver3_set_value(make_s_driver_ver1_send_data(3,100));
"99
[e ( _s_driver3_set_value (1 ( _make_s_driver_ver1_send_data (2 , -> -> 3 `i `uc -> -> 100 `i `uc ]
[; ;MELON PAN1_main.c: 100: s_driver4_set_value(make_s_driver_ver1_send_data(3,60));
"100
[e ( _s_driver4_set_value (1 ( _make_s_driver_ver1_send_data (2 , -> -> 3 `i `uc -> -> 60 `i `uc ]
"101
}
[; ;MELON PAN1_main.c: 101: }
[e $U 2393  ]
"102
[e :U 2392 ]
[; ;MELON PAN1_main.c: 102: else if(DS_RIGHT_LR_signed_VALUE() <= -126){
[e $ ! <= ( _DS_RIGHT_LR_signed_VALUE ..  -U -> 126 `i 2394  ]
{
[; ;MELON PAN1_main.c: 103: s_driver1_set_value(make_s_driver_ver1_send_data(3,100));
"103
[e ( _s_driver1_set_value (1 ( _make_s_driver_ver1_send_data (2 , -> -> 3 `i `uc -> -> 100 `i `uc ]
[; ;MELON PAN1_main.c: 104: s_driver2_set_value(make_s_driver_ver1_send_data(2,50));
"104
[e ( _s_driver2_set_value (1 ( _make_s_driver_ver1_send_data (2 , -> -> 2 `i `uc -> -> 50 `i `uc ]
[; ;MELON PAN1_main.c: 105: s_driver3_set_value(make_s_driver_ver1_send_data(3,100));
"105
[e ( _s_driver3_set_value (1 ( _make_s_driver_ver1_send_data (2 , -> -> 3 `i `uc -> -> 100 `i `uc ]
[; ;MELON PAN1_main.c: 106: s_driver4_set_value(make_s_driver_ver1_send_data(2,60));
"106
[e ( _s_driver4_set_value (1 ( _make_s_driver_ver1_send_data (2 , -> -> 2 `i `uc -> -> 60 `i `uc ]
"107
}
[; ;MELON PAN1_main.c: 107: }
[e $U 2395  ]
"108
[e :U 2394 ]
[; ;MELON PAN1_main.c: 108: else if(DS_RIGHT_LR_signed_VALUE() >= 127){
[e $ ! >= ( _DS_RIGHT_LR_signed_VALUE ..  -> 127 `i 2396  ]
{
[; ;MELON PAN1_main.c: 109: s_driver1_set_value(make_s_driver_ver1_send_data(2,100));
"109
[e ( _s_driver1_set_value (1 ( _make_s_driver_ver1_send_data (2 , -> -> 2 `i `uc -> -> 100 `i `uc ]
[; ;MELON PAN1_main.c: 110: s_driver2_set_value(make_s_driver_ver1_send_data(3,50));
"110
[e ( _s_driver2_set_value (1 ( _make_s_driver_ver1_send_data (2 , -> -> 3 `i `uc -> -> 50 `i `uc ]
[; ;MELON PAN1_main.c: 111: s_driver3_set_value(make_s_driver_ver1_send_data(2,100));
"111
[e ( _s_driver3_set_value (1 ( _make_s_driver_ver1_send_data (2 , -> -> 2 `i `uc -> -> 100 `i `uc ]
[; ;MELON PAN1_main.c: 112: s_driver4_set_value(make_s_driver_ver1_send_data(3,60));
"112
[e ( _s_driver4_set_value (1 ( _make_s_driver_ver1_send_data (2 , -> -> 3 `i `uc -> -> 60 `i `uc ]
"113
}
[; ;MELON PAN1_main.c: 113: }
[e $U 2397  ]
"114
[e :U 2396 ]
[; ;MELON PAN1_main.c: 114: else if(DS_RIGHT_LR_signed_VALUE() <= -127){
[e $ ! <= ( _DS_RIGHT_LR_signed_VALUE ..  -U -> 127 `i 2398  ]
{
[; ;MELON PAN1_main.c: 115: s_driver1_set_value(make_s_driver_ver1_send_data(3,100));
"115
[e ( _s_driver1_set_value (1 ( _make_s_driver_ver1_send_data (2 , -> -> 3 `i `uc -> -> 100 `i `uc ]
[; ;MELON PAN1_main.c: 116: s_driver2_set_value(make_s_driver_ver1_send_data(2,50));
"116
[e ( _s_driver2_set_value (1 ( _make_s_driver_ver1_send_data (2 , -> -> 2 `i `uc -> -> 50 `i `uc ]
[; ;MELON PAN1_main.c: 117: s_driver3_set_value(make_s_driver_ver1_send_data(3,100));
"117
[e ( _s_driver3_set_value (1 ( _make_s_driver_ver1_send_data (2 , -> -> 3 `i `uc -> -> 100 `i `uc ]
[; ;MELON PAN1_main.c: 118: s_driver4_set_value(make_s_driver_ver1_send_data(2,60));
"118
[e ( _s_driver4_set_value (1 ( _make_s_driver_ver1_send_data (2 , -> -> 2 `i `uc -> -> 60 `i `uc ]
"119
}
[; ;MELON PAN1_main.c: 119: }
[e $U 2399  ]
"120
[e :U 2398 ]
[; ;MELON PAN1_main.c: 120: else {
{
[; ;MELON PAN1_main.c: 121: s_driver1_set_value(make_s_driver_ver1_send_data(1,0));
"121
[e ( _s_driver1_set_value (1 ( _make_s_driver_ver1_send_data (2 , -> -> 1 `i `uc -> -> 0 `i `uc ]
[; ;MELON PAN1_main.c: 122: s_driver2_set_value(make_s_driver_ver1_send_data(1,0));
"122
[e ( _s_driver2_set_value (1 ( _make_s_driver_ver1_send_data (2 , -> -> 1 `i `uc -> -> 0 `i `uc ]
[; ;MELON PAN1_main.c: 123: s_driver3_set_value(make_s_driver_ver1_send_data(1,0));
"123
[e ( _s_driver3_set_value (1 ( _make_s_driver_ver1_send_data (2 , -> -> 1 `i `uc -> -> 0 `i `uc ]
[; ;MELON PAN1_main.c: 124: s_driver4_set_value(make_s_driver_ver1_send_data(1,0));
"124
[e ( _s_driver4_set_value (1 ( _make_s_driver_ver1_send_data (2 , -> -> 1 `i `uc -> -> 0 `i `uc ]
"125
}
[e :U 2399 ]
[e :U 2397 ]
[e :U 2395 ]
[e :U 2393 ]
[e :U 2391 ]
[; ;MELON PAN1_main.c: 125: }
[; ;MELON PAN1_main.c: 127: }
"127
[e :UE 2386 ]
}
"129
[v _BAD_de_gozaru `(v ~T0 @X0 1 ef ]
{
[; ;MELON PAN1_main.c: 129: void BAD_de_gozaru(){
[e :U _BAD_de_gozaru ]
[f ]
[; ;MELON PAN1_main.c: 130: LATHbits.LATH2=0;
"130
[e = . . _LATHbits 0 2 -> -> 0 `i `uc ]
[; ;MELON PAN1_main.c: 131: LATDbits.LATD0=1;
"131
[e = . . _LATDbits 0 0 -> -> 1 `i `uc ]
[; ;MELON PAN1_main.c: 132: }
"132
[e :UE 2400 ]
}
"134
[v _always_de_gozaru `(v ~T0 @X0 1 ef ]
{
[; ;MELON PAN1_main.c: 134: void always_de_gozaru(){
[e :U _always_de_gozaru ]
[f ]
[; ;MELON PAN1_main.c: 137: }
"137
[e :UE 2401 ]
}
