Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\.Xilinx\alu\seven_four.vhd" into library work
Parsing entity <seven_four>.
Parsing architecture <Behavioral> of entity <seven_four>.
Parsing VHDL file "C:\.Xilinx\lab7sequence\top.vhd" into library work
Parsing entity <top>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <Behavioral>) from library <work>.

Elaborating entity <seven_four> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\.Xilinx\lab7sequence\top.vhd".
    Found 3-bit register for signal <state_reg>.
    Found 8-bit register for signal <led_out>.
    Found 8-bit register for signal <led_shift>.
    Found 4-bit register for signal <counterbirler>.
    Found 4-bit register for signal <counteronlar>.
    Found 1-bit register for signal <new_clk>.
    Found 32-bit register for signal <ara_deger>.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 15                                             |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | new_clk (rising_edge)                          |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <ara_deger[31]_GND_6_o_add_1_OUT> created at line 86.
    Found 4-bit adder for signal <counterbirler[3]_GND_6_o_add_21_OUT> created at line 151.
    Found 4-bit adder for signal <counteronlar[3]_GND_6_o_add_22_OUT> created at line 154.
    Found 32-bit comparator greater for signal <ara_deger[31]_GND_6_o_LessThan_1_o> created at line 85
    Found 4-bit comparator greater for signal <counterbirler[3]_PWR_6_o_LessThan_21_o> created at line 150
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <seven_four>.
    Related source file is "C:\.Xilinx\alu\seven_four.vhd".
    Found 4-bit register for signal <sec>.
    Found 18-bit register for signal <counter>.
    Found 18-bit adder for signal <counter[17]_GND_7_o_add_12_OUT> created at line 155.
    Found 16x8-bit Read Only RAM for signal <sel>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <seven_four> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 4
 18-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 2
# Registers                                            : 8
 1-bit register                                        : 1
 18-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 3
 8-bit register                                        : 2
# Comparators                                          : 2
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 10
 4-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 9
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <seven_four>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3231 - The small RAM <Mram_sel> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sec>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sel>           |          |
    -----------------------------------------------------------------------
Unit <seven_four> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <ara_deger>: 1 register on signal <ara_deger>.
The following registers are absorbed into counter <counterbirler>: 1 register on signal <counterbirler>.
The following registers are absorbed into counter <counteronlar>: 1 register on signal <counteronlar>.
Unit <top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 4
 18-bit up counter                                     : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 21
 Flip-Flops                                            : 21
# Comparators                                          : 2
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 9
 7-bit 2-to-1 multiplexer                              : 9
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <led_shift_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <led_out_0> 
INFO:Xst:2261 - The FF/Latch <led_shift_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <led_out_1> 
INFO:Xst:2261 - The FF/Latch <led_shift_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <led_out_2> 
INFO:Xst:2261 - The FF/Latch <led_shift_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <led_out_3> 
INFO:Xst:2261 - The FF/Latch <led_shift_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <led_out_4> 
INFO:Xst:2261 - The FF/Latch <led_shift_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <led_out_5> 
INFO:Xst:2261 - The FF/Latch <led_shift_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <led_out_6> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state_reg[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 000
 st1   | 001
 st2   | 010
 st3   | 011
 st4   | 100
-------------------

Optimizing unit <top> ...

Optimizing unit <seven_four> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 75
 Flip-Flops                                            : 75

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 251
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 48
#      LUT2                        : 2
#      LUT3                        : 23
#      LUT4                        : 20
#      LUT5                        : 13
#      LUT6                        : 35
#      MUXCY                       : 54
#      VCC                         : 1
#      XORCY                       : 50
# FlipFlops/Latches                : 75
#      FD                          : 40
#      FDC                         : 3
#      FDCE                        : 17
#      FDR                         : 15
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 3
#      OBUF                        : 24

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              75  out of  126800     0%  
 Number of Slice LUTs:                  145  out of  63400     0%  
    Number used as Logic:               145  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    153
   Number with an unused Flip Flop:      78  out of    153    50%  
   Number with an unused LUT:             8  out of    153     5%  
   Number of fully used LUT-FF pairs:    67  out of    153    43%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    210    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
new_clk                            | BUFG                   | 20    |
clk                                | BUFGP                  | 55    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.236ns (Maximum Frequency: 309.033MHz)
   Minimum input arrival time before clock: 0.840ns
   Maximum output required time after clock: 2.592ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'new_clk'
  Clock period: 1.567ns (frequency: 638.284MHz)
  Total number of paths / destination ports: 66 / 27
-------------------------------------------------------------------------
Delay:               1.567ns (Levels of Logic = 1)
  Source:            state_reg_FSM_FFd1 (FF)
  Destination:       counteronlar_0 (FF)
  Source Clock:      new_clk rising
  Destination Clock: new_clk rising

  Data Path: state_reg_FSM_FFd1 to counteronlar_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.361   0.720  state_reg_FSM_FFd1 (state_reg_FSM_FFd1)
     LUT5:I0->O            4   0.097   0.293  _n0088_inv21 (_n0088_inv)
     FDCE:CE                   0.095          counteronlar_0
    ----------------------------------------
    Total                      1.567ns (0.553ns logic, 1.014ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.236ns (frequency: 309.033MHz)
  Total number of paths / destination ports: 3808 / 70
-------------------------------------------------------------------------
Delay:               3.236ns (Levels of Logic = 3)
  Source:            ara_deger_1 (FF)
  Destination:       ara_deger_17 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ara_deger_1 to ara_deger_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.361   0.703  ara_deger_1 (ara_deger_1)
     LUT6:I0->O            3   0.097   0.693  _n00825 (_n00825)
     LUT6:I1->O            1   0.097   0.000  _n00827_lut (_n00827_lut)
     MUXCY:S->O           15   0.592   0.344  _n00827_cy (_n0082)
     FDR:R                     0.349          ara_deger_17
    ----------------------------------------
    Total                      3.236ns (1.496ns logic, 1.740ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'new_clk'
  Total number of paths / destination ports: 36 / 33
-------------------------------------------------------------------------
Offset:              0.840ns (Levels of Logic = 2)
  Source:            enable (PAD)
  Destination:       state_reg_FSM_FFd1 (FF)
  Destination Clock: new_clk rising

  Data Path: enable to state_reg_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.001   0.734  enable_IBUF (enable_IBUF)
     LUT5:I0->O            1   0.097   0.000  state_reg_FSM_FFd1-In1 (state_reg_FSM_FFd1-In)
     FDC:D                     0.008          state_reg_FSM_FFd1
    ----------------------------------------
    Total                      0.840ns (0.106ns logic, 0.734ns route)
                                       (12.6% logic, 87.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'new_clk'
  Total number of paths / destination ports: 76 / 15
-------------------------------------------------------------------------
Offset:              2.405ns (Levels of Logic = 5)
  Source:            state_reg_FSM_FFd2 (FF)
  Destination:       seg_out<5> (PAD)
  Source Clock:      new_clk rising

  Data Path: state_reg_FSM_FFd2 to seg_out<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.361   0.393  state_reg_FSM_FFd2 (state_reg_FSM_FFd2)
     LUT3:I1->O            1   0.097   0.379  A0/Mmux_segment11_SW0 (N2)
     LUT6:I4->O            4   0.097   0.309  A0/Mmux_segment11 (A0/Mmux_segment11)
     LUT6:I5->O            1   0.097   0.295  A0/Mmux_segment5_SW0 (N6)
     LUT6:I5->O            1   0.097   0.279  A0/Mmux_segment5 (seg_out_5_OBUF)
     OBUF:I->O                 0.000          seg_out_5_OBUF (seg_out<5>)
    ----------------------------------------
    Total                      2.405ns (0.749ns logic, 1.656ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 106 / 15
-------------------------------------------------------------------------
Offset:              2.592ns (Levels of Logic = 5)
  Source:            A0/sec_1 (FF)
  Destination:       seg_out<5> (PAD)
  Source Clock:      clk rising

  Data Path: A0/sec_1 to seg_out<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.361   0.580  A0/sec_1 (A0/sec_1)
     LUT3:I0->O            1   0.097   0.379  A0/Mmux_segment11_SW0 (N2)
     LUT6:I4->O            4   0.097   0.309  A0/Mmux_segment11 (A0/Mmux_segment11)
     LUT6:I5->O            1   0.097   0.295  A0/Mmux_segment5_SW0 (N6)
     LUT6:I5->O            1   0.097   0.279  A0/Mmux_segment5 (seg_out_5_OBUF)
     OBUF:I->O                 0.000          seg_out_5_OBUF (seg_out<5>)
    ----------------------------------------
    Total                      2.592ns (0.749ns logic, 1.843ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.236|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock new_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
new_clk        |    1.567|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.95 secs
 
--> 

Total memory usage is 4654532 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    8 (   0 filtered)

