/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 328 160)
	(text "audiomatrix_ram" (rect 5 0 72 12)(font "Arial" ))
	(text "inst" (rect 8 128 20 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "write_addr[(addr_width-1)..0]" (rect 0 0 112 12)(font "Arial" ))
		(text "write_addr[(addr_width-1)..0]" (rect 21 43 133 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "i_data[(data_width-1)..0]" (rect 0 0 93 12)(font "Arial" ))
		(text "i_data[(data_width-1)..0]" (rect 21 59 114 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "wr_en" (rect 0 0 24 12)(font "Arial" ))
		(text "wr_en" (rect 21 75 45 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "read_addr[(addr_width-1)..0]" (rect 0 0 112 12)(font "Arial" ))
		(text "read_addr[(addr_width-1)..0]" (rect 21 91 133 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 312 32)
		(output)
		(text "o_data[(data_width-1)..0]" (rect 0 0 96 12)(font "Arial" ))
		(text "o_data[(data_width-1)..0]" (rect 195 27 291 39)(font "Arial" ))
		(line (pt 312 32)(pt 296 32)(line_width 3))
	)
	(parameter
		"DATA_WIDTH"
		"24"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"NUM_INPUT_PORTS"
		"112"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"RAM_DEPTH"
		"128"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"ADDR_WIDTH"
		"7"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 296 128)(line_width 1))
	)
	(annotation_block (parameter)(rect 328 -64 428 16))
)
