0.6
2018.3
Dec  6 2018
23:39:36
/home/mateus/ufc/FPGA_Projets/FPGA_Projets/add_16bit/add_16bit.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/mateus/ufc/FPGA_Projets/FPGA_Projets/add_16bit/add_16bit.srcs/sim_1/new/add_16bit_tb.v,1552942070,verilog,,,,add_16bit_tb,,,,,,,,
/home/mateus/ufc/FPGA_Projets/FPGA_Projets/add_16bit/add_16bit.srcs/sources_1/new/add_16bit.v,1552409211,verilog,,/home/mateus/ufc/FPGA_Projets/FPGA_Projets/add_16bit/add_16bit.srcs/sim_1/new/add_16bit_tb.v,,add_16bit,,,,,,,,
