Release 12.3 - xst M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: rc4.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "rc4.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "rc4"
Output Format                      : NGC
Target Device                      : xc6vlx75t-1-ff484

---- Source Options
Top Module Name                    : rc4
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"/home/nvetter/Projekte/Hardwareentwurf/rc4_stateMachine/ipcore_dir/fpga_mem.v\" into library work
Parsing module <fpga_mem>.
Parsing VHDL file "/home/nvetter/Projekte/Hardwareentwurf/rc4_stateMachine/coder.vhd" into library work
Parsing entity <coder>.
Parsing architecture <Behavioral> of entity <coder>.
Parsing VHDL file "/home/nvetter/Projekte/Hardwareentwurf/rc4_stateMachine/rc4.vhd" into library work
Parsing entity <rc4>.
Parsing architecture <Behavioral> of entity <rc4>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <rc4> (architecture <Behavioral>) from library <work>.

Elaborating entity <coder> (architecture <Behavioral>) from library <work>.
Going to verilog side to elaborate module fpga_mem

Elaborating module <fpga_mem>.
Back to vhdl to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <rc4>.
    Related source file is "/home/nvetter/Projekte/Hardwareentwurf/rc4_stateMachine/rc4.vhd".
    Summary:
	no macro.
Unit <rc4> synthesized.

Synthesizing Unit <coder>.
    Related source file is "/home/nvetter/Projekte/Hardwareentwurf/rc4_stateMachine/coder.vhd".
    Found 8-bit register for signal <i>.
    Found 8-bit register for signal <big.j>.
    Found 3-bit register for signal <stat>.
    Found 1-bit register for signal <crypt>.
    Found 1-bit register for signal <mem_rwn>.
    Found 10-bit register for signal <mem_ad>.
    Found 8-bit register for signal <mem_di>.
    Found 8-bit register for signal <big.si>.
    Found 8-bit register for signal <big.sj>.
    Found 8-bit register for signal <cypher>.
    Found 8-bit register for signal <big.st>.
    Found 8-bit register for signal <count>.
    Found finite state machine <FSM_0> for signal <stat>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <count[7]_GND_7_o_add_0_OUT> created at line 72.
    Found 8-bit adder for signal <mem_do[7]_key[7]_add_5_OUT> created at line 83.
    Found 8-bit adder for signal <n0151> created at line 119.
    Found 8-bit adder for signal <big.si[7]_big.sj[7]_add_28_OUT> created at line 137.
    Found 8-bit adder for signal <i[7]_GND_7_o_add_29_OUT> created at line 139.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  76 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <coder> synthesized.
RTL-Simplification CPUSTAT: 0.05 
RTL-BasicInf CPUSTAT: 0.35 
RTL-BasicOpt CPUSTAT: 0.01 
RTL-Remain-Bus CPUSTAT: 0.00 

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 8-bit adder                                           : 5
# Registers                                            : 11
 1-bit register                                        : 2
 10-bit register                                       : 1
 8-bit register                                        : 8
# Multiplexers                                         : 21
 1-bit 2-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 10
 8-bit 2-to-1 multiplexer                              : 10
# FSMs                                                 : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/fpga_mem.ngc>.
Loading core <fpga_mem> for timing and area information for instance <fpga_mem0>.

Synthesizing (advanced) Unit <coder>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <coder> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 8-bit adder                                           : 4
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 68
 Flip-Flops                                            : 68
# Multiplexers                                         : 21
 1-bit 2-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 10
 8-bit 2-to-1 multiplexer                              : 10
# FSMs                                                 : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <coder_instanz/FSM_0> on signal <stat[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 001   | 001
-------------------
WARNING:Xst:1293 - FF/Latch <mem_ad_8> has a constant value of 0 in block <coder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_ad_9> has a constant value of 0 in block <coder>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <rc4> ...

Optimizing unit <coder> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block rc4, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 77
 Flip-Flops                                            : 77

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : rc4.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 204
#      GND                         : 2
#      INV                         : 2
#      LUT1                        : 7
#      LUT2                        : 34
#      LUT3                        : 19
#      LUT4                        : 9
#      LUT5                        : 13
#      LUT6                        : 55
#      MUXCY                       : 28
#      MUXF7                       : 1
#      VCC                         : 2
#      XORCY                       : 32
# FlipFlops/Latches                : 85
#      FD                          : 8
#      FDE                         : 41
#      FDR                         : 4
#      FDRE                        : 32
# RAMS                             : 32
#      RAM256X1S                   : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 17
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6vlx75tff484-1 


Slice Logic Utilization: 
 Number of Slice Registers:              85  out of  93120     0%  
 Number of Slice LUTs:                  267  out of  46560     0%  
    Number used as Logic:               139  out of  46560     0%  
    Number used as Memory:              128  out of  16720     0%  
       Number used as RAM:              128

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    287
   Number with an unused Flip Flop:     202  out of    287    70%  
   Number with an unused LUT:            20  out of    287     6%  
   Number of fully used LUT-FF pairs:    65  out of    287    22%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    240    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 117   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.276ns (Maximum Frequency: 189.520MHz)
   Minimum input arrival time before clock: 2.771ns
   Maximum output required time after clock: 0.777ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.276ns (frequency: 189.520MHz)
  Total number of paths / destination ports: 5399 / 486
-------------------------------------------------------------------------
Delay:               5.276ns (Levels of Logic = 14)
  Source:            fpga_mem0/BU2/U0/gen_sp_ram.spram_inst/Mram_ram2 (RAM)
  Destination:       coder_instanz/mem_ad_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: fpga_mem0/BU2/U0/gen_sp_ram.spram_inst/Mram_ram2 to coder_instanz/mem_ad_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM256X1S:WCLK->O     1   1.896   0.638  U0/gen_sp_ram.spram_inst/Mram_ram2 (U0/gen_sp_ram.spram_inst/N8)
     LUT6:I2->O            5   0.068   0.444  U0/gen_sp_ram.spram_inst/inst_LPM_MUX121 (spo(0))
     end scope: 'BU2'
     end scope: 'fpga_mem0'
     LUT2:I1->O            1   0.068   0.000  coder_instanz/Madd_n0151_lut<0> (coder_instanz/Madd_n0151_lut<0>)
     MUXCY:S->O            1   0.290   0.000  coder_instanz/Madd_n0151_cy<0> (coder_instanz/Madd_n0151_cy<0>)
     MUXCY:CI->O           1   0.020   0.000  coder_instanz/Madd_n0151_cy<1> (coder_instanz/Madd_n0151_cy<1>)
     MUXCY:CI->O           1   0.020   0.000  coder_instanz/Madd_n0151_cy<2> (coder_instanz/Madd_n0151_cy<2>)
     MUXCY:CI->O           1   0.020   0.000  coder_instanz/Madd_n0151_cy<3> (coder_instanz/Madd_n0151_cy<3>)
     MUXCY:CI->O           1   0.020   0.000  coder_instanz/Madd_n0151_cy<4> (coder_instanz/Madd_n0151_cy<4>)
     MUXCY:CI->O           1   0.020   0.000  coder_instanz/Madd_n0151_cy<5> (coder_instanz/Madd_n0151_cy<5>)
     XORCY:CI->O           4   0.239   0.437  coder_instanz/Madd_n0151_xor<6> (coder_instanz/n0151<6>)
     LUT2:I1->O            1   0.068   0.000  coder_instanz/Madd_mem_do[7]_key[7]_add_5_OUT_lut<6> (coder_instanz/Madd_mem_do[7]_key[7]_add_5_OUT_lut<6>)
     MUXCY:S->O            0   0.290   0.000  coder_instanz/Madd_mem_do[7]_key[7]_add_5_OUT_cy<6> (coder_instanz/Madd_mem_do[7]_key[7]_add_5_OUT_cy<6>)
     XORCY:CI->O           2   0.239   0.423  coder_instanz/Madd_mem_do[7]_key[7]_add_5_OUT_xor<7> (coder_instanz/mem_do[7]_key[7]_add_5_OUT<7>)
     LUT3:I2->O            1   0.068   0.000  coder_instanz/Mmux_stat[2]_stat[2]_mux_45_OUT81 (coder_instanz/stat[2]_stat[2]_mux_45_OUT<7>)
     FDRE:D                    0.011          coder_instanz/big.j_7
    ----------------------------------------
    Total                      5.276ns (3.334ns logic, 1.942ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 429 / 118
-------------------------------------------------------------------------
Offset:              2.771ns (Levels of Logic = 4)
  Source:            plain<4> (PAD)
  Destination:       coder_instanz/cypher_7 (FF)
  Destination Clock: clk rising

  Data Path: plain<4> to coder_instanz/cypher_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.003   0.784  plain_4_IBUF (plain_4_IBUF)
     LUT6:I0->O            1   0.068   0.491  coder_instanz/_n0389_inv1 (coder_instanz/_n0389_inv1)
     LUT6:I4->O            1   0.068   0.581  coder_instanz/_n0389_inv2 (coder_instanz/_n0389_inv2)
     LUT3:I0->O            8   0.068   0.445  coder_instanz/_n0389_inv3 (coder_instanz/_n0389_inv)
     FDRE:CE                   0.263          coder_instanz/cypher_0
    ----------------------------------------
    Total                      2.771ns (0.470ns logic, 2.301ns route)
                                       (17.0% logic, 83.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.777ns (Levels of Logic = 1)
  Source:            coder_instanz/cypher_7 (FF)
  Destination:       cypher<7> (PAD)
  Source Clock:      clk rising

  Data Path: coder_instanz/cypher_7 to cypher<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.375   0.399  coder_instanz/cypher_7 (coder_instanz/cypher_7)
     OBUF:I->O                 0.003          cypher_7_OBUF (cypher<7>)
    ----------------------------------------
    Total                      0.777ns (0.378ns logic, 0.399ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.276|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.24 secs
 
--> 


Total memory usage is 395572 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

