<stg><name>parse_optional_header_fields</name>


<trans_list>

<trans id="66" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_dataOffsetFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_dataOffsetFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_dataOffsetFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %rxEng_optionalFieldsFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %rxEng_optionalFieldsFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %rxEng_optionalFieldsFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_winScaleFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_winScaleFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_winScaleFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_winScaleFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %rxEng_optionalFieldsFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_dataOffsetFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:12 %specpipeline_ln645 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specpipeline_ln645"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1">
<![CDATA[
entry:13 %state_4_load = load i1 %state_4

]]></Node>
<StgValue><ssdm name="state_4_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4">
<![CDATA[
entry:14 %dataOffset_V_1_load = load i4 %dataOffset_V_1

]]></Node>
<StgValue><ssdm name="dataOffset_V_1_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="320" op_0_bw="320">
<![CDATA[
entry:15 %p_Val2_s = load i320 %fields_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:16 %br_ln657 = br i1 %state_4_load, void, void

]]></Node>
<StgValue><ssdm name="br_ln657"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:0 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i4P0A, i4 %rxEng_dataOffsetFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln660 = br i1 %tmp_i, void %parse_optional_header_fields.exit, void

]]></Node>
<StgValue><ssdm name="br_ln660"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="320" op_2_bw="32">
<![CDATA[
:0 %tmp_i_276 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i320P0A, i320 %rxEng_optionalFieldsFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i_276"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln660 = br i1 %tmp_i_276, void %parse_optional_header_fields.exit, void

]]></Node>
<StgValue><ssdm name="br_ln660"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_i_276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
:0 %rxEng_dataOffsetFifo_read = read i4 @_ssdm_op_Read.ap_fifo.volatile.i4P0A, i4 %rxEng_dataOffsetFifo

]]></Node>
<StgValue><ssdm name="rxEng_dataOffsetFifo_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_i_276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
:1 %store_ln145 = store i4 %rxEng_dataOffsetFifo_read, i4 %dataOffset_V_1

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_i_276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="320" op_0_bw="320" op_1_bw="320" op_2_bw="0">
<![CDATA[
:2 %rxEng_optionalFieldsFifo_read = read i320 @_ssdm_op_Read.ap_fifo.volatile.i320P0A, i320 %rxEng_optionalFieldsFifo

]]></Node>
<StgValue><ssdm name="rxEng_optionalFieldsFifo_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_i_276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="320" op_1_bw="320" op_2_bw="0">
<![CDATA[
:3 %store_ln145 = store i320 %rxEng_optionalFieldsFifo_read, i320 %fields_V

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_i_276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:4 %store_ln0 = store i1 1, i1 %state_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_i_276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln666 = br void %parse_optional_header_fields.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="320">
<![CDATA[
:0 %optionKind = trunc i320 %p_Val2_s

]]></Node>
<StgValue><ssdm name="optionKind"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %optionLength_V = partselect i8 @_ssdm_op_PartSelect.i8.i320.i32.i32, i320 %p_Val2_s, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="optionLength_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:2 %switch_ln672 = switch i8 %optionKind, void, i8 0, void, i8 1, void %_ZNK11ap_int_baseILi320ELb0EErsILi40EEE7ap_uintILi320EERKS_IXT_ELb1EE.exit.i, i8 3, void

]]></Node>
<StgValue><ssdm name="switch_ln672"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="optionKind" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %p_03 = partselect i4 @_ssdm_op_PartSelect.i4.i320.i32.i32, i320 %p_Val2_s, i32 16, i32 19

]]></Node>
<StgValue><ssdm name="p_03"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="optionKind" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:2 %store_ln0 = store i1 0, i1 %state_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="optionKind" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln686 = br void %_ZNK11ap_int_baseILi320ELb0EErsILi40EEE7ap_uintILi320EERKS_IXT_ELb1EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln686"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="optionKind" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:1 %store_ln0 = store i1 0, i1 %state_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="optionKind" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln678 = br void %_ZNK11ap_int_baseILi320ELb0EErsILi40EEE7ap_uintILi320EERKS_IXT_ELb1EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln678"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="optionKind" val="!0"/>
<literal name="optionKind" val="!1"/>
<literal name="optionKind" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="4">
<![CDATA[
:0 %zext_ln870 = zext i4 %dataOffset_V_1_load

]]></Node>
<StgValue><ssdm name="zext_ln870"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="optionKind" val="!0"/>
<literal name="optionKind" val="!1"/>
<literal name="optionKind" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %icmp_ln870 = icmp_eq  i8 %zext_ln870, i8 %optionLength_V

]]></Node>
<StgValue><ssdm name="icmp_ln870"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="optionKind" val="!0"/>
<literal name="optionKind" val="!1"/>
<literal name="optionKind" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln688 = br i1 %icmp_ln870, void %_ZNK11ap_int_baseILi320ELb0EErsILi40EEE7ap_uintILi320EERKS_IXT_ELb1EE.exit.i, void

]]></Node>
<StgValue><ssdm name="br_ln688"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="optionKind" val="!0"/>
<literal name="optionKind" val="!1"/>
<literal name="optionKind" val="!3"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:1 %store_ln0 = store i1 0, i1 %state_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="optionKind" val="!0"/>
<literal name="optionKind" val="!1"/>
<literal name="optionKind" val="!3"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln693 = br void %_ZNK11ap_int_baseILi320ELb0EErsILi40EEE7ap_uintILi320EERKS_IXT_ELb1EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln693"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi320ELb0EErsILi40EEE7ap_uintILi320EERKS_IXT_ELb1EE.exit.i:0 %optionLength_V_1 = phi i8 %optionLength_V, void, i8 %optionLength_V, void, i8 %optionLength_V, void, i8 1, void, i8 %optionLength_V, void

]]></Node>
<StgValue><ssdm name="optionLength_V_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="8">
<![CDATA[
_ZNK11ap_int_baseILi320ELb0EErsILi40EEE7ap_uintILi320EERKS_IXT_ELb1EE.exit.i:1 %trunc_ln692 = trunc i8 %optionLength_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln692"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZNK11ap_int_baseILi320ELb0EErsILi40EEE7ap_uintILi320EERKS_IXT_ELb1EE.exit.i:2 %sub_ln692 = sub i4 %dataOffset_V_1_load, i4 %trunc_ln692

]]></Node>
<StgValue><ssdm name="sub_ln692"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi320ELb0EErsILi40EEE7ap_uintILi320EERKS_IXT_ELb1EE.exit.i:3 %store_ln692 = store i4 %sub_ln692, i4 %dataOffset_V_1

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZNK11ap_int_baseILi320ELb0EErsILi40EEE7ap_uintILi320EERKS_IXT_ELb1EE.exit.i:4 %shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %optionLength_V_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="320" op_0_bw="11">
<![CDATA[
_ZNK11ap_int_baseILi320ELb0EErsILi40EEE7ap_uintILi320EERKS_IXT_ELb1EE.exit.i:5 %zext_ln799 = zext i11 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln799"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
_ZNK11ap_int_baseILi320ELb0EErsILi40EEE7ap_uintILi320EERKS_IXT_ELb1EE.exit.i:6 %r = lshr i320 %p_Val2_s, i320 %zext_ln799

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="320" op_1_bw="320" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi320ELb0EErsILi40EEE7ap_uintILi320EERKS_IXT_ELb1EE.exit.i:7 %store_ln697 = store i320 %r, i320 %fields_V

]]></Node>
<StgValue><ssdm name="store_ln697"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi320ELb0EErsILi40EEE7ap_uintILi320EERKS_IXT_ELb1EE.exit.i:8 %br_ln698 = br void %parse_optional_header_fields.exit

]]></Node>
<StgValue><ssdm name="br_ln698"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="52" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="optionKind" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %rxEng_winScaleFifo, i4 %p_03

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="optionKind" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %rxEng_winScaleFifo, i4 0

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="optionKind" val="!0"/>
<literal name="optionKind" val="!1"/>
<literal name="optionKind" val="!3"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %rxEng_winScaleFifo, i4 0

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0">
<![CDATA[
parse_optional_header_fields.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
