Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Aug 29 12:37:59 2023
| Host         : GF76 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -file /home/albertojor/GitHub/Chisel/Tesis/freedom/builds/e300artydevkit/obj/report/timing.txt -max_paths 10
| Design       : E300ArtyDevKitFPGAChip
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1013)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2285)
5. checking no_input_delay (40)
6. checking no_output_delay (46)
7. checking multiple_clock (12888)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1013)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: E300ArtyDevKitPlatform/sys/aon_1/aon/wdog/AsyncResetRegVec_w1_i0_4/reg_0/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ip_reset_sys/U0/PR_OUT_DFF[0].FDRE_PER/Q (HIGH)

 There are 1011 register/latch pins with no clock driven by root clock pin: slow_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2285)
---------------------------------------------------
 There are 2285 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (40)
-------------------------------
 There are 40 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (12888)
----------------------------------
 There are 12888 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.286        0.000                      0                32585        0.012        0.000                      0                32585        3.000        0.000                       0                 13196  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
CLK100MHZ          {0.000 5.000}        10.000          100.000         
  clk_out1_mmcm    {0.000 59.579}       119.158         8.392           
  clk_out3_mmcm    {0.000 15.391}       30.782          32.487          
  clkfbout_mmcm    {0.000 30.000}       60.000          16.667          
JTCK               {0.000 50.000}       100.000         10.000          
qspi_sck_pin       {0.000 10.000}       20.000          50.000          
sys_clk_pin        {0.000 5.000}        10.000          100.000         
  clk_out1_mmcm_1  {0.000 59.579}       119.158         8.392           
  clk_out3_mmcm_1  {0.000 15.391}       30.782          32.487          
  clkfbout_mmcm_1  {0.000 30.000}       60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_mmcm        116.579        0.000                      0                   48        0.206        0.000                      0                   48       58.599        0.000                       0                    37  
  clk_out3_mmcm         10.286        0.000                      0                31630        0.167        0.000                      0                31630       14.141        0.000                       0                 12853  
  clkfbout_mmcm                                                                                                                                                     40.000        0.000                       0                     3  
JTCK                    44.454        0.000                      0                  646        0.158        0.000                      0                  646       49.500        0.000                       0                   302  
sys_clk_pin                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_mmcm_1      116.586        0.000                      0                   48        0.206        0.000                      0                   48       58.599        0.000                       0                    37  
  clk_out3_mmcm_1       10.288        0.000                      0                31630        0.167        0.000                      0                31630       14.141        0.000                       0                 12853  
  clkfbout_mmcm_1                                                                                                                                                   40.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mmcm_1  clk_out1_mmcm        116.579        0.000                      0                   48        0.015        0.000                      0                   48  
clk_out3_mmcm_1  clk_out3_mmcm         10.286        0.000                      0                31630        0.012        0.000                      0                31630  
clk_out1_mmcm    clk_out1_mmcm_1      116.579        0.000                      0                   48        0.015        0.000                      0                   48  
clk_out3_mmcm    clk_out3_mmcm_1       10.286        0.000                      0                31630        0.012        0.000                      0                31630  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  JTCK               JTCK                    96.617        0.000                      0                   39        0.675        0.000                      0                   39  
**async_default**  clk_out3_mmcm      clk_out3_mmcm           20.027        0.000                      0                  222        0.865        0.000                      0                  222  
**async_default**  clk_out3_mmcm_1    clk_out3_mmcm           20.027        0.000                      0                  222        0.709        0.000                      0                  222  
**async_default**  clk_out3_mmcm      clk_out3_mmcm_1         20.027        0.000                      0                  222        0.709        0.000                      0                  222  
**async_default**  clk_out3_mmcm_1    clk_out3_mmcm_1         20.029        0.000                      0                  222        0.865        0.000                      0                  222  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      116.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       58.599ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.579ns  (required time - arrival time)
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.704ns (29.414%)  route 1.689ns (70.586%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 117.653 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.905    ip_mmcm_clk_out1
    SLICE_X37Y86         FDRE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  value_reg[3]/Q
                         net (fo=4, routed)           0.883     0.435    value_reg[3]
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.124     0.559 r  value[7]_i_3/O
                         net (fo=3, routed)           0.806     1.365    value[7]_i_3_n_0
    SLICE_X37Y87         LUT4 (Prop_lut4_I0_O)        0.124     1.489 r  slow_clock_i_1/O
                         net (fo=1, routed)           0.000     1.489    slow_clock_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.515   117.653    ip_mmcm_clk_out1
    SLICE_X37Y87         FDRE                                         r  slow_clock_reg/C
                         clock pessimism              0.576   118.230    
                         clock uncertainty           -0.191   118.039    
    SLICE_X37Y87         FDRE (Setup_fdre_C_D)        0.029   118.068    slow_clock_reg
  -------------------------------------------------------------------
                         required time                        118.068    
                         arrival time                          -1.489    
  -------------------------------------------------------------------
                         slack                                116.579    

Slack (MET) :             116.581ns  (required time - arrival time)
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.704ns (29.414%)  route 1.689ns (70.586%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 117.653 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.905    ip_mmcm_clk_out1
    SLICE_X37Y86         FDRE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  value_reg[3]/Q
                         net (fo=4, routed)           0.883     0.435    value_reg[3]
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.124     0.559 r  value[7]_i_3/O
                         net (fo=3, routed)           0.806     1.365    value[7]_i_3_n_0
    SLICE_X37Y87         LUT2 (Prop_lut2_I0_O)        0.124     1.489 r  value[6]_i_1/O
                         net (fo=1, routed)           0.000     1.489    _T_105[6]
    SLICE_X37Y87         FDRE                                         r  value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.515   117.653    ip_mmcm_clk_out1
    SLICE_X37Y87         FDRE                                         r  value_reg[6]/C
                         clock pessimism              0.576   118.230    
                         clock uncertainty           -0.191   118.039    
    SLICE_X37Y87         FDRE (Setup_fdre_C_D)        0.031   118.070    value_reg[6]
  -------------------------------------------------------------------
                         required time                        118.070    
                         arrival time                          -1.489    
  -------------------------------------------------------------------
                         slack                                116.581    

Slack (MET) :             116.597ns  (required time - arrival time)
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.732ns (30.231%)  route 1.689ns (69.769%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 117.653 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.905    ip_mmcm_clk_out1
    SLICE_X37Y86         FDRE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  value_reg[3]/Q
                         net (fo=4, routed)           0.883     0.435    value_reg[3]
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.124     0.559 r  value[7]_i_3/O
                         net (fo=3, routed)           0.806     1.365    value[7]_i_3_n_0
    SLICE_X37Y87         LUT3 (Prop_lut3_I1_O)        0.152     1.517 r  value[7]_i_2/O
                         net (fo=1, routed)           0.000     1.517    _T_105[7]
    SLICE_X37Y87         FDRE                                         r  value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.515   117.653    ip_mmcm_clk_out1
    SLICE_X37Y87         FDRE                                         r  value_reg[7]/C
                         clock pessimism              0.576   118.230    
                         clock uncertainty           -0.191   118.039    
    SLICE_X37Y87         FDRE (Setup_fdre_C_D)        0.075   118.114    value_reg[7]
  -------------------------------------------------------------------
                         required time                        118.114    
                         arrival time                          -1.517    
  -------------------------------------------------------------------
                         slack                                116.597    

Slack (MET) :             116.729ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 1.752ns (78.027%)  route 0.493ns (21.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.922    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X70Y147        SRL16E                                       r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y147        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.706 r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.493     1.199    ip_reset_sys/U0/EXT_LPF/Q
    SLICE_X71Y147        LUT3 (Prop_lut3_I2_O)        0.124     1.323 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.323    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X71Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X71Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.580   118.214    
                         clock uncertainty           -0.191   118.023    
    SLICE_X71Y147        FDRE (Setup_fdre_C_D)        0.029   118.052    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        118.052    
                         arrival time                          -1.323    
  -------------------------------------------------------------------
                         slack                                116.729    

Slack (MET) :             116.767ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.580ns (35.211%)  route 1.067ns (64.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    -0.840    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X72Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X72Y149        LUT1 (Prop_lut1_I0_O)        0.124     0.250 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.558     0.807    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.560   118.194    
                         clock uncertainty           -0.191   118.003    
    SLICE_X71Y149        FDRE (Setup_fdre_C_R)       -0.429   117.574    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                        117.574    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                116.767    

Slack (MET) :             116.767ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.580ns (35.211%)  route 1.067ns (64.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    -0.840    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X72Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X72Y149        LUT1 (Prop_lut1_I0_O)        0.124     0.250 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.558     0.807    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.560   118.194    
                         clock uncertainty           -0.191   118.003    
    SLICE_X71Y149        FDRE (Setup_fdre_C_R)       -0.429   117.574    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                        117.574    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                116.767    

Slack (MET) :             116.767ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.580ns (35.211%)  route 1.067ns (64.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    -0.840    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X72Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X72Y149        LUT1 (Prop_lut1_I0_O)        0.124     0.250 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.558     0.807    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.560   118.194    
                         clock uncertainty           -0.191   118.003    
    SLICE_X71Y149        FDRE (Setup_fdre_C_R)       -0.429   117.574    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                        117.574    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                116.767    

Slack (MET) :             116.767ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.580ns (35.211%)  route 1.067ns (64.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    -0.840    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X72Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X72Y149        LUT1 (Prop_lut1_I0_O)        0.124     0.250 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.558     0.807    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.560   118.194    
                         clock uncertainty           -0.191   118.003    
    SLICE_X71Y149        FDRE (Setup_fdre_C_R)       -0.429   117.574    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                        117.574    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                116.767    

Slack (MET) :             116.767ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.580ns (35.211%)  route 1.067ns (64.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    -0.840    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X72Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X72Y149        LUT1 (Prop_lut1_I0_O)        0.124     0.250 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.558     0.807    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.560   118.194    
                         clock uncertainty           -0.191   118.003    
    SLICE_X71Y149        FDRE (Setup_fdre_C_R)       -0.429   117.574    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                        117.574    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                116.767    

Slack (MET) :             116.767ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.580ns (35.211%)  route 1.067ns (64.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    -0.840    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X72Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X72Y149        LUT1 (Prop_lut1_I0_O)        0.124     0.250 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.558     0.807    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.560   118.194    
                         clock uncertainty           -0.191   118.003    
    SLICE_X71Y149        FDRE (Setup_fdre_C_R)       -0.429   117.574    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                        117.574    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                116.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.187ns (53.376%)  route 0.163ns (46.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.163    -0.297    ip_reset_sys/U0/SEQ/seq_cnt[3]
    SLICE_X70Y149        LUT4 (Prop_lut4_I2_O)        0.046    -0.251 r  ip_reset_sys/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    ip_reset_sys/U0/SEQ/p_3_out[0]
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.250    -0.588    
    SLICE_X70Y149        FDRE (Hold_fdre_C_D)         0.131    -0.457    ip_reset_sys/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.243%)  route 0.163ns (46.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.163    -0.297    ip_reset_sys/U0/SEQ/seq_cnt[3]
    SLICE_X70Y149        LUT4 (Prop_lut4_I3_O)        0.045    -0.252 r  ip_reset_sys/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    ip_reset_sys/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.250    -0.588    
    SLICE_X70Y149        FDRE (Hold_fdre_C_D)         0.120    -0.468    ip_reset_sys/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.239%)  route 0.139ns (42.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X68Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.139    -0.321    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_lpf[0]
    SLICE_X69Y147        LUT5 (Prop_lut5_I4_O)        0.045    -0.276 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.276    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X69Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X69Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.250    -0.588    
    SLICE_X69Y147        FDRE (Hold_fdre_C_D)         0.092    -0.496    ip_reset_sys/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.356%)  route 0.126ns (37.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  ip_reset_sys/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.126    -0.311    ip_reset_sys/U0/SEQ/p_0_in
    SLICE_X69Y149        LUT2 (Prop_lut2_I1_O)        0.045    -0.266 r  ip_reset_sys/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.266    ip_reset_sys/U0/SEQ/Core_i_1_n_0
    SLICE_X69Y149        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X69Y149        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
                         clock pessimism              0.253    -0.585    
    SLICE_X69Y149        FDSE (Hold_fdse_C_D)         0.091    -0.494    ip_reset_sys/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X69Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y147        FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.354    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2
    SLICE_X69Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X69Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.237    -0.601    
    SLICE_X69Y147        FDRE (Hold_fdre_C_D)         0.017    -0.584    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X69Y149        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y149        FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.304    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X69Y149        LUT2 (Prop_lut2_I0_O)        0.042    -0.262 r  ip_reset_sys/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.262    ip_reset_sys/U0/SEQ/from_sys_i_1_n_0
    SLICE_X69Y149        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X69Y149        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.237    -0.601    
    SLICE_X69Y149        FDSE (Hold_fdse_C_D)         0.107    -0.494    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.566    -0.598    ip_mmcm_clk_out1
    SLICE_X37Y86         FDRE                                         r  value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  value_reg[4]/Q
                         net (fo=3, routed)           0.115    -0.356    value_reg[4]
    SLICE_X37Y86         LUT6 (Prop_lut6_I0_O)        0.098    -0.258 r  value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    _T_105[5]
    SLICE_X37Y86         FDRE                                         r  value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.836    -0.837    ip_mmcm_clk_out1
    SLICE_X37Y86         FDRE                                         r  value_reg[5]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X37Y86         FDRE (Hold_fdre_C_D)         0.092    -0.506    value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.227ns (59.217%)  route 0.156ns (40.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y149        FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/Q
                         net (fo=5, routed)           0.156    -0.317    ip_reset_sys/U0/SEQ/seq_cnt[2]
    SLICE_X70Y149        LUT4 (Prop_lut4_I2_O)        0.099    -0.218 r  ip_reset_sys/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.218    ip_reset_sys/U0/SEQ/pr_dec0__0
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[1]/C
                         clock pessimism              0.250    -0.588    
    SLICE_X70Y149        FDRE (Hold_fdre_C_D)         0.121    -0.467    ip_reset_sys/U0/SEQ/pr_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.319%)  route 0.166ns (46.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.566    -0.598    ip_mmcm_clk_out1
    SLICE_X37Y86         FDRE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  value_reg[3]/Q
                         net (fo=4, routed)           0.166    -0.291    value_reg[3]
    SLICE_X37Y86         LUT5 (Prop_lut5_I0_O)        0.049    -0.242 r  value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    _T_105[4]
    SLICE_X37Y86         FDRE                                         r  value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.836    -0.837    ip_mmcm_clk_out1
    SLICE_X37Y86         FDRE                                         r  value_reg[4]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X37Y86         FDRE (Hold_fdre_C_D)         0.107    -0.491    value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.274    ip_reset_sys/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X70Y149        LUT2 (Prop_lut2_I1_O)        0.045    -0.229 r  ip_reset_sys/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    ip_reset_sys/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.237    -0.601    
    SLICE_X70Y149        FDRE (Hold_fdre_C_D)         0.121    -0.480    ip_reset_sys/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm
Waveform(ns):       { 0.000 59.579 }
Period(ns):         119.158
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         119.158     117.003    BUFGCTRL_X0Y18   ip_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         119.158     117.909    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X37Y87     slow_clock_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X37Y87     value_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X37Y86     value_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X37Y86     value_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X37Y86     value_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X37Y86     value_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X37Y86     value_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X37Y87     value_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       119.158     94.202     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X70Y147    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X70Y147    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y87     slow_clock_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y87     slow_clock_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y87     value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y87     value_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y86     value_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y86     value_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y86     value_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y86     value_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X70Y147    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X70Y147    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y87     slow_clock_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y87     slow_clock_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y87     value_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y87     value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y86     value_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y86     value_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y86     value_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y86     value_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       10.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.286ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        19.514ns  (logic 2.851ns (14.610%)  route 16.663ns (85.390%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 29.310 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.339    13.755    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I2_O)        0.124    13.879 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[6]_i_1/O
                         net (fo=4, routed)           2.533    16.412    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[4]
    SLICE_X30Y90         LUT5 (Prop_lut5_I4_O)        0.124    16.536 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_50/O
                         net (fo=2, routed)           0.000    16.536    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[4]
    SLICE_X30Y90         MUXF7 (Prop_muxf7_I0_O)      0.209    16.745 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_10/O
                         net (fo=9, routed)           1.866    18.611    E300ArtyDevKitPlatform/sys/tile/frontend/icache/refill_addr_reg[13]_0[2]
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.549    29.310    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKARDCLK
                         clock pessimism              0.480    29.791    
                         clock uncertainty           -0.155    29.635    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.739    28.896    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1
  -------------------------------------------------------------------
                         required time                         28.896    
                         arrival time                         -18.611    
  -------------------------------------------------------------------
                         slack                                 10.286    

Slack (MET) :             10.435ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        19.533ns  (logic 2.766ns (14.161%)  route 16.767ns (85.839%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 29.305 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          0.827    13.243    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X68Y110        LUT6 (Prop_lut6_I2_O)        0.124    13.367 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[9]_i_1/O
                         net (fo=4, routed)           2.793    16.160    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[7]
    SLICE_X28Y89         LUT5 (Prop_lut5_I4_O)        0.124    16.284 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_43/O
                         net (fo=2, routed)           0.498    16.782    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s1s3_slaveAddr_reg[11]_0[2]
    SLICE_X28Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.906 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_19/O
                         net (fo=8, routed)           1.723    18.629    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_19_n_0
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.544    29.305    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKBWRCLK
                         clock pessimism              0.480    29.785    
                         clock uncertainty           -0.155    29.630    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    29.064    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1
  -------------------------------------------------------------------
                         required time                         29.064    
                         arrival time                         -18.629    
  -------------------------------------------------------------------
                         slack                                 10.435    

Slack (MET) :             10.510ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        19.543ns  (logic 2.766ns (14.154%)  route 16.777ns (85.846%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 29.311 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.339    13.755    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I2_O)        0.124    13.879 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[6]_i_1/O
                         net (fo=4, routed)           2.533    16.412    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[4]
    SLICE_X30Y90         LUT5 (Prop_lut5_I4_O)        0.124    16.536 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_50/O
                         net (fo=2, routed)           0.161    16.697    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[4]
    SLICE_X30Y90         LUT6 (Prop_lut6_I3_O)        0.124    16.821 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_22/O
                         net (fo=8, routed)           1.818    18.639    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_22_n_0
    RAMB36_X0Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.550    29.311    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_2/CLKBWRCLK
                         clock pessimism              0.559    29.870    
                         clock uncertainty           -0.155    29.715    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    29.149    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_2
  -------------------------------------------------------------------
                         required time                         29.149    
                         arrival time                         -18.639    
  -------------------------------------------------------------------
                         slack                                 10.510    

Slack (MET) :             10.524ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        19.529ns  (logic 2.766ns (14.164%)  route 16.763ns (85.836%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 29.311 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.157    13.573    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X63Y106        LUT6 (Prop_lut6_I2_O)        0.124    13.697 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[3]_i_1/O
                         net (fo=2, routed)           2.125    15.821    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[1]
    SLICE_X29Y92         LUT5 (Prop_lut5_I4_O)        0.124    15.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_56/O
                         net (fo=2, routed)           0.659    16.604    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s1s3_slaveAddr_reg[11]_0[1]
    SLICE_X28Y92         LUT6 (Prop_lut6_I3_O)        0.124    16.728 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_25/O
                         net (fo=8, routed)           1.897    18.625    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_25_n_0
    RAMB36_X0Y14         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.550    29.311    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y14         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKBWRCLK
                         clock pessimism              0.559    29.870    
                         clock uncertainty           -0.155    29.715    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    29.149    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         29.149    
                         arrival time                         -18.625    
  -------------------------------------------------------------------
                         slack                                 10.524    

Slack (MET) :             10.618ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        19.264ns  (logic 2.851ns (14.800%)  route 16.413ns (85.200%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.313 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.339    13.755    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I2_O)        0.124    13.879 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[6]_i_1/O
                         net (fo=4, routed)           2.533    16.412    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[4]
    SLICE_X30Y90         LUT5 (Prop_lut5_I4_O)        0.124    16.536 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_50/O
                         net (fo=2, routed)           0.000    16.536    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[4]
    SLICE_X30Y90         MUXF7 (Prop_muxf7_I0_O)      0.209    16.745 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_10/O
                         net (fo=9, routed)           1.615    18.360    E300ArtyDevKitPlatform/sys/tile/frontend/icache/refill_addr_reg[13]_0[2]
    RAMB36_X0Y14         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.552    29.313    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y14         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKARDCLK
                         clock pessimism              0.559    29.872    
                         clock uncertainty           -0.155    29.717    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.739    28.978    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         28.978    
                         arrival time                         -18.360    
  -------------------------------------------------------------------
                         slack                                 10.618    

Slack (MET) :             10.620ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        19.348ns  (logic 2.766ns (14.296%)  route 16.582ns (85.704%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 29.305 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.157    13.573    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X63Y106        LUT6 (Prop_lut6_I2_O)        0.124    13.697 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[3]_i_1/O
                         net (fo=2, routed)           2.125    15.821    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[1]
    SLICE_X29Y92         LUT5 (Prop_lut5_I4_O)        0.124    15.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_56/O
                         net (fo=2, routed)           0.659    16.604    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s1s3_slaveAddr_reg[11]_0[1]
    SLICE_X28Y92         LUT6 (Prop_lut6_I3_O)        0.124    16.728 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_25/O
                         net (fo=8, routed)           1.717    18.445    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_25_n_0
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.544    29.305    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKBWRCLK
                         clock pessimism              0.480    29.785    
                         clock uncertainty           -0.155    29.630    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    29.064    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1
  -------------------------------------------------------------------
                         required time                         29.064    
                         arrival time                         -18.445    
  -------------------------------------------------------------------
                         slack                                 10.620    

Slack (MET) :             10.633ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        19.336ns  (logic 2.766ns (14.305%)  route 16.570ns (85.695%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 29.306 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          0.827    13.243    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X68Y110        LUT6 (Prop_lut6_I2_O)        0.124    13.367 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[9]_i_1/O
                         net (fo=4, routed)           2.793    16.160    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[7]
    SLICE_X28Y89         LUT5 (Prop_lut5_I4_O)        0.124    16.284 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_43/O
                         net (fo=2, routed)           0.498    16.782    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s1s3_slaveAddr_reg[11]_0[2]
    SLICE_X28Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.906 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_19/O
                         net (fo=8, routed)           1.527    18.433    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_19_n_0
    RAMB36_X0Y20         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.545    29.306    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y20         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/CLKBWRCLK
                         clock pessimism              0.480    29.786    
                         clock uncertainty           -0.155    29.631    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    29.065    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1
  -------------------------------------------------------------------
                         required time                         29.065    
                         arrival time                         -18.433    
  -------------------------------------------------------------------
                         slack                                 10.633    

Slack (MET) :             10.661ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        19.307ns  (logic 2.766ns (14.326%)  route 16.541ns (85.674%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 29.305 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.339    13.755    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I2_O)        0.124    13.879 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[6]_i_1/O
                         net (fo=4, routed)           2.533    16.412    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[4]
    SLICE_X30Y90         LUT5 (Prop_lut5_I4_O)        0.124    16.536 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_50/O
                         net (fo=2, routed)           0.161    16.697    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[4]
    SLICE_X30Y90         LUT6 (Prop_lut6_I3_O)        0.124    16.821 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_22/O
                         net (fo=8, routed)           1.583    18.403    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_22_n_0
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.544    29.305    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKBWRCLK
                         clock pessimism              0.480    29.785    
                         clock uncertainty           -0.155    29.630    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    29.064    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1
  -------------------------------------------------------------------
                         required time                         29.064    
                         arrival time                         -18.403    
  -------------------------------------------------------------------
                         slack                                 10.661    

Slack (MET) :             10.719ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        19.082ns  (logic 2.851ns (14.941%)  route 16.231ns (85.059%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 29.311 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.339    13.755    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I2_O)        0.124    13.879 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[6]_i_1/O
                         net (fo=4, routed)           2.533    16.412    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[4]
    SLICE_X30Y90         LUT5 (Prop_lut5_I4_O)        0.124    16.536 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_50/O
                         net (fo=2, routed)           0.000    16.536    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[4]
    SLICE_X30Y90         MUXF7 (Prop_muxf7_I0_O)      0.209    16.745 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_10/O
                         net (fo=9, routed)           1.434    18.178    E300ArtyDevKitPlatform/sys/tile/frontend/icache/refill_addr_reg[13]_0[2]
    RAMB36_X0Y20         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.550    29.311    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y20         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/CLKARDCLK
                         clock pessimism              0.480    29.792    
                         clock uncertainty           -0.155    29.636    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.739    28.897    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1
  -------------------------------------------------------------------
                         required time                         28.897    
                         arrival time                         -18.178    
  -------------------------------------------------------------------
                         slack                                 10.719    

Slack (MET) :             10.732ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        19.320ns  (logic 2.766ns (14.317%)  route 16.554ns (85.683%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 29.311 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          0.827    13.243    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X68Y110        LUT6 (Prop_lut6_I2_O)        0.124    13.367 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[9]_i_1/O
                         net (fo=4, routed)           2.793    16.160    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[7]
    SLICE_X28Y89         LUT5 (Prop_lut5_I4_O)        0.124    16.284 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_43/O
                         net (fo=2, routed)           0.498    16.782    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s1s3_slaveAddr_reg[11]_0[2]
    SLICE_X28Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.906 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_19/O
                         net (fo=8, routed)           1.511    18.417    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_19_n_0
    RAMB36_X0Y14         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.550    29.311    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y14         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKBWRCLK
                         clock pessimism              0.559    29.870    
                         clock uncertainty           -0.155    29.715    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    29.149    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         29.149    
                         arrival time                         -18.417    
  -------------------------------------------------------------------
                         slack                                 10.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/sync_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.561    -0.603    E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/clk_out3
    SLICE_X69Y140        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/sync_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/sync_0_reg[5]/Q
                         net (fo=1, routed)           0.101    -0.361    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/D[4]
    SLICE_X70Y140        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.833    -0.840    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X70Y140        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[4]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X70Y140        FDRE (Hold_fdre_C_D)         0.059    -0.528    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.751%)  route 0.122ns (39.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.561    -0.603    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X63Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[16]/Q
                         net (fo=1, routed)           0.122    -0.340    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[16]
    SLICE_X62Y107        LUT3 (Prop_lut3_I0_O)        0.048    -0.292 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc[16]_i_1_n_0
    SLICE_X62Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.831    -0.841    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X62Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[16]/C
                         clock pessimism              0.251    -0.590    
    SLICE_X62Y107        FDRE (Hold_fdre_C_D)         0.131    -0.459    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[16]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.751%)  route 0.122ns (39.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.554    -0.610    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X55Y114        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[31]/Q
                         net (fo=1, routed)           0.122    -0.347    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[31]
    SLICE_X54Y114        LUT3 (Prop_lut3_I0_O)        0.048    -0.299 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[31]_i_1_n_0
    SLICE_X54Y114        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.822    -0.850    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X54Y114        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[31]/C
                         clock pessimism              0.253    -0.597    
    SLICE_X54Y114        FDRE (Hold_fdre_C_D)         0.131    -0.466    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[31]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[21]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.895%)  route 0.158ns (49.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.642    -0.522    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/clk_out3
    SLICE_X46Y153        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y153        FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/q_reg/Q
                         net (fo=1, routed)           0.158    -0.200    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/auto_int_xing_out_sync_21
    SLICE_X50Y151        SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[21]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.916    -0.757    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/clk_out3
    SLICE_X50Y151        SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[21]_srl2/CLK
                         clock pessimism              0.271    -0.486    
    SLICE_X50Y151        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.371    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[21]_srl2
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.674    -0.490    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X7Y166         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y166         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[2]/Q
                         net (fo=1, routed)           0.122    -0.227    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div[2]
    SLICE_X6Y166         LUT5 (Prop_lut5_I4_O)        0.045    -0.182 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.182    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[2]_i_1__0_n_0
    SLICE_X6Y166         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.949    -0.724    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X6Y166         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[2]/C
                         clock pessimism              0.247    -0.477    
    SLICE_X6Y166         FDRE (Hold_fdre_C_D)         0.121    -0.356    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/sync_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.560    -0.604    E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/clk_out3
    SLICE_X69Y138        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/sync_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/sync_0_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.347    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/D[3]
    SLICE_X68Y138        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.832    -0.841    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X68Y138        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[3]/C
                         clock pessimism              0.250    -0.591    
    SLICE_X68Y138        FDRE (Hold_fdre_C_D)         0.070    -0.521    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.674    -0.490    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X5Y166         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[8]/Q
                         net (fo=1, routed)           0.095    -0.254    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div[8]
    SLICE_X4Y166         LUT5 (Prop_lut5_I4_O)        0.045    -0.209 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.209    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[8]_i_1__0_n_0
    SLICE_X4Y166         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.949    -0.724    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X4Y166         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[8]/C
                         clock pessimism              0.247    -0.477    
    SLICE_X4Y166         FDRE (Hold_fdre_C_D)         0.092    -0.385    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.566    -0.598    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X29Y103        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[5]/Q
                         net (fo=1, routed)           0.095    -0.362    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_2_data_reg[31]_0[5]
    SLICE_X28Y103        LUT6 (Prop_lut6_I0_O)        0.045    -0.317 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_2_data[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[31]_1[5]
    SLICE_X28Y103        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.836    -0.837    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X28Y103        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[5]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X28Y103        FDRE (Hold_fdre_C_D)         0.092    -0.493    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/ctrl_sck_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/tcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.325%)  route 0.150ns (44.675%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.597    -0.567    E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/clk_out3
    SLICE_X4Y145         FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/ctrl_sck_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y145         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/ctrl_sck_div_reg[4]/Q
                         net (fo=1, routed)           0.150    -0.276    E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/ctrl_sck_div[4]
    SLICE_X2Y145         LUT4 (Prop_lut4_I3_O)        0.045    -0.231 r  E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/tcnt[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.231    E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/tcnt[4]_i_1__1_n_0
    SLICE_X2Y145         FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/tcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.871    -0.802    E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/clk_out3
    SLICE_X2Y145         FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/tcnt_reg[4]/C
                         clock pessimism              0.275    -0.527    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)         0.120    -0.407    E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/tcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/plic/enables_0_3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.558    -0.606    E300ArtyDevKitPlatform/sys/plic/Queue/clk_out3
    SLICE_X52Y143        FDRE                                         r  E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_data_reg[30]/Q
                         net (fo=1, routed)           0.119    -0.346    E300ArtyDevKitPlatform/sys/plic/_T_4029[6]
    SLICE_X53Y143        FDRE                                         r  E300ArtyDevKitPlatform/sys/plic/enables_0_3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.827    -0.845    E300ArtyDevKitPlatform/sys/plic/clk_out3
    SLICE_X53Y143        FDRE                                         r  E300ArtyDevKitPlatform/sys/plic/enables_0_3_reg[6]/C
                         clock pessimism              0.252    -0.593    
    SLICE_X53Y143        FDRE (Hold_fdre_C_D)         0.070    -0.523    E300ArtyDevKitPlatform/sys/plic/enables_0_3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_mmcm
Waveform(ns):       { 0.000 15.391 }
Period(ns):         30.782
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y22     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y23     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y25     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y24     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y18     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y20     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y16     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y15     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y19     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y21     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       30.782      182.578    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm
  To Clock:  clkfbout_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y19   ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  JTCK
  To Clock:  JTCK

Setup :            0  Failing Endpoints,  Worst Slack       44.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.454ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        5.175ns  (logic 1.264ns (24.427%)  route 3.911ns (75.573%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns = ( 55.292 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700    55.292    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X76Y142        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y142        FDRE (Prop_fdre_C_Q)         0.484    55.776 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=8, routed)           1.141    56.917    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_31_reg_1[4]
    SLICE_X75Y142        LUT6 (Prop_lut6_I5_O)        0.296    57.213 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_i_5/O
                         net (fo=64, routed)          0.951    58.164    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/irReg_reg[2]
    SLICE_X76Y139        LUT4 (Prop_lut4_I3_O)        0.153    58.317 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/sync_0[33]_i_2/O
                         net (fo=3, routed)           0.674    58.992    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sync_0_reg[33]
    SLICE_X75Y139        LUT5 (Prop_lut5_I1_O)        0.331    59.323 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sync_0[32]_i_1/O
                         net (fo=33, routed)          1.144    60.467    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/valid
    SLICE_X65Y134        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.490   104.902    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/IBUFG_O
    SLICE_X65Y134        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[18]/C
                         clock pessimism              0.259   105.161    
                         clock uncertainty           -0.035   105.126    
    SLICE_X65Y134        FDRE (Setup_fdre_C_CE)      -0.205   104.921    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[18]
  -------------------------------------------------------------------
                         required time                        104.921    
                         arrival time                         -60.467    
  -------------------------------------------------------------------
                         slack                                 44.454    

Slack (MET) :             44.454ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        5.175ns  (logic 1.264ns (24.427%)  route 3.911ns (75.573%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns = ( 55.292 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700    55.292    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X76Y142        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y142        FDRE (Prop_fdre_C_Q)         0.484    55.776 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=8, routed)           1.141    56.917    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_31_reg_1[4]
    SLICE_X75Y142        LUT6 (Prop_lut6_I5_O)        0.296    57.213 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_i_5/O
                         net (fo=64, routed)          0.951    58.164    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/irReg_reg[2]
    SLICE_X76Y139        LUT4 (Prop_lut4_I3_O)        0.153    58.317 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/sync_0[33]_i_2/O
                         net (fo=3, routed)           0.674    58.992    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sync_0_reg[33]
    SLICE_X75Y139        LUT5 (Prop_lut5_I1_O)        0.331    59.323 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sync_0[32]_i_1/O
                         net (fo=33, routed)          1.144    60.467    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/valid
    SLICE_X65Y134        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.490   104.902    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/IBUFG_O
    SLICE_X65Y134        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[19]/C
                         clock pessimism              0.259   105.161    
                         clock uncertainty           -0.035   105.126    
    SLICE_X65Y134        FDRE (Setup_fdre_C_CE)      -0.205   104.921    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[19]
  -------------------------------------------------------------------
                         required time                        104.921    
                         arrival time                         -60.467    
  -------------------------------------------------------------------
                         slack                                 44.454    

Slack (MET) :             44.454ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        5.175ns  (logic 1.264ns (24.427%)  route 3.911ns (75.573%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns = ( 55.292 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700    55.292    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X76Y142        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y142        FDRE (Prop_fdre_C_Q)         0.484    55.776 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=8, routed)           1.141    56.917    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_31_reg_1[4]
    SLICE_X75Y142        LUT6 (Prop_lut6_I5_O)        0.296    57.213 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_i_5/O
                         net (fo=64, routed)          0.951    58.164    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/irReg_reg[2]
    SLICE_X76Y139        LUT4 (Prop_lut4_I3_O)        0.153    58.317 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/sync_0[33]_i_2/O
                         net (fo=3, routed)           0.674    58.992    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sync_0_reg[33]
    SLICE_X75Y139        LUT5 (Prop_lut5_I1_O)        0.331    59.323 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sync_0[32]_i_1/O
                         net (fo=33, routed)          1.144    60.467    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/valid
    SLICE_X65Y134        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.490   104.902    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/IBUFG_O
    SLICE_X65Y134        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[21]/C
                         clock pessimism              0.259   105.161    
                         clock uncertainty           -0.035   105.126    
    SLICE_X65Y134        FDRE (Setup_fdre_C_CE)      -0.205   104.921    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[21]
  -------------------------------------------------------------------
                         required time                        104.921    
                         arrival time                         -60.467    
  -------------------------------------------------------------------
                         slack                                 44.454    

Slack (MET) :             44.454ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        5.175ns  (logic 1.264ns (24.427%)  route 3.911ns (75.573%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns = ( 55.292 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700    55.292    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X76Y142        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y142        FDRE (Prop_fdre_C_Q)         0.484    55.776 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=8, routed)           1.141    56.917    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_31_reg_1[4]
    SLICE_X75Y142        LUT6 (Prop_lut6_I5_O)        0.296    57.213 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_i_5/O
                         net (fo=64, routed)          0.951    58.164    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/irReg_reg[2]
    SLICE_X76Y139        LUT4 (Prop_lut4_I3_O)        0.153    58.317 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/sync_0[33]_i_2/O
                         net (fo=3, routed)           0.674    58.992    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sync_0_reg[33]
    SLICE_X75Y139        LUT5 (Prop_lut5_I1_O)        0.331    59.323 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sync_0[32]_i_1/O
                         net (fo=33, routed)          1.144    60.467    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/valid
    SLICE_X65Y134        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.490   104.902    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/IBUFG_O
    SLICE_X65Y134        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[22]/C
                         clock pessimism              0.259   105.161    
                         clock uncertainty           -0.035   105.126    
    SLICE_X65Y134        FDRE (Setup_fdre_C_CE)      -0.205   104.921    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[22]
  -------------------------------------------------------------------
                         required time                        104.921    
                         arrival time                         -60.467    
  -------------------------------------------------------------------
                         slack                                 44.454    

Slack (MET) :             44.454ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        5.175ns  (logic 1.264ns (24.427%)  route 3.911ns (75.573%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns = ( 55.292 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700    55.292    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X76Y142        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y142        FDRE (Prop_fdre_C_Q)         0.484    55.776 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=8, routed)           1.141    56.917    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_31_reg_1[4]
    SLICE_X75Y142        LUT6 (Prop_lut6_I5_O)        0.296    57.213 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_i_5/O
                         net (fo=64, routed)          0.951    58.164    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/irReg_reg[2]
    SLICE_X76Y139        LUT4 (Prop_lut4_I3_O)        0.153    58.317 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/sync_0[33]_i_2/O
                         net (fo=3, routed)           0.674    58.992    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sync_0_reg[33]
    SLICE_X75Y139        LUT5 (Prop_lut5_I1_O)        0.331    59.323 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sync_0[32]_i_1/O
                         net (fo=33, routed)          1.144    60.467    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/valid
    SLICE_X65Y134        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.490   104.902    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/IBUFG_O
    SLICE_X65Y134        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[3]/C
                         clock pessimism              0.259   105.161    
                         clock uncertainty           -0.035   105.126    
    SLICE_X65Y134        FDRE (Setup_fdre_C_CE)      -0.205   104.921    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[3]
  -------------------------------------------------------------------
                         required time                        104.921    
                         arrival time                         -60.467    
  -------------------------------------------------------------------
                         slack                                 44.454    

Slack (MET) :             44.533ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        5.129ns  (logic 1.264ns (24.642%)  route 3.865ns (75.358%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns = ( 55.292 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700    55.292    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X76Y142        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y142        FDRE (Prop_fdre_C_Q)         0.484    55.776 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=8, routed)           1.141    56.917    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_31_reg_1[4]
    SLICE_X75Y142        LUT6 (Prop_lut6_I5_O)        0.296    57.213 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_i_5/O
                         net (fo=64, routed)          0.951    58.164    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/irReg_reg[2]
    SLICE_X76Y139        LUT4 (Prop_lut4_I3_O)        0.153    58.317 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/sync_0[33]_i_2/O
                         net (fo=3, routed)           0.674    58.992    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sync_0_reg[33]
    SLICE_X75Y139        LUT5 (Prop_lut5_I1_O)        0.331    59.323 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sync_0[32]_i_1/O
                         net (fo=33, routed)          1.099    60.422    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/valid
    SLICE_X70Y132        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.488   104.900    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/IBUFG_O
    SLICE_X70Y132        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[17]/C
                         clock pessimism              0.259   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X70Y132        FDRE (Setup_fdre_C_CE)      -0.169   104.955    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[17]
  -------------------------------------------------------------------
                         required time                        104.955    
                         arrival time                         -60.422    
  -------------------------------------------------------------------
                         slack                                 44.533    

Slack (MET) :             44.533ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        5.129ns  (logic 1.264ns (24.642%)  route 3.865ns (75.358%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns = ( 55.292 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700    55.292    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X76Y142        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y142        FDRE (Prop_fdre_C_Q)         0.484    55.776 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=8, routed)           1.141    56.917    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_31_reg_1[4]
    SLICE_X75Y142        LUT6 (Prop_lut6_I5_O)        0.296    57.213 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_i_5/O
                         net (fo=64, routed)          0.951    58.164    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/irReg_reg[2]
    SLICE_X76Y139        LUT4 (Prop_lut4_I3_O)        0.153    58.317 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/sync_0[33]_i_2/O
                         net (fo=3, routed)           0.674    58.992    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sync_0_reg[33]
    SLICE_X75Y139        LUT5 (Prop_lut5_I1_O)        0.331    59.323 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sync_0[32]_i_1/O
                         net (fo=33, routed)          1.099    60.422    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/valid
    SLICE_X70Y132        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.488   104.900    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/IBUFG_O
    SLICE_X70Y132        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[1]/C
                         clock pessimism              0.259   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X70Y132        FDRE (Setup_fdre_C_CE)      -0.169   104.955    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[1]
  -------------------------------------------------------------------
                         required time                        104.955    
                         arrival time                         -60.422    
  -------------------------------------------------------------------
                         slack                                 44.533    

Slack (MET) :             44.533ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        5.129ns  (logic 1.264ns (24.642%)  route 3.865ns (75.358%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns = ( 55.292 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700    55.292    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X76Y142        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y142        FDRE (Prop_fdre_C_Q)         0.484    55.776 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=8, routed)           1.141    56.917    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_31_reg_1[4]
    SLICE_X75Y142        LUT6 (Prop_lut6_I5_O)        0.296    57.213 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_i_5/O
                         net (fo=64, routed)          0.951    58.164    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/irReg_reg[2]
    SLICE_X76Y139        LUT4 (Prop_lut4_I3_O)        0.153    58.317 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/sync_0[33]_i_2/O
                         net (fo=3, routed)           0.674    58.992    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sync_0_reg[33]
    SLICE_X75Y139        LUT5 (Prop_lut5_I1_O)        0.331    59.323 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sync_0[32]_i_1/O
                         net (fo=33, routed)          1.099    60.422    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/valid
    SLICE_X70Y132        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.488   104.900    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/IBUFG_O
    SLICE_X70Y132        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[20]/C
                         clock pessimism              0.259   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X70Y132        FDRE (Setup_fdre_C_CE)      -0.169   104.955    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[20]
  -------------------------------------------------------------------
                         required time                        104.955    
                         arrival time                         -60.422    
  -------------------------------------------------------------------
                         slack                                 44.533    

Slack (MET) :             44.533ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        5.129ns  (logic 1.264ns (24.642%)  route 3.865ns (75.358%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns = ( 55.292 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700    55.292    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X76Y142        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y142        FDRE (Prop_fdre_C_Q)         0.484    55.776 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=8, routed)           1.141    56.917    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_31_reg_1[4]
    SLICE_X75Y142        LUT6 (Prop_lut6_I5_O)        0.296    57.213 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_i_5/O
                         net (fo=64, routed)          0.951    58.164    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/irReg_reg[2]
    SLICE_X76Y139        LUT4 (Prop_lut4_I3_O)        0.153    58.317 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/sync_0[33]_i_2/O
                         net (fo=3, routed)           0.674    58.992    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sync_0_reg[33]
    SLICE_X75Y139        LUT5 (Prop_lut5_I1_O)        0.331    59.323 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sync_0[32]_i_1/O
                         net (fo=33, routed)          1.099    60.422    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/valid
    SLICE_X70Y132        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.488   104.900    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/IBUFG_O
    SLICE_X70Y132        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[2]/C
                         clock pessimism              0.259   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X70Y132        FDRE (Setup_fdre_C_CE)      -0.169   104.955    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[2]
  -------------------------------------------------------------------
                         required time                        104.955    
                         arrival time                         -60.422    
  -------------------------------------------------------------------
                         slack                                 44.533    

Slack (MET) :             44.533ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        5.129ns  (logic 1.264ns (24.642%)  route 3.865ns (75.358%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns = ( 55.292 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700    55.292    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X76Y142        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y142        FDRE (Prop_fdre_C_Q)         0.484    55.776 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=8, routed)           1.141    56.917    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_31_reg_1[4]
    SLICE_X75Y142        LUT6 (Prop_lut6_I5_O)        0.296    57.213 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_i_5/O
                         net (fo=64, routed)          0.951    58.164    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/irReg_reg[2]
    SLICE_X76Y139        LUT4 (Prop_lut4_I3_O)        0.153    58.317 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/sync_0[33]_i_2/O
                         net (fo=3, routed)           0.674    58.992    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sync_0_reg[33]
    SLICE_X75Y139        LUT5 (Prop_lut5_I1_O)        0.331    59.323 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sync_0[32]_i_1/O
                         net (fo=33, routed)          1.099    60.422    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/valid
    SLICE_X70Y132        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.488   104.900    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/IBUFG_O
    SLICE_X70Y132        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[4]/C
                         clock pessimism              0.259   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X70Y132        FDRE (Setup_fdre_C_CE)      -0.169   104.955    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[4]
  -------------------------------------------------------------------
                         required time                        104.955    
                         arrival time                         -60.422    
  -------------------------------------------------------------------
                         slack                                 44.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_30_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.552%)  route 0.127ns (47.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.585     1.495    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X73Y136        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_30_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_30_reg/Q
                         net (fo=2, routed)           0.127     1.763    E300ArtyDevKitPlatform/sys/dtm/D[27]
    SLICE_X75Y135        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.859     2.014    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X75Y135        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[28]/C
                         clock pessimism             -0.479     1.535    
    SLICE_X75Y135        FDRE (Hold_fdre_C_D)         0.070     1.605    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_1_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_op_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.956%)  route 0.130ns (48.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.587     1.497    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X73Y139        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y139        FDRE (Prop_fdre_C_Q)         0.141     1.638 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_1_reg/Q
                         net (fo=4, routed)           0.130     1.768    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_io_update_bits_op[1]
    SLICE_X77Y139        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.862     2.017    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X77Y139        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_op_reg[1]/C
                         clock pessimism             -0.479     1.538    
    SLICE_X77Y139        FDRE (Hold_fdre_C_D)         0.070     1.608    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_op_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_31_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.808%)  route 0.126ns (47.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.585     1.495    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X73Y136        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_31_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_31_reg/Q
                         net (fo=2, routed)           0.126     1.762    E300ArtyDevKitPlatform/sys/dtm/D[28]
    SLICE_X75Y135        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.859     2.014    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X75Y135        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[29]/C
                         clock pessimism             -0.479     1.535    
    SLICE_X75Y135        FDRE (Hold_fdre_C_D)         0.066     1.601    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_28_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_27_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.589     1.499    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/IBUFG_O
    SLICE_X73Y143        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_28_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y143        FDRE (Prop_fdre_C_Q)         0.141     1.640 r  E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_28_reg/Q
                         net (fo=1, routed)           0.113     1.752    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_28
    SLICE_X72Y143        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_27_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.860     2.016    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/IBUFG_O
    SLICE_X72Y143        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_27_reg/C
                         clock pessimism             -0.504     1.512    
    SLICE_X72Y143        FDRE (Hold_fdre_C_D)         0.072     1.584    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_27_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_6_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.556     1.466    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X71Y132        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y132        FDRE (Prop_fdre_C_Q)         0.141     1.607 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_6_reg/Q
                         net (fo=2, routed)           0.121     1.728    E300ArtyDevKitPlatform/sys/dtm/D[3]
    SLICE_X71Y133        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.827     1.982    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X71Y133        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[4]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X71Y133        FDRE (Hold_fdre_C_D)         0.076     1.557    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_33_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.328%)  route 0.128ns (47.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.586     1.496    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X73Y137        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_33_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y137        FDRE (Prop_fdre_C_Q)         0.141     1.637 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_33_reg/Q
                         net (fo=2, routed)           0.128     1.765    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_io_update_bits_data[31]
    SLICE_X74Y138        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.862     2.017    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X74Y138        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[31]/C
                         clock pessimism             -0.479     1.538    
    SLICE_X74Y138        FDRE (Hold_fdre_C_D)         0.053     1.591    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_3_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_2_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.594     1.504    E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/IBUFG_O
    SLICE_X78Y144        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y144        FDRE (Prop_fdre_C_Q)         0.148     1.652 r  E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_3_reg/Q
                         net (fo=1, routed)           0.059     1.711    E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/updateBits[3]
    SLICE_X79Y144        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.866     2.021    E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/IBUFG_O
    SLICE_X79Y144        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_2_reg/C
                         clock pessimism             -0.504     1.517    
    SLICE_X79Y144        FDRE (Hold_fdre_C_D)         0.017     1.534    E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_2_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_38_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.007%)  route 0.073ns (25.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.589     1.499    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X76Y138        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y138        FDRE (Prop_fdre_C_Q)         0.164     1.663 r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[4]/Q
                         net (fo=3, routed)           0.073     1.736    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/Q[4]
    SLICE_X77Y138        LUT5 (Prop_lut5_I4_O)        0.045     1.781 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_38_i_1/O
                         net (fo=1, routed)           0.000     1.781    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_38_reg_0
    SLICE_X77Y138        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_38_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.862     2.017    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X77Y138        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_38_reg/C
                         clock pessimism             -0.505     1.512    
    SLICE_X77Y138        FDRE (Hold_fdre_C_D)         0.092     1.604    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_38_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_17_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.586     1.496    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X75Y133        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y133        FDRE (Prop_fdre_C_Q)         0.141     1.637 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_17_reg/Q
                         net (fo=2, routed)           0.122     1.759    E300ArtyDevKitPlatform/sys/dtm/D[14]
    SLICE_X75Y134        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.858     2.013    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X75Y134        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[15]/C
                         clock pessimism             -0.502     1.511    
    SLICE_X75Y134        FDRE (Hold_fdre_C_D)         0.070     1.581    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_18_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.556     1.466    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X71Y132        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_18_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y132        FDRE (Prop_fdre_C_Q)         0.141     1.607 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_18_reg/Q
                         net (fo=2, routed)           0.124     1.731    E300ArtyDevKitPlatform/sys/dtm/D[15]
    SLICE_X71Y133        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.827     1.982    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X71Y133        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[16]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X71Y133        FDRE (Hold_fdre_C_D)         0.070     1.551    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         JTCK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { jd_2 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  IOBUF_6_O_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X68Y137   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X69Y139   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X70Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X70Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X70Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X69Y139   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X70Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X70Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X69Y139   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y137   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y137   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y139   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y139   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X70Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X70Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X70Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X70Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X70Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X70Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y137   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y137   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y139   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y139   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X70Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X70Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X70Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X70Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X70Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X70Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out1_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack      116.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       58.599ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.586ns  (required time - arrival time)
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.704ns (29.414%)  route 1.689ns (70.586%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 117.653 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.905    ip_mmcm_clk_out1
    SLICE_X37Y86         FDRE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  value_reg[3]/Q
                         net (fo=4, routed)           0.883     0.435    value_reg[3]
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.124     0.559 r  value[7]_i_3/O
                         net (fo=3, routed)           0.806     1.365    value[7]_i_3_n_0
    SLICE_X37Y87         LUT4 (Prop_lut4_I0_O)        0.124     1.489 r  slow_clock_i_1/O
                         net (fo=1, routed)           0.000     1.489    slow_clock_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.515   117.653    ip_mmcm_clk_out1
    SLICE_X37Y87         FDRE                                         r  slow_clock_reg/C
                         clock pessimism              0.576   118.230    
                         clock uncertainty           -0.184   118.046    
    SLICE_X37Y87         FDRE (Setup_fdre_C_D)        0.029   118.075    slow_clock_reg
  -------------------------------------------------------------------
                         required time                        118.075    
                         arrival time                          -1.489    
  -------------------------------------------------------------------
                         slack                                116.586    

Slack (MET) :             116.588ns  (required time - arrival time)
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.704ns (29.414%)  route 1.689ns (70.586%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 117.653 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.905    ip_mmcm_clk_out1
    SLICE_X37Y86         FDRE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  value_reg[3]/Q
                         net (fo=4, routed)           0.883     0.435    value_reg[3]
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.124     0.559 r  value[7]_i_3/O
                         net (fo=3, routed)           0.806     1.365    value[7]_i_3_n_0
    SLICE_X37Y87         LUT2 (Prop_lut2_I0_O)        0.124     1.489 r  value[6]_i_1/O
                         net (fo=1, routed)           0.000     1.489    _T_105[6]
    SLICE_X37Y87         FDRE                                         r  value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.515   117.653    ip_mmcm_clk_out1
    SLICE_X37Y87         FDRE                                         r  value_reg[6]/C
                         clock pessimism              0.576   118.230    
                         clock uncertainty           -0.184   118.046    
    SLICE_X37Y87         FDRE (Setup_fdre_C_D)        0.031   118.077    value_reg[6]
  -------------------------------------------------------------------
                         required time                        118.077    
                         arrival time                          -1.489    
  -------------------------------------------------------------------
                         slack                                116.588    

Slack (MET) :             116.604ns  (required time - arrival time)
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.732ns (30.231%)  route 1.689ns (69.769%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 117.653 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.905    ip_mmcm_clk_out1
    SLICE_X37Y86         FDRE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  value_reg[3]/Q
                         net (fo=4, routed)           0.883     0.435    value_reg[3]
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.124     0.559 r  value[7]_i_3/O
                         net (fo=3, routed)           0.806     1.365    value[7]_i_3_n_0
    SLICE_X37Y87         LUT3 (Prop_lut3_I1_O)        0.152     1.517 r  value[7]_i_2/O
                         net (fo=1, routed)           0.000     1.517    _T_105[7]
    SLICE_X37Y87         FDRE                                         r  value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.515   117.653    ip_mmcm_clk_out1
    SLICE_X37Y87         FDRE                                         r  value_reg[7]/C
                         clock pessimism              0.576   118.230    
                         clock uncertainty           -0.184   118.046    
    SLICE_X37Y87         FDRE (Setup_fdre_C_D)        0.075   118.121    value_reg[7]
  -------------------------------------------------------------------
                         required time                        118.121    
                         arrival time                          -1.517    
  -------------------------------------------------------------------
                         slack                                116.604    

Slack (MET) :             116.736ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 1.752ns (78.027%)  route 0.493ns (21.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.922    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X70Y147        SRL16E                                       r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y147        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.706 r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.493     1.199    ip_reset_sys/U0/EXT_LPF/Q
    SLICE_X71Y147        LUT3 (Prop_lut3_I2_O)        0.124     1.323 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.323    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X71Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X71Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.580   118.214    
                         clock uncertainty           -0.184   118.030    
    SLICE_X71Y147        FDRE (Setup_fdre_C_D)        0.029   118.059    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        118.059    
                         arrival time                          -1.323    
  -------------------------------------------------------------------
                         slack                                116.736    

Slack (MET) :             116.774ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.580ns (35.211%)  route 1.067ns (64.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    -0.840    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X72Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X72Y149        LUT1 (Prop_lut1_I0_O)        0.124     0.250 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.558     0.807    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.560   118.194    
                         clock uncertainty           -0.184   118.010    
    SLICE_X71Y149        FDRE (Setup_fdre_C_R)       -0.429   117.581    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                        117.581    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                116.774    

Slack (MET) :             116.774ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.580ns (35.211%)  route 1.067ns (64.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    -0.840    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X72Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X72Y149        LUT1 (Prop_lut1_I0_O)        0.124     0.250 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.558     0.807    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.560   118.194    
                         clock uncertainty           -0.184   118.010    
    SLICE_X71Y149        FDRE (Setup_fdre_C_R)       -0.429   117.581    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                        117.581    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                116.774    

Slack (MET) :             116.774ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.580ns (35.211%)  route 1.067ns (64.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    -0.840    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X72Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X72Y149        LUT1 (Prop_lut1_I0_O)        0.124     0.250 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.558     0.807    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.560   118.194    
                         clock uncertainty           -0.184   118.010    
    SLICE_X71Y149        FDRE (Setup_fdre_C_R)       -0.429   117.581    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                        117.581    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                116.774    

Slack (MET) :             116.774ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.580ns (35.211%)  route 1.067ns (64.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    -0.840    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X72Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X72Y149        LUT1 (Prop_lut1_I0_O)        0.124     0.250 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.558     0.807    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.560   118.194    
                         clock uncertainty           -0.184   118.010    
    SLICE_X71Y149        FDRE (Setup_fdre_C_R)       -0.429   117.581    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                        117.581    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                116.774    

Slack (MET) :             116.774ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.580ns (35.211%)  route 1.067ns (64.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    -0.840    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X72Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X72Y149        LUT1 (Prop_lut1_I0_O)        0.124     0.250 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.558     0.807    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.560   118.194    
                         clock uncertainty           -0.184   118.010    
    SLICE_X71Y149        FDRE (Setup_fdre_C_R)       -0.429   117.581    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                        117.581    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                116.774    

Slack (MET) :             116.774ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.580ns (35.211%)  route 1.067ns (64.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    -0.840    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X72Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X72Y149        LUT1 (Prop_lut1_I0_O)        0.124     0.250 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.558     0.807    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.560   118.194    
                         clock uncertainty           -0.184   118.010    
    SLICE_X71Y149        FDRE (Setup_fdre_C_R)       -0.429   117.581    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                        117.581    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                116.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.187ns (53.376%)  route 0.163ns (46.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.163    -0.297    ip_reset_sys/U0/SEQ/seq_cnt[3]
    SLICE_X70Y149        LUT4 (Prop_lut4_I2_O)        0.046    -0.251 r  ip_reset_sys/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    ip_reset_sys/U0/SEQ/p_3_out[0]
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.250    -0.588    
    SLICE_X70Y149        FDRE (Hold_fdre_C_D)         0.131    -0.457    ip_reset_sys/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.243%)  route 0.163ns (46.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.163    -0.297    ip_reset_sys/U0/SEQ/seq_cnt[3]
    SLICE_X70Y149        LUT4 (Prop_lut4_I3_O)        0.045    -0.252 r  ip_reset_sys/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    ip_reset_sys/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.250    -0.588    
    SLICE_X70Y149        FDRE (Hold_fdre_C_D)         0.120    -0.468    ip_reset_sys/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.239%)  route 0.139ns (42.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X68Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.139    -0.321    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_lpf[0]
    SLICE_X69Y147        LUT5 (Prop_lut5_I4_O)        0.045    -0.276 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.276    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X69Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X69Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.250    -0.588    
    SLICE_X69Y147        FDRE (Hold_fdre_C_D)         0.092    -0.496    ip_reset_sys/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.356%)  route 0.126ns (37.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  ip_reset_sys/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.126    -0.311    ip_reset_sys/U0/SEQ/p_0_in
    SLICE_X69Y149        LUT2 (Prop_lut2_I1_O)        0.045    -0.266 r  ip_reset_sys/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.266    ip_reset_sys/U0/SEQ/Core_i_1_n_0
    SLICE_X69Y149        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X69Y149        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
                         clock pessimism              0.253    -0.585    
    SLICE_X69Y149        FDSE (Hold_fdse_C_D)         0.091    -0.494    ip_reset_sys/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X69Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y147        FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.354    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2
    SLICE_X69Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X69Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.237    -0.601    
    SLICE_X69Y147        FDRE (Hold_fdre_C_D)         0.017    -0.584    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X69Y149        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y149        FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.304    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X69Y149        LUT2 (Prop_lut2_I0_O)        0.042    -0.262 r  ip_reset_sys/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.262    ip_reset_sys/U0/SEQ/from_sys_i_1_n_0
    SLICE_X69Y149        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X69Y149        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.237    -0.601    
    SLICE_X69Y149        FDSE (Hold_fdse_C_D)         0.107    -0.494    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.566    -0.598    ip_mmcm_clk_out1
    SLICE_X37Y86         FDRE                                         r  value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  value_reg[4]/Q
                         net (fo=3, routed)           0.115    -0.356    value_reg[4]
    SLICE_X37Y86         LUT6 (Prop_lut6_I0_O)        0.098    -0.258 r  value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    _T_105[5]
    SLICE_X37Y86         FDRE                                         r  value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.836    -0.837    ip_mmcm_clk_out1
    SLICE_X37Y86         FDRE                                         r  value_reg[5]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X37Y86         FDRE (Hold_fdre_C_D)         0.092    -0.506    value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.227ns (59.217%)  route 0.156ns (40.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y149        FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/Q
                         net (fo=5, routed)           0.156    -0.317    ip_reset_sys/U0/SEQ/seq_cnt[2]
    SLICE_X70Y149        LUT4 (Prop_lut4_I2_O)        0.099    -0.218 r  ip_reset_sys/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.218    ip_reset_sys/U0/SEQ/pr_dec0__0
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[1]/C
                         clock pessimism              0.250    -0.588    
    SLICE_X70Y149        FDRE (Hold_fdre_C_D)         0.121    -0.467    ip_reset_sys/U0/SEQ/pr_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.319%)  route 0.166ns (46.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.566    -0.598    ip_mmcm_clk_out1
    SLICE_X37Y86         FDRE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  value_reg[3]/Q
                         net (fo=4, routed)           0.166    -0.291    value_reg[3]
    SLICE_X37Y86         LUT5 (Prop_lut5_I0_O)        0.049    -0.242 r  value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    _T_105[4]
    SLICE_X37Y86         FDRE                                         r  value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.836    -0.837    ip_mmcm_clk_out1
    SLICE_X37Y86         FDRE                                         r  value_reg[4]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X37Y86         FDRE (Hold_fdre_C_D)         0.107    -0.491    value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.274    ip_reset_sys/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X70Y149        LUT2 (Prop_lut2_I1_O)        0.045    -0.229 r  ip_reset_sys/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    ip_reset_sys/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.237    -0.601    
    SLICE_X70Y149        FDRE (Hold_fdre_C_D)         0.121    -0.480    ip_reset_sys/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm_1
Waveform(ns):       { 0.000 59.579 }
Period(ns):         119.158
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         119.158     117.003    BUFGCTRL_X0Y18   ip_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         119.158     117.909    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X37Y87     slow_clock_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X37Y87     value_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X37Y86     value_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X37Y86     value_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X37Y86     value_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X37Y86     value_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X37Y86     value_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X37Y87     value_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       119.158     94.202     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X70Y147    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X70Y147    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y87     slow_clock_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y87     slow_clock_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y87     value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y87     value_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y86     value_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y86     value_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y86     value_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y86     value_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X70Y147    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X70Y147    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y87     slow_clock_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y87     slow_clock_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y87     value_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y87     value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y86     value_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y86     value_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y86     value_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X37Y86     value_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       10.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.288ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.514ns  (logic 2.851ns (14.610%)  route 16.663ns (85.390%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 29.310 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.339    13.755    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I2_O)        0.124    13.879 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[6]_i_1/O
                         net (fo=4, routed)           2.533    16.412    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[4]
    SLICE_X30Y90         LUT5 (Prop_lut5_I4_O)        0.124    16.536 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_50/O
                         net (fo=2, routed)           0.000    16.536    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[4]
    SLICE_X30Y90         MUXF7 (Prop_muxf7_I0_O)      0.209    16.745 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_10/O
                         net (fo=9, routed)           1.866    18.611    E300ArtyDevKitPlatform/sys/tile/frontend/icache/refill_addr_reg[13]_0[2]
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.549    29.310    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKARDCLK
                         clock pessimism              0.480    29.791    
                         clock uncertainty           -0.153    29.637    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.739    28.898    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1
  -------------------------------------------------------------------
                         required time                         28.898    
                         arrival time                         -18.611    
  -------------------------------------------------------------------
                         slack                                 10.288    

Slack (MET) :             10.437ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.533ns  (logic 2.766ns (14.161%)  route 16.767ns (85.839%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 29.305 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          0.827    13.243    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X68Y110        LUT6 (Prop_lut6_I2_O)        0.124    13.367 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[9]_i_1/O
                         net (fo=4, routed)           2.793    16.160    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[7]
    SLICE_X28Y89         LUT5 (Prop_lut5_I4_O)        0.124    16.284 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_43/O
                         net (fo=2, routed)           0.498    16.782    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s1s3_slaveAddr_reg[11]_0[2]
    SLICE_X28Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.906 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_19/O
                         net (fo=8, routed)           1.723    18.629    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_19_n_0
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.544    29.305    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKBWRCLK
                         clock pessimism              0.480    29.785    
                         clock uncertainty           -0.153    29.632    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    29.066    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1
  -------------------------------------------------------------------
                         required time                         29.066    
                         arrival time                         -18.629    
  -------------------------------------------------------------------
                         slack                                 10.437    

Slack (MET) :             10.512ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.543ns  (logic 2.766ns (14.154%)  route 16.777ns (85.846%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 29.311 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.339    13.755    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I2_O)        0.124    13.879 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[6]_i_1/O
                         net (fo=4, routed)           2.533    16.412    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[4]
    SLICE_X30Y90         LUT5 (Prop_lut5_I4_O)        0.124    16.536 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_50/O
                         net (fo=2, routed)           0.161    16.697    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[4]
    SLICE_X30Y90         LUT6 (Prop_lut6_I3_O)        0.124    16.821 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_22/O
                         net (fo=8, routed)           1.818    18.639    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_22_n_0
    RAMB36_X0Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.550    29.311    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_2/CLKBWRCLK
                         clock pessimism              0.559    29.870    
                         clock uncertainty           -0.153    29.717    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    29.151    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_2
  -------------------------------------------------------------------
                         required time                         29.151    
                         arrival time                         -18.639    
  -------------------------------------------------------------------
                         slack                                 10.512    

Slack (MET) :             10.526ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.529ns  (logic 2.766ns (14.164%)  route 16.763ns (85.836%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 29.311 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.157    13.573    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X63Y106        LUT6 (Prop_lut6_I2_O)        0.124    13.697 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[3]_i_1/O
                         net (fo=2, routed)           2.125    15.821    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[1]
    SLICE_X29Y92         LUT5 (Prop_lut5_I4_O)        0.124    15.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_56/O
                         net (fo=2, routed)           0.659    16.604    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s1s3_slaveAddr_reg[11]_0[1]
    SLICE_X28Y92         LUT6 (Prop_lut6_I3_O)        0.124    16.728 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_25/O
                         net (fo=8, routed)           1.897    18.625    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_25_n_0
    RAMB36_X0Y14         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.550    29.311    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y14         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKBWRCLK
                         clock pessimism              0.559    29.870    
                         clock uncertainty           -0.153    29.717    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    29.151    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         29.151    
                         arrival time                         -18.625    
  -------------------------------------------------------------------
                         slack                                 10.526    

Slack (MET) :             10.620ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.264ns  (logic 2.851ns (14.800%)  route 16.413ns (85.200%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.313 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.339    13.755    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I2_O)        0.124    13.879 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[6]_i_1/O
                         net (fo=4, routed)           2.533    16.412    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[4]
    SLICE_X30Y90         LUT5 (Prop_lut5_I4_O)        0.124    16.536 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_50/O
                         net (fo=2, routed)           0.000    16.536    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[4]
    SLICE_X30Y90         MUXF7 (Prop_muxf7_I0_O)      0.209    16.745 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_10/O
                         net (fo=9, routed)           1.615    18.360    E300ArtyDevKitPlatform/sys/tile/frontend/icache/refill_addr_reg[13]_0[2]
    RAMB36_X0Y14         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.552    29.313    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y14         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKARDCLK
                         clock pessimism              0.559    29.872    
                         clock uncertainty           -0.153    29.719    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.739    28.980    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         28.980    
                         arrival time                         -18.360    
  -------------------------------------------------------------------
                         slack                                 10.620    

Slack (MET) :             10.621ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.348ns  (logic 2.766ns (14.296%)  route 16.582ns (85.704%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 29.305 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.157    13.573    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X63Y106        LUT6 (Prop_lut6_I2_O)        0.124    13.697 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[3]_i_1/O
                         net (fo=2, routed)           2.125    15.821    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[1]
    SLICE_X29Y92         LUT5 (Prop_lut5_I4_O)        0.124    15.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_56/O
                         net (fo=2, routed)           0.659    16.604    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s1s3_slaveAddr_reg[11]_0[1]
    SLICE_X28Y92         LUT6 (Prop_lut6_I3_O)        0.124    16.728 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_25/O
                         net (fo=8, routed)           1.717    18.445    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_25_n_0
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.544    29.305    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKBWRCLK
                         clock pessimism              0.480    29.785    
                         clock uncertainty           -0.153    29.632    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    29.066    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1
  -------------------------------------------------------------------
                         required time                         29.066    
                         arrival time                         -18.445    
  -------------------------------------------------------------------
                         slack                                 10.621    

Slack (MET) :             10.634ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.336ns  (logic 2.766ns (14.305%)  route 16.570ns (85.695%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 29.306 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          0.827    13.243    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X68Y110        LUT6 (Prop_lut6_I2_O)        0.124    13.367 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[9]_i_1/O
                         net (fo=4, routed)           2.793    16.160    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[7]
    SLICE_X28Y89         LUT5 (Prop_lut5_I4_O)        0.124    16.284 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_43/O
                         net (fo=2, routed)           0.498    16.782    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s1s3_slaveAddr_reg[11]_0[2]
    SLICE_X28Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.906 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_19/O
                         net (fo=8, routed)           1.527    18.433    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_19_n_0
    RAMB36_X0Y20         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.545    29.306    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y20         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/CLKBWRCLK
                         clock pessimism              0.480    29.786    
                         clock uncertainty           -0.153    29.633    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    29.067    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1
  -------------------------------------------------------------------
                         required time                         29.067    
                         arrival time                         -18.433    
  -------------------------------------------------------------------
                         slack                                 10.634    

Slack (MET) :             10.663ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.307ns  (logic 2.766ns (14.326%)  route 16.541ns (85.674%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 29.305 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.339    13.755    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I2_O)        0.124    13.879 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[6]_i_1/O
                         net (fo=4, routed)           2.533    16.412    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[4]
    SLICE_X30Y90         LUT5 (Prop_lut5_I4_O)        0.124    16.536 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_50/O
                         net (fo=2, routed)           0.161    16.697    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[4]
    SLICE_X30Y90         LUT6 (Prop_lut6_I3_O)        0.124    16.821 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_22/O
                         net (fo=8, routed)           1.583    18.403    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_22_n_0
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.544    29.305    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKBWRCLK
                         clock pessimism              0.480    29.785    
                         clock uncertainty           -0.153    29.632    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    29.066    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1
  -------------------------------------------------------------------
                         required time                         29.066    
                         arrival time                         -18.403    
  -------------------------------------------------------------------
                         slack                                 10.663    

Slack (MET) :             10.721ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.082ns  (logic 2.851ns (14.941%)  route 16.231ns (85.059%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 29.311 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.339    13.755    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I2_O)        0.124    13.879 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[6]_i_1/O
                         net (fo=4, routed)           2.533    16.412    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[4]
    SLICE_X30Y90         LUT5 (Prop_lut5_I4_O)        0.124    16.536 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_50/O
                         net (fo=2, routed)           0.000    16.536    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[4]
    SLICE_X30Y90         MUXF7 (Prop_muxf7_I0_O)      0.209    16.745 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_10/O
                         net (fo=9, routed)           1.434    18.178    E300ArtyDevKitPlatform/sys/tile/frontend/icache/refill_addr_reg[13]_0[2]
    RAMB36_X0Y20         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.550    29.311    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y20         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/CLKARDCLK
                         clock pessimism              0.480    29.792    
                         clock uncertainty           -0.153    29.638    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.739    28.899    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1
  -------------------------------------------------------------------
                         required time                         28.899    
                         arrival time                         -18.178    
  -------------------------------------------------------------------
                         slack                                 10.721    

Slack (MET) :             10.734ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.320ns  (logic 2.766ns (14.317%)  route 16.554ns (85.683%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 29.311 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          0.827    13.243    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X68Y110        LUT6 (Prop_lut6_I2_O)        0.124    13.367 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[9]_i_1/O
                         net (fo=4, routed)           2.793    16.160    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[7]
    SLICE_X28Y89         LUT5 (Prop_lut5_I4_O)        0.124    16.284 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_43/O
                         net (fo=2, routed)           0.498    16.782    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s1s3_slaveAddr_reg[11]_0[2]
    SLICE_X28Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.906 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_19/O
                         net (fo=8, routed)           1.511    18.417    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_19_n_0
    RAMB36_X0Y14         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.550    29.311    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y14         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKBWRCLK
                         clock pessimism              0.559    29.870    
                         clock uncertainty           -0.153    29.717    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    29.151    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         29.151    
                         arrival time                         -18.417    
  -------------------------------------------------------------------
                         slack                                 10.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/sync_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.561    -0.603    E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/clk_out3
    SLICE_X69Y140        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/sync_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/sync_0_reg[5]/Q
                         net (fo=1, routed)           0.101    -0.361    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/D[4]
    SLICE_X70Y140        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.833    -0.840    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X70Y140        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[4]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X70Y140        FDRE (Hold_fdre_C_D)         0.059    -0.528    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.751%)  route 0.122ns (39.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.561    -0.603    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X63Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[16]/Q
                         net (fo=1, routed)           0.122    -0.340    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[16]
    SLICE_X62Y107        LUT3 (Prop_lut3_I0_O)        0.048    -0.292 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc[16]_i_1_n_0
    SLICE_X62Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.831    -0.841    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X62Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[16]/C
                         clock pessimism              0.251    -0.590    
    SLICE_X62Y107        FDRE (Hold_fdre_C_D)         0.131    -0.459    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[16]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.751%)  route 0.122ns (39.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.554    -0.610    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X55Y114        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[31]/Q
                         net (fo=1, routed)           0.122    -0.347    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[31]
    SLICE_X54Y114        LUT3 (Prop_lut3_I0_O)        0.048    -0.299 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[31]_i_1_n_0
    SLICE_X54Y114        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.822    -0.850    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X54Y114        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[31]/C
                         clock pessimism              0.253    -0.597    
    SLICE_X54Y114        FDRE (Hold_fdre_C_D)         0.131    -0.466    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[31]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[21]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.895%)  route 0.158ns (49.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.642    -0.522    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/clk_out3
    SLICE_X46Y153        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y153        FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/q_reg/Q
                         net (fo=1, routed)           0.158    -0.200    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/auto_int_xing_out_sync_21
    SLICE_X50Y151        SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[21]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.916    -0.757    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/clk_out3
    SLICE_X50Y151        SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[21]_srl2/CLK
                         clock pessimism              0.271    -0.486    
    SLICE_X50Y151        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.371    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[21]_srl2
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.674    -0.490    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X7Y166         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y166         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[2]/Q
                         net (fo=1, routed)           0.122    -0.227    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div[2]
    SLICE_X6Y166         LUT5 (Prop_lut5_I4_O)        0.045    -0.182 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.182    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[2]_i_1__0_n_0
    SLICE_X6Y166         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.949    -0.724    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X6Y166         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[2]/C
                         clock pessimism              0.247    -0.477    
    SLICE_X6Y166         FDRE (Hold_fdre_C_D)         0.121    -0.356    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/sync_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.560    -0.604    E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/clk_out3
    SLICE_X69Y138        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/sync_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/sync_0_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.347    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/D[3]
    SLICE_X68Y138        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.832    -0.841    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X68Y138        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[3]/C
                         clock pessimism              0.250    -0.591    
    SLICE_X68Y138        FDRE (Hold_fdre_C_D)         0.070    -0.521    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.674    -0.490    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X5Y166         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[8]/Q
                         net (fo=1, routed)           0.095    -0.254    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div[8]
    SLICE_X4Y166         LUT5 (Prop_lut5_I4_O)        0.045    -0.209 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.209    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[8]_i_1__0_n_0
    SLICE_X4Y166         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.949    -0.724    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X4Y166         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[8]/C
                         clock pessimism              0.247    -0.477    
    SLICE_X4Y166         FDRE (Hold_fdre_C_D)         0.092    -0.385    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.566    -0.598    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X29Y103        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[5]/Q
                         net (fo=1, routed)           0.095    -0.362    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_2_data_reg[31]_0[5]
    SLICE_X28Y103        LUT6 (Prop_lut6_I0_O)        0.045    -0.317 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_2_data[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[31]_1[5]
    SLICE_X28Y103        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.836    -0.837    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X28Y103        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[5]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X28Y103        FDRE (Hold_fdre_C_D)         0.092    -0.493    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/ctrl_sck_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/tcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.325%)  route 0.150ns (44.675%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.597    -0.567    E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/clk_out3
    SLICE_X4Y145         FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/ctrl_sck_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y145         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/ctrl_sck_div_reg[4]/Q
                         net (fo=1, routed)           0.150    -0.276    E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/ctrl_sck_div[4]
    SLICE_X2Y145         LUT4 (Prop_lut4_I3_O)        0.045    -0.231 r  E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/tcnt[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.231    E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/tcnt[4]_i_1__1_n_0
    SLICE_X2Y145         FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/tcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.871    -0.802    E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/clk_out3
    SLICE_X2Y145         FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/tcnt_reg[4]/C
                         clock pessimism              0.275    -0.527    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)         0.120    -0.407    E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/tcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/plic/enables_0_3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.558    -0.606    E300ArtyDevKitPlatform/sys/plic/Queue/clk_out3
    SLICE_X52Y143        FDRE                                         r  E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_data_reg[30]/Q
                         net (fo=1, routed)           0.119    -0.346    E300ArtyDevKitPlatform/sys/plic/_T_4029[6]
    SLICE_X53Y143        FDRE                                         r  E300ArtyDevKitPlatform/sys/plic/enables_0_3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.827    -0.845    E300ArtyDevKitPlatform/sys/plic/clk_out3
    SLICE_X53Y143        FDRE                                         r  E300ArtyDevKitPlatform/sys/plic/enables_0_3_reg[6]/C
                         clock pessimism              0.252    -0.593    
    SLICE_X53Y143        FDRE (Hold_fdre_C_D)         0.070    -0.523    E300ArtyDevKitPlatform/sys/plic/enables_0_3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_mmcm_1
Waveform(ns):       { 0.000 15.391 }
Period(ns):         30.782
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y22     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y23     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y25     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y24     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y18     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y20     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y16     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y15     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y19     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y21     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       30.782      182.578    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y141    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_1
  To Clock:  clkfbout_mmcm_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y19   ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      116.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.579ns  (required time - arrival time)
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.704ns (29.414%)  route 1.689ns (70.586%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 117.653 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.905    ip_mmcm_clk_out1
    SLICE_X37Y86         FDRE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  value_reg[3]/Q
                         net (fo=4, routed)           0.883     0.435    value_reg[3]
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.124     0.559 r  value[7]_i_3/O
                         net (fo=3, routed)           0.806     1.365    value[7]_i_3_n_0
    SLICE_X37Y87         LUT4 (Prop_lut4_I0_O)        0.124     1.489 r  slow_clock_i_1/O
                         net (fo=1, routed)           0.000     1.489    slow_clock_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.515   117.653    ip_mmcm_clk_out1
    SLICE_X37Y87         FDRE                                         r  slow_clock_reg/C
                         clock pessimism              0.576   118.230    
                         clock uncertainty           -0.191   118.039    
    SLICE_X37Y87         FDRE (Setup_fdre_C_D)        0.029   118.068    slow_clock_reg
  -------------------------------------------------------------------
                         required time                        118.068    
                         arrival time                          -1.489    
  -------------------------------------------------------------------
                         slack                                116.579    

Slack (MET) :             116.581ns  (required time - arrival time)
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.704ns (29.414%)  route 1.689ns (70.586%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 117.653 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.905    ip_mmcm_clk_out1
    SLICE_X37Y86         FDRE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  value_reg[3]/Q
                         net (fo=4, routed)           0.883     0.435    value_reg[3]
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.124     0.559 r  value[7]_i_3/O
                         net (fo=3, routed)           0.806     1.365    value[7]_i_3_n_0
    SLICE_X37Y87         LUT2 (Prop_lut2_I0_O)        0.124     1.489 r  value[6]_i_1/O
                         net (fo=1, routed)           0.000     1.489    _T_105[6]
    SLICE_X37Y87         FDRE                                         r  value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.515   117.653    ip_mmcm_clk_out1
    SLICE_X37Y87         FDRE                                         r  value_reg[6]/C
                         clock pessimism              0.576   118.230    
                         clock uncertainty           -0.191   118.039    
    SLICE_X37Y87         FDRE (Setup_fdre_C_D)        0.031   118.070    value_reg[6]
  -------------------------------------------------------------------
                         required time                        118.070    
                         arrival time                          -1.489    
  -------------------------------------------------------------------
                         slack                                116.581    

Slack (MET) :             116.597ns  (required time - arrival time)
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.732ns (30.231%)  route 1.689ns (69.769%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 117.653 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.905    ip_mmcm_clk_out1
    SLICE_X37Y86         FDRE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  value_reg[3]/Q
                         net (fo=4, routed)           0.883     0.435    value_reg[3]
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.124     0.559 r  value[7]_i_3/O
                         net (fo=3, routed)           0.806     1.365    value[7]_i_3_n_0
    SLICE_X37Y87         LUT3 (Prop_lut3_I1_O)        0.152     1.517 r  value[7]_i_2/O
                         net (fo=1, routed)           0.000     1.517    _T_105[7]
    SLICE_X37Y87         FDRE                                         r  value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.515   117.653    ip_mmcm_clk_out1
    SLICE_X37Y87         FDRE                                         r  value_reg[7]/C
                         clock pessimism              0.576   118.230    
                         clock uncertainty           -0.191   118.039    
    SLICE_X37Y87         FDRE (Setup_fdre_C_D)        0.075   118.114    value_reg[7]
  -------------------------------------------------------------------
                         required time                        118.114    
                         arrival time                          -1.517    
  -------------------------------------------------------------------
                         slack                                116.597    

Slack (MET) :             116.729ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 1.752ns (78.027%)  route 0.493ns (21.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.922    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X70Y147        SRL16E                                       r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y147        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.706 r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.493     1.199    ip_reset_sys/U0/EXT_LPF/Q
    SLICE_X71Y147        LUT3 (Prop_lut3_I2_O)        0.124     1.323 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.323    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X71Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X71Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.580   118.214    
                         clock uncertainty           -0.191   118.023    
    SLICE_X71Y147        FDRE (Setup_fdre_C_D)        0.029   118.052    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        118.052    
                         arrival time                          -1.323    
  -------------------------------------------------------------------
                         slack                                116.729    

Slack (MET) :             116.767ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.580ns (35.211%)  route 1.067ns (64.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    -0.840    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X72Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X72Y149        LUT1 (Prop_lut1_I0_O)        0.124     0.250 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.558     0.807    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.560   118.194    
                         clock uncertainty           -0.191   118.003    
    SLICE_X71Y149        FDRE (Setup_fdre_C_R)       -0.429   117.574    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                        117.574    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                116.767    

Slack (MET) :             116.767ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.580ns (35.211%)  route 1.067ns (64.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    -0.840    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X72Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X72Y149        LUT1 (Prop_lut1_I0_O)        0.124     0.250 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.558     0.807    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.560   118.194    
                         clock uncertainty           -0.191   118.003    
    SLICE_X71Y149        FDRE (Setup_fdre_C_R)       -0.429   117.574    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                        117.574    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                116.767    

Slack (MET) :             116.767ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.580ns (35.211%)  route 1.067ns (64.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    -0.840    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X72Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X72Y149        LUT1 (Prop_lut1_I0_O)        0.124     0.250 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.558     0.807    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.560   118.194    
                         clock uncertainty           -0.191   118.003    
    SLICE_X71Y149        FDRE (Setup_fdre_C_R)       -0.429   117.574    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                        117.574    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                116.767    

Slack (MET) :             116.767ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.580ns (35.211%)  route 1.067ns (64.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    -0.840    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X72Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X72Y149        LUT1 (Prop_lut1_I0_O)        0.124     0.250 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.558     0.807    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.560   118.194    
                         clock uncertainty           -0.191   118.003    
    SLICE_X71Y149        FDRE (Setup_fdre_C_R)       -0.429   117.574    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                        117.574    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                116.767    

Slack (MET) :             116.767ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.580ns (35.211%)  route 1.067ns (64.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    -0.840    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X72Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X72Y149        LUT1 (Prop_lut1_I0_O)        0.124     0.250 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.558     0.807    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.560   118.194    
                         clock uncertainty           -0.191   118.003    
    SLICE_X71Y149        FDRE (Setup_fdre_C_R)       -0.429   117.574    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                        117.574    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                116.767    

Slack (MET) :             116.767ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.580ns (35.211%)  route 1.067ns (64.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    -0.840    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X72Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X72Y149        LUT1 (Prop_lut1_I0_O)        0.124     0.250 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.558     0.807    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.560   118.194    
                         clock uncertainty           -0.191   118.003    
    SLICE_X71Y149        FDRE (Setup_fdre_C_R)       -0.429   117.574    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                        117.574    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                116.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.187ns (53.376%)  route 0.163ns (46.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.163    -0.297    ip_reset_sys/U0/SEQ/seq_cnt[3]
    SLICE_X70Y149        LUT4 (Prop_lut4_I2_O)        0.046    -0.251 r  ip_reset_sys/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    ip_reset_sys/U0/SEQ/p_3_out[0]
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.250    -0.588    
                         clock uncertainty            0.191    -0.397    
    SLICE_X70Y149        FDRE (Hold_fdre_C_D)         0.131    -0.266    ip_reset_sys/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.243%)  route 0.163ns (46.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.163    -0.297    ip_reset_sys/U0/SEQ/seq_cnt[3]
    SLICE_X70Y149        LUT4 (Prop_lut4_I3_O)        0.045    -0.252 r  ip_reset_sys/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    ip_reset_sys/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.250    -0.588    
                         clock uncertainty            0.191    -0.397    
    SLICE_X70Y149        FDRE (Hold_fdre_C_D)         0.120    -0.277    ip_reset_sys/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.239%)  route 0.139ns (42.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X68Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.139    -0.321    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_lpf[0]
    SLICE_X69Y147        LUT5 (Prop_lut5_I4_O)        0.045    -0.276 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.276    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X69Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X69Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.250    -0.588    
                         clock uncertainty            0.191    -0.397    
    SLICE_X69Y147        FDRE (Hold_fdre_C_D)         0.092    -0.305    ip_reset_sys/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.356%)  route 0.126ns (37.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  ip_reset_sys/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.126    -0.311    ip_reset_sys/U0/SEQ/p_0_in
    SLICE_X69Y149        LUT2 (Prop_lut2_I1_O)        0.045    -0.266 r  ip_reset_sys/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.266    ip_reset_sys/U0/SEQ/Core_i_1_n_0
    SLICE_X69Y149        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X69Y149        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.191    -0.394    
    SLICE_X69Y149        FDSE (Hold_fdse_C_D)         0.091    -0.303    ip_reset_sys/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X69Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y147        FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.354    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2
    SLICE_X69Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X69Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.191    -0.410    
    SLICE_X69Y147        FDRE (Hold_fdre_C_D)         0.017    -0.393    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X69Y149        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y149        FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.304    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X69Y149        LUT2 (Prop_lut2_I0_O)        0.042    -0.262 r  ip_reset_sys/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.262    ip_reset_sys/U0/SEQ/from_sys_i_1_n_0
    SLICE_X69Y149        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X69Y149        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.191    -0.410    
    SLICE_X69Y149        FDSE (Hold_fdse_C_D)         0.107    -0.303    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.566    -0.598    ip_mmcm_clk_out1
    SLICE_X37Y86         FDRE                                         r  value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  value_reg[4]/Q
                         net (fo=3, routed)           0.115    -0.356    value_reg[4]
    SLICE_X37Y86         LUT6 (Prop_lut6_I0_O)        0.098    -0.258 r  value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    _T_105[5]
    SLICE_X37Y86         FDRE                                         r  value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.836    -0.837    ip_mmcm_clk_out1
    SLICE_X37Y86         FDRE                                         r  value_reg[5]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.191    -0.407    
    SLICE_X37Y86         FDRE (Hold_fdre_C_D)         0.092    -0.315    value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.227ns (59.217%)  route 0.156ns (40.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y149        FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/Q
                         net (fo=5, routed)           0.156    -0.317    ip_reset_sys/U0/SEQ/seq_cnt[2]
    SLICE_X70Y149        LUT4 (Prop_lut4_I2_O)        0.099    -0.218 r  ip_reset_sys/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.218    ip_reset_sys/U0/SEQ/pr_dec0__0
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[1]/C
                         clock pessimism              0.250    -0.588    
                         clock uncertainty            0.191    -0.397    
    SLICE_X70Y149        FDRE (Hold_fdre_C_D)         0.121    -0.276    ip_reset_sys/U0/SEQ/pr_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.319%)  route 0.166ns (46.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.566    -0.598    ip_mmcm_clk_out1
    SLICE_X37Y86         FDRE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  value_reg[3]/Q
                         net (fo=4, routed)           0.166    -0.291    value_reg[3]
    SLICE_X37Y86         LUT5 (Prop_lut5_I0_O)        0.049    -0.242 r  value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    _T_105[4]
    SLICE_X37Y86         FDRE                                         r  value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.836    -0.837    ip_mmcm_clk_out1
    SLICE_X37Y86         FDRE                                         r  value_reg[4]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.191    -0.407    
    SLICE_X37Y86         FDRE (Hold_fdre_C_D)         0.107    -0.300    value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.274    ip_reset_sys/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X70Y149        LUT2 (Prop_lut2_I1_O)        0.045    -0.229 r  ip_reset_sys/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    ip_reset_sys/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.191    -0.410    
    SLICE_X70Y149        FDRE (Hold_fdre_C_D)         0.121    -0.289    ip_reset_sys/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       10.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.286ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.514ns  (logic 2.851ns (14.610%)  route 16.663ns (85.390%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 29.310 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.339    13.755    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I2_O)        0.124    13.879 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[6]_i_1/O
                         net (fo=4, routed)           2.533    16.412    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[4]
    SLICE_X30Y90         LUT5 (Prop_lut5_I4_O)        0.124    16.536 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_50/O
                         net (fo=2, routed)           0.000    16.536    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[4]
    SLICE_X30Y90         MUXF7 (Prop_muxf7_I0_O)      0.209    16.745 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_10/O
                         net (fo=9, routed)           1.866    18.611    E300ArtyDevKitPlatform/sys/tile/frontend/icache/refill_addr_reg[13]_0[2]
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.549    29.310    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKARDCLK
                         clock pessimism              0.480    29.791    
                         clock uncertainty           -0.155    29.635    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.739    28.896    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1
  -------------------------------------------------------------------
                         required time                         28.896    
                         arrival time                         -18.611    
  -------------------------------------------------------------------
                         slack                                 10.286    

Slack (MET) :             10.435ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.533ns  (logic 2.766ns (14.161%)  route 16.767ns (85.839%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 29.305 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          0.827    13.243    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X68Y110        LUT6 (Prop_lut6_I2_O)        0.124    13.367 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[9]_i_1/O
                         net (fo=4, routed)           2.793    16.160    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[7]
    SLICE_X28Y89         LUT5 (Prop_lut5_I4_O)        0.124    16.284 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_43/O
                         net (fo=2, routed)           0.498    16.782    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s1s3_slaveAddr_reg[11]_0[2]
    SLICE_X28Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.906 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_19/O
                         net (fo=8, routed)           1.723    18.629    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_19_n_0
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.544    29.305    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKBWRCLK
                         clock pessimism              0.480    29.785    
                         clock uncertainty           -0.155    29.630    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    29.064    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1
  -------------------------------------------------------------------
                         required time                         29.064    
                         arrival time                         -18.629    
  -------------------------------------------------------------------
                         slack                                 10.435    

Slack (MET) :             10.510ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.543ns  (logic 2.766ns (14.154%)  route 16.777ns (85.846%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 29.311 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.339    13.755    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I2_O)        0.124    13.879 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[6]_i_1/O
                         net (fo=4, routed)           2.533    16.412    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[4]
    SLICE_X30Y90         LUT5 (Prop_lut5_I4_O)        0.124    16.536 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_50/O
                         net (fo=2, routed)           0.161    16.697    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[4]
    SLICE_X30Y90         LUT6 (Prop_lut6_I3_O)        0.124    16.821 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_22/O
                         net (fo=8, routed)           1.818    18.639    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_22_n_0
    RAMB36_X0Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.550    29.311    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_2/CLKBWRCLK
                         clock pessimism              0.559    29.870    
                         clock uncertainty           -0.155    29.715    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    29.149    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_2
  -------------------------------------------------------------------
                         required time                         29.149    
                         arrival time                         -18.639    
  -------------------------------------------------------------------
                         slack                                 10.510    

Slack (MET) :             10.524ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.529ns  (logic 2.766ns (14.164%)  route 16.763ns (85.836%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 29.311 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.157    13.573    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X63Y106        LUT6 (Prop_lut6_I2_O)        0.124    13.697 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[3]_i_1/O
                         net (fo=2, routed)           2.125    15.821    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[1]
    SLICE_X29Y92         LUT5 (Prop_lut5_I4_O)        0.124    15.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_56/O
                         net (fo=2, routed)           0.659    16.604    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s1s3_slaveAddr_reg[11]_0[1]
    SLICE_X28Y92         LUT6 (Prop_lut6_I3_O)        0.124    16.728 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_25/O
                         net (fo=8, routed)           1.897    18.625    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_25_n_0
    RAMB36_X0Y14         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.550    29.311    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y14         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKBWRCLK
                         clock pessimism              0.559    29.870    
                         clock uncertainty           -0.155    29.715    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    29.149    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         29.149    
                         arrival time                         -18.625    
  -------------------------------------------------------------------
                         slack                                 10.524    

Slack (MET) :             10.618ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.264ns  (logic 2.851ns (14.800%)  route 16.413ns (85.200%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.313 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.339    13.755    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I2_O)        0.124    13.879 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[6]_i_1/O
                         net (fo=4, routed)           2.533    16.412    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[4]
    SLICE_X30Y90         LUT5 (Prop_lut5_I4_O)        0.124    16.536 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_50/O
                         net (fo=2, routed)           0.000    16.536    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[4]
    SLICE_X30Y90         MUXF7 (Prop_muxf7_I0_O)      0.209    16.745 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_10/O
                         net (fo=9, routed)           1.615    18.360    E300ArtyDevKitPlatform/sys/tile/frontend/icache/refill_addr_reg[13]_0[2]
    RAMB36_X0Y14         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.552    29.313    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y14         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKARDCLK
                         clock pessimism              0.559    29.872    
                         clock uncertainty           -0.155    29.717    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.739    28.978    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         28.978    
                         arrival time                         -18.360    
  -------------------------------------------------------------------
                         slack                                 10.618    

Slack (MET) :             10.620ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.348ns  (logic 2.766ns (14.296%)  route 16.582ns (85.704%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 29.305 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.157    13.573    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X63Y106        LUT6 (Prop_lut6_I2_O)        0.124    13.697 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[3]_i_1/O
                         net (fo=2, routed)           2.125    15.821    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[1]
    SLICE_X29Y92         LUT5 (Prop_lut5_I4_O)        0.124    15.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_56/O
                         net (fo=2, routed)           0.659    16.604    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s1s3_slaveAddr_reg[11]_0[1]
    SLICE_X28Y92         LUT6 (Prop_lut6_I3_O)        0.124    16.728 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_25/O
                         net (fo=8, routed)           1.717    18.445    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_25_n_0
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.544    29.305    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKBWRCLK
                         clock pessimism              0.480    29.785    
                         clock uncertainty           -0.155    29.630    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    29.064    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1
  -------------------------------------------------------------------
                         required time                         29.064    
                         arrival time                         -18.445    
  -------------------------------------------------------------------
                         slack                                 10.620    

Slack (MET) :             10.633ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.336ns  (logic 2.766ns (14.305%)  route 16.570ns (85.695%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 29.306 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          0.827    13.243    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X68Y110        LUT6 (Prop_lut6_I2_O)        0.124    13.367 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[9]_i_1/O
                         net (fo=4, routed)           2.793    16.160    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[7]
    SLICE_X28Y89         LUT5 (Prop_lut5_I4_O)        0.124    16.284 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_43/O
                         net (fo=2, routed)           0.498    16.782    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s1s3_slaveAddr_reg[11]_0[2]
    SLICE_X28Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.906 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_19/O
                         net (fo=8, routed)           1.527    18.433    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_19_n_0
    RAMB36_X0Y20         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.545    29.306    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y20         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/CLKBWRCLK
                         clock pessimism              0.480    29.786    
                         clock uncertainty           -0.155    29.631    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    29.065    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1
  -------------------------------------------------------------------
                         required time                         29.065    
                         arrival time                         -18.433    
  -------------------------------------------------------------------
                         slack                                 10.633    

Slack (MET) :             10.661ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.307ns  (logic 2.766ns (14.326%)  route 16.541ns (85.674%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 29.305 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.339    13.755    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I2_O)        0.124    13.879 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[6]_i_1/O
                         net (fo=4, routed)           2.533    16.412    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[4]
    SLICE_X30Y90         LUT5 (Prop_lut5_I4_O)        0.124    16.536 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_50/O
                         net (fo=2, routed)           0.161    16.697    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[4]
    SLICE_X30Y90         LUT6 (Prop_lut6_I3_O)        0.124    16.821 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_22/O
                         net (fo=8, routed)           1.583    18.403    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_22_n_0
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.544    29.305    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKBWRCLK
                         clock pessimism              0.480    29.785    
                         clock uncertainty           -0.155    29.630    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    29.064    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1
  -------------------------------------------------------------------
                         required time                         29.064    
                         arrival time                         -18.403    
  -------------------------------------------------------------------
                         slack                                 10.661    

Slack (MET) :             10.719ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.082ns  (logic 2.851ns (14.941%)  route 16.231ns (85.059%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 29.311 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.339    13.755    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I2_O)        0.124    13.879 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[6]_i_1/O
                         net (fo=4, routed)           2.533    16.412    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[4]
    SLICE_X30Y90         LUT5 (Prop_lut5_I4_O)        0.124    16.536 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_50/O
                         net (fo=2, routed)           0.000    16.536    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[4]
    SLICE_X30Y90         MUXF7 (Prop_muxf7_I0_O)      0.209    16.745 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_10/O
                         net (fo=9, routed)           1.434    18.178    E300ArtyDevKitPlatform/sys/tile/frontend/icache/refill_addr_reg[13]_0[2]
    RAMB36_X0Y20         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.550    29.311    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y20         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/CLKARDCLK
                         clock pessimism              0.480    29.792    
                         clock uncertainty           -0.155    29.636    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.739    28.897    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1
  -------------------------------------------------------------------
                         required time                         28.897    
                         arrival time                         -18.178    
  -------------------------------------------------------------------
                         slack                                 10.719    

Slack (MET) :             10.732ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.320ns  (logic 2.766ns (14.317%)  route 16.554ns (85.683%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 29.311 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          0.827    13.243    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X68Y110        LUT6 (Prop_lut6_I2_O)        0.124    13.367 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[9]_i_1/O
                         net (fo=4, routed)           2.793    16.160    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[7]
    SLICE_X28Y89         LUT5 (Prop_lut5_I4_O)        0.124    16.284 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_43/O
                         net (fo=2, routed)           0.498    16.782    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s1s3_slaveAddr_reg[11]_0[2]
    SLICE_X28Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.906 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_19/O
                         net (fo=8, routed)           1.511    18.417    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_19_n_0
    RAMB36_X0Y14         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.550    29.311    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y14         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKBWRCLK
                         clock pessimism              0.559    29.870    
                         clock uncertainty           -0.155    29.715    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    29.149    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         29.149    
                         arrival time                         -18.417    
  -------------------------------------------------------------------
                         slack                                 10.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/sync_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.561    -0.603    E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/clk_out3
    SLICE_X69Y140        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/sync_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/sync_0_reg[5]/Q
                         net (fo=1, routed)           0.101    -0.361    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/D[4]
    SLICE_X70Y140        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.833    -0.840    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X70Y140        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[4]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.155    -0.432    
    SLICE_X70Y140        FDRE (Hold_fdre_C_D)         0.059    -0.373    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.751%)  route 0.122ns (39.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.561    -0.603    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X63Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[16]/Q
                         net (fo=1, routed)           0.122    -0.340    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[16]
    SLICE_X62Y107        LUT3 (Prop_lut3_I0_O)        0.048    -0.292 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc[16]_i_1_n_0
    SLICE_X62Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.831    -0.841    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X62Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[16]/C
                         clock pessimism              0.251    -0.590    
                         clock uncertainty            0.155    -0.435    
    SLICE_X62Y107        FDRE (Hold_fdre_C_D)         0.131    -0.304    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[16]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.751%)  route 0.122ns (39.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.554    -0.610    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X55Y114        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[31]/Q
                         net (fo=1, routed)           0.122    -0.347    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[31]
    SLICE_X54Y114        LUT3 (Prop_lut3_I0_O)        0.048    -0.299 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[31]_i_1_n_0
    SLICE_X54Y114        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.822    -0.850    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X54Y114        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[31]/C
                         clock pessimism              0.253    -0.597    
                         clock uncertainty            0.155    -0.442    
    SLICE_X54Y114        FDRE (Hold_fdre_C_D)         0.131    -0.311    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[31]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[21]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.895%)  route 0.158ns (49.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.642    -0.522    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/clk_out3
    SLICE_X46Y153        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y153        FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/q_reg/Q
                         net (fo=1, routed)           0.158    -0.200    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/auto_int_xing_out_sync_21
    SLICE_X50Y151        SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[21]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.916    -0.757    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/clk_out3
    SLICE_X50Y151        SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[21]_srl2/CLK
                         clock pessimism              0.271    -0.486    
                         clock uncertainty            0.155    -0.331    
    SLICE_X50Y151        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.216    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[21]_srl2
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.674    -0.490    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X7Y166         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y166         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[2]/Q
                         net (fo=1, routed)           0.122    -0.227    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div[2]
    SLICE_X6Y166         LUT5 (Prop_lut5_I4_O)        0.045    -0.182 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.182    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[2]_i_1__0_n_0
    SLICE_X6Y166         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.949    -0.724    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X6Y166         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[2]/C
                         clock pessimism              0.247    -0.477    
                         clock uncertainty            0.155    -0.322    
    SLICE_X6Y166         FDRE (Hold_fdre_C_D)         0.121    -0.201    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/sync_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.560    -0.604    E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/clk_out3
    SLICE_X69Y138        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/sync_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/sync_0_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.347    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/D[3]
    SLICE_X68Y138        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.832    -0.841    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X68Y138        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[3]/C
                         clock pessimism              0.250    -0.591    
                         clock uncertainty            0.155    -0.436    
    SLICE_X68Y138        FDRE (Hold_fdre_C_D)         0.070    -0.366    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.566    -0.598    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X29Y103        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[5]/Q
                         net (fo=1, routed)           0.095    -0.362    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_2_data_reg[31]_0[5]
    SLICE_X28Y103        LUT6 (Prop_lut6_I0_O)        0.045    -0.317 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_2_data[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[31]_1[5]
    SLICE_X28Y103        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.836    -0.837    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X28Y103        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[5]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.155    -0.430    
    SLICE_X28Y103        FDRE (Hold_fdre_C_D)         0.092    -0.338    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.674    -0.490    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X5Y166         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[8]/Q
                         net (fo=1, routed)           0.095    -0.254    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div[8]
    SLICE_X4Y166         LUT5 (Prop_lut5_I4_O)        0.045    -0.209 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.209    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[8]_i_1__0_n_0
    SLICE_X4Y166         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.949    -0.724    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X4Y166         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[8]/C
                         clock pessimism              0.247    -0.477    
                         clock uncertainty            0.155    -0.322    
    SLICE_X4Y166         FDRE (Hold_fdre_C_D)         0.092    -0.230    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/ctrl_sck_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/tcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.325%)  route 0.150ns (44.675%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.597    -0.567    E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/clk_out3
    SLICE_X4Y145         FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/ctrl_sck_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y145         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/ctrl_sck_div_reg[4]/Q
                         net (fo=1, routed)           0.150    -0.276    E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/ctrl_sck_div[4]
    SLICE_X2Y145         LUT4 (Prop_lut4_I3_O)        0.045    -0.231 r  E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/tcnt[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.231    E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/tcnt[4]_i_1__1_n_0
    SLICE_X2Y145         FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/tcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.871    -0.802    E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/clk_out3
    SLICE_X2Y145         FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/tcnt_reg[4]/C
                         clock pessimism              0.275    -0.527    
                         clock uncertainty            0.155    -0.372    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)         0.120    -0.252    E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/tcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/plic/enables_0_3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.558    -0.606    E300ArtyDevKitPlatform/sys/plic/Queue/clk_out3
    SLICE_X52Y143        FDRE                                         r  E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_data_reg[30]/Q
                         net (fo=1, routed)           0.119    -0.346    E300ArtyDevKitPlatform/sys/plic/_T_4029[6]
    SLICE_X53Y143        FDRE                                         r  E300ArtyDevKitPlatform/sys/plic/enables_0_3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.827    -0.845    E300ArtyDevKitPlatform/sys/plic/clk_out3
    SLICE_X53Y143        FDRE                                         r  E300ArtyDevKitPlatform/sys/plic/enables_0_3_reg[6]/C
                         clock pessimism              0.252    -0.593    
                         clock uncertainty            0.155    -0.438    
    SLICE_X53Y143        FDRE (Hold_fdre_C_D)         0.070    -0.368    E300ArtyDevKitPlatform/sys/plic/enables_0_3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.022    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack      116.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.579ns  (required time - arrival time)
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.704ns (29.414%)  route 1.689ns (70.586%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 117.653 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.905    ip_mmcm_clk_out1
    SLICE_X37Y86         FDRE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  value_reg[3]/Q
                         net (fo=4, routed)           0.883     0.435    value_reg[3]
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.124     0.559 r  value[7]_i_3/O
                         net (fo=3, routed)           0.806     1.365    value[7]_i_3_n_0
    SLICE_X37Y87         LUT4 (Prop_lut4_I0_O)        0.124     1.489 r  slow_clock_i_1/O
                         net (fo=1, routed)           0.000     1.489    slow_clock_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.515   117.653    ip_mmcm_clk_out1
    SLICE_X37Y87         FDRE                                         r  slow_clock_reg/C
                         clock pessimism              0.576   118.230    
                         clock uncertainty           -0.191   118.039    
    SLICE_X37Y87         FDRE (Setup_fdre_C_D)        0.029   118.068    slow_clock_reg
  -------------------------------------------------------------------
                         required time                        118.068    
                         arrival time                          -1.489    
  -------------------------------------------------------------------
                         slack                                116.579    

Slack (MET) :             116.581ns  (required time - arrival time)
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.704ns (29.414%)  route 1.689ns (70.586%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 117.653 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.905    ip_mmcm_clk_out1
    SLICE_X37Y86         FDRE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  value_reg[3]/Q
                         net (fo=4, routed)           0.883     0.435    value_reg[3]
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.124     0.559 r  value[7]_i_3/O
                         net (fo=3, routed)           0.806     1.365    value[7]_i_3_n_0
    SLICE_X37Y87         LUT2 (Prop_lut2_I0_O)        0.124     1.489 r  value[6]_i_1/O
                         net (fo=1, routed)           0.000     1.489    _T_105[6]
    SLICE_X37Y87         FDRE                                         r  value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.515   117.653    ip_mmcm_clk_out1
    SLICE_X37Y87         FDRE                                         r  value_reg[6]/C
                         clock pessimism              0.576   118.230    
                         clock uncertainty           -0.191   118.039    
    SLICE_X37Y87         FDRE (Setup_fdre_C_D)        0.031   118.070    value_reg[6]
  -------------------------------------------------------------------
                         required time                        118.070    
                         arrival time                          -1.489    
  -------------------------------------------------------------------
                         slack                                116.581    

Slack (MET) :             116.597ns  (required time - arrival time)
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.732ns (30.231%)  route 1.689ns (69.769%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 117.653 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.635    -0.905    ip_mmcm_clk_out1
    SLICE_X37Y86         FDRE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  value_reg[3]/Q
                         net (fo=4, routed)           0.883     0.435    value_reg[3]
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.124     0.559 r  value[7]_i_3/O
                         net (fo=3, routed)           0.806     1.365    value[7]_i_3_n_0
    SLICE_X37Y87         LUT3 (Prop_lut3_I1_O)        0.152     1.517 r  value[7]_i_2/O
                         net (fo=1, routed)           0.000     1.517    _T_105[7]
    SLICE_X37Y87         FDRE                                         r  value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.515   117.653    ip_mmcm_clk_out1
    SLICE_X37Y87         FDRE                                         r  value_reg[7]/C
                         clock pessimism              0.576   118.230    
                         clock uncertainty           -0.191   118.039    
    SLICE_X37Y87         FDRE (Setup_fdre_C_D)        0.075   118.114    value_reg[7]
  -------------------------------------------------------------------
                         required time                        118.114    
                         arrival time                          -1.517    
  -------------------------------------------------------------------
                         slack                                116.597    

Slack (MET) :             116.729ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 1.752ns (78.027%)  route 0.493ns (21.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.922    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X70Y147        SRL16E                                       r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y147        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.706 r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.493     1.199    ip_reset_sys/U0/EXT_LPF/Q
    SLICE_X71Y147        LUT3 (Prop_lut3_I2_O)        0.124     1.323 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.323    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X71Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X71Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.580   118.214    
                         clock uncertainty           -0.191   118.023    
    SLICE_X71Y147        FDRE (Setup_fdre_C_D)        0.029   118.052    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        118.052    
                         arrival time                          -1.323    
  -------------------------------------------------------------------
                         slack                                116.729    

Slack (MET) :             116.767ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.580ns (35.211%)  route 1.067ns (64.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    -0.840    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X72Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X72Y149        LUT1 (Prop_lut1_I0_O)        0.124     0.250 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.558     0.807    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.560   118.194    
                         clock uncertainty           -0.191   118.003    
    SLICE_X71Y149        FDRE (Setup_fdre_C_R)       -0.429   117.574    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                        117.574    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                116.767    

Slack (MET) :             116.767ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.580ns (35.211%)  route 1.067ns (64.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    -0.840    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X72Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X72Y149        LUT1 (Prop_lut1_I0_O)        0.124     0.250 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.558     0.807    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.560   118.194    
                         clock uncertainty           -0.191   118.003    
    SLICE_X71Y149        FDRE (Setup_fdre_C_R)       -0.429   117.574    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                        117.574    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                116.767    

Slack (MET) :             116.767ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.580ns (35.211%)  route 1.067ns (64.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    -0.840    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X72Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X72Y149        LUT1 (Prop_lut1_I0_O)        0.124     0.250 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.558     0.807    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.560   118.194    
                         clock uncertainty           -0.191   118.003    
    SLICE_X71Y149        FDRE (Setup_fdre_C_R)       -0.429   117.574    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                        117.574    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                116.767    

Slack (MET) :             116.767ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.580ns (35.211%)  route 1.067ns (64.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    -0.840    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X72Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X72Y149        LUT1 (Prop_lut1_I0_O)        0.124     0.250 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.558     0.807    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.560   118.194    
                         clock uncertainty           -0.191   118.003    
    SLICE_X71Y149        FDRE (Setup_fdre_C_R)       -0.429   117.574    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                        117.574    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                116.767    

Slack (MET) :             116.767ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.580ns (35.211%)  route 1.067ns (64.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    -0.840    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X72Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X72Y149        LUT1 (Prop_lut1_I0_O)        0.124     0.250 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.558     0.807    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.560   118.194    
                         clock uncertainty           -0.191   118.003    
    SLICE_X71Y149        FDRE (Setup_fdre_C_R)       -0.429   117.574    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                        117.574    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                116.767    

Slack (MET) :             116.767ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.580ns (35.211%)  route 1.067ns (64.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    -0.840    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X72Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X72Y149        LUT1 (Prop_lut1_I0_O)        0.124     0.250 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.558     0.807    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.560   118.194    
                         clock uncertainty           -0.191   118.003    
    SLICE_X71Y149        FDRE (Setup_fdre_C_R)       -0.429   117.574    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                        117.574    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                116.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.187ns (53.376%)  route 0.163ns (46.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.163    -0.297    ip_reset_sys/U0/SEQ/seq_cnt[3]
    SLICE_X70Y149        LUT4 (Prop_lut4_I2_O)        0.046    -0.251 r  ip_reset_sys/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    ip_reset_sys/U0/SEQ/p_3_out[0]
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.250    -0.588    
                         clock uncertainty            0.191    -0.397    
    SLICE_X70Y149        FDRE (Hold_fdre_C_D)         0.131    -0.266    ip_reset_sys/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.243%)  route 0.163ns (46.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.163    -0.297    ip_reset_sys/U0/SEQ/seq_cnt[3]
    SLICE_X70Y149        LUT4 (Prop_lut4_I3_O)        0.045    -0.252 r  ip_reset_sys/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    ip_reset_sys/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.250    -0.588    
                         clock uncertainty            0.191    -0.397    
    SLICE_X70Y149        FDRE (Hold_fdre_C_D)         0.120    -0.277    ip_reset_sys/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.239%)  route 0.139ns (42.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X68Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.139    -0.321    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_lpf[0]
    SLICE_X69Y147        LUT5 (Prop_lut5_I4_O)        0.045    -0.276 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.276    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X69Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X69Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.250    -0.588    
                         clock uncertainty            0.191    -0.397    
    SLICE_X69Y147        FDRE (Hold_fdre_C_D)         0.092    -0.305    ip_reset_sys/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.356%)  route 0.126ns (37.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  ip_reset_sys/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.126    -0.311    ip_reset_sys/U0/SEQ/p_0_in
    SLICE_X69Y149        LUT2 (Prop_lut2_I1_O)        0.045    -0.266 r  ip_reset_sys/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.266    ip_reset_sys/U0/SEQ/Core_i_1_n_0
    SLICE_X69Y149        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X69Y149        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.191    -0.394    
    SLICE_X69Y149        FDSE (Hold_fdse_C_D)         0.091    -0.303    ip_reset_sys/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X69Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y147        FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.354    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2
    SLICE_X69Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X69Y147        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.191    -0.410    
    SLICE_X69Y147        FDRE (Hold_fdre_C_D)         0.017    -0.393    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X69Y149        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y149        FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.304    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X69Y149        LUT2 (Prop_lut2_I0_O)        0.042    -0.262 r  ip_reset_sys/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.262    ip_reset_sys/U0/SEQ/from_sys_i_1_n_0
    SLICE_X69Y149        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X69Y149        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.191    -0.410    
    SLICE_X69Y149        FDSE (Hold_fdse_C_D)         0.107    -0.303    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.566    -0.598    ip_mmcm_clk_out1
    SLICE_X37Y86         FDRE                                         r  value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  value_reg[4]/Q
                         net (fo=3, routed)           0.115    -0.356    value_reg[4]
    SLICE_X37Y86         LUT6 (Prop_lut6_I0_O)        0.098    -0.258 r  value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    _T_105[5]
    SLICE_X37Y86         FDRE                                         r  value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.836    -0.837    ip_mmcm_clk_out1
    SLICE_X37Y86         FDRE                                         r  value_reg[5]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.191    -0.407    
    SLICE_X37Y86         FDRE (Hold_fdre_C_D)         0.092    -0.315    value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.227ns (59.217%)  route 0.156ns (40.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X71Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y149        FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/Q
                         net (fo=5, routed)           0.156    -0.317    ip_reset_sys/U0/SEQ/seq_cnt[2]
    SLICE_X70Y149        LUT4 (Prop_lut4_I2_O)        0.099    -0.218 r  ip_reset_sys/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.218    ip_reset_sys/U0/SEQ/pr_dec0__0
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[1]/C
                         clock pessimism              0.250    -0.588    
                         clock uncertainty            0.191    -0.397    
    SLICE_X70Y149        FDRE (Hold_fdre_C_D)         0.121    -0.276    ip_reset_sys/U0/SEQ/pr_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.319%)  route 0.166ns (46.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.566    -0.598    ip_mmcm_clk_out1
    SLICE_X37Y86         FDRE                                         r  value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  value_reg[3]/Q
                         net (fo=4, routed)           0.166    -0.291    value_reg[3]
    SLICE_X37Y86         LUT5 (Prop_lut5_I0_O)        0.049    -0.242 r  value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    _T_105[4]
    SLICE_X37Y86         FDRE                                         r  value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.836    -0.837    ip_mmcm_clk_out1
    SLICE_X37Y86         FDRE                                         r  value_reg[4]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.191    -0.407    
    SLICE_X37Y86         FDRE (Hold_fdre_C_D)         0.107    -0.300    value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.274    ip_reset_sys/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X70Y149        LUT2 (Prop_lut2_I1_O)        0.045    -0.229 r  ip_reset_sys/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    ip_reset_sys/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X70Y149        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.191    -0.410    
    SLICE_X70Y149        FDRE (Hold_fdre_C_D)         0.121    -0.289    ip_reset_sys/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       10.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.286ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        19.514ns  (logic 2.851ns (14.610%)  route 16.663ns (85.390%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 29.310 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.339    13.755    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I2_O)        0.124    13.879 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[6]_i_1/O
                         net (fo=4, routed)           2.533    16.412    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[4]
    SLICE_X30Y90         LUT5 (Prop_lut5_I4_O)        0.124    16.536 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_50/O
                         net (fo=2, routed)           0.000    16.536    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[4]
    SLICE_X30Y90         MUXF7 (Prop_muxf7_I0_O)      0.209    16.745 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_10/O
                         net (fo=9, routed)           1.866    18.611    E300ArtyDevKitPlatform/sys/tile/frontend/icache/refill_addr_reg[13]_0[2]
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.549    29.310    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKARDCLK
                         clock pessimism              0.480    29.791    
                         clock uncertainty           -0.155    29.635    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.739    28.896    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1
  -------------------------------------------------------------------
                         required time                         28.896    
                         arrival time                         -18.611    
  -------------------------------------------------------------------
                         slack                                 10.286    

Slack (MET) :             10.435ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        19.533ns  (logic 2.766ns (14.161%)  route 16.767ns (85.839%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 29.305 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          0.827    13.243    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X68Y110        LUT6 (Prop_lut6_I2_O)        0.124    13.367 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[9]_i_1/O
                         net (fo=4, routed)           2.793    16.160    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[7]
    SLICE_X28Y89         LUT5 (Prop_lut5_I4_O)        0.124    16.284 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_43/O
                         net (fo=2, routed)           0.498    16.782    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s1s3_slaveAddr_reg[11]_0[2]
    SLICE_X28Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.906 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_19/O
                         net (fo=8, routed)           1.723    18.629    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_19_n_0
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.544    29.305    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKBWRCLK
                         clock pessimism              0.480    29.785    
                         clock uncertainty           -0.155    29.630    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    29.064    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1
  -------------------------------------------------------------------
                         required time                         29.064    
                         arrival time                         -18.629    
  -------------------------------------------------------------------
                         slack                                 10.435    

Slack (MET) :             10.510ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        19.543ns  (logic 2.766ns (14.154%)  route 16.777ns (85.846%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 29.311 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.339    13.755    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I2_O)        0.124    13.879 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[6]_i_1/O
                         net (fo=4, routed)           2.533    16.412    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[4]
    SLICE_X30Y90         LUT5 (Prop_lut5_I4_O)        0.124    16.536 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_50/O
                         net (fo=2, routed)           0.161    16.697    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[4]
    SLICE_X30Y90         LUT6 (Prop_lut6_I3_O)        0.124    16.821 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_22/O
                         net (fo=8, routed)           1.818    18.639    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_22_n_0
    RAMB36_X0Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.550    29.311    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y16         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_2/CLKBWRCLK
                         clock pessimism              0.559    29.870    
                         clock uncertainty           -0.155    29.715    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    29.149    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_2
  -------------------------------------------------------------------
                         required time                         29.149    
                         arrival time                         -18.639    
  -------------------------------------------------------------------
                         slack                                 10.510    

Slack (MET) :             10.524ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        19.529ns  (logic 2.766ns (14.164%)  route 16.763ns (85.836%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 29.311 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.157    13.573    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X63Y106        LUT6 (Prop_lut6_I2_O)        0.124    13.697 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[3]_i_1/O
                         net (fo=2, routed)           2.125    15.821    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[1]
    SLICE_X29Y92         LUT5 (Prop_lut5_I4_O)        0.124    15.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_56/O
                         net (fo=2, routed)           0.659    16.604    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s1s3_slaveAddr_reg[11]_0[1]
    SLICE_X28Y92         LUT6 (Prop_lut6_I3_O)        0.124    16.728 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_25/O
                         net (fo=8, routed)           1.897    18.625    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_25_n_0
    RAMB36_X0Y14         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.550    29.311    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y14         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKBWRCLK
                         clock pessimism              0.559    29.870    
                         clock uncertainty           -0.155    29.715    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    29.149    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         29.149    
                         arrival time                         -18.625    
  -------------------------------------------------------------------
                         slack                                 10.524    

Slack (MET) :             10.618ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        19.264ns  (logic 2.851ns (14.800%)  route 16.413ns (85.200%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.313 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.339    13.755    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I2_O)        0.124    13.879 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[6]_i_1/O
                         net (fo=4, routed)           2.533    16.412    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[4]
    SLICE_X30Y90         LUT5 (Prop_lut5_I4_O)        0.124    16.536 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_50/O
                         net (fo=2, routed)           0.000    16.536    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[4]
    SLICE_X30Y90         MUXF7 (Prop_muxf7_I0_O)      0.209    16.745 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_10/O
                         net (fo=9, routed)           1.615    18.360    E300ArtyDevKitPlatform/sys/tile/frontend/icache/refill_addr_reg[13]_0[2]
    RAMB36_X0Y14         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.552    29.313    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y14         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKARDCLK
                         clock pessimism              0.559    29.872    
                         clock uncertainty           -0.155    29.717    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.739    28.978    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         28.978    
                         arrival time                         -18.360    
  -------------------------------------------------------------------
                         slack                                 10.618    

Slack (MET) :             10.620ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        19.348ns  (logic 2.766ns (14.296%)  route 16.582ns (85.704%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 29.305 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.157    13.573    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X63Y106        LUT6 (Prop_lut6_I2_O)        0.124    13.697 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[3]_i_1/O
                         net (fo=2, routed)           2.125    15.821    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[1]
    SLICE_X29Y92         LUT5 (Prop_lut5_I4_O)        0.124    15.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_56/O
                         net (fo=2, routed)           0.659    16.604    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s1s3_slaveAddr_reg[11]_0[1]
    SLICE_X28Y92         LUT6 (Prop_lut6_I3_O)        0.124    16.728 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_25/O
                         net (fo=8, routed)           1.717    18.445    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_25_n_0
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.544    29.305    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKBWRCLK
                         clock pessimism              0.480    29.785    
                         clock uncertainty           -0.155    29.630    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    29.064    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1
  -------------------------------------------------------------------
                         required time                         29.064    
                         arrival time                         -18.445    
  -------------------------------------------------------------------
                         slack                                 10.620    

Slack (MET) :             10.633ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        19.336ns  (logic 2.766ns (14.305%)  route 16.570ns (85.695%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 29.306 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          0.827    13.243    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X68Y110        LUT6 (Prop_lut6_I2_O)        0.124    13.367 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[9]_i_1/O
                         net (fo=4, routed)           2.793    16.160    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[7]
    SLICE_X28Y89         LUT5 (Prop_lut5_I4_O)        0.124    16.284 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_43/O
                         net (fo=2, routed)           0.498    16.782    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s1s3_slaveAddr_reg[11]_0[2]
    SLICE_X28Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.906 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_19/O
                         net (fo=8, routed)           1.527    18.433    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_19_n_0
    RAMB36_X0Y20         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.545    29.306    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y20         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/CLKBWRCLK
                         clock pessimism              0.480    29.786    
                         clock uncertainty           -0.155    29.631    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    29.065    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1
  -------------------------------------------------------------------
                         required time                         29.065    
                         arrival time                         -18.433    
  -------------------------------------------------------------------
                         slack                                 10.633    

Slack (MET) :             10.661ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        19.307ns  (logic 2.766ns (14.326%)  route 16.541ns (85.674%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 29.305 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.339    13.755    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I2_O)        0.124    13.879 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[6]_i_1/O
                         net (fo=4, routed)           2.533    16.412    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[4]
    SLICE_X30Y90         LUT5 (Prop_lut5_I4_O)        0.124    16.536 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_50/O
                         net (fo=2, routed)           0.161    16.697    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[4]
    SLICE_X30Y90         LUT6 (Prop_lut6_I3_O)        0.124    16.821 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_22/O
                         net (fo=8, routed)           1.583    18.403    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_22_n_0
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.544    29.305    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKBWRCLK
                         clock pessimism              0.480    29.785    
                         clock uncertainty           -0.155    29.630    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    29.064    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1
  -------------------------------------------------------------------
                         required time                         29.064    
                         arrival time                         -18.403    
  -------------------------------------------------------------------
                         slack                                 10.661    

Slack (MET) :             10.719ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        19.082ns  (logic 2.851ns (14.941%)  route 16.231ns (85.059%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 29.311 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.339    13.755    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I2_O)        0.124    13.879 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[6]_i_1/O
                         net (fo=4, routed)           2.533    16.412    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[4]
    SLICE_X30Y90         LUT5 (Prop_lut5_I4_O)        0.124    16.536 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_50/O
                         net (fo=2, routed)           0.000    16.536    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[4]
    SLICE_X30Y90         MUXF7 (Prop_muxf7_I0_O)      0.209    16.745 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_10/O
                         net (fo=9, routed)           1.434    18.178    E300ArtyDevKitPlatform/sys/tile/frontend/icache/refill_addr_reg[13]_0[2]
    RAMB36_X0Y20         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.550    29.311    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y20         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/CLKARDCLK
                         clock pessimism              0.480    29.792    
                         clock uncertainty           -0.155    29.636    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.739    28.897    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1
  -------------------------------------------------------------------
                         required time                         28.897    
                         arrival time                         -18.178    
  -------------------------------------------------------------------
                         slack                                 10.719    

Slack (MET) :             10.732ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        19.320ns  (logic 2.766ns (14.317%)  route 16.554ns (85.683%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 29.311 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.636    -0.904    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X40Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          4.678     4.230    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124     4.354 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7/O
                         net (fo=1, routed)           0.000     4.354    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[20]_i_7_n_0
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.904 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.904    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_3_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.175 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[20]_i_2/CO[0]
                         net (fo=11, routed)          1.419     6.594    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_281
    SLICE_X80Y127        LUT6 (Prop_lut6_I1_O)        0.373     6.967 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59/O
                         net (fo=1, routed)           0.995     7.962    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_59_n_0
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.086 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17/O
                         net (fo=4, routed)           1.321     9.407    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_17_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4/O
                         net (fo=1, routed)           0.877    10.408    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_4_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.532 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          0.951    11.482    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X70Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.606 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_4/O
                         net (fo=15, routed)          0.685    12.292    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.416 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          0.827    13.243    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X68Y110        LUT6 (Prop_lut6_I2_O)        0.124    13.367 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[9]_i_1/O
                         net (fo=4, routed)           2.793    16.160    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[7]
    SLICE_X28Y89         LUT5 (Prop_lut5_I4_O)        0.124    16.284 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_43/O
                         net (fo=2, routed)           0.498    16.782    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s1s3_slaveAddr_reg[11]_0[2]
    SLICE_X28Y88         LUT6 (Prop_lut6_I3_O)        0.124    16.906 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_19/O
                         net (fo=8, routed)           1.511    18.417    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_19_n_0
    RAMB36_X0Y14         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.550    29.311    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X0Y14         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKBWRCLK
                         clock pessimism              0.559    29.870    
                         clock uncertainty           -0.155    29.715    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    29.149    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         29.149    
                         arrival time                         -18.417    
  -------------------------------------------------------------------
                         slack                                 10.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/sync_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.561    -0.603    E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/clk_out3
    SLICE_X69Y140        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/sync_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/sync_0_reg[5]/Q
                         net (fo=1, routed)           0.101    -0.361    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/D[4]
    SLICE_X70Y140        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.833    -0.840    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X70Y140        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[4]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.155    -0.432    
    SLICE_X70Y140        FDRE (Hold_fdre_C_D)         0.059    -0.373    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.751%)  route 0.122ns (39.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.561    -0.603    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X63Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[16]/Q
                         net (fo=1, routed)           0.122    -0.340    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[16]
    SLICE_X62Y107        LUT3 (Prop_lut3_I0_O)        0.048    -0.292 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc[16]_i_1_n_0
    SLICE_X62Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.831    -0.841    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X62Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[16]/C
                         clock pessimism              0.251    -0.590    
                         clock uncertainty            0.155    -0.435    
    SLICE_X62Y107        FDRE (Hold_fdre_C_D)         0.131    -0.304    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[16]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.751%)  route 0.122ns (39.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.554    -0.610    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X55Y114        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[31]/Q
                         net (fo=1, routed)           0.122    -0.347    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[31]
    SLICE_X54Y114        LUT3 (Prop_lut3_I0_O)        0.048    -0.299 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[31]_i_1_n_0
    SLICE_X54Y114        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.822    -0.850    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X54Y114        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[31]/C
                         clock pessimism              0.253    -0.597    
                         clock uncertainty            0.155    -0.442    
    SLICE_X54Y114        FDRE (Hold_fdre_C_D)         0.131    -0.311    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[31]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[21]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.895%)  route 0.158ns (49.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.642    -0.522    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/clk_out3
    SLICE_X46Y153        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y153        FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/q_reg/Q
                         net (fo=1, routed)           0.158    -0.200    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/auto_int_xing_out_sync_21
    SLICE_X50Y151        SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[21]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.916    -0.757    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/clk_out3
    SLICE_X50Y151        SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[21]_srl2/CLK
                         clock pessimism              0.271    -0.486    
                         clock uncertainty            0.155    -0.331    
    SLICE_X50Y151        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.216    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[21]_srl2
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.674    -0.490    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X7Y166         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y166         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[2]/Q
                         net (fo=1, routed)           0.122    -0.227    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div[2]
    SLICE_X6Y166         LUT5 (Prop_lut5_I4_O)        0.045    -0.182 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.182    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[2]_i_1__0_n_0
    SLICE_X6Y166         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.949    -0.724    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X6Y166         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[2]/C
                         clock pessimism              0.247    -0.477    
                         clock uncertainty            0.155    -0.322    
    SLICE_X6Y166         FDRE (Hold_fdre_C_D)         0.121    -0.201    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/sync_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.560    -0.604    E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/clk_out3
    SLICE_X69Y138        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/sync_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/AsyncQueueSink/deq_bits_reg/sync_0_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.347    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/D[3]
    SLICE_X68Y138        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.832    -0.841    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X68Y138        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[3]/C
                         clock pessimism              0.250    -0.591    
                         clock uncertainty            0.155    -0.436    
    SLICE_X68Y138        FDRE (Hold_fdre_C_D)         0.070    -0.366    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/selectedHartReg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.566    -0.598    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X29Y103        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[5]/Q
                         net (fo=1, routed)           0.095    -0.362    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_2_data_reg[31]_0[5]
    SLICE_X28Y103        LUT6 (Prop_lut6_I0_O)        0.045    -0.317 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_2_data[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[31]_1[5]
    SLICE_X28Y103        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.836    -0.837    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X28Y103        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[5]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.155    -0.430    
    SLICE_X28Y103        FDRE (Hold_fdre_C_D)         0.092    -0.338    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.674    -0.490    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X5Y166         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[8]/Q
                         net (fo=1, routed)           0.095    -0.254    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div[8]
    SLICE_X4Y166         LUT5 (Prop_lut5_I4_O)        0.045    -0.209 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.209    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[8]_i_1__0_n_0
    SLICE_X4Y166         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.949    -0.724    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X4Y166         FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[8]/C
                         clock pessimism              0.247    -0.477    
                         clock uncertainty            0.155    -0.322    
    SLICE_X4Y166         FDRE (Hold_fdre_C_D)         0.092    -0.230    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/ctrl_sck_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/tcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.325%)  route 0.150ns (44.675%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.597    -0.567    E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/clk_out3
    SLICE_X4Y145         FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/ctrl_sck_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y145         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/ctrl_sck_div_reg[4]/Q
                         net (fo=1, routed)           0.150    -0.276    E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/ctrl_sck_div[4]
    SLICE_X2Y145         LUT4 (Prop_lut4_I3_O)        0.045    -0.231 r  E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/tcnt[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.231    E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/tcnt[4]_i_1__1_n_0
    SLICE_X2Y145         FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/tcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.871    -0.802    E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/clk_out3
    SLICE_X2Y145         FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/tcnt_reg[4]/C
                         clock pessimism              0.275    -0.527    
                         clock uncertainty            0.155    -0.372    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)         0.120    -0.252    E300ArtyDevKitPlatform/sys/qspi_0_1/mac/phy/tcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/plic/enables_0_3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.558    -0.606    E300ArtyDevKitPlatform/sys/plic/Queue/clk_out3
    SLICE_X52Y143        FDRE                                         r  E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_data_reg[30]/Q
                         net (fo=1, routed)           0.119    -0.346    E300ArtyDevKitPlatform/sys/plic/_T_4029[6]
    SLICE_X53Y143        FDRE                                         r  E300ArtyDevKitPlatform/sys/plic/enables_0_3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.827    -0.845    E300ArtyDevKitPlatform/sys/plic/clk_out3
    SLICE_X53Y143        FDRE                                         r  E300ArtyDevKitPlatform/sys/plic/enables_0_3_reg[6]/C
                         clock pessimism              0.252    -0.593    
                         clock uncertainty            0.155    -0.438    
    SLICE_X53Y143        FDRE (Hold_fdre_C_D)         0.070    -0.368    E300ArtyDevKitPlatform/sys/plic/enables_0_3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.022    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  JTCK
  To Clock:  JTCK

Setup :            0  Failing Endpoints,  Worst Slack       96.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.675ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.617ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.642ns (22.828%)  route 2.170ns (77.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 104.903 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700     5.292    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y141        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y141        FDCE (Prop_fdce_C_Q)         0.518     5.810 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.666     6.477    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X74Y141        LUT1 (Prop_lut1_I0_O)        0.124     6.601 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.504     8.105    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/debug_1_io_dmi_dmiReset
    SLICE_X69Y136        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.491   104.903    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/IBUFG_O
    SLICE_X69Y136        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/q_reg/C
                         clock pessimism              0.259   105.162    
                         clock uncertainty           -0.035   105.127    
    SLICE_X69Y136        FDCE (Recov_fdce_C_CLR)     -0.405   104.722    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/q_reg
  -------------------------------------------------------------------
                         required time                        104.722    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                 96.617    

Slack (MET) :             96.617ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.642ns (22.828%)  route 2.170ns (77.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 104.903 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700     5.292    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y141        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y141        FDCE (Prop_fdce_C_Q)         0.518     5.810 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.666     6.477    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X74Y141        LUT1 (Prop_lut1_I0_O)        0.124     6.601 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.504     8.105    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/debug_1_io_dmi_dmiReset
    SLICE_X69Y136        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.491   104.903    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/IBUFG_O
    SLICE_X69Y136        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q_reg/C
                         clock pessimism              0.259   105.162    
                         clock uncertainty           -0.035   105.127    
    SLICE_X69Y136        FDCE (Recov_fdce_C_CLR)     -0.405   104.722    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q_reg
  -------------------------------------------------------------------
                         required time                        104.722    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                 96.617    

Slack (MET) :             96.617ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.642ns (22.828%)  route 2.170ns (77.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 104.903 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700     5.292    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y141        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y141        FDCE (Prop_fdce_C_Q)         0.518     5.810 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.666     6.477    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X74Y141        LUT1 (Prop_lut1_I0_O)        0.124     6.601 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.504     8.105    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/debug_1_io_dmi_dmiReset
    SLICE_X69Y136        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.491   104.903    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/IBUFG_O
    SLICE_X69Y136        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/q_reg/C
                         clock pessimism              0.259   105.162    
                         clock uncertainty           -0.035   105.127    
    SLICE_X69Y136        FDCE (Recov_fdce_C_CLR)     -0.405   104.722    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/q_reg
  -------------------------------------------------------------------
                         required time                        104.722    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                 96.617    

Slack (MET) :             96.617ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.642ns (22.828%)  route 2.170ns (77.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 104.903 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700     5.292    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y141        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y141        FDCE (Prop_fdce_C_Q)         0.518     5.810 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.666     6.477    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X74Y141        LUT1 (Prop_lut1_I0_O)        0.124     6.601 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.504     8.105    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/debug_1_io_dmi_dmiReset
    SLICE_X69Y136        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.491   104.903    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/IBUFG_O
    SLICE_X69Y136        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/q_reg/C
                         clock pessimism              0.259   105.162    
                         clock uncertainty           -0.035   105.127    
    SLICE_X69Y136        FDCE (Recov_fdce_C_CLR)     -0.405   104.722    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/q_reg
  -------------------------------------------------------------------
                         required time                        104.722    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                 96.617    

Slack (MET) :             96.898ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.642ns (25.347%)  route 1.891ns (74.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 104.904 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700     5.292    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y141        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y141        FDCE (Prop_fdce_C_Q)         0.518     5.810 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.666     6.477    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X74Y141        LUT1 (Prop_lut1_I0_O)        0.124     6.601 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.225     7.825    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/debug_1_io_dmi_dmiReset
    SLICE_X69Y137        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.492   104.904    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/IBUFG_O
    SLICE_X69Y137        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/q_reg/C
                         clock pessimism              0.259   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X69Y137        FDCE (Recov_fdce_C_CLR)     -0.405   104.723    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/q_reg
  -------------------------------------------------------------------
                         required time                        104.723    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                 96.898    

Slack (MET) :             96.898ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.642ns (25.347%)  route 1.891ns (74.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 104.904 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700     5.292    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y141        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y141        FDCE (Prop_fdce_C_Q)         0.518     5.810 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.666     6.477    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X74Y141        LUT1 (Prop_lut1_I0_O)        0.124     6.601 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.225     7.825    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/debug_1_io_dmi_dmiReset
    SLICE_X69Y137        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.492   104.904    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/IBUFG_O
    SLICE_X69Y137        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/q_reg/C
                         clock pessimism              0.259   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X69Y137        FDCE (Recov_fdce_C_CLR)     -0.405   104.723    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/q_reg
  -------------------------------------------------------------------
                         required time                        104.723    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                 96.898    

Slack (MET) :             96.898ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.642ns (25.347%)  route 1.891ns (74.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 104.904 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700     5.292    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y141        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y141        FDCE (Prop_fdce_C_Q)         0.518     5.810 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.666     6.477    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X74Y141        LUT1 (Prop_lut1_I0_O)        0.124     6.601 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.225     7.825    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/debug_1_io_dmi_dmiReset
    SLICE_X69Y137        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.492   104.904    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/IBUFG_O
    SLICE_X69Y137        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/q_reg/C
                         clock pessimism              0.259   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X69Y137        FDCE (Recov_fdce_C_CLR)     -0.405   104.723    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/q_reg
  -------------------------------------------------------------------
                         required time                        104.723    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                 96.898    

Slack (MET) :             96.898ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.642ns (25.347%)  route 1.891ns (74.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 104.904 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700     5.292    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y141        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y141        FDCE (Prop_fdce_C_Q)         0.518     5.810 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.666     6.477    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X74Y141        LUT1 (Prop_lut1_I0_O)        0.124     6.601 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.225     7.825    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X69Y137        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.492   104.904    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/IBUFG_O
    SLICE_X69Y137        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/q_reg/C
                         clock pessimism              0.259   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X69Y137        FDCE (Recov_fdce_C_CLR)     -0.405   104.723    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.723    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                 96.898    

Slack (MET) :             97.051ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.642ns (26.965%)  route 1.739ns (73.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700     5.292    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y141        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y141        FDCE (Prop_fdce_C_Q)         0.518     5.810 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.666     6.477    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X74Y141        LUT1 (Prop_lut1_I0_O)        0.124     6.601 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.073     7.673    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/debug_1_io_dmi_dmiReset
    SLICE_X71Y138        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.493   104.905    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/IBUFG_O
    SLICE_X71Y138        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/q_reg/C
                         clock pessimism              0.259   105.164    
                         clock uncertainty           -0.035   105.129    
    SLICE_X71Y138        FDCE (Recov_fdce_C_CLR)     -0.405   104.724    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/q_reg
  -------------------------------------------------------------------
                         required time                        104.724    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                 97.051    

Slack (MET) :             97.051ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.642ns (26.965%)  route 1.739ns (73.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700     5.292    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y141        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y141        FDCE (Prop_fdce_C_Q)         0.518     5.810 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.666     6.477    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X74Y141        LUT1 (Prop_lut1_I0_O)        0.124     6.601 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.073     7.673    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/debug_1_io_dmi_dmiReset
    SLICE_X71Y138        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.493   104.905    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/IBUFG_O
    SLICE_X71Y138        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q_reg/C
                         clock pessimism              0.259   105.164    
                         clock uncertainty           -0.035   105.129    
    SLICE_X71Y138        FDCE (Recov_fdce_C_CLR)     -0.405   104.724    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q_reg
  -------------------------------------------------------------------
                         required time                        104.724    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                 97.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.209ns (33.500%)  route 0.415ns (66.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.590     1.500    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y141        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y141        FDCE (Prop_fdce_C_Q)         0.164     1.664 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.219     1.883    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X74Y141        LUT1 (Prop_lut1_I0_O)        0.045     1.928 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.196     2.123    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X74Y141        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.863     2.018    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/IBUFG_O
    SLICE_X74Y141        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/C
                         clock pessimism             -0.502     1.516    
    SLICE_X74Y141        FDCE (Remov_fdce_C_CLR)     -0.067     1.449    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.209ns (33.500%)  route 0.415ns (66.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.590     1.500    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y141        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y141        FDCE (Prop_fdce_C_Q)         0.164     1.664 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.219     1.883    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X74Y141        LUT1 (Prop_lut1_I0_O)        0.045     1.928 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.196     2.123    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X74Y141        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.863     2.018    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/IBUFG_O
    SLICE_X74Y141        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/C
                         clock pessimism             -0.502     1.516    
    SLICE_X74Y141        FDCE (Remov_fdce_C_CLR)     -0.067     1.449    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.209ns (33.500%)  route 0.415ns (66.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.590     1.500    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y141        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y141        FDCE (Prop_fdce_C_Q)         0.164     1.664 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.219     1.883    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X74Y141        LUT1 (Prop_lut1_I0_O)        0.045     1.928 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.196     2.123    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X74Y141        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.863     2.018    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/IBUFG_O
    SLICE_X74Y141        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/C
                         clock pessimism             -0.502     1.516    
    SLICE_X74Y141        FDCE (Remov_fdce_C_CLR)     -0.067     1.449    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.209ns (33.500%)  route 0.415ns (66.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.590     1.500    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y141        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y141        FDCE (Prop_fdce_C_Q)         0.164     1.664 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.219     1.883    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X74Y141        LUT1 (Prop_lut1_I0_O)        0.045     1.928 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.196     2.123    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X74Y141        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.863     2.018    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/IBUFG_O
    SLICE_X74Y141        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/C
                         clock pessimism             -0.502     1.516    
    SLICE_X74Y141        FDCE (Remov_fdce_C_CLR)     -0.067     1.449    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.491%)  route 0.434ns (67.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.590     1.500    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y141        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y141        FDCE (Prop_fdce_C_Q)         0.164     1.664 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.219     1.883    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X74Y141        LUT1 (Prop_lut1_I0_O)        0.045     1.928 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.215     2.143    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X74Y139        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.862     2.017    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/IBUFG_O
    SLICE_X74Y139        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_reg/C
                         clock pessimism             -0.502     1.515    
    SLICE_X74Y139        FDCE (Remov_fdce_C_CLR)     -0.067     1.448    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.491%)  route 0.434ns (67.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.590     1.500    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y141        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y141        FDCE (Prop_fdce_C_Q)         0.164     1.664 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.219     1.883    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X74Y141        LUT1 (Prop_lut1_I0_O)        0.045     1.928 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.215     2.143    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X74Y139        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.862     2.017    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/IBUFG_O
    SLICE_X74Y139        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism             -0.502     1.515    
    SLICE_X74Y139        FDCE (Remov_fdce_C_CLR)     -0.067     1.448    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.491%)  route 0.434ns (67.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.590     1.500    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y141        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y141        FDCE (Prop_fdce_C_Q)         0.164     1.664 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.219     1.883    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X74Y141        LUT1 (Prop_lut1_I0_O)        0.045     1.928 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.215     2.143    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X74Y139        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.862     2.017    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/IBUFG_O
    SLICE_X74Y139        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/q_reg/C
                         clock pessimism             -0.502     1.515    
    SLICE_X74Y139        FDCE (Remov_fdce_C_CLR)     -0.067     1.448    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.491%)  route 0.434ns (67.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.590     1.500    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y141        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y141        FDCE (Prop_fdce_C_Q)         0.164     1.664 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.219     1.883    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X74Y141        LUT1 (Prop_lut1_I0_O)        0.045     1.928 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.215     2.143    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X74Y139        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.862     2.017    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/IBUFG_O
    SLICE_X74Y139        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/C
                         clock pessimism             -0.502     1.515    
    SLICE_X74Y139        FDCE (Remov_fdce_C_CLR)     -0.067     1.448    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.491%)  route 0.434ns (67.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.590     1.500    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y141        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y141        FDCE (Prop_fdce_C_Q)         0.164     1.664 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.219     1.883    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X74Y141        LUT1 (Prop_lut1_I0_O)        0.045     1.928 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.215     2.143    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X74Y139        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.862     2.017    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/IBUFG_O
    SLICE_X74Y139        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/C
                         clock pessimism             -0.502     1.515    
    SLICE_X74Y139        FDCE (Remov_fdce_C_CLR)     -0.067     1.448    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.491%)  route 0.434ns (67.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.590     1.500    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y141        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y141        FDCE (Prop_fdce_C_Q)         0.164     1.664 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.219     1.883    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X74Y141        LUT1 (Prop_lut1_I0_O)        0.045     1.928 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.215     2.143    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X74Y139        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.862     2.017    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/IBUFG_O
    SLICE_X74Y139        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism             -0.502     1.515    
    SLICE_X74Y139        FDCE (Remov_fdce_C_CLR)     -0.067     1.448    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.695    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       20.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.865ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.027ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        9.972ns  (logic 0.608ns (6.097%)  route 9.364ns (93.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 29.434 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.762     9.134    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_0/sys_reset
    SLICE_X31Y165        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.673    29.434    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_0/clk_out3
    SLICE_X31Y165        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_0/q_reg/C
                         clock pessimism              0.488    29.923    
                         clock uncertainty           -0.155    29.767    
    SLICE_X31Y165        FDCE (Recov_fdce_C_CLR)     -0.607    29.160    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.160    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                 20.027    

Slack (MET) :             20.177ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        9.821ns  (logic 0.608ns (6.191%)  route 9.213ns (93.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 29.433 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.611     8.983    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_0/sys_reset
    SLICE_X31Y166        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.672    29.433    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_0/clk_out3
    SLICE_X31Y166        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_0/q_reg/C
                         clock pessimism              0.488    29.922    
                         clock uncertainty           -0.155    29.766    
    SLICE_X31Y166        FDCE (Recov_fdce_C_CLR)     -0.607    29.159    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.159    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                 20.177    

Slack (MET) :             20.182ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_3/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        9.815ns  (logic 0.608ns (6.195%)  route 9.207ns (93.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 29.432 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.605     8.977    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_3/sys_reset
    SLICE_X32Y167        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.671    29.432    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_3/clk_out3
    SLICE_X32Y167        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_3/q_reg/C
                         clock pessimism              0.488    29.921    
                         clock uncertainty           -0.155    29.765    
    SLICE_X32Y167        FDCE (Recov_fdce_C_CLR)     -0.607    29.158    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_3/q_reg
  -------------------------------------------------------------------
                         required time                         29.158    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                 20.182    

Slack (MET) :             20.182ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_4/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        9.815ns  (logic 0.608ns (6.195%)  route 9.207ns (93.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 29.432 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.605     8.977    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_4/sys_reset
    SLICE_X32Y167        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.671    29.432    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_4/clk_out3
    SLICE_X32Y167        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_4/q_reg/C
                         clock pessimism              0.488    29.921    
                         clock uncertainty           -0.155    29.765    
    SLICE_X32Y167        FDCE (Recov_fdce_C_CLR)     -0.607    29.158    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_4/q_reg
  -------------------------------------------------------------------
                         required time                         29.158    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                 20.182    

Slack (MET) :             20.302ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        9.794ns  (logic 0.608ns (6.208%)  route 9.186ns (93.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 29.446 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.585     8.956    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X12Y156        FDCE                                         f  E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.685    29.446    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X12Y156        FDCE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.935    
                         clock uncertainty           -0.155    29.779    
    SLICE_X12Y156        FDCE (Recov_fdce_C_CLR)     -0.521    29.258    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.258    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                 20.302    

Slack (MET) :             20.415ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_3/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        9.668ns  (logic 0.608ns (6.289%)  route 9.060ns (93.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 29.432 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.458     8.830    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_3/sys_reset
    SLICE_X30Y167        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.671    29.432    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_3/clk_out3
    SLICE_X30Y167        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_3/q_reg/C
                         clock pessimism              0.488    29.921    
                         clock uncertainty           -0.155    29.765    
    SLICE_X30Y167        FDCE (Recov_fdce_C_CLR)     -0.521    29.244    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_3/q_reg
  -------------------------------------------------------------------
                         required time                         29.244    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                 20.415    

Slack (MET) :             20.585ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        9.494ns  (logic 0.608ns (6.404%)  route 8.886ns (93.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 29.429 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.285     8.656    E300ArtyDevKitPlatform/sys/spi_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X30Y169        FDCE                                         f  E300ArtyDevKitPlatform/sys/spi_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.668    29.429    E300ArtyDevKitPlatform/sys/spi_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X30Y169        FDCE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.918    
                         clock uncertainty           -0.155    29.762    
    SLICE_X30Y169        FDCE (Recov_fdce_C_CLR)     -0.521    29.241    E300ArtyDevKitPlatform/sys/spi_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.241    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                 20.585    

Slack (MET) :             20.782ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_3/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        9.299ns  (logic 0.608ns (6.538%)  route 8.691ns (93.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 29.431 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.090     8.461    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_3/sys_reset
    SLICE_X34Y167        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.670    29.431    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_3/clk_out3
    SLICE_X34Y167        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_3/q_reg/C
                         clock pessimism              0.488    29.920    
                         clock uncertainty           -0.155    29.764    
    SLICE_X34Y167        FDCE (Recov_fdce_C_CLR)     -0.521    29.243    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_3/q_reg
  -------------------------------------------------------------------
                         required time                         29.243    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                 20.782    

Slack (MET) :             20.812ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        9.281ns  (logic 0.608ns (6.551%)  route 8.673ns (93.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 29.443 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.072     8.443    E300ArtyDevKitPlatform/sys/spi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X12Y161        FDCE                                         f  E300ArtyDevKitPlatform/sys/spi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.682    29.443    E300ArtyDevKitPlatform/sys/spi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X12Y161        FDCE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.932    
                         clock uncertainty           -0.155    29.776    
    SLICE_X12Y161        FDCE (Recov_fdce_C_CLR)     -0.521    29.255    E300ArtyDevKitPlatform/sys/spi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.255    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                 20.812    

Slack (MET) :             20.894ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_31/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 0.608ns (6.683%)  route 8.490ns (93.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 29.428 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        6.888     8.260    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_31/sys_reset
    SLICE_X35Y170        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_31/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.667    29.428    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_31/clk_out3
    SLICE_X35Y170        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_31/q_reg/C
                         clock pessimism              0.488    29.917    
                         clock uncertainty           -0.155    29.761    
    SLICE_X35Y170        FDCE (Recov_fdce_C_CLR)     -0.607    29.154    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_31/q_reg
  -------------------------------------------------------------------
                         required time                         29.154    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                 20.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.187ns (25.042%)  route 0.560ns (74.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.297    -0.134    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X74Y141        LUT2 (Prop_lut2_I0_O)        0.046    -0.088 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.262     0.175    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X74Y145        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.864    -0.809    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X74Y145        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.252    -0.557    
    SLICE_X74Y145        FDCE (Remov_fdce_C_CLR)     -0.133    -0.690    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.187ns (25.042%)  route 0.560ns (74.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.297    -0.134    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X74Y141        LUT2 (Prop_lut2_I0_O)        0.046    -0.088 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.262     0.175    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset
    SLICE_X74Y145        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.864    -0.809    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X74Y145        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.252    -0.557    
    SLICE_X74Y145        FDCE (Remov_fdce_C_CLR)     -0.133    -0.690    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.187ns (25.042%)  route 0.560ns (74.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.297    -0.134    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X74Y141        LUT2 (Prop_lut2_I0_O)        0.046    -0.088 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.262     0.175    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset
    SLICE_X74Y145        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.864    -0.809    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X74Y145        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.252    -0.557    
    SLICE_X74Y145        FDCE (Remov_fdce_C_CLR)     -0.133    -0.690    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.187ns (25.042%)  route 0.560ns (74.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.297    -0.134    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X74Y141        LUT2 (Prop_lut2_I0_O)        0.046    -0.088 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.262     0.175    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset
    SLICE_X74Y145        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.864    -0.809    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X74Y145        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.252    -0.557    
    SLICE_X74Y145        FDCE (Remov_fdce_C_CLR)     -0.133    -0.690    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.187ns (23.048%)  route 0.624ns (76.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.297    -0.134    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X74Y141        LUT2 (Prop_lut2_I0_O)        0.046    -0.088 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.327     0.239    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X72Y145        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.860    -0.812    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X72Y145        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.275    -0.537    
    SLICE_X72Y145        FDCE (Remov_fdce_C_CLR)     -0.158    -0.695    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             1.222ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.186ns (16.353%)  route 0.951ns (83.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.660     0.229    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT2 (Prop_lut2_I0_O)        0.045     0.274 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.291     0.565    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X69Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.833    -0.840    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X69Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.275    -0.565    
    SLICE_X69Y142        FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.227ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.186ns (16.291%)  route 0.956ns (83.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.660     0.229    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT2 (Prop_lut2_I0_O)        0.045     0.274 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.295     0.570    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset_1
    SLICE_X68Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.833    -0.840    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X68Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.275    -0.565    
    SLICE_X68Y142        FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.227ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.186ns (16.291%)  route 0.956ns (83.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.660     0.229    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT2 (Prop_lut2_I0_O)        0.045     0.274 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.295     0.570    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset_1
    SLICE_X68Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.833    -0.840    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X68Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.275    -0.565    
    SLICE_X68Y142        FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.227ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.186ns (16.291%)  route 0.956ns (83.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.660     0.229    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT2 (Prop_lut2_I0_O)        0.045     0.274 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.295     0.570    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset_1
    SLICE_X68Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.833    -0.840    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X68Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.275    -0.565    
    SLICE_X68Y142        FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.227ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.186ns (16.291%)  route 0.956ns (83.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.660     0.229    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT2 (Prop_lut2_I0_O)        0.045     0.274 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.295     0.570    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X68Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.833    -0.840    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X68Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.275    -0.565    
    SLICE_X68Y142        FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  1.227    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       20.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.709ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.027ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        9.972ns  (logic 0.608ns (6.097%)  route 9.364ns (93.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 29.434 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.762     9.134    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_0/sys_reset
    SLICE_X31Y165        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.673    29.434    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_0/clk_out3
    SLICE_X31Y165        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_0/q_reg/C
                         clock pessimism              0.488    29.923    
                         clock uncertainty           -0.155    29.767    
    SLICE_X31Y165        FDCE (Recov_fdce_C_CLR)     -0.607    29.160    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.160    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                 20.027    

Slack (MET) :             20.177ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        9.821ns  (logic 0.608ns (6.191%)  route 9.213ns (93.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 29.433 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.611     8.983    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_0/sys_reset
    SLICE_X31Y166        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.672    29.433    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_0/clk_out3
    SLICE_X31Y166        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_0/q_reg/C
                         clock pessimism              0.488    29.922    
                         clock uncertainty           -0.155    29.766    
    SLICE_X31Y166        FDCE (Recov_fdce_C_CLR)     -0.607    29.159    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.159    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                 20.177    

Slack (MET) :             20.182ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_3/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        9.815ns  (logic 0.608ns (6.195%)  route 9.207ns (93.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 29.432 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.605     8.977    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_3/sys_reset
    SLICE_X32Y167        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.671    29.432    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_3/clk_out3
    SLICE_X32Y167        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_3/q_reg/C
                         clock pessimism              0.488    29.921    
                         clock uncertainty           -0.155    29.765    
    SLICE_X32Y167        FDCE (Recov_fdce_C_CLR)     -0.607    29.158    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_3/q_reg
  -------------------------------------------------------------------
                         required time                         29.158    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                 20.182    

Slack (MET) :             20.182ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_4/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        9.815ns  (logic 0.608ns (6.195%)  route 9.207ns (93.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 29.432 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.605     8.977    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_4/sys_reset
    SLICE_X32Y167        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.671    29.432    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_4/clk_out3
    SLICE_X32Y167        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_4/q_reg/C
                         clock pessimism              0.488    29.921    
                         clock uncertainty           -0.155    29.765    
    SLICE_X32Y167        FDCE (Recov_fdce_C_CLR)     -0.607    29.158    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_4/q_reg
  -------------------------------------------------------------------
                         required time                         29.158    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                 20.182    

Slack (MET) :             20.302ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        9.794ns  (logic 0.608ns (6.208%)  route 9.186ns (93.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 29.446 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.585     8.956    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X12Y156        FDCE                                         f  E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.685    29.446    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X12Y156        FDCE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.935    
                         clock uncertainty           -0.155    29.779    
    SLICE_X12Y156        FDCE (Recov_fdce_C_CLR)     -0.521    29.258    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.258    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                 20.302    

Slack (MET) :             20.415ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_3/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        9.668ns  (logic 0.608ns (6.289%)  route 9.060ns (93.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 29.432 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.458     8.830    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_3/sys_reset
    SLICE_X30Y167        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.671    29.432    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_3/clk_out3
    SLICE_X30Y167        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_3/q_reg/C
                         clock pessimism              0.488    29.921    
                         clock uncertainty           -0.155    29.765    
    SLICE_X30Y167        FDCE (Recov_fdce_C_CLR)     -0.521    29.244    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_3/q_reg
  -------------------------------------------------------------------
                         required time                         29.244    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                 20.415    

Slack (MET) :             20.585ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        9.494ns  (logic 0.608ns (6.404%)  route 8.886ns (93.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 29.429 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.285     8.656    E300ArtyDevKitPlatform/sys/spi_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X30Y169        FDCE                                         f  E300ArtyDevKitPlatform/sys/spi_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.668    29.429    E300ArtyDevKitPlatform/sys/spi_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X30Y169        FDCE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.918    
                         clock uncertainty           -0.155    29.762    
    SLICE_X30Y169        FDCE (Recov_fdce_C_CLR)     -0.521    29.241    E300ArtyDevKitPlatform/sys/spi_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.241    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                 20.585    

Slack (MET) :             20.782ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_3/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        9.299ns  (logic 0.608ns (6.538%)  route 8.691ns (93.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 29.431 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.090     8.461    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_3/sys_reset
    SLICE_X34Y167        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.670    29.431    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_3/clk_out3
    SLICE_X34Y167        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_3/q_reg/C
                         clock pessimism              0.488    29.920    
                         clock uncertainty           -0.155    29.764    
    SLICE_X34Y167        FDCE (Recov_fdce_C_CLR)     -0.521    29.243    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_3/q_reg
  -------------------------------------------------------------------
                         required time                         29.243    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                 20.782    

Slack (MET) :             20.812ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        9.281ns  (logic 0.608ns (6.551%)  route 8.673ns (93.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 29.443 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.072     8.443    E300ArtyDevKitPlatform/sys/spi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X12Y161        FDCE                                         f  E300ArtyDevKitPlatform/sys/spi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.682    29.443    E300ArtyDevKitPlatform/sys/spi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X12Y161        FDCE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.932    
                         clock uncertainty           -0.155    29.776    
    SLICE_X12Y161        FDCE (Recov_fdce_C_CLR)     -0.521    29.255    E300ArtyDevKitPlatform/sys/spi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.255    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                 20.812    

Slack (MET) :             20.894ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_31/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 0.608ns (6.683%)  route 8.490ns (93.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 29.428 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        6.888     8.260    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_31/sys_reset
    SLICE_X35Y170        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_31/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.667    29.428    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_31/clk_out3
    SLICE_X35Y170        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_31/q_reg/C
                         clock pessimism              0.488    29.917    
                         clock uncertainty           -0.155    29.761    
    SLICE_X35Y170        FDCE (Recov_fdce_C_CLR)     -0.607    29.154    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_31/q_reg
  -------------------------------------------------------------------
                         required time                         29.154    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                 20.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.187ns (25.042%)  route 0.560ns (74.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.297    -0.134    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X74Y141        LUT2 (Prop_lut2_I0_O)        0.046    -0.088 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.262     0.175    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X74Y145        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.864    -0.809    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X74Y145        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.155    -0.402    
    SLICE_X74Y145        FDCE (Remov_fdce_C_CLR)     -0.133    -0.535    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.187ns (25.042%)  route 0.560ns (74.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.297    -0.134    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X74Y141        LUT2 (Prop_lut2_I0_O)        0.046    -0.088 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.262     0.175    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset
    SLICE_X74Y145        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.864    -0.809    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X74Y145        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.155    -0.402    
    SLICE_X74Y145        FDCE (Remov_fdce_C_CLR)     -0.133    -0.535    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.187ns (25.042%)  route 0.560ns (74.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.297    -0.134    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X74Y141        LUT2 (Prop_lut2_I0_O)        0.046    -0.088 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.262     0.175    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset
    SLICE_X74Y145        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.864    -0.809    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X74Y145        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.155    -0.402    
    SLICE_X74Y145        FDCE (Remov_fdce_C_CLR)     -0.133    -0.535    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.187ns (25.042%)  route 0.560ns (74.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.297    -0.134    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X74Y141        LUT2 (Prop_lut2_I0_O)        0.046    -0.088 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.262     0.175    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset
    SLICE_X74Y145        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.864    -0.809    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X74Y145        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.155    -0.402    
    SLICE_X74Y145        FDCE (Remov_fdce_C_CLR)     -0.133    -0.535    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.187ns (23.048%)  route 0.624ns (76.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.297    -0.134    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X74Y141        LUT2 (Prop_lut2_I0_O)        0.046    -0.088 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.327     0.239    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X72Y145        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.860    -0.812    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X72Y145        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.275    -0.537    
                         clock uncertainty            0.155    -0.382    
    SLICE_X72Y145        FDCE (Remov_fdce_C_CLR)     -0.158    -0.540    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             1.067ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.186ns (16.353%)  route 0.951ns (83.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.660     0.229    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT2 (Prop_lut2_I0_O)        0.045     0.274 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.291     0.565    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X69Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.833    -0.840    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X69Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.155    -0.410    
    SLICE_X69Y142        FDCE (Remov_fdce_C_CLR)     -0.092    -0.502    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.186ns (16.291%)  route 0.956ns (83.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.660     0.229    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT2 (Prop_lut2_I0_O)        0.045     0.274 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.295     0.570    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset_1
    SLICE_X68Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.833    -0.840    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X68Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.155    -0.410    
    SLICE_X68Y142        FDCE (Remov_fdce_C_CLR)     -0.092    -0.502    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.186ns (16.291%)  route 0.956ns (83.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.660     0.229    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT2 (Prop_lut2_I0_O)        0.045     0.274 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.295     0.570    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset_1
    SLICE_X68Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.833    -0.840    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X68Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.155    -0.410    
    SLICE_X68Y142        FDCE (Remov_fdce_C_CLR)     -0.092    -0.502    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.186ns (16.291%)  route 0.956ns (83.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.660     0.229    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT2 (Prop_lut2_I0_O)        0.045     0.274 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.295     0.570    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset_1
    SLICE_X68Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.833    -0.840    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X68Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.155    -0.410    
    SLICE_X68Y142        FDCE (Remov_fdce_C_CLR)     -0.092    -0.502    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.186ns (16.291%)  route 0.956ns (83.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.660     0.229    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT2 (Prop_lut2_I0_O)        0.045     0.274 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.295     0.570    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X68Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.833    -0.840    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X68Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.155    -0.410    
    SLICE_X68Y142        FDCE (Remov_fdce_C_CLR)     -0.092    -0.502    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  1.072    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       20.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.709ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.027ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        9.972ns  (logic 0.608ns (6.097%)  route 9.364ns (93.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 29.434 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.762     9.134    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_0/sys_reset
    SLICE_X31Y165        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.673    29.434    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_0/clk_out3
    SLICE_X31Y165        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_0/q_reg/C
                         clock pessimism              0.488    29.923    
                         clock uncertainty           -0.155    29.767    
    SLICE_X31Y165        FDCE (Recov_fdce_C_CLR)     -0.607    29.160    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.160    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                 20.027    

Slack (MET) :             20.177ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        9.821ns  (logic 0.608ns (6.191%)  route 9.213ns (93.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 29.433 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.611     8.983    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_0/sys_reset
    SLICE_X31Y166        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.672    29.433    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_0/clk_out3
    SLICE_X31Y166        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_0/q_reg/C
                         clock pessimism              0.488    29.922    
                         clock uncertainty           -0.155    29.766    
    SLICE_X31Y166        FDCE (Recov_fdce_C_CLR)     -0.607    29.159    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.159    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                 20.177    

Slack (MET) :             20.182ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_3/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        9.815ns  (logic 0.608ns (6.195%)  route 9.207ns (93.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 29.432 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.605     8.977    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_3/sys_reset
    SLICE_X32Y167        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.671    29.432    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_3/clk_out3
    SLICE_X32Y167        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_3/q_reg/C
                         clock pessimism              0.488    29.921    
                         clock uncertainty           -0.155    29.765    
    SLICE_X32Y167        FDCE (Recov_fdce_C_CLR)     -0.607    29.158    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_3/q_reg
  -------------------------------------------------------------------
                         required time                         29.158    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                 20.182    

Slack (MET) :             20.182ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_4/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        9.815ns  (logic 0.608ns (6.195%)  route 9.207ns (93.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 29.432 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.605     8.977    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_4/sys_reset
    SLICE_X32Y167        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.671    29.432    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_4/clk_out3
    SLICE_X32Y167        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_4/q_reg/C
                         clock pessimism              0.488    29.921    
                         clock uncertainty           -0.155    29.765    
    SLICE_X32Y167        FDCE (Recov_fdce_C_CLR)     -0.607    29.158    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_4/q_reg
  -------------------------------------------------------------------
                         required time                         29.158    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                 20.182    

Slack (MET) :             20.302ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        9.794ns  (logic 0.608ns (6.208%)  route 9.186ns (93.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 29.446 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.585     8.956    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X12Y156        FDCE                                         f  E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.685    29.446    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X12Y156        FDCE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.935    
                         clock uncertainty           -0.155    29.779    
    SLICE_X12Y156        FDCE (Recov_fdce_C_CLR)     -0.521    29.258    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.258    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                 20.302    

Slack (MET) :             20.415ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_3/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        9.668ns  (logic 0.608ns (6.289%)  route 9.060ns (93.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 29.432 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.458     8.830    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_3/sys_reset
    SLICE_X30Y167        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.671    29.432    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_3/clk_out3
    SLICE_X30Y167        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_3/q_reg/C
                         clock pessimism              0.488    29.921    
                         clock uncertainty           -0.155    29.765    
    SLICE_X30Y167        FDCE (Recov_fdce_C_CLR)     -0.521    29.244    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_3/q_reg
  -------------------------------------------------------------------
                         required time                         29.244    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                 20.415    

Slack (MET) :             20.585ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        9.494ns  (logic 0.608ns (6.404%)  route 8.886ns (93.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 29.429 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.285     8.656    E300ArtyDevKitPlatform/sys/spi_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X30Y169        FDCE                                         f  E300ArtyDevKitPlatform/sys/spi_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.668    29.429    E300ArtyDevKitPlatform/sys/spi_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X30Y169        FDCE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.918    
                         clock uncertainty           -0.155    29.762    
    SLICE_X30Y169        FDCE (Recov_fdce_C_CLR)     -0.521    29.241    E300ArtyDevKitPlatform/sys/spi_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.241    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                 20.585    

Slack (MET) :             20.782ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_3/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        9.299ns  (logic 0.608ns (6.538%)  route 8.691ns (93.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 29.431 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.090     8.461    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_3/sys_reset
    SLICE_X34Y167        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.670    29.431    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_3/clk_out3
    SLICE_X34Y167        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_3/q_reg/C
                         clock pessimism              0.488    29.920    
                         clock uncertainty           -0.155    29.764    
    SLICE_X34Y167        FDCE (Recov_fdce_C_CLR)     -0.521    29.243    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_3/q_reg
  -------------------------------------------------------------------
                         required time                         29.243    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                 20.782    

Slack (MET) :             20.812ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        9.281ns  (logic 0.608ns (6.551%)  route 8.673ns (93.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 29.443 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.072     8.443    E300ArtyDevKitPlatform/sys/spi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X12Y161        FDCE                                         f  E300ArtyDevKitPlatform/sys/spi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.682    29.443    E300ArtyDevKitPlatform/sys/spi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X12Y161        FDCE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.932    
                         clock uncertainty           -0.155    29.776    
    SLICE_X12Y161        FDCE (Recov_fdce_C_CLR)     -0.521    29.255    E300ArtyDevKitPlatform/sys/spi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.255    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                 20.812    

Slack (MET) :             20.894ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_31/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 0.608ns (6.683%)  route 8.490ns (93.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 29.428 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        6.888     8.260    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_31/sys_reset
    SLICE_X35Y170        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_31/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.667    29.428    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_31/clk_out3
    SLICE_X35Y170        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_31/q_reg/C
                         clock pessimism              0.488    29.917    
                         clock uncertainty           -0.155    29.761    
    SLICE_X35Y170        FDCE (Recov_fdce_C_CLR)     -0.607    29.154    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_31/q_reg
  -------------------------------------------------------------------
                         required time                         29.154    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                 20.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.187ns (25.042%)  route 0.560ns (74.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.297    -0.134    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X74Y141        LUT2 (Prop_lut2_I0_O)        0.046    -0.088 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.262     0.175    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X74Y145        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.864    -0.809    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X74Y145        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.155    -0.402    
    SLICE_X74Y145        FDCE (Remov_fdce_C_CLR)     -0.133    -0.535    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.187ns (25.042%)  route 0.560ns (74.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.297    -0.134    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X74Y141        LUT2 (Prop_lut2_I0_O)        0.046    -0.088 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.262     0.175    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset
    SLICE_X74Y145        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.864    -0.809    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X74Y145        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.155    -0.402    
    SLICE_X74Y145        FDCE (Remov_fdce_C_CLR)     -0.133    -0.535    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.187ns (25.042%)  route 0.560ns (74.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.297    -0.134    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X74Y141        LUT2 (Prop_lut2_I0_O)        0.046    -0.088 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.262     0.175    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset
    SLICE_X74Y145        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.864    -0.809    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X74Y145        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.155    -0.402    
    SLICE_X74Y145        FDCE (Remov_fdce_C_CLR)     -0.133    -0.535    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.187ns (25.042%)  route 0.560ns (74.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.297    -0.134    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X74Y141        LUT2 (Prop_lut2_I0_O)        0.046    -0.088 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.262     0.175    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset
    SLICE_X74Y145        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.864    -0.809    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X74Y145        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.155    -0.402    
    SLICE_X74Y145        FDCE (Remov_fdce_C_CLR)     -0.133    -0.535    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.187ns (23.048%)  route 0.624ns (76.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.297    -0.134    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X74Y141        LUT2 (Prop_lut2_I0_O)        0.046    -0.088 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.327     0.239    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X72Y145        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.860    -0.812    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X72Y145        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.275    -0.537    
                         clock uncertainty            0.155    -0.382    
    SLICE_X72Y145        FDCE (Remov_fdce_C_CLR)     -0.158    -0.540    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             1.067ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.186ns (16.353%)  route 0.951ns (83.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.660     0.229    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT2 (Prop_lut2_I0_O)        0.045     0.274 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.291     0.565    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X69Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.833    -0.840    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X69Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.155    -0.410    
    SLICE_X69Y142        FDCE (Remov_fdce_C_CLR)     -0.092    -0.502    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.186ns (16.291%)  route 0.956ns (83.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.660     0.229    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT2 (Prop_lut2_I0_O)        0.045     0.274 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.295     0.570    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset_1
    SLICE_X68Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.833    -0.840    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X68Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.155    -0.410    
    SLICE_X68Y142        FDCE (Remov_fdce_C_CLR)     -0.092    -0.502    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.186ns (16.291%)  route 0.956ns (83.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.660     0.229    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT2 (Prop_lut2_I0_O)        0.045     0.274 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.295     0.570    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset_1
    SLICE_X68Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.833    -0.840    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X68Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.155    -0.410    
    SLICE_X68Y142        FDCE (Remov_fdce_C_CLR)     -0.092    -0.502    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.186ns (16.291%)  route 0.956ns (83.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.660     0.229    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT2 (Prop_lut2_I0_O)        0.045     0.274 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.295     0.570    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset_1
    SLICE_X68Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.833    -0.840    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X68Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.155    -0.410    
    SLICE_X68Y142        FDCE (Remov_fdce_C_CLR)     -0.092    -0.502    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.186ns (16.291%)  route 0.956ns (83.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.660     0.229    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT2 (Prop_lut2_I0_O)        0.045     0.274 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.295     0.570    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X68Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.833    -0.840    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X68Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.155    -0.410    
    SLICE_X68Y142        FDCE (Remov_fdce_C_CLR)     -0.092    -0.502    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  1.072    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       20.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.865ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.029ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        9.972ns  (logic 0.608ns (6.097%)  route 9.364ns (93.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 29.434 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.762     9.134    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_0/sys_reset
    SLICE_X31Y165        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.673    29.434    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_0/clk_out3
    SLICE_X31Y165        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_0/q_reg/C
                         clock pessimism              0.488    29.923    
                         clock uncertainty           -0.153    29.769    
    SLICE_X31Y165        FDCE (Recov_fdce_C_CLR)     -0.607    29.162    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.162    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                 20.029    

Slack (MET) :             20.178ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        9.821ns  (logic 0.608ns (6.191%)  route 9.213ns (93.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 29.433 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.611     8.983    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_0/sys_reset
    SLICE_X31Y166        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.672    29.433    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_0/clk_out3
    SLICE_X31Y166        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_0/q_reg/C
                         clock pessimism              0.488    29.922    
                         clock uncertainty           -0.153    29.768    
    SLICE_X31Y166        FDCE (Recov_fdce_C_CLR)     -0.607    29.161    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.161    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                 20.178    

Slack (MET) :             20.184ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_3/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        9.815ns  (logic 0.608ns (6.195%)  route 9.207ns (93.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 29.432 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.605     8.977    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_3/sys_reset
    SLICE_X32Y167        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.671    29.432    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_3/clk_out3
    SLICE_X32Y167        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_3/q_reg/C
                         clock pessimism              0.488    29.921    
                         clock uncertainty           -0.153    29.767    
    SLICE_X32Y167        FDCE (Recov_fdce_C_CLR)     -0.607    29.160    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_3/q_reg
  -------------------------------------------------------------------
                         required time                         29.160    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                 20.184    

Slack (MET) :             20.184ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_4/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        9.815ns  (logic 0.608ns (6.195%)  route 9.207ns (93.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 29.432 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.605     8.977    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_4/sys_reset
    SLICE_X32Y167        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.671    29.432    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_4/clk_out3
    SLICE_X32Y167        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_4/q_reg/C
                         clock pessimism              0.488    29.921    
                         clock uncertainty           -0.153    29.767    
    SLICE_X32Y167        FDCE (Recov_fdce_C_CLR)     -0.607    29.160    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_4/q_reg
  -------------------------------------------------------------------
                         required time                         29.160    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                 20.184    

Slack (MET) :             20.304ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        9.794ns  (logic 0.608ns (6.208%)  route 9.186ns (93.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 29.446 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.585     8.956    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X12Y156        FDCE                                         f  E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.685    29.446    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X12Y156        FDCE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.935    
                         clock uncertainty           -0.153    29.781    
    SLICE_X12Y156        FDCE (Recov_fdce_C_CLR)     -0.521    29.260    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.260    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                 20.304    

Slack (MET) :             20.417ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_3/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        9.668ns  (logic 0.608ns (6.289%)  route 9.060ns (93.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 29.432 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.458     8.830    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_3/sys_reset
    SLICE_X30Y167        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.671    29.432    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_3/clk_out3
    SLICE_X30Y167        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_3/q_reg/C
                         clock pessimism              0.488    29.921    
                         clock uncertainty           -0.153    29.767    
    SLICE_X30Y167        FDCE (Recov_fdce_C_CLR)     -0.521    29.246    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_3/q_reg
  -------------------------------------------------------------------
                         required time                         29.246    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                 20.417    

Slack (MET) :             20.587ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        9.494ns  (logic 0.608ns (6.404%)  route 8.886ns (93.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 29.429 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.285     8.656    E300ArtyDevKitPlatform/sys/spi_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X30Y169        FDCE                                         f  E300ArtyDevKitPlatform/sys/spi_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.668    29.429    E300ArtyDevKitPlatform/sys/spi_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X30Y169        FDCE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.918    
                         clock uncertainty           -0.153    29.764    
    SLICE_X30Y169        FDCE (Recov_fdce_C_CLR)     -0.521    29.243    E300ArtyDevKitPlatform/sys/spi_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.243    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                 20.587    

Slack (MET) :             20.784ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_3/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        9.299ns  (logic 0.608ns (6.538%)  route 8.691ns (93.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 29.431 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.090     8.461    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_3/sys_reset
    SLICE_X34Y167        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.670    29.431    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_3/clk_out3
    SLICE_X34Y167        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_3/q_reg/C
                         clock pessimism              0.488    29.920    
                         clock uncertainty           -0.153    29.766    
    SLICE_X34Y167        FDCE (Recov_fdce_C_CLR)     -0.521    29.245    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_3/q_reg
  -------------------------------------------------------------------
                         required time                         29.245    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                 20.784    

Slack (MET) :             20.814ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        9.281ns  (logic 0.608ns (6.551%)  route 8.673ns (93.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 29.443 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        7.072     8.443    E300ArtyDevKitPlatform/sys/spi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X12Y161        FDCE                                         f  E300ArtyDevKitPlatform/sys/spi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.682    29.443    E300ArtyDevKitPlatform/sys/spi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X12Y161        FDCE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.932    
                         clock uncertainty           -0.153    29.778    
    SLICE_X12Y161        FDCE (Recov_fdce_C_CLR)     -0.521    29.257    E300ArtyDevKitPlatform/sys/spi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.257    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                 20.814    

Slack (MET) :             20.896ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_31/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 0.608ns (6.683%)  route 8.490ns (93.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 29.428 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.702    -0.838    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.601     1.219    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT1 (Prop_lut1_I0_O)        0.152     1.371 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4012, routed)        6.888     8.260    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_31/sys_reset
    SLICE_X35Y170        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_31/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       1.667    29.428    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_31/clk_out3
    SLICE_X35Y170        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_31/q_reg/C
                         clock pessimism              0.488    29.917    
                         clock uncertainty           -0.153    29.763    
    SLICE_X35Y170        FDCE (Recov_fdce_C_CLR)     -0.607    29.156    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_31/q_reg
  -------------------------------------------------------------------
                         required time                         29.156    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                 20.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.187ns (25.042%)  route 0.560ns (74.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.297    -0.134    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X74Y141        LUT2 (Prop_lut2_I0_O)        0.046    -0.088 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.262     0.175    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X74Y145        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.864    -0.809    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X74Y145        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.252    -0.557    
    SLICE_X74Y145        FDCE (Remov_fdce_C_CLR)     -0.133    -0.690    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.187ns (25.042%)  route 0.560ns (74.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.297    -0.134    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X74Y141        LUT2 (Prop_lut2_I0_O)        0.046    -0.088 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.262     0.175    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset
    SLICE_X74Y145        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.864    -0.809    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X74Y145        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.252    -0.557    
    SLICE_X74Y145        FDCE (Remov_fdce_C_CLR)     -0.133    -0.690    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.187ns (25.042%)  route 0.560ns (74.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.297    -0.134    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X74Y141        LUT2 (Prop_lut2_I0_O)        0.046    -0.088 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.262     0.175    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset
    SLICE_X74Y145        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.864    -0.809    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X74Y145        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.252    -0.557    
    SLICE_X74Y145        FDCE (Remov_fdce_C_CLR)     -0.133    -0.690    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.187ns (25.042%)  route 0.560ns (74.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.297    -0.134    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X74Y141        LUT2 (Prop_lut2_I0_O)        0.046    -0.088 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.262     0.175    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset
    SLICE_X74Y145        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.864    -0.809    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X74Y145        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.252    -0.557    
    SLICE_X74Y145        FDCE (Remov_fdce_C_CLR)     -0.133    -0.690    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.187ns (23.048%)  route 0.624ns (76.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.297    -0.134    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X74Y141        LUT2 (Prop_lut2_I0_O)        0.046    -0.088 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.327     0.239    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X72Y145        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.860    -0.812    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X72Y145        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.275    -0.537    
    SLICE_X72Y145        FDCE (Remov_fdce_C_CLR)     -0.158    -0.695    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             1.222ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.186ns (16.353%)  route 0.951ns (83.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.660     0.229    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT2 (Prop_lut2_I0_O)        0.045     0.274 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.291     0.565    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X69Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.833    -0.840    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X69Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.275    -0.565    
    SLICE_X69Y142        FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.227ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.186ns (16.291%)  route 0.956ns (83.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.660     0.229    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT2 (Prop_lut2_I0_O)        0.045     0.274 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.295     0.570    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset_1
    SLICE_X68Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.833    -0.840    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X68Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.275    -0.565    
    SLICE_X68Y142        FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.227ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.186ns (16.291%)  route 0.956ns (83.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.660     0.229    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT2 (Prop_lut2_I0_O)        0.045     0.274 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.295     0.570    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset_1
    SLICE_X68Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.833    -0.840    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X68Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.275    -0.565    
    SLICE_X68Y142        FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.227ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.186ns (16.291%)  route 0.956ns (83.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.660     0.229    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT2 (Prop_lut2_I0_O)        0.045     0.274 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.295     0.570    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset_1
    SLICE_X68Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.833    -0.840    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X68Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.275    -0.565    
    SLICE_X68Y142        FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.227ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.186ns (16.291%)  route 0.956ns (83.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.592    -0.572    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y149        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         0.660     0.229    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X64Y142        LUT2 (Prop_lut2_I0_O)        0.045     0.274 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.295     0.570    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X68Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12853, routed)       0.833    -0.840    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X68Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.275    -0.565    
    SLICE_X68Y142        FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  1.227    





