$date
	Fri Mar 14 23:09:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_decoder24 $end
$var wire 1 ! Y3_o $end
$var wire 1 " Y2_o $end
$var wire 1 # Y1_o $end
$var wire 1 $ Y0_o $end
$var reg 1 % A0_i $end
$var reg 1 & A1_i $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
1$
0#
0"
0!
$end
#1
0$
1#
1%
#2
1"
1&
0$
0#
0%
#3
0"
1!
1%
