<!doctype html>
<head>
<meta charset="utf-8">
<title>riscv-rv32ema</title>
<link rel="stylesheet" href="simics.css">
<script>function postUrl() {
    window.parent.postMessage({ content_url: window.location.href }, "*");
}
if (window.parent != null && window.parent != window) {
    postUrl();
    window.addEventListener("hashchange", function () {
        postUrl();
    });
} else {
    // Check if we are part of a Simics doc site and redirect if we are
    fetch("../simics-doc-site-marker", { method: "HEAD" }).then(response => {
        if (response.ok) {
            window.location = "..#" + window.location.href;
        } else {
            console.info("Not part of a Simics documentation site");
        }
    }).catch(error => {
        console.warn("Failed to check if this is a Simics documentation site:",
            error);
    });
}</script>
</head>
<div class="chain">
<a href="__rm_class_riscv-rv32.html">riscv-rv32</a>
<a href="__rm_class_riscv-rv64.html">riscv-rv64</a>
</div>
<div class="path">
<a href="index.html">RISC-V CPU Reference Manual</a>
&nbsp;/&nbsp;
<a href="classes.html">4 Classes</a>
&nbsp;/&nbsp;</div>
<h1 class="jdocu"><a class="not-numbered" name="__rm_class_riscv-rv32ema">riscv-rv32ema</a></h1>
<p>

<a name="riscv-rv32ema"></a></p><dl class="jdocu_di">
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="modules.html#__rm_module_riscv-rv32">riscv-rv32</a>
</dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">generic RISC-V RV32EMA core
</dd>
<dt class="jdocu_descitem"><b>Interfaces Implemented</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="undocumented-interfaces.html#__rm_interface_callback_info">callback_info</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_concurrency_group">concurrency_group</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_concurrency_mode">concurrency_mode</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_conf_object">conf_object</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_context_handler">context_handler</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_cpu_cached_instruction">cpu_cached_instruction</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_cpu_cached_instruction_once">cpu_cached_instruction_once</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_cpu_cached_stream">cpu_cached_stream</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_cpu_exception_query">cpu_exception_query</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_cpu_instruction_decoder">cpu_instruction_decoder</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_cpu_instruction_query">cpu_instruction_query</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_cpu_instrumentation_stream">cpu_instrumentation_stream</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_cpu_instrumentation_subscribe">cpu_instrumentation_subscribe</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_cpu_memory_query">cpu_memory_query</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_cycle">cycle</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_decoder">decoder</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_describe_registers">describe_registers</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_direct_memory_update">direct_memory_update</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_event_delta">event_delta</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_exception">exception</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_exec_trace">exec_trace</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_execute">execute</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_execute_control">execute_control</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_freerun">freerun</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_frequency">frequency</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_frequency_listener">frequency_listener</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_icode">icode</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_instruction_fetch">instruction_fetch</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_instrumentation_order">instrumentation_order</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_int_register">int_register</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_internal_cached_instruction">internal_cached_instruction</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_jit_control">jit_control</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_log_object">log_object</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_opcode_info">opcode_info</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_processor_cli">processor_cli</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_processor_gui">processor_gui</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_processor_info">processor_info</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_processor_info_v2">processor_info_v2</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_processor_internal">processor_internal</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_register_breakpoint">register_breakpoint</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_save_state">save_state</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_simulator_cache">simulator_cache</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_stall">stall</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_stc">stc</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_step">step</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_step_cycle_ratio">step_cycle_ratio</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_step_event_instrumentation">step_event_instrumentation</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_step_info">step_info</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_virtual_data_breakpoint">virtual_data_breakpoint</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_virtual_instruction_breakpoint">virtual_instruction_breakpoint</a></dd>
<dt class="jdocu_descitem"><b>Port Objects</b></dt><dd class="jdocu_descitem"><b>extensions</b>  : RISC-V extension<br><b>port.CLOCK_DISABLE</b> (signal) : Disable clock signal, when high core will not execute instructions or react to other incoming signals<br><b>port.HRESET</b> (signal) : Reset signal<br><b>port.IRQ</b> &lt;index-map&gt; : internal - provides object arrays<br><b>port.IRQ[0..15]</b> (signal) : interrupt request input signal<br><b>port.MEIP</b> (signal) : External machine mode interrupt request.<br><b>port.MSIP</b> (signal) : Software interrupt request.<br><b>port.MTIP</b> (signal) : Timer interrupt request.<br><b>port.SEIP</b> (signal) : External supervisor mode interrupt request.<br><b>port.reset_vector</b> (uint64_state) : Used to set reset vector.<br><b>vtime.cycles</b> &lt;cycle-counter&gt; : cycle queue<br><b>vtime.ps</b> &lt;ps-clock&gt; : event queue (ps)<br><b>vtime</b> &lt;vtime&gt; : event handler</dd>
<dt class="jdocu_descitem"><b>Port Interfaces</b></dt><dd class="jdocu_descitem">cpu_frequency (<a class="jdocu" href="undocumented-interfaces.html#__rm_interface_simple_dispatcher">simple_dispatcher</a>) : Broadcasts changes in CPU frequency.<br>cpu_internal_counters (<a class="jdocu" href="undocumented-interfaces.html#__rm_interface_probe_index">probe_index</a>) : Port for internal counters<br>cpu_internal_intensity_counters (<a class="jdocu" href="undocumented-interfaces.html#__rm_interface_probe_index">probe_index</a>) : Port for internal intensity counters<br>step_event_probes (<a class="jdocu" href="undocumented-interfaces.html#__rm_interface_probe_index">probe_index</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_probe_subscribe">probe_subscribe</a>) : Port for event probes.</dd>
</dl><p></p><h2 class="jdocu"><a class="not-numbered" name="Attributes">Attributes</a></h2>
<p></p><dl><dt id="dt:ialign"><b><i>IALIGN</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_IALIGN"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Minimal instruction alignment in bits.</dd></dl><p></p><dl><dt id="dt:xlen"><b><i>XLEN</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_XLEN"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Size in bits of the X-registers.</dd></dl><p></p><dl><dt id="dt:aprof_views"><b><i>aprof_views</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_aprof_views"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>[[o,i]*]</code>.
((<i>address profiler</i>, <i>view</i>)*) Address profiler views selected for this processor. Affects only the display of profiling information, and has nothing to do with collecting it.
<p>
This attribute should contain a list of lists: one list for each address profiler view you want to select (in the order they are to appear), each containing first the address profiler object, then the index of the desired view.</p></dd></dl><p></p><dl><dt id="dt:auto_hyper_enabled"><b><i>auto_hyper_enabled</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_auto_hyper_enabled"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Enables automatic detection of loops which can be hypersimulated.</dd></dl><p></p><dl><dt id="dt:auto_hyper_loops"><b><i>auto_hyper_loops</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_auto_hyper_loops"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>[[iis]*]</code>.
{ffwd_steps, addr, precond} Information on automatically found hypersim loops.</dd></dl><p></p><dl><dt id="dt:cell"><b><i>cell</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_cell"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>object</code> or <code>nil</code>.
Cell</dd></dl><p></p><dl><dt id="dt:clint"><b><i>clint</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_clint"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[os]</code>, <code>object</code>, or <code>nil</code>.
CLINT target. Access to the CLINT are done via the io_memory interface.</dd></dl><p></p><dl><dt id="dt:core_disabled_state"><b><i>core_disabled_state</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_core_disabled_state"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[b*]</code>.
Core disabled state</dd></dl><p></p><dl><dt id="dt:core_interrupt_pending_state"><b><i>core_interrupt_pending_state</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_core_interrupt_pending_state"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[iiiii]</code>.
Core internal clic interrupt state</dd></dl><p></p><dl><dt id="dt:cpu_mode"><b><i>cpu_mode</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_cpu_mode"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Current mode of the cpu [0-3]</dd></dl><p></p><dl><dt id="dt:current_context"><b><i>current_context</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_current_context"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>object</code> or <code>nil</code>.
Current context object</dd></dl><p></p><dl><dt id="dt:cycle"><b><i>cycle</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_cycle"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Cycle counter for RDCYCLE instruction</dd></dl><p></p><dl><dt id="dt:cycleh"><b><i>cycleh</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_cycleh"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of cycle</dd></dl><p></p><dl><dt id="dt:cycles"><b><i>cycles</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_cycles"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Time measured in cycles from machine start.</dd></dl><p></p><dl><dt id="dt:do_not_schedule"><b><i>do_not_schedule</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_do_not_schedule"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Set to TRUE to prevent this object from being scheduled by the cell.</dd></dl><p></p><dl><dt id="dt:enabled_flag"><b><i>enabled_flag</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_enabled_flag"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
TRUE if the processor is enabled. If FALSE, it will see time (cycles) pass but not execute steps.</dd></dl><p></p><dl><dt id="dt:event_desc"><b><i>event_desc</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_event_desc"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; <b>integer</b> indexed;  indexed type: <code>[[o|n,s,i]*]</code>.
 ((<i>object</i>, <i>description</i>, <i>time</i>)*). All events in queue with a human-readable description. The attribute is indexed by queue (Sim_Queue_Step/Time).</dd></dl><p></p><dl><dt id="dt:exception_for_unaligned_data_access"><b><i>exception_for_unaligned_data_access</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_exception_for_unaligned_data_access"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
If set to False, the core handles unaligned data accesses internally without exception. If set to True unaligned data accesses will cause exceptions.</dd></dl><p></p><dl><dt id="dt:exclusive_local"><b><i>exclusive_local</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_exclusive_local"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[iii]</code>.
Exclusive lock for atomic instructions LR and SC</dd></dl><p></p><dl><dt id="dt:extensions-a"><b><i>extensions.A</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_extensions.A"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Standard Extension for Atomic Instructions</dd></dl><p></p><dl><dt id="dt:extensions-i"><b><i>extensions.I</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_extensions.I"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
RV32I or RV32E Base Instruction Set.</dd></dl><p></p><dl><dt id="dt:extensions-m"><b><i>extensions.M</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_extensions.M"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Standard Extension for Integer Multiplication and Division</dd></dl><p></p><dl><dt id="dt:extensions-zba"><b><i>extensions.Zba</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_extensions.Zba"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Bit-Manipulation ISA-extension, Address generation instructions</dd></dl><p></p><dl><dt id="dt:extensions-zbb"><b><i>extensions.Zbb</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_extensions.Zbb"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Bit-Manipulation ISA-extension, Basic bit-manipulation</dd></dl><p></p><dl><dt id="dt:extensions-zbc"><b><i>extensions.Zbc</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_extensions.Zbc"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Bit-Manipulation ISA-extension, Carry-less multiplication</dd></dl><p></p><dl><dt id="dt:extensions-zbs"><b><i>extensions.Zbs</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_extensions.Zbs"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Bit-Manipulation ISA-extension, Single-bit instructions</dd></dl><p></p><dl><dt id="dt:external_signals_state"><b><i>external_signals_state</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_external_signals_state"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[b*]</code>.
State of the external signals</dd></dl><p></p><dl><dt id="dt:freerun_enabled"><b><i>freerun_enabled</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_freerun_enabled"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Freerun mode enabled</dd></dl><p></p><dl><dt id="dt:freerun_max_ips"><b><i>freerun_max_ips</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_freerun_max_ips"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>float</code>.
Maximum allowed value for the number of instructions executed per virtual second, expressed as a fraction of the current CPU frequency.</dd></dl><p></p><dl><dt id="dt:freerun_min_ips"><b><i>freerun_min_ips</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_freerun_min_ips"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>float</code>.
Minimum allowed value for the number of instructions executed per virtual second, expressed as a fraction of the current CPU frequency.</dd></dl><p></p><dl><dt id="dt:freerun_speed"><b><i>freerun_speed</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_freerun_speed"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>float</code>.
Freerun speed. A value of 1.0 means realtime.</dd></dl><p></p><dl><dt id="dt:freq_mhz"><b><i>freq_mhz</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_freq_mhz"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>float</code> or <code>integer</code>.
Processor clock frequency in MHz.</dd></dl><p></p><dl><dt id="dt:frequency"><b><i>frequency</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_frequency"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[ii]</code>, <code>[os]</code>, or <code>object</code>.
Processor clock frequency in Hz, as a rational number [numerator, denominator], or as a frequency provider implementing the <code>frequency</code>. The legacy <code>simple_dispatcher</code> is also supported.</dd></dl><p></p><dl><dt id="dt:gprs"><b><i>gprs</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_gprs"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[i{32}]</code>.
(r0, i1, ..., r31) General purpose registers</dd></dl><p></p><dl><dt id="dt:ignore_page_failed_before"><b><i>ignore_page_failed_before</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_ignore_page_failed_before"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
If TRUE, the model will keep trying to cache memory through direct memory even if it fails.</dd></dl><p></p><dl><dt id="dt:instret"><b><i>instret</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_instret"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Instructions-retired counter for RDINSTRET instruction</dd></dl><p></p><dl><dt id="dt:internal_interrupt_status"><b><i>internal_interrupt_status</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_internal_interrupt_status"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Status of the core's internal interrupts.</dd></dl><p></p><dl><dt id="dt:interrupt_pending"><b><i>interrupt_pending</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_interrupt_pending"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Current interrupt pending or -1 if no interrupt is pending.</dd></dl><p></p><dl><dt id="dt:is_stalling"><b><i>is_stalling</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_is_stalling"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
TRUE if the processor is currently stalling by request of a timing-model.</dd></dl><p></p><dl><dt id="dt:isa_variants"><b><i>isa_variants</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_isa_variants"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[[sb]*]</code>.
List of available ISA-variants coupled with if they are enabled or not. To be able to use a variant the corresponding extension also needs to be supported and enabled.
Note, isa_variants are not affected by reset.</dd></dl><p></p><dl><dt id="dt:marchid"><b><i>marchid</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_marchid"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Architecture ID</dd></dl><p></p><dl><dt id="dt:mca_concurrency_mode"><b><i>mca_concurrency_mode</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_mca_concurrency_mode"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Multicore Accelerator mode used by processor. One of Sim_Concurrency_Mode_Serialized (1), Sim_Concurrency_Mode_Serialized_Memory (2), or Sim_Concurrency_Mode_Full (4)</dd></dl><p></p><dl><dt id="dt:mcause"><b><i>mcause</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_mcause"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine trap cause</dd></dl><p></p><dl><dt id="dt:mcounteren"><b><i>mcounteren</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_mcounteren"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine counter enable</dd></dl><p></p><dl><dt id="dt:mcycle"><b><i>mcycle</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_mcycle"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine cycle counter</dd></dl><p></p><dl><dt id="dt:mcycleh"><b><i>mcycleh</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_mcycleh"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mcycle</dd></dl><p></p><dl><dt id="dt:mepc"><b><i>mepc</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_mepc"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine exception program counter</dd></dl><p></p><dl><dt id="dt:mhartid"><b><i>mhartid</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_mhartid"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Hardware thread ID</dd></dl><p></p><dl><dt id="dt:mie"><b><i>mie</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_mie"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine interrupt-enable</dd></dl><p></p><dl><dt id="dt:mimpid"><b><i>mimpid</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_mimpid"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Implementation ID</dd></dl><p></p><dl><dt id="dt:min_cacheline_size"><b><i>min_cacheline_size</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_min_cacheline_size"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
The minimum size (in bytes) of a cache line that can be represented by Simics (when connecting a cache memhier).</dd></dl><p></p><dl><dt id="dt:minstret"><b><i>minstret</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_minstret"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine instructions-retired counter</dd></dl><p></p><dl><dt id="dt:minstreth"><b><i>minstreth</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_minstreth"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Upper 32 bits of mcycle</dd></dl><p></p><dl><dt id="dt:mip"><b><i>mip</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_mip"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine interrupt pending</dd></dl><p></p><dl><dt id="dt:misa"><b><i>misa</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_misa"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
ISA and extensions</dd></dl><p></p><dl><dt id="dt:mscratch"><b><i>mscratch</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_mscratch"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Scratch register for machine trap handlers</dd></dl><p></p><dl><dt id="dt:mstatus"><b><i>mstatus</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_mstatus"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine Status</dd></dl><p></p><dl><dt id="dt:mtval"><b><i>mtval</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_mtval"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine bad address or instruction</dd></dl><p></p><dl><dt id="dt:mtvec"><b><i>mtvec</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_mtvec"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Machine trap-handler base address</dd></dl><p></p><dl><dt id="dt:mvendorid"><b><i>mvendorid</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_mvendorid"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Vendor ID</dd></dl><p></p><dl><dt id="dt:non_architecturally_disabled"><b><i>non_architecturally_disabled</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_non_architecturally_disabled"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
If true, the processor is disabled by explicit user action and will not execute instructions until re-enabled by user. No architectural transitions, such as resets, will re-enable it on their own.</dd></dl><p></p><dl><dt id="dt:outside_memory_whitelist"><b><i>outside_memory_whitelist</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_outside_memory_whitelist"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[i|[ii]|[iii]*]</code>.
((<i>address</i>, <i>length</i>, <i>hits</i>)*).<br><br>List of physical address ranges that do not map to anything. <i>length</i> is the length of each interval in bytes. An interval with both <i>address</i> and <i>length</i> being 0 denotes the entire address space. <i>hits</i> is the number of times that particular interval has been accessed, and can be omitted when set.<br><br> Accesses to physical addresses with no targets will trigger a specific hap whose default action is to break the simulation. However, if the address falls into one of the ranges specified in this whitelist, the hap will <em>not</em> be triggered (but still being counted). The behavior in this scenario is architecture dependent. It may or may not trigger an architecture specific exception, and the simulation may or may not be interrupted.<br><br> See also the <code>Core_Address_Not_Mapped</code> hap.</dd></dl><p></p><dl><dt id="dt:pc"><b><i>pc</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_pc"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Program counter</dd></dl><p></p><dl><dt id="dt:physical_memory"><b><i>physical_memory</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_physical_memory"></a></p><dd><b>Required</b> attribute; <b>read/write</b> access; type: <code>object</code>.
Physical memory space. Must implement memory-space, breakpoint and breakpoint_query interfaces.</dd></dl><p></p><dl><dt id="dt:processor_number"><b><i>processor_number</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_processor_number"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Simics internal number for an instance of the 'processor_info' interface. Each instance must have a unique number. This attribute can only be set as part of an initial configuration.</dd></dl><p></p><dl><dt id="dt:reset_config_clear_fprs"><b><i>reset_config_clear_fprs</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_reset_config_clear_fprs"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Controls if fprs will be cleared at reset</dd></dl><p></p><dl><dt id="dt:reset_config_clear_gprs"><b><i>reset_config_clear_gprs</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_reset_config_clear_gprs"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Controls if gprs will be cleared at reset</dd></dl><p></p><dl><dt id="dt:reset_config_reset_all_csrs"><b><i>reset_config_reset_all_csrs</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_reset_config_reset_all_csrs"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Controls if all csrs will be reset to startup value at reset</dd></dl><p></p><dl><dt id="dt:reset_misa"><b><i>reset_misa</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_reset_misa"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Value used for misa after reset</dd></dl><p></p><dl><dt id="dt:reset_vector"><b><i>reset_vector</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_reset_vector"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Address core starts executing from after reset</dd></dl><p></p><dl><dt id="dt:shared_physical_memory"><b><i>shared_physical_memory</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_shared_physical_memory"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>object</code> or <code>nil</code>.
This is the main program memory-space shared with other processors. In the chain of memory-spaces starting from the physical_memory attribute, this is the first memory-space that also is accessible by other processors. A value of Nil means the physical_memory attribute is used as main program memory-space.</dd></dl><p></p><dl><dt id="dt:signal_status"><b><i>signal_status</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_signal_status"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Status of the core's external signals.</dd></dl><p></p><dl><dt id="dt:simulation_mode"><b><i>simulation_mode</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_simulation_mode"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
The simulation mechanism used for the processor. One of the values of the simulation_mode_t enum.</dd></dl><p></p><dl><dt id="dt:stall_time"><b><i>stall_time</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_stall_time"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
The number of cycles the processor will stall</dd></dl><p></p><dl><dt id="dt:stalling_info"><b><i>stalling_info</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_stalling_info"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[iii]</code>.
If is_stalling is set, this contains information about the current memory operation.</dd></dl><p></p><dl><dt id="dt:step_per_cycle_mode"><b><i>step_per_cycle_mode</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_step_per_cycle_mode"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>string</code>.
"constant" indicates a constant finite step/cycle factor; "infinite" means that steps are run without advancing time.</dd></dl><p></p><dl><dt id="dt:step_queue"><b><i>step_queue</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_step_queue"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[[o|n,s,a,s,i]*]</code>.
((<i>object</i>, <i>evclass</i>, <i>value</i>, <i>slot</i>, <i>step</i>)*). Pending step queue events.</dd></dl><p></p><dl><dt id="dt:steps"><b><i>steps</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_steps"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Number steps executed since machine start.</dd></dl><p></p><dl><dt id="dt:supervisor_mode_supported"><b><i>supervisor_mode_supported</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_supervisor_mode_supported"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Supervisor mode supported in the cpu</dd></dl><p></p><dl><dt id="dt:time"><b><i>time</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_time"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Timer for RDTIME instruction</dd></dl><p></p><dl><dt id="dt:time_queue"><b><i>time_queue</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_time_queue"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>[[o|n,s,a,s|n,i]*]</code>.
((<i>object</i>, <i>evclass</i>, <i>value</i>, <i>slot</i>, <i>cycle</i>)*). Pending time queue events.</dd></dl><p></p><dl><dt id="dt:timeh"><b><i>timeh</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_timeh"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
Upper 32 bits of time</dd></dl><p></p><dl><dt id="dt:user_mode_supported"><b><i>user_mode_supported</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_user_mode_supported"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>integer</code>.
User mode supported in the cpu</dd></dl><p></p><dl><dt id="dt:wait_for_interrupt"><b><i>wait_for_interrupt</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_wait_for_interrupt"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Processor in WFI-state.</dd></dl><p></p><dl><dt id="dt:wfi_signal_target"><b><i>wfi_signal_target</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_wfi_signal_target"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[os]</code>, <code>object</code>, or <code>nil</code>.
Target to raise or lower a signal to when core goes into wait for interrupt state. Object must implement the signal interface. A signal will be raised when wfi instruction is executed and not interrupt is active. The signal will be lowered when the CPU resumes execution. The signal will be lowered when the CPU is reset</dd></dl><p></p><dl><dt id="dt:writable_misa"><b><i>writable_misa</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_writable_misa"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Controls which bits in the misa csr that can be written by instructions. Default is 0.</dd></dl><p>
</p><h2 class="jdocu"><a class="not-numbered" name="Class-Attributes">Class Attributes</a></h2>
<p>

</p><dl><dt id="dt:architecture"><b><i>architecture</i></b></dt><p><a name="__rm_attribute_riscv-rv32ema_architecture"></a></p><dd><b>Pseudo</b> <b>class</b> attribute; <b>read-only</b> access; type: <code>string</code>.
Implemented architecture (risc-v)</dd></dl><p>
</p><h2 class="jdocu"><a class="not-numbered" name="Command-List">Command List</a></h2>
<p>

</p><dl class="jdocu_di">
<dt class="jdocu_descitem"><b>Commands</b></dt><dd class="jdocu_descitem"><table>

<tbody><tr><td class="jdocu_noborder"><b><a class="jdocu" href="namespace-commands-by-class.html#__rm_command__lt_riscv-rv32ema_gt_.aprof-views">aprof-views</a></b></td><td class="jdocu_noborder">manipulate list of selected address profiling views</td></tr>

<tr><td class="jdocu_noborder"><b><a class="jdocu" href="namespace-commands-by-class.html#__rm_command__lt_riscv-rv32ema_gt_.info">info</a></b></td><td class="jdocu_noborder">print information about the object</td></tr>

<tr><td class="jdocu_noborder"><b><a class="jdocu" href="namespace-commands-by-class.html#__rm_command__lt_riscv-rv32ema_gt_.status">status</a></b></td><td class="jdocu_noborder">print status of the object</td></tr>

</tbody></table>
</dd>
</dl><p>
</p>
<div class="chain">
<a href="__rm_class_riscv-rv32.html">riscv-rv32</a>
<a href="__rm_class_riscv-rv64.html">riscv-rv64</a>
</div>