# FPGA and VLSI
A collection of designs for FPGA's at RTL level with Verilog as well as transistor level with Cadence Encounter and Virtuoso.

Some notable highlights:
- Variable Width Array Multiplier in Verilog and Integrated Circuit (13000 Leaf cells for 64x64!!)
![alt text](https://raw.githubusercontent.com/16oh4/FPGA-VLSI/master/array_multiplier_design.png)
![alt text](https://raw.githubusercontent.com/16oh4/FPGA-VLSI/master/array_multiplier.png)
- 8-bit Ripple Carry Adder (RCA) in CMOS Layout
![alt text](https://github.com/16oh4/FPGA-VLSI/blob/master/fulladder8_schem_transp2.png)
![alt text](https://github.com/16oh4/FPGA-VLSI/blob/master/fulladder8_schem_2.PNG)
