/*
 * tegra186-host1xb.dtsi: Configure host1xb
 *
 * Copyright (c) 2017, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 */

/ {

	host1x {
		isp@15600000 {
			status = "disabled";
		};

		vic@15340000 {
			status = "disabled";
		};

		nvenc@154c0000 {
			status = "disabled";
		};

		nvdec@15480000 {
			status = "disabled";
		};

		nvjpg@15380000 {
			status = "disabled";
		};

		tsec@15500000 {
			status = "disabled";
		};

		tsecb@15100000 {
			status = "disabled";
		};
	};

	host1xb: host1xb {
		compatible = "nvidia,tegra186-host1x", "simple-bus";
		reg = <0x0 0x13e10000 0x0 0x00010000>;
		interrupts = <0 265 0x04
			      0 263 0x04>;
		wakeup_capable;
		resets = <&tegra_car TEGRA186_RESET_HOST1X>;
		clocks = <&tegra_car TEGRA186_CLK_HOST1X>,
			 <&tegra_car TEGRA186_CLK_ACTMON>;
		clock-names = "host1x", "actmon";
		status = "okay";

                #address-cells = <2>;
                #size-cells = <2>;

		#stream-id-cells = <9>;
		power-domains = <&host1x_pd>;

		ranges;

		vmserver-owns-engines = <1>;

		nvidia,vmid = <0>;

		nvidia,ch-base = <63>;
		nvidia,nb-channels = <0>;

		nvidia,nb-hw-pts = <576>;
		nvidia,pts-base = <576>;
		nvidia,nb-pts = <0>;

		isp@15600000 {
			compatible = "nvidia,tegra186-isp";
			power-domains = <&ispa_pd>;
			reg = <0x0 0x15600000 0x0 0x00040000>;
			interrupts = <0 205 0x04>;
			resets = <&tegra_car TEGRA186_RESET_ISP>;
			clocks = <&tegra_car TEGRA186_CLK_ISP>;
			clock-names = "isp";
			#stream-id-cells = <1>;
			status = "okay";
		};

		vic@15340000 {
			compatible = "nvidia,tegra186-vhost-vic";
			power-domains = <&vic03_pd>;
			reg = <0x0 0x15340000 0x0 0x00040000>;
			resets = <&tegra_car TEGRA186_RESET_VIC>;
			clocks = <&tegra_car TEGRA186_CLK_VIC>;
			clock-names = "vic";
			#stream-id-cells = <1>;
			status = "okay";
		};

		nvenc@154c0000 {
			compatible = "nvidia,tegra186-vhost-nvenc";
			power-domains = <&msenc_pd>;
			reg = <0x0 0x154c0000 0x0 0x00040000>;
			resets = <&tegra_car TEGRA186_RESET_NVENC>;
			clocks = <&tegra_car TEGRA186_CLK_NVENC>;
			clock-names = "nvenc";
			#stream-id-cells = <1>;
			status = "okay";
		};

		nvdec@15480000 {
			compatible = "nvidia,tegra186-vhost-nvdec";
			power-domains = <&nvdec_pd>;
			reg = <0x0 0x15480000 0x0 0x00040000>;
			resets = <&tegra_car TEGRA186_RESET_NVDEC>;
			clocks = <&tegra_car TEGRA186_CLK_NVDEC>,
				 <&tegra_car TEGRA186_CLK_KFUSE>;
			clock-names = "nvdec", "kfuse";
			#stream-id-cells = <1>;
			status = "okay";
		};

		nvjpg@15380000 {
			compatible = "nvidia,tegra186-vhost-nvjpg";
			power-domains = <&nvjpg_pd>;
			reg = <0x0 0x15380000 0x0 0x00040000>;
			resets = <&tegra_car TEGRA186_RESET_NVJPG>;
			clocks = <&tegra_car TEGRA186_CLK_NVJPG>;
			clock-names = "nvjpg";
			#stream-id-cells = <1>;
			status = "okay";
			interrupts = <0 198 0x04>;
		};

		tsec@15500000 {
			compatible = "nvidia,tegra186-tsec";
			power-domains = <&tsec_pd>;
			reg = <0x0 0x15500000 0x0 0x00040000>;
			resets = <&tegra_car TEGRA186_RESET_TSEC>;
			clocks = <&tegra_car TEGRA186_CLK_TSEC>;
			clock-names = "tsec";
			#stream-id-cells = <1>;
			status = "okay";
		};

		tsecb@15100000 {
			compatible = "nvidia,tegra186-tsec";
			power-domains = <&tsec_pd>;
			reg = <0x0 0x15100000 0x0 0x00040000>;
			resets = <&tegra_car TEGRA186_RESET_TSECB>;
			clocks = <&tegra_car TEGRA186_CLK_TSECB>;
			clock-names = "tsecb";
			#stream-id-cells = <1>;
			status = "okay";
		};
	};
};
