<div id="pf2df" class="pf w0 h0" data-page-no="2df"><div class="pc pc2df w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg2df.png"/><div class="t m0 x40 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">UART<span class="ff7">x</span><span class="ws0">_D field descriptions (continued)</span></div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x97 h7 y10b6 ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x3a h7 yff7 ff2 fs4 fc0 sc0 ls0">R4T4</div><div class="t m0 x83 h7 y10b6 ff2 fs4 fc0 sc0 ls0 ws0">Read receive data buffer 4 or write transmit data buffer 4.</div><div class="t m0 x97 h7 y101c ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 x3a h7 y101d ff2 fs4 fc0 sc0 ls0">R3T3</div><div class="t m0 x83 h7 y101c ff2 fs4 fc0 sc0 ls0 ws0">Read receive data buffer 3 or write transmit data buffer 3.</div><div class="t m0 x97 h7 yf8a ff2 fs4 fc0 sc0 ls0">2</div><div class="t m0 x3a h7 yff9 ff2 fs4 fc0 sc0 ls0">R2T2</div><div class="t m0 x83 h7 yf8a ff2 fs4 fc0 sc0 ls0 ws0">Read receive data buffer 2 or write transmit data buffer 2.</div><div class="t m0 x97 h7 y1203 ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 x3a h7 y1204 ff2 fs4 fc0 sc0 ls0">R1T1</div><div class="t m0 x83 h7 y1203 ff2 fs4 fc0 sc0 ls0 ws0">Read receive data buffer 1 or write transmit data buffer 1.</div><div class="t m0 x97 h7 y2489 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x3a h7 y258d ff2 fs4 fc0 sc0 ls0">R0T0</div><div class="t m0 x83 h7 y2489 ff2 fs4 fc0 sc0 ls0 ws0">Read receive data buffer 0 or write transmit data buffer 0.</div><div class="t m0 x9 h1b y371f ff1 fsc fc0 sc0 ls0 ws0">39.2.9<span class="_ _b"> </span>UART Match Address Registers 1 (UART<span class="ff7 ws24e">x</span>_MA1)</div><div class="t m0 x9 hf y3720 ff3 fs5 fc0 sc0 ls0 ws0">The MA1 and MA2 registers are compared to input data addresses when the most</div><div class="t m0 x9 hf y3721 ff3 fs5 fc0 sc0 ls0 ws0">significant bit is set and the associated C4[MAEN] bit is set. If a match occurs, the</div><div class="t m0 x9 hf y4135 ff3 fs5 fc0 sc0 ls0 ws0">following data is transferred to the data register. If a match fails, the following data is</div><div class="t m0 x9 hf y4136 ff3 fs5 fc0 sc0 ls0 ws0">discarded. Software should only write a MA register when the associated C4[MAEN] bit</div><div class="t m0 x9 hf y4137 ff3 fs5 fc0 sc0 ls0 ws0">is clear.</div><div class="t m0 x9 h7 y4138 ff2 fs4 fc0 sc0 ls0 ws0">Address: Base address + 8h offset</div><div class="t m0 x81 h1d y4139 ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y413a ff2 fs4 fc0 sc0 ls0 ws4d2">Read <span class="ve">MA</span></div><div class="t m0 x8b h7 y413b ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y413c ff2 fs4 fc0 sc0 ls0 ws2ab">Reset <span class="ls1c4 ws28a v1b">00000000<span class="_ _19a"></span></span></div><div class="t m0 x18 h9 y413d ff1 fs2 fc0 sc0 ls0 ws20b">UART<span class="ff7">x</span><span class="ws0">_MA1 field descriptions</span></div><div class="t m0 x12c h10 y413e ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x1 h7 y413f ff2 fs4 fc0 sc0 ls0">7â€“0</div><div class="t m0 x8b h7 y4140 ff2 fs4 fc0 sc0 ls0">MA</div><div class="t m0 x83 h7 y413f ff2 fs4 fc0 sc0 ls0 ws0">Match Address</div><div class="t m0 x44 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 39 Universal Asynchronous Receiver/Transmitter (UART0)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>735</div><a class="l" href="#pf2df" data-dest-detail='[735,"XYZ",null,283.017,null]'><div class="d m1" style="border-style:none;position:absolute;left:327.250000px;bottom:348.767000px;width:13.500000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
