

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Sat Mar 23 17:43:57 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol2_2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   |  6.00 ns|  5.000 ns|     1.00 ns|
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      225|      225|  1.350 us|  1.350 us|  226|  226|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_32_32_s_fu_234  |sqrt_fixed_32_32_s  |       10|       10|  60.000 ns|  60.000 ns|    1|    1|      yes|
        |grp_sqrt_fixed_32_32_s_fu_239  |sqrt_fixed_32_32_s  |       10|       10|  60.000 ns|  60.000 ns|    1|    1|      yes|
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |      224|      224|        56|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 57
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 58 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 59 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_0, i64 666, i64 207, i64 4294967295"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_0"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_1, i64 666, i64 207, i64 4294967295"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_1"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_0, i64 666, i64 207, i64 4294967295"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_0"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_1, i64 666, i64 207, i64 4294967295"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_1"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_0, i64 666, i64 207, i64 4294967295"   --->   Operation 73 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_0"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_1, i64 666, i64 207, i64 4294967295"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_1"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X1_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X1_0, i64 666, i64 207, i64 4294967295"   --->   Operation 79 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X1_0"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X1_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X1_1, i64 666, i64 207, i64 4294967295"   --->   Operation 82 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X1_1"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X2_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X2_0, i64 666, i64 207, i64 4294967295"   --->   Operation 85 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X2_0"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X2_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X2_1, i64 666, i64 207, i64 4294967295"   --->   Operation 88 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X2_1"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %D_0, i64 666, i64 207, i64 4294967295"   --->   Operation 91 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %D_0"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %D_1, i64 666, i64 207, i64 4294967295"   --->   Operation 94 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %D_1"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 0, i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 96 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln8 = br void %arrayidx84.case.0" [./source/kp_502_7.cpp:8]   --->   Operation 97 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.81>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 98 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3" [./source/kp_502_7.cpp:8]   --->   Operation 99 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 100 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %tmp, void %arrayidx84.case.0.split, void" [./source/kp_502_7.cpp:8]   --->   Operation 101 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%lshr_ln9 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_1, i32 1, i32 2" [./source/kp_502_7.cpp:9]   --->   Operation 102 'partselect' 'lshr_ln9' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i2 %lshr_ln9" [./source/kp_502_7.cpp:9]   --->   Operation 103 'zext' 'zext_ln9' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr i32 %B_0, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:9]   --->   Operation 104 'getelementptr' 'B_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (1.75ns)   --->   "%temp_B = load i2 %B_0_addr" [./source/kp_502_7.cpp:9]   --->   Operation 105 'load' 'temp_B' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i32 %A_0, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:10]   --->   Operation 106 'getelementptr' 'A_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 107 [2/2] (1.75ns)   --->   "%temp_A = load i2 %A_0_addr" [./source/kp_502_7.cpp:10]   --->   Operation 107 'load' 'temp_A' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr i32 %C_0, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:13]   --->   Operation 108 'getelementptr' 'C_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 109 [2/2] (1.75ns)   --->   "%C_0_load = load i2 %C_0_addr" [./source/kp_502_7.cpp:13]   --->   Operation 109 'load' 'C_0_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr i32 %B_1, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:9]   --->   Operation 110 'getelementptr' 'B_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 111 [2/2] (1.75ns)   --->   "%temp_B_1 = load i2 %B_1_addr" [./source/kp_502_7.cpp:9]   --->   Operation 111 'load' 'temp_B_1' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i32 %A_1, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:10]   --->   Operation 112 'getelementptr' 'A_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 113 [2/2] (1.75ns)   --->   "%temp_A_1 = load i2 %A_1_addr" [./source/kp_502_7.cpp:10]   --->   Operation 113 'load' 'temp_A_1' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr i32 %C_1, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:13]   --->   Operation 114 'getelementptr' 'C_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 115 [2/2] (1.75ns)   --->   "%C_1_load = load i2 %C_1_addr" [./source/kp_502_7.cpp:13]   --->   Operation 115 'load' 'C_1_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 116 [1/1] (1.49ns)   --->   "%add_ln8 = add i4 %i_1, i4 2" [./source/kp_502_7.cpp:8]   --->   Operation 116 'add' 'add_ln8' <Predicate = (!tmp)> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 %add_ln8, i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 117 'store' 'store_ln8' <Predicate = (!tmp)> <Delay = 1.32>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [./source/kp_502_7.cpp:22]   --->   Operation 118 'ret' 'ret_ln22' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 119 [1/2] (1.75ns)   --->   "%temp_B = load i2 %B_0_addr" [./source/kp_502_7.cpp:9]   --->   Operation 119 'load' 'temp_B' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 120 [1/2] (1.75ns)   --->   "%temp_A = load i2 %A_0_addr" [./source/kp_502_7.cpp:10]   --->   Operation 120 'load' 'temp_A' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 121 [1/2] (1.75ns)   --->   "%C_0_load = load i2 %C_0_addr" [./source/kp_502_7.cpp:13]   --->   Operation 121 'load' 'C_0_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 122 [1/2] (1.75ns)   --->   "%temp_B_1 = load i2 %B_1_addr" [./source/kp_502_7.cpp:9]   --->   Operation 122 'load' 'temp_B_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 123 [1/2] (1.75ns)   --->   "%temp_A_1 = load i2 %A_1_addr" [./source/kp_502_7.cpp:10]   --->   Operation 123 'load' 'temp_A_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 124 [1/2] (1.75ns)   --->   "%C_1_load = load i2 %C_1_addr" [./source/kp_502_7.cpp:13]   --->   Operation 124 'load' 'C_1_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 4.79>
ST_4 : Operation 125 [3/3] (4.79ns)   --->   "%mul_ln13 = mul i32 %temp_B, i32 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 125 'mul' 'mul_ln13' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [3/3] (4.79ns)   --->   "%mul_ln13_1 = mul i32 %temp_A, i32 %C_0_load" [./source/kp_502_7.cpp:13]   --->   Operation 126 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [3/3] (4.79ns)   --->   "%mul_ln13_2 = mul i32 %temp_B_1, i32 %temp_B_1" [./source/kp_502_7.cpp:13]   --->   Operation 127 'mul' 'mul_ln13_2' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [3/3] (4.79ns)   --->   "%mul_ln13_3 = mul i32 %temp_A_1, i32 %C_1_load" [./source/kp_502_7.cpp:13]   --->   Operation 128 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.79>
ST_5 : Operation 129 [2/3] (4.79ns)   --->   "%mul_ln13 = mul i32 %temp_B, i32 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 129 'mul' 'mul_ln13' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [2/3] (4.79ns)   --->   "%mul_ln13_1 = mul i32 %temp_A, i32 %C_0_load" [./source/kp_502_7.cpp:13]   --->   Operation 130 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [2/3] (4.79ns)   --->   "%mul_ln13_2 = mul i32 %temp_B_1, i32 %temp_B_1" [./source/kp_502_7.cpp:13]   --->   Operation 131 'mul' 'mul_ln13_2' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [2/3] (4.79ns)   --->   "%mul_ln13_3 = mul i32 %temp_A_1, i32 %C_1_load" [./source/kp_502_7.cpp:13]   --->   Operation 132 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.79>
ST_6 : Operation 133 [1/3] (4.79ns)   --->   "%mul_ln13 = mul i32 %temp_B, i32 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 133 'mul' 'mul_ln13' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/3] (4.79ns)   --->   "%mul_ln13_1 = mul i32 %temp_A, i32 %C_0_load" [./source/kp_502_7.cpp:13]   --->   Operation 134 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/3] (4.79ns)   --->   "%mul_ln13_2 = mul i32 %temp_B_1, i32 %temp_B_1" [./source/kp_502_7.cpp:13]   --->   Operation 135 'mul' 'mul_ln13_2' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/3] (4.79ns)   --->   "%mul_ln13_3 = mul i32 %temp_A_1, i32 %C_1_load" [./source/kp_502_7.cpp:13]   --->   Operation 136 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 4.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.93>
ST_7 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%shl_ln13 = shl i32 %mul_ln13_1, i32 2" [./source/kp_502_7.cpp:13]   --->   Operation 137 'shl' 'shl_ln13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (2.18ns) (out node of the LUT)   --->   "%xf_V = sub i32 %mul_ln13, i32 %shl_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 138 'sub' 'xf_V' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%D_0_addr = getelementptr i32 %D_0, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:13]   --->   Operation 139 'getelementptr' 'D_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (1.75ns)   --->   "%store_ln13 = store i32 %xf_V, i2 %D_0_addr" [./source/kp_502_7.cpp:13]   --->   Operation 140 'store' 'store_ln13' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node xf_V_1)   --->   "%shl_ln13_1 = shl i32 %mul_ln13_3, i32 2" [./source/kp_502_7.cpp:13]   --->   Operation 141 'shl' 'shl_ln13_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (2.18ns) (out node of the LUT)   --->   "%xf_V_1 = sub i32 %mul_ln13_2, i32 %shl_ln13_1" [./source/kp_502_7.cpp:13]   --->   Operation 142 'sub' 'xf_V_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%D_1_addr = getelementptr i32 %D_1, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:13]   --->   Operation 143 'getelementptr' 'D_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (1.75ns)   --->   "%store_ln13 = store i32 %xf_V_1, i2 %D_1_addr" [./source/kp_502_7.cpp:13]   --->   Operation 144 'store' 'store_ln13' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>

State 8 <SV = 7> <Delay = 5.00>
ST_8 : Operation 145 [12/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 145 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 146 [12/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i32 %xf_V_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 146 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.00>
ST_9 : Operation 147 [11/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 147 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 148 [11/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i32 %xf_V_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 148 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 5.00>
ST_10 : Operation 149 [10/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 149 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 150 [10/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i32 %xf_V_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 150 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 5.00>
ST_11 : Operation 151 [9/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 151 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 152 [9/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i32 %xf_V_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 152 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 5.00>
ST_12 : Operation 153 [8/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 153 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 154 [8/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i32 %xf_V_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 154 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 5.00>
ST_13 : Operation 155 [7/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 155 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 156 [7/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i32 %xf_V_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 156 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 5.00>
ST_14 : Operation 157 [6/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 157 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 158 [6/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i32 %xf_V_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 158 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 5.00>
ST_15 : Operation 159 [5/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 159 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 160 [5/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i32 %xf_V_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 160 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 5.00>
ST_16 : Operation 161 [4/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 161 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 162 [4/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i32 %xf_V_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 162 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 5.00>
ST_17 : Operation 163 [3/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 163 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 164 [3/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i32 %xf_V_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 164 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 5.00>
ST_18 : Operation 165 [2/12] (5.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 165 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 166 [2/12] (5.00ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i32 %xf_V_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 166 'call' 'p_Val2_33' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 4.25>
ST_19 : Operation 167 [1/12] (4.25ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 167 'call' 'p_Val2_s' <Predicate = true> <Delay = 4.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 168 [1/12] (4.25ns)   --->   "%p_Val2_33 = call i16 @sqrt_fixed<32, 32>, i32 %xf_V_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 168 'call' 'p_Val2_33' <Predicate = true> <Delay = 4.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 2.18>
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln840 = zext i16 %p_Val2_s"   --->   Operation 169 'zext' 'zext_ln840' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 170 [1/1] (2.18ns)   --->   "%add_ln19 = add i32 %temp_B, i32 %zext_ln840" [./source/kp_502_7.cpp:19]   --->   Operation 170 'add' 'add_ln19' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 171 [1/1] (2.18ns)   --->   "%sub_ln20 = sub i32 %zext_ln840, i32 %temp_B" [./source/kp_502_7.cpp:20]   --->   Operation 171 'sub' 'sub_ln20' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln840_1 = zext i16 %p_Val2_33"   --->   Operation 172 'zext' 'zext_ln840_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 173 [1/1] (2.18ns)   --->   "%add_ln19_1 = add i32 %temp_B_1, i32 %zext_ln840_1" [./source/kp_502_7.cpp:19]   --->   Operation 173 'add' 'add_ln19_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 174 [1/1] (2.18ns)   --->   "%sub_ln20_1 = sub i32 %zext_ln840_1, i32 %temp_B_1" [./source/kp_502_7.cpp:20]   --->   Operation 174 'sub' 'sub_ln20_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.40>
ST_21 : Operation 175 [1/1] (0.00ns)   --->   "%shl_ln19 = shl i32 %temp_A, i32 1" [./source/kp_502_7.cpp:19]   --->   Operation 175 'shl' 'shl_ln19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 176 [36/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 176 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 177 [36/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 177 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln19_1 = shl i32 %temp_A_1, i32 1" [./source/kp_502_7.cpp:19]   --->   Operation 178 'shl' 'shl_ln19_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 179 [36/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 179 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 180 [36/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 180 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.40>
ST_22 : Operation 181 [35/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 181 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 182 [35/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 182 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 183 [35/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 183 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 184 [35/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 184 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.40>
ST_23 : Operation 185 [34/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 185 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 186 [34/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 186 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 187 [34/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 187 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 188 [34/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 188 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.40>
ST_24 : Operation 189 [33/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 189 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 190 [33/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 190 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 191 [33/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 191 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 192 [33/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 192 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.40>
ST_25 : Operation 193 [32/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 193 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 194 [32/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 194 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 195 [32/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 195 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 196 [32/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 196 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.40>
ST_26 : Operation 197 [31/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 197 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 198 [31/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 198 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 199 [31/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 199 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 200 [31/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 200 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.40>
ST_27 : Operation 201 [30/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 201 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 202 [30/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 202 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 203 [30/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 203 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 204 [30/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 204 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.40>
ST_28 : Operation 205 [29/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 205 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 206 [29/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 206 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 207 [29/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 207 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 208 [29/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 208 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.40>
ST_29 : Operation 209 [28/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 209 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 210 [28/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 210 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 211 [28/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 211 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 212 [28/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 212 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.40>
ST_30 : Operation 213 [27/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 213 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 214 [27/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 214 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 215 [27/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 215 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 216 [27/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 216 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.40>
ST_31 : Operation 217 [26/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 217 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 218 [26/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 218 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 219 [26/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 219 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 220 [26/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 220 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.40>
ST_32 : Operation 221 [25/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 221 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 222 [25/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 222 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 223 [25/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 223 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 224 [25/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 224 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.40>
ST_33 : Operation 225 [24/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 225 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 226 [24/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 226 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 227 [24/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 227 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 228 [24/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 228 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.40>
ST_34 : Operation 229 [23/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 229 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 230 [23/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 230 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 231 [23/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 231 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 232 [23/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 232 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.40>
ST_35 : Operation 233 [22/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 233 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 234 [22/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 234 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 235 [22/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 235 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 236 [22/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 236 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.40>
ST_36 : Operation 237 [21/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 237 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 238 [21/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 238 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 239 [21/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 239 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 240 [21/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 240 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.40>
ST_37 : Operation 241 [20/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 241 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 242 [20/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 242 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 243 [20/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 243 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 244 [20/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 244 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.40>
ST_38 : Operation 245 [19/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 245 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 246 [19/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 246 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 247 [19/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 247 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 248 [19/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 248 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.40>
ST_39 : Operation 249 [18/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 249 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 250 [18/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 250 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 251 [18/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 251 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 252 [18/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 252 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.40>
ST_40 : Operation 253 [17/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 253 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 254 [17/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 254 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 255 [17/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 255 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 256 [17/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 256 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.40>
ST_41 : Operation 257 [16/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 257 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 258 [16/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 258 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 259 [16/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 259 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 260 [16/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 260 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.40>
ST_42 : Operation 261 [15/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 261 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 262 [15/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 262 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 263 [15/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 263 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 264 [15/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 264 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.40>
ST_43 : Operation 265 [14/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 265 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 266 [14/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 266 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 267 [14/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 267 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 268 [14/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 268 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.40>
ST_44 : Operation 269 [13/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 269 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 270 [13/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 270 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 271 [13/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 271 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 272 [13/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 272 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.40>
ST_45 : Operation 273 [12/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 273 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 274 [12/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 274 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 275 [12/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 275 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 276 [12/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 276 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.40>
ST_46 : Operation 277 [11/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 277 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 278 [11/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 278 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 279 [11/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 279 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 280 [11/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 280 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.40>
ST_47 : Operation 281 [10/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 281 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 282 [10/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 282 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 283 [10/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 283 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 284 [10/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 284 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.40>
ST_48 : Operation 285 [9/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 285 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 286 [9/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 286 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 287 [9/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 287 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 288 [9/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 288 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.40>
ST_49 : Operation 289 [8/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 289 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 290 [8/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 290 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 291 [8/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 291 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 292 [8/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 292 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.40>
ST_50 : Operation 293 [7/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 293 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 294 [7/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 294 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 295 [7/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 295 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 296 [7/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 296 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.40>
ST_51 : Operation 297 [6/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 297 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 298 [6/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 298 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 299 [6/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 299 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 300 [6/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 300 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.40>
ST_52 : Operation 301 [5/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 301 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 302 [5/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 302 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 303 [5/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 303 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 304 [5/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 304 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.40>
ST_53 : Operation 305 [4/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 305 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 306 [4/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 306 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 307 [4/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 307 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 308 [4/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 308 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.40>
ST_54 : Operation 309 [3/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 309 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 310 [3/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 310 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 311 [3/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 311 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 312 [3/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 312 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.40>
ST_55 : Operation 313 [2/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 313 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 314 [2/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 314 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 315 [2/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 315 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 316 [2/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 316 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.40>
ST_56 : Operation 317 [1/36] (3.40ns)   --->   "%sdiv_ln19_1 = sdiv i32 %add_ln19, i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 317 'sdiv' 'sdiv_ln19_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 318 [1/36] (3.40ns)   --->   "%sdiv_ln20 = sdiv i32 %sub_ln20, i32 %shl_ln19" [./source/kp_502_7.cpp:20]   --->   Operation 318 'sdiv' 'sdiv_ln20' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 319 [1/36] (3.40ns)   --->   "%sdiv_ln19 = sdiv i32 %add_ln19_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 319 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 320 [1/36] (3.40ns)   --->   "%sdiv_ln20_1 = sdiv i32 %sub_ln20_1, i32 %shl_ln19_1" [./source/kp_502_7.cpp:20]   --->   Operation 320 'sdiv' 'sdiv_ln20_1' <Predicate = true> <Delay = 3.40> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.93>
ST_57 : Operation 321 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/kp_502_7.cpp:8]   --->   Operation 321 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 322 [1/1] (2.18ns)   --->   "%sub_ln19 = sub i32 0, i32 %sdiv_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 322 'sub' 'sub_ln19' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 323 [1/1] (0.00ns)   --->   "%X1_0_addr = getelementptr i32 %X1_0, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:19]   --->   Operation 323 'getelementptr' 'X1_0_addr' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 324 [1/1] (1.75ns)   --->   "%store_ln19 = store i32 %sub_ln19, i2 %X1_0_addr" [./source/kp_502_7.cpp:19]   --->   Operation 324 'store' 'store_ln19' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_57 : Operation 325 [1/1] (0.00ns)   --->   "%X2_0_addr = getelementptr i32 %X2_0, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:20]   --->   Operation 325 'getelementptr' 'X2_0_addr' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 326 [1/1] (1.75ns)   --->   "%store_ln20 = store i32 %sdiv_ln20, i2 %X2_0_addr" [./source/kp_502_7.cpp:20]   --->   Operation 326 'store' 'store_ln20' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_57 : Operation 327 [1/1] (2.18ns)   --->   "%sub_ln19_1 = sub i32 0, i32 %sdiv_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 327 'sub' 'sub_ln19_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 328 [1/1] (0.00ns)   --->   "%X1_1_addr = getelementptr i32 %X1_1, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:19]   --->   Operation 328 'getelementptr' 'X1_1_addr' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 329 [1/1] (1.75ns)   --->   "%store_ln19 = store i32 %sub_ln19_1, i2 %X1_1_addr" [./source/kp_502_7.cpp:19]   --->   Operation 329 'store' 'store_ln19' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_57 : Operation 330 [1/1] (0.00ns)   --->   "%X2_1_addr = getelementptr i32 %X2_1, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:20]   --->   Operation 330 'getelementptr' 'X2_1_addr' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 331 [1/1] (1.75ns)   --->   "%store_ln20 = store i32 %sdiv_ln20_1, i2 %X2_1_addr" [./source/kp_502_7.cpp:20]   --->   Operation 331 'store' 'store_ln20' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_57 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx84.case.0"   --->   Operation 332 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ C_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ C_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ X1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ X1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ X2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ X2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ D_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ D_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln8         (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln8            (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
i_1               (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp               (bitselect        ) [ 0011111111111111111111111111111111111111111111111111111111]
empty             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln8            (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
lshr_ln9          (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln9          (zext             ) [ 0001111111111111111111111111111111111111111111111111111111]
B_0_addr          (getelementptr    ) [ 0001000000000000000000000000000000000000000000000000000000]
A_0_addr          (getelementptr    ) [ 0001000000000000000000000000000000000000000000000000000000]
C_0_addr          (getelementptr    ) [ 0001000000000000000000000000000000000000000000000000000000]
B_1_addr          (getelementptr    ) [ 0001000000000000000000000000000000000000000000000000000000]
A_1_addr          (getelementptr    ) [ 0001000000000000000000000000000000000000000000000000000000]
C_1_addr          (getelementptr    ) [ 0001000000000000000000000000000000000000000000000000000000]
add_ln8           (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln8         (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
ret_ln22          (ret              ) [ 0000000000000000000000000000000000000000000000000000000000]
temp_B            (load             ) [ 0000111111111111111110000000000000000000000000000000000000]
temp_A            (load             ) [ 0000111111111111111111000000000000000000000000000000000000]
C_0_load          (load             ) [ 0000111000000000000000000000000000000000000000000000000000]
temp_B_1          (load             ) [ 0000111111111111111110000000000000000000000000000000000000]
temp_A_1          (load             ) [ 0000111111111111111111000000000000000000000000000000000000]
C_1_load          (load             ) [ 0000111000000000000000000000000000000000000000000000000000]
mul_ln13          (mul              ) [ 0000000100000000000000000000000000000000000000000000000000]
mul_ln13_1        (mul              ) [ 0000000100000000000000000000000000000000000000000000000000]
mul_ln13_2        (mul              ) [ 0000000100000000000000000000000000000000000000000000000000]
mul_ln13_3        (mul              ) [ 0000000100000000000000000000000000000000000000000000000000]
shl_ln13          (shl              ) [ 0000000000000000000000000000000000000000000000000000000000]
xf_V              (sub              ) [ 0000000011111111111100000000000000000000000000000000000000]
D_0_addr          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln13        (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
shl_ln13_1        (shl              ) [ 0000000000000000000000000000000000000000000000000000000000]
xf_V_1            (sub              ) [ 0000000011111111111100000000000000000000000000000000000000]
D_1_addr          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln13        (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
p_Val2_s          (call             ) [ 0000000000000000000010000000000000000000000000000000000000]
p_Val2_33         (call             ) [ 0000000000000000000010000000000000000000000000000000000000]
zext_ln840        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln19          (add              ) [ 0000000000000000000001111111111111111111111111111111111110]
sub_ln20          (sub              ) [ 0000000000000000000001111111111111111111111111111111111110]
zext_ln840_1      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln19_1        (add              ) [ 0000000000000000000001111111111111111111111111111111111110]
sub_ln20_1        (sub              ) [ 0000000000000000000001111111111111111111111111111111111110]
shl_ln19          (shl              ) [ 0000000000000000000000111111111111111111111111111111111110]
shl_ln19_1        (shl              ) [ 0000000000000000000000111111111111111111111111111111111110]
sdiv_ln19_1       (sdiv             ) [ 0000000000000000000000000000000000000000000000000000000001]
sdiv_ln20         (sdiv             ) [ 0000000000000000000000000000000000000000000000000000000001]
sdiv_ln19         (sdiv             ) [ 0000000000000000000000000000000000000000000000000000000001]
sdiv_ln20_1       (sdiv             ) [ 0000000000000000000000000000000000000000000000000000000001]
specloopname_ln8  (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
sub_ln19          (sub              ) [ 0000000000000000000000000000000000000000000000000000000000]
X1_0_addr         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln19        (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
X2_0_addr         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln20        (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
sub_ln19_1        (sub              ) [ 0000000000000000000000000000000000000000000000000000000000]
X1_1_addr         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln19        (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
X2_1_addr         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln20        (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="X1_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X1_0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="X1_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X1_1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="X2_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X2_0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="X2_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X2_1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="D_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="D_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sqrt_fixed<32, 32>"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="B_0_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="2" slack="0"/>
<pin id="82" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_0_addr/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="2" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_B/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="A_0_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="2" slack="0"/>
<pin id="95" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="2" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_A/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="C_0_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="2" slack="0"/>
<pin id="108" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_addr/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="2" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_0_load/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="B_1_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="2" slack="0"/>
<pin id="121" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_1_addr/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="2" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_B_1/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="A_1_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="2" slack="0"/>
<pin id="134" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_A_1/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="C_1_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="2" slack="0"/>
<pin id="147" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_1_addr/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_1_load/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="D_0_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="2" slack="5"/>
<pin id="160" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_0_addr/7 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln13_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="2" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/7 "/>
</bind>
</comp>

<comp id="169" class="1004" name="D_1_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="2" slack="5"/>
<pin id="173" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_1_addr/7 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln13_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/7 "/>
</bind>
</comp>

<comp id="182" class="1004" name="X1_0_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="2" slack="55"/>
<pin id="186" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X1_0_addr/57 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln19_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="2" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/57 "/>
</bind>
</comp>

<comp id="195" class="1004" name="X2_0_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="2" slack="55"/>
<pin id="199" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X2_0_addr/57 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln20_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="1"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/57 "/>
</bind>
</comp>

<comp id="208" class="1004" name="X1_1_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="2" slack="55"/>
<pin id="212" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X1_1_addr/57 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln19_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/57 "/>
</bind>
</comp>

<comp id="221" class="1004" name="X2_1_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="2" slack="55"/>
<pin id="225" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X2_1_addr/57 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln20_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="1"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/57 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_sqrt_fixed_32_32_s_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="1"/>
<pin id="237" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s/8 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_sqrt_fixed_32_32_s_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="1"/>
<pin id="242" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_33/8 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln8_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="i_1_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="1"/>
<pin id="251" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="4" slack="0"/>
<pin id="255" dir="0" index="2" bw="3" slack="0"/>
<pin id="256" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="lshr_ln9_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="0"/>
<pin id="262" dir="0" index="1" bw="4" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="0" index="3" bw="3" slack="0"/>
<pin id="265" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln9/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln9_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln8_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="0" index="1" bw="3" slack="0"/>
<pin id="283" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln8_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="4" slack="1"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="0" index="1" bw="32" slack="1"/>
<pin id="294" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="0" index="1" bw="32" slack="1"/>
<pin id="298" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_1/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="0" index="1" bw="32" slack="1"/>
<pin id="302" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_2/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="0" index="1" bw="32" slack="1"/>
<pin id="306" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_3/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="shl_ln13_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="0" index="1" bw="3" slack="0"/>
<pin id="310" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln13/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="xf_V_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="xf_V/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="shl_ln13_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="0" index="1" bw="3" slack="0"/>
<pin id="321" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln13_1/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="xf_V_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="xf_V_1/7 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln840_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln840/20 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln19_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="17"/>
<pin id="334" dir="0" index="1" bw="16" slack="0"/>
<pin id="335" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/20 "/>
</bind>
</comp>

<comp id="337" class="1004" name="sub_ln20_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="17"/>
<pin id="340" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln20/20 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln840_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln840_1/20 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln19_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="17"/>
<pin id="347" dir="0" index="1" bw="16" slack="0"/>
<pin id="348" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_1/20 "/>
</bind>
</comp>

<comp id="350" class="1004" name="sub_ln20_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="17"/>
<pin id="353" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln20_1/20 "/>
</bind>
</comp>

<comp id="355" class="1004" name="shl_ln19_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="18"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln19/21 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln19_1/21 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln20/21 "/>
</bind>
</comp>

<comp id="370" class="1004" name="shl_ln19_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="18"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln19_1/21 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln19/21 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln20_1/21 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sub_ln19_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="1"/>
<pin id="388" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln19/57 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sub_ln19_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="1"/>
<pin id="394" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln19_1/57 "/>
</bind>
</comp>

<comp id="397" class="1005" name="i_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="407" class="1005" name="zext_ln9_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="64" slack="5"/>
<pin id="409" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln9 "/>
</bind>
</comp>

<comp id="417" class="1005" name="B_0_addr_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="2" slack="1"/>
<pin id="419" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="B_0_addr "/>
</bind>
</comp>

<comp id="422" class="1005" name="A_0_addr_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="2" slack="1"/>
<pin id="424" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="A_0_addr "/>
</bind>
</comp>

<comp id="427" class="1005" name="C_0_addr_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="2" slack="1"/>
<pin id="429" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="C_0_addr "/>
</bind>
</comp>

<comp id="432" class="1005" name="B_1_addr_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="2" slack="1"/>
<pin id="434" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="B_1_addr "/>
</bind>
</comp>

<comp id="437" class="1005" name="A_1_addr_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="2" slack="1"/>
<pin id="439" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr "/>
</bind>
</comp>

<comp id="442" class="1005" name="C_1_addr_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="2" slack="1"/>
<pin id="444" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="C_1_addr "/>
</bind>
</comp>

<comp id="447" class="1005" name="temp_B_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_B "/>
</bind>
</comp>

<comp id="455" class="1005" name="temp_A_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="1"/>
<pin id="457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_A "/>
</bind>
</comp>

<comp id="461" class="1005" name="C_0_load_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_0_load "/>
</bind>
</comp>

<comp id="466" class="1005" name="temp_B_1_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_B_1 "/>
</bind>
</comp>

<comp id="474" class="1005" name="temp_A_1_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_A_1 "/>
</bind>
</comp>

<comp id="480" class="1005" name="C_1_load_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_1_load "/>
</bind>
</comp>

<comp id="485" class="1005" name="mul_ln13_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13 "/>
</bind>
</comp>

<comp id="490" class="1005" name="mul_ln13_1_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="1"/>
<pin id="492" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13_1 "/>
</bind>
</comp>

<comp id="495" class="1005" name="mul_ln13_2_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13_2 "/>
</bind>
</comp>

<comp id="500" class="1005" name="mul_ln13_3_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13_3 "/>
</bind>
</comp>

<comp id="505" class="1005" name="xf_V_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xf_V "/>
</bind>
</comp>

<comp id="510" class="1005" name="xf_V_1_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="1"/>
<pin id="512" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xf_V_1 "/>
</bind>
</comp>

<comp id="515" class="1005" name="p_Val2_s_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="16" slack="1"/>
<pin id="517" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="520" class="1005" name="p_Val2_33_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="16" slack="1"/>
<pin id="522" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_33 "/>
</bind>
</comp>

<comp id="525" class="1005" name="add_ln19_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="530" class="1005" name="sub_ln20_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln20 "/>
</bind>
</comp>

<comp id="535" class="1005" name="add_ln19_1_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="1"/>
<pin id="537" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_1 "/>
</bind>
</comp>

<comp id="540" class="1005" name="sub_ln20_1_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln20_1 "/>
</bind>
</comp>

<comp id="545" class="1005" name="shl_ln19_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln19 "/>
</bind>
</comp>

<comp id="551" class="1005" name="shl_ln19_1_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln19_1 "/>
</bind>
</comp>

<comp id="557" class="1005" name="sdiv_ln19_1_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln19_1 "/>
</bind>
</comp>

<comp id="562" class="1005" name="sdiv_ln20_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln20 "/>
</bind>
</comp>

<comp id="567" class="1005" name="sdiv_ln19_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="1"/>
<pin id="569" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln19 "/>
</bind>
</comp>

<comp id="572" class="1005" name="sdiv_ln20_1_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="1"/>
<pin id="574" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln20_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="24" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="64" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="64" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="64" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="64" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="64" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="64" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="64" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="64" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="64" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="16" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="64" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="64" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="208" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="18" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="64" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="221" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="68" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="68" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="50" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="257"><net_src comp="52" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="249" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="54" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="266"><net_src comp="60" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="249" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="24" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="62" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="273"><net_src comp="260" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="276"><net_src comp="270" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="277"><net_src comp="270" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="279"><net_src comp="270" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="284"><net_src comp="249" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="66" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="311"><net_src comp="62" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="307" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="317"><net_src comp="312" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="322"><net_src comp="62" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="318" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="328"><net_src comp="323" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="336"><net_src comp="329" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="329" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="349"><net_src comp="342" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="342" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="24" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="355" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="355" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="24" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="370" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="370" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="34" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="385" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="395"><net_src comp="34" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="391" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="400"><net_src comp="74" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="403"><net_src comp="397" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="410"><net_src comp="270" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="413"><net_src comp="407" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="414"><net_src comp="407" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="415"><net_src comp="407" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="416"><net_src comp="407" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="420"><net_src comp="78" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="425"><net_src comp="91" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="430"><net_src comp="104" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="435"><net_src comp="117" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="440"><net_src comp="130" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="445"><net_src comp="143" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="450"><net_src comp="85" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="453"><net_src comp="447" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="454"><net_src comp="447" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="458"><net_src comp="98" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="464"><net_src comp="111" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="469"><net_src comp="124" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="472"><net_src comp="466" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="473"><net_src comp="466" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="477"><net_src comp="137" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="483"><net_src comp="150" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="488"><net_src comp="291" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="493"><net_src comp="295" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="498"><net_src comp="299" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="503"><net_src comp="303" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="508"><net_src comp="312" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="513"><net_src comp="323" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="518"><net_src comp="234" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="523"><net_src comp="239" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="528"><net_src comp="332" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="533"><net_src comp="337" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="538"><net_src comp="345" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="543"><net_src comp="350" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="548"><net_src comp="355" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="554"><net_src comp="370" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="556"><net_src comp="551" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="560"><net_src comp="360" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="565"><net_src comp="365" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="570"><net_src comp="375" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="575"><net_src comp="380" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="228" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X1_0 | {57 }
	Port: X1_1 | {57 }
	Port: X2_0 | {57 }
	Port: X2_1 | {57 }
	Port: D_0 | {7 }
	Port: D_1 | {7 }
 - Input state : 
	Port: kp_502_7 : A_0 | {2 3 }
	Port: kp_502_7 : A_1 | {2 3 }
	Port: kp_502_7 : B_0 | {2 3 }
	Port: kp_502_7 : B_1 | {2 3 }
	Port: kp_502_7 : C_0 | {2 3 }
	Port: kp_502_7 : C_1 | {2 3 }
  - Chain level:
	State 1
		store_ln8 : 1
	State 2
		tmp : 1
		br_ln8 : 2
		lshr_ln9 : 1
		zext_ln9 : 2
		B_0_addr : 3
		temp_B : 4
		A_0_addr : 3
		temp_A : 4
		C_0_addr : 3
		C_0_load : 4
		B_1_addr : 3
		temp_B_1 : 4
		A_1_addr : 3
		temp_A_1 : 4
		C_1_addr : 3
		C_1_load : 4
		add_ln8 : 1
		store_ln8 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
		store_ln13 : 1
		store_ln13 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		add_ln19 : 1
		sub_ln20 : 1
		add_ln19_1 : 1
		sub_ln20_1 : 1
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
		store_ln19 : 1
		store_ln20 : 1
		store_ln19 : 1
		store_ln20 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   call   | grp_sqrt_fixed_32_32_s_fu_234 |    0    |   707   |   1351  |
|          | grp_sqrt_fixed_32_32_s_fu_239 |    0    |   707   |   1351  |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_360          |    0    |   394   |   238   |
|   sdiv   |           grp_fu_365          |    0    |   394   |   238   |
|          |           grp_fu_375          |    0    |   394   |   238   |
|          |           grp_fu_380          |    0    |   394   |   238   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_291          |    3    |   166   |    49   |
|    mul   |           grp_fu_295          |    3    |   166   |    49   |
|          |           grp_fu_299          |    3    |   166   |    49   |
|          |           grp_fu_303          |    3    |   166   |    49   |
|----------|-------------------------------|---------|---------|---------|
|          |          xf_V_fu_312          |    0    |    0    |    39   |
|          |         xf_V_1_fu_323         |    0    |    0    |    39   |
|    sub   |        sub_ln20_fu_337        |    0    |    0    |    39   |
|          |       sub_ln20_1_fu_350       |    0    |    0    |    39   |
|          |        sub_ln19_fu_385        |    0    |    0    |    39   |
|          |       sub_ln19_1_fu_391       |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|          |         add_ln8_fu_280        |    0    |    0    |    13   |
|    add   |        add_ln19_fu_332        |    0    |    0    |    39   |
|          |       add_ln19_1_fu_345       |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
| bitselect|           tmp_fu_252          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|        lshr_ln9_fu_260        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln9_fu_270        |    0    |    0    |    0    |
|   zext   |       zext_ln840_fu_329       |    0    |    0    |    0    |
|          |      zext_ln840_1_fu_342      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        shl_ln13_fu_307        |    0    |    0    |    0    |
|    shl   |       shl_ln13_1_fu_318       |    0    |    0    |    0    |
|          |        shl_ln19_fu_355        |    0    |    0    |    0    |
|          |       shl_ln19_1_fu_370       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    12   |   3654  |   4175  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  A_0_addr_reg_422 |    2   |
|  A_1_addr_reg_437 |    2   |
|  B_0_addr_reg_417 |    2   |
|  B_1_addr_reg_432 |    2   |
|  C_0_addr_reg_427 |    2   |
|  C_0_load_reg_461 |   32   |
|  C_1_addr_reg_442 |    2   |
|  C_1_load_reg_480 |   32   |
| add_ln19_1_reg_535|   32   |
|  add_ln19_reg_525 |   32   |
|     i_reg_397     |    4   |
| mul_ln13_1_reg_490|   32   |
| mul_ln13_2_reg_495|   32   |
| mul_ln13_3_reg_500|   32   |
|  mul_ln13_reg_485 |   32   |
| p_Val2_33_reg_520 |   16   |
|  p_Val2_s_reg_515 |   16   |
|sdiv_ln19_1_reg_557|   32   |
| sdiv_ln19_reg_567 |   32   |
|sdiv_ln20_1_reg_572|   32   |
| sdiv_ln20_reg_562 |   32   |
| shl_ln19_1_reg_551|   32   |
|  shl_ln19_reg_545 |   32   |
| sub_ln20_1_reg_540|   32   |
|  sub_ln20_reg_530 |   32   |
|  temp_A_1_reg_474 |   32   |
|   temp_A_reg_455  |   32   |
|  temp_B_1_reg_466 |   32   |
|   temp_B_reg_447  |   32   |
|   xf_V_1_reg_510  |   32   |
|    xf_V_reg_505   |   32   |
|  zext_ln9_reg_407 |   64   |
+-------------------+--------+
|       Total       |   816  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_85 |  p0  |   2  |   2  |    4   ||    9    |
|  grp_access_fu_98 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_111 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_124 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_137 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_150 |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_360    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_365    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_375    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_380    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   280  ||  13.24  ||    90   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |  3654  |  4175  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   90   |
|  Register |    -   |    -   |   816  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   13   |  4470  |  4265  |
+-----------+--------+--------+--------+--------+
