// Seed: 4096387516
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout supply1 id_1;
  assign id_1 = 1;
  wire id_5;
  ;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd5
) (
    input tri1 _id_0,
    output supply1 id_1,
    inout uwire id_2,
    output wand id_3,
    input tri1 id_4,
    output wor id_5,
    input uwire id_6,
    output wand id_7,
    input wor id_8,
    output supply0 id_9
);
  logic [-1 'b0 : -1  ==  id_0] id_11;
  wand id_12 = 1;
  module_0 modCall_1 (
      id_12,
      id_11,
      id_11,
      id_11
  );
  wire id_13;
endmodule
