// Seed: 314843612
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_11 = 32'd13
) (
    input wand id_0,
    input wand id_1,
    input supply1 id_2,
    output logic id_3,
    output tri0 id_4,
    input supply0 id_5,
    output tri1 id_6,
    input wire id_7
);
  logic id_9;
  logic id_10, _id_11;
  wor id_12;
  xor primCall (id_3, id_15, id_1, id_10, id_12, id_7, id_13, id_11, id_0, id_5, id_14, id_2);
  wire id_13;
  localparam id_14 = 1 !== 1;
  always @(posedge 1 or posedge 1'b0);
  assign id_10 = id_14;
  logic [7:0] id_15;
  timeunit 1ps;
  assign id_13 = -1;
  assign id_11 = id_14;
  initial begin : LABEL_0
    $unsigned(id_11);
    ;
  end
  assign id_9 = id_1;
  module_0 modCall_1 (
      id_13,
      id_14,
      id_14,
      id_13,
      id_9
  );
  wire id_16;
  wire [1 : -1] id_17;
  assign id_12 = id_14;
  assign id_12 = 1'b0;
  initial begin : LABEL_1
    id_15[(1)] <= id_11;
  end
  wire [-1 : id_11] id_18;
  wire id_19;
  ;
  logic id_20;
  final begin : LABEL_2
    id_3 <= 1;
  end
  assign id_10 = -1;
endmodule
