{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 08 15:52:34 2010 " "Info: Processing started: Wed Sep 08 15:52:34 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_BaseProject -c DE2_BaseProject " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_BaseProject -c DE2_BaseProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_top.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file de2_top.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_TOP " "Info: Found entity 1: DE2_TOP" {  } { { "DE2_TOP.vhd" "" { Text "//Expo.campus.mcgill.ca/Home3/ECE/fleduc3/Desktop/431 files/demo stuff/DE2_BaseProject/DE2_TOP.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_top_archstructural.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file de2_top_archstructural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_TOP-Structural_Basic " "Info: Found design unit 1: DE2_TOP-Structural_Basic" {  } { { "DE2_TOP_archStructural.vhd" "" { Text "//Expo.campus.mcgill.ca/Home3/ECE/fleduc3/Desktop/431 files/demo stuff/DE2_BaseProject/DE2_TOP_archStructural.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_TOP " "Info: Elaborating entity \"DE2_TOP\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLOCK_50_s DE2_TOP_archStructural.vhd(24) " "Warning (10036): Verilog HDL or VHDL warning at DE2_TOP_archStructural.vhd(24): object \"CLOCK_50_s\" assigned a value but never read" {  } { { "DE2_TOP_archStructural.vhd" "" { Text "//Expo.campus.mcgill.ca/Home3/ECE/fleduc3/Desktop/431 files/demo stuff/DE2_BaseProject/DE2_TOP_archStructural.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXT_CLOCK_s DE2_TOP_archStructural.vhd(25) " "Warning (10036): Verilog HDL or VHDL warning at DE2_TOP_archStructural.vhd(25): object \"EXT_CLOCK_s\" assigned a value but never read" {  } { { "DE2_TOP_archStructural.vhd" "" { Text "//Expo.campus.mcgill.ca/Home3/ECE/fleduc3/Desktop/431 files/demo stuff/DE2_BaseProject/DE2_TOP_archStructural.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "KEY_s DE2_TOP_archStructural.vhd(27) " "Warning (10036): Verilog HDL or VHDL warning at DE2_TOP_archStructural.vhd(27): object \"KEY_s\" assigned a value but never read" {  } { { "DE2_TOP_archStructural.vhd" "" { Text "//Expo.campus.mcgill.ca/Home3/ECE/fleduc3/Desktop/431 files/demo stuff/DE2_BaseProject/DE2_TOP_archStructural.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SW_s DE2_TOP_archStructural.vhd(29) " "Warning (10036): Verilog HDL or VHDL warning at DE2_TOP_archStructural.vhd(29): object \"SW_s\" assigned a value but never read" {  } { { "DE2_TOP_archStructural.vhd" "" { Text "//Expo.campus.mcgill.ca/Home3/ECE/fleduc3/Desktop/431 files/demo stuff/DE2_BaseProject/DE2_TOP_archStructural.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UART_RXD_s DE2_TOP_archStructural.vhd(31) " "Warning (10036): Verilog HDL or VHDL warning at DE2_TOP_archStructural.vhd(31): object \"UART_RXD_s\" assigned a value but never read" {  } { { "DE2_TOP_archStructural.vhd" "" { Text "//Expo.campus.mcgill.ca/Home3/ECE/fleduc3/Desktop/431 files/demo stuff/DE2_BaseProject/DE2_TOP_archStructural.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IRDA_RXD_s DE2_TOP_archStructural.vhd(33) " "Warning (10036): Verilog HDL or VHDL warning at DE2_TOP_archStructural.vhd(33): object \"IRDA_RXD_s\" assigned a value but never read" {  } { { "DE2_TOP_archStructural.vhd" "" { Text "//Expo.campus.mcgill.ca/Home3/ECE/fleduc3/Desktop/431 files/demo stuff/DE2_BaseProject/DE2_TOP_archStructural.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OTG_INT0_s DE2_TOP_archStructural.vhd(35) " "Warning (10036): Verilog HDL or VHDL warning at DE2_TOP_archStructural.vhd(35): object \"OTG_INT0_s\" assigned a value but never read" {  } { { "DE2_TOP_archStructural.vhd" "" { Text "//Expo.campus.mcgill.ca/Home3/ECE/fleduc3/Desktop/431 files/demo stuff/DE2_BaseProject/DE2_TOP_archStructural.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OTG_INT1_s DE2_TOP_archStructural.vhd(36) " "Warning (10036): Verilog HDL or VHDL warning at DE2_TOP_archStructural.vhd(36): object \"OTG_INT1_s\" assigned a value but never read" {  } { { "DE2_TOP_archStructural.vhd" "" { Text "//Expo.campus.mcgill.ca/Home3/ECE/fleduc3/Desktop/431 files/demo stuff/DE2_BaseProject/DE2_TOP_archStructural.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OTG_DREQ0_s DE2_TOP_archStructural.vhd(37) " "Warning (10036): Verilog HDL or VHDL warning at DE2_TOP_archStructural.vhd(37): object \"OTG_DREQ0_s\" assigned a value but never read" {  } { { "DE2_TOP_archStructural.vhd" "" { Text "//Expo.campus.mcgill.ca/Home3/ECE/fleduc3/Desktop/431 files/demo stuff/DE2_BaseProject/DE2_TOP_archStructural.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OTG_DREQ1_s DE2_TOP_archStructural.vhd(38) " "Warning (10036): Verilog HDL or VHDL warning at DE2_TOP_archStructural.vhd(38): object \"OTG_DREQ1_s\" assigned a value but never read" {  } { { "DE2_TOP_archStructural.vhd" "" { Text "//Expo.campus.mcgill.ca/Home3/ECE/fleduc3/Desktop/431 files/demo stuff/DE2_BaseProject/DE2_TOP_archStructural.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TDI_s DE2_TOP_archStructural.vhd(40) " "Warning (10036): Verilog HDL or VHDL warning at DE2_TOP_archStructural.vhd(40): object \"TDI_s\" assigned a value but never read" {  } { { "DE2_TOP_archStructural.vhd" "" { Text "//Expo.campus.mcgill.ca/Home3/ECE/fleduc3/Desktop/431 files/demo stuff/DE2_BaseProject/DE2_TOP_archStructural.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TCK_s DE2_TOP_archStructural.vhd(41) " "Warning (10036): Verilog HDL or VHDL warning at DE2_TOP_archStructural.vhd(41): object \"TCK_s\" assigned a value but never read" {  } { { "DE2_TOP_archStructural.vhd" "" { Text "//Expo.campus.mcgill.ca/Home3/ECE/fleduc3/Desktop/431 files/demo stuff/DE2_BaseProject/DE2_TOP_archStructural.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TCS_s DE2_TOP_archStructural.vhd(42) " "Warning (10036): Verilog HDL or VHDL warning at DE2_TOP_archStructural.vhd(42): object \"TCS_s\" assigned a value but never read" {  } { { "DE2_TOP_archStructural.vhd" "" { Text "//Expo.campus.mcgill.ca/Home3/ECE/fleduc3/Desktop/431 files/demo stuff/DE2_BaseProject/DE2_TOP_archStructural.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PS2_DAT_s DE2_TOP_archStructural.vhd(44) " "Warning (10036): Verilog HDL or VHDL warning at DE2_TOP_archStructural.vhd(44): object \"PS2_DAT_s\" assigned a value but never read" {  } { { "DE2_TOP_archStructural.vhd" "" { Text "//Expo.campus.mcgill.ca/Home3/ECE/fleduc3/Desktop/431 files/demo stuff/DE2_BaseProject/DE2_TOP_archStructural.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PS2_CLK_s DE2_TOP_archStructural.vhd(45) " "Warning (10036): Verilog HDL or VHDL warning at DE2_TOP_archStructural.vhd(45): object \"PS2_CLK_s\" assigned a value but never read" {  } { { "DE2_TOP_archStructural.vhd" "" { Text "//Expo.campus.mcgill.ca/Home3/ECE/fleduc3/Desktop/431 files/demo stuff/DE2_BaseProject/DE2_TOP_archStructural.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ENET_INT_s DE2_TOP_archStructural.vhd(47) " "Warning (10036): Verilog HDL or VHDL warning at DE2_TOP_archStructural.vhd(47): object \"ENET_INT_s\" assigned a value but never read" {  } { { "DE2_TOP_archStructural.vhd" "" { Text "//Expo.campus.mcgill.ca/Home3/ECE/fleduc3/Desktop/431 files/demo stuff/DE2_BaseProject/DE2_TOP_archStructural.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AUD_ADCDAT_s DE2_TOP_archStructural.vhd(49) " "Warning (10036): Verilog HDL or VHDL warning at DE2_TOP_archStructural.vhd(49): object \"AUD_ADCDAT_s\" assigned a value but never read" {  } { { "DE2_TOP_archStructural.vhd" "" { Text "//Expo.campus.mcgill.ca/Home3/ECE/fleduc3/Desktop/431 files/demo stuff/DE2_BaseProject/DE2_TOP_archStructural.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TD_HS_s DE2_TOP_archStructural.vhd(51) " "Warning (10036): Verilog HDL or VHDL warning at DE2_TOP_archStructural.vhd(51): object \"TD_HS_s\" assigned a value but never read" {  } { { "DE2_TOP_archStructural.vhd" "" { Text "//Expo.campus.mcgill.ca/Home3/ECE/fleduc3/Desktop/431 files/demo stuff/DE2_BaseProject/DE2_TOP_archStructural.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TD_VS_s DE2_TOP_archStructural.vhd(52) " "Warning (10036): Verilog HDL or VHDL warning at DE2_TOP_archStructural.vhd(52): object \"TD_VS_s\" assigned a value but never read" {  } { { "DE2_TOP_archStructural.vhd" "" { Text "//Expo.campus.mcgill.ca/Home3/ECE/fleduc3/Desktop/431 files/demo stuff/DE2_BaseProject/DE2_TOP_archStructural.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Error" "EMSG_PDB_INVALID_PATH" "/Desktop/431 files/demo stuff/DE2_BaseProject/db/DE2_BaseProject.(0).cnf.cdb.wrk " "Error: Can't find database file /Desktop/431 files/demo stuff/DE2_BaseProject/db/DE2_BaseProject.(0).cnf.cdb.wrk" {  } {  } 0 0 "Can't find database file %1!s!" 0 0 "" 0 -1}
{ "Error" "EMSG_PDB_INVALID_PATH" "/Desktop/431 files/demo stuff/DE2_BaseProject/db/DE2_BaseProject.(0).cnf.cdb.wrk " "Error: Can't find database file /Desktop/431 files/demo stuff/DE2_BaseProject/db/DE2_BaseProject.(0).cnf.cdb.wrk" {  } {  } 0 0 "Can't find database file %1!s!" 0 0 "" 0 -1}
