{"vcs1":{"timestamp_begin":1684311702.128453286, "rt":1.30, "ut":0.40, "st":0.21}}
{"vcselab":{"timestamp_begin":1684311703.516382441, "rt":1.25, "ut":0.44, "st":0.16}}
{"link":{"timestamp_begin":1684311704.835292661, "rt":0.45, "ut":0.22, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684311701.480356211}
{"VCS_COMP_START_TIME": 1684311701.480356211}
{"VCS_COMP_END_TIME": 1684311706.900401170}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330588}}
{"stitch_vcselab": {"peak_mem": 211964}}
