##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: ADC_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_theACLK                  | N/A                   | Target: 0.52 MHz    | 
Clock: ADC_theACLK(fixed-function)  | N/A                   | Target: 0.52 MHz    | 
Clock: CyBUS_CLK                    | Frequency: 46.67 MHz  | Target: 24.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 24.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz   | 
Clock: \ADC:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 
Clock: timer_clock                  | N/A                   | Target: 0.00 MHz    | 
Clock: timer_clock(fixed-function)  | N/A                   | Target: 0.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK     CyBUS_CLK      41666.7          20239       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase  
-------------  ------------  ----------------  
QUAD_A(0)_PAD  14385         CyBUS_CLK:R       
QUAD_B(0)_PAD  15386         CyBUS_CLK:R       


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
ENC_B(0)_PAD      25394         CyBUS_CLK:R                  
ENC_G(0)_PAD      22655         CyBUS_CLK:R                  
ENC_R(0)_PAD      23023         CyBUS_CLK:R                  
LCD_B(0)_PAD      24958         CyBUS_CLK:R                  
LCD_G(0)_PAD      23920         CyBUS_CLK:R                  
LCD_R(0)_PAD      23600         CyBUS_CLK:R                  
SCL(0)_PAD:out    25483         CyBUS_CLK(fixed-function):R  
SDA(0)_PAD:out    25445         CyBUS_CLK(fixed-function):R  
X_DIR_OUT(0)_PAD  23332         CyBUS_CLK:R                  
X_PWM_OUT(0)_PAD  30788         CyBUS_CLK:R                  
Y_DIR_OUT(0)_PAD  24101         CyBUS_CLK:R                  
Y_PWM_OUT(0)_PAD  32188         CyBUS_CLK:R                  
Z_DIR_OUT(0)_PAD  24813         CyBUS_CLK:R                  
Z_PWM_OUT(0)_PAD  34191         CyBUS_CLK:R                  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 46.67 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 20239p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17198
-------------------------------------   ----- 
End-of-path arrival time (ps)           17198
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell1      2607   6107  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell1      3350   9457  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2610  12068  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  17198  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  17198  20239  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock          datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 20239p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17198
-------------------------------------   ----- 
End-of-path arrival time (ps)           17198
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell1      2607   6107  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell1      3350   9457  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2610  12068  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  17198  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  17198  20239  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock          datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 20239p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17198
-------------------------------------   ----- 
End-of-path arrival time (ps)           17198
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell1      2607   6107  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell1      3350   9457  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2610  12068  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  17198  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  17198  20239  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock          datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 23539p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12068
-------------------------------------   ----- 
End-of-path arrival time (ps)           12068
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell1      2607   6107  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell1      3350   9457  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2610  12068  23539  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 23539p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12067
-------------------------------------   ----- 
End-of-path arrival time (ps)           12067
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell1      2607   6107  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell1      3350   9457  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   2610  12067  23539  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock          datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:Net_1251\/main_7
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 25060p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13096
-------------------------------------   ----- 
End-of-path arrival time (ps)           13096
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q       macrocell32   1250   1250  25060  RISE       1
\QuadDec:Net_1251_split\/main_4  macrocell26   6199   7449  25060  RISE       1
\QuadDec:Net_1251_split\/q       macrocell26   3350  10799  25060  RISE       1
\QuadDec:Net_1251\/main_7        macrocell21   2298  13096  25060  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                  macrocell21         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1203\/q
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 25621p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9986
-------------------------------------   ---- 
End-of-path arrival time (ps)           9986
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                  macrocell28         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Net_1203\/q                                    macrocell28     1250   1250  22321  RISE       1
\QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell5      2764   4014  22321  RISE       1
\QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell5      3350   7364  22321  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   2622   9986  25621  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1203\/q
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 25623p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9984
-------------------------------------   ---- 
End-of-path arrival time (ps)           9984
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                  macrocell28         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Net_1203\/q                                    macrocell28     1250   1250  22321  RISE       1
\QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell5      2764   4014  22321  RISE       1
\QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell5      3350   7364  22321  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   2620   9984  25623  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock          datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Z_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Z_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Z_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25712p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11724
-------------------------------------   ----- 
End-of-path arrival time (ps)           11724
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  25712  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  25712  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  25712  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   3094   6594  25712  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11724  25712  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11724  25712  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell8       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Y_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Y_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Y_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25722p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  25722  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  25722  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  25722  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3084   6584  25722  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11714  25722  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11714  25722  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell6       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \X_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \X_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \X_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25914p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11523
-------------------------------------   ----- 
End-of-path arrival time (ps)           11523
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\X_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  25914  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  25914  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  25914  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2893   6393  25914  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11523  25914  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11523  25914  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1251\/q
Path End       : \QuadDec:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 28120p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13046
-------------------------------------   ----- 
End-of-path arrival time (ps)           13046
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                  macrocell21         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec:Net_1251\/q                macrocell21    1250   1250  27183  RISE       1
\QuadDec:Net_530\/main_1            macrocell6     4790   6040  28120  RISE       1
\QuadDec:Net_530\/q                 macrocell6     3350   9390  28120  RISE       1
\QuadDec:bQuadDec:Stsreg\/status_0  statusicell2   3656  13046  28120  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:Stsreg\/clock                             statusicell2        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28562p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12604
-------------------------------------   ----- 
End-of-path arrival time (ps)           12604
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  20346  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  20346  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  20346  RISE       1
\QuadDec:Cnt16:CounterUDB:status_2\/main_0            macrocell3      3544   6934  28562  RISE       1
\QuadDec:Cnt16:CounterUDB:status_2\/q                 macrocell3      3350  10284  28562  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2320  12604  28562  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28778p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12389
-------------------------------------   ----- 
End-of-path arrival time (ps)           12389
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:status_3\/main_0            macrocell4      2607   6107  28778  RISE       1
\QuadDec:Cnt16:CounterUDB:status_3\/q                 macrocell4      3350   9457  28778  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2932  12389  28778  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Y_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Y_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Y_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 28891p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12275
-------------------------------------   ----- 
End-of-path arrival time (ps)           12275
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  25722  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  25722  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  25722  RISE       1
\Y_PWM:PWMUDB:status_2\/main_1          macrocell10     3102   6602  28891  RISE       1
\Y_PWM:PWMUDB:status_2\/q               macrocell10     3350   9952  28891  RISE       1
\Y_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2323  12275  28891  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:genblk8:stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12183
-------------------------------------   ----- 
End-of-path arrival time (ps)           12183
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  28984  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  28984  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  28984  RISE       1
\QuadDec:Cnt16:CounterUDB:status_0\/main_0             macrocell2      2888   6518  28984  RISE       1
\QuadDec:Cnt16:CounterUDB:status_0\/q                  macrocell2      3350   9868  28984  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2314  12183  28984  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Z_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Z_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Z_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29011p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6596
-------------------------------------   ---- 
End-of-path arrival time (ps)           6596
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  25712  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  25712  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  25712  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell8   3096   6596  29011  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell8       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Z_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Z_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Z_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29012p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6594
-------------------------------------   ---- 
End-of-path arrival time (ps)           6594
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  25712  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  25712  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  25712  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   3094   6594  29012  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Y_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Y_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Y_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29022p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  25722  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  25722  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  25722  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3084   6584  29022  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Z_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Z_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Z_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 29029p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12138
-------------------------------------   ----- 
End-of-path arrival time (ps)           12138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  25712  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  25712  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  25712  RISE       1
\Z_PWM:PWMUDB:status_2\/main_1          macrocell12     2973   6473  29029  RISE       1
\Z_PWM:PWMUDB:status_2\/q               macrocell12     3350   9823  29029  RISE       1
\Z_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell5    2315  12138  29029  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:genblk8:stsreg\/clock                         statusicell5        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \X_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \X_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \X_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 29120p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12047
-------------------------------------   ----- 
End-of-path arrival time (ps)           12047
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\X_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  25914  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  25914  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  25914  RISE       1
\X_PWM:PWMUDB:status_2\/main_1          macrocell8      2894   6394  29120  RISE       1
\X_PWM:PWMUDB:status_2\/q               macrocell8      3350   9744  29120  RISE       1
\X_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2303  12047  29120  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:genblk8:stsreg\/clock                         statusicell3        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Y_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Y_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Y_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29183p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6424
-------------------------------------   ---- 
End-of-path arrival time (ps)           6424
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  25722  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  25722  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  25722  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell6   2924   6424  29183  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell6       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \X_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \X_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \X_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29214p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6393
-------------------------------------   ---- 
End-of-path arrival time (ps)           6393
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\X_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  25914  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  25914  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  25914  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2893   6393  29214  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \X_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \X_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \X_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29216p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6391
-------------------------------------   ---- 
End-of-path arrival time (ps)           6391
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\X_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  25914  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  25914  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  25914  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2891   6391  29216  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:Net_1260\/main_1
Capture Clock  : \QuadDec:Net_1260\/clock_0
Path slack     : 29335p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8822
-------------------------------------   ---- 
End-of-path arrival time (ps)           8822
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q  macrocell32   1250   1250  25060  RISE       1
\QuadDec:Net_1260\/main_1   macrocell31   7572   8822  29335  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                  macrocell31         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:Net_1203\/main_4
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 29339p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8817
-------------------------------------   ---- 
End-of-path arrival time (ps)           8817
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q  macrocell32   1250   1250  25060  RISE       1
\QuadDec:Net_1203\/main_4   macrocell28   7567   8817  29339  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                  macrocell28         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1251\/q
Path End       : \QuadDec:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 29821p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11346
-------------------------------------   ----- 
End-of-path arrival time (ps)           11346
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                  macrocell21         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec:Net_1251\/q                macrocell21    1250   1250  27183  RISE       1
\QuadDec:Net_611\/main_1            macrocell7     3847   5097  29821  RISE       1
\QuadDec:Net_611\/q                 macrocell7     3350   8447  29821  RISE       1
\QuadDec:bQuadDec:Stsreg\/status_1  statusicell2   2899  11346  29821  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:Stsreg\/clock                             statusicell2        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Net_1275\/main_0
Capture Clock  : \QuadDec:Net_1275\/clock_0
Path slack     : 30186p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7971
-------------------------------------   ---- 
End-of-path arrival time (ps)           7971
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  20239  RISE       1
\QuadDec:Net_1275\/main_0                             macrocell24     4471   7971  30186  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1275\/clock_0                                  macrocell24         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1251\/q
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 30480p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                  macrocell21         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Net_1251\/q                                    macrocell21     1250   1250  27183  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   3876   5126  30480  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock          datapathcell2       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1251\/q
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 30483p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5123
-------------------------------------   ---- 
End-of-path arrival time (ps)           5123
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                  macrocell21         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Net_1251\/q                                    macrocell21     1250   1250  27183  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   3873   5123  30483  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 30544p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7613
-------------------------------------   ---- 
End-of-path arrival time (ps)           7613
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                  macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q               macrocell31   1250   1250  22298  RISE       1
\QuadDec:bQuadDec:state_1\/main_0  macrocell33   6363   7613  30544  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:Net_1203\/main_6
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 30646p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7511
-------------------------------------   ---- 
End-of-path arrival time (ps)           7511
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_0\/q  macrocell34   1250   1250  26651  RISE       1
\QuadDec:Net_1203\/main_6     macrocell28   6261   7511  30646  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                  macrocell28         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:Net_1260\/main_3
Capture Clock  : \QuadDec:Net_1260\/clock_0
Path slack     : 30647p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7510
-------------------------------------   ---- 
End-of-path arrival time (ps)           7510
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_0\/q  macrocell34   1250   1250  26651  RISE       1
\QuadDec:Net_1260\/main_3     macrocell31   6260   7510  30647  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                  macrocell31         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \X_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_408/main_1
Capture Clock  : Net_408/clock_0
Path slack     : 30872p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7285
-------------------------------------   ---- 
End-of-path arrival time (ps)           7285
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\X_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  30872  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  30872  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  30872  RISE       1
Net_408/main_1                         macrocell38     3535   7285  30872  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_408/clock_0                                             macrocell38         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Y_PWM:PWMUDB:runmode_enable\/q
Path End       : \Y_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Y_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 30948p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:runmode_enable\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\Y_PWM:PWMUDB:runmode_enable\/q         macrocell39     1250   1250  27648  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell5   3409   4659  30948  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:bQuadDec:error\/main_0
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 31067p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7089
-------------------------------------   ---- 
End-of-path arrival time (ps)           7089
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                  macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q             macrocell31   1250   1250  22298  RISE       1
\QuadDec:bQuadDec:error\/main_0  macrocell32   5839   7089  31067  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Z_PWM:PWMUDB:runmode_enable\/q
Path End       : \Z_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Z_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 31139p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           4468
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:runmode_enable\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\Z_PWM:PWMUDB:runmode_enable\/q         macrocell43     1250   1250  27839  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell7   3218   4468  31139  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Z_PWM:PWMUDB:runmode_enable\/q
Path End       : \Z_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Z_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 31140p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:runmode_enable\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\Z_PWM:PWMUDB:runmode_enable\/q         macrocell43     1250   1250  27839  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell8   3217   4467  31140  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell8       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:Net_1251\/main_4
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 31163p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6994
-------------------------------------   ---- 
End-of-path arrival time (ps)           6994
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q  macrocell32   1250   1250  25060  RISE       1
\QuadDec:Net_1251\/main_4   macrocell21   5744   6994  31163  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                  macrocell21         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 31204p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6953
-------------------------------------   ---- 
End-of-path arrival time (ps)           6953
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  20346  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  20346  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  20346  RISE       1
\QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell22     3563   6953  31204  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0           macrocell22         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec:Net_1275\/main_1
Capture Clock  : \QuadDec:Net_1275\/clock_0
Path slack     : 31223p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6934
-------------------------------------   ---- 
End-of-path arrival time (ps)           6934
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  20346  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  20346  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  20346  RISE       1
\QuadDec:Net_1275\/main_1                             macrocell24     3544   6934  31223  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1275\/clock_0                                  macrocell24         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Y_PWM:PWMUDB:runmode_enable\/q
Path End       : \Y_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Y_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 31268p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:runmode_enable\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\Y_PWM:PWMUDB:runmode_enable\/q         macrocell39     1250   1250  27648  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell6   3089   4339  31268  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell6       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Z_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_198/main_1
Capture Clock  : Net_198/clock_0
Path slack     : 31280p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6877
-------------------------------------   ---- 
End-of-path arrival time (ps)           6877
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  31280  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  31280  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  31280  RISE       1
Net_198/main_1                         macrocell46     3127   6877  31280  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_198/clock_0                                             macrocell46         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Z_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Z_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Z_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 31285p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6872
-------------------------------------   ---- 
End-of-path arrival time (ps)           6872
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  31280  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  31280  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  31280  RISE       1
\Z_PWM:PWMUDB:prevCompare1\/main_0     macrocell44     3122   6872  31285  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:prevCompare1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Z_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Z_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Z_PWM:PWMUDB:status_0\/clock_0
Path slack     : 31438p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6719
-------------------------------------   ---- 
End-of-path arrival time (ps)           6719
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\Z_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  31280  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  31280  RISE       1
\Z_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  31280  RISE       1
\Z_PWM:PWMUDB:status_0\/main_1         macrocell45     2969   6719  31438  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:status_0\/clock_0                             macrocell45         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \X_PWM:PWMUDB:runmode_enable\/q
Path End       : \X_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \X_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 31466p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:runmode_enable\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\X_PWM:PWMUDB:runmode_enable\/q         macrocell35     1250   1250  28166  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   2890   4140  31466  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \X_PWM:PWMUDB:runmode_enable\/q
Path End       : \X_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \X_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 31469p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4137
-------------------------------------   ---- 
End-of-path arrival time (ps)           4137
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:runmode_enable\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\X_PWM:PWMUDB:runmode_enable\/q         macrocell35     1250   1250  28166  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   2887   4137  31469  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 31472p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6685
-------------------------------------   ---- 
End-of-path arrival time (ps)           6685
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                  macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q               macrocell31   1250   1250  22298  RISE       1
\QuadDec:bQuadDec:state_0\/main_0  macrocell34   5435   6685  31472  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \X_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \X_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \X_PWM:PWMUDB:status_0\/clock_0
Path slack     : 31481p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6676
-------------------------------------   ---- 
End-of-path arrival time (ps)           6676
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\X_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  30872  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  30872  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  30872  RISE       1
\X_PWM:PWMUDB:status_0\/main_1         macrocell37     2926   6676  31481  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:status_0\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \X_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \X_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \X_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 31494p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6662
-------------------------------------   ---- 
End-of-path arrival time (ps)           6662
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\X_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  30872  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  30872  RISE       1
\X_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  30872  RISE       1
\X_PWM:PWMUDB:prevCompare1\/main_0     macrocell36     2912   6662  31494  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:prevCompare1\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Y_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Y_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Y_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 31507p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6650
-------------------------------------   ---- 
End-of-path arrival time (ps)           6650
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  31507  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  31507  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  31507  RISE       1
\Y_PWM:PWMUDB:prevCompare1\/main_0     macrocell40     2900   6650  31507  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:prevCompare1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Y_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_115/main_1
Capture Clock  : Net_115/clock_0
Path slack     : 31511p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6645
-------------------------------------   ---- 
End-of-path arrival time (ps)           6645
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  31507  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  31507  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  31507  RISE       1
Net_115/main_1                         macrocell42     2895   6645  31511  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_115/clock_0                                             macrocell42         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Y_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Y_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Y_PWM:PWMUDB:status_0\/clock_0
Path slack     : 31517p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6640
-------------------------------------   ---- 
End-of-path arrival time (ps)           6640
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\Y_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  31507  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  31507  RISE       1
\Y_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  31507  RISE       1
\Y_PWM:PWMUDB:status_0\/main_1         macrocell41     2890   6640  31517  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:status_0\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:Net_1260\/main_2
Capture Clock  : \QuadDec:Net_1260\/clock_0
Path slack     : 31625p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6532
-------------------------------------   ---- 
End-of-path arrival time (ps)           6532
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_1\/q  macrocell33   1250   1250  27081  RISE       1
\QuadDec:Net_1260\/main_2     macrocell31   5282   6532  31625  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                  macrocell31         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:Net_1203\/main_5
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 31632p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6524
-------------------------------------   ---- 
End-of-path arrival time (ps)           6524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_1\/q  macrocell33   1250   1250  27081  RISE       1
\QuadDec:Net_1203\/main_5     macrocell28   5274   6524  31632  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                  macrocell28         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 31639p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6518
-------------------------------------   ---- 
End-of-path arrival time (ps)           6518
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  28984  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  28984  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  28984  RISE       1
\QuadDec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell25     2888   6518  31639  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0              macrocell25         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:Net_1251\/main_6
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 31728p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6429
-------------------------------------   ---- 
End-of-path arrival time (ps)           6429
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_0\/q  macrocell34   1250   1250  26651  RISE       1
\QuadDec:Net_1251\/main_6     macrocell21   5179   6429  31728  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                  macrocell21         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31769p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9397
-------------------------------------   ---- 
End-of-path arrival time (ps)           9397
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    5897   9397  31769  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 32049p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6107
-------------------------------------   ---- 
End-of-path arrival time (ps)           6107
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  20239  RISE       1
\QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell23     2607   6107  32049  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0          macrocell23         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 32563p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q   macrocell30   1250   1250  28162  RISE       1
\QuadDec:bQuadDec:state_1\/main_2  macrocell33   4343   5593  32563  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:bQuadDec:error\/main_2
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 32566p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q  macrocell30   1250   1250  28162  RISE       1
\QuadDec:bQuadDec:error\/main_2   macrocell32   4341   5591  32566  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 32586p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5571
-------------------------------------   ---- 
End-of-path arrival time (ps)           5571
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q   macrocell30   1250   1250  28162  RISE       1
\QuadDec:bQuadDec:state_0\/main_2  macrocell34   4321   5571  32586  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 32697p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8470
-------------------------------------   ---- 
End-of-path arrival time (ps)           8470
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q          macrocell32    1250   1250  25060  RISE       1
\QuadDec:bQuadDec:Stsreg\/status_3  statusicell2   7220   8470  32697  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:Stsreg\/clock                             statusicell2        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:Net_1251\/main_5
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 32709p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5448
-------------------------------------   ---- 
End-of-path arrival time (ps)           5448
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_1\/q  macrocell33   1250   1250  27081  RISE       1
\QuadDec:Net_1251\/main_5     macrocell21   4198   5448  32709  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                  macrocell21         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:bQuadDec:error\/main_1
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 32778p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5379
-------------------------------------   ---- 
End-of-path arrival time (ps)           5379
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q  macrocell29   1250   1250  28191  RISE       1
\QuadDec:bQuadDec:error\/main_1   macrocell32   4129   5379  32778  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 32790p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5367
-------------------------------------   ---- 
End-of-path arrival time (ps)           5367
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q   macrocell29   1250   1250  28191  RISE       1
\QuadDec:bQuadDec:state_0\/main_1  macrocell34   4117   5367  32790  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:Net_1203\/main_3
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 33006p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5150
-------------------------------------   ---- 
End-of-path arrival time (ps)           5150
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q  macrocell30   1250   1250  28162  RISE       1
\QuadDec:Net_1203\/main_3         macrocell28   3900   5150  33006  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                  macrocell28         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:Net_1251\/main_1
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 33023p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5134
-------------------------------------   ---- 
End-of-path arrival time (ps)           5134
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                  macrocell31         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q       macrocell31   1250   1250  22298  RISE       1
\QuadDec:Net_1251\/main_1  macrocell21   3884   5134  33023  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                  macrocell21         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:Net_1203\/main_2
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 33058p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5099
-------------------------------------   ---- 
End-of-path arrival time (ps)           5099
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q  macrocell29   1250   1250  28191  RISE       1
\QuadDec:Net_1203\/main_2         macrocell28   3849   5099  33058  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                  macrocell28         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 33081p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5075
-------------------------------------   ---- 
End-of-path arrival time (ps)           5075
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q   macrocell29   1250   1250  28191  RISE       1
\QuadDec:bQuadDec:state_1\/main_1  macrocell33   3825   5075  33081  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \X_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_408/main_0
Capture Clock  : Net_408/clock_0
Path slack     : 33107p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5050
-------------------------------------   ---- 
End-of-path arrival time (ps)           5050
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:runmode_enable\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\X_PWM:PWMUDB:runmode_enable\/q  macrocell35   1250   1250  28166  RISE       1
Net_408/main_0                   macrocell38   3800   5050  33107  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_408/clock_0                                             macrocell38         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Y_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_115/main_0
Capture Clock  : Net_115/clock_0
Path slack     : 33503p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:runmode_enable\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\Y_PWM:PWMUDB:runmode_enable\/q  macrocell39   1250   1250  27648  RISE       1
Net_115/main_0                   macrocell42   3403   4653  33503  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_115/clock_0                                             macrocell42         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 33601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4555
-------------------------------------   ---- 
End-of-path arrival time (ps)           4555
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_1\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_delayed_1\/q  macrocell19   1250   1250  33601  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/main_1  macrocell30   3305   4555  33601  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Z_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_198/main_0
Capture Clock  : Net_198/clock_0
Path slack     : 33706p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:runmode_enable\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\Z_PWM:PWMUDB:runmode_enable\/q  macrocell43   1250   1250  27839  RISE       1
Net_198/main_0                   macrocell46   3201   4451  33706  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_198/clock_0                                             macrocell46         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 33747p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_0\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_delayed_0\/q  macrocell18   1250   1250  33747  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/main_0  macrocell30   3160   4410  33747  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 33778p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4379
-------------------------------------   ---- 
End-of-path arrival time (ps)           4379
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_1\/q       macrocell33   1250   1250  27081  RISE       1
\QuadDec:bQuadDec:state_1\/main_4  macrocell33   3129   4379  33778  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 33787p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_1\/q       macrocell33   1250   1250  27081  RISE       1
\QuadDec:bQuadDec:state_0\/main_4  macrocell34   3119   4369  33787  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:bQuadDec:error\/main_4
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 33787p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_1\/q     macrocell33   1250   1250  27081  RISE       1
\QuadDec:bQuadDec:error\/main_4  macrocell32   3119   4369  33787  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:Net_1251\/main_3
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 33793p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q  macrocell30   1250   1250  28162  RISE       1
\QuadDec:Net_1251\/main_3         macrocell21   3114   4364  33793  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                  macrocell21         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 33793p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q       macrocell30   1250   1250  28162  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/main_3  macrocell30   3114   4364  33793  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:Net_1251\/main_2
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 33827p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4330
-------------------------------------   ---- 
End-of-path arrival time (ps)           4330
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q  macrocell29   1250   1250  28191  RISE       1
\QuadDec:Net_1251\/main_2         macrocell21   3080   4330  33827  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                  macrocell21         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 33893p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4263
-------------------------------------   ---- 
End-of-path arrival time (ps)           4263
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_0\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_delayed_0\/q       macrocell15   1250   1250  33893  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_1\/main_0  macrocell16   3013   4263  33893  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_1\/clock_0                 macrocell16         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 33913p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4244
-------------------------------------   ---- 
End-of-path arrival time (ps)           4244
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_0\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_delayed_0\/q  macrocell15   1250   1250  33893  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/main_0  macrocell29   2994   4244  33913  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 33972p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q       macrocell29   1250   1250  28191  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/main_3  macrocell29   2935   4185  33972  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34043p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4113
-------------------------------------   ---- 
End-of-path arrival time (ps)           4113
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_2\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_delayed_2\/q  macrocell20   1250   1250  34043  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/main_2  macrocell30   2863   4113  34043  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 34081p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4075
-------------------------------------   ---- 
End-of-path arrival time (ps)           4075
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_0\/q       macrocell34   1250   1250  26651  RISE       1
\QuadDec:bQuadDec:state_1\/main_5  macrocell33   2825   4075  34081  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:bQuadDec:error\/main_5
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 34085p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4072
-------------------------------------   ---- 
End-of-path arrival time (ps)           4072
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_0\/q     macrocell34   1250   1250  26651  RISE       1
\QuadDec:bQuadDec:error\/main_5  macrocell32   2822   4072  34085  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 34087p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4070
-------------------------------------   ---- 
End-of-path arrival time (ps)           4070
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q         macrocell32   1250   1250  25060  RISE       1
\QuadDec:bQuadDec:state_1\/main_3  macrocell33   2820   4070  34087  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 34088p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q         macrocell32   1250   1250  25060  RISE       1
\QuadDec:bQuadDec:state_0\/main_3  macrocell34   2819   4069  34088  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 34088p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4068
-------------------------------------   ---- 
End-of-path arrival time (ps)           4068
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_0\/q       macrocell34   1250   1250  26651  RISE       1
\QuadDec:bQuadDec:state_0\/main_5  macrocell34   2818   4068  34088  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:bQuadDec:error\/main_3
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 34090p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q       macrocell32   1250   1250  25060  RISE       1
\QuadDec:bQuadDec:error\/main_3  macrocell32   2816   4066  34090  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:Net_1203\/main_0
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 34108p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                  macrocell31         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q       macrocell31   1250   1250  22298  RISE       1
\QuadDec:Net_1203\/main_0  macrocell28   2798   4048  34108  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                  macrocell28         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:Net_1260\/main_0
Capture Clock  : \QuadDec:Net_1260\/clock_0
Path slack     : 34108p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                  macrocell31         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q       macrocell31   1250   1250  22298  RISE       1
\QuadDec:Net_1260\/main_0  macrocell31   2798   4048  34108  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                  macrocell31         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1203\/q
Path End       : \QuadDec:Net_1203\/main_1
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 34117p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                  macrocell28         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1203\/q       macrocell28   1250   1250  22321  RISE       1
\QuadDec:Net_1203\/main_1  macrocell28   2790   4040  34117  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                  macrocell28         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1203\/q
Path End       : \QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 34143p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4014
-------------------------------------   ---- 
End-of-path arrival time (ps)           4014
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                  macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1203\/q                              macrocell28   1250   1250  22321  RISE       1
\QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell27   2764   4014  34143  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0           macrocell27         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1251\/q
Path End       : \QuadDec:Net_1251\/main_0
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 34289p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                  macrocell21         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1251\/q       macrocell21   1250   1250  27183  RISE       1
\QuadDec:Net_1251\/main_0  macrocell21   2618   3868  34289  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                  macrocell21         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 34327p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_1\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_delayed_1\/q       macrocell16   1250   1250  34327  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_2\/main_0  macrocell17   2579   3829  34327  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_2\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34328p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_1\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_delayed_1\/q  macrocell16   1250   1250  34327  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/main_1  macrocell29   2578   3828  34328  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 34362p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3795
-------------------------------------   ---- 
End-of-path arrival time (ps)           3795
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_1\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_delayed_1\/q       macrocell19   1250   1250  33601  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_2\/main_0  macrocell20   2545   3795  34362  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_2\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Y_PWM:PWMUDB:prevCompare1\/q
Path End       : \Y_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Y_PWM:PWMUDB:status_0\/clock_0
Path slack     : 34609p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:prevCompare1\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Y_PWM:PWMUDB:prevCompare1\/q   macrocell40   1250   1250  34609  RISE       1
\Y_PWM:PWMUDB:status_0\/main_0  macrocell41   2298   3548  34609  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:status_0\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \X_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \X_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \X_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 34611p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:genblk1:ctrlreg\/clock                        controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\X_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  34611  RISE       1
\X_PWM:PWMUDB:runmode_enable\/main_0      macrocell35    2336   3546  34611  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:runmode_enable\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Z_PWM:PWMUDB:prevCompare1\/q
Path End       : \Z_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Z_PWM:PWMUDB:status_0\/clock_0
Path slack     : 34615p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:prevCompare1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Z_PWM:PWMUDB:prevCompare1\/q   macrocell44   1250   1250  34615  RISE       1
\Z_PWM:PWMUDB:status_0\/main_0  macrocell45   2291   3541  34615  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:status_0\/clock_0                             macrocell45         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \X_PWM:PWMUDB:prevCompare1\/q
Path End       : \X_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \X_PWM:PWMUDB:status_0\/clock_0
Path slack     : 34616p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:prevCompare1\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\X_PWM:PWMUDB:prevCompare1\/q   macrocell36   1250   1250  34616  RISE       1
\X_PWM:PWMUDB:status_0\/main_0  macrocell37   2291   3541  34616  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:status_0\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_2\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_delayed_2\/q  macrocell17   1250   1250  34619  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/main_2  macrocell29   2287   3537  34619  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Y_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Y_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Y_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 34621p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:genblk1:ctrlreg\/clock                        controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Y_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  34621  RISE       1
\Y_PWM:PWMUDB:runmode_enable\/main_0      macrocell39    2326   3536  34621  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:runmode_enable\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Z_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Z_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Z_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 34628p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3529
-------------------------------------   ---- 
End-of-path arrival time (ps)           3529
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:genblk1:ctrlreg\/clock                        controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Z_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  34628  RISE       1
\Z_PWM:PWMUDB:runmode_enable\/main_0      macrocell43    2319   3529  34628  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:runmode_enable\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 34660p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_0\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_delayed_0\/q       macrocell18   1250   1250  33747  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_1\/main_0  macrocell19   2246   3496  34660  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_1\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 36221p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                  macrocell31         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q                macrocell31    1250   1250  22298  RISE       1
\QuadDec:bQuadDec:Stsreg\/status_2  statusicell2   3695   4945  36221  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:Stsreg\/clock                             statusicell2        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 36682p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                  macrocell31         0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q                             macrocell31    1250   1250  22298  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   3735   4985  36682  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Y_PWM:PWMUDB:status_0\/q
Path End       : \Y_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Y_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37593p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:status_0\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Y_PWM:PWMUDB:status_0\/q               macrocell41    1250   1250  37593  RISE       1
\Y_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2323   3573  37593  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Y_PWM:PWMUDB:genblk8:stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \X_PWM:PWMUDB:status_0\/q
Path End       : \X_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \X_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37606p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:status_0\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\X_PWM:PWMUDB:status_0\/q               macrocell37    1250   1250  37606  RISE       1
\X_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2311   3561  37606  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\X_PWM:PWMUDB:genblk8:stsreg\/clock                         statusicell3        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Z_PWM:PWMUDB:status_0\/q
Path End       : \Z_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Z_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37609p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:status_0\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Z_PWM:PWMUDB:status_0\/q               macrocell45    1250   1250  37609  RISE       1
\Z_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell5   2308   3558  37609  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Z_PWM:PWMUDB:genblk8:stsreg\/clock                         statusicell5        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

