{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712854530165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712854530166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 09:55:29 2024 " "Processing started: Thu Apr 11 09:55:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712854530166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854530166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Timestamp -c Timestamp " "Command: quartus_map --read_settings_files=on --write_settings_files=off Timestamp -c Timestamp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854530166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712854531542 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712854531543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/mux_2a1_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/mux_2a1_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2a1_n-combinacional " "Found design unit 1: mux_2a1_n-combinacional" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1_n.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1_n.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606505 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2a1_n " "Found entity 1: mux_2a1_n" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1_n.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1_n.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854606505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/fsm_wr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/fsm_wr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_wr-fsm " "Found design unit 1: fsm_wr-fsm" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/fsm_wr.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/fsm_wr.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606537 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_wr " "Found entity 1: fsm_wr" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/fsm_wr.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/fsm_wr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854606537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-logic " "Found design unit 1: uart-logic" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606562 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854606562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/ram_dual.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/ram_dual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_package " "Found design unit 1: ram_package" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/ram_dual.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/ram_dual.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606587 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ram_dual-rtl " "Found design unit 2: ram_dual-rtl" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/ram_dual.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/ram_dual.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606587 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_dual " "Found entity 1: ram_dual" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/ram_dual.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/ram_dual.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854606587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/affd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/affd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AFFD-fsm " "Found design unit 1: AFFD-fsm" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606613 ""} { "Info" "ISGN_ENTITY_NAME" "1 AFFD " "Found entity 1: AFFD" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854606613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/ffd_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/ffd_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD_N-simple " "Found design unit 1: FFD_N-simple" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FFD_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD_N.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606623 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD_N " "Found entity 1: FFD_N" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FFD_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854606623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_proyects/pll_400mhz/pll_400mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus_proyects/pll_400mhz/pll_400mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_400mhz-SYN " "Found design unit 1: pll_400mhz-SYN" {  } { { "../PLL_400MHZ/PLL_400MHZ.vhd" "" { Text "C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606646 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_400MHZ " "Found entity 1: PLL_400MHZ" {  } { { "../PLL_400MHZ/PLL_400MHZ.vhd" "" { Text "C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854606646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/restador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/restador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 restador_n-aritmetica " "Found design unit 1: restador_n-aritmetica" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/restador_n.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/restador_n.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606657 ""} { "Info" "ISGN_ENTITY_NAME" "1 restador_n " "Found entity 1: restador_n" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/restador_n.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/restador_n.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854606657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/zero_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/zero_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Zero_Count-Behavioral " "Found design unit 1: Zero_Count-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606680 ""} { "Info" "ISGN_ENTITY_NAME" "1 Zero_Count " "Found entity 1: Zero_Count" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854606680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/timestamp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/timestamp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timestamp-Behavioral " "Found design unit 1: Timestamp-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606693 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timestamp " "Found entity 1: Timestamp" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854606693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/tdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/tdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TDC-Behavioral " "Found design unit 1: TDC-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606707 ""} { "Info" "ISGN_ENTITY_NAME" "1 TDC " "Found entity 1: TDC" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854606707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Synchronizer-Behavioral " "Found design unit 1: Synchronizer-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606718 ""} { "Info" "ISGN_ENTITY_NAME" "1 Synchronizer " "Found entity 1: Synchronizer" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854606718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/shifters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/shifters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifters-Behavioral " "Found design unit 1: Shifters-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Shifters.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Shifters.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606733 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifters " "Found entity 1: Shifters" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Shifters.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Shifters.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854606733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/shift_left.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/shift_left.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift_Left-Behavioral " "Found design unit 1: Shift_Left-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Shift_Left.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Shift_Left.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606744 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left " "Found entity 1: Shift_Left" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Shift_Left.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Shift_Left.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854606744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Regs-Behavioral " "Found design unit 1: Regs-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606770 ""} { "Info" "ISGN_ENTITY_NAME" "1 Regs " "Found entity 1: Regs" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854606770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/global_p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/global_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Global_P-Behavioral " "Found design unit 1: Global_P-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606786 ""} { "Info" "ISGN_ENTITY_NAME" "1 Global_P " "Found entity 1: Global_P" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854606786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/reg_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/reg_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_N-Behavioral " "Found design unit 1: Reg_N-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Reg_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Reg_N.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606796 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_N " "Found entity 1: Reg_N" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Reg_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Reg_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854606796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL-Behavioral " "Found design unit 1: PLL-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606806 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854606806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/mux_2a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/mux_2a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2a1-simple " "Found design unit 1: mux_2a1-simple" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606816 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2a1 " "Found entity 1: mux_2a1" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854606816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/freg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/freg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FReg-Behavioral " "Found design unit 1: FReg-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606827 ""} { "Info" "ISGN_ENTITY_NAME" "1 FReg " "Found entity 1: FReg" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854606827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/fine_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/fine_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fine_Counter-simple " "Found design unit 1: Fine_Counter-simple" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606839 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fine_Counter " "Found entity 1: Fine_Counter" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854606839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-simple " "Found design unit 1: FFD-simple" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606850 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854606850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/counter_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/counter_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_N-simple " "Found design unit 1: Counter_N-simple" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Counter_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Counter_N.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606862 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_N " "Found entity 1: Counter_N" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Counter_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Counter_N.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854606862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/coarse_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/coarse_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Coarse_Counter-simple " "Found design unit 1: Coarse_Counter-simple" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606873 ""} { "Info" "ISGN_ENTITY_NAME" "1 Coarse_Counter " "Found entity 1: Coarse_Counter" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854606873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/carry_chain_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/carry_chain_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Carry_Chain_N-Behavioral " "Found design unit 1: Carry_Chain_N-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Carry_Chain_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Carry_Chain_N.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606883 ""} { "Info" "ISGN_ENTITY_NAME" "1 Carry_Chain_N " "Found entity 1: Carry_Chain_N" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Carry_Chain_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Carry_Chain_N.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854606883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854606883 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Timestamp " "Elaborating entity \"Timestamp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712854608223 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TStop Timestamp.vhd(162) " "Verilog HDL or VHDL warning at Timestamp.vhd(162): object \"TStop\" assigned a value but never read" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712854608364 "|Timestamp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Start Timestamp.vhd(162) " "Verilog HDL or VHDL warning at Timestamp.vhd(162): object \"Start\" assigned a value but never read" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712854608364 "|Timestamp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Stop Timestamp.vhd(162) " "Verilog HDL or VHDL warning at Timestamp.vhd(162): object \"Stop\" assigned a value but never read" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712854608365 "|Timestamp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RT1 Timestamp.vhd(165) " "Verilog HDL or VHDL warning at Timestamp.vhd(165): object \"RT1\" assigned a value but never read" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712854608365 "|Timestamp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TDC TDC:sc0 " "Elaborating entity \"TDC\" for hierarchy \"TDC:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854608445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchronizer TDC:sc0\|Synchronizer:sc0 " "Elaborating entity \"Synchronizer\" for hierarchy \"TDC:sc0\|Synchronizer:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854608489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD TDC:sc0\|Synchronizer:sc0\|FFD:sc0 " "Elaborating entity \"FFD\" for hierarchy \"TDC:sc0\|Synchronizer:sc0\|FFD:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854608525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD_N TDC:sc0\|Synchronizer:sc0\|FFD_N:sc1 " "Elaborating entity \"FFD_N\" for hierarchy \"TDC:sc0\|Synchronizer:sc0\|FFD_N:sc1\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" "sc1" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854608587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fine_Counter TDC:sc0\|Fine_Counter:sc1 " "Elaborating entity \"Fine_Counter\" for hierarchy \"TDC:sc0\|Fine_Counter:sc1\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "sc1" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854608624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Carry_Chain_N TDC:sc0\|Fine_Counter:sc1\|Carry_Chain_N:sc0 " "Elaborating entity \"Carry_Chain_N\" for hierarchy \"TDC:sc0\|Fine_Counter:sc1\|Carry_Chain_N:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854608654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regs TDC:sc0\|Regs:sc2 " "Elaborating entity \"Regs\" for hierarchy \"TDC:sc0\|Regs:sc2\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "sc2" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854608686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_N TDC:sc0\|Regs:sc2\|Reg_N:sc0 " "Elaborating entity \"Reg_N\" for hierarchy \"TDC:sc0\|Regs:sc2\|Reg_N:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854608698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FReg TDC:sc0\|Regs:sc2\|FReg:sc1 " "Elaborating entity \"FReg\" for hierarchy \"TDC:sc0\|Regs:sc2\|FReg:sc1\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" "sc1" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854608717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_N TDC:sc0\|Regs:sc2\|FReg:sc1\|Reg_N:sc0 " "Elaborating entity \"Reg_N\" for hierarchy \"TDC:sc0\|Regs:sc2\|FReg:sc1\|Reg_N:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854608740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zero_Count TDC:sc0\|Regs:sc2\|FReg:sc1\|Zero_Count:sc1 " "Elaborating entity \"Zero_Count\" for hierarchy \"TDC:sc0\|Regs:sc2\|FReg:sc1\|Zero_Count:sc1\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" "sc1" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854608802 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count Zero_Count.vhd(19) " "VHDL Process Statement warning at Zero_Count.vhd(19): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1712854608848 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] Zero_Count.vhd(23) " "Inferred latch for \"count\[0\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854608849 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] Zero_Count.vhd(23) " "Inferred latch for \"count\[1\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854608849 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] Zero_Count.vhd(23) " "Inferred latch for \"count\[2\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854608849 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] Zero_Count.vhd(23) " "Inferred latch for \"count\[3\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854608850 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] Zero_Count.vhd(23) " "Inferred latch for \"count\[4\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854608850 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] Zero_Count.vhd(23) " "Inferred latch for \"count\[5\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854608850 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] Zero_Count.vhd(23) " "Inferred latch for \"count\[6\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854608851 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] Zero_Count.vhd(23) " "Inferred latch for \"count\[7\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854608851 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_n TDC:sc0\|restador_n:sc3 " "Elaborating entity \"restador_n\" for hierarchy \"TDC:sc0\|restador_n:sc3\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "sc3" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854608859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AFFD TDC:sc0\|AFFD:sc5 " "Elaborating entity \"AFFD\" for hierarchy \"TDC:sc0\|AFFD:sc5\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "sc5" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854608880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Global_P Global_P:sc1 " "Elaborating entity \"Global_P\" for hierarchy \"Global_P:sc1\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "sc1" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854608927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Coarse_Counter Global_P:sc1\|Coarse_Counter:sc0 " "Elaborating entity \"Coarse_Counter\" for hierarchy \"Global_P:sc1\|Coarse_Counter:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854608968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_N Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0 " "Elaborating entity \"Counter_N\" for hierarchy \"Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854608977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:sc2 " "Elaborating entity \"PLL\" for hierarchy \"PLL:sc2\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "sc2" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854609064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_400MHZ PLL:sc2\|PLL_400MHZ:sc0 " "Elaborating entity \"PLL_400MHZ\" for hierarchy \"PLL:sc2\|PLL_400MHZ:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854609067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\"" {  } { { "../PLL_400MHZ/PLL_400MHZ.vhd" "altpll_component" { Text "C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854610680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\"" {  } { { "../PLL_400MHZ/PLL_400MHZ.vhd" "" { Text "C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854610718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component " "Instantiated megafunction \"PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_400MHZ " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_400MHZ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854610726 ""}  } { { "../PLL_400MHZ/PLL_400MHZ.vhd" "" { Text "C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712854610726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_400mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_400mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_400MHZ_altpll " "Found entity 1: PLL_400MHZ_altpll" {  } { { "db/pll_400mhz_altpll.v" "" { Text "C:/Quartus_Proyects/Timestamp/db/pll_400mhz_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854611376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854611376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_400MHZ_altpll PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated " "Elaborating entity \"PLL_400MHZ_altpll\" for hierarchy \"PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854611380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2a1 PLL:sc2\|mux_2a1:sc1 " "Elaborating entity \"mux_2a1\" for hierarchy \"PLL:sc2\|mux_2a1:sc1\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" "sc1" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854611458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Left Shift_Left:sc3 " "Elaborating entity \"Shift_Left\" for hierarchy \"Shift_Left:sc3\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "sc3" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854611468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual ram_dual:sc5 " "Elaborating entity \"ram_dual\" for hierarchy \"ram_dual:sc5\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "sc5" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854611519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:sc6 " "Elaborating entity \"uart\" for hierarchy \"uart:sc6\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "sc6" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854611542 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "os_pulse uart.vhd(106) " "VHDL Process Statement warning at uart.vhd(106): signal \"os_pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712854611563 "|Timestamp|uart:sc6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_wr fsm_wr:sc7 " "Elaborating entity \"fsm_wr\" for hierarchy \"fsm_wr:sc7\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "sc7" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854611568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2a1_n mux_2a1_n:sc8 " "Elaborating entity \"mux_2a1_n\" for hierarchy \"mux_2a1_n:sc8\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "sc8" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854611602 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_dual:sc5\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_dual:sc5\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712854621308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712854621308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712854621308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 131072 " "Parameter NUMWORDS_A set to 131072" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712854621308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 14 " "Parameter WIDTH_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712854621308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 17 " "Parameter WIDTHAD_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712854621308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 131072 " "Parameter NUMWORDS_B set to 131072" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712854621308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712854621308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712854621308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712854621308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712854621308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712854621308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712854621308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712854621308 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712854621308 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1712854621308 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1712854621308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_dual:sc5\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854621753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_dual:sc5\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"ram_dual:sc5\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854621754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854621754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854621754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 131072 " "Parameter \"NUMWORDS_A\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854621754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 14 " "Parameter \"WIDTH_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854621754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854621754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 131072 " "Parameter \"NUMWORDS_B\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854621754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854621754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854621754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854621754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854621754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854621754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854621754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854621754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854621754 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712854621754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ch1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ch1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ch1 " "Found entity 1: altsyncram_6ch1" {  } { { "db/altsyncram_6ch1.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/altsyncram_6ch1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854622466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854622466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_bua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_bua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_bua " "Found entity 1: decode_bua" {  } { { "db/decode_bua.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/decode_bua.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854622684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854622684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8qb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8qb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8qb " "Found entity 1: mux_8qb" {  } { { "db/mux_8qb.tdf" "" { Text "C:/Quartus_Proyects/Timestamp/db/mux_8qb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712854623011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854623011 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd" 46 -1 0 } } { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 58 -1 0 } } { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/uart.vhd" 45 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1712854625605 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1712854625606 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712854662478 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Global_P:sc1\|AFFD:sc8\|qp\[0\] High " "Register Global_P:sc1\|AFFD:sc8\|qp\[0\] will power up to High" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712854663039 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TDC:sc0\|AFFD:sc5\|qp\[0\] High " "Register TDC:sc0\|AFFD:sc5\|qp\[0\] will power up to High" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712854663039 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Global_P:sc1\|AFFD:sc7\|qp\[0\] High " "Register Global_P:sc1\|AFFD:sc7\|qp\[0\] will power up to High" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712854663039 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1712854663039 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712854673351 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712854673351 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1537 " "Implemented 1537 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712854674291 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712854674291 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1302 " "Implemented 1302 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712854674291 ""} { "Info" "ICUT_CUT_TM_RAMS" "224 " "Implemented 224 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1712854674291 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1712854674291 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712854674291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712854674402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 09:57:54 2024 " "Processing ended: Thu Apr 11 09:57:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712854674402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:25 " "Elapsed time: 00:02:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712854674402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:13 " "Total CPU time (on all processors): 00:03:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712854674402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712854674402 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1712854678400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712854678401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 09:57:57 2024 " "Processing started: Thu Apr 11 09:57:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712854678401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1712854678401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Timestamp -c Timestamp " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Timestamp -c Timestamp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1712854678402 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1712854678789 ""}
{ "Info" "0" "" "Project  = Timestamp" {  } {  } 0 0 "Project  = Timestamp" 0 0 "Fitter" 0 0 1712854678790 ""}
{ "Info" "0" "" "Revision = Timestamp" {  } {  } 0 0 "Revision = Timestamp" 0 0 "Fitter" 0 0 1712854678790 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1712854678994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1712854678995 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Timestamp EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Timestamp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1712854679131 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712854679380 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712854679380 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\|wire_pll1_clk\[0\] 8 1 0 0 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_400mhz_altpll.v" "" { Text "C:/Quartus_Proyects/Timestamp/db/pll_400mhz_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1712854679680 ""}  } { { "db/pll_400mhz_altpll.v" "" { Text "C:/Quartus_Proyects/Timestamp/db/pll_400mhz_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1712854679680 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1712854681082 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1712854681110 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712854681783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712854681783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712854681783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712854681783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712854681783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712854681783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712854681783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712854681783 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712854681783 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1712854681783 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 9325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712854681805 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 9327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712854681805 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 9329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712854681805 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 9331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712854681805 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 9333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712854681805 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1712854681805 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1712854681811 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1712854682839 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "2 " "Following 2 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Trigger Trigger(n) " "Pin \"Trigger\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Trigger(n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { Trigger } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Trigger" } { 0 "Trigger(n)" } } } } { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { Trigger(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854685605 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Hit Hit(n) " "Pin \"Hit\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Hit(n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { Hit } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Hit" } { 0 "Hit(n)" } } } } { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { Hit(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1712854685605 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1712854685605 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Timestamp.sdc " "Synopsys Design Constraints File file not found: 'Timestamp.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1712854687769 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1712854687770 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1712854687799 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1712854687944 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1712854687951 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1712854687955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK0~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK0~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712854688583 ""}  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 9316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712854688583 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712854688583 ""}  } { { "db/pll_400mhz_altpll.v" "" { Text "C:/Quartus_Proyects/Timestamp/db/pll_400mhz_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712854688583 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:sc2\|mux_2a1:sc1\|Y  " "Automatically promoted node PLL:sc2\|mux_2a1:sc1\|Y " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712854688583 ""}  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712854688583 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TDC:sc0\|FFD:sc4\|Q  " "Automatically promoted node TDC:sc0\|FFD:sc4\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712854688584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TDC:sc0\|HRST~0 " "Destination node TDC:sc0\|HRST~0" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 113 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 1773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712854688584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TDC:sc0\|AFFD:sc5\|Mux1~0 " "Destination node TDC:sc0\|AFFD:sc5\|Mux1~0" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 1774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712854688584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TDC:sc0\|AFFD:sc5\|Mux2~0 " "Destination node TDC:sc0\|AFFD:sc5\|Mux2~0" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 1775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712854688584 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712854688584 ""}  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712854688584 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Global_P:sc1\|FFD:sc5\|Q  " "Automatically promoted node Global_P:sc1\|FFD:sc5\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712854688584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Global_P:sc1\|AFFD:sc7\|Mux1~0 " "Destination node Global_P:sc1\|AFFD:sc7\|Mux1~0" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 2429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712854688584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Global_P:sc1\|AFFD:sc7\|Mux2~0 " "Destination node Global_P:sc1\|AFFD:sc7\|Mux2~0" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 2430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712854688584 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712854688584 ""}  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712854688584 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712854690718 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712854690727 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712854690728 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712854690741 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712854690761 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1712854690777 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1712854690777 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712854690785 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712854691243 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1712854691251 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712854691251 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712854692419 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1712854692458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1712854707083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712854709251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1712854709557 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1712854839007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:10 " "Fitter placement operations ending: elapsed time is 00:02:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712854839008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1712854840837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X69_Y24 X80_Y36 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36" {  } { { "loc" "" { Generic "C:/Quartus_Proyects/Timestamp/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36"} { { 12 { 0 ""} 69 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1712854871801 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1712854871801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1712854935708 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1712854935708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:23 " "Fitter routing operations ending: elapsed time is 00:01:23" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712854935719 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.68 " "Total time spent on timing analysis during the Fitter is 12.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1712854936292 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712854936531 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712854938550 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712854938557 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712854940361 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712854943947 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus_Proyects/Timestamp/output_files/Timestamp.fit.smsg " "Generated suppressed messages file C:/Quartus_Proyects/Timestamp/output_files/Timestamp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1712854946932 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5366 " "Peak virtual memory: 5366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712854949267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 10:02:29 2024 " "Processing ended: Thu Apr 11 10:02:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712854949267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:32 " "Elapsed time: 00:04:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712854949267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:20 " "Total CPU time (on all processors): 00:06:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712854949267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712854949267 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1712854952228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712854952229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 10:02:31 2024 " "Processing started: Thu Apr 11 10:02:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712854952229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1712854952229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Timestamp -c Timestamp " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Timestamp -c Timestamp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1712854952230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1712854953588 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1712854964344 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1712854964816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712854965516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 10:02:45 2024 " "Processing ended: Thu Apr 11 10:02:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712854965516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712854965516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712854965516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1712854965516 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1712854966393 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1712854969362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712854969364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 10:02:48 2024 " "Processing started: Thu Apr 11 10:02:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712854969364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1712854969364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Timestamp -c Timestamp " "Command: quartus_sta Timestamp -c Timestamp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1712854969365 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1712854969658 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1712854970576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1712854970577 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712854970767 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712854970768 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Timestamp.sdc " "Synopsys Design Constraints File file not found: 'Timestamp.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1712854972921 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1712854972923 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK0 CLK0 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK0 CLK0" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1712854972953 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sc2\|sc0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sc2\|sc0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1712854972953 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712854972953 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1712854972954 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Trigger Trigger " "create_clock -period 1.000 -name Trigger Trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712854972965 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\] Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\] " "create_clock -period 1.000 -name Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\] Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712854972965 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TDC:sc0\|FFD:sc6\|Q TDC:sc0\|FFD:sc6\|Q " "create_clock -period 1.000 -name TDC:sc0\|FFD:sc6\|Q TDC:sc0\|FFD:sc6\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712854972965 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q " "create_clock -period 1.000 -name TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712854972965 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Hit Hit " "create_clock -period 1.000 -name Hit Hit" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712854972965 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TDC:sc0\|FFD:sc4\|Q TDC:sc0\|FFD:sc4\|Q " "create_clock -period 1.000 -name TDC:sc0\|FFD:sc4\|Q TDC:sc0\|FFD:sc4\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712854972965 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Global_P:sc1\|FFD:sc5\|Q Global_P:sc1\|FFD:sc5\|Q " "create_clock -period 1.000 -name Global_P:sc1\|FFD:sc5\|Q Global_P:sc1\|FFD:sc5\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712854972965 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q " "create_clock -period 1.000 -name Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712854972965 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Global_P:sc1\|FFD:sc1\|Q Global_P:sc1\|FFD:sc1\|Q " "create_clock -period 1.000 -name Global_P:sc1\|FFD:sc1\|Q Global_P:sc1\|FFD:sc1\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712854972965 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712854972965 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1712854973051 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712854973059 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1712854973063 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712854973103 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712854973839 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712854973839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.681 " "Worst-case setup slack is -16.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.681           -3383.084 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -16.681           -3383.084 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.993           -1021.792 Global_P:sc1\|FFD:sc5\|Q  " "  -11.993           -1021.792 Global_P:sc1\|FFD:sc5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.961           -1025.470 TDC:sc0\|FFD:sc4\|Q  " "  -11.961           -1025.470 TDC:sc0\|FFD:sc4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.705             -59.824 CLK0  " "   -5.705             -59.824 CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712854973844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.657 " "Worst-case hold slack is -0.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.657              -4.209 TDC:sc0\|FFD:sc4\|Q  " "   -0.657              -4.209 TDC:sc0\|FFD:sc4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.358              -0.358 Global_P:sc1\|FFD:sc5\|Q  " "   -0.358              -0.358 Global_P:sc1\|FFD:sc5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.220               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 CLK0  " "    0.401               0.000 CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712854973945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.396 " "Worst-case recovery slack is -4.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.396              -4.396 Global_P:sc1\|FFD:sc1\|Q  " "   -4.396              -4.396 Global_P:sc1\|FFD:sc1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.240              -4.240 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q  " "   -4.240              -4.240 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.927              -3.927 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q  " "   -3.927              -3.927 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.615              -3.615 TDC:sc0\|FFD:sc6\|Q  " "   -3.615              -3.615 TDC:sc0\|FFD:sc6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.113              -3.113 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\]  " "   -3.113              -3.113 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.084              -2.084 Trigger  " "   -2.084              -2.084 Trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.573              -1.573 Hit  " "   -1.573              -1.573 Hit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.023              -7.633 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.023              -7.633 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712854973962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.396 " "Worst-case removal slack is 0.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.396               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.184               0.000 Trigger  " "    1.184               0.000 Trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.243               0.000 Hit  " "    1.243               0.000 Hit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.275               0.000 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\]  " "    2.275               0.000 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.637               0.000 TDC:sc0\|FFD:sc6\|Q  " "    2.637               0.000 TDC:sc0\|FFD:sc6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.134               0.000 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q  " "    3.134               0.000 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333               0.000 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q  " "    3.333               0.000 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.618               0.000 Global_P:sc1\|FFD:sc1\|Q  " "    3.618               0.000 Global_P:sc1\|FFD:sc1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712854973979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.481 " "Worst-case minimum pulse width slack is -1.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.481              -2.766 Hit  " "   -1.481              -2.766 Hit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.481              -2.766 Trigger  " "   -1.481              -2.766 Trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -172.190 TDC:sc0\|FFD:sc4\|Q  " "   -1.285            -172.190 TDC:sc0\|FFD:sc4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -164.480 Global_P:sc1\|FFD:sc5\|Q  " "   -1.285            -164.480 Global_P:sc1\|FFD:sc5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\]  " "   -1.285              -1.285 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 Global_P:sc1\|FFD:sc1\|Q  " "   -1.285              -1.285 Global_P:sc1\|FFD:sc1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q  " "   -1.285              -1.285 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 TDC:sc0\|FFD:sc6\|Q  " "   -1.285              -1.285 TDC:sc0\|FFD:sc6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q  " "   -1.285              -1.285 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.193           -1068.928 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.193           -1068.928 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.755               0.000 CLK0  " "    9.755               0.000 CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854973992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712854973992 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712854974848 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712854974848 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712854974848 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712854974848 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.320 ns " "Worst Case Available Settling Time: 18.320 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712854974848 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712854974848 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712854974848 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712854974856 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712854974888 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712854977183 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712854977653 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712854977807 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712854977807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.215 " "Worst-case setup slack is -15.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.215           -2923.779 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -15.215           -2923.779 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.700            -921.902 Global_P:sc1\|FFD:sc5\|Q  " "  -10.700            -921.902 Global_P:sc1\|FFD:sc5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.597            -920.145 TDC:sc0\|FFD:sc4\|Q  " "  -10.597            -920.145 TDC:sc0\|FFD:sc4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.060             -52.736 CLK0  " "   -5.060             -52.736 CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712854977823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.524 " "Worst-case hold slack is -0.524" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.524              -3.075 TDC:sc0\|FFD:sc4\|Q  " "   -0.524              -3.075 TDC:sc0\|FFD:sc4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.235              -0.235 Global_P:sc1\|FFD:sc5\|Q  " "   -0.235              -0.235 Global_P:sc1\|FFD:sc5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.196               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 CLK0  " "    0.353               0.000 CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712854977933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.000 " "Worst-case recovery slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000              -4.000 Global_P:sc1\|FFD:sc1\|Q  " "   -4.000              -4.000 Global_P:sc1\|FFD:sc1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.849              -3.849 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q  " "   -3.849              -3.849 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.554              -3.554 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q  " "   -3.554              -3.554 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.227              -3.227 TDC:sc0\|FFD:sc6\|Q  " "   -3.227              -3.227 TDC:sc0\|FFD:sc6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.781              -2.781 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\]  " "   -2.781              -2.781 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.848              -1.848 Trigger  " "   -1.848              -1.848 Trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.226              -1.226 Hit  " "   -1.226              -1.226 Hit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.783              -5.527 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.783              -5.527 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712854977959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.249 " "Worst-case removal slack is 0.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.249               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.028               0.000 Trigger  " "    1.028               0.000 Trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.121               0.000 Hit  " "    1.121               0.000 Hit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.065               0.000 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\]  " "    2.065               0.000 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.390               0.000 TDC:sc0\|FFD:sc6\|Q  " "    2.390               0.000 TDC:sc0\|FFD:sc6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.879               0.000 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q  " "    2.879               0.000 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.080               0.000 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q  " "    3.080               0.000 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.330               0.000 Global_P:sc1\|FFD:sc1\|Q  " "    3.330               0.000 Global_P:sc1\|FFD:sc1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854977982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712854977982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.481 " "Worst-case minimum pulse width slack is -1.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854978004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854978004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.481              -2.766 Hit  " "   -1.481              -2.766 Hit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854978004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.481              -2.766 Trigger  " "   -1.481              -2.766 Trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854978004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -172.190 TDC:sc0\|FFD:sc4\|Q  " "   -1.285            -172.190 TDC:sc0\|FFD:sc4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854978004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -164.480 Global_P:sc1\|FFD:sc5\|Q  " "   -1.285            -164.480 Global_P:sc1\|FFD:sc5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854978004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\]  " "   -1.285              -1.285 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854978004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 Global_P:sc1\|FFD:sc1\|Q  " "   -1.285              -1.285 Global_P:sc1\|FFD:sc1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854978004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q  " "   -1.285              -1.285 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854978004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 TDC:sc0\|FFD:sc6\|Q  " "   -1.285              -1.285 TDC:sc0\|FFD:sc6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854978004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q  " "   -1.285              -1.285 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854978004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.149           -1029.504 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.149           -1029.504 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854978004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.777               0.000 CLK0  " "    9.777               0.000 CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854978004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712854978004 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712854978961 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712854978961 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712854978961 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712854978961 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.465 ns " "Worst Case Available Settling Time: 18.465 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712854978961 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712854978961 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712854978961 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712854978973 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712854979667 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712854979735 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712854979735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.175 " "Worst-case setup slack is -8.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.175           -1177.144 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -8.175           -1177.144 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.042            -506.069 Global_P:sc1\|FFD:sc5\|Q  " "   -6.042            -506.069 Global_P:sc1\|FFD:sc5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.040            -512.154 TDC:sc0\|FFD:sc4\|Q  " "   -6.040            -512.154 TDC:sc0\|FFD:sc4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.389             -11.105 CLK0  " "   -1.389             -11.105 CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712854979769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.465 " "Worst-case hold slack is -0.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.465              -4.196 TDC:sc0\|FFD:sc4\|Q  " "   -0.465              -4.196 TDC:sc0\|FFD:sc4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.361              -1.113 Global_P:sc1\|FFD:sc5\|Q  " "   -0.361              -1.113 Global_P:sc1\|FFD:sc5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.001               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.001               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 CLK0  " "    0.180               0.000 CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712854979873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.264 " "Worst-case recovery slack is -2.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.264              -2.264 Global_P:sc1\|FFD:sc1\|Q  " "   -2.264              -2.264 Global_P:sc1\|FFD:sc1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.158              -2.158 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q  " "   -2.158              -2.158 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.005              -2.005 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q  " "   -2.005              -2.005 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.891              -1.891 TDC:sc0\|FFD:sc6\|Q  " "   -1.891              -1.891 TDC:sc0\|FFD:sc6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.596              -1.596 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\]  " "   -1.596              -1.596 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.993              -0.993 Trigger  " "   -0.993              -0.993 Trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -0.724 Hit  " "   -0.724              -0.724 Hit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.362              -2.534 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.362              -2.534 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712854979906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.199 " "Worst-case removal slack is 0.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.199               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 Hit  " "    0.438               0.000 Hit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 Trigger  " "    0.630               0.000 Trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.327               0.000 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\]  " "    1.327               0.000 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.529               0.000 TDC:sc0\|FFD:sc6\|Q  " "    1.529               0.000 TDC:sc0\|FFD:sc6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.759               0.000 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q  " "    1.759               0.000 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.848               0.000 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q  " "    1.848               0.000 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.978               0.000 Global_P:sc1\|FFD:sc1\|Q  " "    1.978               0.000 Global_P:sc1\|FFD:sc1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712854979945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.283 " "Worst-case minimum pulse width slack is -1.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.283              -2.283 Hit  " "   -1.283              -2.283 Hit " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.283              -2.283 Trigger  " "   -1.283              -2.283 Trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -134.000 TDC:sc0\|FFD:sc4\|Q  " "   -1.000            -134.000 TDC:sc0\|FFD:sc4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -128.000 Global_P:sc1\|FFD:sc5\|Q  " "   -1.000            -128.000 Global_P:sc1\|FFD:sc5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\]  " "   -1.000              -1.000 Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\|qp\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 Global_P:sc1\|FFD:sc1\|Q  " "   -1.000              -1.000 Global_P:sc1\|FFD:sc1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q  " "   -1.000              -1.000 Global_P:sc1\|Synchronizer:sc2\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 TDC:sc0\|FFD:sc6\|Q  " "   -1.000              -1.000 TDC:sc0\|FFD:sc6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q  " "   -1.000              -1.000 TDC:sc0\|Synchronizer:sc0\|FFD_N:sc2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.500               0.000 sc2\|sc0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.412               0.000 CLK0  " "    9.412               0.000 CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712854979977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712854979977 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712854981278 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712854981278 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712854981278 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712854981278 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.124 ns " "Worst Case Available Settling Time: 19.124 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712854981278 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712854981278 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712854981278 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712854982414 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712854982461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712854982935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 10:03:02 2024 " "Processing ended: Thu Apr 11 10:03:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712854982935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712854982935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712854982935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712854982935 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1712854985899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712854985900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 10:03:05 2024 " "Processing started: Thu Apr 11 10:03:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712854985900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1712854985900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Timestamp -c Timestamp " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Timestamp -c Timestamp" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1712854985900 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1712854987785 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Timestamp.vho C:/Quartus_Proyects/Timestamp/simulation/activehdl/ simulation " "Generated file Timestamp.vho in folder \"C:/Quartus_Proyects/Timestamp/simulation/activehdl/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1712854988634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712854988830 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 10:03:08 2024 " "Processing ended: Thu Apr 11 10:03:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712854988830 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712854988830 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712854988830 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1712854988830 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus Prime Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1712854989845 ""}
