# Digital System Design Final Project : CNN Accelerator

### Versions
Vivado 2021.1 ML edition (on [here](https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/2021-1.html))


### Constitution
Source file only  
  - ```common_ip``` : Directory containing IP files
  - ```constraints``` : Directory containing constraint files
  - ```ddr<2, 3>_mig``` : Directory containing DDR mig files
  - ```modules``` : Directory containing the HW modules (main part)
  - ```tb``` : Directory containing verilog codes for simulation
  
All project files are uploaded at SNU student account onedrive.
