// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_917 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        col_sum_2_i,
        col_sum_2_o,
        col_sum_2_o_ap_vld,
        col_sum_4_i,
        col_sum_4_o,
        col_sum_4_o_ap_vld,
        col_sum_6_i,
        col_sum_6_o,
        col_sum_6_o_ap_vld,
        col_sum_8_i,
        col_sum_8_o,
        col_sum_8_o_ap_vld,
        col_sum_10_i,
        col_sum_10_o,
        col_sum_10_o_ap_vld,
        col_sum_12_i,
        col_sum_12_o,
        col_sum_12_o_ap_vld,
        col_sum_14_i,
        col_sum_14_o,
        col_sum_14_o_ap_vld,
        col_sum_16_i,
        col_sum_16_o,
        col_sum_16_o_ap_vld,
        col_sum_18_i,
        col_sum_18_o,
        col_sum_18_o_ap_vld,
        col_sum_20_i,
        col_sum_20_o,
        col_sum_20_o_ap_vld,
        col_sum_22_i,
        col_sum_22_o,
        col_sum_22_o_ap_vld,
        col_sum_24_i,
        col_sum_24_o,
        col_sum_24_o_ap_vld,
        col_sum_26_i,
        col_sum_26_o,
        col_sum_26_o_ap_vld,
        col_sum_28_i,
        col_sum_28_o,
        col_sum_28_o_ap_vld,
        col_sum_30_i,
        col_sum_30_o,
        col_sum_30_o_ap_vld,
        col_sum_32_i,
        col_sum_32_o,
        col_sum_32_o_ap_vld,
        col_sum_34_i,
        col_sum_34_o,
        col_sum_34_o_ap_vld,
        col_sum_36_i,
        col_sum_36_o,
        col_sum_36_o_ap_vld,
        col_sum_38_i,
        col_sum_38_o,
        col_sum_38_o_ap_vld,
        col_sum_40_i,
        col_sum_40_o,
        col_sum_40_o_ap_vld,
        col_sum_42_i,
        col_sum_42_o,
        col_sum_42_o_ap_vld,
        col_sum_44_i,
        col_sum_44_o,
        col_sum_44_o_ap_vld,
        col_sum_46_i,
        col_sum_46_o,
        col_sum_46_o_ap_vld,
        col_sum_48_i,
        col_sum_48_o,
        col_sum_48_o_ap_vld,
        col_sum_50_i,
        col_sum_50_o,
        col_sum_50_o_ap_vld,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] col_sum_2_i;
output  [23:0] col_sum_2_o;
output   col_sum_2_o_ap_vld;
input  [23:0] col_sum_4_i;
output  [23:0] col_sum_4_o;
output   col_sum_4_o_ap_vld;
input  [23:0] col_sum_6_i;
output  [23:0] col_sum_6_o;
output   col_sum_6_o_ap_vld;
input  [23:0] col_sum_8_i;
output  [23:0] col_sum_8_o;
output   col_sum_8_o_ap_vld;
input  [23:0] col_sum_10_i;
output  [23:0] col_sum_10_o;
output   col_sum_10_o_ap_vld;
input  [23:0] col_sum_12_i;
output  [23:0] col_sum_12_o;
output   col_sum_12_o_ap_vld;
input  [23:0] col_sum_14_i;
output  [23:0] col_sum_14_o;
output   col_sum_14_o_ap_vld;
input  [23:0] col_sum_16_i;
output  [23:0] col_sum_16_o;
output   col_sum_16_o_ap_vld;
input  [23:0] col_sum_18_i;
output  [23:0] col_sum_18_o;
output   col_sum_18_o_ap_vld;
input  [23:0] col_sum_20_i;
output  [23:0] col_sum_20_o;
output   col_sum_20_o_ap_vld;
input  [23:0] col_sum_22_i;
output  [23:0] col_sum_22_o;
output   col_sum_22_o_ap_vld;
input  [23:0] col_sum_24_i;
output  [23:0] col_sum_24_o;
output   col_sum_24_o_ap_vld;
input  [23:0] col_sum_26_i;
output  [23:0] col_sum_26_o;
output   col_sum_26_o_ap_vld;
input  [23:0] col_sum_28_i;
output  [23:0] col_sum_28_o;
output   col_sum_28_o_ap_vld;
input  [23:0] col_sum_30_i;
output  [23:0] col_sum_30_o;
output   col_sum_30_o_ap_vld;
input  [23:0] col_sum_32_i;
output  [23:0] col_sum_32_o;
output   col_sum_32_o_ap_vld;
input  [23:0] col_sum_34_i;
output  [23:0] col_sum_34_o;
output   col_sum_34_o_ap_vld;
input  [23:0] col_sum_36_i;
output  [23:0] col_sum_36_o;
output   col_sum_36_o_ap_vld;
input  [23:0] col_sum_38_i;
output  [23:0] col_sum_38_o;
output   col_sum_38_o_ap_vld;
input  [23:0] col_sum_40_i;
output  [23:0] col_sum_40_o;
output   col_sum_40_o_ap_vld;
input  [23:0] col_sum_42_i;
output  [23:0] col_sum_42_o;
output   col_sum_42_o_ap_vld;
input  [23:0] col_sum_44_i;
output  [23:0] col_sum_44_o;
output   col_sum_44_o_ap_vld;
input  [23:0] col_sum_46_i;
output  [23:0] col_sum_46_o;
output   col_sum_46_o_ap_vld;
input  [23:0] col_sum_48_i;
output  [23:0] col_sum_48_o;
output   col_sum_48_o_ap_vld;
input  [23:0] col_sum_50_i;
output  [23:0] col_sum_50_o;
output   col_sum_50_o_ap_vld;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0;

reg ap_idle;
reg[23:0] col_sum_2_o;
reg col_sum_2_o_ap_vld;
reg[23:0] col_sum_4_o;
reg col_sum_4_o_ap_vld;
reg[23:0] col_sum_6_o;
reg col_sum_6_o_ap_vld;
reg[23:0] col_sum_8_o;
reg col_sum_8_o_ap_vld;
reg[23:0] col_sum_10_o;
reg col_sum_10_o_ap_vld;
reg[23:0] col_sum_12_o;
reg col_sum_12_o_ap_vld;
reg[23:0] col_sum_14_o;
reg col_sum_14_o_ap_vld;
reg[23:0] col_sum_16_o;
reg col_sum_16_o_ap_vld;
reg[23:0] col_sum_18_o;
reg col_sum_18_o_ap_vld;
reg[23:0] col_sum_20_o;
reg col_sum_20_o_ap_vld;
reg[23:0] col_sum_22_o;
reg col_sum_22_o_ap_vld;
reg[23:0] col_sum_24_o;
reg col_sum_24_o_ap_vld;
reg[23:0] col_sum_26_o;
reg col_sum_26_o_ap_vld;
reg[23:0] col_sum_28_o;
reg col_sum_28_o_ap_vld;
reg[23:0] col_sum_30_o;
reg col_sum_30_o_ap_vld;
reg[23:0] col_sum_32_o;
reg col_sum_32_o_ap_vld;
reg[23:0] col_sum_34_o;
reg col_sum_34_o_ap_vld;
reg[23:0] col_sum_36_o;
reg col_sum_36_o_ap_vld;
reg[23:0] col_sum_38_o;
reg col_sum_38_o_ap_vld;
reg[23:0] col_sum_40_o;
reg col_sum_40_o_ap_vld;
reg[23:0] col_sum_42_o;
reg col_sum_42_o_ap_vld;
reg[23:0] col_sum_44_o;
reg col_sum_44_o_ap_vld;
reg[23:0] col_sum_46_o;
reg col_sum_46_o_ap_vld;
reg[23:0] col_sum_48_o;
reg col_sum_48_o_ap_vld;
reg[23:0] col_sum_50_o;
reg col_sum_50_o_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln90_fu_674_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] select_ln91_fu_710_p3;
reg   [5:0] select_ln91_reg_1084;
reg   [5:0] select_ln91_reg_1084_pp0_iter1_reg;
wire   [23:0] col_sum_fu_893_p2;
reg   [23:0] col_sum_reg_1097;
wire   [0:0] icmp_ln93_3_fu_905_p2;
wire   [0:0] and_ln93_4_fu_984_p2;
reg   [0:0] and_ln93_4_reg_1130;
wire   [0:0] and_ln93_5_fu_996_p2;
reg   [0:0] and_ln93_5_reg_1134;
wire   [0:0] xor_ln93_8_fu_1002_p2;
reg   [0:0] xor_ln93_8_reg_1138;
wire   [63:0] zext_ln93_fu_752_p1;
wire    ap_block_pp0_stage0;
reg   [6:0] j_fu_180;
wire   [6:0] add_ln91_fu_757_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_load;
reg   [8:0] i_fu_184;
wire   [8:0] select_ln90_fu_722_p3;
reg   [8:0] ap_sig_allocacmp_i_load;
reg   [10:0] indvar_flatten125_fu_188;
wire   [10:0] add_ln90_fu_680_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten125_load;
wire    ap_block_pp0_stage0_01001;
reg    ap_predicate_pred229_state3;
reg    ap_predicate_pred246_state4;
reg    ap_predicate_pred252_state4;
reg    ap_predicate_pred266_state3;
reg    ap_predicate_pred275_state4;
reg    ap_predicate_pred279_state4;
reg    ap_predicate_pred291_state3;
reg    ap_predicate_pred300_state4;
reg    ap_predicate_pred304_state4;
reg    ap_predicate_pred316_state3;
reg    ap_predicate_pred325_state4;
reg    ap_predicate_pred329_state4;
reg    ap_predicate_pred341_state3;
reg    ap_predicate_pred350_state4;
reg    ap_predicate_pred354_state4;
reg    ap_predicate_pred366_state3;
reg    ap_predicate_pred375_state4;
reg    ap_predicate_pred379_state4;
reg    ap_predicate_pred391_state3;
reg    ap_predicate_pred400_state4;
reg    ap_predicate_pred404_state4;
reg    ap_predicate_pred416_state3;
reg    ap_predicate_pred425_state4;
reg    ap_predicate_pred429_state4;
reg    ap_predicate_pred441_state3;
reg    ap_predicate_pred450_state4;
reg    ap_predicate_pred454_state4;
reg    ap_predicate_pred466_state3;
reg    ap_predicate_pred475_state4;
reg    ap_predicate_pred479_state4;
reg    ap_predicate_pred491_state3;
reg    ap_predicate_pred500_state4;
reg    ap_predicate_pred504_state4;
reg    ap_predicate_pred516_state3;
reg    ap_predicate_pred525_state4;
reg    ap_predicate_pred529_state4;
reg    ap_predicate_pred541_state3;
reg    ap_predicate_pred550_state4;
reg    ap_predicate_pred554_state4;
reg    ap_predicate_pred566_state3;
reg    ap_predicate_pred575_state4;
reg    ap_predicate_pred579_state4;
reg    ap_predicate_pred591_state3;
reg    ap_predicate_pred600_state4;
reg    ap_predicate_pred604_state4;
reg    ap_predicate_pred616_state3;
reg    ap_predicate_pred625_state4;
reg    ap_predicate_pred629_state4;
reg    ap_predicate_pred641_state3;
reg    ap_predicate_pred650_state4;
reg    ap_predicate_pred654_state4;
reg    ap_predicate_pred666_state3;
reg    ap_predicate_pred675_state4;
reg    ap_predicate_pred679_state4;
reg    ap_predicate_pred691_state3;
reg    ap_predicate_pred700_state4;
reg    ap_predicate_pred704_state4;
reg    ap_predicate_pred716_state3;
reg    ap_predicate_pred725_state4;
reg    ap_predicate_pred729_state4;
reg    ap_predicate_pred741_state3;
reg    ap_predicate_pred750_state4;
reg    ap_predicate_pred754_state4;
reg    ap_predicate_pred766_state3;
reg    ap_predicate_pred775_state4;
reg    ap_predicate_pred779_state4;
reg    ap_predicate_pred791_state3;
reg    ap_predicate_pred800_state4;
reg    ap_predicate_pred804_state4;
reg    ap_predicate_pred816_state3;
reg    ap_predicate_pred825_state4;
reg    ap_predicate_pred829_state4;
reg    ap_predicate_pred911_state3;
reg    ap_predicate_pred964_state4;
reg    ap_predicate_pred968_state4;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;
wire   [0:0] tmp_fu_702_p3;
wire   [5:0] trunc_ln90_fu_692_p1;
wire   [8:0] add_ln90_2_fu_696_p2;
wire   [7:0] trunc_ln93_fu_730_p1;
wire   [1:0] lshr_ln91_2_fu_734_p4;
wire   [9:0] tmp_s_fu_744_p3;
wire   [6:0] zext_ln90_fu_718_p1;
wire   [23:0] tmp_14_fu_778_p51;
wire  signed [23:0] tmp_14_fu_778_p53;
wire  signed [23:0] sext_ln93_5_fu_889_p0;
wire  signed [23:0] col_sum_fu_893_p0;
wire  signed [24:0] sext_ln93_5_fu_889_p1;
wire  signed [24:0] sext_ln93_4_fu_885_p1;
wire   [24:0] add_ln93_7_fu_899_p2;
wire   [0:0] tmp_30_fu_911_p3;
wire   [0:0] tmp_31_fu_970_p3;
wire   [0:0] xor_ln93_6_fu_978_p2;
wire   [0:0] xor_ln93_7_fu_990_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_1174;
reg    ap_condition_1180;
reg    ap_condition_1186;
reg    ap_condition_1192;
reg    ap_condition_1198;
reg    ap_condition_1204;
reg    ap_condition_1210;
reg    ap_condition_1216;
reg    ap_condition_1222;
reg    ap_condition_1228;
reg    ap_condition_1234;
reg    ap_condition_1240;
reg    ap_condition_1246;
reg    ap_condition_1252;
reg    ap_condition_1258;
reg    ap_condition_1264;
reg    ap_condition_1270;
reg    ap_condition_1276;
reg    ap_condition_1282;
reg    ap_condition_1288;
reg    ap_condition_1294;
reg    ap_condition_1300;
reg    ap_condition_1308;
reg    ap_condition_1314;
reg    ap_condition_1320;
wire   [5:0] tmp_14_fu_778_p1;
wire   [5:0] tmp_14_fu_778_p3;
wire   [5:0] tmp_14_fu_778_p5;
wire   [5:0] tmp_14_fu_778_p7;
wire   [5:0] tmp_14_fu_778_p9;
wire   [5:0] tmp_14_fu_778_p11;
wire   [5:0] tmp_14_fu_778_p13;
wire   [5:0] tmp_14_fu_778_p15;
wire   [5:0] tmp_14_fu_778_p17;
wire   [5:0] tmp_14_fu_778_p19;
wire   [5:0] tmp_14_fu_778_p21;
wire   [5:0] tmp_14_fu_778_p23;
wire   [5:0] tmp_14_fu_778_p25;
wire   [5:0] tmp_14_fu_778_p27;
wire   [5:0] tmp_14_fu_778_p29;
wire  signed [5:0] tmp_14_fu_778_p31;
wire  signed [5:0] tmp_14_fu_778_p33;
wire  signed [5:0] tmp_14_fu_778_p35;
wire  signed [5:0] tmp_14_fu_778_p37;
wire  signed [5:0] tmp_14_fu_778_p39;
wire  signed [5:0] tmp_14_fu_778_p41;
wire  signed [5:0] tmp_14_fu_778_p43;
wire  signed [5:0] tmp_14_fu_778_p45;
wire  signed [5:0] tmp_14_fu_778_p47;
wire  signed [5:0] tmp_14_fu_778_p49;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 j_fu_180 = 7'd0;
#0 i_fu_184 = 9'd0;
#0 indvar_flatten125_fu_188 = 11'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_51_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h2 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h6 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h8 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'hA ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'hC ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'hE ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h10 ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h12 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h14 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'h16 ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'h18 ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'h1A ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'h1C ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'h1E ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'h20 ),
    .din15_WIDTH( 24 ),
    .CASE16( 6'h22 ),
    .din16_WIDTH( 24 ),
    .CASE17( 6'h24 ),
    .din17_WIDTH( 24 ),
    .CASE18( 6'h26 ),
    .din18_WIDTH( 24 ),
    .CASE19( 6'h28 ),
    .din19_WIDTH( 24 ),
    .CASE20( 6'h2A ),
    .din20_WIDTH( 24 ),
    .CASE21( 6'h2C ),
    .din21_WIDTH( 24 ),
    .CASE22( 6'h2E ),
    .din22_WIDTH( 24 ),
    .CASE23( 6'h30 ),
    .din23_WIDTH( 24 ),
    .CASE24( 6'h32 ),
    .din24_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_51_6_24_1_1_U4578(
    .din0(col_sum_2_i),
    .din1(col_sum_4_i),
    .din2(col_sum_6_i),
    .din3(col_sum_8_i),
    .din4(col_sum_10_i),
    .din5(col_sum_12_i),
    .din6(col_sum_14_i),
    .din7(col_sum_16_i),
    .din8(col_sum_18_i),
    .din9(col_sum_20_i),
    .din10(col_sum_22_i),
    .din11(col_sum_24_i),
    .din12(col_sum_26_i),
    .din13(col_sum_28_i),
    .din14(col_sum_30_i),
    .din15(col_sum_32_i),
    .din16(col_sum_34_i),
    .din17(col_sum_36_i),
    .din18(col_sum_38_i),
    .din19(col_sum_40_i),
    .din20(col_sum_42_i),
    .din21(col_sum_44_i),
    .din22(col_sum_46_i),
    .din23(col_sum_48_i),
    .din24(col_sum_50_i),
    .def(tmp_14_fu_778_p51),
    .sel(select_ln91_reg_1084),
    .dout(tmp_14_fu_778_p53)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln90_fu_674_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_184 <= select_ln90_fu_722_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_184 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln90_fu_674_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten125_fu_188 <= add_ln90_fu_680_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten125_fu_188 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln90_fu_674_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_180 <= add_ln91_fu_757_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_180 <= 7'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln93_4_reg_1130 <= and_ln93_4_fu_984_p2;
        and_ln93_5_reg_1134 <= and_ln93_5_fu_996_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_predicate_pred229_state3 <= (select_ln91_reg_1084 == 6'd48);
        ap_predicate_pred266_state3 <= (select_ln91_reg_1084 == 6'd46);
        ap_predicate_pred291_state3 <= (select_ln91_reg_1084 == 6'd44);
        ap_predicate_pred316_state3 <= (select_ln91_reg_1084 == 6'd42);
        ap_predicate_pred341_state3 <= (select_ln91_reg_1084 == 6'd40);
        ap_predicate_pred366_state3 <= (select_ln91_reg_1084 == 6'd38);
        ap_predicate_pred391_state3 <= (select_ln91_reg_1084 == 6'd36);
        ap_predicate_pred416_state3 <= (select_ln91_reg_1084 == 6'd34);
        ap_predicate_pred441_state3 <= (select_ln91_reg_1084 == 6'd32);
        ap_predicate_pred466_state3 <= (select_ln91_reg_1084 == 6'd30);
        ap_predicate_pred491_state3 <= (select_ln91_reg_1084 == 6'd28);
        ap_predicate_pred516_state3 <= (select_ln91_reg_1084 == 6'd26);
        ap_predicate_pred541_state3 <= (select_ln91_reg_1084 == 6'd24);
        ap_predicate_pred566_state3 <= (select_ln91_reg_1084 == 6'd22);
        ap_predicate_pred591_state3 <= (select_ln91_reg_1084 == 6'd20);
        ap_predicate_pred616_state3 <= (select_ln91_reg_1084 == 6'd18);
        ap_predicate_pred641_state3 <= (select_ln91_reg_1084 == 6'd16);
        ap_predicate_pred666_state3 <= (select_ln91_reg_1084 == 6'd14);
        ap_predicate_pred691_state3 <= (select_ln91_reg_1084 == 6'd12);
        ap_predicate_pred716_state3 <= (select_ln91_reg_1084 == 6'd10);
        ap_predicate_pred741_state3 <= (select_ln91_reg_1084 == 6'd8);
        ap_predicate_pred766_state3 <= (select_ln91_reg_1084 == 6'd6);
        ap_predicate_pred791_state3 <= (select_ln91_reg_1084 == 6'd4);
        ap_predicate_pred816_state3 <= (select_ln91_reg_1084 == 6'd2);
        ap_predicate_pred911_state3 <= (~(select_ln91_reg_1084 == 6'd2) & ~(select_ln91_reg_1084 == 6'd4) & ~(select_ln91_reg_1084 == 6'd6) & ~(select_ln91_reg_1084 == 6'd8) & ~(select_ln91_reg_1084 == 6'd10) & ~(select_ln91_reg_1084 == 6'd12) & ~(select_ln91_reg_1084 == 6'd14) & ~(select_ln91_reg_1084 == 6'd16) & ~(select_ln91_reg_1084 == 6'd18) & ~(select_ln91_reg_1084 == 6'd20) & ~(select_ln91_reg_1084 == 6'd22) & ~(select_ln91_reg_1084 == 6'd24) & ~(select_ln91_reg_1084 == 6'd26) & ~(select_ln91_reg_1084 == 6'd28) & ~(select_ln91_reg_1084 == 6'd30) & ~(select_ln91_reg_1084 == 6'd32) & ~(select_ln91_reg_1084 == 6'd34) & ~(select_ln91_reg_1084 == 6'd36) & ~(select_ln91_reg_1084 == 6'd38) & ~(select_ln91_reg_1084 == 6'd40) & ~(select_ln91_reg_1084 == 6'd42) & ~(select_ln91_reg_1084 == 6'd44) & ~(select_ln91_reg_1084 == 6'd46) & ~(select_ln91_reg_1084 == 6'd48));
        col_sum_reg_1097 <= col_sum_fu_893_p2;
        select_ln91_reg_1084 <= select_ln91_fu_710_p3;
        select_ln91_reg_1084_pp0_iter1_reg <= select_ln91_reg_1084;
        xor_ln93_8_reg_1138 <= xor_ln93_8_fu_1002_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_predicate_pred246_state4 <= ((1'd1 == and_ln93_5_reg_1134) & (1'd0 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd48));
        ap_predicate_pred252_state4 <= ((1'd1 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd48));
        ap_predicate_pred275_state4 <= ((1'd1 == and_ln93_5_reg_1134) & (1'd0 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd46));
        ap_predicate_pred279_state4 <= ((1'd1 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd46));
        ap_predicate_pred300_state4 <= ((1'd1 == and_ln93_5_reg_1134) & (1'd0 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd44));
        ap_predicate_pred304_state4 <= ((1'd1 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd44));
        ap_predicate_pred325_state4 <= ((1'd1 == and_ln93_5_reg_1134) & (1'd0 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd42));
        ap_predicate_pred329_state4 <= ((1'd1 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd42));
        ap_predicate_pred350_state4 <= ((1'd1 == and_ln93_5_reg_1134) & (1'd0 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd40));
        ap_predicate_pred354_state4 <= ((1'd1 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd40));
        ap_predicate_pred375_state4 <= ((1'd1 == and_ln93_5_reg_1134) & (1'd0 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd38));
        ap_predicate_pred379_state4 <= ((1'd1 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd38));
        ap_predicate_pred400_state4 <= ((1'd1 == and_ln93_5_reg_1134) & (1'd0 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd36));
        ap_predicate_pred404_state4 <= ((1'd1 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd36));
        ap_predicate_pred425_state4 <= ((1'd1 == and_ln93_5_reg_1134) & (1'd0 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd34));
        ap_predicate_pred429_state4 <= ((1'd1 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd34));
        ap_predicate_pred450_state4 <= ((1'd1 == and_ln93_5_reg_1134) & (1'd0 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd32));
        ap_predicate_pred454_state4 <= ((1'd1 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd32));
        ap_predicate_pred475_state4 <= ((1'd1 == and_ln93_5_reg_1134) & (1'd0 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd30));
        ap_predicate_pred479_state4 <= ((1'd1 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd30));
        ap_predicate_pred500_state4 <= ((1'd1 == and_ln93_5_reg_1134) & (1'd0 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd28));
        ap_predicate_pred504_state4 <= ((1'd1 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd28));
        ap_predicate_pred525_state4 <= ((1'd1 == and_ln93_5_reg_1134) & (1'd0 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd26));
        ap_predicate_pred529_state4 <= ((1'd1 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd26));
        ap_predicate_pred550_state4 <= ((1'd1 == and_ln93_5_reg_1134) & (1'd0 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd24));
        ap_predicate_pred554_state4 <= ((1'd1 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd24));
        ap_predicate_pred575_state4 <= ((1'd1 == and_ln93_5_reg_1134) & (1'd0 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd22));
        ap_predicate_pred579_state4 <= ((1'd1 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd22));
        ap_predicate_pred600_state4 <= ((1'd1 == and_ln93_5_reg_1134) & (1'd0 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd20));
        ap_predicate_pred604_state4 <= ((1'd1 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd20));
        ap_predicate_pred625_state4 <= ((1'd1 == and_ln93_5_reg_1134) & (1'd0 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd18));
        ap_predicate_pred629_state4 <= ((1'd1 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd18));
        ap_predicate_pred650_state4 <= ((1'd1 == and_ln93_5_reg_1134) & (1'd0 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd16));
        ap_predicate_pred654_state4 <= ((1'd1 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd16));
        ap_predicate_pred675_state4 <= ((1'd1 == and_ln93_5_reg_1134) & (1'd0 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd14));
        ap_predicate_pred679_state4 <= ((1'd1 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd14));
        ap_predicate_pred700_state4 <= ((1'd1 == and_ln93_5_reg_1134) & (1'd0 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd12));
        ap_predicate_pred704_state4 <= ((1'd1 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd12));
        ap_predicate_pred725_state4 <= ((1'd1 == and_ln93_5_reg_1134) & (1'd0 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd10));
        ap_predicate_pred729_state4 <= ((1'd1 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd10));
        ap_predicate_pred750_state4 <= ((1'd1 == and_ln93_5_reg_1134) & (1'd0 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd8));
        ap_predicate_pred754_state4 <= ((1'd1 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd8));
        ap_predicate_pred775_state4 <= ((1'd1 == and_ln93_5_reg_1134) & (1'd0 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd6));
        ap_predicate_pred779_state4 <= ((1'd1 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd6));
        ap_predicate_pred800_state4 <= ((1'd1 == and_ln93_5_reg_1134) & (1'd0 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd4));
        ap_predicate_pred804_state4 <= ((1'd1 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd4));
        ap_predicate_pred825_state4 <= ((1'd1 == and_ln93_5_reg_1134) & (1'd0 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd2));
        ap_predicate_pred829_state4 <= ((1'd1 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1) & (select_ln91_reg_1084_pp0_iter1_reg == 6'd2));
        ap_predicate_pred964_state4 <= (~(select_ln91_reg_1084_pp0_iter1_reg == 6'd2) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd4) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd6) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd8) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd10) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd12) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd14) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd16) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd18) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd20) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd22) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd24) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd26) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd28) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd30) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd32) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd34) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd36) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd38) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd40) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd42) & 
    ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd44) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd46) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd48) & (1'd1 == and_ln93_5_reg_1134) & (1'd0 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1));
        ap_predicate_pred968_state4 <= (~(select_ln91_reg_1084_pp0_iter1_reg == 6'd2) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd4) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd6) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd8) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd10) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd12) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd14) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd16) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd18) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd20) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd22) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd24) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd26) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd28) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd30) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd32) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd34) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd36) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd38) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd40) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd42) & 
    ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd44) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd46) & ~(select_ln91_reg_1084_pp0_iter1_reg == 6'd48) & (1'd1 == and_ln93_4_reg_1130) & (xor_ln93_8_reg_1138 == 1'd1));
    end
end

always @ (*) begin
    if (((icmp_ln90_fu_674_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_load = 9'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_184;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten125_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten125_load = indvar_flatten125_fu_188;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_load = 7'd2;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_180;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred729_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_10_o = 24'd8388607;
        end else if (((ap_predicate_pred725_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_10_o = 24'd8388608;
        end else if (((ap_predicate_pred716_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_10_o = col_sum_reg_1097;
        end else if ((1'b1 == ap_condition_1174)) begin
            col_sum_10_o = 24'd0;
        end else begin
            col_sum_10_o = col_sum_10_i;
        end
    end else begin
        col_sum_10_o = col_sum_10_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred729_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred725_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred716_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd10)))) begin
        col_sum_10_o_ap_vld = 1'b1;
    end else begin
        col_sum_10_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred704_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_12_o = 24'd8388607;
        end else if (((ap_predicate_pred700_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_12_o = 24'd8388608;
        end else if (((ap_predicate_pred691_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_12_o = col_sum_reg_1097;
        end else if ((1'b1 == ap_condition_1180)) begin
            col_sum_12_o = 24'd0;
        end else begin
            col_sum_12_o = col_sum_12_i;
        end
    end else begin
        col_sum_12_o = col_sum_12_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred704_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred700_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred691_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd12)))) begin
        col_sum_12_o_ap_vld = 1'b1;
    end else begin
        col_sum_12_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred679_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_14_o = 24'd8388607;
        end else if (((ap_predicate_pred675_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_14_o = 24'd8388608;
        end else if (((ap_predicate_pred666_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_14_o = col_sum_reg_1097;
        end else if ((1'b1 == ap_condition_1186)) begin
            col_sum_14_o = 24'd0;
        end else begin
            col_sum_14_o = col_sum_14_i;
        end
    end else begin
        col_sum_14_o = col_sum_14_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred679_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred675_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred666_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd14)))) begin
        col_sum_14_o_ap_vld = 1'b1;
    end else begin
        col_sum_14_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred654_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_16_o = 24'd8388607;
        end else if (((ap_predicate_pred650_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_16_o = 24'd8388608;
        end else if (((ap_predicate_pred641_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_16_o = col_sum_reg_1097;
        end else if ((1'b1 == ap_condition_1192)) begin
            col_sum_16_o = 24'd0;
        end else begin
            col_sum_16_o = col_sum_16_i;
        end
    end else begin
        col_sum_16_o = col_sum_16_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred654_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred650_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred641_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd16)))) begin
        col_sum_16_o_ap_vld = 1'b1;
    end else begin
        col_sum_16_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred629_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_18_o = 24'd8388607;
        end else if (((ap_predicate_pred625_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_18_o = 24'd8388608;
        end else if (((ap_predicate_pred616_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_18_o = col_sum_reg_1097;
        end else if ((1'b1 == ap_condition_1198)) begin
            col_sum_18_o = 24'd0;
        end else begin
            col_sum_18_o = col_sum_18_i;
        end
    end else begin
        col_sum_18_o = col_sum_18_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred629_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred625_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred616_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd18)))) begin
        col_sum_18_o_ap_vld = 1'b1;
    end else begin
        col_sum_18_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred604_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_20_o = 24'd8388607;
        end else if (((ap_predicate_pred600_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_20_o = 24'd8388608;
        end else if (((ap_predicate_pred591_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_20_o = col_sum_reg_1097;
        end else if ((1'b1 == ap_condition_1204)) begin
            col_sum_20_o = 24'd0;
        end else begin
            col_sum_20_o = col_sum_20_i;
        end
    end else begin
        col_sum_20_o = col_sum_20_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred604_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred600_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred591_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd20)))) begin
        col_sum_20_o_ap_vld = 1'b1;
    end else begin
        col_sum_20_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred579_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_22_o = 24'd8388607;
        end else if (((ap_predicate_pred575_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_22_o = 24'd8388608;
        end else if (((ap_predicate_pred566_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_22_o = col_sum_reg_1097;
        end else if ((1'b1 == ap_condition_1210)) begin
            col_sum_22_o = 24'd0;
        end else begin
            col_sum_22_o = col_sum_22_i;
        end
    end else begin
        col_sum_22_o = col_sum_22_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred579_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred575_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred566_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd22)))) begin
        col_sum_22_o_ap_vld = 1'b1;
    end else begin
        col_sum_22_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred554_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_24_o = 24'd8388607;
        end else if (((ap_predicate_pred550_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_24_o = 24'd8388608;
        end else if (((ap_predicate_pred541_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_24_o = col_sum_reg_1097;
        end else if ((1'b1 == ap_condition_1216)) begin
            col_sum_24_o = 24'd0;
        end else begin
            col_sum_24_o = col_sum_24_i;
        end
    end else begin
        col_sum_24_o = col_sum_24_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred554_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred550_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred541_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd24)))) begin
        col_sum_24_o_ap_vld = 1'b1;
    end else begin
        col_sum_24_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred529_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_26_o = 24'd8388607;
        end else if (((ap_predicate_pred525_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_26_o = 24'd8388608;
        end else if (((ap_predicate_pred516_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_26_o = col_sum_reg_1097;
        end else if ((1'b1 == ap_condition_1222)) begin
            col_sum_26_o = 24'd0;
        end else begin
            col_sum_26_o = col_sum_26_i;
        end
    end else begin
        col_sum_26_o = col_sum_26_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred529_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred525_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred516_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd26)))) begin
        col_sum_26_o_ap_vld = 1'b1;
    end else begin
        col_sum_26_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred504_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_28_o = 24'd8388607;
        end else if (((ap_predicate_pred500_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_28_o = 24'd8388608;
        end else if (((ap_predicate_pred491_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_28_o = col_sum_reg_1097;
        end else if ((1'b1 == ap_condition_1228)) begin
            col_sum_28_o = 24'd0;
        end else begin
            col_sum_28_o = col_sum_28_i;
        end
    end else begin
        col_sum_28_o = col_sum_28_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred504_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred500_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred491_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd28)))) begin
        col_sum_28_o_ap_vld = 1'b1;
    end else begin
        col_sum_28_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred829_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_2_o = 24'd8388607;
        end else if (((ap_predicate_pred825_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_2_o = 24'd8388608;
        end else if (((ap_predicate_pred816_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_2_o = col_sum_reg_1097;
        end else if ((1'b1 == ap_condition_1234)) begin
            col_sum_2_o = 24'd0;
        end else begin
            col_sum_2_o = col_sum_2_i;
        end
    end else begin
        col_sum_2_o = col_sum_2_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred829_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred825_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred816_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd2)))) begin
        col_sum_2_o_ap_vld = 1'b1;
    end else begin
        col_sum_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred479_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_30_o = 24'd8388607;
        end else if (((ap_predicate_pred475_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_30_o = 24'd8388608;
        end else if (((ap_predicate_pred466_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_30_o = col_sum_reg_1097;
        end else if ((1'b1 == ap_condition_1240)) begin
            col_sum_30_o = 24'd0;
        end else begin
            col_sum_30_o = col_sum_30_i;
        end
    end else begin
        col_sum_30_o = col_sum_30_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred479_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred475_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred466_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd30)))) begin
        col_sum_30_o_ap_vld = 1'b1;
    end else begin
        col_sum_30_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred454_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_32_o = 24'd8388607;
        end else if (((ap_predicate_pred450_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_32_o = 24'd8388608;
        end else if (((ap_predicate_pred441_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_32_o = col_sum_reg_1097;
        end else if ((1'b1 == ap_condition_1246)) begin
            col_sum_32_o = 24'd0;
        end else begin
            col_sum_32_o = col_sum_32_i;
        end
    end else begin
        col_sum_32_o = col_sum_32_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred454_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred450_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred441_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd32)))) begin
        col_sum_32_o_ap_vld = 1'b1;
    end else begin
        col_sum_32_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred429_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_34_o = 24'd8388607;
        end else if (((ap_predicate_pred425_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_34_o = 24'd8388608;
        end else if (((ap_predicate_pred416_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_34_o = col_sum_reg_1097;
        end else if ((1'b1 == ap_condition_1252)) begin
            col_sum_34_o = 24'd0;
        end else begin
            col_sum_34_o = col_sum_34_i;
        end
    end else begin
        col_sum_34_o = col_sum_34_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred429_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred425_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred416_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd34)))) begin
        col_sum_34_o_ap_vld = 1'b1;
    end else begin
        col_sum_34_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred404_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_36_o = 24'd8388607;
        end else if (((ap_predicate_pred400_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_36_o = 24'd8388608;
        end else if (((ap_predicate_pred391_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_36_o = col_sum_reg_1097;
        end else if ((1'b1 == ap_condition_1258)) begin
            col_sum_36_o = 24'd0;
        end else begin
            col_sum_36_o = col_sum_36_i;
        end
    end else begin
        col_sum_36_o = col_sum_36_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred404_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred400_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred391_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd36)))) begin
        col_sum_36_o_ap_vld = 1'b1;
    end else begin
        col_sum_36_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred379_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_38_o = 24'd8388607;
        end else if (((ap_predicate_pred375_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_38_o = 24'd8388608;
        end else if (((ap_predicate_pred366_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_38_o = col_sum_reg_1097;
        end else if ((1'b1 == ap_condition_1264)) begin
            col_sum_38_o = 24'd0;
        end else begin
            col_sum_38_o = col_sum_38_i;
        end
    end else begin
        col_sum_38_o = col_sum_38_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred379_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred375_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred366_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd38)))) begin
        col_sum_38_o_ap_vld = 1'b1;
    end else begin
        col_sum_38_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred354_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_40_o = 24'd8388607;
        end else if (((ap_predicate_pred350_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_40_o = 24'd8388608;
        end else if (((ap_predicate_pred341_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_40_o = col_sum_reg_1097;
        end else if ((1'b1 == ap_condition_1270)) begin
            col_sum_40_o = 24'd0;
        end else begin
            col_sum_40_o = col_sum_40_i;
        end
    end else begin
        col_sum_40_o = col_sum_40_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred354_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred350_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred341_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd40)))) begin
        col_sum_40_o_ap_vld = 1'b1;
    end else begin
        col_sum_40_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred329_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_42_o = 24'd8388607;
        end else if (((ap_predicate_pred325_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_42_o = 24'd8388608;
        end else if (((ap_predicate_pred316_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_42_o = col_sum_reg_1097;
        end else if ((1'b1 == ap_condition_1276)) begin
            col_sum_42_o = 24'd0;
        end else begin
            col_sum_42_o = col_sum_42_i;
        end
    end else begin
        col_sum_42_o = col_sum_42_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred329_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred325_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred316_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd42)))) begin
        col_sum_42_o_ap_vld = 1'b1;
    end else begin
        col_sum_42_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred304_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_44_o = 24'd8388607;
        end else if (((ap_predicate_pred300_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_44_o = 24'd8388608;
        end else if (((ap_predicate_pred291_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_44_o = col_sum_reg_1097;
        end else if ((1'b1 == ap_condition_1282)) begin
            col_sum_44_o = 24'd0;
        end else begin
            col_sum_44_o = col_sum_44_i;
        end
    end else begin
        col_sum_44_o = col_sum_44_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred304_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred300_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred291_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd44)))) begin
        col_sum_44_o_ap_vld = 1'b1;
    end else begin
        col_sum_44_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred279_state4 == 1'b1))) begin
            col_sum_46_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred275_state4 == 1'b1))) begin
            col_sum_46_o = 24'd8388608;
        end else if (((ap_predicate_pred266_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_46_o = col_sum_reg_1097;
        end else if ((1'b1 == ap_condition_1288)) begin
            col_sum_46_o = 24'd0;
        end else begin
            col_sum_46_o = col_sum_46_i;
        end
    end else begin
        col_sum_46_o = col_sum_46_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred266_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred279_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred275_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd46)))) begin
        col_sum_46_o_ap_vld = 1'b1;
    end else begin
        col_sum_46_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred252_state4 == 1'b1))) begin
            col_sum_48_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred246_state4 == 1'b1))) begin
            col_sum_48_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred229_state3 == 1'b1))) begin
            col_sum_48_o = col_sum_reg_1097;
        end else if ((1'b1 == ap_condition_1294)) begin
            col_sum_48_o = 24'd0;
        end else begin
            col_sum_48_o = col_sum_48_i;
        end
    end else begin
        col_sum_48_o = col_sum_48_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred252_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_pred246_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred229_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd48)))) begin
        col_sum_48_o_ap_vld = 1'b1;
    end else begin
        col_sum_48_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred804_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_4_o = 24'd8388607;
        end else if (((ap_predicate_pred800_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_4_o = 24'd8388608;
        end else if (((ap_predicate_pred791_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_4_o = col_sum_reg_1097;
        end else if ((1'b1 == ap_condition_1300)) begin
            col_sum_4_o = 24'd0;
        end else begin
            col_sum_4_o = col_sum_4_i;
        end
    end else begin
        col_sum_4_o = col_sum_4_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred804_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred800_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred791_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd4)))) begin
        col_sum_4_o_ap_vld = 1'b1;
    end else begin
        col_sum_4_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred968_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_50_o = 24'd8388607;
        end else if (((ap_predicate_pred964_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_50_o = 24'd8388608;
        end else if (((ap_predicate_pred911_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_50_o = col_sum_reg_1097;
        end else if ((1'b1 == ap_condition_1308)) begin
            col_sum_50_o = 24'd0;
        end else begin
            col_sum_50_o = col_sum_50_i;
        end
    end else begin
        col_sum_50_o = col_sum_50_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred968_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred964_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred911_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(select_ln91_reg_1084 == 6'd2) & ~(select_ln91_reg_1084 == 6'd4) & ~(select_ln91_reg_1084 == 6'd6) & ~(select_ln91_reg_1084 == 6'd8) & ~(select_ln91_reg_1084 == 6'd10) & ~(select_ln91_reg_1084 == 6'd12) & ~(select_ln91_reg_1084 == 6'd14) & ~(select_ln91_reg_1084 == 6'd16) & ~(select_ln91_reg_1084 == 6'd18) & ~(select_ln91_reg_1084 == 6'd20) & ~(select_ln91_reg_1084 == 6'd22) & ~(select_ln91_reg_1084 == 6'd24) & ~(select_ln91_reg_1084 == 6'd26) & ~(select_ln91_reg_1084 == 6'd28) & ~(select_ln91_reg_1084 == 6'd30) & ~(select_ln91_reg_1084 == 6'd32) & ~(select_ln91_reg_1084 == 6'd34) & ~(select_ln91_reg_1084 == 6'd36) & ~(select_ln91_reg_1084 == 6'd38) & ~(select_ln91_reg_1084 
    == 6'd40) & ~(select_ln91_reg_1084 == 6'd42) & ~(select_ln91_reg_1084 == 6'd44) & ~(select_ln91_reg_1084 == 6'd46) & ~(select_ln91_reg_1084 == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1)))) begin
        col_sum_50_o_ap_vld = 1'b1;
    end else begin
        col_sum_50_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred779_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_6_o = 24'd8388607;
        end else if (((ap_predicate_pred775_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_6_o = 24'd8388608;
        end else if (((ap_predicate_pred766_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_6_o = col_sum_reg_1097;
        end else if ((1'b1 == ap_condition_1314)) begin
            col_sum_6_o = 24'd0;
        end else begin
            col_sum_6_o = col_sum_6_i;
        end
    end else begin
        col_sum_6_o = col_sum_6_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred779_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred775_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred766_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd6)))) begin
        col_sum_6_o_ap_vld = 1'b1;
    end else begin
        col_sum_6_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred754_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_8_o = 24'd8388607;
        end else if (((ap_predicate_pred750_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            col_sum_8_o = 24'd8388608;
        end else if (((ap_predicate_pred741_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            col_sum_8_o = col_sum_reg_1097;
        end else if ((1'b1 == ap_condition_1320)) begin
            col_sum_8_o = 24'd0;
        end else begin
            col_sum_8_o = col_sum_8_i;
        end
    end else begin
        col_sum_8_o = col_sum_8_i;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred754_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred750_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_predicate_pred741_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd8)))) begin
        col_sum_8_o_ap_vld = 1'b1;
    end else begin
        col_sum_8_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln90_2_fu_696_p2 = (ap_sig_allocacmp_i_load + 9'd1);

assign add_ln90_fu_680_p2 = (ap_sig_allocacmp_indvar_flatten125_load + 11'd1);

assign add_ln91_fu_757_p2 = (zext_ln90_fu_718_p1 + 7'd16);

assign add_ln93_7_fu_899_p2 = ($signed(sext_ln93_5_fu_889_p1) + $signed(sext_ln93_4_fu_885_p1));

assign and_ln93_4_fu_984_p2 = (xor_ln93_6_fu_978_p2 & tmp_31_fu_970_p3);

assign and_ln93_5_fu_996_p2 = (xor_ln93_7_fu_990_p2 & tmp_30_fu_911_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1174 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd10));
end

always @ (*) begin
    ap_condition_1180 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd12));
end

always @ (*) begin
    ap_condition_1186 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd14));
end

always @ (*) begin
    ap_condition_1192 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd16));
end

always @ (*) begin
    ap_condition_1198 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd18));
end

always @ (*) begin
    ap_condition_1204 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd20));
end

always @ (*) begin
    ap_condition_1210 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd22));
end

always @ (*) begin
    ap_condition_1216 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd24));
end

always @ (*) begin
    ap_condition_1222 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd26));
end

always @ (*) begin
    ap_condition_1228 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd28));
end

always @ (*) begin
    ap_condition_1234 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd2));
end

always @ (*) begin
    ap_condition_1240 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd30));
end

always @ (*) begin
    ap_condition_1246 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd32));
end

always @ (*) begin
    ap_condition_1252 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd34));
end

always @ (*) begin
    ap_condition_1258 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd36));
end

always @ (*) begin
    ap_condition_1264 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd38));
end

always @ (*) begin
    ap_condition_1270 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd40));
end

always @ (*) begin
    ap_condition_1276 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd42));
end

always @ (*) begin
    ap_condition_1282 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd44));
end

always @ (*) begin
    ap_condition_1288 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd46));
end

always @ (*) begin
    ap_condition_1294 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd48));
end

always @ (*) begin
    ap_condition_1300 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd4));
end

always @ (*) begin
    ap_condition_1308 = (~(select_ln91_reg_1084 == 6'd2) & ~(select_ln91_reg_1084 == 6'd4) & ~(select_ln91_reg_1084 == 6'd6) & ~(select_ln91_reg_1084 == 6'd8) & ~(select_ln91_reg_1084 == 6'd10) & ~(select_ln91_reg_1084 == 6'd12) & ~(select_ln91_reg_1084 == 6'd14) & ~(select_ln91_reg_1084 == 6'd16) & ~(select_ln91_reg_1084 == 6'd18) & ~(select_ln91_reg_1084 == 6'd20) & ~(select_ln91_reg_1084 == 6'd22) & ~(select_ln91_reg_1084 == 6'd24) & ~(select_ln91_reg_1084 == 6'd26) & ~(select_ln91_reg_1084 == 6'd28) & ~(select_ln91_reg_1084 == 6'd30) & ~(select_ln91_reg_1084 == 6'd32) & ~(select_ln91_reg_1084 == 6'd34) & ~(select_ln91_reg_1084 == 6'd36) & ~(select_ln91_reg_1084 == 6'd38) & ~(select_ln91_reg_1084 == 6'd40) & ~(select_ln91_reg_1084 == 6'd42) & ~(select_ln91_reg_1084 == 6'd44) & ~(select_ln91_reg_1084 == 6'd46) & ~(select_ln91_reg_1084 == 6'd48) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_1314 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd6));
end

always @ (*) begin
    ap_condition_1320 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln93_3_fu_905_p2 == 1'd1) & (select_ln91_reg_1084 == 6'd8));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign col_sum_fu_893_p0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0;

assign col_sum_fu_893_p2 = ($signed(col_sum_fu_893_p0) + $signed(tmp_14_fu_778_p53));

assign icmp_ln90_fu_674_p2 = ((ap_sig_allocacmp_indvar_flatten125_load == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln93_3_fu_905_p2 = ((add_ln93_7_fu_899_p2 == 25'd0) ? 1'b1 : 1'b0);

assign lshr_ln91_2_fu_734_p4 = {{select_ln91_fu_710_p3[5:4]}};

assign select_ln90_fu_722_p3 = ((tmp_fu_702_p3[0:0] == 1'b1) ? add_ln90_2_fu_696_p2 : ap_sig_allocacmp_i_load);

assign select_ln91_fu_710_p3 = ((tmp_fu_702_p3[0:0] == 1'b1) ? 6'd2 : trunc_ln90_fu_692_p1);

assign sext_ln93_4_fu_885_p1 = tmp_14_fu_778_p53;

assign sext_ln93_5_fu_889_p0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0;

assign sext_ln93_5_fu_889_p1 = sext_ln93_5_fu_889_p0;

assign tmp_14_fu_778_p51 = 'bx;

assign tmp_30_fu_911_p3 = add_ln93_7_fu_899_p2[32'd24];

assign tmp_31_fu_970_p3 = col_sum_fu_893_p2[32'd23];

assign tmp_fu_702_p3 = ap_sig_allocacmp_j_load[32'd6];

assign tmp_s_fu_744_p3 = {{trunc_ln93_fu_730_p1}, {lshr_ln91_2_fu_734_p4}};

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 = zext_ln93_fu_752_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;

assign trunc_ln90_fu_692_p1 = ap_sig_allocacmp_j_load[5:0];

assign trunc_ln93_fu_730_p1 = select_ln90_fu_722_p3[7:0];

assign xor_ln93_6_fu_978_p2 = (tmp_30_fu_911_p3 ^ 1'd1);

assign xor_ln93_7_fu_990_p2 = (tmp_31_fu_970_p3 ^ 1'd1);

assign xor_ln93_8_fu_1002_p2 = (tmp_31_fu_970_p3 ^ tmp_30_fu_911_p3);

assign zext_ln90_fu_718_p1 = select_ln91_fu_710_p3;

assign zext_ln93_fu_752_p1 = tmp_s_fu_744_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_917
