// Seed: 1356787873
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = id_1;
  initial #1 id_2 <= 1;
  assign id_4 = 1 - 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  always id_1 <= 1 || 1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2;
  reg id_1, id_3;
  id_4 :
  assert property (@(*) id_3) begin : LABEL_0
    id_4 = id_2;
    id_3 = "" & id_1;
    id_3 <= 1;
  end
  id_5(
      id_3, 1'b0
  );
  assign id_4 = 1;
  wire id_6;
  assign id_2 = id_2;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_6,
      id_6,
      id_6
  );
  wire id_7, id_8;
endmodule
