#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5557b457ddd0 .scope module, "cpu_tb" "cpu_tb" 2 8;
 .timescale -6 -11;
v0x5557b45b5a50_0 .var "clk", 0 0;
o0x7fc570f6a7b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5557b45b5b10_0 .net "i1", 7 0, o0x7fc570f6a7b8;  0 drivers
o0x7fc570f6a7e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5557b45b5bd0_0 .net "i2", 7 0, o0x7fc570f6a7e8;  0 drivers
o0x7fc570f6a818 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5557b45b5c70_0 .net "i3", 7 0, o0x7fc570f6a818;  0 drivers
o0x7fc570f6a848 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5557b45b5d30_0 .net "i4", 7 0, o0x7fc570f6a848;  0 drivers
v0x5557b45b5e40_0 .var "ie1", 0 0;
v0x5557b45b5ee0_0 .var "ie2", 0 0;
v0x5557b45b5f80_0 .var "ie3", 0 0;
v0x5557b45b6020_0 .var "ie4", 0 0;
v0x5557b45b61e0_0 .net "o1", 7 0, v0x5557b45ab160_0;  1 drivers
v0x5557b45b62a0_0 .net "o2", 7 0, v0x5557b45ab8b0_0;  1 drivers
v0x5557b45b6360_0 .net "o3", 7 0, v0x5557b45abff0_0;  1 drivers
v0x5557b45b6420_0 .net "o4", 7 0, v0x5557b45ac760_0;  1 drivers
v0x5557b45b64e0_0 .var "reset", 0 0;
S_0x5557b457b300 .scope module, "micpu" "cpu" 2 26, 3 1 0, S_0x5557b457ddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "ie1"
    .port_info 3 /INPUT 1 "ie2"
    .port_info 4 /INPUT 1 "ie3"
    .port_info 5 /INPUT 1 "ie4"
    .port_info 6 /OUTPUT 8 "reg1_out"
    .port_info 7 /OUTPUT 8 "reg2_out"
    .port_info 8 /OUTPUT 8 "reg3_out"
    .port_info 9 /OUTPUT 8 "reg4_out"
    .port_info 10 /INPUT 8 "i1"
    .port_info 11 /INPUT 8 "i2"
    .port_info 12 /INPUT 8 "i3"
    .port_info 13 /INPUT 8 "i4"
v0x5557b45b2960_0 .net "clk", 0 0, v0x5557b45b5a50_0;  1 drivers
v0x5557b45b4150_0 .net "i1", 7 0, o0x7fc570f6a7b8;  alias, 0 drivers
v0x5557b45b4260_0 .net "i2", 7 0, o0x7fc570f6a7e8;  alias, 0 drivers
v0x5557b45b4350_0 .net "i3", 7 0, o0x7fc570f6a818;  alias, 0 drivers
v0x5557b45b4460_0 .net "i4", 7 0, o0x7fc570f6a848;  alias, 0 drivers
v0x5557b45b45c0_0 .net "ie1", 0 0, v0x5557b45b5e40_0;  1 drivers
v0x5557b45b4660_0 .net "ie2", 0 0, v0x5557b45b5ee0_0;  1 drivers
v0x5557b45b4700_0 .net "ie3", 0 0, v0x5557b45b5f80_0;  1 drivers
v0x5557b45b47a0_0 .net "ie4", 0 0, v0x5557b45b6020_0;  1 drivers
v0x5557b45b4840_0 .net "op_alu", 2 0, v0x5557b45b3020_0;  1 drivers
v0x5557b45b4900_0 .net "opcode", 15 0, L_0x5557b45c9ee0;  1 drivers
v0x5557b45b49c0_0 .net "pop", 0 0, v0x5557b45b3200_0;  1 drivers
v0x5557b45b4a60_0 .net "push", 0 0, v0x5557b45b32f0_0;  1 drivers
v0x5557b45b4b50_0 .net "reg1_out", 7 0, v0x5557b45ab160_0;  alias, 1 drivers
v0x5557b45b4c60_0 .net "reg2_out", 7 0, v0x5557b45ab8b0_0;  alias, 1 drivers
v0x5557b45b4d70_0 .net "reg3_out", 7 0, v0x5557b45abff0_0;  alias, 1 drivers
v0x5557b45b4e80_0 .net "reg4_out", 7 0, v0x5557b45ac760_0;  alias, 1 drivers
v0x5557b45b50a0_0 .net "reset", 0 0, v0x5557b45b64e0_0;  1 drivers
v0x5557b45b5140_0 .net "s_inc", 0 0, v0x5557b45b3390_0;  1 drivers
v0x5557b45b51e0_0 .net "s_inm", 1 0, v0x5557b45b3430_0;  1 drivers
v0x5557b45b52a0_0 .net "s_out", 0 0, v0x5557b45b3520_0;  1 drivers
v0x5557b45b5340_0 .net "s_pila", 0 0, v0x5557b45b3610_0;  1 drivers
v0x5557b45b53e0_0 .net "s_port", 1 0, v0x5557b45b3700_0;  1 drivers
v0x5557b45b54a0_0 .net "we3", 0 0, v0x5557b45b37f0_0;  1 drivers
v0x5557b45b5540_0 .net "we4", 0 0, v0x5557b45b38e0_0;  1 drivers
v0x5557b45b55e0_0 .net "we5", 0 0, v0x5557b45b39d0_0;  1 drivers
v0x5557b45b56d0_0 .net "wez", 0 0, v0x5557b45b3a70_0;  1 drivers
v0x5557b45b5770_0 .net "z", 0 0, v0x5557b45a5670_0;  1 drivers
S_0x5557b457a560 .scope module, "cd_1" "cd" 3 10, 4 1 0, S_0x5557b457b300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 1 "wez"
    .port_info 5 /INPUT 1 "s_pila"
    .port_info 6 /INPUT 1 "push"
    .port_info 7 /INPUT 1 "pop"
    .port_info 8 /INPUT 1 "we4"
    .port_info 9 /INPUT 1 "s_out"
    .port_info 10 /INPUT 1 "we5"
    .port_info 11 /INPUT 1 "ie1"
    .port_info 12 /INPUT 1 "ie2"
    .port_info 13 /INPUT 1 "ie3"
    .port_info 14 /INPUT 1 "ie4"
    .port_info 15 /INPUT 2 "s_port"
    .port_info 16 /INPUT 2 "s_inm"
    .port_info 17 /INPUT 3 "op_alu"
    .port_info 18 /OUTPUT 1 "z"
    .port_info 19 /OUTPUT 16 "opcode"
    .port_info 20 /OUTPUT 8 "reg1_out"
    .port_info 21 /OUTPUT 8 "reg2_out"
    .port_info 22 /OUTPUT 8 "reg3_out"
    .port_info 23 /OUTPUT 8 "reg4_out"
    .port_info 24 /INPUT 8 "i1"
    .port_info 25 /INPUT 8 "i2"
    .port_info 26 /INPUT 8 "i3"
    .port_info 27 /INPUT 8 "i4"
L_0x5557b45c8f40 .functor AND 1, v0x5557b45b39d0_0, L_0x5557b45c8640, C4<1>, C4<1>;
L_0x5557b45c8fb0 .functor AND 1, v0x5557b45b39d0_0, L_0x5557b45c8860, C4<1>, C4<1>;
o0x7fc570f6bad8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5557b45c90b0 .functor AND 1, v0x5557b45b39d0_0, o0x7fc570f6bad8, C4<1>, C4<1>;
L_0x5557b45c9120 .functor AND 1, v0x5557b45b39d0_0, L_0x5557b45c8b80, C4<1>, C4<1>;
L_0x5557b45c9a00 .functor OR 1, v0x5557b45b5e40_0, v0x5557b45b5ee0_0, C4<0>, C4<0>;
L_0x5557b45c9a70 .functor OR 1, L_0x5557b45c9a00, v0x5557b45b5f80_0, C4<0>, C4<0>;
L_0x5557b45c9b70 .functor OR 1, L_0x5557b45c9a70, v0x5557b45b6020_0, C4<0>, C4<0>;
L_0x5557b45c9c30 .functor OR 1, v0x5557b45b32f0_0, L_0x5557b45c9b70, C4<0>, C4<0>;
o0x7fc570f6bb08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5557b45c9e70 .functor AND 1, L_0x5557b45c9dd0, o0x7fc570f6bb08, C4<1>, C4<1>;
L_0x5557b45c9ee0 .functor BUFZ 16, L_0x5557b45b6980, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5557b45ae9f0_0 .net *"_s30", 0 0, L_0x5557b45c9a00;  1 drivers
v0x5557b45aead0_0 .net *"_s32", 0 0, L_0x5557b45c9a70;  1 drivers
v0x5557b45aebb0_0 .net *"_s39", 0 0, L_0x5557b45c9dd0;  1 drivers
v0x5557b45aeca0_0 .net "alu_to_mux", 7 0, v0x5557b44f8c80_0;  1 drivers
v0x5557b45aedb0_0 .net "and1_to_reg", 0 0, L_0x5557b45c8f40;  1 drivers
v0x5557b45aeea0_0 .net "and2_to_reg", 0 0, L_0x5557b45c8fb0;  1 drivers
v0x5557b45aef40_0 .net "and3_to_reg", 0 0, L_0x5557b45c90b0;  1 drivers
v0x5557b45af010_0 .net "and4_to_reg", 0 0, L_0x5557b45c9120;  1 drivers
v0x5557b45af0e0_0 .net "clk", 0 0, v0x5557b45b5a50_0;  alias, 1 drivers
v0x5557b45af210_0 .net "clk_out", 0 0, v0x5557b45a4b60_0;  1 drivers
v0x5557b45af2e0_0 .net "cod42_0_to_mux7", 0 0, L_0x5557b45c9710;  1 drivers
v0x5557b45af3b0_0 .net "cod42_1_to_mux7", 0 0, L_0x5557b45c98b0;  1 drivers
v0x5557b45af480_0 .net "end_to_ie4", 0 0, L_0x5557b45c9e70;  1 drivers
v0x5557b45af520_0 .net "i1", 7 0, o0x7fc570f6a7b8;  alias, 0 drivers
v0x5557b45af5f0_0 .net "i2", 7 0, o0x7fc570f6a7e8;  alias, 0 drivers
v0x5557b45af6c0_0 .net "i3", 7 0, o0x7fc570f6a818;  alias, 0 drivers
v0x5557b45af790_0 .net "i4", 7 0, o0x7fc570f6a848;  alias, 0 drivers
v0x5557b45af970_0 .net "ie1", 0 0, v0x5557b45b5e40_0;  alias, 1 drivers
v0x5557b45afa40_0 .net "ie2", 0 0, v0x5557b45b5ee0_0;  alias, 1 drivers
v0x5557b45afb10_0 .net "ie3", 0 0, v0x5557b45b5f80_0;  alias, 1 drivers
v0x5557b45afbe0_0 .net "ie4", 0 0, v0x5557b45b6020_0;  alias, 1 drivers
v0x5557b45afcb0_0 .net "input_mux_to_mux", 7 0, v0x5557b45a8050_0;  1 drivers
v0x5557b45afd50_0 .net "memdat_to_mux", 7 0, L_0x5557b45c7cb0;  1 drivers
v0x5557b45afe40_0 .net "mux3_to_mux6", 9 0, L_0x5557b45c7db0;  1 drivers
v0x5557b45afee0_0 .net "mux6_to_pc", 9 0, L_0x5557b45c91e0;  1 drivers
v0x5557b45affd0_0 .net "mux7_to_mux6", 9 0, v0x5557b45a9850_0;  1 drivers
v0x5557b45b00c0_0 .net "mux_to_mux", 9 0, L_0x5557b45b6580;  1 drivers
v0x5557b45b01b0_0 .net "mux_to_reg", 7 0, L_0x5557b45c8420;  1 drivers
v0x5557b45b0250_0 .net "op_alu", 2 0, v0x5557b45b3020_0;  alias, 1 drivers
v0x5557b45b02f0_0 .net "opcode", 15 0, L_0x5557b45c9ee0;  alias, 1 drivers
v0x5557b45b0390_0 .net "or_to_mux6", 0 0, L_0x5557b45c9b70;  1 drivers
v0x5557b45b0430_0 .net "or_to_pila", 0 0, L_0x5557b45c9c30;  1 drivers
v0x5557b45b04d0_0 .net "pc_to_mem", 9 0, v0x5557b45aa010_0;  1 drivers
v0x5557b45b0570_0 .net "pila_to_mux", 9 0, v0x5557b45aa750_0;  1 drivers
v0x5557b45b0660_0 .net "pop", 0 0, v0x5557b45b3200_0;  alias, 1 drivers
v0x5557b45b0700_0 .net "push", 0 0, v0x5557b45b32f0_0;  alias, 1 drivers
v0x5557b45b07a0_0 .net "rd1", 7 0, L_0x5557b45c6e10;  1 drivers
v0x5557b45b0840_0 .net "rd2", 7 0, L_0x5557b45c7560;  1 drivers
v0x5557b45b0900_0 .net "reg1_out", 7 0, v0x5557b45ab160_0;  alias, 1 drivers
v0x5557b45b09c0_0 .net "reg2_out", 7 0, v0x5557b45ab8b0_0;  alias, 1 drivers
v0x5557b45b0a60_0 .net "reg3_out", 7 0, v0x5557b45abff0_0;  alias, 1 drivers
v0x5557b45b0b30_0 .net "reg4_out", 7 0, v0x5557b45ac760_0;  alias, 1 drivers
v0x5557b45b0c00_0 .net "reg5_to_mux7", 9 0, L_0x5557b45c9470;  1 drivers
v0x5557b45b0cf0_0 .net "reg6_to_mux7", 9 0, L_0x5557b45c94e0;  1 drivers
v0x5557b45b0e00_0 .net "reg7_to_mux7", 9 0, L_0x5557b45c9550;  1 drivers
v0x5557b45b0f10_0 .net "reg8_to_mux7", 9 0, L_0x5557b45c95c0;  1 drivers
v0x5557b45b1020_0 .net "reset", 0 0, v0x5557b45b64e0_0;  alias, 1 drivers
v0x5557b45b10c0_0 .net "s_inc", 0 0, v0x5557b45b3390_0;  alias, 1 drivers
v0x5557b45b1160_0 .net "s_inm", 1 0, v0x5557b45b3430_0;  alias, 1 drivers
v0x5557b45b1200_0 .net "s_out", 0 0, v0x5557b45b3520_0;  alias, 1 drivers
v0x5557b45b12a0_0 .net "s_pila", 0 0, v0x5557b45b3610_0;  alias, 1 drivers
v0x5557b45b1340_0 .net "s_port", 1 0, v0x5557b45b3700_0;  alias, 1 drivers
v0x5557b45b1410_0 .net "sal_dec_1", 0 0, L_0x5557b45c8640;  1 drivers
v0x5557b45b14e0_0 .net "sal_dec_2", 0 0, L_0x5557b45c8860;  1 drivers
v0x5557b45b15b0_0 .net "sal_dec_3", 0 0, o0x7fc570f6bad8;  0 drivers
v0x5557b45b1650_0 .net "sal_dec_4", 0 0, L_0x5557b45c8b80;  1 drivers
v0x5557b45b1720_0 .net "sal_del_3", 0 0, L_0x5557b45c8a70;  1 drivers
v0x5557b45b17f0_0 .net "sal_mem_pro", 15 0, L_0x5557b45b6980;  1 drivers
v0x5557b45b18c0_0 .net "sal_timer", 0 0, o0x7fc570f6bb08;  0 drivers
v0x5557b45b1960_0 .net "sum_to_mux", 9 0, L_0x5557b45c7c10;  1 drivers
v0x5557b45b1a50_0 .net "wd3", 7 0, v0x5557b45a6f30_0;  1 drivers
v0x5557b45b1b40_0 .net "we3", 0 0, v0x5557b45b37f0_0;  alias, 1 drivers
v0x5557b45b1be0_0 .net "we4", 0 0, v0x5557b45b38e0_0;  alias, 1 drivers
v0x5557b45b1c80_0 .net "we5", 0 0, v0x5557b45b39d0_0;  alias, 1 drivers
v0x5557b45b1d20_0 .net "wez", 0 0, v0x5557b45b3a70_0;  alias, 1 drivers
v0x5557b45b2200_0 .net "z", 0 0, v0x5557b45a5670_0;  alias, 1 drivers
v0x5557b45b22d0_0 .net "zalu", 0 0, L_0x5557b45c7ba0;  1 drivers
L_0x5557b45b66f0 .part L_0x5557b45b6980, 0, 10;
L_0x5557b45c76f0 .part L_0x5557b45b6980, 8, 4;
L_0x5557b45c7820 .part L_0x5557b45b6980, 4, 4;
L_0x5557b45c78c0 .part L_0x5557b45b6980, 0, 4;
L_0x5557b45c7960 .part L_0x5557b45b6980, 4, 8;
L_0x5557b45c81e0 .part L_0x5557b45b6980, 0, 12;
L_0x5557b45c84c0 .part L_0x5557b45b6980, 2, 8;
L_0x5557b45c8db0 .part L_0x5557b45b6980, 0, 1;
L_0x5557b45c8ea0 .part L_0x5557b45b6980, 1, 1;
L_0x5557b45c92d0 .concat [ 1 1 0 0], L_0x5557b45c9710, L_0x5557b45c98b0;
L_0x5557b45c9dd0 .part L_0x5557b45b6980, 9, 1;
S_0x5557b4574690 .scope module, "alu1" "alu" 4 19, 5 1 0, S_0x5557b457a560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x5557b45c7ba0 .functor NOT 1, L_0x5557b45c7a70, C4<0>, C4<0>, C4<0>;
v0x5557b456e940_0 .net *"_s3", 0 0, L_0x5557b45c7a70;  1 drivers
v0x5557b45609c0_0 .net "a", 7 0, L_0x5557b45c6e10;  alias, 1 drivers
v0x5557b4560a90_0 .net "b", 7 0, L_0x5557b45c7560;  alias, 1 drivers
v0x5557b457d8a0_0 .net "op_alu", 2 0, v0x5557b45b3020_0;  alias, 1 drivers
v0x5557b44f8c80_0 .var "s", 7 0;
v0x5557b457e8e0_0 .net "y", 7 0, v0x5557b44f8c80_0;  alias, 1 drivers
v0x5557b45a1630_0 .net "zero", 0 0, L_0x5557b45c7ba0;  alias, 1 drivers
E_0x5557b452e070 .event edge, v0x5557b457d8a0_0, v0x5557b4560a90_0, v0x5557b45609c0_0;
L_0x5557b45c7a70 .reduce/or v0x5557b44f8c80_0;
S_0x5557b45a1790 .scope module, "banco" "regfile" 4 15, 6 4 0, S_0x5557b457a560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x5557b45a1ac0_0 .net *"_s0", 31 0, L_0x5557b45b69f0;  1 drivers
v0x5557b45a1bc0_0 .net *"_s10", 5 0, L_0x5557b45c6c30;  1 drivers
L_0x7fc570f200f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5557b45a1ca0_0 .net *"_s13", 1 0, L_0x7fc570f200f0;  1 drivers
L_0x7fc570f20138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5557b45a1d60_0 .net/2u *"_s14", 7 0, L_0x7fc570f20138;  1 drivers
v0x5557b45a1e40_0 .net *"_s18", 31 0, L_0x5557b45c6fe0;  1 drivers
L_0x7fc570f20180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557b45a1f70_0 .net *"_s21", 27 0, L_0x7fc570f20180;  1 drivers
L_0x7fc570f201c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557b45a2050_0 .net/2u *"_s22", 31 0, L_0x7fc570f201c8;  1 drivers
v0x5557b45a2130_0 .net *"_s24", 0 0, L_0x5557b45c7110;  1 drivers
v0x5557b45a21f0_0 .net *"_s26", 7 0, L_0x5557b45c7250;  1 drivers
v0x5557b45a22d0_0 .net *"_s28", 5 0, L_0x5557b45c7340;  1 drivers
L_0x7fc570f20060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557b45a23b0_0 .net *"_s3", 27 0, L_0x7fc570f20060;  1 drivers
L_0x7fc570f20210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5557b45a2490_0 .net *"_s31", 1 0, L_0x7fc570f20210;  1 drivers
L_0x7fc570f20258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5557b45a2570_0 .net/2u *"_s32", 7 0, L_0x7fc570f20258;  1 drivers
L_0x7fc570f200a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557b45a2650_0 .net/2u *"_s4", 31 0, L_0x7fc570f200a8;  1 drivers
v0x5557b45a2730_0 .net *"_s6", 0 0, L_0x5557b45c6aa0;  1 drivers
v0x5557b45a27f0_0 .net *"_s8", 7 0, L_0x5557b45c6b90;  1 drivers
v0x5557b45a28d0_0 .net "clk", 0 0, v0x5557b45b5a50_0;  alias, 1 drivers
v0x5557b45a2990_0 .net "ra1", 3 0, L_0x5557b45c76f0;  1 drivers
v0x5557b45a2a70_0 .net "ra2", 3 0, L_0x5557b45c7820;  1 drivers
v0x5557b45a2b50_0 .net "rd1", 7 0, L_0x5557b45c6e10;  alias, 1 drivers
v0x5557b45a2c10_0 .net "rd2", 7 0, L_0x5557b45c7560;  alias, 1 drivers
v0x5557b45a2cb0 .array "regb", 15 0, 7 0;
v0x5557b45a2d50_0 .net "wa3", 3 0, L_0x5557b45c78c0;  1 drivers
v0x5557b45a2e30_0 .net "wd3", 7 0, v0x5557b45a6f30_0;  alias, 1 drivers
v0x5557b45a2f10_0 .net "we3", 0 0, v0x5557b45b37f0_0;  alias, 1 drivers
E_0x5557b452b180 .event posedge, v0x5557b45a28d0_0;
L_0x5557b45b69f0 .concat [ 4 28 0 0], L_0x5557b45c76f0, L_0x7fc570f20060;
L_0x5557b45c6aa0 .cmp/ne 32, L_0x5557b45b69f0, L_0x7fc570f200a8;
L_0x5557b45c6b90 .array/port v0x5557b45a2cb0, L_0x5557b45c6c30;
L_0x5557b45c6c30 .concat [ 4 2 0 0], L_0x5557b45c76f0, L_0x7fc570f200f0;
L_0x5557b45c6e10 .functor MUXZ 8, L_0x7fc570f20138, L_0x5557b45c6b90, L_0x5557b45c6aa0, C4<>;
L_0x5557b45c6fe0 .concat [ 4 28 0 0], L_0x5557b45c7820, L_0x7fc570f20180;
L_0x5557b45c7110 .cmp/ne 32, L_0x5557b45c6fe0, L_0x7fc570f201c8;
L_0x5557b45c7250 .array/port v0x5557b45a2cb0, L_0x5557b45c7340;
L_0x5557b45c7340 .concat [ 4 2 0 0], L_0x5557b45c7820, L_0x7fc570f20210;
L_0x5557b45c7560 .functor MUXZ 8, L_0x7fc570f20258, L_0x5557b45c7250, L_0x5557b45c7110, C4<>;
S_0x5557b45a30d0 .scope module, "codificador" "codificador42" 4 66, 6 192 0, S_0x5557b457a560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ie1"
    .port_info 1 /INPUT 1 "ie2"
    .port_info 2 /INPUT 1 "ie3"
    .port_info 3 /INPUT 1 "ie4"
    .port_info 4 /OUTPUT 1 "s0"
    .port_info 5 /OUTPUT 1 "s1"
L_0x5557b45c9630 .functor OR 1, v0x5557b45b5ee0_0, v0x5557b45b6020_0, C4<0>, C4<0>;
L_0x5557b45c96a0 .functor NOT 1, v0x5557b45b5e40_0, C4<0>, C4<0>, C4<0>;
L_0x5557b45c9710 .functor AND 1, L_0x5557b45c9630, L_0x5557b45c96a0, C4<1>, C4<1>;
L_0x5557b45c97d0 .functor OR 1, v0x5557b45b5f80_0, v0x5557b45b6020_0, C4<0>, C4<0>;
L_0x5557b45c9840 .functor NOT 1, v0x5557b45b5e40_0, C4<0>, C4<0>, C4<0>;
L_0x5557b45c98b0 .functor AND 1, L_0x5557b45c97d0, L_0x5557b45c9840, C4<1>, C4<1>;
v0x5557b45a32f0_0 .net *"_s0", 0 0, L_0x5557b45c9630;  1 drivers
v0x5557b45a33d0_0 .net *"_s2", 0 0, L_0x5557b45c96a0;  1 drivers
v0x5557b45a34b0_0 .net *"_s6", 0 0, L_0x5557b45c97d0;  1 drivers
v0x5557b45a3570_0 .net *"_s8", 0 0, L_0x5557b45c9840;  1 drivers
v0x5557b45a3650_0 .net "ie1", 0 0, v0x5557b45b5e40_0;  alias, 1 drivers
v0x5557b45a3760_0 .net "ie2", 0 0, v0x5557b45b5ee0_0;  alias, 1 drivers
v0x5557b45a3820_0 .net "ie3", 0 0, v0x5557b45b5f80_0;  alias, 1 drivers
v0x5557b45a38e0_0 .net "ie4", 0 0, v0x5557b45b6020_0;  alias, 1 drivers
v0x5557b45a39a0_0 .net "s0", 0 0, L_0x5557b45c9710;  alias, 1 drivers
v0x5557b45a3a60_0 .net "s1", 0 0, L_0x5557b45c98b0;  alias, 1 drivers
S_0x5557b45a3be0 .scope module, "dec_1" "deco24" 4 44, 6 133 0, S_0x5557b457a560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s0"
    .port_info 1 /INPUT 1 "s1"
    .port_info 2 /OUTPUT 1 "a"
    .port_info 3 /OUTPUT 1 "b"
    .port_info 4 /OUTPUT 1 "c"
    .port_info 5 /OUTPUT 1 "d"
L_0x5557b45c8560 .functor NOT 1, L_0x5557b45c8db0, C4<0>, C4<0>, C4<0>;
L_0x5557b45c85d0 .functor NOT 1, L_0x5557b45c8ea0, C4<0>, C4<0>, C4<0>;
L_0x5557b45c8640 .functor AND 1, L_0x5557b45c8560, L_0x5557b45c85d0, C4<1>, C4<1>;
L_0x5557b45c87a0 .functor NOT 1, L_0x5557b45c8ea0, C4<0>, C4<0>, C4<0>;
L_0x5557b45c8860 .functor AND 1, L_0x5557b45c8db0, L_0x5557b45c87a0, C4<1>, C4<1>;
L_0x5557b45c89c0 .functor NOT 1, L_0x5557b45c8db0, C4<0>, C4<0>, C4<0>;
L_0x5557b45c8a70 .functor AND 1, L_0x5557b45c89c0, L_0x5557b45c8ea0, C4<1>, C4<1>;
L_0x5557b45c8b80 .functor AND 1, L_0x5557b45c8db0, L_0x5557b45c8ea0, C4<1>, C4<1>;
v0x5557b45a3e00_0 .net *"_s0", 0 0, L_0x5557b45c8560;  1 drivers
v0x5557b45a3f00_0 .net *"_s10", 0 0, L_0x5557b45c89c0;  1 drivers
v0x5557b45a3fe0_0 .net *"_s2", 0 0, L_0x5557b45c85d0;  1 drivers
v0x5557b45a40a0_0 .net *"_s6", 0 0, L_0x5557b45c87a0;  1 drivers
v0x5557b45a4180_0 .net "a", 0 0, L_0x5557b45c8640;  alias, 1 drivers
v0x5557b45a4290_0 .net "b", 0 0, L_0x5557b45c8860;  alias, 1 drivers
v0x5557b45a4350_0 .net "c", 0 0, L_0x5557b45c8a70;  alias, 1 drivers
v0x5557b45a4410_0 .net "d", 0 0, L_0x5557b45c8b80;  alias, 1 drivers
v0x5557b45a44d0_0 .net "s0", 0 0, L_0x5557b45c8db0;  1 drivers
v0x5557b45a4590_0 .net "s1", 0 0, L_0x5557b45c8ea0;  1 drivers
S_0x5557b45a4710 .scope module, "divisor" "Clock_divider" 4 75, 6 199 0, S_0x5557b457a560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock_in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 3 "base"
    .port_info 3 /INPUT 6 "umbral"
    .port_info 4 /OUTPUT 1 "clock_out"
L_0x7fc570f20330 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5557b45a49a0_0 .net "base", 2 0, L_0x7fc570f20330;  1 drivers
v0x5557b45a4aa0_0 .net "clock_in", 0 0, v0x5557b45b5a50_0;  alias, 1 drivers
v0x5557b45a4b60_0 .var "clock_out", 0 0;
v0x5557b45a4c30_0 .var "counter", 27 0;
v0x5557b45a4cd0_0 .var "divisor", 27 0;
v0x5557b45a4e00_0 .net "reset", 0 0, v0x5557b45b64e0_0;  alias, 1 drivers
v0x5557b45a4ec0_0 .var "temp", 5 0;
L_0x7fc570f20378 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x5557b45a4fa0_0 .net "umbral", 5 0, L_0x7fc570f20378;  1 drivers
E_0x5557b458b680 .event edge, v0x5557b45a49a0_0;
S_0x5557b45a5120 .scope module, "ffz" "ffd" 4 21, 6 61 0, S_0x5557b457a560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x5557b45a53b0_0 .net "carga", 0 0, v0x5557b45b3a70_0;  alias, 1 drivers
v0x5557b45a5490_0 .net "clk", 0 0, v0x5557b45b5a50_0;  alias, 1 drivers
v0x5557b45a55a0_0 .net "d", 0 0, L_0x5557b45c7ba0;  alias, 1 drivers
v0x5557b45a5670_0 .var "q", 0 0;
v0x5557b45a5710_0 .net "reset", 0 0, v0x5557b45b64e0_0;  alias, 1 drivers
E_0x5557b458b450 .event posedge, v0x5557b45a4e00_0, v0x5557b45a28d0_0;
S_0x5557b45a5870 .scope module, "mem_prog" "memprog" 4 13, 7 3 0, S_0x5557b457a560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x5557b45b6980 .functor BUFZ 16, L_0x5557b45b6790, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5557b45a5ab0_0 .net *"_s0", 15 0, L_0x5557b45b6790;  1 drivers
v0x5557b45a5bb0_0 .net *"_s2", 11 0, L_0x5557b45b6850;  1 drivers
L_0x7fc570f20018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5557b45a5c90_0 .net *"_s5", 1 0, L_0x7fc570f20018;  1 drivers
v0x5557b45a5d50_0 .net "a", 9 0, v0x5557b45aa010_0;  alias, 1 drivers
v0x5557b45a5e30_0 .net "clk", 0 0, v0x5557b45b5a50_0;  alias, 1 drivers
v0x5557b45a5f20 .array "mem", 1023 0, 15 0;
v0x5557b45a5fe0_0 .net "rd", 15 0, L_0x5557b45b6980;  alias, 1 drivers
L_0x5557b45b6790 .array/port v0x5557b45a5f20, L_0x5557b45b6850;
L_0x5557b45b6850 .concat [ 10 2 0 0], v0x5557b45aa010_0, L_0x7fc570f20018;
S_0x5557b45a6140 .scope module, "mux_1" "mux2" 4 9, 6 50 0, S_0x5557b457a560;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x5557b45a6310 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x5557b45a63e0_0 .net "d0", 9 0, L_0x5557b45b66f0;  1 drivers
v0x5557b45a64c0_0 .net "d1", 9 0, L_0x5557b45c7c10;  alias, 1 drivers
v0x5557b45a65a0_0 .net "s", 0 0, v0x5557b45b3390_0;  alias, 1 drivers
v0x5557b45a6670_0 .net "y", 9 0, L_0x5557b45b6580;  alias, 1 drivers
L_0x5557b45b6580 .functor MUXZ 10, L_0x5557b45b66f0, L_0x5557b45c7c10, v0x5557b45b3390_0, C4<>;
S_0x5557b45a6800 .scope module, "mux_2" "mux41" 4 17, 6 121 0, S_0x5557b457a560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x5557b45a4890 .param/l "WIDTH" 0 6 121, +C4<00000000000000000000000000001000>;
v0x5557b45a6b90_0 .net "a", 7 0, v0x5557b44f8c80_0;  alias, 1 drivers
v0x5557b45a6ca0_0 .net "b", 7 0, L_0x5557b45c7960;  1 drivers
v0x5557b45a6d60_0 .net "c", 7 0, L_0x5557b45c7cb0;  alias, 1 drivers
v0x5557b45a6e50_0 .net "d", 7 0, v0x5557b45a8050_0;  alias, 1 drivers
v0x5557b45a6f30_0 .var "out", 7 0;
v0x5557b45a7040_0 .net "s", 1 0, v0x5557b45b3430_0;  alias, 1 drivers
E_0x5557b45a6b00/0 .event edge, v0x5557b45a7040_0, v0x5557b45a6e50_0, v0x5557b45a6d60_0, v0x5557b45a6ca0_0;
E_0x5557b45a6b00/1 .event edge, v0x5557b457e8e0_0;
E_0x5557b45a6b00 .event/or E_0x5557b45a6b00/0, E_0x5557b45a6b00/1;
S_0x5557b45a7200 .scope module, "mux_3" "mux2" 4 25, 6 50 0, S_0x5557b457a560;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x5557b45a73d0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x5557b45a74d0_0 .net "d0", 9 0, L_0x5557b45b6580;  alias, 1 drivers
v0x5557b45a75e0_0 .net "d1", 9 0, v0x5557b45aa750_0;  alias, 1 drivers
v0x5557b45a76a0_0 .net "s", 0 0, v0x5557b45b3610_0;  alias, 1 drivers
v0x5557b45a7770_0 .net "y", 9 0, L_0x5557b45c7db0;  alias, 1 drivers
L_0x5557b45c7db0 .functor MUXZ 10, L_0x5557b45b6580, v0x5557b45aa750_0, v0x5557b45b3610_0, C4<>;
S_0x5557b45a7900 .scope module, "mux_4" "mux41" 4 32, 6 121 0, S_0x5557b457a560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x5557b45a7ad0 .param/l "WIDTH" 0 6 121, +C4<00000000000000000000000000001000>;
v0x5557b45a7ca0_0 .net "a", 7 0, o0x7fc570f6a7b8;  alias, 0 drivers
v0x5557b45a7da0_0 .net "b", 7 0, o0x7fc570f6a7e8;  alias, 0 drivers
v0x5557b45a7e80_0 .net "c", 7 0, o0x7fc570f6a818;  alias, 0 drivers
v0x5557b45a7f70_0 .net "d", 7 0, o0x7fc570f6a848;  alias, 0 drivers
v0x5557b45a8050_0 .var "out", 7 0;
v0x5557b45a8160_0 .net "s", 1 0, v0x5557b45b3700_0;  alias, 1 drivers
E_0x5557b45a7c10/0 .event edge, v0x5557b45a8160_0, v0x5557b45a7f70_0, v0x5557b45a7e80_0, v0x5557b45a7da0_0;
E_0x5557b45a7c10/1 .event edge, v0x5557b45a7ca0_0;
E_0x5557b45a7c10 .event/or E_0x5557b45a7c10/0, E_0x5557b45a7c10/1;
S_0x5557b45a8320 .scope module, "mux_5" "mux2" 4 34, 6 50 0, S_0x5557b457a560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x5557b45a84f0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x5557b45a85f0_0 .net "d0", 7 0, L_0x5557b45c7560;  alias, 1 drivers
v0x5557b45a8720_0 .net "d1", 7 0, L_0x5557b45c84c0;  1 drivers
v0x5557b45a8800_0 .net "s", 0 0, v0x5557b45b3520_0;  alias, 1 drivers
v0x5557b45a88a0_0 .net "y", 7 0, L_0x5557b45c8420;  alias, 1 drivers
L_0x5557b45c8420 .functor MUXZ 8, L_0x5557b45c7560, L_0x5557b45c84c0, v0x5557b45b3520_0, C4<>;
S_0x5557b45a8a30 .scope module, "mux_6" "mux2" 4 54, 6 50 0, S_0x5557b457a560;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x5557b45a8c00 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x5557b45a8cd0_0 .net "d0", 9 0, L_0x5557b45c7db0;  alias, 1 drivers
v0x5557b45a8de0_0 .net "d1", 9 0, v0x5557b45a9850_0;  alias, 1 drivers
v0x5557b45a8ea0_0 .net "s", 0 0, L_0x5557b45c9b70;  alias, 1 drivers
v0x5557b45a8f70_0 .net "y", 9 0, L_0x5557b45c91e0;  alias, 1 drivers
L_0x5557b45c91e0 .functor MUXZ 10, L_0x5557b45c7db0, v0x5557b45a9850_0, L_0x5557b45c9b70, C4<>;
S_0x5557b45a9100 .scope module, "mux_7" "mux41" 4 56, 6 121 0, S_0x5557b457a560;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /INPUT 10 "c"
    .port_info 3 /INPUT 10 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 10 "out"
P_0x5557b45a92d0 .param/l "WIDTH" 0 6 121, +C4<00000000000000000000000000001010>;
v0x5557b45a94a0_0 .net "a", 9 0, L_0x5557b45c9470;  alias, 1 drivers
v0x5557b45a95a0_0 .net "b", 9 0, L_0x5557b45c94e0;  alias, 1 drivers
v0x5557b45a9680_0 .net "c", 9 0, L_0x5557b45c9550;  alias, 1 drivers
v0x5557b45a9770_0 .net "d", 9 0, L_0x5557b45c95c0;  alias, 1 drivers
v0x5557b45a9850_0 .var "out", 9 0;
v0x5557b45a9960_0 .net "s", 1 0, L_0x5557b45c92d0;  1 drivers
E_0x5557b45a9410/0 .event edge, v0x5557b45a9960_0, v0x5557b45a9770_0, v0x5557b45a9680_0, v0x5557b45a95a0_0;
E_0x5557b45a9410/1 .event edge, v0x5557b45a94a0_0;
E_0x5557b45a9410 .event/or E_0x5557b45a9410/0, E_0x5557b45a9410/1;
S_0x5557b45a9b20 .scope module, "pc" "registro" 4 11, 6 38 0, S_0x5557b457a560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x5557b45a9cf0 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x5557b45a9e60_0 .net "clk", 0 0, v0x5557b45b5a50_0;  alias, 1 drivers
v0x5557b45a9f20_0 .net "d", 9 0, L_0x5557b45c91e0;  alias, 1 drivers
v0x5557b45aa010_0 .var "q", 9 0;
v0x5557b45aa110_0 .net "reset", 0 0, v0x5557b45b64e0_0;  alias, 1 drivers
S_0x5557b45aa1f0 .scope module, "pila1" "pila" 4 28, 6 72 0, S_0x5557b457a560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "push"
    .port_info 3 /INPUT 1 "pop"
    .port_info 4 /INPUT 10 "inpush"
    .port_info 5 /OUTPUT 10 "outpop"
v0x5557b45aa4e0_0 .net "clk", 0 0, v0x5557b45b5a50_0;  alias, 1 drivers
v0x5557b45aa5a0_0 .net "inpush", 9 0, L_0x5557b45c7db0;  alias, 1 drivers
v0x5557b45aa6b0 .array "mem", 7 0, 9 0;
v0x5557b45aa750_0 .var "outpop", 9 0;
v0x5557b45aa810_0 .net "pop", 0 0, v0x5557b45b3200_0;  alias, 1 drivers
v0x5557b45aa900_0 .net "push", 0 0, L_0x5557b45c9c30;  alias, 1 drivers
v0x5557b45aa9c0_0 .net "reset", 0 0, v0x5557b45b64e0_0;  alias, 1 drivers
v0x5557b45aaa60_0 .var "sp", 2 0;
E_0x5557b45aa460/0 .event edge, v0x5557b45aa810_0, v0x5557b45aa900_0;
E_0x5557b45aa460/1 .event posedge, v0x5557b45a4e00_0;
E_0x5557b45aa460 .event/or E_0x5557b45aa460/0, E_0x5557b45aa460/1;
S_0x5557b45aac40 .scope module, "reg1" "registro_mod" 4 36, 6 140 0, S_0x5557b457a560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x5557b45aae10 .param/l "WIDTH" 0 6 140, +C4<00000000000000000000000000001000>;
v0x5557b45aaf90_0 .net "clk", 0 0, L_0x5557b45c8f40;  alias, 1 drivers
v0x5557b45ab070_0 .net "d", 7 0, L_0x5557b45c8420;  alias, 1 drivers
v0x5557b45ab160_0 .var "q", 7 0;
v0x5557b45ab230_0 .net "reset", 0 0, v0x5557b45b64e0_0;  alias, 1 drivers
E_0x5557b45a6a20/0 .event negedge, v0x5557b45aaf90_0;
E_0x5557b45a6a20/1 .event posedge, v0x5557b45a4e00_0;
E_0x5557b45a6a20 .event/or E_0x5557b45a6a20/0, E_0x5557b45a6a20/1;
S_0x5557b45ab380 .scope module, "reg2" "registro_mod" 4 38, 6 140 0, S_0x5557b457a560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x5557b45ab500 .param/l "WIDTH" 0 6 140, +C4<00000000000000000000000000001000>;
v0x5557b45ab6c0_0 .net "clk", 0 0, L_0x5557b45c8fb0;  alias, 1 drivers
v0x5557b45ab7a0_0 .net "d", 7 0, L_0x5557b45c8420;  alias, 1 drivers
v0x5557b45ab8b0_0 .var "q", 7 0;
v0x5557b45ab970_0 .net "reset", 0 0, v0x5557b45b64e0_0;  alias, 1 drivers
E_0x5557b45ab640/0 .event negedge, v0x5557b45ab6c0_0;
E_0x5557b45ab640/1 .event posedge, v0x5557b45a4e00_0;
E_0x5557b45ab640 .event/or E_0x5557b45ab640/0, E_0x5557b45ab640/1;
S_0x5557b45abac0 .scope module, "reg3" "registro_mod" 4 40, 6 140 0, S_0x5557b457a560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x5557b45abc90 .param/l "WIDTH" 0 6 140, +C4<00000000000000000000000000001000>;
v0x5557b45abe50_0 .net "clk", 0 0, L_0x5557b45c90b0;  alias, 1 drivers
v0x5557b45abf30_0 .net "d", 7 0, L_0x5557b45c8420;  alias, 1 drivers
v0x5557b45abff0_0 .var "q", 7 0;
v0x5557b45ac0e0_0 .net "reset", 0 0, v0x5557b45b64e0_0;  alias, 1 drivers
E_0x5557b45abdd0/0 .event negedge, v0x5557b45abe50_0;
E_0x5557b45abdd0/1 .event posedge, v0x5557b45a4e00_0;
E_0x5557b45abdd0 .event/or E_0x5557b45abdd0/0, E_0x5557b45abdd0/1;
S_0x5557b45ac230 .scope module, "reg4" "registro_mod" 4 42, 6 140 0, S_0x5557b457a560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x5557b45ac400 .param/l "WIDTH" 0 6 140, +C4<00000000000000000000000000001000>;
v0x5557b45ac5c0_0 .net "clk", 0 0, L_0x5557b45c9120;  alias, 1 drivers
v0x5557b45ac6a0_0 .net "d", 7 0, L_0x5557b45c8420;  alias, 1 drivers
v0x5557b45ac760_0 .var "q", 7 0;
v0x5557b45ac850_0 .net "reset", 0 0, v0x5557b45b64e0_0;  alias, 1 drivers
E_0x5557b45ac540/0 .event negedge, v0x5557b45ac5c0_0;
E_0x5557b45ac540/1 .event posedge, v0x5557b45a4e00_0;
E_0x5557b45ac540 .event/or E_0x5557b45ac540/0, E_0x5557b45ac540/1;
S_0x5557b45ac9a0 .scope module, "reg_int_1" "reg_int_1" 4 58, 6 151 0, S_0x5557b457a560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x5557b45c9470 .functor BUFZ 10, v0x5557b45acb60_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x5557b45acb60_0 .var "reg_dat", 9 0;
v0x5557b45acc60_0 .net "s", 9 0, L_0x5557b45c9470;  alias, 1 drivers
S_0x5557b45acd40 .scope module, "reg_int_2" "reg_int_2" 4 60, 6 161 0, S_0x5557b457a560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x5557b45c94e0 .functor BUFZ 10, v0x5557b45acf30_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x5557b45acf30_0 .var "reg_dat", 9 0;
v0x5557b45ad030_0 .net "s", 9 0, L_0x5557b45c94e0;  alias, 1 drivers
S_0x5557b45ad140 .scope module, "reg_int_3" "reg_int_3" 4 62, 6 172 0, S_0x5557b457a560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x5557b45c9550 .functor BUFZ 10, v0x5557b45ad330_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x5557b45ad330_0 .var "reg_dat", 9 0;
v0x5557b45ad430_0 .net "s", 9 0, L_0x5557b45c9550;  alias, 1 drivers
S_0x5557b45ad540 .scope module, "reg_int_4" "reg_int_4" 4 64, 6 182 0, S_0x5557b457a560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x5557b45c95c0 .functor BUFZ 10, v0x5557b45ad730_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x5557b45ad730_0 .var "reg_dat", 9 0;
v0x5557b45ad830_0 .net "s", 9 0, L_0x5557b45c95c0;  alias, 1 drivers
S_0x5557b45ad940 .scope module, "regpro1" "regprog" 4 30, 6 101 0, S_0x5557b457a560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we4"
    .port_info 2 /INPUT 12 "wra"
    .port_info 3 /INPUT 8 "wd"
    .port_info 4 /OUTPUT 8 "rd"
L_0x5557b45c7cb0 .functor BUFZ 8, L_0x5557b45c8000, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5557b45adbc0_0 .net *"_s0", 7 0, L_0x5557b45c8000;  1 drivers
v0x5557b45adca0_0 .net *"_s3", 7 0, L_0x5557b45c80a0;  1 drivers
v0x5557b45add80_0 .net *"_s4", 9 0, L_0x5557b45c8140;  1 drivers
L_0x7fc570f202e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5557b45ade70_0 .net *"_s7", 1 0, L_0x7fc570f202e8;  1 drivers
v0x5557b45adf50_0 .net "clk", 0 0, v0x5557b45b5a50_0;  alias, 1 drivers
v0x5557b45ae040_0 .net "rd", 7 0, L_0x5557b45c7cb0;  alias, 1 drivers
v0x5557b45ae100 .array "regb", 255 0, 7 0;
v0x5557b45ae1a0_0 .net "wd", 7 0, L_0x5557b45c6e10;  alias, 1 drivers
v0x5557b45ae2b0_0 .net "we4", 0 0, v0x5557b45b38e0_0;  alias, 1 drivers
v0x5557b45ae370_0 .net "wra", 11 0, L_0x5557b45c81e0;  1 drivers
L_0x5557b45c8000 .array/port v0x5557b45ae100, L_0x5557b45c8140;
L_0x5557b45c80a0 .part L_0x5557b45c81e0, 4, 8;
L_0x5557b45c8140 .concat [ 8 2 0 0], L_0x5557b45c80a0, L_0x7fc570f202e8;
S_0x5557b45ae4f0 .scope module, "sum1" "sum" 4 23, 6 30 0, S_0x5557b457a560;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x5557b45ae6e0_0 .net "a", 9 0, v0x5557b45aa010_0;  alias, 1 drivers
L_0x7fc570f202a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5557b45ae810_0 .net "b", 9 0, L_0x7fc570f202a0;  1 drivers
v0x5557b45ae8f0_0 .net "y", 9 0, L_0x5557b45c7c10;  alias, 1 drivers
L_0x5557b45c7c10 .arith/sum 10, v0x5557b45aa010_0, L_0x7fc570f202a0;
S_0x5557b45b2770 .scope module, "uc_1" "uc" 3 11, 8 1 0, S_0x5557b457b300;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "we3"
    .port_info 4 /OUTPUT 1 "wez"
    .port_info 5 /OUTPUT 1 "s_pila"
    .port_info 6 /OUTPUT 1 "push"
    .port_info 7 /OUTPUT 1 "pop"
    .port_info 8 /OUTPUT 1 "we4"
    .port_info 9 /OUTPUT 1 "s_out"
    .port_info 10 /OUTPUT 1 "we5"
    .port_info 11 /OUTPUT 2 "s_port"
    .port_info 12 /OUTPUT 2 "s_inm"
    .port_info 13 /OUTPUT 3 "op_alu"
    .port_info 14 /INPUT 1 "ie1"
    .port_info 15 /INPUT 1 "ie2"
    .port_info 16 /INPUT 1 "ie3"
    .port_info 17 /INPUT 1 "ie4"
v0x5557b45b2c20_0 .net "ie1", 0 0, v0x5557b45b5e40_0;  alias, 1 drivers
v0x5557b45b2d30_0 .net "ie2", 0 0, v0x5557b45b5ee0_0;  alias, 1 drivers
v0x5557b45b2e40_0 .net "ie3", 0 0, v0x5557b45b5f80_0;  alias, 1 drivers
v0x5557b45b2f30_0 .net "ie4", 0 0, v0x5557b45b6020_0;  alias, 1 drivers
v0x5557b45b3020_0 .var "op_alu", 2 0;
v0x5557b45b3160_0 .net "opcode", 15 0, L_0x5557b45c9ee0;  alias, 1 drivers
v0x5557b45b3200_0 .var "pop", 0 0;
v0x5557b45b32f0_0 .var "push", 0 0;
v0x5557b45b3390_0 .var "s_inc", 0 0;
v0x5557b45b3430_0 .var "s_inm", 1 0;
v0x5557b45b3520_0 .var "s_out", 0 0;
v0x5557b45b3610_0 .var "s_pila", 0 0;
v0x5557b45b3700_0 .var "s_port", 1 0;
v0x5557b45b37f0_0 .var "we3", 0 0;
v0x5557b45b38e0_0 .var "we4", 0 0;
v0x5557b45b39d0_0 .var "we5", 0 0;
v0x5557b45b3a70_0 .var "wez", 0 0;
v0x5557b45b3c70_0 .net "z", 0 0, v0x5557b45a5670_0;  alias, 1 drivers
E_0x5557b45b2bc0 .event edge, v0x5557b45b02f0_0;
    .scope S_0x5557b45a9b20;
T_0 ;
    %wait E_0x5557b458b450;
    %load/vec4 v0x5557b45aa110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5557b45aa010_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5557b45a9f20_0;
    %assign/vec4 v0x5557b45aa010_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5557b45a5870;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x5557b45a5f20 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5557b45a1790;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x5557b45a2cb0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5557b45a1790;
T_3 ;
    %wait E_0x5557b452b180;
    %load/vec4 v0x5557b45a2f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5557b45a2e30_0;
    %load/vec4 v0x5557b45a2d50_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5557b45a2cb0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5557b45a6800;
T_4 ;
    %wait E_0x5557b45a6b00;
    %load/vec4 v0x5557b45a7040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x5557b45a6b90_0;
    %assign/vec4 v0x5557b45a6f30_0, 0;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x5557b45a6ca0_0;
    %assign/vec4 v0x5557b45a6f30_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x5557b45a6d60_0;
    %assign/vec4 v0x5557b45a6f30_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x5557b45a6e50_0;
    %assign/vec4 v0x5557b45a6f30_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5557b4574690;
T_5 ;
    %wait E_0x5557b452e070;
    %load/vec4 v0x5557b457d8a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x5557b44f8c80_0, 0, 8;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x5557b45609c0_0;
    %store/vec4 v0x5557b44f8c80_0, 0, 8;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x5557b45609c0_0;
    %inv;
    %store/vec4 v0x5557b44f8c80_0, 0, 8;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x5557b45609c0_0;
    %load/vec4 v0x5557b4560a90_0;
    %add;
    %store/vec4 v0x5557b44f8c80_0, 0, 8;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x5557b45609c0_0;
    %load/vec4 v0x5557b4560a90_0;
    %sub;
    %store/vec4 v0x5557b44f8c80_0, 0, 8;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x5557b45609c0_0;
    %load/vec4 v0x5557b4560a90_0;
    %and;
    %store/vec4 v0x5557b44f8c80_0, 0, 8;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x5557b45609c0_0;
    %load/vec4 v0x5557b4560a90_0;
    %or;
    %store/vec4 v0x5557b44f8c80_0, 0, 8;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x5557b45609c0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5557b44f8c80_0, 0, 8;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x5557b4560a90_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5557b44f8c80_0, 0, 8;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5557b45a5120;
T_6 ;
    %wait E_0x5557b458b450;
    %load/vec4 v0x5557b45a5710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557b45a5670_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5557b45a53b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5557b45a55a0_0;
    %assign/vec4 v0x5557b45a5670_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5557b45aa1f0;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5557b45aaa60_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x5557b45aa1f0;
T_8 ;
    %wait E_0x5557b45aa460;
    %load/vec4 v0x5557b45aa9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5557b45aaa60_0, 0, 3;
T_8.0 ;
    %load/vec4 v0x5557b45aa900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5557b45aa5a0_0;
    %load/vec4 v0x5557b45aaa60_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x5557b45aa6b0, 4, 0;
    %load/vec4 v0x5557b45aaa60_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5557b45aaa60_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5557b45aa750_0, 0, 10;
T_8.2 ;
    %load/vec4 v0x5557b45aa810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x5557b45aaa60_0;
    %subi 1, 0, 3;
    %store/vec4 v0x5557b45aaa60_0, 0, 3;
    %load/vec4 v0x5557b45aaa60_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5557b45aa6b0, 4;
    %store/vec4 v0x5557b45aa750_0, 0, 10;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5557b45ad940;
T_9 ;
    %vpi_call 6 111 "$readmemb", "regdata.dat", v0x5557b45ae100 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5557b45ad940;
T_10 ;
    %wait E_0x5557b452b180;
    %load/vec4 v0x5557b45ae2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5557b45ae1a0_0;
    %load/vec4 v0x5557b45ae370_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5557b45ae100, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5557b45a7900;
T_11 ;
    %wait E_0x5557b45a7c10;
    %load/vec4 v0x5557b45a8160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x5557b45a7ca0_0;
    %assign/vec4 v0x5557b45a8050_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x5557b45a7da0_0;
    %assign/vec4 v0x5557b45a8050_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x5557b45a7e80_0;
    %assign/vec4 v0x5557b45a8050_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x5557b45a7f70_0;
    %assign/vec4 v0x5557b45a8050_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5557b45aac40;
T_12 ;
    %wait E_0x5557b45a6a20;
    %load/vec4 v0x5557b45ab230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557b45ab160_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5557b45ab070_0;
    %assign/vec4 v0x5557b45ab160_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5557b45ab380;
T_13 ;
    %wait E_0x5557b45ab640;
    %load/vec4 v0x5557b45ab970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557b45ab8b0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5557b45ab7a0_0;
    %assign/vec4 v0x5557b45ab8b0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5557b45abac0;
T_14 ;
    %wait E_0x5557b45abdd0;
    %load/vec4 v0x5557b45ac0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557b45abff0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5557b45abf30_0;
    %assign/vec4 v0x5557b45abff0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5557b45ac230;
T_15 ;
    %wait E_0x5557b45ac540;
    %load/vec4 v0x5557b45ac850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557b45ac760_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5557b45ac6a0_0;
    %assign/vec4 v0x5557b45ac760_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5557b45a9100;
T_16 ;
    %wait E_0x5557b45a9410;
    %load/vec4 v0x5557b45a9960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0x5557b45a94a0_0;
    %assign/vec4 v0x5557b45a9850_0, 0;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x5557b45a95a0_0;
    %assign/vec4 v0x5557b45a9850_0, 0;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x5557b45a9680_0;
    %assign/vec4 v0x5557b45a9850_0, 0;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v0x5557b45a9770_0;
    %assign/vec4 v0x5557b45a9850_0, 0;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5557b45ac9a0;
T_17 ;
    %pushi/vec4 1019, 0, 10;
    %store/vec4 v0x5557b45acb60_0, 0, 10;
    %end;
    .thread T_17;
    .scope S_0x5557b45acd40;
T_18 ;
    %pushi/vec4 1022, 0, 10;
    %store/vec4 v0x5557b45acf30_0, 0, 10;
    %end;
    .thread T_18;
    .scope S_0x5557b45ad140;
T_19 ;
    %pushi/vec4 1021, 0, 10;
    %store/vec4 v0x5557b45ad330_0, 0, 10;
    %end;
    .thread T_19;
    .scope S_0x5557b45ad540;
T_20 ;
    %pushi/vec4 1020, 0, 10;
    %store/vec4 v0x5557b45ad730_0, 0, 10;
    %end;
    .thread T_20;
    .scope S_0x5557b45a4710;
T_21 ;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x5557b45a4c30_0, 0, 28;
    %end;
    .thread T_21;
    .scope S_0x5557b45a4710;
T_22 ;
    %wait E_0x5557b458b680;
    %load/vec4 v0x5557b45a49a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %jmp T_22.6;
T_22.0 ;
    %pushi/vec4 20, 0, 28;
    %store/vec4 v0x5557b45a4cd0_0, 0, 28;
    %jmp T_22.6;
T_22.1 ;
    %pushi/vec4 200, 0, 28;
    %store/vec4 v0x5557b45a4cd0_0, 0, 28;
    %jmp T_22.6;
T_22.2 ;
    %pushi/vec4 2000, 0, 28;
    %store/vec4 v0x5557b45a4cd0_0, 0, 28;
    %jmp T_22.6;
T_22.3 ;
    %pushi/vec4 20000, 0, 28;
    %store/vec4 v0x5557b45a4cd0_0, 0, 28;
    %jmp T_22.6;
T_22.4 ;
    %pushi/vec4 1200000, 0, 28;
    %store/vec4 v0x5557b45a4cd0_0, 0, 28;
    %jmp T_22.6;
T_22.6 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x5557b45a4710;
T_23 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5557b45a4ec0_0, 0, 6;
    %end;
    .thread T_23;
    .scope S_0x5557b45a4710;
T_24 ;
    %wait E_0x5557b452b180;
    %load/vec4 v0x5557b45a4c30_0;
    %pad/u 32;
    %load/vec4 v0x5557b45a4cd0_0;
    %pad/u 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x5557b45a4ec0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x5557b45a4ec0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45a4b60_0, 0, 1;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45a4b60_0, 0, 1;
    %load/vec4 v0x5557b45a4ec0_0;
    %store/vec4 v0x5557b45a4ec0_0, 0, 6;
T_24.1 ;
    %load/vec4 v0x5557b45a4ec0_0;
    %load/vec4 v0x5557b45a4fa0_0;
    %cmp/e;
    %jmp/0xz  T_24.2, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5557b45a4ec0_0, 0, 6;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45a4b60_0, 0, 1;
T_24.3 ;
    %load/vec4 v0x5557b45a4c30_0;
    %addi 1, 0, 28;
    %assign/vec4 v0x5557b45a4c30_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5557b45b2770;
T_25 ;
    %wait E_0x5557b45b2bc0;
    %load/vec4 v0x5557b45b3160_0;
    %parti/s 6, 10, 5;
    %dup/vec4;
    %pushi/vec4 0, 31, 6;
    %cmp/z;
    %jmp/1 T_25.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 3, 6;
    %cmp/z;
    %jmp/1 T_25.1, 4;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/z;
    %jmp/1 T_25.2, 4;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/z;
    %jmp/1 T_25.3, 4;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/z;
    %jmp/1 T_25.4, 4;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/z;
    %jmp/1 T_25.5, 4;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/z;
    %jmp/1 T_25.6, 4;
    %dup/vec4;
    %pushi/vec4 53, 0, 6;
    %cmp/z;
    %jmp/1 T_25.7, 4;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/z;
    %jmp/1 T_25.8, 4;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/z;
    %jmp/1 T_25.9, 4;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/z;
    %jmp/1 T_25.10, 4;
    %dup/vec4;
    %pushi/vec4 56, 3, 6;
    %cmp/z;
    %jmp/1 T_25.11, 4;
    %dup/vec4;
    %pushi/vec4 60, 3, 6;
    %cmp/z;
    %jmp/1 T_25.12, 4;
    %jmp T_25.14;
T_25.0 ;
    %load/vec4 v0x5557b45b3160_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x5557b45b3020_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45b3390_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b45b3430_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45b37f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b32f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b38e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b39d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45b3a70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b45b3700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3520_0, 0, 1;
    %jmp T_25.14;
T_25.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5557b45b3020_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5557b45b3430_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45b37f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45b3390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b32f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b38e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b39d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3520_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b45b3700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3a70_0, 0, 1;
    %jmp T_25.14;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b32f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b37f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b38e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b39d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3520_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b45b3700_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5557b45b3020_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b45b3430_0, 0, 2;
    %jmp T_25.14;
T_25.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b37f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b38e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b39d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b32f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3200_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b45b3700_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b45b3430_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3520_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5557b45b3020_0, 0, 3;
    %load/vec4 v0x5557b45b3c70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.15, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3390_0, 0, 1;
    %jmp T_25.16;
T_25.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45b3390_0, 0, 1;
T_25.16 ;
    %jmp T_25.14;
T_25.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b37f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b38e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b39d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b32f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3610_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b45b3700_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b45b3430_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3520_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5557b45b3020_0, 0, 3;
    %load/vec4 v0x5557b45b3c70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3390_0, 0, 1;
    %jmp T_25.18;
T_25.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45b3390_0, 0, 1;
T_25.18 ;
    %jmp T_25.14;
T_25.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45b32f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b37f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b38e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b39d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3610_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b45b3700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45b3390_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b45b3430_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5557b45b3020_0, 0, 3;
    %jmp T_25.14;
T_25.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45b3200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b32f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b37f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b38e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b39d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45b3610_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b45b3700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45b3390_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b45b3430_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5557b45b3020_0, 0, 3;
    %jmp T_25.14;
T_25.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b32f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45b37f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b38e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b39d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3610_0, 0, 1;
    %load/vec4 v0x5557b45b3160_0;
    %parti/s 2, 4, 4;
    %store/vec4 v0x5557b45b3700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45b3390_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5557b45b3430_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5557b45b3020_0, 0, 3;
    %jmp T_25.14;
T_25.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b32f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b37f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b38e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45b39d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3610_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b45b3700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45b3390_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b45b3430_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5557b45b3020_0, 0, 3;
    %jmp T_25.14;
T_25.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b32f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b37f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b38e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45b39d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3610_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b45b3700_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45b3520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45b3390_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b45b3430_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5557b45b3020_0, 0, 3;
    %jmp T_25.14;
T_25.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b32f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b37f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b38e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b39d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3610_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b45b3700_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45b3520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45b3390_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b45b3430_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5557b45b3020_0, 0, 3;
    %jmp T_25.14;
T_25.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b32f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45b37f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b38e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b39d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3610_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b45b3700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45b3390_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5557b45b3430_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5557b45b3020_0, 0, 3;
    %jmp T_25.14;
T_25.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45b3390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b32f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b37f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45b38e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b39d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3610_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b45b3700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b3520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45b3390_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b45b3430_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5557b45b3020_0, 0, 3;
    %jmp T_25.14;
T_25.14 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x5557b457ddd0;
T_26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45b5a50_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b5a50_0, 0, 1;
    %delay 2500000, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5557b457ddd0;
T_27 ;
    %vpi_call 2 30 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b45b64e0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b64e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b5e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b5ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b5f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b45b6020_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x5557b457ddd0;
T_28 ;
    %delay 891896832, 58;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
